
proyecto_e4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b9c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  08008cb0  08008cb0  00018cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091dc  080091dc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080091dc  080091dc  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080091dc  080091dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091dc  080091dc  000191dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091e0  080091e0  000191e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080091e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  200001e0  080093c4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  080093c4  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbf8  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec4  00000000  00000000  0002ce01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0002ecc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c88  00000000  00000000  0002fa30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002919  00000000  00000000  000306b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef8e  00000000  00000000  00032fd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bde7  00000000  00000000  00041f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cdd46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dac  00000000  00000000  000cdd98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c94 	.word	0x08008c94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008c94 	.word	0x08008c94

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_d2lz>:
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	4605      	mov	r5, r0
 8000d88:	460c      	mov	r4, r1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4628      	mov	r0, r5
 8000d90:	4621      	mov	r1, r4
 8000d92:	f7ff fe13 	bl	80009bc <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x20>
 8000d98:	4628      	mov	r0, r5
 8000d9a:	4621      	mov	r1, r4
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4628      	mov	r0, r5
 8000da6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fb89 	bl	80004d8 <__aeabi_dmul>
 8000dc6:	f7ff fe5f 	bl	8000a88 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fb0a 	bl	80003e4 <__aeabi_ui2d>
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd4:	f7ff fb80 	bl	80004d8 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff f9c2 	bl	8000168 <__aeabi_dsub>
 8000de4:	f7ff fe50 	bl	8000a88 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000
 8000df4:	00000000 	.word	0x00000000

08000df8 <HAL_TIM_IC_CaptureCallback>:
uint32_t t_time = 0;
uint16_t dist = 0;
uint8_t flag_captured = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	7f1b      	ldrb	r3, [r3, #28]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	f040 8083 	bne.w	8000f10 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if(flag_captured == 0)
 8000e0a:	4b45      	ldr	r3, [pc, #276]	; (8000f20 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d11a      	bne.n	8000e48 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			t_ini = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000e12:	2100      	movs	r1, #0
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f002 ffd9 	bl	8003dcc <HAL_TIM_ReadCapturedValue>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	4a41      	ldr	r2, [pc, #260]	; (8000f24 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e1e:	6013      	str	r3, [r2, #0]
			flag_captured = 1;
 8000e20:	4b3f      	ldr	r3, [pc, #252]	; (8000f20 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	6a1a      	ldr	r2, [r3, #32]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f022 020a 	bic.w	r2, r2, #10
 8000e34:	621a      	str	r2, [r3, #32]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	6a1a      	ldr	r2, [r3, #32]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f042 0202 	orr.w	r2, r2, #2
 8000e44:	621a      	str	r2, [r3, #32]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8000e46:	e063      	b.n	8000f10 <HAL_TIM_IC_CaptureCallback+0x118>
		else if(flag_captured == 1)
 8000e48:	4b35      	ldr	r3, [pc, #212]	; (8000f20 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d15f      	bne.n	8000f10 <HAL_TIM_IC_CaptureCallback+0x118>
			t_end = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000e50:	2100      	movs	r1, #0
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f002 ffba 	bl	8003dcc <HAL_TIM_ReadCapturedValue>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	4a33      	ldr	r2, [pc, #204]	; (8000f28 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e5c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SetCounter(htim, 0);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2200      	movs	r2, #0
 8000e64:	625a      	str	r2, [r3, #36]	; 0x24
			if(t_end > t_ini){
 8000e66:	4b30      	ldr	r3, [pc, #192]	; (8000f28 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	4b2e      	ldr	r3, [pc, #184]	; (8000f24 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <HAL_TIM_IC_CaptureCallback+0x8a>
				t_time = t_end - t_ini;
 8000e72:	4b2d      	ldr	r3, [pc, #180]	; (8000f28 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4b2b      	ldr	r3, [pc, #172]	; (8000f24 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	4a2b      	ldr	r2, [pc, #172]	; (8000f2c <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	e00f      	b.n	8000ea2 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if(t_ini > t_end){
 8000e82:	4b28      	ldr	r3, [pc, #160]	; (8000f24 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	4b28      	ldr	r3, [pc, #160]	; (8000f28 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d909      	bls.n	8000ea2 <HAL_TIM_IC_CaptureCallback+0xaa>
				t_time = (0xFFFF - t_ini) + t_end;
 8000e8e:	4b26      	ldr	r3, [pc, #152]	; (8000f28 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	4b24      	ldr	r3, [pc, #144]	; (8000f24 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000e9c:	33ff      	adds	r3, #255	; 0xff
 8000e9e:	4a23      	ldr	r2, [pc, #140]	; (8000f2c <HAL_TIM_IC_CaptureCallback+0x134>)
 8000ea0:	6013      	str	r3, [r2, #0]
			dist = (uint16_t)((t_time*0.034)/2);
 8000ea2:	4b22      	ldr	r3, [pc, #136]	; (8000f2c <HAL_TIM_IC_CaptureCallback+0x134>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fa9c 	bl	80003e4 <__aeabi_ui2d>
 8000eac:	a31a      	add	r3, pc, #104	; (adr r3, 8000f18 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb2:	f7ff fb11 	bl	80004d8 <__aeabi_dmul>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	4610      	mov	r0, r2
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f04f 0200 	mov.w	r2, #0
 8000ec2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ec6:	f7ff fc31 	bl	800072c <__aeabi_ddiv>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	4610      	mov	r0, r2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f7ff fdd9 	bl	8000a88 <__aeabi_d2uiz>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	4b15      	ldr	r3, [pc, #84]	; (8000f30 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000edc:	801a      	strh	r2, [r3, #0]
			flag_captured = 0;
 8000ede:	4b10      	ldr	r3, [pc, #64]	; (8000f20 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6a1a      	ldr	r2, [r3, #32]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f022 020a 	bic.w	r2, r2, #10
 8000ef2:	621a      	str	r2, [r3, #32]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	6a12      	ldr	r2, [r2, #32]
 8000efe:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68da      	ldr	r2, [r3, #12]
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f022 0202 	bic.w	r2, r2, #2
 8000f0e:	60da      	str	r2, [r3, #12]
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	b020c49c 	.word	0xb020c49c
 8000f1c:	3fa16872 	.word	0x3fa16872
 8000f20:	2000020a 	.word	0x2000020a
 8000f24:	200001fc 	.word	0x200001fc
 8000f28:	20000200 	.word	0x20000200
 8000f2c:	20000204 	.word	0x20000204
 8000f30:	20000208 	.word	0x20000208
 8000f34:	20000260 	.word	0x20000260

08000f38 <HCSR04_Init>:

void HCSR04_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f42:	4804      	ldr	r0, [pc, #16]	; (8000f54 <HCSR04_Init+0x1c>)
 8000f44:	f001 fa2f 	bl	80023a6 <HAL_GPIO_WritePin>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4803      	ldr	r0, [pc, #12]	; (8000f58 <HCSR04_Init+0x20>)
 8000f4c:	f002 fbc6 	bl	80036dc <HAL_TIM_IC_Start_IT>
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40010c00 	.word	0x40010c00
 8000f58:	20000260 	.word	0x20000260

08000f5c <HCSR04_Get_Distance>:

uint16_t HCSR04_Get_Distance(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f66:	480f      	ldr	r0, [pc, #60]	; (8000fa4 <HCSR04_Get_Distance+0x48>)
 8000f68:	f001 fa1d 	bl	80023a6 <HAL_GPIO_WritePin>
	__HAL_TIM_SetCounter(&htim1, 0);
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <HCSR04_Get_Distance+0x4c>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2200      	movs	r2, #0
 8000f72:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GetCounter(&htim1) < 10);
 8000f74:	bf00      	nop
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <HCSR04_Get_Distance+0x4c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7c:	2b09      	cmp	r3, #9
 8000f7e:	d9fa      	bls.n	8000f76 <HCSR04_Get_Distance+0x1a>
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f86:	4807      	ldr	r0, [pc, #28]	; (8000fa4 <HCSR04_Get_Distance+0x48>)
 8000f88:	f001 fa0d 	bl	80023a6 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <HCSR04_Get_Distance+0x4c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	68da      	ldr	r2, [r3, #12]
 8000f92:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <HCSR04_Get_Distance+0x4c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f042 0202 	orr.w	r2, r2, #2
 8000f9a:	60da      	str	r2, [r3, #12]
	return dist;
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <HCSR04_Get_Distance+0x50>)
 8000f9e:	881b      	ldrh	r3, [r3, #0]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40010c00 	.word	0x40010c00
 8000fa8:	20000260 	.word	0x20000260
 8000fac:	20000208 	.word	0x20000208

08000fb0 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af02      	add	r7, sp, #8
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	f023 030f 	bic.w	r3, r3, #15
 8000fc0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
 8000fca:	f043 030c 	orr.w	r3, r3, #12
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	f043 0308 	orr.w	r3, r3, #8
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000fdc:	7bbb      	ldrb	r3, [r7, #14]
 8000fde:	f043 030c 	orr.w	r3, r3, #12
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000fe6:	7bbb      	ldrb	r3, [r7, #14]
 8000fe8:	f043 0308 	orr.w	r3, r3, #8
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ff0:	f107 0208 	add.w	r2, r7, #8
 8000ff4:	2364      	movs	r3, #100	; 0x64
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	214e      	movs	r1, #78	; 0x4e
 8000ffc:	4803      	ldr	r0, [pc, #12]	; (800100c <lcd_send_cmd+0x5c>)
 8000ffe:	f001 fb2f 	bl	8002660 <HAL_I2C_Master_Transmit>
}
 8001002:	bf00      	nop
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	2000020c 	.word	0x2000020c

08001010 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af02      	add	r7, sp, #8
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	f023 030f 	bic.w	r3, r3, #15
 8001020:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	011b      	lsls	r3, r3, #4
 8001026:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	f043 030d 	orr.w	r3, r3, #13
 800102e:	b2db      	uxtb	r3, r3
 8001030:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	f043 0309 	orr.w	r3, r3, #9
 8001038:	b2db      	uxtb	r3, r3
 800103a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 800103c:	7bbb      	ldrb	r3, [r7, #14]
 800103e:	f043 030d 	orr.w	r3, r3, #13
 8001042:	b2db      	uxtb	r3, r3
 8001044:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001046:	7bbb      	ldrb	r3, [r7, #14]
 8001048:	f043 0309 	orr.w	r3, r3, #9
 800104c:	b2db      	uxtb	r3, r3
 800104e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001050:	f107 0208 	add.w	r2, r7, #8
 8001054:	2364      	movs	r3, #100	; 0x64
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2304      	movs	r3, #4
 800105a:	214e      	movs	r1, #78	; 0x4e
 800105c:	4803      	ldr	r0, [pc, #12]	; (800106c <lcd_send_data+0x5c>)
 800105e:	f001 faff 	bl	8002660 <HAL_I2C_Master_Transmit>
}
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000020c 	.word	0x2000020c

08001070 <lcd_clear>:

void lcd_clear (void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001076:	2080      	movs	r0, #128	; 0x80
 8001078:	f7ff ff9a 	bl	8000fb0 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 800107c:	2300      	movs	r3, #0
 800107e:	607b      	str	r3, [r7, #4]
 8001080:	e005      	b.n	800108e <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001082:	2020      	movs	r0, #32
 8001084:	f7ff ffc4 	bl	8001010 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3301      	adds	r3, #1
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b45      	cmp	r3, #69	; 0x45
 8001092:	ddf6      	ble.n	8001082 <lcd_clear+0x12>
	}
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
 80010a6:	6039      	str	r1, [r7, #0]
    switch (row)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <lcd_put_cur+0x18>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d005      	beq.n	80010c0 <lcd_put_cur+0x22>
 80010b4:	e009      	b.n	80010ca <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010bc:	603b      	str	r3, [r7, #0]
            break;
 80010be:	e004      	b.n	80010ca <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80010c6:	603b      	str	r3, [r7, #0]
            break;
 80010c8:	bf00      	nop
    }

    lcd_send_cmd (col);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff6e 	bl	8000fb0 <lcd_send_cmd>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <lcd_init>:


void lcd_init (void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80010e0:	2032      	movs	r0, #50	; 0x32
 80010e2:	f000 fe93 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x30);
 80010e6:	2030      	movs	r0, #48	; 0x30
 80010e8:	f7ff ff62 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80010ec:	2005      	movs	r0, #5
 80010ee:	f000 fe8d 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x30);
 80010f2:	2030      	movs	r0, #48	; 0x30
 80010f4:	f7ff ff5c 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80010f8:	2001      	movs	r0, #1
 80010fa:	f000 fe87 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x30);
 80010fe:	2030      	movs	r0, #48	; 0x30
 8001100:	f7ff ff56 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(10);
 8001104:	200a      	movs	r0, #10
 8001106:	f000 fe81 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800110a:	2020      	movs	r0, #32
 800110c:	f7ff ff50 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(10);
 8001110:	200a      	movs	r0, #10
 8001112:	f000 fe7b 	bl	8001e0c <HAL_Delay>

  // display initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001116:	2028      	movs	r0, #40	; 0x28
 8001118:	f7ff ff4a 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(1);
 800111c:	2001      	movs	r0, #1
 800111e:	f000 fe75 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001122:	2008      	movs	r0, #8
 8001124:	f7ff ff44 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f000 fe6f 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800112e:	2001      	movs	r0, #1
 8001130:	f7ff ff3e 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(1);
 8001134:	2001      	movs	r0, #1
 8001136:	f000 fe69 	bl	8001e0c <HAL_Delay>
	HAL_Delay(1);
 800113a:	2001      	movs	r0, #1
 800113c:	f000 fe66 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001140:	2006      	movs	r0, #6
 8001142:	f7ff ff35 	bl	8000fb0 <lcd_send_cmd>
	HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f000 fe60 	bl	8001e0c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800114c:	200c      	movs	r0, #12
 800114e:	f7ff ff2f 	bl	8000fb0 <lcd_send_cmd>
}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}

08001156 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800115e:	e006      	b.n	800116e <lcd_send_string+0x18>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	1c5a      	adds	r2, r3, #1
 8001164:	607a      	str	r2, [r7, #4]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff ff51 	bl	8001010 <lcd_send_data>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f4      	bne.n	8001160 <lcd_send_string+0xa>
}
 8001176:	bf00      	nop
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <microDelay>:
uint32_t pMillis, cMillis;
float tCelsius = 0;						//VARIABLE PARA TEMPERATURA
float RH = 0;							//VARIABLE PARA HUMEDAD RELATIVA

void microDelay (uint16_t delay)		//GENERA DELAY EN MICROSEGUNDOS
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 800118a:	4b08      	ldr	r3, [pc, #32]	; (80011ac <microDelay+0x2c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2200      	movs	r2, #0
 8001190:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8001192:	bf00      	nop
 8001194:	4b05      	ldr	r3, [pc, #20]	; (80011ac <microDelay+0x2c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800119a:	88fb      	ldrh	r3, [r7, #6]
 800119c:	429a      	cmp	r2, r3
 800119e:	d3f9      	bcc.n	8001194 <microDelay+0x14>
}
 80011a0:	bf00      	nop
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	200002a8 	.word	0x200002a8

080011b0 <DHT11_Start>:

uint8_t DHT11_Start (void)				//CONFIGURA EL PIN DEL SENSOR E INICIA LA COMUNICACION
{										//responde a la trama de comunicacion para el DHT11
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 80011c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 80011d0:	2302      	movs	r3, #2
 80011d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // SE CONFIGURA EL PIN COMO SALIDA
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	4619      	mov	r1, r3
 80011dc:	482c      	ldr	r0, [pc, #176]	; (8001290 <DHT11_Start+0xe0>)
 80011de:	f000 ff47 	bl	8002070 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // LLEVA EL PIN A VALOR BAJO
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e8:	4829      	ldr	r0, [pc, #164]	; (8001290 <DHT11_Start+0xe0>)
 80011ea:	f001 f8dc 	bl	80023a6 <HAL_GPIO_WritePin>
  HAL_Delay(20);   								  // SE ESPERA 20 ms
 80011ee:	2014      	movs	r0, #20
 80011f0:	f000 fe0c 	bl	8001e0c <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // LLEVA EL VALOR DEL PIN A ALTO
 80011f4:	2201      	movs	r2, #1
 80011f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011fa:	4825      	ldr	r0, [pc, #148]	; (8001290 <DHT11_Start+0xe0>)
 80011fc:	f001 f8d3 	bl	80023a6 <HAL_GPIO_WritePin>
  microDelay (30);   							  // SE ESPERA 30us
 8001200:	201e      	movs	r0, #30
 8001202:	f7ff ffbd 	bl	8001180 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 800120a:	2301      	movs	r3, #1
 800120c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // SE CONFIGURA EL PIN COMO ENTRADA
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	4619      	mov	r1, r3
 8001212:	481f      	ldr	r0, [pc, #124]	; (8001290 <DHT11_Start+0xe0>)
 8001214:	f000 ff2c 	bl	8002070 <HAL_GPIO_Init>
  microDelay (40);
 8001218:	2028      	movs	r0, #40	; 0x28
 800121a:	f7ff ffb1 	bl	8001180 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 800121e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001222:	481b      	ldr	r0, [pc, #108]	; (8001290 <DHT11_Start+0xe0>)
 8001224:	f001 f8a8 	bl	8002378 <HAL_GPIO_ReadPin>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d10c      	bne.n	8001248 <DHT11_Start+0x98>
  {
    microDelay (80);
 800122e:	2050      	movs	r0, #80	; 0x50
 8001230:	f7ff ffa6 	bl	8001180 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8001234:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001238:	4815      	ldr	r0, [pc, #84]	; (8001290 <DHT11_Start+0xe0>)
 800123a:	f001 f89d 	bl	8002378 <HAL_GPIO_ReadPin>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <DHT11_Start+0x98>
 8001244:	2301      	movs	r3, #1
 8001246:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 8001248:	f000 fdd6 	bl	8001df8 <HAL_GetTick>
 800124c:	4603      	mov	r3, r0
 800124e:	4a11      	ldr	r2, [pc, #68]	; (8001294 <DHT11_Start+0xe4>)
 8001250:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8001252:	f000 fdd1 	bl	8001df8 <HAL_GetTick>
 8001256:	4603      	mov	r3, r0
 8001258:	4a0f      	ldr	r2, [pc, #60]	; (8001298 <DHT11_Start+0xe8>)
 800125a:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800125c:	e004      	b.n	8001268 <DHT11_Start+0xb8>
  {
    cMillis = HAL_GetTick();
 800125e:	f000 fdcb 	bl	8001df8 <HAL_GetTick>
 8001262:	4603      	mov	r3, r0
 8001264:	4a0c      	ldr	r2, [pc, #48]	; (8001298 <DHT11_Start+0xe8>)
 8001266:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001268:	f44f 7100 	mov.w	r1, #512	; 0x200
 800126c:	4808      	ldr	r0, [pc, #32]	; (8001290 <DHT11_Start+0xe0>)
 800126e:	f001 f883 	bl	8002378 <HAL_GPIO_ReadPin>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d006      	beq.n	8001286 <DHT11_Start+0xd6>
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <DHT11_Start+0xe4>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	1c9a      	adds	r2, r3, #2
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <DHT11_Start+0xe8>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d8eb      	bhi.n	800125e <DHT11_Start+0xae>
  }
  return Response;
 8001286:	7dfb      	ldrb	r3, [r7, #23]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40010c00 	.word	0x40010c00
 8001294:	20000318 	.word	0x20000318
 8001298:	2000031c 	.word	0x2000031c

0800129c <DHT11_Read>:

uint8_t DHT11_Read (void)					//REALIZA LA LECTURA DE 1 BYTE ENVIADO POR EL SENSOR
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	71fb      	strb	r3, [r7, #7]
 80012a6:	e066      	b.n	8001376 <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 80012a8:	f000 fda6 	bl	8001df8 <HAL_GetTick>
 80012ac:	4603      	mov	r3, r0
 80012ae:	4a36      	ldr	r2, [pc, #216]	; (8001388 <DHT11_Read+0xec>)
 80012b0:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80012b2:	f000 fda1 	bl	8001df8 <HAL_GetTick>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4a34      	ldr	r2, [pc, #208]	; (800138c <DHT11_Read+0xf0>)
 80012ba:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80012bc:	e004      	b.n	80012c8 <DHT11_Read+0x2c>
    {  // SE ESPERA POR UN VALOR ALTO Y SE VERIFICA QUE CUMPLA EL TIEMPO DE TRAMA
      cMillis = HAL_GetTick();
 80012be:	f000 fd9b 	bl	8001df8 <HAL_GetTick>
 80012c2:	4603      	mov	r3, r0
 80012c4:	4a31      	ldr	r2, [pc, #196]	; (800138c <DHT11_Read+0xf0>)
 80012c6:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80012c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012cc:	4830      	ldr	r0, [pc, #192]	; (8001390 <DHT11_Read+0xf4>)
 80012ce:	f001 f853 	bl	8002378 <HAL_GPIO_ReadPin>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d106      	bne.n	80012e6 <DHT11_Read+0x4a>
 80012d8:	4b2b      	ldr	r3, [pc, #172]	; (8001388 <DHT11_Read+0xec>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	1c9a      	adds	r2, r3, #2
 80012de:	4b2b      	ldr	r3, [pc, #172]	; (800138c <DHT11_Read+0xf0>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d8eb      	bhi.n	80012be <DHT11_Read+0x22>
    }
    microDelay (40);
 80012e6:	2028      	movs	r0, #40	; 0x28
 80012e8:	f7ff ff4a 	bl	8001180 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 80012ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012f0:	4827      	ldr	r0, [pc, #156]	; (8001390 <DHT11_Read+0xf4>)
 80012f2:	f001 f841 	bl	8002378 <HAL_GPIO_ReadPin>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d10e      	bne.n	800131a <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	f1c3 0307 	rsb	r3, r3, #7
 8001302:	2201      	movs	r2, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	b25b      	sxtb	r3, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	b25a      	sxtb	r2, r3
 800130e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001312:	4013      	ands	r3, r2
 8001314:	b25b      	sxtb	r3, r3
 8001316:	71bb      	strb	r3, [r7, #6]
 8001318:	e00b      	b.n	8001332 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	f1c3 0307 	rsb	r3, r3, #7
 8001320:	2201      	movs	r2, #1
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	b25a      	sxtb	r2, r3
 8001328:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800132c:	4313      	orrs	r3, r2
 800132e:	b25b      	sxtb	r3, r3
 8001330:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001332:	f000 fd61 	bl	8001df8 <HAL_GetTick>
 8001336:	4603      	mov	r3, r0
 8001338:	4a13      	ldr	r2, [pc, #76]	; (8001388 <DHT11_Read+0xec>)
 800133a:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 800133c:	f000 fd5c 	bl	8001df8 <HAL_GetTick>
 8001340:	4603      	mov	r3, r0
 8001342:	4a12      	ldr	r2, [pc, #72]	; (800138c <DHT11_Read+0xf0>)
 8001344:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001346:	e004      	b.n	8001352 <DHT11_Read+0xb6>
    {
      cMillis = HAL_GetTick();
 8001348:	f000 fd56 	bl	8001df8 <HAL_GetTick>
 800134c:	4603      	mov	r3, r0
 800134e:	4a0f      	ldr	r2, [pc, #60]	; (800138c <DHT11_Read+0xf0>)
 8001350:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001352:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001356:	480e      	ldr	r0, [pc, #56]	; (8001390 <DHT11_Read+0xf4>)
 8001358:	f001 f80e 	bl	8002378 <HAL_GPIO_ReadPin>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d006      	beq.n	8001370 <DHT11_Read+0xd4>
 8001362:	4b09      	ldr	r3, [pc, #36]	; (8001388 <DHT11_Read+0xec>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	1c9a      	adds	r2, r3, #2
 8001368:	4b08      	ldr	r3, [pc, #32]	; (800138c <DHT11_Read+0xf0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	429a      	cmp	r2, r3
 800136e:	d8eb      	bhi.n	8001348 <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	3301      	adds	r3, #1
 8001374:	71fb      	strb	r3, [r7, #7]
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b07      	cmp	r3, #7
 800137a:	d995      	bls.n	80012a8 <DHT11_Read+0xc>
    }
  }
  return b;
 800137c:	79bb      	ldrb	r3, [r7, #6]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000318 	.word	0x20000318
 800138c:	2000031c 	.word	0x2000031c
 8001390:	40010c00 	.word	0x40010c00

08001394 <Display_Temp>:
//FUNCION PARA MOSTRAR LA TEMPERATURA EN DISPLAY
void Display_Temp (float Temp)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	f107 0310 	add.w	r3, r7, #16
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
	lcd_put_cur(1,0);					//se usa el segundo renglon para estos datos
 80013ae:	2100      	movs	r1, #0
 80013b0:	2001      	movs	r0, #1
 80013b2:	f7ff fe74 	bl	800109e <lcd_put_cur>

	sprintf (str, "T:%.2f", Temp);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f7ff f836 	bl	8000428 <__aeabi_f2d>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	f107 000c 	add.w	r0, r7, #12
 80013c4:	4907      	ldr	r1, [pc, #28]	; (80013e4 <Display_Temp+0x50>)
 80013c6:	f003 fea7 	bl	8005118 <siprintf>
	lcd_send_string(str);
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fec1 	bl	8001156 <lcd_send_string>
	lcd_send_data('c');
 80013d4:	2063      	movs	r0, #99	; 0x63
 80013d6:	f7ff fe1b 	bl	8001010 <lcd_send_data>
}
 80013da:	bf00      	nop
 80013dc:	3720      	adds	r7, #32
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	08008cb0 	.word	0x08008cb0

080013e8 <Display_Rh>:

//FUNCION PARA MOSTRAR LA HUMEDAD RELATIVA EN DISPLAY
void Display_Rh (float Rh)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	f107 0310 	add.w	r3, r7, #16
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
	lcd_put_cur(1,10);					//seleccionamos la ultima parte del segundo renglon
 8001402:	210a      	movs	r1, #10
 8001404:	2001      	movs	r0, #1
 8001406:	f7ff fe4a 	bl	800109e <lcd_put_cur>

	sprintf (str, "Rh:%.0f", Rh);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff f80c 	bl	8000428 <__aeabi_f2d>
 8001410:	4602      	mov	r2, r0
 8001412:	460b      	mov	r3, r1
 8001414:	f107 000c 	add.w	r0, r7, #12
 8001418:	4907      	ldr	r1, [pc, #28]	; (8001438 <Display_Rh+0x50>)
 800141a:	f003 fe7d 	bl	8005118 <siprintf>
	lcd_send_string(str);
 800141e:	f107 030c 	add.w	r3, r7, #12
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fe97 	bl	8001156 <lcd_send_string>
	lcd_send_data('%');
 8001428:	2025      	movs	r0, #37	; 0x25
 800142a:	f7ff fdf1 	bl	8001010 <lcd_send_data>
}
 800142e:	bf00      	nop
 8001430:	3720      	adds	r7, #32
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	08008cb8 	.word	0x08008cb8

0800143c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800143c:	b598      	push	{r3, r4, r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001440:	f000 fc82 	bl	8001d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001444:	f000 f92a 	bl	800169c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001448:	f000 fa3e 	bl	80018c8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800144c:	f000 f96c 	bl	8001728 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001450:	f000 f9ee 	bl	8001830 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001454:	f000 f996 	bl	8001784 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001458:	487c      	ldr	r0, [pc, #496]	; (800164c <main+0x210>)
 800145a:	f002 f8a5 	bl	80035a8 <HAL_TIM_Base_Start>
  lcd_init();										//inicia el display LCD
 800145e:	f7ff fe3d 	bl	80010dc <lcd_init>
  HCSR04_Init();									//inicia el sensor ultrasonico
 8001462:	f7ff fd69 	bl	8000f38 <HCSR04_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
      {
    	tiempo=HAL_GetTick();
 8001466:	f000 fcc7 	bl	8001df8 <HAL_GetTick>
 800146a:	4603      	mov	r3, r0
 800146c:	4a78      	ldr	r2, [pc, #480]	; (8001650 <main+0x214>)
 800146e:	6013      	str	r3, [r2, #0]
    	if(tiempo-tiempo2>=2000){			//se actualiza la lectura cada 2 segundos
 8001470:	4b77      	ldr	r3, [pc, #476]	; (8001650 <main+0x214>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4b77      	ldr	r3, [pc, #476]	; (8001654 <main+0x218>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800147e:	d37e      	bcc.n	800157e <main+0x142>
    		tiempo2=tiempo;
 8001480:	4b73      	ldr	r3, [pc, #460]	; (8001650 <main+0x214>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a73      	ldr	r2, [pc, #460]	; (8001654 <main+0x218>)
 8001486:	6013      	str	r3, [r2, #0]

        if(DHT11_Start())
 8001488:	f7ff fe92 	bl	80011b0 <DHT11_Start>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d075      	beq.n	800157e <main+0x142>
        {
          RHI = DHT11_Read(); // ENTERO DE HUMEDAD RELATIVA
 8001492:	f7ff ff03 	bl	800129c <DHT11_Read>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <main+0x21c>)
 800149c:	701a      	strb	r2, [r3, #0]
          RHD = DHT11_Read(); // DECIMAL DE HUMEDAD RELATIVA (POR EL TAMAO LIMITADO DEL DISPLAY NO SE USA LUEGO)
 800149e:	f7ff fefd 	bl	800129c <DHT11_Read>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	4b6d      	ldr	r3, [pc, #436]	; (800165c <main+0x220>)
 80014a8:	701a      	strb	r2, [r3, #0]
          TCI = DHT11_Read(); // ENTERO DE TEMPERATURA
 80014aa:	f7ff fef7 	bl	800129c <DHT11_Read>
 80014ae:	4603      	mov	r3, r0
 80014b0:	461a      	mov	r2, r3
 80014b2:	4b6b      	ldr	r3, [pc, #428]	; (8001660 <main+0x224>)
 80014b4:	701a      	strb	r2, [r3, #0]
          TCD = DHT11_Read(); // DECIMAL DE TEMPERATURA
 80014b6:	f7ff fef1 	bl	800129c <DHT11_Read>
 80014ba:	4603      	mov	r3, r0
 80014bc:	461a      	mov	r2, r3
 80014be:	4b69      	ldr	r3, [pc, #420]	; (8001664 <main+0x228>)
 80014c0:	701a      	strb	r2, [r3, #0]
          SUM = DHT11_Read(); // SUMA PARA CHEQUEO DE TRAMA CORRECTA
 80014c2:	f7ff feeb 	bl	800129c <DHT11_Read>
 80014c6:	4603      	mov	r3, r0
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b67      	ldr	r3, [pc, #412]	; (8001668 <main+0x22c>)
 80014cc:	701a      	strb	r2, [r3, #0]
          if (RHI + RHD + TCI + TCD == SUM)
 80014ce:	4b62      	ldr	r3, [pc, #392]	; (8001658 <main+0x21c>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	4b61      	ldr	r3, [pc, #388]	; (800165c <main+0x220>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4413      	add	r3, r2
 80014da:	4a61      	ldr	r2, [pc, #388]	; (8001660 <main+0x224>)
 80014dc:	7812      	ldrb	r2, [r2, #0]
 80014de:	4413      	add	r3, r2
 80014e0:	4a60      	ldr	r2, [pc, #384]	; (8001664 <main+0x228>)
 80014e2:	7812      	ldrb	r2, [r2, #0]
 80014e4:	4413      	add	r3, r2
 80014e6:	4a60      	ldr	r2, [pc, #384]	; (8001668 <main+0x22c>)
 80014e8:	7812      	ldrb	r2, [r2, #0]
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d147      	bne.n	800157e <main+0x142>
          {
            tCelsius = (float)TCI + (float)(TCD/10.0);
 80014ee:	4b5c      	ldr	r3, [pc, #368]	; (8001660 <main+0x224>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fbee 	bl	8000cd4 <__aeabi_ui2f>
 80014f8:	4604      	mov	r4, r0
 80014fa:	4b5a      	ldr	r3, [pc, #360]	; (8001664 <main+0x228>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7fe ff80 	bl	8000404 <__aeabi_i2d>
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	4b58      	ldr	r3, [pc, #352]	; (800166c <main+0x230>)
 800150a:	f7ff f90f 	bl	800072c <__aeabi_ddiv>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fad7 	bl	8000ac8 <__aeabi_d2f>
 800151a:	4603      	mov	r3, r0
 800151c:	4619      	mov	r1, r3
 800151e:	4620      	mov	r0, r4
 8001520:	f7ff fb28 	bl	8000b74 <__addsf3>
 8001524:	4603      	mov	r3, r0
 8001526:	461a      	mov	r2, r3
 8001528:	4b51      	ldr	r3, [pc, #324]	; (8001670 <main+0x234>)
 800152a:	601a      	str	r2, [r3, #0]
            RH = (float)RHI + (float)(RHD/10.0);
 800152c:	4b4a      	ldr	r3, [pc, #296]	; (8001658 <main+0x21c>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff fbcf 	bl	8000cd4 <__aeabi_ui2f>
 8001536:	4604      	mov	r4, r0
 8001538:	4b48      	ldr	r3, [pc, #288]	; (800165c <main+0x220>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe ff61 	bl	8000404 <__aeabi_i2d>
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	4b49      	ldr	r3, [pc, #292]	; (800166c <main+0x230>)
 8001548:	f7ff f8f0 	bl	800072c <__aeabi_ddiv>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	f7ff fab8 	bl	8000ac8 <__aeabi_d2f>
 8001558:	4603      	mov	r3, r0
 800155a:	4619      	mov	r1, r3
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff fb09 	bl	8000b74 <__addsf3>
 8001562:	4603      	mov	r3, r0
 8001564:	461a      	mov	r2, r3
 8001566:	4b43      	ldr	r3, [pc, #268]	; (8001674 <main+0x238>)
 8001568:	601a      	str	r2, [r3, #0]
            Display_Temp(tCelsius);
 800156a:	4b41      	ldr	r3, [pc, #260]	; (8001670 <main+0x234>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff ff10 	bl	8001394 <Display_Temp>
            Display_Rh(RH);
 8001574:	4b3f      	ldr	r3, [pc, #252]	; (8001674 <main+0x238>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff35 	bl	80013e8 <Display_Rh>

          }
        }
    	}
        if(bandera==0){
 800157e:	4b3e      	ldr	r3, [pc, #248]	; (8001678 <main+0x23c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d109      	bne.n	800159a <main+0x15e>
        		  lcd_put_cur(0,0);
 8001586:	2100      	movs	r1, #0
 8001588:	2000      	movs	r0, #0
 800158a:	f7ff fd88 	bl	800109e <lcd_put_cur>
        		  lcd_send_string(" Presione boton ");
 800158e:	483b      	ldr	r0, [pc, #236]	; (800167c <main+0x240>)
 8001590:	f7ff fde1 	bl	8001156 <lcd_send_string>
        		  bandera=1;
 8001594:	4b38      	ldr	r3, [pc, #224]	; (8001678 <main+0x23c>)
 8001596:	2201      	movs	r2, #1
 8001598:	601a      	str	r2, [r3, #0]
        	  }
        	  if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET) {
 800159a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800159e:	4838      	ldr	r0, [pc, #224]	; (8001680 <main+0x244>)
 80015a0:	f000 feea 	bl	8002378 <HAL_GPIO_ReadPin>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f47f af5d 	bne.w	8001466 <main+0x2a>
        		  lcd_clear();
 80015ac:	f7ff fd60 	bl	8001070 <lcd_clear>
        		  lcd_put_cur(0,0);
 80015b0:	2100      	movs	r1, #0
 80015b2:	2000      	movs	r0, #0
 80015b4:	f7ff fd73 	bl	800109e <lcd_put_cur>
        		  lcd_send_string("  Calc. altura  ");
 80015b8:	4832      	ldr	r0, [pc, #200]	; (8001684 <main+0x248>)
 80015ba:	f7ff fdcc 	bl	8001156 <lcd_send_string>
        		  bandera=0;
 80015be:	4b2e      	ldr	r3, [pc, #184]	; (8001678 <main+0x23c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
        		  HAL_Delay(5000);
 80015c4:	f241 3088 	movw	r0, #5000	; 0x1388
 80015c8:	f000 fc20 	bl	8001e0c <HAL_Delay>

        		  HAL_TIM_IC_CaptureCallback(&htim1);
 80015cc:	482e      	ldr	r0, [pc, #184]	; (8001688 <main+0x24c>)
 80015ce:	f7ff fc13 	bl	8000df8 <HAL_TIM_IC_CaptureCallback>
        		  distancia=HCSR04_Get_Distance();
 80015d2:	f7ff fcc3 	bl	8000f5c <HCSR04_Get_Distance>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461a      	mov	r2, r3
 80015da:	4b2c      	ldr	r3, [pc, #176]	; (800168c <main+0x250>)
 80015dc:	801a      	strh	r2, [r3, #0]
        		  HAL_Delay(500);
 80015de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015e2:	f000 fc13 	bl	8001e0c <HAL_Delay>
        		  HAL_TIM_IC_CaptureCallback(&htim1);
 80015e6:	4828      	ldr	r0, [pc, #160]	; (8001688 <main+0x24c>)
 80015e8:	f7ff fc06 	bl	8000df8 <HAL_TIM_IC_CaptureCallback>
        		  distancia=HCSR04_Get_Distance();
 80015ec:	f7ff fcb6 	bl	8000f5c <HCSR04_Get_Distance>
 80015f0:	4603      	mov	r3, r0
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b25      	ldr	r3, [pc, #148]	; (800168c <main+0x250>)
 80015f6:	801a      	strh	r2, [r3, #0]
        		  if(distancia>50){
 80015f8:	4b24      	ldr	r3, [pc, #144]	; (800168c <main+0x250>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	2b32      	cmp	r3, #50	; 0x32
 80015fe:	d90b      	bls.n	8001618 <main+0x1dc>
        			  lcd_put_cur(0,0);
 8001600:	2100      	movs	r1, #0
 8001602:	2000      	movs	r0, #0
 8001604:	f7ff fd4b 	bl	800109e <lcd_put_cur>
        			  lcd_send_string(" FUERA DE RANGO ");
 8001608:	4821      	ldr	r0, [pc, #132]	; (8001690 <main+0x254>)
 800160a:	f7ff fda4 	bl	8001156 <lcd_send_string>
        			  HAL_Delay(3000);
 800160e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001612:	f000 fbfb 	bl	8001e0c <HAL_Delay>
 8001616:	e726      	b.n	8001466 <main+0x2a>
        		  }else{
        		  distancia=200-distancia;
 8001618:	4b1c      	ldr	r3, [pc, #112]	; (800168c <main+0x250>)
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8001620:	b29a      	uxth	r2, r3
 8001622:	4b1a      	ldr	r3, [pc, #104]	; (800168c <main+0x250>)
 8001624:	801a      	strh	r2, [r3, #0]
        		  lcd_put_cur(0,0);
 8001626:	2100      	movs	r1, #0
 8001628:	2000      	movs	r0, #0
 800162a:	f7ff fd38 	bl	800109e <lcd_put_cur>
        		  sprintf(buffer_lcd, " Altura: %u  cm", distancia);
 800162e:	4b17      	ldr	r3, [pc, #92]	; (800168c <main+0x250>)
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	461a      	mov	r2, r3
 8001634:	4917      	ldr	r1, [pc, #92]	; (8001694 <main+0x258>)
 8001636:	4818      	ldr	r0, [pc, #96]	; (8001698 <main+0x25c>)
 8001638:	f003 fd6e 	bl	8005118 <siprintf>
        		  lcd_send_string(buffer_lcd);
 800163c:	4816      	ldr	r0, [pc, #88]	; (8001698 <main+0x25c>)
 800163e:	f7ff fd8a 	bl	8001156 <lcd_send_string>
        		  HAL_Delay(7000);}
 8001642:	f641 3058 	movw	r0, #7000	; 0x1b58
 8001646:	f000 fbe1 	bl	8001e0c <HAL_Delay>
    	tiempo=HAL_GetTick();
 800164a:	e70c      	b.n	8001466 <main+0x2a>
 800164c:	200002a8 	.word	0x200002a8
 8001650:	20000308 	.word	0x20000308
 8001654:	2000030c 	.word	0x2000030c
 8001658:	20000310 	.word	0x20000310
 800165c:	20000311 	.word	0x20000311
 8001660:	20000312 	.word	0x20000312
 8001664:	20000313 	.word	0x20000313
 8001668:	20000314 	.word	0x20000314
 800166c:	40240000 	.word	0x40240000
 8001670:	20000320 	.word	0x20000320
 8001674:	20000324 	.word	0x20000324
 8001678:	20000304 	.word	0x20000304
 800167c:	08008cc0 	.word	0x08008cc0
 8001680:	40010c00 	.word	0x40010c00
 8001684:	08008cd4 	.word	0x08008cd4
 8001688:	20000260 	.word	0x20000260
 800168c:	200002f0 	.word	0x200002f0
 8001690:	08008ce8 	.word	0x08008ce8
 8001694:	08008cfc 	.word	0x08008cfc
 8001698:	200002f4 	.word	0x200002f4

0800169c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b090      	sub	sp, #64	; 0x40
 80016a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a2:	f107 0318 	add.w	r3, r7, #24
 80016a6:	2228      	movs	r2, #40	; 0x28
 80016a8:	2100      	movs	r1, #0
 80016aa:	4618      	mov	r0, r3
 80016ac:	f002 feba 	bl	8004424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016be:	2301      	movs	r3, #1
 80016c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016cc:	2301      	movs	r3, #1
 80016ce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d0:	2302      	movs	r3, #2
 80016d2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016da:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80016de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e0:	f107 0318 	add.w	r3, r7, #24
 80016e4:	4618      	mov	r0, r3
 80016e6:	f001 fb13 	bl	8002d10 <HAL_RCC_OscConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80016f0:	f000 f942 	bl	8001978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f4:	230f      	movs	r3, #15
 80016f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f8:	2302      	movs	r3, #2
 80016fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001704:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2102      	movs	r1, #2
 800170e:	4618      	mov	r0, r3
 8001710:	f001 fd80 	bl	8003214 <HAL_RCC_ClockConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800171a:	f000 f92d 	bl	8001978 <Error_Handler>
  }
}
 800171e:	bf00      	nop
 8001720:	3740      	adds	r7, #64	; 0x40
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <MX_I2C1_Init+0x50>)
 800172e:	4a13      	ldr	r2, [pc, #76]	; (800177c <MX_I2C1_Init+0x54>)
 8001730:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001732:	4b11      	ldr	r3, [pc, #68]	; (8001778 <MX_I2C1_Init+0x50>)
 8001734:	4a12      	ldr	r2, [pc, #72]	; (8001780 <MX_I2C1_Init+0x58>)
 8001736:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001738:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <MX_I2C1_Init+0x50>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800173e:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <MX_I2C1_Init+0x50>)
 8001740:	2200      	movs	r2, #0
 8001742:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <MX_I2C1_Init+0x50>)
 8001746:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800174a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800174c:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <MX_I2C1_Init+0x50>)
 800174e:	2200      	movs	r2, #0
 8001750:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001752:	4b09      	ldr	r3, [pc, #36]	; (8001778 <MX_I2C1_Init+0x50>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001758:	4b07      	ldr	r3, [pc, #28]	; (8001778 <MX_I2C1_Init+0x50>)
 800175a:	2200      	movs	r2, #0
 800175c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800175e:	4b06      	ldr	r3, [pc, #24]	; (8001778 <MX_I2C1_Init+0x50>)
 8001760:	2200      	movs	r2, #0
 8001762:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001764:	4804      	ldr	r0, [pc, #16]	; (8001778 <MX_I2C1_Init+0x50>)
 8001766:	f000 fe37 	bl	80023d8 <HAL_I2C_Init>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001770:	f000 f902 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	2000020c 	.word	0x2000020c
 800177c:	40005400 	.word	0x40005400
 8001780:	00061a80 	.word	0x00061a80

08001784 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800178a:	f107 0310 	add.w	r3, r7, #16
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001794:	463b      	mov	r3, r7
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017a0:	4b21      	ldr	r3, [pc, #132]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017a2:	4a22      	ldr	r2, [pc, #136]	; (800182c <MX_TIM1_Init+0xa8>)
 80017a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80017a6:	4b20      	ldr	r3, [pc, #128]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017a8:	2247      	movs	r2, #71	; 0x47
 80017aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ac:	4b1e      	ldr	r3, [pc, #120]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80017b2:	4b1d      	ldr	r3, [pc, #116]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ba:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017bc:	2200      	movs	r2, #0
 80017be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017c0:	4b19      	ldr	r3, [pc, #100]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c6:	4b18      	ldr	r3, [pc, #96]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80017cc:	4816      	ldr	r0, [pc, #88]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017ce:	f001 ff35 	bl	800363c <HAL_TIM_IC_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80017d8:	f000 f8ce 	bl	8001978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017dc:	2300      	movs	r3, #0
 80017de:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017e4:	f107 0310 	add.w	r3, r7, #16
 80017e8:	4619      	mov	r1, r3
 80017ea:	480f      	ldr	r0, [pc, #60]	; (8001828 <MX_TIM1_Init+0xa4>)
 80017ec:	f002 fd80 	bl	80042f0 <HAL_TIMEx_MasterConfigSynchronization>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80017f6:	f000 f8bf 	bl	8001978 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80017fa:	2300      	movs	r3, #0
 80017fc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017fe:	2301      	movs	r3, #1
 8001800:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001802:	2300      	movs	r3, #0
 8001804:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800180a:	463b      	mov	r3, r7
 800180c:	2200      	movs	r2, #0
 800180e:	4619      	mov	r1, r3
 8001810:	4805      	ldr	r0, [pc, #20]	; (8001828 <MX_TIM1_Init+0xa4>)
 8001812:	f002 f977 	bl	8003b04 <HAL_TIM_IC_ConfigChannel>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800181c:	f000 f8ac 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001820:	bf00      	nop
 8001822:	3718      	adds	r7, #24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000260 	.word	0x20000260
 800182c:	40012c00 	.word	0x40012c00

08001830 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001844:	463b      	mov	r3, r7
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800184c:	4b1d      	ldr	r3, [pc, #116]	; (80018c4 <MX_TIM2_Init+0x94>)
 800184e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001852:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001854:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <MX_TIM2_Init+0x94>)
 8001856:	2247      	movs	r2, #71	; 0x47
 8001858:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185a:	4b1a      	ldr	r3, [pc, #104]	; (80018c4 <MX_TIM2_Init+0x94>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001860:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <MX_TIM2_Init+0x94>)
 8001862:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001866:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001868:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <MX_TIM2_Init+0x94>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <MX_TIM2_Init+0x94>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001874:	4813      	ldr	r0, [pc, #76]	; (80018c4 <MX_TIM2_Init+0x94>)
 8001876:	f001 fe47 	bl	8003508 <HAL_TIM_Base_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001880:	f000 f87a 	bl	8001978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001884:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001888:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800188a:	f107 0308 	add.w	r3, r7, #8
 800188e:	4619      	mov	r1, r3
 8001890:	480c      	ldr	r0, [pc, #48]	; (80018c4 <MX_TIM2_Init+0x94>)
 8001892:	f002 f9d3 	bl	8003c3c <HAL_TIM_ConfigClockSource>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800189c:	f000 f86c 	bl	8001978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a0:	2300      	movs	r3, #0
 80018a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018a8:	463b      	mov	r3, r7
 80018aa:	4619      	mov	r1, r3
 80018ac:	4805      	ldr	r0, [pc, #20]	; (80018c4 <MX_TIM2_Init+0x94>)
 80018ae:	f002 fd1f 	bl	80042f0 <HAL_TIMEx_MasterConfigSynchronization>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80018b8:	f000 f85e 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018bc:	bf00      	nop
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200002a8 	.word	0x200002a8

080018c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ce:	f107 0310 	add.w	r3, r7, #16
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018dc:	4b24      	ldr	r3, [pc, #144]	; (8001970 <MX_GPIO_Init+0xa8>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	4a23      	ldr	r2, [pc, #140]	; (8001970 <MX_GPIO_Init+0xa8>)
 80018e2:	f043 0320 	orr.w	r3, r3, #32
 80018e6:	6193      	str	r3, [r2, #24]
 80018e8:	4b21      	ldr	r3, [pc, #132]	; (8001970 <MX_GPIO_Init+0xa8>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f003 0320 	and.w	r3, r3, #32
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f4:	4b1e      	ldr	r3, [pc, #120]	; (8001970 <MX_GPIO_Init+0xa8>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	4a1d      	ldr	r2, [pc, #116]	; (8001970 <MX_GPIO_Init+0xa8>)
 80018fa:	f043 0308 	orr.w	r3, r3, #8
 80018fe:	6193      	str	r3, [r2, #24]
 8001900:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <MX_GPIO_Init+0xa8>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	f003 0308 	and.w	r3, r3, #8
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190c:	4b18      	ldr	r3, [pc, #96]	; (8001970 <MX_GPIO_Init+0xa8>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a17      	ldr	r2, [pc, #92]	; (8001970 <MX_GPIO_Init+0xa8>)
 8001912:	f043 0304 	orr.w	r3, r3, #4
 8001916:	6193      	str	r3, [r2, #24]
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <MX_GPIO_Init+0xa8>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Trigger_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	f44f 4102 	mov.w	r1, #33280	; 0x8200
 800192a:	4812      	ldr	r0, [pc, #72]	; (8001974 <MX_GPIO_Init+0xac>)
 800192c:	f000 fd3b 	bl	80023a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001930:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001934:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193e:	f107 0310 	add.w	r3, r7, #16
 8001942:	4619      	mov	r1, r3
 8001944:	480b      	ldr	r0, [pc, #44]	; (8001974 <MX_GPIO_Init+0xac>)
 8001946:	f000 fb93 	bl	8002070 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trigger_Pin PB9 */
  GPIO_InitStruct.Pin = Trigger_Pin|GPIO_PIN_9;
 800194a:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 800194e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001950:	2301      	movs	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2302      	movs	r3, #2
 800195a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195c:	f107 0310 	add.w	r3, r7, #16
 8001960:	4619      	mov	r1, r3
 8001962:	4804      	ldr	r0, [pc, #16]	; (8001974 <MX_GPIO_Init+0xac>)
 8001964:	f000 fb84 	bl	8002070 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001968:	bf00      	nop
 800196a:	3720      	adds	r7, #32
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40021000 	.word	0x40021000
 8001974:	40010c00 	.word	0x40010c00

08001978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800197c:	b672      	cpsid	i
}
 800197e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001980:	e7fe      	b.n	8001980 <Error_Handler+0x8>
	...

08001984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_MspInit+0x40>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <HAL_MspInit+0x40>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6193      	str	r3, [r2, #24]
 8001996:	4b0b      	ldr	r3, [pc, #44]	; (80019c4 <HAL_MspInit+0x40>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a2:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <HAL_MspInit+0x40>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <HAL_MspInit+0x40>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ac:	61d3      	str	r3, [r2, #28]
 80019ae:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <HAL_MspInit+0x40>)
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	40021000 	.word	0x40021000

080019c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a15      	ldr	r2, [pc, #84]	; (8001a38 <HAL_I2C_MspInit+0x70>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d123      	bne.n	8001a30 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e8:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a13      	ldr	r2, [pc, #76]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 80019ee:	f043 0308 	orr.w	r3, r3, #8
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 0308 	and.w	r3, r3, #8
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a00:	23c0      	movs	r3, #192	; 0xc0
 8001a02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a04:	2312      	movs	r3, #18
 8001a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0c:	f107 0310 	add.w	r3, r7, #16
 8001a10:	4619      	mov	r1, r3
 8001a12:	480b      	ldr	r0, [pc, #44]	; (8001a40 <HAL_I2C_MspInit+0x78>)
 8001a14:	f000 fb2c 	bl	8002070 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 8001a1a:	69db      	ldr	r3, [r3, #28]
 8001a1c:	4a07      	ldr	r2, [pc, #28]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 8001a1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a22:	61d3      	str	r3, [r2, #28]
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <HAL_I2C_MspInit+0x74>)
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a30:	bf00      	nop
 8001a32:	3720      	adds	r7, #32
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40005400 	.word	0x40005400
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	40010c00 	.word	0x40010c00

08001a44 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b088      	sub	sp, #32
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0310 	add.w	r3, r7, #16
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM1)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a1a      	ldr	r2, [pc, #104]	; (8001ac8 <HAL_TIM_IC_MspInit+0x84>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d12c      	bne.n	8001abe <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a64:	4b19      	ldr	r3, [pc, #100]	; (8001acc <HAL_TIM_IC_MspInit+0x88>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	4a18      	ldr	r2, [pc, #96]	; (8001acc <HAL_TIM_IC_MspInit+0x88>)
 8001a6a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a6e:	6193      	str	r3, [r2, #24]
 8001a70:	4b16      	ldr	r3, [pc, #88]	; (8001acc <HAL_TIM_IC_MspInit+0x88>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7c:	4b13      	ldr	r3, [pc, #76]	; (8001acc <HAL_TIM_IC_MspInit+0x88>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	4a12      	ldr	r2, [pc, #72]	; (8001acc <HAL_TIM_IC_MspInit+0x88>)
 8001a82:	f043 0304 	orr.w	r3, r3, #4
 8001a86:	6193      	str	r3, [r2, #24]
 8001a88:	4b10      	ldr	r3, [pc, #64]	; (8001acc <HAL_TIM_IC_MspInit+0x88>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 0310 	add.w	r3, r7, #16
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4809      	ldr	r0, [pc, #36]	; (8001ad0 <HAL_TIM_IC_MspInit+0x8c>)
 8001aaa:	f000 fae1 	bl	8002070 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	201b      	movs	r0, #27
 8001ab4:	f000 faa5 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001ab8:	201b      	movs	r0, #27
 8001aba:	f000 fabe 	bl	800203a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001abe:	bf00      	nop
 8001ac0:	3720      	adds	r7, #32
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40012c00 	.word	0x40012c00
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	40010800 	.word	0x40010800

08001ad4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ae4:	d10b      	bne.n	8001afe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <HAL_TIM_Base_MspInit+0x34>)
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	4a07      	ldr	r2, [pc, #28]	; (8001b08 <HAL_TIM_Base_MspInit+0x34>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	61d3      	str	r3, [r2, #28]
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <HAL_TIM_Base_MspInit+0x34>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001afe:	bf00      	nop
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	40021000 	.word	0x40021000

08001b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <NMI_Handler+0x4>

08001b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b16:	e7fe      	b.n	8001b16 <HardFault_Handler+0x4>

08001b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b1c:	e7fe      	b.n	8001b1c <MemManage_Handler+0x4>

08001b1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr

08001b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bc80      	pop	{r7}
 8001b40:	4770      	bx	lr

08001b42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr

08001b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b52:	f000 f93f 	bl	8001dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b60:	4802      	ldr	r0, [pc, #8]	; (8001b6c <TIM1_CC_IRQHandler+0x10>)
 8001b62:	f001 fec7 	bl	80038f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000260 	.word	0x20000260

08001b70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return 1;
 8001b74:	2301      	movs	r3, #1
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr

08001b7e <_kill>:

int _kill(int pid, int sig)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b082      	sub	sp, #8
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
 8001b86:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b88:	f002 fc22 	bl	80043d0 <__errno>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2216      	movs	r2, #22
 8001b90:	601a      	str	r2, [r3, #0]
  return -1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_exit>:

void _exit (int status)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ba6:	f04f 31ff 	mov.w	r1, #4294967295
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff ffe7 	bl	8001b7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bb0:	e7fe      	b.n	8001bb0 <_exit+0x12>

08001bb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	60f8      	str	r0, [r7, #12]
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	e00a      	b.n	8001bda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bc4:	f3af 8000 	nop.w
 8001bc8:	4601      	mov	r1, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	60ba      	str	r2, [r7, #8]
 8001bd0:	b2ca      	uxtb	r2, r1
 8001bd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	dbf0      	blt.n	8001bc4 <_read+0x12>
  }

  return len;
 8001be2:	687b      	ldr	r3, [r7, #4]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	e009      	b.n	8001c12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	60ba      	str	r2, [r7, #8]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	697a      	ldr	r2, [r7, #20]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	dbf1      	blt.n	8001bfe <_write+0x12>
  }
  return len;
 8001c1a:	687b      	ldr	r3, [r7, #4]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <_close>:

int _close(int file)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c4a:	605a      	str	r2, [r3, #4]
  return 0;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr

08001c58 <_isatty>:

int _isatty(int file)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c60:	2301      	movs	r3, #1
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr

08001c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c8c:	4a14      	ldr	r2, [pc, #80]	; (8001ce0 <_sbrk+0x5c>)
 8001c8e:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <_sbrk+0x60>)
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c98:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <_sbrk+0x64>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d102      	bne.n	8001ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <_sbrk+0x64>)
 8001ca2:	4a12      	ldr	r2, [pc, #72]	; (8001cec <_sbrk+0x68>)
 8001ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <_sbrk+0x64>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d207      	bcs.n	8001cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb4:	f002 fb8c 	bl	80043d0 <__errno>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	220c      	movs	r2, #12
 8001cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc2:	e009      	b.n	8001cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc4:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <_sbrk+0x64>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cca:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <_sbrk+0x64>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	4a05      	ldr	r2, [pc, #20]	; (8001ce8 <_sbrk+0x64>)
 8001cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20005000 	.word	0x20005000
 8001ce4:	00000400 	.word	0x00000400
 8001ce8:	20000328 	.word	0x20000328
 8001cec:	20000340 	.word	0x20000340

08001cf0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cfc:	f7ff fff8 	bl	8001cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d00:	480b      	ldr	r0, [pc, #44]	; (8001d30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d02:	490c      	ldr	r1, [pc, #48]	; (8001d34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d04:	4a0c      	ldr	r2, [pc, #48]	; (8001d38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d08:	e002      	b.n	8001d10 <LoopCopyDataInit>

08001d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d0e:	3304      	adds	r3, #4

08001d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d14:	d3f9      	bcc.n	8001d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d16:	4a09      	ldr	r2, [pc, #36]	; (8001d3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d18:	4c09      	ldr	r4, [pc, #36]	; (8001d40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d1c:	e001      	b.n	8001d22 <LoopFillZerobss>

08001d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d20:	3204      	adds	r2, #4

08001d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d24:	d3fb      	bcc.n	8001d1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d26:	f002 fb59 	bl	80043dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d2a:	f7ff fb87 	bl	800143c <main>
  bx lr
 8001d2e:	4770      	bx	lr
  ldr r0, =_sdata
 8001d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d34:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001d38:	080091e4 	.word	0x080091e4
  ldr r2, =_sbss
 8001d3c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001d40:	20000340 	.word	0x20000340

08001d44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d44:	e7fe      	b.n	8001d44 <ADC1_2_IRQHandler>
	...

08001d48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d4c:	4b08      	ldr	r3, [pc, #32]	; (8001d70 <HAL_Init+0x28>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a07      	ldr	r2, [pc, #28]	; (8001d70 <HAL_Init+0x28>)
 8001d52:	f043 0310 	orr.w	r3, r3, #16
 8001d56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d58:	2003      	movs	r0, #3
 8001d5a:	f000 f947 	bl	8001fec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d5e:	200f      	movs	r0, #15
 8001d60:	f000 f808 	bl	8001d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d64:	f7ff fe0e 	bl	8001984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40022000 	.word	0x40022000

08001d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d7c:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_InitTick+0x54>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <HAL_InitTick+0x58>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	4619      	mov	r1, r3
 8001d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 f95f 	bl	8002056 <HAL_SYSTICK_Config>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e00e      	b.n	8001dc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b0f      	cmp	r3, #15
 8001da6:	d80a      	bhi.n	8001dbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da8:	2200      	movs	r2, #0
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	f04f 30ff 	mov.w	r0, #4294967295
 8001db0:	f000 f927 	bl	8002002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001db4:	4a06      	ldr	r2, [pc, #24]	; (8001dd0 <HAL_InitTick+0x5c>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	e000      	b.n	8001dc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000000 	.word	0x20000000
 8001dcc:	20000008 	.word	0x20000008
 8001dd0:	20000004 	.word	0x20000004

08001dd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd8:	4b05      	ldr	r3, [pc, #20]	; (8001df0 <HAL_IncTick+0x1c>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <HAL_IncTick+0x20>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4413      	add	r3, r2
 8001de4:	4a03      	ldr	r2, [pc, #12]	; (8001df4 <HAL_IncTick+0x20>)
 8001de6:	6013      	str	r3, [r2, #0]
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	20000008 	.word	0x20000008
 8001df4:	2000032c 	.word	0x2000032c

08001df8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001dfc:	4b02      	ldr	r3, [pc, #8]	; (8001e08 <HAL_GetTick+0x10>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr
 8001e08:	2000032c 	.word	0x2000032c

08001e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e14:	f7ff fff0 	bl	8001df8 <HAL_GetTick>
 8001e18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e24:	d005      	beq.n	8001e32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e26:	4b0a      	ldr	r3, [pc, #40]	; (8001e50 <HAL_Delay+0x44>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	4413      	add	r3, r2
 8001e30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e32:	bf00      	nop
 8001e34:	f7ff ffe0 	bl	8001df8 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d8f7      	bhi.n	8001e34 <HAL_Delay+0x28>
  {
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000008 	.word	0x20000008

08001e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e64:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e70:	4013      	ands	r3, r2
 8001e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e86:	4a04      	ldr	r2, [pc, #16]	; (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	60d3      	str	r3, [r2, #12]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea0:	4b04      	ldr	r3, [pc, #16]	; (8001eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	0a1b      	lsrs	r3, r3, #8
 8001ea6:	f003 0307 	and.w	r3, r3, #7
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	db0b      	blt.n	8001ee2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	f003 021f 	and.w	r2, r3, #31
 8001ed0:	4906      	ldr	r1, [pc, #24]	; (8001eec <__NVIC_EnableIRQ+0x34>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	2001      	movs	r0, #1
 8001eda:	fa00 f202 	lsl.w	r2, r0, r2
 8001ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	e000e100 	.word	0xe000e100

08001ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	6039      	str	r1, [r7, #0]
 8001efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	db0a      	blt.n	8001f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	490c      	ldr	r1, [pc, #48]	; (8001f3c <__NVIC_SetPriority+0x4c>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	0112      	lsls	r2, r2, #4
 8001f10:	b2d2      	uxtb	r2, r2
 8001f12:	440b      	add	r3, r1
 8001f14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f18:	e00a      	b.n	8001f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	4908      	ldr	r1, [pc, #32]	; (8001f40 <__NVIC_SetPriority+0x50>)
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	3b04      	subs	r3, #4
 8001f28:	0112      	lsls	r2, r2, #4
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	761a      	strb	r2, [r3, #24]
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000e100 	.word	0xe000e100
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b089      	sub	sp, #36	; 0x24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f1c3 0307 	rsb	r3, r3, #7
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	bf28      	it	cs
 8001f62:	2304      	movcs	r3, #4
 8001f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	2b06      	cmp	r3, #6
 8001f6c:	d902      	bls.n	8001f74 <NVIC_EncodePriority+0x30>
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3b03      	subs	r3, #3
 8001f72:	e000      	b.n	8001f76 <NVIC_EncodePriority+0x32>
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43da      	mvns	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	401a      	ands	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	fa01 f303 	lsl.w	r3, r1, r3
 8001f96:	43d9      	mvns	r1, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f9c:	4313      	orrs	r3, r2
         );
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3724      	adds	r7, #36	; 0x24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fb8:	d301      	bcc.n	8001fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e00f      	b.n	8001fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	; (8001fe8 <SysTick_Config+0x40>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	f7ff ff90 	bl	8001ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd0:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <SysTick_Config+0x40>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd6:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <SysTick_Config+0x40>)
 8001fd8:	2207      	movs	r2, #7
 8001fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	e000e010 	.word	0xe000e010

08001fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff2d 	bl	8001e54 <__NVIC_SetPriorityGrouping>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002014:	f7ff ff42 	bl	8001e9c <__NVIC_GetPriorityGrouping>
 8002018:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	68b9      	ldr	r1, [r7, #8]
 800201e:	6978      	ldr	r0, [r7, #20]
 8002020:	f7ff ff90 	bl	8001f44 <NVIC_EncodePriority>
 8002024:	4602      	mov	r2, r0
 8002026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff5f 	bl	8001ef0 <__NVIC_SetPriority>
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff35 	bl	8001eb8 <__NVIC_EnableIRQ>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff ffa2 	bl	8001fa8 <SysTick_Config>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002070:	b480      	push	{r7}
 8002072:	b08b      	sub	sp, #44	; 0x2c
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800207a:	2300      	movs	r3, #0
 800207c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800207e:	2300      	movs	r3, #0
 8002080:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002082:	e169      	b.n	8002358 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002084:	2201      	movs	r2, #1
 8002086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	69fa      	ldr	r2, [r7, #28]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	429a      	cmp	r2, r3
 800209e:	f040 8158 	bne.w	8002352 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	4a9a      	ldr	r2, [pc, #616]	; (8002310 <HAL_GPIO_Init+0x2a0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d05e      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020ac:	4a98      	ldr	r2, [pc, #608]	; (8002310 <HAL_GPIO_Init+0x2a0>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d875      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020b2:	4a98      	ldr	r2, [pc, #608]	; (8002314 <HAL_GPIO_Init+0x2a4>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d058      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020b8:	4a96      	ldr	r2, [pc, #600]	; (8002314 <HAL_GPIO_Init+0x2a4>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d86f      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020be:	4a96      	ldr	r2, [pc, #600]	; (8002318 <HAL_GPIO_Init+0x2a8>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d052      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020c4:	4a94      	ldr	r2, [pc, #592]	; (8002318 <HAL_GPIO_Init+0x2a8>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d869      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020ca:	4a94      	ldr	r2, [pc, #592]	; (800231c <HAL_GPIO_Init+0x2ac>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d04c      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020d0:	4a92      	ldr	r2, [pc, #584]	; (800231c <HAL_GPIO_Init+0x2ac>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d863      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020d6:	4a92      	ldr	r2, [pc, #584]	; (8002320 <HAL_GPIO_Init+0x2b0>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d046      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020dc:	4a90      	ldr	r2, [pc, #576]	; (8002320 <HAL_GPIO_Init+0x2b0>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d85d      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020e2:	2b12      	cmp	r3, #18
 80020e4:	d82a      	bhi.n	800213c <HAL_GPIO_Init+0xcc>
 80020e6:	2b12      	cmp	r3, #18
 80020e8:	d859      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020ea:	a201      	add	r2, pc, #4	; (adr r2, 80020f0 <HAL_GPIO_Init+0x80>)
 80020ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f0:	0800216b 	.word	0x0800216b
 80020f4:	08002145 	.word	0x08002145
 80020f8:	08002157 	.word	0x08002157
 80020fc:	08002199 	.word	0x08002199
 8002100:	0800219f 	.word	0x0800219f
 8002104:	0800219f 	.word	0x0800219f
 8002108:	0800219f 	.word	0x0800219f
 800210c:	0800219f 	.word	0x0800219f
 8002110:	0800219f 	.word	0x0800219f
 8002114:	0800219f 	.word	0x0800219f
 8002118:	0800219f 	.word	0x0800219f
 800211c:	0800219f 	.word	0x0800219f
 8002120:	0800219f 	.word	0x0800219f
 8002124:	0800219f 	.word	0x0800219f
 8002128:	0800219f 	.word	0x0800219f
 800212c:	0800219f 	.word	0x0800219f
 8002130:	0800219f 	.word	0x0800219f
 8002134:	0800214d 	.word	0x0800214d
 8002138:	08002161 	.word	0x08002161
 800213c:	4a79      	ldr	r2, [pc, #484]	; (8002324 <HAL_GPIO_Init+0x2b4>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d013      	beq.n	800216a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002142:	e02c      	b.n	800219e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	623b      	str	r3, [r7, #32]
          break;
 800214a:	e029      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	3304      	adds	r3, #4
 8002152:	623b      	str	r3, [r7, #32]
          break;
 8002154:	e024      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	3308      	adds	r3, #8
 800215c:	623b      	str	r3, [r7, #32]
          break;
 800215e:	e01f      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	330c      	adds	r3, #12
 8002166:	623b      	str	r3, [r7, #32]
          break;
 8002168:	e01a      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d102      	bne.n	8002178 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002172:	2304      	movs	r3, #4
 8002174:	623b      	str	r3, [r7, #32]
          break;
 8002176:	e013      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d105      	bne.n	800218c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002180:	2308      	movs	r3, #8
 8002182:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69fa      	ldr	r2, [r7, #28]
 8002188:	611a      	str	r2, [r3, #16]
          break;
 800218a:	e009      	b.n	80021a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800218c:	2308      	movs	r3, #8
 800218e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69fa      	ldr	r2, [r7, #28]
 8002194:	615a      	str	r2, [r3, #20]
          break;
 8002196:	e003      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002198:	2300      	movs	r3, #0
 800219a:	623b      	str	r3, [r7, #32]
          break;
 800219c:	e000      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          break;
 800219e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2bff      	cmp	r3, #255	; 0xff
 80021a4:	d801      	bhi.n	80021aa <HAL_GPIO_Init+0x13a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	e001      	b.n	80021ae <HAL_GPIO_Init+0x13e>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3304      	adds	r3, #4
 80021ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	2bff      	cmp	r3, #255	; 0xff
 80021b4:	d802      	bhi.n	80021bc <HAL_GPIO_Init+0x14c>
 80021b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	e002      	b.n	80021c2 <HAL_GPIO_Init+0x152>
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	3b08      	subs	r3, #8
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	210f      	movs	r1, #15
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	fa01 f303 	lsl.w	r3, r1, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	401a      	ands	r2, r3
 80021d4:	6a39      	ldr	r1, [r7, #32]
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	fa01 f303 	lsl.w	r3, r1, r3
 80021dc:	431a      	orrs	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f000 80b1 	beq.w	8002352 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021f0:	4b4d      	ldr	r3, [pc, #308]	; (8002328 <HAL_GPIO_Init+0x2b8>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4a4c      	ldr	r2, [pc, #304]	; (8002328 <HAL_GPIO_Init+0x2b8>)
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	4b4a      	ldr	r3, [pc, #296]	; (8002328 <HAL_GPIO_Init+0x2b8>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002208:	4a48      	ldr	r2, [pc, #288]	; (800232c <HAL_GPIO_Init+0x2bc>)
 800220a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220c:	089b      	lsrs	r3, r3, #2
 800220e:	3302      	adds	r3, #2
 8002210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002214:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	220f      	movs	r2, #15
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a40      	ldr	r2, [pc, #256]	; (8002330 <HAL_GPIO_Init+0x2c0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d013      	beq.n	800225c <HAL_GPIO_Init+0x1ec>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a3f      	ldr	r2, [pc, #252]	; (8002334 <HAL_GPIO_Init+0x2c4>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d00d      	beq.n	8002258 <HAL_GPIO_Init+0x1e8>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a3e      	ldr	r2, [pc, #248]	; (8002338 <HAL_GPIO_Init+0x2c8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d007      	beq.n	8002254 <HAL_GPIO_Init+0x1e4>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a3d      	ldr	r2, [pc, #244]	; (800233c <HAL_GPIO_Init+0x2cc>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d101      	bne.n	8002250 <HAL_GPIO_Init+0x1e0>
 800224c:	2303      	movs	r3, #3
 800224e:	e006      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002250:	2304      	movs	r3, #4
 8002252:	e004      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002254:	2302      	movs	r3, #2
 8002256:	e002      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002258:	2301      	movs	r3, #1
 800225a:	e000      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 800225c:	2300      	movs	r3, #0
 800225e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002260:	f002 0203 	and.w	r2, r2, #3
 8002264:	0092      	lsls	r2, r2, #2
 8002266:	4093      	lsls	r3, r2
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	4313      	orrs	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800226e:	492f      	ldr	r1, [pc, #188]	; (800232c <HAL_GPIO_Init+0x2bc>)
 8002270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	3302      	adds	r3, #2
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d006      	beq.n	8002296 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002288:	4b2d      	ldr	r3, [pc, #180]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	492c      	ldr	r1, [pc, #176]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	4313      	orrs	r3, r2
 8002292:	608b      	str	r3, [r1, #8]
 8002294:	e006      	b.n	80022a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002296:	4b2a      	ldr	r3, [pc, #168]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	43db      	mvns	r3, r3
 800229e:	4928      	ldr	r1, [pc, #160]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022a0:	4013      	ands	r3, r2
 80022a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d006      	beq.n	80022be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022b0:	4b23      	ldr	r3, [pc, #140]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	4922      	ldr	r1, [pc, #136]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	60cb      	str	r3, [r1, #12]
 80022bc:	e006      	b.n	80022cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022be:	4b20      	ldr	r3, [pc, #128]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	43db      	mvns	r3, r3
 80022c6:	491e      	ldr	r1, [pc, #120]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022c8:	4013      	ands	r3, r2
 80022ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d006      	beq.n	80022e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022d8:	4b19      	ldr	r3, [pc, #100]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	4918      	ldr	r1, [pc, #96]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
 80022e4:	e006      	b.n	80022f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022e6:	4b16      	ldr	r3, [pc, #88]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	43db      	mvns	r3, r3
 80022ee:	4914      	ldr	r1, [pc, #80]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 80022f0:	4013      	ands	r3, r2
 80022f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d021      	beq.n	8002344 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002300:	4b0f      	ldr	r3, [pc, #60]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	490e      	ldr	r1, [pc, #56]	; (8002340 <HAL_GPIO_Init+0x2d0>)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	4313      	orrs	r3, r2
 800230a:	600b      	str	r3, [r1, #0]
 800230c:	e021      	b.n	8002352 <HAL_GPIO_Init+0x2e2>
 800230e:	bf00      	nop
 8002310:	10320000 	.word	0x10320000
 8002314:	10310000 	.word	0x10310000
 8002318:	10220000 	.word	0x10220000
 800231c:	10210000 	.word	0x10210000
 8002320:	10120000 	.word	0x10120000
 8002324:	10110000 	.word	0x10110000
 8002328:	40021000 	.word	0x40021000
 800232c:	40010000 	.word	0x40010000
 8002330:	40010800 	.word	0x40010800
 8002334:	40010c00 	.word	0x40010c00
 8002338:	40011000 	.word	0x40011000
 800233c:	40011400 	.word	0x40011400
 8002340:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002344:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <HAL_GPIO_Init+0x304>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	43db      	mvns	r3, r3
 800234c:	4909      	ldr	r1, [pc, #36]	; (8002374 <HAL_GPIO_Init+0x304>)
 800234e:	4013      	ands	r3, r2
 8002350:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002354:	3301      	adds	r3, #1
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235e:	fa22 f303 	lsr.w	r3, r2, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	f47f ae8e 	bne.w	8002084 <HAL_GPIO_Init+0x14>
  }
}
 8002368:	bf00      	nop
 800236a:	bf00      	nop
 800236c:	372c      	adds	r7, #44	; 0x2c
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr
 8002374:	40010400 	.word	0x40010400

08002378 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	887b      	ldrh	r3, [r7, #2]
 800238a:	4013      	ands	r3, r2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d002      	beq.n	8002396 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002390:	2301      	movs	r3, #1
 8002392:	73fb      	strb	r3, [r7, #15]
 8002394:	e001      	b.n	800239a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002396:	2300      	movs	r3, #0
 8002398:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800239a:	7bfb      	ldrb	r3, [r7, #15]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3714      	adds	r7, #20
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	460b      	mov	r3, r1
 80023b0:	807b      	strh	r3, [r7, #2]
 80023b2:	4613      	mov	r3, r2
 80023b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023b6:	787b      	ldrb	r3, [r7, #1]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023bc:	887a      	ldrh	r2, [r7, #2]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023c2:	e003      	b.n	80023cc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023c4:	887b      	ldrh	r3, [r7, #2]
 80023c6:	041a      	lsls	r2, r3, #16
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	611a      	str	r2, [r3, #16]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr
	...

080023d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e12b      	b.n	8002642 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d106      	bne.n	8002404 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff fae2 	bl	80019c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2224      	movs	r2, #36	; 0x24
 8002408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0201 	bic.w	r2, r2, #1
 800241a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800242a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800243a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800243c:	f001 f832 	bl	80034a4 <HAL_RCC_GetPCLK1Freq>
 8002440:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	4a81      	ldr	r2, [pc, #516]	; (800264c <HAL_I2C_Init+0x274>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d807      	bhi.n	800245c <HAL_I2C_Init+0x84>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4a80      	ldr	r2, [pc, #512]	; (8002650 <HAL_I2C_Init+0x278>)
 8002450:	4293      	cmp	r3, r2
 8002452:	bf94      	ite	ls
 8002454:	2301      	movls	r3, #1
 8002456:	2300      	movhi	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	e006      	b.n	800246a <HAL_I2C_Init+0x92>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	4a7d      	ldr	r2, [pc, #500]	; (8002654 <HAL_I2C_Init+0x27c>)
 8002460:	4293      	cmp	r3, r2
 8002462:	bf94      	ite	ls
 8002464:	2301      	movls	r3, #1
 8002466:	2300      	movhi	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e0e7      	b.n	8002642 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	4a78      	ldr	r2, [pc, #480]	; (8002658 <HAL_I2C_Init+0x280>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	0c9b      	lsrs	r3, r3, #18
 800247c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	430a      	orrs	r2, r1
 8002490:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	4a6a      	ldr	r2, [pc, #424]	; (800264c <HAL_I2C_Init+0x274>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d802      	bhi.n	80024ac <HAL_I2C_Init+0xd4>
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	3301      	adds	r3, #1
 80024aa:	e009      	b.n	80024c0 <HAL_I2C_Init+0xe8>
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80024b2:	fb02 f303 	mul.w	r3, r2, r3
 80024b6:	4a69      	ldr	r2, [pc, #420]	; (800265c <HAL_I2C_Init+0x284>)
 80024b8:	fba2 2303 	umull	r2, r3, r2, r3
 80024bc:	099b      	lsrs	r3, r3, #6
 80024be:	3301      	adds	r3, #1
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6812      	ldr	r2, [r2, #0]
 80024c4:	430b      	orrs	r3, r1
 80024c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80024d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	495c      	ldr	r1, [pc, #368]	; (800264c <HAL_I2C_Init+0x274>)
 80024dc:	428b      	cmp	r3, r1
 80024de:	d819      	bhi.n	8002514 <HAL_I2C_Init+0x13c>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	1e59      	subs	r1, r3, #1
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80024ee:	1c59      	adds	r1, r3, #1
 80024f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80024f4:	400b      	ands	r3, r1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00a      	beq.n	8002510 <HAL_I2C_Init+0x138>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1e59      	subs	r1, r3, #1
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	fbb1 f3f3 	udiv	r3, r1, r3
 8002508:	3301      	adds	r3, #1
 800250a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800250e:	e051      	b.n	80025b4 <HAL_I2C_Init+0x1dc>
 8002510:	2304      	movs	r3, #4
 8002512:	e04f      	b.n	80025b4 <HAL_I2C_Init+0x1dc>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d111      	bne.n	8002540 <HAL_I2C_Init+0x168>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	1e58      	subs	r0, r3, #1
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6859      	ldr	r1, [r3, #4]
 8002524:	460b      	mov	r3, r1
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	440b      	add	r3, r1
 800252a:	fbb0 f3f3 	udiv	r3, r0, r3
 800252e:	3301      	adds	r3, #1
 8002530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002534:	2b00      	cmp	r3, #0
 8002536:	bf0c      	ite	eq
 8002538:	2301      	moveq	r3, #1
 800253a:	2300      	movne	r3, #0
 800253c:	b2db      	uxtb	r3, r3
 800253e:	e012      	b.n	8002566 <HAL_I2C_Init+0x18e>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	1e58      	subs	r0, r3, #1
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6859      	ldr	r1, [r3, #4]
 8002548:	460b      	mov	r3, r1
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	0099      	lsls	r1, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	fbb0 f3f3 	udiv	r3, r0, r3
 8002556:	3301      	adds	r3, #1
 8002558:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800255c:	2b00      	cmp	r3, #0
 800255e:	bf0c      	ite	eq
 8002560:	2301      	moveq	r3, #1
 8002562:	2300      	movne	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_I2C_Init+0x196>
 800256a:	2301      	movs	r3, #1
 800256c:	e022      	b.n	80025b4 <HAL_I2C_Init+0x1dc>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10e      	bne.n	8002594 <HAL_I2C_Init+0x1bc>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	1e58      	subs	r0, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6859      	ldr	r1, [r3, #4]
 800257e:	460b      	mov	r3, r1
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	440b      	add	r3, r1
 8002584:	fbb0 f3f3 	udiv	r3, r0, r3
 8002588:	3301      	adds	r3, #1
 800258a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800258e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002592:	e00f      	b.n	80025b4 <HAL_I2C_Init+0x1dc>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	1e58      	subs	r0, r3, #1
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6859      	ldr	r1, [r3, #4]
 800259c:	460b      	mov	r3, r1
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	0099      	lsls	r1, r3, #2
 80025a4:	440b      	add	r3, r1
 80025a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025aa:	3301      	adds	r3, #1
 80025ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	6809      	ldr	r1, [r1, #0]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69da      	ldr	r2, [r3, #28]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80025e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6911      	ldr	r1, [r2, #16]
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	68d2      	ldr	r2, [r2, #12]
 80025ee:	4311      	orrs	r1, r2
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6812      	ldr	r2, [r2, #0]
 80025f4:	430b      	orrs	r3, r1
 80025f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695a      	ldr	r2, [r3, #20]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	431a      	orrs	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0201 	orr.w	r2, r2, #1
 8002622:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2220      	movs	r2, #32
 800262e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	000186a0 	.word	0x000186a0
 8002650:	001e847f 	.word	0x001e847f
 8002654:	003d08ff 	.word	0x003d08ff
 8002658:	431bde83 	.word	0x431bde83
 800265c:	10624dd3 	.word	0x10624dd3

08002660 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	607a      	str	r2, [r7, #4]
 800266a:	461a      	mov	r2, r3
 800266c:	460b      	mov	r3, r1
 800266e:	817b      	strh	r3, [r7, #10]
 8002670:	4613      	mov	r3, r2
 8002672:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002674:	f7ff fbc0 	bl	8001df8 <HAL_GetTick>
 8002678:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b20      	cmp	r3, #32
 8002684:	f040 80e0 	bne.w	8002848 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	2319      	movs	r3, #25
 800268e:	2201      	movs	r2, #1
 8002690:	4970      	ldr	r1, [pc, #448]	; (8002854 <HAL_I2C_Master_Transmit+0x1f4>)
 8002692:	68f8      	ldr	r0, [r7, #12]
 8002694:	f000 f964 	bl	8002960 <I2C_WaitOnFlagUntilTimeout>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800269e:	2302      	movs	r3, #2
 80026a0:	e0d3      	b.n	800284a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d101      	bne.n	80026b0 <HAL_I2C_Master_Transmit+0x50>
 80026ac:	2302      	movs	r3, #2
 80026ae:	e0cc      	b.n	800284a <HAL_I2C_Master_Transmit+0x1ea>
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d007      	beq.n	80026d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f042 0201 	orr.w	r2, r2, #1
 80026d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2221      	movs	r2, #33	; 0x21
 80026ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2210      	movs	r2, #16
 80026f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	893a      	ldrh	r2, [r7, #8]
 8002706:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270c:	b29a      	uxth	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4a50      	ldr	r2, [pc, #320]	; (8002858 <HAL_I2C_Master_Transmit+0x1f8>)
 8002716:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002718:	8979      	ldrh	r1, [r7, #10]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	6a3a      	ldr	r2, [r7, #32]
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f000 f89c 	bl	800285c <I2C_MasterRequestWrite>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e08d      	b.n	800284a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002744:	e066      	b.n	8002814 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	6a39      	ldr	r1, [r7, #32]
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f000 fa22 	bl	8002b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00d      	beq.n	8002772 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	2b04      	cmp	r3, #4
 800275c:	d107      	bne.n	800276e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800276c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e06b      	b.n	800284a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	781a      	ldrb	r2, [r3, #0]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002782:	1c5a      	adds	r2, r3, #1
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278c:	b29b      	uxth	r3, r3
 800278e:	3b01      	subs	r3, #1
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279a:	3b01      	subs	r3, #1
 800279c:	b29a      	uxth	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d11b      	bne.n	80027e8 <HAL_I2C_Master_Transmit+0x188>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d017      	beq.n	80027e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027bc:	781a      	ldrb	r2, [r3, #0]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c8:	1c5a      	adds	r2, r3, #1
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	3b01      	subs	r3, #1
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e0:	3b01      	subs	r3, #1
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	6a39      	ldr	r1, [r7, #32]
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f000 fa19 	bl	8002c24 <I2C_WaitOnBTFFlagUntilTimeout>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00d      	beq.n	8002814 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d107      	bne.n	8002810 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800280e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e01a      	b.n	800284a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002818:	2b00      	cmp	r3, #0
 800281a:	d194      	bne.n	8002746 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800282a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2220      	movs	r2, #32
 8002830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002844:	2300      	movs	r3, #0
 8002846:	e000      	b.n	800284a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002848:	2302      	movs	r3, #2
  }
}
 800284a:	4618      	mov	r0, r3
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	00100002 	.word	0x00100002
 8002858:	ffff0000 	.word	0xffff0000

0800285c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b088      	sub	sp, #32
 8002860:	af02      	add	r7, sp, #8
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	460b      	mov	r3, r1
 800286a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002870:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	2b08      	cmp	r3, #8
 8002876:	d006      	beq.n	8002886 <I2C_MasterRequestWrite+0x2a>
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d003      	beq.n	8002886 <I2C_MasterRequestWrite+0x2a>
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002884:	d108      	bne.n	8002898 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	e00b      	b.n	80028b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289c:	2b12      	cmp	r3, #18
 800289e:	d107      	bne.n	80028b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 f84f 	bl	8002960 <I2C_WaitOnFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00d      	beq.n	80028e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028d6:	d103      	bne.n	80028e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e035      	b.n	8002950 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028ec:	d108      	bne.n	8002900 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028ee:	897b      	ldrh	r3, [r7, #10]
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	461a      	mov	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028fc:	611a      	str	r2, [r3, #16]
 80028fe:	e01b      	b.n	8002938 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002900:	897b      	ldrh	r3, [r7, #10]
 8002902:	11db      	asrs	r3, r3, #7
 8002904:	b2db      	uxtb	r3, r3
 8002906:	f003 0306 	and.w	r3, r3, #6
 800290a:	b2db      	uxtb	r3, r3
 800290c:	f063 030f 	orn	r3, r3, #15
 8002910:	b2da      	uxtb	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	490e      	ldr	r1, [pc, #56]	; (8002958 <I2C_MasterRequestWrite+0xfc>)
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 f898 	bl	8002a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e010      	b.n	8002950 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800292e:	897b      	ldrh	r3, [r7, #10]
 8002930:	b2da      	uxtb	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	4907      	ldr	r1, [pc, #28]	; (800295c <I2C_MasterRequestWrite+0x100>)
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f000 f888 	bl	8002a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e000      	b.n	8002950 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	00010008 	.word	0x00010008
 800295c:	00010002 	.word	0x00010002

08002960 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002970:	e048      	b.n	8002a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002978:	d044      	beq.n	8002a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800297a:	f7ff fa3d 	bl	8001df8 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d302      	bcc.n	8002990 <I2C_WaitOnFlagUntilTimeout+0x30>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d139      	bne.n	8002a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	0c1b      	lsrs	r3, r3, #16
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b01      	cmp	r3, #1
 8002998:	d10d      	bne.n	80029b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	43da      	mvns	r2, r3
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	4013      	ands	r3, r2
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf0c      	ite	eq
 80029ac:	2301      	moveq	r3, #1
 80029ae:	2300      	movne	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	461a      	mov	r2, r3
 80029b4:	e00c      	b.n	80029d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	43da      	mvns	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	4013      	ands	r3, r2
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	bf0c      	ite	eq
 80029c8:	2301      	moveq	r3, #1
 80029ca:	2300      	movne	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	461a      	mov	r2, r3
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d116      	bne.n	8002a04 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2220      	movs	r2, #32
 80029e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	f043 0220 	orr.w	r2, r3, #32
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e023      	b.n	8002a4c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	0c1b      	lsrs	r3, r3, #16
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d10d      	bne.n	8002a2a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	43da      	mvns	r2, r3
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	bf0c      	ite	eq
 8002a20:	2301      	moveq	r3, #1
 8002a22:	2300      	movne	r3, #0
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	461a      	mov	r2, r3
 8002a28:	e00c      	b.n	8002a44 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	43da      	mvns	r2, r3
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	4013      	ands	r3, r2
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	bf0c      	ite	eq
 8002a3c:	2301      	moveq	r3, #1
 8002a3e:	2300      	movne	r3, #0
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d093      	beq.n	8002972 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
 8002a60:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a62:	e071      	b.n	8002b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a72:	d123      	bne.n	8002abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a82:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2220      	movs	r2, #32
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	f043 0204 	orr.w	r2, r3, #4
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e067      	b.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac2:	d041      	beq.n	8002b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ac4:	f7ff f998 	bl	8001df8 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d302      	bcc.n	8002ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d136      	bne.n	8002b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	0c1b      	lsrs	r3, r3, #16
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d10c      	bne.n	8002afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	43da      	mvns	r2, r3
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	4013      	ands	r3, r2
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	bf14      	ite	ne
 8002af6:	2301      	movne	r3, #1
 8002af8:	2300      	moveq	r3, #0
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	e00b      	b.n	8002b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	43da      	mvns	r2, r3
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	bf14      	ite	ne
 8002b10:	2301      	movne	r3, #1
 8002b12:	2300      	moveq	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d016      	beq.n	8002b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2220      	movs	r2, #32
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b34:	f043 0220 	orr.w	r2, r3, #32
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e021      	b.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	0c1b      	lsrs	r3, r3, #16
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d10c      	bne.n	8002b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	43da      	mvns	r2, r3
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	bf14      	ite	ne
 8002b64:	2301      	movne	r3, #1
 8002b66:	2300      	moveq	r3, #0
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	e00b      	b.n	8002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	43da      	mvns	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	4013      	ands	r3, r2
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	bf14      	ite	ne
 8002b7e:	2301      	movne	r3, #1
 8002b80:	2300      	moveq	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f47f af6d 	bne.w	8002a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ba0:	e034      	b.n	8002c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f886 	bl	8002cb4 <I2C_IsAcknowledgeFailed>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e034      	b.n	8002c1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb8:	d028      	beq.n	8002c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bba:	f7ff f91d 	bl	8001df8 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d302      	bcc.n	8002bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d11d      	bne.n	8002c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bda:	2b80      	cmp	r3, #128	; 0x80
 8002bdc:	d016      	beq.n	8002c0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf8:	f043 0220 	orr.w	r2, r3, #32
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e007      	b.n	8002c1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c16:	2b80      	cmp	r3, #128	; 0x80
 8002c18:	d1c3      	bne.n	8002ba2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c30:	e034      	b.n	8002c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f83e 	bl	8002cb4 <I2C_IsAcknowledgeFailed>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e034      	b.n	8002cac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c48:	d028      	beq.n	8002c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c4a:	f7ff f8d5 	bl	8001df8 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d302      	bcc.n	8002c60 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d11d      	bne.n	8002c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	f003 0304 	and.w	r3, r3, #4
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d016      	beq.n	8002c9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2220      	movs	r2, #32
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c88:	f043 0220 	orr.w	r2, r3, #32
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e007      	b.n	8002cac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	f003 0304 	and.w	r3, r3, #4
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d1c3      	bne.n	8002c32 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cca:	d11b      	bne.n	8002d04 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cd4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2220      	movs	r2, #32
 8002ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf0:	f043 0204 	orr.w	r2, r3, #4
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e000      	b.n	8002d06 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr

08002d10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e272      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 8087 	beq.w	8002e3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d30:	4b92      	ldr	r3, [pc, #584]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 030c 	and.w	r3, r3, #12
 8002d38:	2b04      	cmp	r3, #4
 8002d3a:	d00c      	beq.n	8002d56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d3c:	4b8f      	ldr	r3, [pc, #572]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 030c 	and.w	r3, r3, #12
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d112      	bne.n	8002d6e <HAL_RCC_OscConfig+0x5e>
 8002d48:	4b8c      	ldr	r3, [pc, #560]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d54:	d10b      	bne.n	8002d6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d56:	4b89      	ldr	r3, [pc, #548]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d06c      	beq.n	8002e3c <HAL_RCC_OscConfig+0x12c>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d168      	bne.n	8002e3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e24c      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d76:	d106      	bne.n	8002d86 <HAL_RCC_OscConfig+0x76>
 8002d78:	4b80      	ldr	r3, [pc, #512]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a7f      	ldr	r2, [pc, #508]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	e02e      	b.n	8002de4 <HAL_RCC_OscConfig+0xd4>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10c      	bne.n	8002da8 <HAL_RCC_OscConfig+0x98>
 8002d8e:	4b7b      	ldr	r3, [pc, #492]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a7a      	ldr	r2, [pc, #488]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d98:	6013      	str	r3, [r2, #0]
 8002d9a:	4b78      	ldr	r3, [pc, #480]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a77      	ldr	r2, [pc, #476]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002da0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002da4:	6013      	str	r3, [r2, #0]
 8002da6:	e01d      	b.n	8002de4 <HAL_RCC_OscConfig+0xd4>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002db0:	d10c      	bne.n	8002dcc <HAL_RCC_OscConfig+0xbc>
 8002db2:	4b72      	ldr	r3, [pc, #456]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a71      	ldr	r2, [pc, #452]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dbc:	6013      	str	r3, [r2, #0]
 8002dbe:	4b6f      	ldr	r3, [pc, #444]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a6e      	ldr	r2, [pc, #440]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	e00b      	b.n	8002de4 <HAL_RCC_OscConfig+0xd4>
 8002dcc:	4b6b      	ldr	r3, [pc, #428]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a6a      	ldr	r2, [pc, #424]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	4b68      	ldr	r3, [pc, #416]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a67      	ldr	r2, [pc, #412]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002de2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d013      	beq.n	8002e14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dec:	f7ff f804 	bl	8001df8 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df4:	f7ff f800 	bl	8001df8 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b64      	cmp	r3, #100	; 0x64
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e200      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e06:	4b5d      	ldr	r3, [pc, #372]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0f0      	beq.n	8002df4 <HAL_RCC_OscConfig+0xe4>
 8002e12:	e014      	b.n	8002e3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e14:	f7fe fff0 	bl	8001df8 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e1c:	f7fe ffec 	bl	8001df8 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b64      	cmp	r3, #100	; 0x64
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e1ec      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e2e:	4b53      	ldr	r3, [pc, #332]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x10c>
 8002e3a:	e000      	b.n	8002e3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d063      	beq.n	8002f12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e4a:	4b4c      	ldr	r3, [pc, #304]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d00b      	beq.n	8002e6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e56:	4b49      	ldr	r3, [pc, #292]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f003 030c 	and.w	r3, r3, #12
 8002e5e:	2b08      	cmp	r3, #8
 8002e60:	d11c      	bne.n	8002e9c <HAL_RCC_OscConfig+0x18c>
 8002e62:	4b46      	ldr	r3, [pc, #280]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d116      	bne.n	8002e9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e6e:	4b43      	ldr	r3, [pc, #268]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d005      	beq.n	8002e86 <HAL_RCC_OscConfig+0x176>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d001      	beq.n	8002e86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e1c0      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e86:	4b3d      	ldr	r3, [pc, #244]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	4939      	ldr	r1, [pc, #228]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e9a:	e03a      	b.n	8002f12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d020      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ea4:	4b36      	ldr	r3, [pc, #216]	; (8002f80 <HAL_RCC_OscConfig+0x270>)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eaa:	f7fe ffa5 	bl	8001df8 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eb0:	e008      	b.n	8002ec4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eb2:	f7fe ffa1 	bl	8001df8 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e1a1      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec4:	4b2d      	ldr	r3, [pc, #180]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d0f0      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ed0:	4b2a      	ldr	r3, [pc, #168]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	4927      	ldr	r1, [pc, #156]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	600b      	str	r3, [r1, #0]
 8002ee4:	e015      	b.n	8002f12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ee6:	4b26      	ldr	r3, [pc, #152]	; (8002f80 <HAL_RCC_OscConfig+0x270>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eec:	f7fe ff84 	bl	8001df8 <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef4:	f7fe ff80 	bl	8001df8 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e180      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f06:	4b1d      	ldr	r3, [pc, #116]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f0      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d03a      	beq.n	8002f94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d019      	beq.n	8002f5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f26:	4b17      	ldr	r3, [pc, #92]	; (8002f84 <HAL_RCC_OscConfig+0x274>)
 8002f28:	2201      	movs	r2, #1
 8002f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f2c:	f7fe ff64 	bl	8001df8 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f34:	f7fe ff60 	bl	8001df8 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e160      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f46:	4b0d      	ldr	r3, [pc, #52]	; (8002f7c <HAL_RCC_OscConfig+0x26c>)
 8002f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f52:	2001      	movs	r0, #1
 8002f54:	f000 faba 	bl	80034cc <RCC_Delay>
 8002f58:	e01c      	b.n	8002f94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <HAL_RCC_OscConfig+0x274>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f60:	f7fe ff4a 	bl	8001df8 <HAL_GetTick>
 8002f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f66:	e00f      	b.n	8002f88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f68:	f7fe ff46 	bl	8001df8 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d908      	bls.n	8002f88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e146      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
 8002f7a:	bf00      	nop
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	42420000 	.word	0x42420000
 8002f84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f88:	4b92      	ldr	r3, [pc, #584]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1e9      	bne.n	8002f68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 80a6 	beq.w	80030ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fa6:	4b8b      	ldr	r3, [pc, #556]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d10d      	bne.n	8002fce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb2:	4b88      	ldr	r3, [pc, #544]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	4a87      	ldr	r2, [pc, #540]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8002fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fbc:	61d3      	str	r3, [r2, #28]
 8002fbe:	4b85      	ldr	r3, [pc, #532]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	60bb      	str	r3, [r7, #8]
 8002fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fce:	4b82      	ldr	r3, [pc, #520]	; (80031d8 <HAL_RCC_OscConfig+0x4c8>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d118      	bne.n	800300c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fda:	4b7f      	ldr	r3, [pc, #508]	; (80031d8 <HAL_RCC_OscConfig+0x4c8>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a7e      	ldr	r2, [pc, #504]	; (80031d8 <HAL_RCC_OscConfig+0x4c8>)
 8002fe0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fe6:	f7fe ff07 	bl	8001df8 <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fec:	e008      	b.n	8003000 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fee:	f7fe ff03 	bl	8001df8 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b64      	cmp	r3, #100	; 0x64
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e103      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003000:	4b75      	ldr	r3, [pc, #468]	; (80031d8 <HAL_RCC_OscConfig+0x4c8>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0f0      	beq.n	8002fee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d106      	bne.n	8003022 <HAL_RCC_OscConfig+0x312>
 8003014:	4b6f      	ldr	r3, [pc, #444]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4a6e      	ldr	r2, [pc, #440]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800301a:	f043 0301 	orr.w	r3, r3, #1
 800301e:	6213      	str	r3, [r2, #32]
 8003020:	e02d      	b.n	800307e <HAL_RCC_OscConfig+0x36e>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10c      	bne.n	8003044 <HAL_RCC_OscConfig+0x334>
 800302a:	4b6a      	ldr	r3, [pc, #424]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	4a69      	ldr	r2, [pc, #420]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003030:	f023 0301 	bic.w	r3, r3, #1
 8003034:	6213      	str	r3, [r2, #32]
 8003036:	4b67      	ldr	r3, [pc, #412]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	4a66      	ldr	r2, [pc, #408]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800303c:	f023 0304 	bic.w	r3, r3, #4
 8003040:	6213      	str	r3, [r2, #32]
 8003042:	e01c      	b.n	800307e <HAL_RCC_OscConfig+0x36e>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	2b05      	cmp	r3, #5
 800304a:	d10c      	bne.n	8003066 <HAL_RCC_OscConfig+0x356>
 800304c:	4b61      	ldr	r3, [pc, #388]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	4a60      	ldr	r2, [pc, #384]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003052:	f043 0304 	orr.w	r3, r3, #4
 8003056:	6213      	str	r3, [r2, #32]
 8003058:	4b5e      	ldr	r3, [pc, #376]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	4a5d      	ldr	r2, [pc, #372]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800305e:	f043 0301 	orr.w	r3, r3, #1
 8003062:	6213      	str	r3, [r2, #32]
 8003064:	e00b      	b.n	800307e <HAL_RCC_OscConfig+0x36e>
 8003066:	4b5b      	ldr	r3, [pc, #364]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003068:	6a1b      	ldr	r3, [r3, #32]
 800306a:	4a5a      	ldr	r2, [pc, #360]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800306c:	f023 0301 	bic.w	r3, r3, #1
 8003070:	6213      	str	r3, [r2, #32]
 8003072:	4b58      	ldr	r3, [pc, #352]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	4a57      	ldr	r2, [pc, #348]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003078:	f023 0304 	bic.w	r3, r3, #4
 800307c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d015      	beq.n	80030b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003086:	f7fe feb7 	bl	8001df8 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800308c:	e00a      	b.n	80030a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308e:	f7fe feb3 	bl	8001df8 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	f241 3288 	movw	r2, #5000	; 0x1388
 800309c:	4293      	cmp	r3, r2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e0b1      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a4:	4b4b      	ldr	r3, [pc, #300]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0ee      	beq.n	800308e <HAL_RCC_OscConfig+0x37e>
 80030b0:	e014      	b.n	80030dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b2:	f7fe fea1 	bl	8001df8 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030b8:	e00a      	b.n	80030d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ba:	f7fe fe9d 	bl	8001df8 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e09b      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d0:	4b40      	ldr	r3, [pc, #256]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1ee      	bne.n	80030ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030dc:	7dfb      	ldrb	r3, [r7, #23]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d105      	bne.n	80030ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e2:	4b3c      	ldr	r3, [pc, #240]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	4a3b      	ldr	r2, [pc, #236]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 8087 	beq.w	8003206 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030f8:	4b36      	ldr	r3, [pc, #216]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f003 030c 	and.w	r3, r3, #12
 8003100:	2b08      	cmp	r3, #8
 8003102:	d061      	beq.n	80031c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	69db      	ldr	r3, [r3, #28]
 8003108:	2b02      	cmp	r3, #2
 800310a:	d146      	bne.n	800319a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800310c:	4b33      	ldr	r3, [pc, #204]	; (80031dc <HAL_RCC_OscConfig+0x4cc>)
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003112:	f7fe fe71 	bl	8001df8 <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003118:	e008      	b.n	800312c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800311a:	f7fe fe6d 	bl	8001df8 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d901      	bls.n	800312c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e06d      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800312c:	4b29      	ldr	r3, [pc, #164]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d1f0      	bne.n	800311a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003140:	d108      	bne.n	8003154 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003142:	4b24      	ldr	r3, [pc, #144]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	4921      	ldr	r1, [pc, #132]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003150:	4313      	orrs	r3, r2
 8003152:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003154:	4b1f      	ldr	r3, [pc, #124]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a19      	ldr	r1, [r3, #32]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	430b      	orrs	r3, r1
 8003166:	491b      	ldr	r1, [pc, #108]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	4313      	orrs	r3, r2
 800316a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800316c:	4b1b      	ldr	r3, [pc, #108]	; (80031dc <HAL_RCC_OscConfig+0x4cc>)
 800316e:	2201      	movs	r2, #1
 8003170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003172:	f7fe fe41 	bl	8001df8 <HAL_GetTick>
 8003176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003178:	e008      	b.n	800318c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317a:	f7fe fe3d 	bl	8001df8 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b02      	cmp	r3, #2
 8003186:	d901      	bls.n	800318c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e03d      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800318c:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0f0      	beq.n	800317a <HAL_RCC_OscConfig+0x46a>
 8003198:	e035      	b.n	8003206 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <HAL_RCC_OscConfig+0x4cc>)
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a0:	f7fe fe2a 	bl	8001df8 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a8:	f7fe fe26 	bl	8001df8 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e026      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ba:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f0      	bne.n	80031a8 <HAL_RCC_OscConfig+0x498>
 80031c6:	e01e      	b.n	8003206 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69db      	ldr	r3, [r3, #28]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d107      	bne.n	80031e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e019      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
 80031d4:	40021000 	.word	0x40021000
 80031d8:	40007000 	.word	0x40007000
 80031dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80031e0:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <HAL_RCC_OscConfig+0x500>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d106      	bne.n	8003202 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d001      	beq.n	8003206 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e000      	b.n	8003208 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	3718      	adds	r7, #24
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40021000 	.word	0x40021000

08003214 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d101      	bne.n	8003228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e0d0      	b.n	80033ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003228:	4b6a      	ldr	r3, [pc, #424]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	429a      	cmp	r2, r3
 8003234:	d910      	bls.n	8003258 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003236:	4b67      	ldr	r3, [pc, #412]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f023 0207 	bic.w	r2, r3, #7
 800323e:	4965      	ldr	r1, [pc, #404]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	4313      	orrs	r3, r2
 8003244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003246:	4b63      	ldr	r3, [pc, #396]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d001      	beq.n	8003258 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e0b8      	b.n	80033ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d020      	beq.n	80032a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b00      	cmp	r3, #0
 800326e:	d005      	beq.n	800327c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003270:	4b59      	ldr	r3, [pc, #356]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	4a58      	ldr	r2, [pc, #352]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003276:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800327a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0308 	and.w	r3, r3, #8
 8003284:	2b00      	cmp	r3, #0
 8003286:	d005      	beq.n	8003294 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003288:	4b53      	ldr	r3, [pc, #332]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	4a52      	ldr	r2, [pc, #328]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 800328e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003292:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003294:	4b50      	ldr	r3, [pc, #320]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	494d      	ldr	r1, [pc, #308]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d040      	beq.n	8003334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d107      	bne.n	80032ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ba:	4b47      	ldr	r3, [pc, #284]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d115      	bne.n	80032f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e07f      	b.n	80033ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d107      	bne.n	80032e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032d2:	4b41      	ldr	r3, [pc, #260]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d109      	bne.n	80032f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e073      	b.n	80033ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e2:	4b3d      	ldr	r3, [pc, #244]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e06b      	b.n	80033ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032f2:	4b39      	ldr	r3, [pc, #228]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f023 0203 	bic.w	r2, r3, #3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	4936      	ldr	r1, [pc, #216]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	4313      	orrs	r3, r2
 8003302:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003304:	f7fe fd78 	bl	8001df8 <HAL_GetTick>
 8003308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800330a:	e00a      	b.n	8003322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800330c:	f7fe fd74 	bl	8001df8 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	f241 3288 	movw	r2, #5000	; 0x1388
 800331a:	4293      	cmp	r3, r2
 800331c:	d901      	bls.n	8003322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e053      	b.n	80033ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003322:	4b2d      	ldr	r3, [pc, #180]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 020c 	and.w	r2, r3, #12
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	429a      	cmp	r2, r3
 8003332:	d1eb      	bne.n	800330c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003334:	4b27      	ldr	r3, [pc, #156]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	429a      	cmp	r2, r3
 8003340:	d210      	bcs.n	8003364 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003342:	4b24      	ldr	r3, [pc, #144]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f023 0207 	bic.w	r2, r3, #7
 800334a:	4922      	ldr	r1, [pc, #136]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	4313      	orrs	r3, r2
 8003350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003352:	4b20      	ldr	r3, [pc, #128]	; (80033d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0307 	and.w	r3, r3, #7
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	429a      	cmp	r2, r3
 800335e:	d001      	beq.n	8003364 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e032      	b.n	80033ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0304 	and.w	r3, r3, #4
 800336c:	2b00      	cmp	r3, #0
 800336e:	d008      	beq.n	8003382 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003370:	4b19      	ldr	r3, [pc, #100]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	4916      	ldr	r1, [pc, #88]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 800337e:	4313      	orrs	r3, r2
 8003380:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d009      	beq.n	80033a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800338e:	4b12      	ldr	r3, [pc, #72]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	490e      	ldr	r1, [pc, #56]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033a2:	f000 f821 	bl	80033e8 <HAL_RCC_GetSysClockFreq>
 80033a6:	4602      	mov	r2, r0
 80033a8:	4b0b      	ldr	r3, [pc, #44]	; (80033d8 <HAL_RCC_ClockConfig+0x1c4>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	091b      	lsrs	r3, r3, #4
 80033ae:	f003 030f 	and.w	r3, r3, #15
 80033b2:	490a      	ldr	r1, [pc, #40]	; (80033dc <HAL_RCC_ClockConfig+0x1c8>)
 80033b4:	5ccb      	ldrb	r3, [r1, r3]
 80033b6:	fa22 f303 	lsr.w	r3, r2, r3
 80033ba:	4a09      	ldr	r2, [pc, #36]	; (80033e0 <HAL_RCC_ClockConfig+0x1cc>)
 80033bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80033be:	4b09      	ldr	r3, [pc, #36]	; (80033e4 <HAL_RCC_ClockConfig+0x1d0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7fe fcd6 	bl	8001d74 <HAL_InitTick>

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	40022000 	.word	0x40022000
 80033d8:	40021000 	.word	0x40021000
 80033dc:	08008d0c 	.word	0x08008d0c
 80033e0:	20000000 	.word	0x20000000
 80033e4:	20000004 	.word	0x20000004

080033e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b087      	sub	sp, #28
 80033ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]
 80033f2:	2300      	movs	r3, #0
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	2300      	movs	r3, #0
 80033f8:	617b      	str	r3, [r7, #20]
 80033fa:	2300      	movs	r3, #0
 80033fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80033fe:	2300      	movs	r3, #0
 8003400:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003402:	4b1e      	ldr	r3, [pc, #120]	; (800347c <HAL_RCC_GetSysClockFreq+0x94>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f003 030c 	and.w	r3, r3, #12
 800340e:	2b04      	cmp	r3, #4
 8003410:	d002      	beq.n	8003418 <HAL_RCC_GetSysClockFreq+0x30>
 8003412:	2b08      	cmp	r3, #8
 8003414:	d003      	beq.n	800341e <HAL_RCC_GetSysClockFreq+0x36>
 8003416:	e027      	b.n	8003468 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003418:	4b19      	ldr	r3, [pc, #100]	; (8003480 <HAL_RCC_GetSysClockFreq+0x98>)
 800341a:	613b      	str	r3, [r7, #16]
      break;
 800341c:	e027      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	0c9b      	lsrs	r3, r3, #18
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	4a17      	ldr	r2, [pc, #92]	; (8003484 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003428:	5cd3      	ldrb	r3, [r2, r3]
 800342a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d010      	beq.n	8003458 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003436:	4b11      	ldr	r3, [pc, #68]	; (800347c <HAL_RCC_GetSysClockFreq+0x94>)
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	0c5b      	lsrs	r3, r3, #17
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	4a11      	ldr	r2, [pc, #68]	; (8003488 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003442:	5cd3      	ldrb	r3, [r2, r3]
 8003444:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a0d      	ldr	r2, [pc, #52]	; (8003480 <HAL_RCC_GetSysClockFreq+0x98>)
 800344a:	fb03 f202 	mul.w	r2, r3, r2
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	fbb2 f3f3 	udiv	r3, r2, r3
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	e004      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a0c      	ldr	r2, [pc, #48]	; (800348c <HAL_RCC_GetSysClockFreq+0xa4>)
 800345c:	fb02 f303 	mul.w	r3, r2, r3
 8003460:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	613b      	str	r3, [r7, #16]
      break;
 8003466:	e002      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003468:	4b05      	ldr	r3, [pc, #20]	; (8003480 <HAL_RCC_GetSysClockFreq+0x98>)
 800346a:	613b      	str	r3, [r7, #16]
      break;
 800346c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800346e:	693b      	ldr	r3, [r7, #16]
}
 8003470:	4618      	mov	r0, r3
 8003472:	371c      	adds	r7, #28
 8003474:	46bd      	mov	sp, r7
 8003476:	bc80      	pop	{r7}
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	40021000 	.word	0x40021000
 8003480:	007a1200 	.word	0x007a1200
 8003484:	08008d24 	.word	0x08008d24
 8003488:	08008d34 	.word	0x08008d34
 800348c:	003d0900 	.word	0x003d0900

08003490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003494:	4b02      	ldr	r3, [pc, #8]	; (80034a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003496:	681b      	ldr	r3, [r3, #0]
}
 8003498:	4618      	mov	r0, r3
 800349a:	46bd      	mov	sp, r7
 800349c:	bc80      	pop	{r7}
 800349e:	4770      	bx	lr
 80034a0:	20000000 	.word	0x20000000

080034a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034a8:	f7ff fff2 	bl	8003490 <HAL_RCC_GetHCLKFreq>
 80034ac:	4602      	mov	r2, r0
 80034ae:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	0a1b      	lsrs	r3, r3, #8
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	4903      	ldr	r1, [pc, #12]	; (80034c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034ba:	5ccb      	ldrb	r3, [r1, r3]
 80034bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40021000 	.word	0x40021000
 80034c8:	08008d1c 	.word	0x08008d1c

080034cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80034d4:	4b0a      	ldr	r3, [pc, #40]	; (8003500 <RCC_Delay+0x34>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a0a      	ldr	r2, [pc, #40]	; (8003504 <RCC_Delay+0x38>)
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	0a5b      	lsrs	r3, r3, #9
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	fb02 f303 	mul.w	r3, r2, r3
 80034e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80034e8:	bf00      	nop
  }
  while (Delay --);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1e5a      	subs	r2, r3, #1
 80034ee:	60fa      	str	r2, [r7, #12]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f9      	bne.n	80034e8 <RCC_Delay+0x1c>
}
 80034f4:	bf00      	nop
 80034f6:	bf00      	nop
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr
 8003500:	20000000 	.word	0x20000000
 8003504:	10624dd3 	.word	0x10624dd3

08003508 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e041      	b.n	800359e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d106      	bne.n	8003534 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7fe fad0 	bl	8001ad4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2202      	movs	r2, #2
 8003538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	3304      	adds	r3, #4
 8003544:	4619      	mov	r1, r3
 8003546:	4610      	mov	r0, r2
 8003548:	f000 fca8 	bl	8003e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
	...

080035a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d001      	beq.n	80035c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e032      	b.n	8003626 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a18      	ldr	r2, [pc, #96]	; (8003630 <HAL_TIM_Base_Start+0x88>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d00e      	beq.n	80035f0 <HAL_TIM_Base_Start+0x48>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035da:	d009      	beq.n	80035f0 <HAL_TIM_Base_Start+0x48>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a14      	ldr	r2, [pc, #80]	; (8003634 <HAL_TIM_Base_Start+0x8c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d004      	beq.n	80035f0 <HAL_TIM_Base_Start+0x48>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a13      	ldr	r2, [pc, #76]	; (8003638 <HAL_TIM_Base_Start+0x90>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d111      	bne.n	8003614 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b06      	cmp	r3, #6
 8003600:	d010      	beq.n	8003624 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f042 0201 	orr.w	r2, r2, #1
 8003610:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003612:	e007      	b.n	8003624 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f042 0201 	orr.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	bc80      	pop	{r7}
 800362e:	4770      	bx	lr
 8003630:	40012c00 	.word	0x40012c00
 8003634:	40000400 	.word	0x40000400
 8003638:	40000800 	.word	0x40000800

0800363c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e041      	b.n	80036d2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d106      	bne.n	8003668 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7fe f9ee 	bl	8001a44 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2202      	movs	r2, #2
 800366c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3304      	adds	r3, #4
 8003678:	4619      	mov	r1, r3
 800367a:	4610      	mov	r0, r2
 800367c:	f000 fc0e 	bl	8003e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
	...

080036dc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d104      	bne.n	80036fa <HAL_TIM_IC_Start_IT+0x1e>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	e013      	b.n	8003722 <HAL_TIM_IC_Start_IT+0x46>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b04      	cmp	r3, #4
 80036fe:	d104      	bne.n	800370a <HAL_TIM_IC_Start_IT+0x2e>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003706:	b2db      	uxtb	r3, r3
 8003708:	e00b      	b.n	8003722 <HAL_TIM_IC_Start_IT+0x46>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2b08      	cmp	r3, #8
 800370e:	d104      	bne.n	800371a <HAL_TIM_IC_Start_IT+0x3e>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003716:	b2db      	uxtb	r3, r3
 8003718:	e003      	b.n	8003722 <HAL_TIM_IC_Start_IT+0x46>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003720:	b2db      	uxtb	r3, r3
 8003722:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d104      	bne.n	8003734 <HAL_TIM_IC_Start_IT+0x58>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003730:	b2db      	uxtb	r3, r3
 8003732:	e013      	b.n	800375c <HAL_TIM_IC_Start_IT+0x80>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	2b04      	cmp	r3, #4
 8003738:	d104      	bne.n	8003744 <HAL_TIM_IC_Start_IT+0x68>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003740:	b2db      	uxtb	r3, r3
 8003742:	e00b      	b.n	800375c <HAL_TIM_IC_Start_IT+0x80>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	2b08      	cmp	r3, #8
 8003748:	d104      	bne.n	8003754 <HAL_TIM_IC_Start_IT+0x78>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003750:	b2db      	uxtb	r3, r3
 8003752:	e003      	b.n	800375c <HAL_TIM_IC_Start_IT+0x80>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800375a:	b2db      	uxtb	r3, r3
 800375c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800375e:	7bbb      	ldrb	r3, [r7, #14]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d102      	bne.n	800376a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003764:	7b7b      	ldrb	r3, [r7, #13]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d001      	beq.n	800376e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e0b8      	b.n	80038e0 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d104      	bne.n	800377e <HAL_TIM_IC_Start_IT+0xa2>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800377c:	e013      	b.n	80037a6 <HAL_TIM_IC_Start_IT+0xca>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b04      	cmp	r3, #4
 8003782:	d104      	bne.n	800378e <HAL_TIM_IC_Start_IT+0xb2>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800378c:	e00b      	b.n	80037a6 <HAL_TIM_IC_Start_IT+0xca>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	2b08      	cmp	r3, #8
 8003792:	d104      	bne.n	800379e <HAL_TIM_IC_Start_IT+0xc2>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2202      	movs	r2, #2
 8003798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800379c:	e003      	b.n	80037a6 <HAL_TIM_IC_Start_IT+0xca>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2202      	movs	r2, #2
 80037a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d104      	bne.n	80037b6 <HAL_TIM_IC_Start_IT+0xda>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037b4:	e013      	b.n	80037de <HAL_TIM_IC_Start_IT+0x102>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b04      	cmp	r3, #4
 80037ba:	d104      	bne.n	80037c6 <HAL_TIM_IC_Start_IT+0xea>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2202      	movs	r2, #2
 80037c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037c4:	e00b      	b.n	80037de <HAL_TIM_IC_Start_IT+0x102>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	d104      	bne.n	80037d6 <HAL_TIM_IC_Start_IT+0xfa>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037d4:	e003      	b.n	80037de <HAL_TIM_IC_Start_IT+0x102>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2202      	movs	r2, #2
 80037da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	2b0c      	cmp	r3, #12
 80037e2:	d841      	bhi.n	8003868 <HAL_TIM_IC_Start_IT+0x18c>
 80037e4:	a201      	add	r2, pc, #4	; (adr r2, 80037ec <HAL_TIM_IC_Start_IT+0x110>)
 80037e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ea:	bf00      	nop
 80037ec:	08003821 	.word	0x08003821
 80037f0:	08003869 	.word	0x08003869
 80037f4:	08003869 	.word	0x08003869
 80037f8:	08003869 	.word	0x08003869
 80037fc:	08003833 	.word	0x08003833
 8003800:	08003869 	.word	0x08003869
 8003804:	08003869 	.word	0x08003869
 8003808:	08003869 	.word	0x08003869
 800380c:	08003845 	.word	0x08003845
 8003810:	08003869 	.word	0x08003869
 8003814:	08003869 	.word	0x08003869
 8003818:	08003869 	.word	0x08003869
 800381c:	08003857 	.word	0x08003857
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0202 	orr.w	r2, r2, #2
 800382e:	60da      	str	r2, [r3, #12]
      break;
 8003830:	e01d      	b.n	800386e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f042 0204 	orr.w	r2, r2, #4
 8003840:	60da      	str	r2, [r3, #12]
      break;
 8003842:	e014      	b.n	800386e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0208 	orr.w	r2, r2, #8
 8003852:	60da      	str	r2, [r3, #12]
      break;
 8003854:	e00b      	b.n	800386e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68da      	ldr	r2, [r3, #12]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0210 	orr.w	r2, r2, #16
 8003864:	60da      	str	r2, [r3, #12]
      break;
 8003866:	e002      	b.n	800386e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	73fb      	strb	r3, [r7, #15]
      break;
 800386c:	bf00      	nop
  }

  if (status == HAL_OK)
 800386e:	7bfb      	ldrb	r3, [r7, #15]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d134      	bne.n	80038de <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2201      	movs	r2, #1
 800387a:	6839      	ldr	r1, [r7, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f000 fd12 	bl	80042a6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a18      	ldr	r2, [pc, #96]	; (80038e8 <HAL_TIM_IC_Start_IT+0x20c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00e      	beq.n	80038aa <HAL_TIM_IC_Start_IT+0x1ce>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003894:	d009      	beq.n	80038aa <HAL_TIM_IC_Start_IT+0x1ce>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a14      	ldr	r2, [pc, #80]	; (80038ec <HAL_TIM_IC_Start_IT+0x210>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d004      	beq.n	80038aa <HAL_TIM_IC_Start_IT+0x1ce>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a12      	ldr	r2, [pc, #72]	; (80038f0 <HAL_TIM_IC_Start_IT+0x214>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d111      	bne.n	80038ce <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b06      	cmp	r3, #6
 80038ba:	d010      	beq.n	80038de <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f042 0201 	orr.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038cc:	e007      	b.n	80038de <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f042 0201 	orr.w	r2, r2, #1
 80038dc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80038de:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40012c00 	.word	0x40012c00
 80038ec:	40000400 	.word	0x40000400
 80038f0:	40000800 	.word	0x40000800

080038f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b02      	cmp	r3, #2
 8003908:	d122      	bne.n	8003950 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b02      	cmp	r3, #2
 8003916:	d11b      	bne.n	8003950 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f06f 0202 	mvn.w	r2, #2
 8003920:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7fd fa5e 	bl	8000df8 <HAL_TIM_IC_CaptureCallback>
 800393c:	e005      	b.n	800394a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 fa91 	bl	8003e66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 fa97 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b04      	cmp	r3, #4
 800395c:	d122      	bne.n	80039a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b04      	cmp	r3, #4
 800396a:	d11b      	bne.n	80039a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f06f 0204 	mvn.w	r2, #4
 8003974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2202      	movs	r2, #2
 800397a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7fd fa34 	bl	8000df8 <HAL_TIM_IC_CaptureCallback>
 8003990:	e005      	b.n	800399e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 fa67 	bl	8003e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fa6d 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b08      	cmp	r3, #8
 80039b0:	d122      	bne.n	80039f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	f003 0308 	and.w	r3, r3, #8
 80039bc:	2b08      	cmp	r3, #8
 80039be:	d11b      	bne.n	80039f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f06f 0208 	mvn.w	r2, #8
 80039c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2204      	movs	r2, #4
 80039ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7fd fa0a 	bl	8000df8 <HAL_TIM_IC_CaptureCallback>
 80039e4:	e005      	b.n	80039f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 fa3d 	bl	8003e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 fa43 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	f003 0310 	and.w	r3, r3, #16
 8003a02:	2b10      	cmp	r3, #16
 8003a04:	d122      	bne.n	8003a4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	f003 0310 	and.w	r3, r3, #16
 8003a10:	2b10      	cmp	r3, #16
 8003a12:	d11b      	bne.n	8003a4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f06f 0210 	mvn.w	r2, #16
 8003a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2208      	movs	r2, #8
 8003a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	69db      	ldr	r3, [r3, #28]
 8003a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7fd f9e0 	bl	8000df8 <HAL_TIM_IC_CaptureCallback>
 8003a38:	e005      	b.n	8003a46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 fa13 	bl	8003e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 fa19 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d10e      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d107      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f06f 0201 	mvn.w	r2, #1
 8003a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f9ee 	bl	8003e54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a82:	2b80      	cmp	r3, #128	; 0x80
 8003a84:	d10e      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a90:	2b80      	cmp	r3, #128	; 0x80
 8003a92:	d107      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fc8d 	bl	80043be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aae:	2b40      	cmp	r3, #64	; 0x40
 8003ab0:	d10e      	bne.n	8003ad0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abc:	2b40      	cmp	r3, #64	; 0x40
 8003abe:	d107      	bne.n	8003ad0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f9dd 	bl	8003e8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	2b20      	cmp	r3, #32
 8003adc:	d10e      	bne.n	8003afc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f003 0320 	and.w	r3, r3, #32
 8003ae8:	2b20      	cmp	r3, #32
 8003aea:	d107      	bne.n	8003afc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f06f 0220 	mvn.w	r2, #32
 8003af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 fc58 	bl	80043ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003afc:	bf00      	nop
 8003afe:	3708      	adds	r7, #8
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d101      	bne.n	8003b22 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e088      	b.n	8003c34 <HAL_TIM_IC_ConfigChannel+0x130>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d11b      	bne.n	8003b68 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6818      	ldr	r0, [r3, #0]
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	6819      	ldr	r1, [r3, #0]
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	685a      	ldr	r2, [r3, #4]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	f000 fa0e 	bl	8003f60 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	699a      	ldr	r2, [r3, #24]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 020c 	bic.w	r2, r2, #12
 8003b52:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6999      	ldr	r1, [r3, #24]
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	619a      	str	r2, [r3, #24]
 8003b66:	e060      	b.n	8003c2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d11c      	bne.n	8003ba8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6818      	ldr	r0, [r3, #0]
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	6819      	ldr	r1, [r3, #0]
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	685a      	ldr	r2, [r3, #4]
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	f000 fa77 	bl	8004070 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	699a      	ldr	r2, [r3, #24]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003b90:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6999      	ldr	r1, [r3, #24]
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	021a      	lsls	r2, r3, #8
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	619a      	str	r2, [r3, #24]
 8003ba6:	e040      	b.n	8003c2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b08      	cmp	r3, #8
 8003bac:	d11b      	bne.n	8003be6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6818      	ldr	r0, [r3, #0]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	6819      	ldr	r1, [r3, #0]
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	f000 fac2 	bl	8004146 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	69da      	ldr	r2, [r3, #28]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 020c 	bic.w	r2, r2, #12
 8003bd0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	69d9      	ldr	r1, [r3, #28]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	61da      	str	r2, [r3, #28]
 8003be4:	e021      	b.n	8003c2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b0c      	cmp	r3, #12
 8003bea:	d11c      	bne.n	8003c26 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6818      	ldr	r0, [r3, #0]
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	6819      	ldr	r1, [r3, #0]
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f000 fade 	bl	80041bc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69da      	ldr	r2, [r3, #28]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003c0e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	69d9      	ldr	r1, [r3, #28]
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	021a      	lsls	r2, r3, #8
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	61da      	str	r2, [r3, #28]
 8003c24:	e001      	b.n	8003c2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c46:	2300      	movs	r3, #0
 8003c48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d101      	bne.n	8003c58 <HAL_TIM_ConfigClockSource+0x1c>
 8003c54:	2302      	movs	r3, #2
 8003c56:	e0b4      	b.n	8003dc2 <HAL_TIM_ConfigClockSource+0x186>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c90:	d03e      	beq.n	8003d10 <HAL_TIM_ConfigClockSource+0xd4>
 8003c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c96:	f200 8087 	bhi.w	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c9e:	f000 8086 	beq.w	8003dae <HAL_TIM_ConfigClockSource+0x172>
 8003ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ca6:	d87f      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ca8:	2b70      	cmp	r3, #112	; 0x70
 8003caa:	d01a      	beq.n	8003ce2 <HAL_TIM_ConfigClockSource+0xa6>
 8003cac:	2b70      	cmp	r3, #112	; 0x70
 8003cae:	d87b      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb0:	2b60      	cmp	r3, #96	; 0x60
 8003cb2:	d050      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x11a>
 8003cb4:	2b60      	cmp	r3, #96	; 0x60
 8003cb6:	d877      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb8:	2b50      	cmp	r3, #80	; 0x50
 8003cba:	d03c      	beq.n	8003d36 <HAL_TIM_ConfigClockSource+0xfa>
 8003cbc:	2b50      	cmp	r3, #80	; 0x50
 8003cbe:	d873      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc0:	2b40      	cmp	r3, #64	; 0x40
 8003cc2:	d058      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x13a>
 8003cc4:	2b40      	cmp	r3, #64	; 0x40
 8003cc6:	d86f      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc8:	2b30      	cmp	r3, #48	; 0x30
 8003cca:	d064      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003ccc:	2b30      	cmp	r3, #48	; 0x30
 8003cce:	d86b      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd0:	2b20      	cmp	r3, #32
 8003cd2:	d060      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003cd4:	2b20      	cmp	r3, #32
 8003cd6:	d867      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d05c      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003cdc:	2b10      	cmp	r3, #16
 8003cde:	d05a      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003ce0:	e062      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6818      	ldr	r0, [r3, #0]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	6899      	ldr	r1, [r3, #8]
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f000 fab9 	bl	8004268 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	609a      	str	r2, [r3, #8]
      break;
 8003d0e:	e04f      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	6899      	ldr	r1, [r3, #8]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f000 faa2 	bl	8004268 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d32:	609a      	str	r2, [r3, #8]
      break;
 8003d34:	e03c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6818      	ldr	r0, [r3, #0]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6859      	ldr	r1, [r3, #4]
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	461a      	mov	r2, r3
 8003d44:	f000 f966 	bl	8004014 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2150      	movs	r1, #80	; 0x50
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fa70 	bl	8004234 <TIM_ITRx_SetConfig>
      break;
 8003d54:	e02c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6818      	ldr	r0, [r3, #0]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	6859      	ldr	r1, [r3, #4]
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	461a      	mov	r2, r3
 8003d64:	f000 f9c0 	bl	80040e8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2160      	movs	r1, #96	; 0x60
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fa60 	bl	8004234 <TIM_ITRx_SetConfig>
      break;
 8003d74:	e01c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6859      	ldr	r1, [r3, #4]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	461a      	mov	r2, r3
 8003d84:	f000 f946 	bl	8004014 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2140      	movs	r1, #64	; 0x40
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 fa50 	bl	8004234 <TIM_ITRx_SetConfig>
      break;
 8003d94:	e00c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4610      	mov	r0, r2
 8003da2:	f000 fa47 	bl	8004234 <TIM_ITRx_SetConfig>
      break;
 8003da6:	e003      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	73fb      	strb	r3, [r7, #15]
      break;
 8003dac:	e000      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	2b0c      	cmp	r3, #12
 8003dde:	d831      	bhi.n	8003e44 <HAL_TIM_ReadCapturedValue+0x78>
 8003de0:	a201      	add	r2, pc, #4	; (adr r2, 8003de8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de6:	bf00      	nop
 8003de8:	08003e1d 	.word	0x08003e1d
 8003dec:	08003e45 	.word	0x08003e45
 8003df0:	08003e45 	.word	0x08003e45
 8003df4:	08003e45 	.word	0x08003e45
 8003df8:	08003e27 	.word	0x08003e27
 8003dfc:	08003e45 	.word	0x08003e45
 8003e00:	08003e45 	.word	0x08003e45
 8003e04:	08003e45 	.word	0x08003e45
 8003e08:	08003e31 	.word	0x08003e31
 8003e0c:	08003e45 	.word	0x08003e45
 8003e10:	08003e45 	.word	0x08003e45
 8003e14:	08003e45 	.word	0x08003e45
 8003e18:	08003e3b 	.word	0x08003e3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e22:	60fb      	str	r3, [r7, #12]

      break;
 8003e24:	e00f      	b.n	8003e46 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2c:	60fb      	str	r3, [r7, #12]

      break;
 8003e2e:	e00a      	b.n	8003e46 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e36:	60fb      	str	r3, [r7, #12]

      break;
 8003e38:	e005      	b.n	8003e46 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	60fb      	str	r3, [r7, #12]

      break;
 8003e42:	e000      	b.n	8003e46 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003e44:	bf00      	nop
  }

  return tmpreg;
 8003e46:	68fb      	ldr	r3, [r7, #12]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bc80      	pop	{r7}
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop

08003e54 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr

08003e66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bc80      	pop	{r7}
 8003e88:	4770      	bx	lr

08003e8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bc80      	pop	{r7}
 8003e9a:	4770      	bx	lr

08003e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a29      	ldr	r2, [pc, #164]	; (8003f54 <TIM_Base_SetConfig+0xb8>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d00b      	beq.n	8003ecc <TIM_Base_SetConfig+0x30>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eba:	d007      	beq.n	8003ecc <TIM_Base_SetConfig+0x30>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a26      	ldr	r2, [pc, #152]	; (8003f58 <TIM_Base_SetConfig+0xbc>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d003      	beq.n	8003ecc <TIM_Base_SetConfig+0x30>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a25      	ldr	r2, [pc, #148]	; (8003f5c <TIM_Base_SetConfig+0xc0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d108      	bne.n	8003ede <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a1c      	ldr	r2, [pc, #112]	; (8003f54 <TIM_Base_SetConfig+0xb8>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00b      	beq.n	8003efe <TIM_Base_SetConfig+0x62>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eec:	d007      	beq.n	8003efe <TIM_Base_SetConfig+0x62>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a19      	ldr	r2, [pc, #100]	; (8003f58 <TIM_Base_SetConfig+0xbc>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d003      	beq.n	8003efe <TIM_Base_SetConfig+0x62>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a18      	ldr	r2, [pc, #96]	; (8003f5c <TIM_Base_SetConfig+0xc0>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d108      	bne.n	8003f10 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a07      	ldr	r2, [pc, #28]	; (8003f54 <TIM_Base_SetConfig+0xb8>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d103      	bne.n	8003f44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	615a      	str	r2, [r3, #20]
}
 8003f4a:	bf00      	nop
 8003f4c:	3714      	adds	r7, #20
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bc80      	pop	{r7}
 8003f52:	4770      	bx	lr
 8003f54:	40012c00 	.word	0x40012c00
 8003f58:	40000400 	.word	0x40000400
 8003f5c:	40000800 	.word	0x40000800

08003f60 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b087      	sub	sp, #28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	f023 0201 	bic.w	r2, r3, #1
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	4a1f      	ldr	r2, [pc, #124]	; (8004008 <TIM_TI1_SetConfig+0xa8>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d00b      	beq.n	8003fa6 <TIM_TI1_SetConfig+0x46>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f94:	d007      	beq.n	8003fa6 <TIM_TI1_SetConfig+0x46>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	4a1c      	ldr	r2, [pc, #112]	; (800400c <TIM_TI1_SetConfig+0xac>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d003      	beq.n	8003fa6 <TIM_TI1_SetConfig+0x46>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	4a1b      	ldr	r2, [pc, #108]	; (8004010 <TIM_TI1_SetConfig+0xb0>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d101      	bne.n	8003faa <TIM_TI1_SetConfig+0x4a>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <TIM_TI1_SetConfig+0x4c>
 8003faa:	2300      	movs	r3, #0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d008      	beq.n	8003fc2 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f023 0303 	bic.w	r3, r3, #3
 8003fb6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	e003      	b.n	8003fca <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f043 0301 	orr.w	r3, r3, #1
 8003fc8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	011b      	lsls	r3, r3, #4
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	697a      	ldr	r2, [r7, #20]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f023 030a 	bic.w	r3, r3, #10
 8003fe4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	f003 030a 	and.w	r3, r3, #10
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	621a      	str	r2, [r3, #32]
}
 8003ffe:	bf00      	nop
 8004000:	371c      	adds	r7, #28
 8004002:	46bd      	mov	sp, r7
 8004004:	bc80      	pop	{r7}
 8004006:	4770      	bx	lr
 8004008:	40012c00 	.word	0x40012c00
 800400c:	40000400 	.word	0x40000400
 8004010:	40000800 	.word	0x40000800

08004014 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004014:	b480      	push	{r7}
 8004016:	b087      	sub	sp, #28
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	f023 0201 	bic.w	r2, r3, #1
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800403e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	011b      	lsls	r3, r3, #4
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f023 030a 	bic.w	r3, r3, #10
 8004050:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	4313      	orrs	r3, r2
 8004058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	621a      	str	r2, [r3, #32]
}
 8004066:	bf00      	nop
 8004068:	371c      	adds	r7, #28
 800406a:	46bd      	mov	sp, r7
 800406c:	bc80      	pop	{r7}
 800406e:	4770      	bx	lr

08004070 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
 800407c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	f023 0210 	bic.w	r2, r3, #16
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800409c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	021b      	lsls	r3, r3, #8
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	031b      	lsls	r3, r3, #12
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040c2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	621a      	str	r2, [r3, #32]
}
 80040de:	bf00      	nop
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6a1b      	ldr	r3, [r3, #32]
 80040f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	f023 0210 	bic.w	r2, r3, #16
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004112:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	031b      	lsls	r3, r3, #12
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004124:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	4313      	orrs	r3, r2
 800412e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	621a      	str	r2, [r3, #32]
}
 800413c:	bf00      	nop
 800413e:	371c      	adds	r7, #28
 8004140:	46bd      	mov	sp, r7
 8004142:	bc80      	pop	{r7}
 8004144:	4770      	bx	lr

08004146 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004146:	b480      	push	{r7}
 8004148:	b087      	sub	sp, #28
 800414a:	af00      	add	r7, sp, #0
 800414c:	60f8      	str	r0, [r7, #12]
 800414e:	60b9      	str	r1, [r7, #8]
 8004150:	607a      	str	r2, [r7, #4]
 8004152:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	f023 0303 	bic.w	r3, r3, #3
 8004172:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4313      	orrs	r3, r2
 800417a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004182:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	b2db      	uxtb	r3, r3
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004196:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	021b      	lsls	r3, r3, #8
 800419c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	621a      	str	r2, [r3, #32]
}
 80041b2:	bf00      	nop
 80041b4:	371c      	adds	r7, #28
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr

080041bc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	69db      	ldr	r3, [r3, #28]
 80041e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041e8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	021b      	lsls	r3, r3, #8
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041fa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	031b      	lsls	r3, r3, #12
 8004200:	b29b      	uxth	r3, r3
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	4313      	orrs	r3, r2
 8004206:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800420e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	031b      	lsls	r3, r3, #12
 8004214:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	4313      	orrs	r3, r2
 800421c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	621a      	str	r2, [r3, #32]
}
 800422a:	bf00      	nop
 800422c:	371c      	adds	r7, #28
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr

08004234 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	4313      	orrs	r3, r2
 8004252:	f043 0307 	orr.w	r3, r3, #7
 8004256:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	609a      	str	r2, [r3, #8]
}
 800425e:	bf00      	nop
 8004260:	3714      	adds	r7, #20
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr

08004268 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004268:	b480      	push	{r7}
 800426a:	b087      	sub	sp, #28
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	607a      	str	r2, [r7, #4]
 8004274:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004282:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	021a      	lsls	r2, r3, #8
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	431a      	orrs	r2, r3
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4313      	orrs	r3, r2
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	4313      	orrs	r3, r2
 8004294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	609a      	str	r2, [r3, #8]
}
 800429c:	bf00      	nop
 800429e:	371c      	adds	r7, #28
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bc80      	pop	{r7}
 80042a4:	4770      	bx	lr

080042a6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b087      	sub	sp, #28
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	f003 031f 	and.w	r3, r3, #31
 80042b8:	2201      	movs	r2, #1
 80042ba:	fa02 f303 	lsl.w	r3, r2, r3
 80042be:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a1a      	ldr	r2, [r3, #32]
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	43db      	mvns	r3, r3
 80042c8:	401a      	ands	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a1a      	ldr	r2, [r3, #32]
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	f003 031f 	and.w	r3, r3, #31
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	fa01 f303 	lsl.w	r3, r1, r3
 80042de:	431a      	orrs	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	621a      	str	r2, [r3, #32]
}
 80042e4:	bf00      	nop
 80042e6:	371c      	adds	r7, #28
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bc80      	pop	{r7}
 80042ec:	4770      	bx	lr
	...

080042f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004300:	2b01      	cmp	r3, #1
 8004302:	d101      	bne.n	8004308 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004304:	2302      	movs	r3, #2
 8004306:	e046      	b.n	8004396 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2202      	movs	r2, #2
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800432e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a16      	ldr	r2, [pc, #88]	; (80043a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d00e      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004354:	d009      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a12      	ldr	r2, [pc, #72]	; (80043a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d004      	beq.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a10      	ldr	r2, [pc, #64]	; (80043a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d10c      	bne.n	8004384 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004370:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	4313      	orrs	r3, r2
 800437a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	bc80      	pop	{r7}
 800439e:	4770      	bx	lr
 80043a0:	40012c00 	.word	0x40012c00
 80043a4:	40000400 	.word	0x40000400
 80043a8:	40000800 	.word	0x40000800

080043ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bc80      	pop	{r7}
 80043bc:	4770      	bx	lr

080043be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043be:	b480      	push	{r7}
 80043c0:	b083      	sub	sp, #12
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bc80      	pop	{r7}
 80043ce:	4770      	bx	lr

080043d0 <__errno>:
 80043d0:	4b01      	ldr	r3, [pc, #4]	; (80043d8 <__errno+0x8>)
 80043d2:	6818      	ldr	r0, [r3, #0]
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	2000000c 	.word	0x2000000c

080043dc <__libc_init_array>:
 80043dc:	b570      	push	{r4, r5, r6, lr}
 80043de:	2600      	movs	r6, #0
 80043e0:	4d0c      	ldr	r5, [pc, #48]	; (8004414 <__libc_init_array+0x38>)
 80043e2:	4c0d      	ldr	r4, [pc, #52]	; (8004418 <__libc_init_array+0x3c>)
 80043e4:	1b64      	subs	r4, r4, r5
 80043e6:	10a4      	asrs	r4, r4, #2
 80043e8:	42a6      	cmp	r6, r4
 80043ea:	d109      	bne.n	8004400 <__libc_init_array+0x24>
 80043ec:	f004 fc52 	bl	8008c94 <_init>
 80043f0:	2600      	movs	r6, #0
 80043f2:	4d0a      	ldr	r5, [pc, #40]	; (800441c <__libc_init_array+0x40>)
 80043f4:	4c0a      	ldr	r4, [pc, #40]	; (8004420 <__libc_init_array+0x44>)
 80043f6:	1b64      	subs	r4, r4, r5
 80043f8:	10a4      	asrs	r4, r4, #2
 80043fa:	42a6      	cmp	r6, r4
 80043fc:	d105      	bne.n	800440a <__libc_init_array+0x2e>
 80043fe:	bd70      	pop	{r4, r5, r6, pc}
 8004400:	f855 3b04 	ldr.w	r3, [r5], #4
 8004404:	4798      	blx	r3
 8004406:	3601      	adds	r6, #1
 8004408:	e7ee      	b.n	80043e8 <__libc_init_array+0xc>
 800440a:	f855 3b04 	ldr.w	r3, [r5], #4
 800440e:	4798      	blx	r3
 8004410:	3601      	adds	r6, #1
 8004412:	e7f2      	b.n	80043fa <__libc_init_array+0x1e>
 8004414:	080091dc 	.word	0x080091dc
 8004418:	080091dc 	.word	0x080091dc
 800441c:	080091dc 	.word	0x080091dc
 8004420:	080091e0 	.word	0x080091e0

08004424 <memset>:
 8004424:	4603      	mov	r3, r0
 8004426:	4402      	add	r2, r0
 8004428:	4293      	cmp	r3, r2
 800442a:	d100      	bne.n	800442e <memset+0xa>
 800442c:	4770      	bx	lr
 800442e:	f803 1b01 	strb.w	r1, [r3], #1
 8004432:	e7f9      	b.n	8004428 <memset+0x4>

08004434 <__cvt>:
 8004434:	2b00      	cmp	r3, #0
 8004436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800443a:	461f      	mov	r7, r3
 800443c:	bfbb      	ittet	lt
 800443e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004442:	461f      	movlt	r7, r3
 8004444:	2300      	movge	r3, #0
 8004446:	232d      	movlt	r3, #45	; 0x2d
 8004448:	b088      	sub	sp, #32
 800444a:	4614      	mov	r4, r2
 800444c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800444e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004450:	7013      	strb	r3, [r2, #0]
 8004452:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004454:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004458:	f023 0820 	bic.w	r8, r3, #32
 800445c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004460:	d005      	beq.n	800446e <__cvt+0x3a>
 8004462:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004466:	d100      	bne.n	800446a <__cvt+0x36>
 8004468:	3501      	adds	r5, #1
 800446a:	2302      	movs	r3, #2
 800446c:	e000      	b.n	8004470 <__cvt+0x3c>
 800446e:	2303      	movs	r3, #3
 8004470:	aa07      	add	r2, sp, #28
 8004472:	9204      	str	r2, [sp, #16]
 8004474:	aa06      	add	r2, sp, #24
 8004476:	e9cd a202 	strd	sl, r2, [sp, #8]
 800447a:	e9cd 3500 	strd	r3, r5, [sp]
 800447e:	4622      	mov	r2, r4
 8004480:	463b      	mov	r3, r7
 8004482:	f001 fd85 	bl	8005f90 <_dtoa_r>
 8004486:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800448a:	4606      	mov	r6, r0
 800448c:	d102      	bne.n	8004494 <__cvt+0x60>
 800448e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004490:	07db      	lsls	r3, r3, #31
 8004492:	d522      	bpl.n	80044da <__cvt+0xa6>
 8004494:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004498:	eb06 0905 	add.w	r9, r6, r5
 800449c:	d110      	bne.n	80044c0 <__cvt+0x8c>
 800449e:	7833      	ldrb	r3, [r6, #0]
 80044a0:	2b30      	cmp	r3, #48	; 0x30
 80044a2:	d10a      	bne.n	80044ba <__cvt+0x86>
 80044a4:	2200      	movs	r2, #0
 80044a6:	2300      	movs	r3, #0
 80044a8:	4620      	mov	r0, r4
 80044aa:	4639      	mov	r1, r7
 80044ac:	f7fc fa7c 	bl	80009a8 <__aeabi_dcmpeq>
 80044b0:	b918      	cbnz	r0, 80044ba <__cvt+0x86>
 80044b2:	f1c5 0501 	rsb	r5, r5, #1
 80044b6:	f8ca 5000 	str.w	r5, [sl]
 80044ba:	f8da 3000 	ldr.w	r3, [sl]
 80044be:	4499      	add	r9, r3
 80044c0:	2200      	movs	r2, #0
 80044c2:	2300      	movs	r3, #0
 80044c4:	4620      	mov	r0, r4
 80044c6:	4639      	mov	r1, r7
 80044c8:	f7fc fa6e 	bl	80009a8 <__aeabi_dcmpeq>
 80044cc:	b108      	cbz	r0, 80044d2 <__cvt+0x9e>
 80044ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80044d2:	2230      	movs	r2, #48	; 0x30
 80044d4:	9b07      	ldr	r3, [sp, #28]
 80044d6:	454b      	cmp	r3, r9
 80044d8:	d307      	bcc.n	80044ea <__cvt+0xb6>
 80044da:	4630      	mov	r0, r6
 80044dc:	9b07      	ldr	r3, [sp, #28]
 80044de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80044e0:	1b9b      	subs	r3, r3, r6
 80044e2:	6013      	str	r3, [r2, #0]
 80044e4:	b008      	add	sp, #32
 80044e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ea:	1c59      	adds	r1, r3, #1
 80044ec:	9107      	str	r1, [sp, #28]
 80044ee:	701a      	strb	r2, [r3, #0]
 80044f0:	e7f0      	b.n	80044d4 <__cvt+0xa0>

080044f2 <__exponent>:
 80044f2:	4603      	mov	r3, r0
 80044f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044f6:	2900      	cmp	r1, #0
 80044f8:	f803 2b02 	strb.w	r2, [r3], #2
 80044fc:	bfb6      	itet	lt
 80044fe:	222d      	movlt	r2, #45	; 0x2d
 8004500:	222b      	movge	r2, #43	; 0x2b
 8004502:	4249      	neglt	r1, r1
 8004504:	2909      	cmp	r1, #9
 8004506:	7042      	strb	r2, [r0, #1]
 8004508:	dd2b      	ble.n	8004562 <__exponent+0x70>
 800450a:	f10d 0407 	add.w	r4, sp, #7
 800450e:	46a4      	mov	ip, r4
 8004510:	270a      	movs	r7, #10
 8004512:	fb91 f6f7 	sdiv	r6, r1, r7
 8004516:	460a      	mov	r2, r1
 8004518:	46a6      	mov	lr, r4
 800451a:	fb07 1516 	mls	r5, r7, r6, r1
 800451e:	2a63      	cmp	r2, #99	; 0x63
 8004520:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004524:	4631      	mov	r1, r6
 8004526:	f104 34ff 	add.w	r4, r4, #4294967295
 800452a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800452e:	dcf0      	bgt.n	8004512 <__exponent+0x20>
 8004530:	3130      	adds	r1, #48	; 0x30
 8004532:	f1ae 0502 	sub.w	r5, lr, #2
 8004536:	f804 1c01 	strb.w	r1, [r4, #-1]
 800453a:	4629      	mov	r1, r5
 800453c:	1c44      	adds	r4, r0, #1
 800453e:	4561      	cmp	r1, ip
 8004540:	d30a      	bcc.n	8004558 <__exponent+0x66>
 8004542:	f10d 0209 	add.w	r2, sp, #9
 8004546:	eba2 020e 	sub.w	r2, r2, lr
 800454a:	4565      	cmp	r5, ip
 800454c:	bf88      	it	hi
 800454e:	2200      	movhi	r2, #0
 8004550:	4413      	add	r3, r2
 8004552:	1a18      	subs	r0, r3, r0
 8004554:	b003      	add	sp, #12
 8004556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004558:	f811 2b01 	ldrb.w	r2, [r1], #1
 800455c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004560:	e7ed      	b.n	800453e <__exponent+0x4c>
 8004562:	2330      	movs	r3, #48	; 0x30
 8004564:	3130      	adds	r1, #48	; 0x30
 8004566:	7083      	strb	r3, [r0, #2]
 8004568:	70c1      	strb	r1, [r0, #3]
 800456a:	1d03      	adds	r3, r0, #4
 800456c:	e7f1      	b.n	8004552 <__exponent+0x60>
	...

08004570 <_printf_float>:
 8004570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004574:	b091      	sub	sp, #68	; 0x44
 8004576:	460c      	mov	r4, r1
 8004578:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800457c:	4616      	mov	r6, r2
 800457e:	461f      	mov	r7, r3
 8004580:	4605      	mov	r5, r0
 8004582:	f002 fe59 	bl	8007238 <_localeconv_r>
 8004586:	6803      	ldr	r3, [r0, #0]
 8004588:	4618      	mov	r0, r3
 800458a:	9309      	str	r3, [sp, #36]	; 0x24
 800458c:	f7fb fde0 	bl	8000150 <strlen>
 8004590:	2300      	movs	r3, #0
 8004592:	930e      	str	r3, [sp, #56]	; 0x38
 8004594:	f8d8 3000 	ldr.w	r3, [r8]
 8004598:	900a      	str	r0, [sp, #40]	; 0x28
 800459a:	3307      	adds	r3, #7
 800459c:	f023 0307 	bic.w	r3, r3, #7
 80045a0:	f103 0208 	add.w	r2, r3, #8
 80045a4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80045a8:	f8d4 b000 	ldr.w	fp, [r4]
 80045ac:	f8c8 2000 	str.w	r2, [r8]
 80045b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80045b8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80045bc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80045c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80045c2:	f04f 32ff 	mov.w	r2, #4294967295
 80045c6:	4640      	mov	r0, r8
 80045c8:	4b9c      	ldr	r3, [pc, #624]	; (800483c <_printf_float+0x2cc>)
 80045ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045cc:	f7fc fa1e 	bl	8000a0c <__aeabi_dcmpun>
 80045d0:	bb70      	cbnz	r0, 8004630 <_printf_float+0xc0>
 80045d2:	f04f 32ff 	mov.w	r2, #4294967295
 80045d6:	4640      	mov	r0, r8
 80045d8:	4b98      	ldr	r3, [pc, #608]	; (800483c <_printf_float+0x2cc>)
 80045da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045dc:	f7fc f9f8 	bl	80009d0 <__aeabi_dcmple>
 80045e0:	bb30      	cbnz	r0, 8004630 <_printf_float+0xc0>
 80045e2:	2200      	movs	r2, #0
 80045e4:	2300      	movs	r3, #0
 80045e6:	4640      	mov	r0, r8
 80045e8:	4651      	mov	r1, sl
 80045ea:	f7fc f9e7 	bl	80009bc <__aeabi_dcmplt>
 80045ee:	b110      	cbz	r0, 80045f6 <_printf_float+0x86>
 80045f0:	232d      	movs	r3, #45	; 0x2d
 80045f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045f6:	4b92      	ldr	r3, [pc, #584]	; (8004840 <_printf_float+0x2d0>)
 80045f8:	4892      	ldr	r0, [pc, #584]	; (8004844 <_printf_float+0x2d4>)
 80045fa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80045fe:	bf94      	ite	ls
 8004600:	4698      	movls	r8, r3
 8004602:	4680      	movhi	r8, r0
 8004604:	2303      	movs	r3, #3
 8004606:	f04f 0a00 	mov.w	sl, #0
 800460a:	6123      	str	r3, [r4, #16]
 800460c:	f02b 0304 	bic.w	r3, fp, #4
 8004610:	6023      	str	r3, [r4, #0]
 8004612:	4633      	mov	r3, r6
 8004614:	4621      	mov	r1, r4
 8004616:	4628      	mov	r0, r5
 8004618:	9700      	str	r7, [sp, #0]
 800461a:	aa0f      	add	r2, sp, #60	; 0x3c
 800461c:	f000 f9d4 	bl	80049c8 <_printf_common>
 8004620:	3001      	adds	r0, #1
 8004622:	f040 8090 	bne.w	8004746 <_printf_float+0x1d6>
 8004626:	f04f 30ff 	mov.w	r0, #4294967295
 800462a:	b011      	add	sp, #68	; 0x44
 800462c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004630:	4642      	mov	r2, r8
 8004632:	4653      	mov	r3, sl
 8004634:	4640      	mov	r0, r8
 8004636:	4651      	mov	r1, sl
 8004638:	f7fc f9e8 	bl	8000a0c <__aeabi_dcmpun>
 800463c:	b148      	cbz	r0, 8004652 <_printf_float+0xe2>
 800463e:	f1ba 0f00 	cmp.w	sl, #0
 8004642:	bfb8      	it	lt
 8004644:	232d      	movlt	r3, #45	; 0x2d
 8004646:	4880      	ldr	r0, [pc, #512]	; (8004848 <_printf_float+0x2d8>)
 8004648:	bfb8      	it	lt
 800464a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800464e:	4b7f      	ldr	r3, [pc, #508]	; (800484c <_printf_float+0x2dc>)
 8004650:	e7d3      	b.n	80045fa <_printf_float+0x8a>
 8004652:	6863      	ldr	r3, [r4, #4]
 8004654:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004658:	1c5a      	adds	r2, r3, #1
 800465a:	d142      	bne.n	80046e2 <_printf_float+0x172>
 800465c:	2306      	movs	r3, #6
 800465e:	6063      	str	r3, [r4, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	9206      	str	r2, [sp, #24]
 8004664:	aa0e      	add	r2, sp, #56	; 0x38
 8004666:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800466a:	aa0d      	add	r2, sp, #52	; 0x34
 800466c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004670:	9203      	str	r2, [sp, #12]
 8004672:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004676:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800467a:	6023      	str	r3, [r4, #0]
 800467c:	6863      	ldr	r3, [r4, #4]
 800467e:	4642      	mov	r2, r8
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	4628      	mov	r0, r5
 8004684:	4653      	mov	r3, sl
 8004686:	910b      	str	r1, [sp, #44]	; 0x2c
 8004688:	f7ff fed4 	bl	8004434 <__cvt>
 800468c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800468e:	4680      	mov	r8, r0
 8004690:	2947      	cmp	r1, #71	; 0x47
 8004692:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004694:	d108      	bne.n	80046a8 <_printf_float+0x138>
 8004696:	1cc8      	adds	r0, r1, #3
 8004698:	db02      	blt.n	80046a0 <_printf_float+0x130>
 800469a:	6863      	ldr	r3, [r4, #4]
 800469c:	4299      	cmp	r1, r3
 800469e:	dd40      	ble.n	8004722 <_printf_float+0x1b2>
 80046a0:	f1a9 0902 	sub.w	r9, r9, #2
 80046a4:	fa5f f989 	uxtb.w	r9, r9
 80046a8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80046ac:	d81f      	bhi.n	80046ee <_printf_float+0x17e>
 80046ae:	464a      	mov	r2, r9
 80046b0:	3901      	subs	r1, #1
 80046b2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80046b6:	910d      	str	r1, [sp, #52]	; 0x34
 80046b8:	f7ff ff1b 	bl	80044f2 <__exponent>
 80046bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046be:	4682      	mov	sl, r0
 80046c0:	1813      	adds	r3, r2, r0
 80046c2:	2a01      	cmp	r2, #1
 80046c4:	6123      	str	r3, [r4, #16]
 80046c6:	dc02      	bgt.n	80046ce <_printf_float+0x15e>
 80046c8:	6822      	ldr	r2, [r4, #0]
 80046ca:	07d2      	lsls	r2, r2, #31
 80046cc:	d501      	bpl.n	80046d2 <_printf_float+0x162>
 80046ce:	3301      	adds	r3, #1
 80046d0:	6123      	str	r3, [r4, #16]
 80046d2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d09b      	beq.n	8004612 <_printf_float+0xa2>
 80046da:	232d      	movs	r3, #45	; 0x2d
 80046dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046e0:	e797      	b.n	8004612 <_printf_float+0xa2>
 80046e2:	2947      	cmp	r1, #71	; 0x47
 80046e4:	d1bc      	bne.n	8004660 <_printf_float+0xf0>
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1ba      	bne.n	8004660 <_printf_float+0xf0>
 80046ea:	2301      	movs	r3, #1
 80046ec:	e7b7      	b.n	800465e <_printf_float+0xee>
 80046ee:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80046f2:	d118      	bne.n	8004726 <_printf_float+0x1b6>
 80046f4:	2900      	cmp	r1, #0
 80046f6:	6863      	ldr	r3, [r4, #4]
 80046f8:	dd0b      	ble.n	8004712 <_printf_float+0x1a2>
 80046fa:	6121      	str	r1, [r4, #16]
 80046fc:	b913      	cbnz	r3, 8004704 <_printf_float+0x194>
 80046fe:	6822      	ldr	r2, [r4, #0]
 8004700:	07d0      	lsls	r0, r2, #31
 8004702:	d502      	bpl.n	800470a <_printf_float+0x19a>
 8004704:	3301      	adds	r3, #1
 8004706:	440b      	add	r3, r1
 8004708:	6123      	str	r3, [r4, #16]
 800470a:	f04f 0a00 	mov.w	sl, #0
 800470e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004710:	e7df      	b.n	80046d2 <_printf_float+0x162>
 8004712:	b913      	cbnz	r3, 800471a <_printf_float+0x1aa>
 8004714:	6822      	ldr	r2, [r4, #0]
 8004716:	07d2      	lsls	r2, r2, #31
 8004718:	d501      	bpl.n	800471e <_printf_float+0x1ae>
 800471a:	3302      	adds	r3, #2
 800471c:	e7f4      	b.n	8004708 <_printf_float+0x198>
 800471e:	2301      	movs	r3, #1
 8004720:	e7f2      	b.n	8004708 <_printf_float+0x198>
 8004722:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004728:	4299      	cmp	r1, r3
 800472a:	db05      	blt.n	8004738 <_printf_float+0x1c8>
 800472c:	6823      	ldr	r3, [r4, #0]
 800472e:	6121      	str	r1, [r4, #16]
 8004730:	07d8      	lsls	r0, r3, #31
 8004732:	d5ea      	bpl.n	800470a <_printf_float+0x19a>
 8004734:	1c4b      	adds	r3, r1, #1
 8004736:	e7e7      	b.n	8004708 <_printf_float+0x198>
 8004738:	2900      	cmp	r1, #0
 800473a:	bfcc      	ite	gt
 800473c:	2201      	movgt	r2, #1
 800473e:	f1c1 0202 	rsble	r2, r1, #2
 8004742:	4413      	add	r3, r2
 8004744:	e7e0      	b.n	8004708 <_printf_float+0x198>
 8004746:	6823      	ldr	r3, [r4, #0]
 8004748:	055a      	lsls	r2, r3, #21
 800474a:	d407      	bmi.n	800475c <_printf_float+0x1ec>
 800474c:	6923      	ldr	r3, [r4, #16]
 800474e:	4642      	mov	r2, r8
 8004750:	4631      	mov	r1, r6
 8004752:	4628      	mov	r0, r5
 8004754:	47b8      	blx	r7
 8004756:	3001      	adds	r0, #1
 8004758:	d12b      	bne.n	80047b2 <_printf_float+0x242>
 800475a:	e764      	b.n	8004626 <_printf_float+0xb6>
 800475c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004760:	f240 80dd 	bls.w	800491e <_printf_float+0x3ae>
 8004764:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004768:	2200      	movs	r2, #0
 800476a:	2300      	movs	r3, #0
 800476c:	f7fc f91c 	bl	80009a8 <__aeabi_dcmpeq>
 8004770:	2800      	cmp	r0, #0
 8004772:	d033      	beq.n	80047dc <_printf_float+0x26c>
 8004774:	2301      	movs	r3, #1
 8004776:	4631      	mov	r1, r6
 8004778:	4628      	mov	r0, r5
 800477a:	4a35      	ldr	r2, [pc, #212]	; (8004850 <_printf_float+0x2e0>)
 800477c:	47b8      	blx	r7
 800477e:	3001      	adds	r0, #1
 8004780:	f43f af51 	beq.w	8004626 <_printf_float+0xb6>
 8004784:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004788:	429a      	cmp	r2, r3
 800478a:	db02      	blt.n	8004792 <_printf_float+0x222>
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	07d8      	lsls	r0, r3, #31
 8004790:	d50f      	bpl.n	80047b2 <_printf_float+0x242>
 8004792:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004796:	4631      	mov	r1, r6
 8004798:	4628      	mov	r0, r5
 800479a:	47b8      	blx	r7
 800479c:	3001      	adds	r0, #1
 800479e:	f43f af42 	beq.w	8004626 <_printf_float+0xb6>
 80047a2:	f04f 0800 	mov.w	r8, #0
 80047a6:	f104 091a 	add.w	r9, r4, #26
 80047aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047ac:	3b01      	subs	r3, #1
 80047ae:	4543      	cmp	r3, r8
 80047b0:	dc09      	bgt.n	80047c6 <_printf_float+0x256>
 80047b2:	6823      	ldr	r3, [r4, #0]
 80047b4:	079b      	lsls	r3, r3, #30
 80047b6:	f100 8102 	bmi.w	80049be <_printf_float+0x44e>
 80047ba:	68e0      	ldr	r0, [r4, #12]
 80047bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047be:	4298      	cmp	r0, r3
 80047c0:	bfb8      	it	lt
 80047c2:	4618      	movlt	r0, r3
 80047c4:	e731      	b.n	800462a <_printf_float+0xba>
 80047c6:	2301      	movs	r3, #1
 80047c8:	464a      	mov	r2, r9
 80047ca:	4631      	mov	r1, r6
 80047cc:	4628      	mov	r0, r5
 80047ce:	47b8      	blx	r7
 80047d0:	3001      	adds	r0, #1
 80047d2:	f43f af28 	beq.w	8004626 <_printf_float+0xb6>
 80047d6:	f108 0801 	add.w	r8, r8, #1
 80047da:	e7e6      	b.n	80047aa <_printf_float+0x23a>
 80047dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047de:	2b00      	cmp	r3, #0
 80047e0:	dc38      	bgt.n	8004854 <_printf_float+0x2e4>
 80047e2:	2301      	movs	r3, #1
 80047e4:	4631      	mov	r1, r6
 80047e6:	4628      	mov	r0, r5
 80047e8:	4a19      	ldr	r2, [pc, #100]	; (8004850 <_printf_float+0x2e0>)
 80047ea:	47b8      	blx	r7
 80047ec:	3001      	adds	r0, #1
 80047ee:	f43f af1a 	beq.w	8004626 <_printf_float+0xb6>
 80047f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80047f6:	4313      	orrs	r3, r2
 80047f8:	d102      	bne.n	8004800 <_printf_float+0x290>
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	07d9      	lsls	r1, r3, #31
 80047fe:	d5d8      	bpl.n	80047b2 <_printf_float+0x242>
 8004800:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004804:	4631      	mov	r1, r6
 8004806:	4628      	mov	r0, r5
 8004808:	47b8      	blx	r7
 800480a:	3001      	adds	r0, #1
 800480c:	f43f af0b 	beq.w	8004626 <_printf_float+0xb6>
 8004810:	f04f 0900 	mov.w	r9, #0
 8004814:	f104 0a1a 	add.w	sl, r4, #26
 8004818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800481a:	425b      	negs	r3, r3
 800481c:	454b      	cmp	r3, r9
 800481e:	dc01      	bgt.n	8004824 <_printf_float+0x2b4>
 8004820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004822:	e794      	b.n	800474e <_printf_float+0x1de>
 8004824:	2301      	movs	r3, #1
 8004826:	4652      	mov	r2, sl
 8004828:	4631      	mov	r1, r6
 800482a:	4628      	mov	r0, r5
 800482c:	47b8      	blx	r7
 800482e:	3001      	adds	r0, #1
 8004830:	f43f aef9 	beq.w	8004626 <_printf_float+0xb6>
 8004834:	f109 0901 	add.w	r9, r9, #1
 8004838:	e7ee      	b.n	8004818 <_printf_float+0x2a8>
 800483a:	bf00      	nop
 800483c:	7fefffff 	.word	0x7fefffff
 8004840:	08008d3c 	.word	0x08008d3c
 8004844:	08008d40 	.word	0x08008d40
 8004848:	08008d48 	.word	0x08008d48
 800484c:	08008d44 	.word	0x08008d44
 8004850:	08008d4c 	.word	0x08008d4c
 8004854:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004856:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004858:	429a      	cmp	r2, r3
 800485a:	bfa8      	it	ge
 800485c:	461a      	movge	r2, r3
 800485e:	2a00      	cmp	r2, #0
 8004860:	4691      	mov	r9, r2
 8004862:	dc37      	bgt.n	80048d4 <_printf_float+0x364>
 8004864:	f04f 0b00 	mov.w	fp, #0
 8004868:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800486c:	f104 021a 	add.w	r2, r4, #26
 8004870:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004874:	ebaa 0309 	sub.w	r3, sl, r9
 8004878:	455b      	cmp	r3, fp
 800487a:	dc33      	bgt.n	80048e4 <_printf_float+0x374>
 800487c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004880:	429a      	cmp	r2, r3
 8004882:	db3b      	blt.n	80048fc <_printf_float+0x38c>
 8004884:	6823      	ldr	r3, [r4, #0]
 8004886:	07da      	lsls	r2, r3, #31
 8004888:	d438      	bmi.n	80048fc <_printf_float+0x38c>
 800488a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800488c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800488e:	eba3 020a 	sub.w	r2, r3, sl
 8004892:	eba3 0901 	sub.w	r9, r3, r1
 8004896:	4591      	cmp	r9, r2
 8004898:	bfa8      	it	ge
 800489a:	4691      	movge	r9, r2
 800489c:	f1b9 0f00 	cmp.w	r9, #0
 80048a0:	dc34      	bgt.n	800490c <_printf_float+0x39c>
 80048a2:	f04f 0800 	mov.w	r8, #0
 80048a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80048aa:	f104 0a1a 	add.w	sl, r4, #26
 80048ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80048b2:	1a9b      	subs	r3, r3, r2
 80048b4:	eba3 0309 	sub.w	r3, r3, r9
 80048b8:	4543      	cmp	r3, r8
 80048ba:	f77f af7a 	ble.w	80047b2 <_printf_float+0x242>
 80048be:	2301      	movs	r3, #1
 80048c0:	4652      	mov	r2, sl
 80048c2:	4631      	mov	r1, r6
 80048c4:	4628      	mov	r0, r5
 80048c6:	47b8      	blx	r7
 80048c8:	3001      	adds	r0, #1
 80048ca:	f43f aeac 	beq.w	8004626 <_printf_float+0xb6>
 80048ce:	f108 0801 	add.w	r8, r8, #1
 80048d2:	e7ec      	b.n	80048ae <_printf_float+0x33e>
 80048d4:	4613      	mov	r3, r2
 80048d6:	4631      	mov	r1, r6
 80048d8:	4642      	mov	r2, r8
 80048da:	4628      	mov	r0, r5
 80048dc:	47b8      	blx	r7
 80048de:	3001      	adds	r0, #1
 80048e0:	d1c0      	bne.n	8004864 <_printf_float+0x2f4>
 80048e2:	e6a0      	b.n	8004626 <_printf_float+0xb6>
 80048e4:	2301      	movs	r3, #1
 80048e6:	4631      	mov	r1, r6
 80048e8:	4628      	mov	r0, r5
 80048ea:	920b      	str	r2, [sp, #44]	; 0x2c
 80048ec:	47b8      	blx	r7
 80048ee:	3001      	adds	r0, #1
 80048f0:	f43f ae99 	beq.w	8004626 <_printf_float+0xb6>
 80048f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048f6:	f10b 0b01 	add.w	fp, fp, #1
 80048fa:	e7b9      	b.n	8004870 <_printf_float+0x300>
 80048fc:	4631      	mov	r1, r6
 80048fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004902:	4628      	mov	r0, r5
 8004904:	47b8      	blx	r7
 8004906:	3001      	adds	r0, #1
 8004908:	d1bf      	bne.n	800488a <_printf_float+0x31a>
 800490a:	e68c      	b.n	8004626 <_printf_float+0xb6>
 800490c:	464b      	mov	r3, r9
 800490e:	4631      	mov	r1, r6
 8004910:	4628      	mov	r0, r5
 8004912:	eb08 020a 	add.w	r2, r8, sl
 8004916:	47b8      	blx	r7
 8004918:	3001      	adds	r0, #1
 800491a:	d1c2      	bne.n	80048a2 <_printf_float+0x332>
 800491c:	e683      	b.n	8004626 <_printf_float+0xb6>
 800491e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004920:	2a01      	cmp	r2, #1
 8004922:	dc01      	bgt.n	8004928 <_printf_float+0x3b8>
 8004924:	07db      	lsls	r3, r3, #31
 8004926:	d537      	bpl.n	8004998 <_printf_float+0x428>
 8004928:	2301      	movs	r3, #1
 800492a:	4642      	mov	r2, r8
 800492c:	4631      	mov	r1, r6
 800492e:	4628      	mov	r0, r5
 8004930:	47b8      	blx	r7
 8004932:	3001      	adds	r0, #1
 8004934:	f43f ae77 	beq.w	8004626 <_printf_float+0xb6>
 8004938:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800493c:	4631      	mov	r1, r6
 800493e:	4628      	mov	r0, r5
 8004940:	47b8      	blx	r7
 8004942:	3001      	adds	r0, #1
 8004944:	f43f ae6f 	beq.w	8004626 <_printf_float+0xb6>
 8004948:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800494c:	2200      	movs	r2, #0
 800494e:	2300      	movs	r3, #0
 8004950:	f7fc f82a 	bl	80009a8 <__aeabi_dcmpeq>
 8004954:	b9d8      	cbnz	r0, 800498e <_printf_float+0x41e>
 8004956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004958:	f108 0201 	add.w	r2, r8, #1
 800495c:	3b01      	subs	r3, #1
 800495e:	4631      	mov	r1, r6
 8004960:	4628      	mov	r0, r5
 8004962:	47b8      	blx	r7
 8004964:	3001      	adds	r0, #1
 8004966:	d10e      	bne.n	8004986 <_printf_float+0x416>
 8004968:	e65d      	b.n	8004626 <_printf_float+0xb6>
 800496a:	2301      	movs	r3, #1
 800496c:	464a      	mov	r2, r9
 800496e:	4631      	mov	r1, r6
 8004970:	4628      	mov	r0, r5
 8004972:	47b8      	blx	r7
 8004974:	3001      	adds	r0, #1
 8004976:	f43f ae56 	beq.w	8004626 <_printf_float+0xb6>
 800497a:	f108 0801 	add.w	r8, r8, #1
 800497e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004980:	3b01      	subs	r3, #1
 8004982:	4543      	cmp	r3, r8
 8004984:	dcf1      	bgt.n	800496a <_printf_float+0x3fa>
 8004986:	4653      	mov	r3, sl
 8004988:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800498c:	e6e0      	b.n	8004750 <_printf_float+0x1e0>
 800498e:	f04f 0800 	mov.w	r8, #0
 8004992:	f104 091a 	add.w	r9, r4, #26
 8004996:	e7f2      	b.n	800497e <_printf_float+0x40e>
 8004998:	2301      	movs	r3, #1
 800499a:	4642      	mov	r2, r8
 800499c:	e7df      	b.n	800495e <_printf_float+0x3ee>
 800499e:	2301      	movs	r3, #1
 80049a0:	464a      	mov	r2, r9
 80049a2:	4631      	mov	r1, r6
 80049a4:	4628      	mov	r0, r5
 80049a6:	47b8      	blx	r7
 80049a8:	3001      	adds	r0, #1
 80049aa:	f43f ae3c 	beq.w	8004626 <_printf_float+0xb6>
 80049ae:	f108 0801 	add.w	r8, r8, #1
 80049b2:	68e3      	ldr	r3, [r4, #12]
 80049b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80049b6:	1a5b      	subs	r3, r3, r1
 80049b8:	4543      	cmp	r3, r8
 80049ba:	dcf0      	bgt.n	800499e <_printf_float+0x42e>
 80049bc:	e6fd      	b.n	80047ba <_printf_float+0x24a>
 80049be:	f04f 0800 	mov.w	r8, #0
 80049c2:	f104 0919 	add.w	r9, r4, #25
 80049c6:	e7f4      	b.n	80049b2 <_printf_float+0x442>

080049c8 <_printf_common>:
 80049c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049cc:	4616      	mov	r6, r2
 80049ce:	4699      	mov	r9, r3
 80049d0:	688a      	ldr	r2, [r1, #8]
 80049d2:	690b      	ldr	r3, [r1, #16]
 80049d4:	4607      	mov	r7, r0
 80049d6:	4293      	cmp	r3, r2
 80049d8:	bfb8      	it	lt
 80049da:	4613      	movlt	r3, r2
 80049dc:	6033      	str	r3, [r6, #0]
 80049de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049e2:	460c      	mov	r4, r1
 80049e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049e8:	b10a      	cbz	r2, 80049ee <_printf_common+0x26>
 80049ea:	3301      	adds	r3, #1
 80049ec:	6033      	str	r3, [r6, #0]
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	0699      	lsls	r1, r3, #26
 80049f2:	bf42      	ittt	mi
 80049f4:	6833      	ldrmi	r3, [r6, #0]
 80049f6:	3302      	addmi	r3, #2
 80049f8:	6033      	strmi	r3, [r6, #0]
 80049fa:	6825      	ldr	r5, [r4, #0]
 80049fc:	f015 0506 	ands.w	r5, r5, #6
 8004a00:	d106      	bne.n	8004a10 <_printf_common+0x48>
 8004a02:	f104 0a19 	add.w	sl, r4, #25
 8004a06:	68e3      	ldr	r3, [r4, #12]
 8004a08:	6832      	ldr	r2, [r6, #0]
 8004a0a:	1a9b      	subs	r3, r3, r2
 8004a0c:	42ab      	cmp	r3, r5
 8004a0e:	dc28      	bgt.n	8004a62 <_printf_common+0x9a>
 8004a10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a14:	1e13      	subs	r3, r2, #0
 8004a16:	6822      	ldr	r2, [r4, #0]
 8004a18:	bf18      	it	ne
 8004a1a:	2301      	movne	r3, #1
 8004a1c:	0692      	lsls	r2, r2, #26
 8004a1e:	d42d      	bmi.n	8004a7c <_printf_common+0xb4>
 8004a20:	4649      	mov	r1, r9
 8004a22:	4638      	mov	r0, r7
 8004a24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a28:	47c0      	blx	r8
 8004a2a:	3001      	adds	r0, #1
 8004a2c:	d020      	beq.n	8004a70 <_printf_common+0xa8>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	68e5      	ldr	r5, [r4, #12]
 8004a32:	f003 0306 	and.w	r3, r3, #6
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	bf18      	it	ne
 8004a3a:	2500      	movne	r5, #0
 8004a3c:	6832      	ldr	r2, [r6, #0]
 8004a3e:	f04f 0600 	mov.w	r6, #0
 8004a42:	68a3      	ldr	r3, [r4, #8]
 8004a44:	bf08      	it	eq
 8004a46:	1aad      	subeq	r5, r5, r2
 8004a48:	6922      	ldr	r2, [r4, #16]
 8004a4a:	bf08      	it	eq
 8004a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a50:	4293      	cmp	r3, r2
 8004a52:	bfc4      	itt	gt
 8004a54:	1a9b      	subgt	r3, r3, r2
 8004a56:	18ed      	addgt	r5, r5, r3
 8004a58:	341a      	adds	r4, #26
 8004a5a:	42b5      	cmp	r5, r6
 8004a5c:	d11a      	bne.n	8004a94 <_printf_common+0xcc>
 8004a5e:	2000      	movs	r0, #0
 8004a60:	e008      	b.n	8004a74 <_printf_common+0xac>
 8004a62:	2301      	movs	r3, #1
 8004a64:	4652      	mov	r2, sl
 8004a66:	4649      	mov	r1, r9
 8004a68:	4638      	mov	r0, r7
 8004a6a:	47c0      	blx	r8
 8004a6c:	3001      	adds	r0, #1
 8004a6e:	d103      	bne.n	8004a78 <_printf_common+0xb0>
 8004a70:	f04f 30ff 	mov.w	r0, #4294967295
 8004a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a78:	3501      	adds	r5, #1
 8004a7a:	e7c4      	b.n	8004a06 <_printf_common+0x3e>
 8004a7c:	2030      	movs	r0, #48	; 0x30
 8004a7e:	18e1      	adds	r1, r4, r3
 8004a80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a8a:	4422      	add	r2, r4
 8004a8c:	3302      	adds	r3, #2
 8004a8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a92:	e7c5      	b.n	8004a20 <_printf_common+0x58>
 8004a94:	2301      	movs	r3, #1
 8004a96:	4622      	mov	r2, r4
 8004a98:	4649      	mov	r1, r9
 8004a9a:	4638      	mov	r0, r7
 8004a9c:	47c0      	blx	r8
 8004a9e:	3001      	adds	r0, #1
 8004aa0:	d0e6      	beq.n	8004a70 <_printf_common+0xa8>
 8004aa2:	3601      	adds	r6, #1
 8004aa4:	e7d9      	b.n	8004a5a <_printf_common+0x92>
	...

08004aa8 <_printf_i>:
 8004aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004aac:	7e0f      	ldrb	r7, [r1, #24]
 8004aae:	4691      	mov	r9, r2
 8004ab0:	2f78      	cmp	r7, #120	; 0x78
 8004ab2:	4680      	mov	r8, r0
 8004ab4:	460c      	mov	r4, r1
 8004ab6:	469a      	mov	sl, r3
 8004ab8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004aba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004abe:	d807      	bhi.n	8004ad0 <_printf_i+0x28>
 8004ac0:	2f62      	cmp	r7, #98	; 0x62
 8004ac2:	d80a      	bhi.n	8004ada <_printf_i+0x32>
 8004ac4:	2f00      	cmp	r7, #0
 8004ac6:	f000 80d9 	beq.w	8004c7c <_printf_i+0x1d4>
 8004aca:	2f58      	cmp	r7, #88	; 0x58
 8004acc:	f000 80a4 	beq.w	8004c18 <_printf_i+0x170>
 8004ad0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ad4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ad8:	e03a      	b.n	8004b50 <_printf_i+0xa8>
 8004ada:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ade:	2b15      	cmp	r3, #21
 8004ae0:	d8f6      	bhi.n	8004ad0 <_printf_i+0x28>
 8004ae2:	a101      	add	r1, pc, #4	; (adr r1, 8004ae8 <_printf_i+0x40>)
 8004ae4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ae8:	08004b41 	.word	0x08004b41
 8004aec:	08004b55 	.word	0x08004b55
 8004af0:	08004ad1 	.word	0x08004ad1
 8004af4:	08004ad1 	.word	0x08004ad1
 8004af8:	08004ad1 	.word	0x08004ad1
 8004afc:	08004ad1 	.word	0x08004ad1
 8004b00:	08004b55 	.word	0x08004b55
 8004b04:	08004ad1 	.word	0x08004ad1
 8004b08:	08004ad1 	.word	0x08004ad1
 8004b0c:	08004ad1 	.word	0x08004ad1
 8004b10:	08004ad1 	.word	0x08004ad1
 8004b14:	08004c63 	.word	0x08004c63
 8004b18:	08004b85 	.word	0x08004b85
 8004b1c:	08004c45 	.word	0x08004c45
 8004b20:	08004ad1 	.word	0x08004ad1
 8004b24:	08004ad1 	.word	0x08004ad1
 8004b28:	08004c85 	.word	0x08004c85
 8004b2c:	08004ad1 	.word	0x08004ad1
 8004b30:	08004b85 	.word	0x08004b85
 8004b34:	08004ad1 	.word	0x08004ad1
 8004b38:	08004ad1 	.word	0x08004ad1
 8004b3c:	08004c4d 	.word	0x08004c4d
 8004b40:	682b      	ldr	r3, [r5, #0]
 8004b42:	1d1a      	adds	r2, r3, #4
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	602a      	str	r2, [r5, #0]
 8004b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b50:	2301      	movs	r3, #1
 8004b52:	e0a4      	b.n	8004c9e <_printf_i+0x1f6>
 8004b54:	6820      	ldr	r0, [r4, #0]
 8004b56:	6829      	ldr	r1, [r5, #0]
 8004b58:	0606      	lsls	r6, r0, #24
 8004b5a:	f101 0304 	add.w	r3, r1, #4
 8004b5e:	d50a      	bpl.n	8004b76 <_printf_i+0xce>
 8004b60:	680e      	ldr	r6, [r1, #0]
 8004b62:	602b      	str	r3, [r5, #0]
 8004b64:	2e00      	cmp	r6, #0
 8004b66:	da03      	bge.n	8004b70 <_printf_i+0xc8>
 8004b68:	232d      	movs	r3, #45	; 0x2d
 8004b6a:	4276      	negs	r6, r6
 8004b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b70:	230a      	movs	r3, #10
 8004b72:	485e      	ldr	r0, [pc, #376]	; (8004cec <_printf_i+0x244>)
 8004b74:	e019      	b.n	8004baa <_printf_i+0x102>
 8004b76:	680e      	ldr	r6, [r1, #0]
 8004b78:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b7c:	602b      	str	r3, [r5, #0]
 8004b7e:	bf18      	it	ne
 8004b80:	b236      	sxthne	r6, r6
 8004b82:	e7ef      	b.n	8004b64 <_printf_i+0xbc>
 8004b84:	682b      	ldr	r3, [r5, #0]
 8004b86:	6820      	ldr	r0, [r4, #0]
 8004b88:	1d19      	adds	r1, r3, #4
 8004b8a:	6029      	str	r1, [r5, #0]
 8004b8c:	0601      	lsls	r1, r0, #24
 8004b8e:	d501      	bpl.n	8004b94 <_printf_i+0xec>
 8004b90:	681e      	ldr	r6, [r3, #0]
 8004b92:	e002      	b.n	8004b9a <_printf_i+0xf2>
 8004b94:	0646      	lsls	r6, r0, #25
 8004b96:	d5fb      	bpl.n	8004b90 <_printf_i+0xe8>
 8004b98:	881e      	ldrh	r6, [r3, #0]
 8004b9a:	2f6f      	cmp	r7, #111	; 0x6f
 8004b9c:	bf0c      	ite	eq
 8004b9e:	2308      	moveq	r3, #8
 8004ba0:	230a      	movne	r3, #10
 8004ba2:	4852      	ldr	r0, [pc, #328]	; (8004cec <_printf_i+0x244>)
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004baa:	6865      	ldr	r5, [r4, #4]
 8004bac:	2d00      	cmp	r5, #0
 8004bae:	bfa8      	it	ge
 8004bb0:	6821      	ldrge	r1, [r4, #0]
 8004bb2:	60a5      	str	r5, [r4, #8]
 8004bb4:	bfa4      	itt	ge
 8004bb6:	f021 0104 	bicge.w	r1, r1, #4
 8004bba:	6021      	strge	r1, [r4, #0]
 8004bbc:	b90e      	cbnz	r6, 8004bc2 <_printf_i+0x11a>
 8004bbe:	2d00      	cmp	r5, #0
 8004bc0:	d04d      	beq.n	8004c5e <_printf_i+0x1b6>
 8004bc2:	4615      	mov	r5, r2
 8004bc4:	fbb6 f1f3 	udiv	r1, r6, r3
 8004bc8:	fb03 6711 	mls	r7, r3, r1, r6
 8004bcc:	5dc7      	ldrb	r7, [r0, r7]
 8004bce:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004bd2:	4637      	mov	r7, r6
 8004bd4:	42bb      	cmp	r3, r7
 8004bd6:	460e      	mov	r6, r1
 8004bd8:	d9f4      	bls.n	8004bc4 <_printf_i+0x11c>
 8004bda:	2b08      	cmp	r3, #8
 8004bdc:	d10b      	bne.n	8004bf6 <_printf_i+0x14e>
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	07de      	lsls	r6, r3, #31
 8004be2:	d508      	bpl.n	8004bf6 <_printf_i+0x14e>
 8004be4:	6923      	ldr	r3, [r4, #16]
 8004be6:	6861      	ldr	r1, [r4, #4]
 8004be8:	4299      	cmp	r1, r3
 8004bea:	bfde      	ittt	le
 8004bec:	2330      	movle	r3, #48	; 0x30
 8004bee:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bf2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004bf6:	1b52      	subs	r2, r2, r5
 8004bf8:	6122      	str	r2, [r4, #16]
 8004bfa:	464b      	mov	r3, r9
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	4640      	mov	r0, r8
 8004c00:	f8cd a000 	str.w	sl, [sp]
 8004c04:	aa03      	add	r2, sp, #12
 8004c06:	f7ff fedf 	bl	80049c8 <_printf_common>
 8004c0a:	3001      	adds	r0, #1
 8004c0c:	d14c      	bne.n	8004ca8 <_printf_i+0x200>
 8004c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c12:	b004      	add	sp, #16
 8004c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c18:	4834      	ldr	r0, [pc, #208]	; (8004cec <_printf_i+0x244>)
 8004c1a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004c1e:	6829      	ldr	r1, [r5, #0]
 8004c20:	6823      	ldr	r3, [r4, #0]
 8004c22:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c26:	6029      	str	r1, [r5, #0]
 8004c28:	061d      	lsls	r5, r3, #24
 8004c2a:	d514      	bpl.n	8004c56 <_printf_i+0x1ae>
 8004c2c:	07df      	lsls	r7, r3, #31
 8004c2e:	bf44      	itt	mi
 8004c30:	f043 0320 	orrmi.w	r3, r3, #32
 8004c34:	6023      	strmi	r3, [r4, #0]
 8004c36:	b91e      	cbnz	r6, 8004c40 <_printf_i+0x198>
 8004c38:	6823      	ldr	r3, [r4, #0]
 8004c3a:	f023 0320 	bic.w	r3, r3, #32
 8004c3e:	6023      	str	r3, [r4, #0]
 8004c40:	2310      	movs	r3, #16
 8004c42:	e7af      	b.n	8004ba4 <_printf_i+0xfc>
 8004c44:	6823      	ldr	r3, [r4, #0]
 8004c46:	f043 0320 	orr.w	r3, r3, #32
 8004c4a:	6023      	str	r3, [r4, #0]
 8004c4c:	2378      	movs	r3, #120	; 0x78
 8004c4e:	4828      	ldr	r0, [pc, #160]	; (8004cf0 <_printf_i+0x248>)
 8004c50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c54:	e7e3      	b.n	8004c1e <_printf_i+0x176>
 8004c56:	0659      	lsls	r1, r3, #25
 8004c58:	bf48      	it	mi
 8004c5a:	b2b6      	uxthmi	r6, r6
 8004c5c:	e7e6      	b.n	8004c2c <_printf_i+0x184>
 8004c5e:	4615      	mov	r5, r2
 8004c60:	e7bb      	b.n	8004bda <_printf_i+0x132>
 8004c62:	682b      	ldr	r3, [r5, #0]
 8004c64:	6826      	ldr	r6, [r4, #0]
 8004c66:	1d18      	adds	r0, r3, #4
 8004c68:	6961      	ldr	r1, [r4, #20]
 8004c6a:	6028      	str	r0, [r5, #0]
 8004c6c:	0635      	lsls	r5, r6, #24
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	d501      	bpl.n	8004c76 <_printf_i+0x1ce>
 8004c72:	6019      	str	r1, [r3, #0]
 8004c74:	e002      	b.n	8004c7c <_printf_i+0x1d4>
 8004c76:	0670      	lsls	r0, r6, #25
 8004c78:	d5fb      	bpl.n	8004c72 <_printf_i+0x1ca>
 8004c7a:	8019      	strh	r1, [r3, #0]
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	4615      	mov	r5, r2
 8004c80:	6123      	str	r3, [r4, #16]
 8004c82:	e7ba      	b.n	8004bfa <_printf_i+0x152>
 8004c84:	682b      	ldr	r3, [r5, #0]
 8004c86:	2100      	movs	r1, #0
 8004c88:	1d1a      	adds	r2, r3, #4
 8004c8a:	602a      	str	r2, [r5, #0]
 8004c8c:	681d      	ldr	r5, [r3, #0]
 8004c8e:	6862      	ldr	r2, [r4, #4]
 8004c90:	4628      	mov	r0, r5
 8004c92:	f002 faef 	bl	8007274 <memchr>
 8004c96:	b108      	cbz	r0, 8004c9c <_printf_i+0x1f4>
 8004c98:	1b40      	subs	r0, r0, r5
 8004c9a:	6060      	str	r0, [r4, #4]
 8004c9c:	6863      	ldr	r3, [r4, #4]
 8004c9e:	6123      	str	r3, [r4, #16]
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ca6:	e7a8      	b.n	8004bfa <_printf_i+0x152>
 8004ca8:	462a      	mov	r2, r5
 8004caa:	4649      	mov	r1, r9
 8004cac:	4640      	mov	r0, r8
 8004cae:	6923      	ldr	r3, [r4, #16]
 8004cb0:	47d0      	blx	sl
 8004cb2:	3001      	adds	r0, #1
 8004cb4:	d0ab      	beq.n	8004c0e <_printf_i+0x166>
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	079b      	lsls	r3, r3, #30
 8004cba:	d413      	bmi.n	8004ce4 <_printf_i+0x23c>
 8004cbc:	68e0      	ldr	r0, [r4, #12]
 8004cbe:	9b03      	ldr	r3, [sp, #12]
 8004cc0:	4298      	cmp	r0, r3
 8004cc2:	bfb8      	it	lt
 8004cc4:	4618      	movlt	r0, r3
 8004cc6:	e7a4      	b.n	8004c12 <_printf_i+0x16a>
 8004cc8:	2301      	movs	r3, #1
 8004cca:	4632      	mov	r2, r6
 8004ccc:	4649      	mov	r1, r9
 8004cce:	4640      	mov	r0, r8
 8004cd0:	47d0      	blx	sl
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	d09b      	beq.n	8004c0e <_printf_i+0x166>
 8004cd6:	3501      	adds	r5, #1
 8004cd8:	68e3      	ldr	r3, [r4, #12]
 8004cda:	9903      	ldr	r1, [sp, #12]
 8004cdc:	1a5b      	subs	r3, r3, r1
 8004cde:	42ab      	cmp	r3, r5
 8004ce0:	dcf2      	bgt.n	8004cc8 <_printf_i+0x220>
 8004ce2:	e7eb      	b.n	8004cbc <_printf_i+0x214>
 8004ce4:	2500      	movs	r5, #0
 8004ce6:	f104 0619 	add.w	r6, r4, #25
 8004cea:	e7f5      	b.n	8004cd8 <_printf_i+0x230>
 8004cec:	08008d4e 	.word	0x08008d4e
 8004cf0:	08008d5f 	.word	0x08008d5f

08004cf4 <_scanf_float>:
 8004cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cf8:	b087      	sub	sp, #28
 8004cfa:	9303      	str	r3, [sp, #12]
 8004cfc:	688b      	ldr	r3, [r1, #8]
 8004cfe:	4617      	mov	r7, r2
 8004d00:	1e5a      	subs	r2, r3, #1
 8004d02:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004d06:	bf85      	ittet	hi
 8004d08:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004d0c:	195b      	addhi	r3, r3, r5
 8004d0e:	2300      	movls	r3, #0
 8004d10:	9302      	strhi	r3, [sp, #8]
 8004d12:	bf88      	it	hi
 8004d14:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004d18:	468b      	mov	fp, r1
 8004d1a:	f04f 0500 	mov.w	r5, #0
 8004d1e:	bf8c      	ite	hi
 8004d20:	608b      	strhi	r3, [r1, #8]
 8004d22:	9302      	strls	r3, [sp, #8]
 8004d24:	680b      	ldr	r3, [r1, #0]
 8004d26:	4680      	mov	r8, r0
 8004d28:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004d2c:	f84b 3b1c 	str.w	r3, [fp], #28
 8004d30:	460c      	mov	r4, r1
 8004d32:	465e      	mov	r6, fp
 8004d34:	46aa      	mov	sl, r5
 8004d36:	46a9      	mov	r9, r5
 8004d38:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004d3c:	9501      	str	r5, [sp, #4]
 8004d3e:	68a2      	ldr	r2, [r4, #8]
 8004d40:	b152      	cbz	r2, 8004d58 <_scanf_float+0x64>
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	2b4e      	cmp	r3, #78	; 0x4e
 8004d48:	d864      	bhi.n	8004e14 <_scanf_float+0x120>
 8004d4a:	2b40      	cmp	r3, #64	; 0x40
 8004d4c:	d83c      	bhi.n	8004dc8 <_scanf_float+0xd4>
 8004d4e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004d52:	b2c8      	uxtb	r0, r1
 8004d54:	280e      	cmp	r0, #14
 8004d56:	d93a      	bls.n	8004dce <_scanf_float+0xda>
 8004d58:	f1b9 0f00 	cmp.w	r9, #0
 8004d5c:	d003      	beq.n	8004d66 <_scanf_float+0x72>
 8004d5e:	6823      	ldr	r3, [r4, #0]
 8004d60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d64:	6023      	str	r3, [r4, #0]
 8004d66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d6a:	f1ba 0f01 	cmp.w	sl, #1
 8004d6e:	f200 8113 	bhi.w	8004f98 <_scanf_float+0x2a4>
 8004d72:	455e      	cmp	r6, fp
 8004d74:	f200 8105 	bhi.w	8004f82 <_scanf_float+0x28e>
 8004d78:	2501      	movs	r5, #1
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	b007      	add	sp, #28
 8004d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d82:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004d86:	2a0d      	cmp	r2, #13
 8004d88:	d8e6      	bhi.n	8004d58 <_scanf_float+0x64>
 8004d8a:	a101      	add	r1, pc, #4	; (adr r1, 8004d90 <_scanf_float+0x9c>)
 8004d8c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004d90:	08004ecf 	.word	0x08004ecf
 8004d94:	08004d59 	.word	0x08004d59
 8004d98:	08004d59 	.word	0x08004d59
 8004d9c:	08004d59 	.word	0x08004d59
 8004da0:	08004f2f 	.word	0x08004f2f
 8004da4:	08004f07 	.word	0x08004f07
 8004da8:	08004d59 	.word	0x08004d59
 8004dac:	08004d59 	.word	0x08004d59
 8004db0:	08004edd 	.word	0x08004edd
 8004db4:	08004d59 	.word	0x08004d59
 8004db8:	08004d59 	.word	0x08004d59
 8004dbc:	08004d59 	.word	0x08004d59
 8004dc0:	08004d59 	.word	0x08004d59
 8004dc4:	08004e95 	.word	0x08004e95
 8004dc8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004dcc:	e7db      	b.n	8004d86 <_scanf_float+0x92>
 8004dce:	290e      	cmp	r1, #14
 8004dd0:	d8c2      	bhi.n	8004d58 <_scanf_float+0x64>
 8004dd2:	a001      	add	r0, pc, #4	; (adr r0, 8004dd8 <_scanf_float+0xe4>)
 8004dd4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004dd8:	08004e87 	.word	0x08004e87
 8004ddc:	08004d59 	.word	0x08004d59
 8004de0:	08004e87 	.word	0x08004e87
 8004de4:	08004f1b 	.word	0x08004f1b
 8004de8:	08004d59 	.word	0x08004d59
 8004dec:	08004e35 	.word	0x08004e35
 8004df0:	08004e71 	.word	0x08004e71
 8004df4:	08004e71 	.word	0x08004e71
 8004df8:	08004e71 	.word	0x08004e71
 8004dfc:	08004e71 	.word	0x08004e71
 8004e00:	08004e71 	.word	0x08004e71
 8004e04:	08004e71 	.word	0x08004e71
 8004e08:	08004e71 	.word	0x08004e71
 8004e0c:	08004e71 	.word	0x08004e71
 8004e10:	08004e71 	.word	0x08004e71
 8004e14:	2b6e      	cmp	r3, #110	; 0x6e
 8004e16:	d809      	bhi.n	8004e2c <_scanf_float+0x138>
 8004e18:	2b60      	cmp	r3, #96	; 0x60
 8004e1a:	d8b2      	bhi.n	8004d82 <_scanf_float+0x8e>
 8004e1c:	2b54      	cmp	r3, #84	; 0x54
 8004e1e:	d077      	beq.n	8004f10 <_scanf_float+0x21c>
 8004e20:	2b59      	cmp	r3, #89	; 0x59
 8004e22:	d199      	bne.n	8004d58 <_scanf_float+0x64>
 8004e24:	2d07      	cmp	r5, #7
 8004e26:	d197      	bne.n	8004d58 <_scanf_float+0x64>
 8004e28:	2508      	movs	r5, #8
 8004e2a:	e029      	b.n	8004e80 <_scanf_float+0x18c>
 8004e2c:	2b74      	cmp	r3, #116	; 0x74
 8004e2e:	d06f      	beq.n	8004f10 <_scanf_float+0x21c>
 8004e30:	2b79      	cmp	r3, #121	; 0x79
 8004e32:	e7f6      	b.n	8004e22 <_scanf_float+0x12e>
 8004e34:	6821      	ldr	r1, [r4, #0]
 8004e36:	05c8      	lsls	r0, r1, #23
 8004e38:	d51a      	bpl.n	8004e70 <_scanf_float+0x17c>
 8004e3a:	9b02      	ldr	r3, [sp, #8]
 8004e3c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004e40:	6021      	str	r1, [r4, #0]
 8004e42:	f109 0901 	add.w	r9, r9, #1
 8004e46:	b11b      	cbz	r3, 8004e50 <_scanf_float+0x15c>
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	3201      	adds	r2, #1
 8004e4c:	9302      	str	r3, [sp, #8]
 8004e4e:	60a2      	str	r2, [r4, #8]
 8004e50:	68a3      	ldr	r3, [r4, #8]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	60a3      	str	r3, [r4, #8]
 8004e56:	6923      	ldr	r3, [r4, #16]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	6123      	str	r3, [r4, #16]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	607b      	str	r3, [r7, #4]
 8004e64:	f340 8084 	ble.w	8004f70 <_scanf_float+0x27c>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	603b      	str	r3, [r7, #0]
 8004e6e:	e766      	b.n	8004d3e <_scanf_float+0x4a>
 8004e70:	eb1a 0f05 	cmn.w	sl, r5
 8004e74:	f47f af70 	bne.w	8004d58 <_scanf_float+0x64>
 8004e78:	6822      	ldr	r2, [r4, #0]
 8004e7a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004e7e:	6022      	str	r2, [r4, #0]
 8004e80:	f806 3b01 	strb.w	r3, [r6], #1
 8004e84:	e7e4      	b.n	8004e50 <_scanf_float+0x15c>
 8004e86:	6822      	ldr	r2, [r4, #0]
 8004e88:	0610      	lsls	r0, r2, #24
 8004e8a:	f57f af65 	bpl.w	8004d58 <_scanf_float+0x64>
 8004e8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e92:	e7f4      	b.n	8004e7e <_scanf_float+0x18a>
 8004e94:	f1ba 0f00 	cmp.w	sl, #0
 8004e98:	d10e      	bne.n	8004eb8 <_scanf_float+0x1c4>
 8004e9a:	f1b9 0f00 	cmp.w	r9, #0
 8004e9e:	d10e      	bne.n	8004ebe <_scanf_float+0x1ca>
 8004ea0:	6822      	ldr	r2, [r4, #0]
 8004ea2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004ea6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004eaa:	d108      	bne.n	8004ebe <_scanf_float+0x1ca>
 8004eac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004eb0:	f04f 0a01 	mov.w	sl, #1
 8004eb4:	6022      	str	r2, [r4, #0]
 8004eb6:	e7e3      	b.n	8004e80 <_scanf_float+0x18c>
 8004eb8:	f1ba 0f02 	cmp.w	sl, #2
 8004ebc:	d055      	beq.n	8004f6a <_scanf_float+0x276>
 8004ebe:	2d01      	cmp	r5, #1
 8004ec0:	d002      	beq.n	8004ec8 <_scanf_float+0x1d4>
 8004ec2:	2d04      	cmp	r5, #4
 8004ec4:	f47f af48 	bne.w	8004d58 <_scanf_float+0x64>
 8004ec8:	3501      	adds	r5, #1
 8004eca:	b2ed      	uxtb	r5, r5
 8004ecc:	e7d8      	b.n	8004e80 <_scanf_float+0x18c>
 8004ece:	f1ba 0f01 	cmp.w	sl, #1
 8004ed2:	f47f af41 	bne.w	8004d58 <_scanf_float+0x64>
 8004ed6:	f04f 0a02 	mov.w	sl, #2
 8004eda:	e7d1      	b.n	8004e80 <_scanf_float+0x18c>
 8004edc:	b97d      	cbnz	r5, 8004efe <_scanf_float+0x20a>
 8004ede:	f1b9 0f00 	cmp.w	r9, #0
 8004ee2:	f47f af3c 	bne.w	8004d5e <_scanf_float+0x6a>
 8004ee6:	6822      	ldr	r2, [r4, #0]
 8004ee8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004eec:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004ef0:	f47f af39 	bne.w	8004d66 <_scanf_float+0x72>
 8004ef4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004ef8:	2501      	movs	r5, #1
 8004efa:	6022      	str	r2, [r4, #0]
 8004efc:	e7c0      	b.n	8004e80 <_scanf_float+0x18c>
 8004efe:	2d03      	cmp	r5, #3
 8004f00:	d0e2      	beq.n	8004ec8 <_scanf_float+0x1d4>
 8004f02:	2d05      	cmp	r5, #5
 8004f04:	e7de      	b.n	8004ec4 <_scanf_float+0x1d0>
 8004f06:	2d02      	cmp	r5, #2
 8004f08:	f47f af26 	bne.w	8004d58 <_scanf_float+0x64>
 8004f0c:	2503      	movs	r5, #3
 8004f0e:	e7b7      	b.n	8004e80 <_scanf_float+0x18c>
 8004f10:	2d06      	cmp	r5, #6
 8004f12:	f47f af21 	bne.w	8004d58 <_scanf_float+0x64>
 8004f16:	2507      	movs	r5, #7
 8004f18:	e7b2      	b.n	8004e80 <_scanf_float+0x18c>
 8004f1a:	6822      	ldr	r2, [r4, #0]
 8004f1c:	0591      	lsls	r1, r2, #22
 8004f1e:	f57f af1b 	bpl.w	8004d58 <_scanf_float+0x64>
 8004f22:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004f26:	6022      	str	r2, [r4, #0]
 8004f28:	f8cd 9004 	str.w	r9, [sp, #4]
 8004f2c:	e7a8      	b.n	8004e80 <_scanf_float+0x18c>
 8004f2e:	6822      	ldr	r2, [r4, #0]
 8004f30:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004f34:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004f38:	d006      	beq.n	8004f48 <_scanf_float+0x254>
 8004f3a:	0550      	lsls	r0, r2, #21
 8004f3c:	f57f af0c 	bpl.w	8004d58 <_scanf_float+0x64>
 8004f40:	f1b9 0f00 	cmp.w	r9, #0
 8004f44:	f43f af0f 	beq.w	8004d66 <_scanf_float+0x72>
 8004f48:	0591      	lsls	r1, r2, #22
 8004f4a:	bf58      	it	pl
 8004f4c:	9901      	ldrpl	r1, [sp, #4]
 8004f4e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004f52:	bf58      	it	pl
 8004f54:	eba9 0101 	subpl.w	r1, r9, r1
 8004f58:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004f5c:	f04f 0900 	mov.w	r9, #0
 8004f60:	bf58      	it	pl
 8004f62:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004f66:	6022      	str	r2, [r4, #0]
 8004f68:	e78a      	b.n	8004e80 <_scanf_float+0x18c>
 8004f6a:	f04f 0a03 	mov.w	sl, #3
 8004f6e:	e787      	b.n	8004e80 <_scanf_float+0x18c>
 8004f70:	4639      	mov	r1, r7
 8004f72:	4640      	mov	r0, r8
 8004f74:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004f78:	4798      	blx	r3
 8004f7a:	2800      	cmp	r0, #0
 8004f7c:	f43f aedf 	beq.w	8004d3e <_scanf_float+0x4a>
 8004f80:	e6ea      	b.n	8004d58 <_scanf_float+0x64>
 8004f82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f86:	463a      	mov	r2, r7
 8004f88:	4640      	mov	r0, r8
 8004f8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f8e:	4798      	blx	r3
 8004f90:	6923      	ldr	r3, [r4, #16]
 8004f92:	3b01      	subs	r3, #1
 8004f94:	6123      	str	r3, [r4, #16]
 8004f96:	e6ec      	b.n	8004d72 <_scanf_float+0x7e>
 8004f98:	1e6b      	subs	r3, r5, #1
 8004f9a:	2b06      	cmp	r3, #6
 8004f9c:	d825      	bhi.n	8004fea <_scanf_float+0x2f6>
 8004f9e:	2d02      	cmp	r5, #2
 8004fa0:	d836      	bhi.n	8005010 <_scanf_float+0x31c>
 8004fa2:	455e      	cmp	r6, fp
 8004fa4:	f67f aee8 	bls.w	8004d78 <_scanf_float+0x84>
 8004fa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fac:	463a      	mov	r2, r7
 8004fae:	4640      	mov	r0, r8
 8004fb0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004fb4:	4798      	blx	r3
 8004fb6:	6923      	ldr	r3, [r4, #16]
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	6123      	str	r3, [r4, #16]
 8004fbc:	e7f1      	b.n	8004fa2 <_scanf_float+0x2ae>
 8004fbe:	9802      	ldr	r0, [sp, #8]
 8004fc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fc4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004fc8:	463a      	mov	r2, r7
 8004fca:	9002      	str	r0, [sp, #8]
 8004fcc:	4640      	mov	r0, r8
 8004fce:	4798      	blx	r3
 8004fd0:	6923      	ldr	r3, [r4, #16]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	6123      	str	r3, [r4, #16]
 8004fd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fda:	fa5f fa8a 	uxtb.w	sl, sl
 8004fde:	f1ba 0f02 	cmp.w	sl, #2
 8004fe2:	d1ec      	bne.n	8004fbe <_scanf_float+0x2ca>
 8004fe4:	3d03      	subs	r5, #3
 8004fe6:	b2ed      	uxtb	r5, r5
 8004fe8:	1b76      	subs	r6, r6, r5
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	05da      	lsls	r2, r3, #23
 8004fee:	d52f      	bpl.n	8005050 <_scanf_float+0x35c>
 8004ff0:	055b      	lsls	r3, r3, #21
 8004ff2:	d510      	bpl.n	8005016 <_scanf_float+0x322>
 8004ff4:	455e      	cmp	r6, fp
 8004ff6:	f67f aebf 	bls.w	8004d78 <_scanf_float+0x84>
 8004ffa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ffe:	463a      	mov	r2, r7
 8005000:	4640      	mov	r0, r8
 8005002:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005006:	4798      	blx	r3
 8005008:	6923      	ldr	r3, [r4, #16]
 800500a:	3b01      	subs	r3, #1
 800500c:	6123      	str	r3, [r4, #16]
 800500e:	e7f1      	b.n	8004ff4 <_scanf_float+0x300>
 8005010:	46aa      	mov	sl, r5
 8005012:	9602      	str	r6, [sp, #8]
 8005014:	e7df      	b.n	8004fd6 <_scanf_float+0x2e2>
 8005016:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800501a:	6923      	ldr	r3, [r4, #16]
 800501c:	2965      	cmp	r1, #101	; 0x65
 800501e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005022:	f106 35ff 	add.w	r5, r6, #4294967295
 8005026:	6123      	str	r3, [r4, #16]
 8005028:	d00c      	beq.n	8005044 <_scanf_float+0x350>
 800502a:	2945      	cmp	r1, #69	; 0x45
 800502c:	d00a      	beq.n	8005044 <_scanf_float+0x350>
 800502e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005032:	463a      	mov	r2, r7
 8005034:	4640      	mov	r0, r8
 8005036:	4798      	blx	r3
 8005038:	6923      	ldr	r3, [r4, #16]
 800503a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800503e:	3b01      	subs	r3, #1
 8005040:	1eb5      	subs	r5, r6, #2
 8005042:	6123      	str	r3, [r4, #16]
 8005044:	463a      	mov	r2, r7
 8005046:	4640      	mov	r0, r8
 8005048:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800504c:	4798      	blx	r3
 800504e:	462e      	mov	r6, r5
 8005050:	6825      	ldr	r5, [r4, #0]
 8005052:	f015 0510 	ands.w	r5, r5, #16
 8005056:	d155      	bne.n	8005104 <_scanf_float+0x410>
 8005058:	7035      	strb	r5, [r6, #0]
 800505a:	6823      	ldr	r3, [r4, #0]
 800505c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005064:	d11b      	bne.n	800509e <_scanf_float+0x3aa>
 8005066:	9b01      	ldr	r3, [sp, #4]
 8005068:	454b      	cmp	r3, r9
 800506a:	eba3 0209 	sub.w	r2, r3, r9
 800506e:	d123      	bne.n	80050b8 <_scanf_float+0x3c4>
 8005070:	2200      	movs	r2, #0
 8005072:	4659      	mov	r1, fp
 8005074:	4640      	mov	r0, r8
 8005076:	f000 fe7b 	bl	8005d70 <_strtod_r>
 800507a:	6822      	ldr	r2, [r4, #0]
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	f012 0f02 	tst.w	r2, #2
 8005082:	4606      	mov	r6, r0
 8005084:	460f      	mov	r7, r1
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	d021      	beq.n	80050ce <_scanf_float+0x3da>
 800508a:	1d1a      	adds	r2, r3, #4
 800508c:	9903      	ldr	r1, [sp, #12]
 800508e:	600a      	str	r2, [r1, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	e9c3 6700 	strd	r6, r7, [r3]
 8005096:	68e3      	ldr	r3, [r4, #12]
 8005098:	3301      	adds	r3, #1
 800509a:	60e3      	str	r3, [r4, #12]
 800509c:	e66d      	b.n	8004d7a <_scanf_float+0x86>
 800509e:	9b04      	ldr	r3, [sp, #16]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0e5      	beq.n	8005070 <_scanf_float+0x37c>
 80050a4:	9905      	ldr	r1, [sp, #20]
 80050a6:	230a      	movs	r3, #10
 80050a8:	462a      	mov	r2, r5
 80050aa:	4640      	mov	r0, r8
 80050ac:	3101      	adds	r1, #1
 80050ae:	f000 fee1 	bl	8005e74 <_strtol_r>
 80050b2:	9b04      	ldr	r3, [sp, #16]
 80050b4:	9e05      	ldr	r6, [sp, #20]
 80050b6:	1ac2      	subs	r2, r0, r3
 80050b8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80050bc:	429e      	cmp	r6, r3
 80050be:	bf28      	it	cs
 80050c0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80050c4:	4630      	mov	r0, r6
 80050c6:	4910      	ldr	r1, [pc, #64]	; (8005108 <_scanf_float+0x414>)
 80050c8:	f000 f826 	bl	8005118 <siprintf>
 80050cc:	e7d0      	b.n	8005070 <_scanf_float+0x37c>
 80050ce:	f012 0f04 	tst.w	r2, #4
 80050d2:	f103 0204 	add.w	r2, r3, #4
 80050d6:	d1d9      	bne.n	800508c <_scanf_float+0x398>
 80050d8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80050dc:	f8cc 2000 	str.w	r2, [ip]
 80050e0:	f8d3 8000 	ldr.w	r8, [r3]
 80050e4:	4602      	mov	r2, r0
 80050e6:	460b      	mov	r3, r1
 80050e8:	f7fb fc90 	bl	8000a0c <__aeabi_dcmpun>
 80050ec:	b128      	cbz	r0, 80050fa <_scanf_float+0x406>
 80050ee:	4807      	ldr	r0, [pc, #28]	; (800510c <_scanf_float+0x418>)
 80050f0:	f000 f80e 	bl	8005110 <nanf>
 80050f4:	f8c8 0000 	str.w	r0, [r8]
 80050f8:	e7cd      	b.n	8005096 <_scanf_float+0x3a2>
 80050fa:	4630      	mov	r0, r6
 80050fc:	4639      	mov	r1, r7
 80050fe:	f7fb fce3 	bl	8000ac8 <__aeabi_d2f>
 8005102:	e7f7      	b.n	80050f4 <_scanf_float+0x400>
 8005104:	2500      	movs	r5, #0
 8005106:	e638      	b.n	8004d7a <_scanf_float+0x86>
 8005108:	08008d70 	.word	0x08008d70
 800510c:	08009178 	.word	0x08009178

08005110 <nanf>:
 8005110:	4800      	ldr	r0, [pc, #0]	; (8005114 <nanf+0x4>)
 8005112:	4770      	bx	lr
 8005114:	7fc00000 	.word	0x7fc00000

08005118 <siprintf>:
 8005118:	b40e      	push	{r1, r2, r3}
 800511a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800511e:	b500      	push	{lr}
 8005120:	b09c      	sub	sp, #112	; 0x70
 8005122:	ab1d      	add	r3, sp, #116	; 0x74
 8005124:	9002      	str	r0, [sp, #8]
 8005126:	9006      	str	r0, [sp, #24]
 8005128:	9107      	str	r1, [sp, #28]
 800512a:	9104      	str	r1, [sp, #16]
 800512c:	4808      	ldr	r0, [pc, #32]	; (8005150 <siprintf+0x38>)
 800512e:	4909      	ldr	r1, [pc, #36]	; (8005154 <siprintf+0x3c>)
 8005130:	f853 2b04 	ldr.w	r2, [r3], #4
 8005134:	9105      	str	r1, [sp, #20]
 8005136:	6800      	ldr	r0, [r0, #0]
 8005138:	a902      	add	r1, sp, #8
 800513a:	9301      	str	r3, [sp, #4]
 800513c:	f002 feba 	bl	8007eb4 <_svfiprintf_r>
 8005140:	2200      	movs	r2, #0
 8005142:	9b02      	ldr	r3, [sp, #8]
 8005144:	701a      	strb	r2, [r3, #0]
 8005146:	b01c      	add	sp, #112	; 0x70
 8005148:	f85d eb04 	ldr.w	lr, [sp], #4
 800514c:	b003      	add	sp, #12
 800514e:	4770      	bx	lr
 8005150:	2000000c 	.word	0x2000000c
 8005154:	ffff0208 	.word	0xffff0208

08005158 <sulp>:
 8005158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800515c:	460f      	mov	r7, r1
 800515e:	4690      	mov	r8, r2
 8005160:	f002 fc14 	bl	800798c <__ulp>
 8005164:	4604      	mov	r4, r0
 8005166:	460d      	mov	r5, r1
 8005168:	f1b8 0f00 	cmp.w	r8, #0
 800516c:	d011      	beq.n	8005192 <sulp+0x3a>
 800516e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005172:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005176:	2b00      	cmp	r3, #0
 8005178:	dd0b      	ble.n	8005192 <sulp+0x3a>
 800517a:	2400      	movs	r4, #0
 800517c:	051b      	lsls	r3, r3, #20
 800517e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005182:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005186:	4622      	mov	r2, r4
 8005188:	462b      	mov	r3, r5
 800518a:	f7fb f9a5 	bl	80004d8 <__aeabi_dmul>
 800518e:	4604      	mov	r4, r0
 8005190:	460d      	mov	r5, r1
 8005192:	4620      	mov	r0, r4
 8005194:	4629      	mov	r1, r5
 8005196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800519a:	0000      	movs	r0, r0
 800519c:	0000      	movs	r0, r0
	...

080051a0 <_strtod_l>:
 80051a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051a4:	469b      	mov	fp, r3
 80051a6:	2300      	movs	r3, #0
 80051a8:	b09f      	sub	sp, #124	; 0x7c
 80051aa:	931a      	str	r3, [sp, #104]	; 0x68
 80051ac:	4b9e      	ldr	r3, [pc, #632]	; (8005428 <_strtod_l+0x288>)
 80051ae:	4682      	mov	sl, r0
 80051b0:	681f      	ldr	r7, [r3, #0]
 80051b2:	460e      	mov	r6, r1
 80051b4:	4638      	mov	r0, r7
 80051b6:	9215      	str	r2, [sp, #84]	; 0x54
 80051b8:	f7fa ffca 	bl	8000150 <strlen>
 80051bc:	f04f 0800 	mov.w	r8, #0
 80051c0:	4604      	mov	r4, r0
 80051c2:	f04f 0900 	mov.w	r9, #0
 80051c6:	9619      	str	r6, [sp, #100]	; 0x64
 80051c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80051ca:	781a      	ldrb	r2, [r3, #0]
 80051cc:	2a2b      	cmp	r2, #43	; 0x2b
 80051ce:	d04c      	beq.n	800526a <_strtod_l+0xca>
 80051d0:	d83a      	bhi.n	8005248 <_strtod_l+0xa8>
 80051d2:	2a0d      	cmp	r2, #13
 80051d4:	d833      	bhi.n	800523e <_strtod_l+0x9e>
 80051d6:	2a08      	cmp	r2, #8
 80051d8:	d833      	bhi.n	8005242 <_strtod_l+0xa2>
 80051da:	2a00      	cmp	r2, #0
 80051dc:	d03d      	beq.n	800525a <_strtod_l+0xba>
 80051de:	2300      	movs	r3, #0
 80051e0:	930a      	str	r3, [sp, #40]	; 0x28
 80051e2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80051e4:	782b      	ldrb	r3, [r5, #0]
 80051e6:	2b30      	cmp	r3, #48	; 0x30
 80051e8:	f040 80aa 	bne.w	8005340 <_strtod_l+0x1a0>
 80051ec:	786b      	ldrb	r3, [r5, #1]
 80051ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80051f2:	2b58      	cmp	r3, #88	; 0x58
 80051f4:	d166      	bne.n	80052c4 <_strtod_l+0x124>
 80051f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051f8:	4650      	mov	r0, sl
 80051fa:	9301      	str	r3, [sp, #4]
 80051fc:	ab1a      	add	r3, sp, #104	; 0x68
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	4a8a      	ldr	r2, [pc, #552]	; (800542c <_strtod_l+0x28c>)
 8005202:	f8cd b008 	str.w	fp, [sp, #8]
 8005206:	ab1b      	add	r3, sp, #108	; 0x6c
 8005208:	a919      	add	r1, sp, #100	; 0x64
 800520a:	f001 fd17 	bl	8006c3c <__gethex>
 800520e:	f010 0607 	ands.w	r6, r0, #7
 8005212:	4604      	mov	r4, r0
 8005214:	d005      	beq.n	8005222 <_strtod_l+0x82>
 8005216:	2e06      	cmp	r6, #6
 8005218:	d129      	bne.n	800526e <_strtod_l+0xce>
 800521a:	2300      	movs	r3, #0
 800521c:	3501      	adds	r5, #1
 800521e:	9519      	str	r5, [sp, #100]	; 0x64
 8005220:	930a      	str	r3, [sp, #40]	; 0x28
 8005222:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005224:	2b00      	cmp	r3, #0
 8005226:	f040 858a 	bne.w	8005d3e <_strtod_l+0xb9e>
 800522a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800522c:	b1d3      	cbz	r3, 8005264 <_strtod_l+0xc4>
 800522e:	4642      	mov	r2, r8
 8005230:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005234:	4610      	mov	r0, r2
 8005236:	4619      	mov	r1, r3
 8005238:	b01f      	add	sp, #124	; 0x7c
 800523a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800523e:	2a20      	cmp	r2, #32
 8005240:	d1cd      	bne.n	80051de <_strtod_l+0x3e>
 8005242:	3301      	adds	r3, #1
 8005244:	9319      	str	r3, [sp, #100]	; 0x64
 8005246:	e7bf      	b.n	80051c8 <_strtod_l+0x28>
 8005248:	2a2d      	cmp	r2, #45	; 0x2d
 800524a:	d1c8      	bne.n	80051de <_strtod_l+0x3e>
 800524c:	2201      	movs	r2, #1
 800524e:	920a      	str	r2, [sp, #40]	; 0x28
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	9219      	str	r2, [sp, #100]	; 0x64
 8005254:	785b      	ldrb	r3, [r3, #1]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1c3      	bne.n	80051e2 <_strtod_l+0x42>
 800525a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800525c:	9619      	str	r6, [sp, #100]	; 0x64
 800525e:	2b00      	cmp	r3, #0
 8005260:	f040 856b 	bne.w	8005d3a <_strtod_l+0xb9a>
 8005264:	4642      	mov	r2, r8
 8005266:	464b      	mov	r3, r9
 8005268:	e7e4      	b.n	8005234 <_strtod_l+0x94>
 800526a:	2200      	movs	r2, #0
 800526c:	e7ef      	b.n	800524e <_strtod_l+0xae>
 800526e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005270:	b13a      	cbz	r2, 8005282 <_strtod_l+0xe2>
 8005272:	2135      	movs	r1, #53	; 0x35
 8005274:	a81c      	add	r0, sp, #112	; 0x70
 8005276:	f002 fc8d 	bl	8007b94 <__copybits>
 800527a:	4650      	mov	r0, sl
 800527c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800527e:	f002 f855 	bl	800732c <_Bfree>
 8005282:	3e01      	subs	r6, #1
 8005284:	2e04      	cmp	r6, #4
 8005286:	d806      	bhi.n	8005296 <_strtod_l+0xf6>
 8005288:	e8df f006 	tbb	[pc, r6]
 800528c:	1714030a 	.word	0x1714030a
 8005290:	0a          	.byte	0x0a
 8005291:	00          	.byte	0x00
 8005292:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8005296:	0721      	lsls	r1, r4, #28
 8005298:	d5c3      	bpl.n	8005222 <_strtod_l+0x82>
 800529a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800529e:	e7c0      	b.n	8005222 <_strtod_l+0x82>
 80052a0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80052a2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80052a6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80052aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80052ae:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80052b2:	e7f0      	b.n	8005296 <_strtod_l+0xf6>
 80052b4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005430 <_strtod_l+0x290>
 80052b8:	e7ed      	b.n	8005296 <_strtod_l+0xf6>
 80052ba:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80052be:	f04f 38ff 	mov.w	r8, #4294967295
 80052c2:	e7e8      	b.n	8005296 <_strtod_l+0xf6>
 80052c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052c6:	1c5a      	adds	r2, r3, #1
 80052c8:	9219      	str	r2, [sp, #100]	; 0x64
 80052ca:	785b      	ldrb	r3, [r3, #1]
 80052cc:	2b30      	cmp	r3, #48	; 0x30
 80052ce:	d0f9      	beq.n	80052c4 <_strtod_l+0x124>
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0a6      	beq.n	8005222 <_strtod_l+0x82>
 80052d4:	2301      	movs	r3, #1
 80052d6:	9307      	str	r3, [sp, #28]
 80052d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052da:	220a      	movs	r2, #10
 80052dc:	9308      	str	r3, [sp, #32]
 80052de:	2300      	movs	r3, #0
 80052e0:	469b      	mov	fp, r3
 80052e2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80052e6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80052e8:	7805      	ldrb	r5, [r0, #0]
 80052ea:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80052ee:	b2d9      	uxtb	r1, r3
 80052f0:	2909      	cmp	r1, #9
 80052f2:	d927      	bls.n	8005344 <_strtod_l+0x1a4>
 80052f4:	4622      	mov	r2, r4
 80052f6:	4639      	mov	r1, r7
 80052f8:	f002 fef2 	bl	80080e0 <strncmp>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d033      	beq.n	8005368 <_strtod_l+0x1c8>
 8005300:	2000      	movs	r0, #0
 8005302:	462a      	mov	r2, r5
 8005304:	465c      	mov	r4, fp
 8005306:	4603      	mov	r3, r0
 8005308:	9004      	str	r0, [sp, #16]
 800530a:	2a65      	cmp	r2, #101	; 0x65
 800530c:	d001      	beq.n	8005312 <_strtod_l+0x172>
 800530e:	2a45      	cmp	r2, #69	; 0x45
 8005310:	d114      	bne.n	800533c <_strtod_l+0x19c>
 8005312:	b91c      	cbnz	r4, 800531c <_strtod_l+0x17c>
 8005314:	9a07      	ldr	r2, [sp, #28]
 8005316:	4302      	orrs	r2, r0
 8005318:	d09f      	beq.n	800525a <_strtod_l+0xba>
 800531a:	2400      	movs	r4, #0
 800531c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800531e:	1c72      	adds	r2, r6, #1
 8005320:	9219      	str	r2, [sp, #100]	; 0x64
 8005322:	7872      	ldrb	r2, [r6, #1]
 8005324:	2a2b      	cmp	r2, #43	; 0x2b
 8005326:	d079      	beq.n	800541c <_strtod_l+0x27c>
 8005328:	2a2d      	cmp	r2, #45	; 0x2d
 800532a:	f000 8083 	beq.w	8005434 <_strtod_l+0x294>
 800532e:	2700      	movs	r7, #0
 8005330:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005334:	2909      	cmp	r1, #9
 8005336:	f240 8083 	bls.w	8005440 <_strtod_l+0x2a0>
 800533a:	9619      	str	r6, [sp, #100]	; 0x64
 800533c:	2500      	movs	r5, #0
 800533e:	e09f      	b.n	8005480 <_strtod_l+0x2e0>
 8005340:	2300      	movs	r3, #0
 8005342:	e7c8      	b.n	80052d6 <_strtod_l+0x136>
 8005344:	f1bb 0f08 	cmp.w	fp, #8
 8005348:	bfd5      	itete	le
 800534a:	9906      	ldrle	r1, [sp, #24]
 800534c:	9905      	ldrgt	r1, [sp, #20]
 800534e:	fb02 3301 	mlale	r3, r2, r1, r3
 8005352:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005356:	f100 0001 	add.w	r0, r0, #1
 800535a:	bfd4      	ite	le
 800535c:	9306      	strle	r3, [sp, #24]
 800535e:	9305      	strgt	r3, [sp, #20]
 8005360:	f10b 0b01 	add.w	fp, fp, #1
 8005364:	9019      	str	r0, [sp, #100]	; 0x64
 8005366:	e7be      	b.n	80052e6 <_strtod_l+0x146>
 8005368:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800536a:	191a      	adds	r2, r3, r4
 800536c:	9219      	str	r2, [sp, #100]	; 0x64
 800536e:	5d1a      	ldrb	r2, [r3, r4]
 8005370:	f1bb 0f00 	cmp.w	fp, #0
 8005374:	d036      	beq.n	80053e4 <_strtod_l+0x244>
 8005376:	465c      	mov	r4, fp
 8005378:	9004      	str	r0, [sp, #16]
 800537a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800537e:	2b09      	cmp	r3, #9
 8005380:	d912      	bls.n	80053a8 <_strtod_l+0x208>
 8005382:	2301      	movs	r3, #1
 8005384:	e7c1      	b.n	800530a <_strtod_l+0x16a>
 8005386:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005388:	3001      	adds	r0, #1
 800538a:	1c5a      	adds	r2, r3, #1
 800538c:	9219      	str	r2, [sp, #100]	; 0x64
 800538e:	785a      	ldrb	r2, [r3, #1]
 8005390:	2a30      	cmp	r2, #48	; 0x30
 8005392:	d0f8      	beq.n	8005386 <_strtod_l+0x1e6>
 8005394:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005398:	2b08      	cmp	r3, #8
 800539a:	f200 84d5 	bhi.w	8005d48 <_strtod_l+0xba8>
 800539e:	9004      	str	r0, [sp, #16]
 80053a0:	2000      	movs	r0, #0
 80053a2:	4604      	mov	r4, r0
 80053a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053a6:	9308      	str	r3, [sp, #32]
 80053a8:	3a30      	subs	r2, #48	; 0x30
 80053aa:	f100 0301 	add.w	r3, r0, #1
 80053ae:	d013      	beq.n	80053d8 <_strtod_l+0x238>
 80053b0:	9904      	ldr	r1, [sp, #16]
 80053b2:	1905      	adds	r5, r0, r4
 80053b4:	4419      	add	r1, r3
 80053b6:	9104      	str	r1, [sp, #16]
 80053b8:	4623      	mov	r3, r4
 80053ba:	210a      	movs	r1, #10
 80053bc:	42ab      	cmp	r3, r5
 80053be:	d113      	bne.n	80053e8 <_strtod_l+0x248>
 80053c0:	1823      	adds	r3, r4, r0
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	f104 0401 	add.w	r4, r4, #1
 80053c8:	4404      	add	r4, r0
 80053ca:	dc1b      	bgt.n	8005404 <_strtod_l+0x264>
 80053cc:	230a      	movs	r3, #10
 80053ce:	9906      	ldr	r1, [sp, #24]
 80053d0:	fb03 2301 	mla	r3, r3, r1, r2
 80053d4:	9306      	str	r3, [sp, #24]
 80053d6:	2300      	movs	r3, #0
 80053d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80053da:	4618      	mov	r0, r3
 80053dc:	1c51      	adds	r1, r2, #1
 80053de:	9119      	str	r1, [sp, #100]	; 0x64
 80053e0:	7852      	ldrb	r2, [r2, #1]
 80053e2:	e7ca      	b.n	800537a <_strtod_l+0x1da>
 80053e4:	4658      	mov	r0, fp
 80053e6:	e7d3      	b.n	8005390 <_strtod_l+0x1f0>
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	dc04      	bgt.n	80053f6 <_strtod_l+0x256>
 80053ec:	9f06      	ldr	r7, [sp, #24]
 80053ee:	434f      	muls	r7, r1
 80053f0:	9706      	str	r7, [sp, #24]
 80053f2:	3301      	adds	r3, #1
 80053f4:	e7e2      	b.n	80053bc <_strtod_l+0x21c>
 80053f6:	1c5f      	adds	r7, r3, #1
 80053f8:	2f10      	cmp	r7, #16
 80053fa:	bfde      	ittt	le
 80053fc:	9f05      	ldrle	r7, [sp, #20]
 80053fe:	434f      	mulle	r7, r1
 8005400:	9705      	strle	r7, [sp, #20]
 8005402:	e7f6      	b.n	80053f2 <_strtod_l+0x252>
 8005404:	2c10      	cmp	r4, #16
 8005406:	bfdf      	itttt	le
 8005408:	230a      	movle	r3, #10
 800540a:	9905      	ldrle	r1, [sp, #20]
 800540c:	fb03 2301 	mlale	r3, r3, r1, r2
 8005410:	9305      	strle	r3, [sp, #20]
 8005412:	e7e0      	b.n	80053d6 <_strtod_l+0x236>
 8005414:	2300      	movs	r3, #0
 8005416:	9304      	str	r3, [sp, #16]
 8005418:	2301      	movs	r3, #1
 800541a:	e77b      	b.n	8005314 <_strtod_l+0x174>
 800541c:	2700      	movs	r7, #0
 800541e:	1cb2      	adds	r2, r6, #2
 8005420:	9219      	str	r2, [sp, #100]	; 0x64
 8005422:	78b2      	ldrb	r2, [r6, #2]
 8005424:	e784      	b.n	8005330 <_strtod_l+0x190>
 8005426:	bf00      	nop
 8005428:	08008fc0 	.word	0x08008fc0
 800542c:	08008d78 	.word	0x08008d78
 8005430:	7ff00000 	.word	0x7ff00000
 8005434:	2701      	movs	r7, #1
 8005436:	e7f2      	b.n	800541e <_strtod_l+0x27e>
 8005438:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800543a:	1c51      	adds	r1, r2, #1
 800543c:	9119      	str	r1, [sp, #100]	; 0x64
 800543e:	7852      	ldrb	r2, [r2, #1]
 8005440:	2a30      	cmp	r2, #48	; 0x30
 8005442:	d0f9      	beq.n	8005438 <_strtod_l+0x298>
 8005444:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005448:	2908      	cmp	r1, #8
 800544a:	f63f af77 	bhi.w	800533c <_strtod_l+0x19c>
 800544e:	f04f 0e0a 	mov.w	lr, #10
 8005452:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005456:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005458:	9209      	str	r2, [sp, #36]	; 0x24
 800545a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800545c:	1c51      	adds	r1, r2, #1
 800545e:	9119      	str	r1, [sp, #100]	; 0x64
 8005460:	7852      	ldrb	r2, [r2, #1]
 8005462:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005466:	2d09      	cmp	r5, #9
 8005468:	d935      	bls.n	80054d6 <_strtod_l+0x336>
 800546a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800546c:	1b49      	subs	r1, r1, r5
 800546e:	2908      	cmp	r1, #8
 8005470:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005474:	dc02      	bgt.n	800547c <_strtod_l+0x2dc>
 8005476:	4565      	cmp	r5, ip
 8005478:	bfa8      	it	ge
 800547a:	4665      	movge	r5, ip
 800547c:	b107      	cbz	r7, 8005480 <_strtod_l+0x2e0>
 800547e:	426d      	negs	r5, r5
 8005480:	2c00      	cmp	r4, #0
 8005482:	d14c      	bne.n	800551e <_strtod_l+0x37e>
 8005484:	9907      	ldr	r1, [sp, #28]
 8005486:	4301      	orrs	r1, r0
 8005488:	f47f aecb 	bne.w	8005222 <_strtod_l+0x82>
 800548c:	2b00      	cmp	r3, #0
 800548e:	f47f aee4 	bne.w	800525a <_strtod_l+0xba>
 8005492:	2a69      	cmp	r2, #105	; 0x69
 8005494:	d026      	beq.n	80054e4 <_strtod_l+0x344>
 8005496:	dc23      	bgt.n	80054e0 <_strtod_l+0x340>
 8005498:	2a49      	cmp	r2, #73	; 0x49
 800549a:	d023      	beq.n	80054e4 <_strtod_l+0x344>
 800549c:	2a4e      	cmp	r2, #78	; 0x4e
 800549e:	f47f aedc 	bne.w	800525a <_strtod_l+0xba>
 80054a2:	499d      	ldr	r1, [pc, #628]	; (8005718 <_strtod_l+0x578>)
 80054a4:	a819      	add	r0, sp, #100	; 0x64
 80054a6:	f001 fe17 	bl	80070d8 <__match>
 80054aa:	2800      	cmp	r0, #0
 80054ac:	f43f aed5 	beq.w	800525a <_strtod_l+0xba>
 80054b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	2b28      	cmp	r3, #40	; 0x28
 80054b6:	d12c      	bne.n	8005512 <_strtod_l+0x372>
 80054b8:	4998      	ldr	r1, [pc, #608]	; (800571c <_strtod_l+0x57c>)
 80054ba:	aa1c      	add	r2, sp, #112	; 0x70
 80054bc:	a819      	add	r0, sp, #100	; 0x64
 80054be:	f001 fe1f 	bl	8007100 <__hexnan>
 80054c2:	2805      	cmp	r0, #5
 80054c4:	d125      	bne.n	8005512 <_strtod_l+0x372>
 80054c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80054c8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80054cc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80054d0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80054d4:	e6a5      	b.n	8005222 <_strtod_l+0x82>
 80054d6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80054da:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80054de:	e7bc      	b.n	800545a <_strtod_l+0x2ba>
 80054e0:	2a6e      	cmp	r2, #110	; 0x6e
 80054e2:	e7dc      	b.n	800549e <_strtod_l+0x2fe>
 80054e4:	498e      	ldr	r1, [pc, #568]	; (8005720 <_strtod_l+0x580>)
 80054e6:	a819      	add	r0, sp, #100	; 0x64
 80054e8:	f001 fdf6 	bl	80070d8 <__match>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	f43f aeb4 	beq.w	800525a <_strtod_l+0xba>
 80054f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80054f4:	498b      	ldr	r1, [pc, #556]	; (8005724 <_strtod_l+0x584>)
 80054f6:	3b01      	subs	r3, #1
 80054f8:	a819      	add	r0, sp, #100	; 0x64
 80054fa:	9319      	str	r3, [sp, #100]	; 0x64
 80054fc:	f001 fdec 	bl	80070d8 <__match>
 8005500:	b910      	cbnz	r0, 8005508 <_strtod_l+0x368>
 8005502:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005504:	3301      	adds	r3, #1
 8005506:	9319      	str	r3, [sp, #100]	; 0x64
 8005508:	f04f 0800 	mov.w	r8, #0
 800550c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8005728 <_strtod_l+0x588>
 8005510:	e687      	b.n	8005222 <_strtod_l+0x82>
 8005512:	4886      	ldr	r0, [pc, #536]	; (800572c <_strtod_l+0x58c>)
 8005514:	f002 fdce 	bl	80080b4 <nan>
 8005518:	4680      	mov	r8, r0
 800551a:	4689      	mov	r9, r1
 800551c:	e681      	b.n	8005222 <_strtod_l+0x82>
 800551e:	9b04      	ldr	r3, [sp, #16]
 8005520:	f1bb 0f00 	cmp.w	fp, #0
 8005524:	bf08      	it	eq
 8005526:	46a3      	moveq	fp, r4
 8005528:	1aeb      	subs	r3, r5, r3
 800552a:	2c10      	cmp	r4, #16
 800552c:	9806      	ldr	r0, [sp, #24]
 800552e:	4626      	mov	r6, r4
 8005530:	9307      	str	r3, [sp, #28]
 8005532:	bfa8      	it	ge
 8005534:	2610      	movge	r6, #16
 8005536:	f7fa ff55 	bl	80003e4 <__aeabi_ui2d>
 800553a:	2c09      	cmp	r4, #9
 800553c:	4680      	mov	r8, r0
 800553e:	4689      	mov	r9, r1
 8005540:	dd13      	ble.n	800556a <_strtod_l+0x3ca>
 8005542:	4b7b      	ldr	r3, [pc, #492]	; (8005730 <_strtod_l+0x590>)
 8005544:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005548:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800554c:	f7fa ffc4 	bl	80004d8 <__aeabi_dmul>
 8005550:	4680      	mov	r8, r0
 8005552:	9805      	ldr	r0, [sp, #20]
 8005554:	4689      	mov	r9, r1
 8005556:	f7fa ff45 	bl	80003e4 <__aeabi_ui2d>
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	4640      	mov	r0, r8
 8005560:	4649      	mov	r1, r9
 8005562:	f7fa fe03 	bl	800016c <__adddf3>
 8005566:	4680      	mov	r8, r0
 8005568:	4689      	mov	r9, r1
 800556a:	2c0f      	cmp	r4, #15
 800556c:	dc36      	bgt.n	80055dc <_strtod_l+0x43c>
 800556e:	9b07      	ldr	r3, [sp, #28]
 8005570:	2b00      	cmp	r3, #0
 8005572:	f43f ae56 	beq.w	8005222 <_strtod_l+0x82>
 8005576:	dd22      	ble.n	80055be <_strtod_l+0x41e>
 8005578:	2b16      	cmp	r3, #22
 800557a:	dc09      	bgt.n	8005590 <_strtod_l+0x3f0>
 800557c:	496c      	ldr	r1, [pc, #432]	; (8005730 <_strtod_l+0x590>)
 800557e:	4642      	mov	r2, r8
 8005580:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005584:	464b      	mov	r3, r9
 8005586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800558a:	f7fa ffa5 	bl	80004d8 <__aeabi_dmul>
 800558e:	e7c3      	b.n	8005518 <_strtod_l+0x378>
 8005590:	9a07      	ldr	r2, [sp, #28]
 8005592:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005596:	4293      	cmp	r3, r2
 8005598:	db20      	blt.n	80055dc <_strtod_l+0x43c>
 800559a:	4d65      	ldr	r5, [pc, #404]	; (8005730 <_strtod_l+0x590>)
 800559c:	f1c4 040f 	rsb	r4, r4, #15
 80055a0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80055a4:	4642      	mov	r2, r8
 80055a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055aa:	464b      	mov	r3, r9
 80055ac:	f7fa ff94 	bl	80004d8 <__aeabi_dmul>
 80055b0:	9b07      	ldr	r3, [sp, #28]
 80055b2:	1b1c      	subs	r4, r3, r4
 80055b4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80055b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055bc:	e7e5      	b.n	800558a <_strtod_l+0x3ea>
 80055be:	9b07      	ldr	r3, [sp, #28]
 80055c0:	3316      	adds	r3, #22
 80055c2:	db0b      	blt.n	80055dc <_strtod_l+0x43c>
 80055c4:	9b04      	ldr	r3, [sp, #16]
 80055c6:	4640      	mov	r0, r8
 80055c8:	1b5d      	subs	r5, r3, r5
 80055ca:	4b59      	ldr	r3, [pc, #356]	; (8005730 <_strtod_l+0x590>)
 80055cc:	4649      	mov	r1, r9
 80055ce:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80055d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055d6:	f7fb f8a9 	bl	800072c <__aeabi_ddiv>
 80055da:	e79d      	b.n	8005518 <_strtod_l+0x378>
 80055dc:	9b07      	ldr	r3, [sp, #28]
 80055de:	1ba6      	subs	r6, r4, r6
 80055e0:	441e      	add	r6, r3
 80055e2:	2e00      	cmp	r6, #0
 80055e4:	dd74      	ble.n	80056d0 <_strtod_l+0x530>
 80055e6:	f016 030f 	ands.w	r3, r6, #15
 80055ea:	d00a      	beq.n	8005602 <_strtod_l+0x462>
 80055ec:	4950      	ldr	r1, [pc, #320]	; (8005730 <_strtod_l+0x590>)
 80055ee:	4642      	mov	r2, r8
 80055f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80055f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055f8:	464b      	mov	r3, r9
 80055fa:	f7fa ff6d 	bl	80004d8 <__aeabi_dmul>
 80055fe:	4680      	mov	r8, r0
 8005600:	4689      	mov	r9, r1
 8005602:	f036 060f 	bics.w	r6, r6, #15
 8005606:	d052      	beq.n	80056ae <_strtod_l+0x50e>
 8005608:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800560c:	dd27      	ble.n	800565e <_strtod_l+0x4be>
 800560e:	f04f 0b00 	mov.w	fp, #0
 8005612:	f8cd b010 	str.w	fp, [sp, #16]
 8005616:	f8cd b020 	str.w	fp, [sp, #32]
 800561a:	f8cd b018 	str.w	fp, [sp, #24]
 800561e:	2322      	movs	r3, #34	; 0x22
 8005620:	f04f 0800 	mov.w	r8, #0
 8005624:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8005728 <_strtod_l+0x588>
 8005628:	f8ca 3000 	str.w	r3, [sl]
 800562c:	9b08      	ldr	r3, [sp, #32]
 800562e:	2b00      	cmp	r3, #0
 8005630:	f43f adf7 	beq.w	8005222 <_strtod_l+0x82>
 8005634:	4650      	mov	r0, sl
 8005636:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005638:	f001 fe78 	bl	800732c <_Bfree>
 800563c:	4650      	mov	r0, sl
 800563e:	9906      	ldr	r1, [sp, #24]
 8005640:	f001 fe74 	bl	800732c <_Bfree>
 8005644:	4650      	mov	r0, sl
 8005646:	9904      	ldr	r1, [sp, #16]
 8005648:	f001 fe70 	bl	800732c <_Bfree>
 800564c:	4650      	mov	r0, sl
 800564e:	9908      	ldr	r1, [sp, #32]
 8005650:	f001 fe6c 	bl	800732c <_Bfree>
 8005654:	4659      	mov	r1, fp
 8005656:	4650      	mov	r0, sl
 8005658:	f001 fe68 	bl	800732c <_Bfree>
 800565c:	e5e1      	b.n	8005222 <_strtod_l+0x82>
 800565e:	4b35      	ldr	r3, [pc, #212]	; (8005734 <_strtod_l+0x594>)
 8005660:	4640      	mov	r0, r8
 8005662:	9305      	str	r3, [sp, #20]
 8005664:	2300      	movs	r3, #0
 8005666:	4649      	mov	r1, r9
 8005668:	461f      	mov	r7, r3
 800566a:	1136      	asrs	r6, r6, #4
 800566c:	2e01      	cmp	r6, #1
 800566e:	dc21      	bgt.n	80056b4 <_strtod_l+0x514>
 8005670:	b10b      	cbz	r3, 8005676 <_strtod_l+0x4d6>
 8005672:	4680      	mov	r8, r0
 8005674:	4689      	mov	r9, r1
 8005676:	4b2f      	ldr	r3, [pc, #188]	; (8005734 <_strtod_l+0x594>)
 8005678:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800567c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005680:	4642      	mov	r2, r8
 8005682:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005686:	464b      	mov	r3, r9
 8005688:	f7fa ff26 	bl	80004d8 <__aeabi_dmul>
 800568c:	4b26      	ldr	r3, [pc, #152]	; (8005728 <_strtod_l+0x588>)
 800568e:	460a      	mov	r2, r1
 8005690:	400b      	ands	r3, r1
 8005692:	4929      	ldr	r1, [pc, #164]	; (8005738 <_strtod_l+0x598>)
 8005694:	4680      	mov	r8, r0
 8005696:	428b      	cmp	r3, r1
 8005698:	d8b9      	bhi.n	800560e <_strtod_l+0x46e>
 800569a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800569e:	428b      	cmp	r3, r1
 80056a0:	bf86      	itte	hi
 80056a2:	f04f 38ff 	movhi.w	r8, #4294967295
 80056a6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800573c <_strtod_l+0x59c>
 80056aa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80056ae:	2300      	movs	r3, #0
 80056b0:	9305      	str	r3, [sp, #20]
 80056b2:	e07f      	b.n	80057b4 <_strtod_l+0x614>
 80056b4:	07f2      	lsls	r2, r6, #31
 80056b6:	d505      	bpl.n	80056c4 <_strtod_l+0x524>
 80056b8:	9b05      	ldr	r3, [sp, #20]
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	f7fa ff0b 	bl	80004d8 <__aeabi_dmul>
 80056c2:	2301      	movs	r3, #1
 80056c4:	9a05      	ldr	r2, [sp, #20]
 80056c6:	3701      	adds	r7, #1
 80056c8:	3208      	adds	r2, #8
 80056ca:	1076      	asrs	r6, r6, #1
 80056cc:	9205      	str	r2, [sp, #20]
 80056ce:	e7cd      	b.n	800566c <_strtod_l+0x4cc>
 80056d0:	d0ed      	beq.n	80056ae <_strtod_l+0x50e>
 80056d2:	4276      	negs	r6, r6
 80056d4:	f016 020f 	ands.w	r2, r6, #15
 80056d8:	d00a      	beq.n	80056f0 <_strtod_l+0x550>
 80056da:	4b15      	ldr	r3, [pc, #84]	; (8005730 <_strtod_l+0x590>)
 80056dc:	4640      	mov	r0, r8
 80056de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056e2:	4649      	mov	r1, r9
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	f7fb f820 	bl	800072c <__aeabi_ddiv>
 80056ec:	4680      	mov	r8, r0
 80056ee:	4689      	mov	r9, r1
 80056f0:	1136      	asrs	r6, r6, #4
 80056f2:	d0dc      	beq.n	80056ae <_strtod_l+0x50e>
 80056f4:	2e1f      	cmp	r6, #31
 80056f6:	dd23      	ble.n	8005740 <_strtod_l+0x5a0>
 80056f8:	f04f 0b00 	mov.w	fp, #0
 80056fc:	f8cd b010 	str.w	fp, [sp, #16]
 8005700:	f8cd b020 	str.w	fp, [sp, #32]
 8005704:	f8cd b018 	str.w	fp, [sp, #24]
 8005708:	2322      	movs	r3, #34	; 0x22
 800570a:	f04f 0800 	mov.w	r8, #0
 800570e:	f04f 0900 	mov.w	r9, #0
 8005712:	f8ca 3000 	str.w	r3, [sl]
 8005716:	e789      	b.n	800562c <_strtod_l+0x48c>
 8005718:	08008d49 	.word	0x08008d49
 800571c:	08008d8c 	.word	0x08008d8c
 8005720:	08008d41 	.word	0x08008d41
 8005724:	08008ecc 	.word	0x08008ecc
 8005728:	7ff00000 	.word	0x7ff00000
 800572c:	08009178 	.word	0x08009178
 8005730:	08009058 	.word	0x08009058
 8005734:	08009030 	.word	0x08009030
 8005738:	7ca00000 	.word	0x7ca00000
 800573c:	7fefffff 	.word	0x7fefffff
 8005740:	f016 0310 	ands.w	r3, r6, #16
 8005744:	bf18      	it	ne
 8005746:	236a      	movne	r3, #106	; 0x6a
 8005748:	4640      	mov	r0, r8
 800574a:	9305      	str	r3, [sp, #20]
 800574c:	4649      	mov	r1, r9
 800574e:	2300      	movs	r3, #0
 8005750:	4fb0      	ldr	r7, [pc, #704]	; (8005a14 <_strtod_l+0x874>)
 8005752:	07f2      	lsls	r2, r6, #31
 8005754:	d504      	bpl.n	8005760 <_strtod_l+0x5c0>
 8005756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800575a:	f7fa febd 	bl	80004d8 <__aeabi_dmul>
 800575e:	2301      	movs	r3, #1
 8005760:	1076      	asrs	r6, r6, #1
 8005762:	f107 0708 	add.w	r7, r7, #8
 8005766:	d1f4      	bne.n	8005752 <_strtod_l+0x5b2>
 8005768:	b10b      	cbz	r3, 800576e <_strtod_l+0x5ce>
 800576a:	4680      	mov	r8, r0
 800576c:	4689      	mov	r9, r1
 800576e:	9b05      	ldr	r3, [sp, #20]
 8005770:	b1c3      	cbz	r3, 80057a4 <_strtod_l+0x604>
 8005772:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005776:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800577a:	2b00      	cmp	r3, #0
 800577c:	4649      	mov	r1, r9
 800577e:	dd11      	ble.n	80057a4 <_strtod_l+0x604>
 8005780:	2b1f      	cmp	r3, #31
 8005782:	f340 8127 	ble.w	80059d4 <_strtod_l+0x834>
 8005786:	2b34      	cmp	r3, #52	; 0x34
 8005788:	bfd8      	it	le
 800578a:	f04f 33ff 	movle.w	r3, #4294967295
 800578e:	f04f 0800 	mov.w	r8, #0
 8005792:	bfcf      	iteee	gt
 8005794:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005798:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800579c:	fa03 f202 	lslle.w	r2, r3, r2
 80057a0:	ea02 0901 	andle.w	r9, r2, r1
 80057a4:	2200      	movs	r2, #0
 80057a6:	2300      	movs	r3, #0
 80057a8:	4640      	mov	r0, r8
 80057aa:	4649      	mov	r1, r9
 80057ac:	f7fb f8fc 	bl	80009a8 <__aeabi_dcmpeq>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d1a1      	bne.n	80056f8 <_strtod_l+0x558>
 80057b4:	9b06      	ldr	r3, [sp, #24]
 80057b6:	465a      	mov	r2, fp
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	4650      	mov	r0, sl
 80057bc:	4623      	mov	r3, r4
 80057be:	9908      	ldr	r1, [sp, #32]
 80057c0:	f001 fe1c 	bl	80073fc <__s2b>
 80057c4:	9008      	str	r0, [sp, #32]
 80057c6:	2800      	cmp	r0, #0
 80057c8:	f43f af21 	beq.w	800560e <_strtod_l+0x46e>
 80057cc:	9b04      	ldr	r3, [sp, #16]
 80057ce:	f04f 0b00 	mov.w	fp, #0
 80057d2:	1b5d      	subs	r5, r3, r5
 80057d4:	9b07      	ldr	r3, [sp, #28]
 80057d6:	f8cd b010 	str.w	fp, [sp, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	bfb4      	ite	lt
 80057de:	462b      	movlt	r3, r5
 80057e0:	2300      	movge	r3, #0
 80057e2:	930e      	str	r3, [sp, #56]	; 0x38
 80057e4:	9b07      	ldr	r3, [sp, #28]
 80057e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80057ea:	9314      	str	r3, [sp, #80]	; 0x50
 80057ec:	9b08      	ldr	r3, [sp, #32]
 80057ee:	4650      	mov	r0, sl
 80057f0:	6859      	ldr	r1, [r3, #4]
 80057f2:	f001 fd5b 	bl	80072ac <_Balloc>
 80057f6:	9006      	str	r0, [sp, #24]
 80057f8:	2800      	cmp	r0, #0
 80057fa:	f43f af10 	beq.w	800561e <_strtod_l+0x47e>
 80057fe:	9b08      	ldr	r3, [sp, #32]
 8005800:	300c      	adds	r0, #12
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	f103 010c 	add.w	r1, r3, #12
 8005808:	3202      	adds	r2, #2
 800580a:	0092      	lsls	r2, r2, #2
 800580c:	f001 fd40 	bl	8007290 <memcpy>
 8005810:	ab1c      	add	r3, sp, #112	; 0x70
 8005812:	9301      	str	r3, [sp, #4]
 8005814:	ab1b      	add	r3, sp, #108	; 0x6c
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	4642      	mov	r2, r8
 800581a:	464b      	mov	r3, r9
 800581c:	4650      	mov	r0, sl
 800581e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8005822:	f002 f92d 	bl	8007a80 <__d2b>
 8005826:	901a      	str	r0, [sp, #104]	; 0x68
 8005828:	2800      	cmp	r0, #0
 800582a:	f43f aef8 	beq.w	800561e <_strtod_l+0x47e>
 800582e:	2101      	movs	r1, #1
 8005830:	4650      	mov	r0, sl
 8005832:	f001 fe7b 	bl	800752c <__i2b>
 8005836:	4603      	mov	r3, r0
 8005838:	9004      	str	r0, [sp, #16]
 800583a:	2800      	cmp	r0, #0
 800583c:	f43f aeef 	beq.w	800561e <_strtod_l+0x47e>
 8005840:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005842:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005844:	2d00      	cmp	r5, #0
 8005846:	bfab      	itete	ge
 8005848:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800584a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800584c:	18ee      	addge	r6, r5, r3
 800584e:	1b5c      	sublt	r4, r3, r5
 8005850:	9b05      	ldr	r3, [sp, #20]
 8005852:	bfa8      	it	ge
 8005854:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8005856:	eba5 0503 	sub.w	r5, r5, r3
 800585a:	4415      	add	r5, r2
 800585c:	4b6e      	ldr	r3, [pc, #440]	; (8005a18 <_strtod_l+0x878>)
 800585e:	f105 35ff 	add.w	r5, r5, #4294967295
 8005862:	bfb8      	it	lt
 8005864:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005866:	429d      	cmp	r5, r3
 8005868:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800586c:	f280 80c4 	bge.w	80059f8 <_strtod_l+0x858>
 8005870:	1b5b      	subs	r3, r3, r5
 8005872:	2b1f      	cmp	r3, #31
 8005874:	f04f 0701 	mov.w	r7, #1
 8005878:	eba2 0203 	sub.w	r2, r2, r3
 800587c:	f300 80b1 	bgt.w	80059e2 <_strtod_l+0x842>
 8005880:	2500      	movs	r5, #0
 8005882:	fa07 f303 	lsl.w	r3, r7, r3
 8005886:	930f      	str	r3, [sp, #60]	; 0x3c
 8005888:	18b7      	adds	r7, r6, r2
 800588a:	9b05      	ldr	r3, [sp, #20]
 800588c:	42be      	cmp	r6, r7
 800588e:	4414      	add	r4, r2
 8005890:	441c      	add	r4, r3
 8005892:	4633      	mov	r3, r6
 8005894:	bfa8      	it	ge
 8005896:	463b      	movge	r3, r7
 8005898:	42a3      	cmp	r3, r4
 800589a:	bfa8      	it	ge
 800589c:	4623      	movge	r3, r4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	bfc2      	ittt	gt
 80058a2:	1aff      	subgt	r7, r7, r3
 80058a4:	1ae4      	subgt	r4, r4, r3
 80058a6:	1af6      	subgt	r6, r6, r3
 80058a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	dd17      	ble.n	80058de <_strtod_l+0x73e>
 80058ae:	461a      	mov	r2, r3
 80058b0:	4650      	mov	r0, sl
 80058b2:	9904      	ldr	r1, [sp, #16]
 80058b4:	f001 fef8 	bl	80076a8 <__pow5mult>
 80058b8:	9004      	str	r0, [sp, #16]
 80058ba:	2800      	cmp	r0, #0
 80058bc:	f43f aeaf 	beq.w	800561e <_strtod_l+0x47e>
 80058c0:	4601      	mov	r1, r0
 80058c2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80058c4:	4650      	mov	r0, sl
 80058c6:	f001 fe47 	bl	8007558 <__multiply>
 80058ca:	9009      	str	r0, [sp, #36]	; 0x24
 80058cc:	2800      	cmp	r0, #0
 80058ce:	f43f aea6 	beq.w	800561e <_strtod_l+0x47e>
 80058d2:	4650      	mov	r0, sl
 80058d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80058d6:	f001 fd29 	bl	800732c <_Bfree>
 80058da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058dc:	931a      	str	r3, [sp, #104]	; 0x68
 80058de:	2f00      	cmp	r7, #0
 80058e0:	f300 808e 	bgt.w	8005a00 <_strtod_l+0x860>
 80058e4:	9b07      	ldr	r3, [sp, #28]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	dd08      	ble.n	80058fc <_strtod_l+0x75c>
 80058ea:	4650      	mov	r0, sl
 80058ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80058ee:	9906      	ldr	r1, [sp, #24]
 80058f0:	f001 feda 	bl	80076a8 <__pow5mult>
 80058f4:	9006      	str	r0, [sp, #24]
 80058f6:	2800      	cmp	r0, #0
 80058f8:	f43f ae91 	beq.w	800561e <_strtod_l+0x47e>
 80058fc:	2c00      	cmp	r4, #0
 80058fe:	dd08      	ble.n	8005912 <_strtod_l+0x772>
 8005900:	4622      	mov	r2, r4
 8005902:	4650      	mov	r0, sl
 8005904:	9906      	ldr	r1, [sp, #24]
 8005906:	f001 ff29 	bl	800775c <__lshift>
 800590a:	9006      	str	r0, [sp, #24]
 800590c:	2800      	cmp	r0, #0
 800590e:	f43f ae86 	beq.w	800561e <_strtod_l+0x47e>
 8005912:	2e00      	cmp	r6, #0
 8005914:	dd08      	ble.n	8005928 <_strtod_l+0x788>
 8005916:	4632      	mov	r2, r6
 8005918:	4650      	mov	r0, sl
 800591a:	9904      	ldr	r1, [sp, #16]
 800591c:	f001 ff1e 	bl	800775c <__lshift>
 8005920:	9004      	str	r0, [sp, #16]
 8005922:	2800      	cmp	r0, #0
 8005924:	f43f ae7b 	beq.w	800561e <_strtod_l+0x47e>
 8005928:	4650      	mov	r0, sl
 800592a:	9a06      	ldr	r2, [sp, #24]
 800592c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800592e:	f001 ffa1 	bl	8007874 <__mdiff>
 8005932:	4683      	mov	fp, r0
 8005934:	2800      	cmp	r0, #0
 8005936:	f43f ae72 	beq.w	800561e <_strtod_l+0x47e>
 800593a:	2400      	movs	r4, #0
 800593c:	68c3      	ldr	r3, [r0, #12]
 800593e:	9904      	ldr	r1, [sp, #16]
 8005940:	60c4      	str	r4, [r0, #12]
 8005942:	930b      	str	r3, [sp, #44]	; 0x2c
 8005944:	f001 ff7a 	bl	800783c <__mcmp>
 8005948:	42a0      	cmp	r0, r4
 800594a:	da6b      	bge.n	8005a24 <_strtod_l+0x884>
 800594c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800594e:	ea53 0308 	orrs.w	r3, r3, r8
 8005952:	f040 8091 	bne.w	8005a78 <_strtod_l+0x8d8>
 8005956:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800595a:	2b00      	cmp	r3, #0
 800595c:	f040 808c 	bne.w	8005a78 <_strtod_l+0x8d8>
 8005960:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005964:	0d1b      	lsrs	r3, r3, #20
 8005966:	051b      	lsls	r3, r3, #20
 8005968:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800596c:	f240 8084 	bls.w	8005a78 <_strtod_l+0x8d8>
 8005970:	f8db 3014 	ldr.w	r3, [fp, #20]
 8005974:	b91b      	cbnz	r3, 800597e <_strtod_l+0x7de>
 8005976:	f8db 3010 	ldr.w	r3, [fp, #16]
 800597a:	2b01      	cmp	r3, #1
 800597c:	dd7c      	ble.n	8005a78 <_strtod_l+0x8d8>
 800597e:	4659      	mov	r1, fp
 8005980:	2201      	movs	r2, #1
 8005982:	4650      	mov	r0, sl
 8005984:	f001 feea 	bl	800775c <__lshift>
 8005988:	9904      	ldr	r1, [sp, #16]
 800598a:	4683      	mov	fp, r0
 800598c:	f001 ff56 	bl	800783c <__mcmp>
 8005990:	2800      	cmp	r0, #0
 8005992:	dd71      	ble.n	8005a78 <_strtod_l+0x8d8>
 8005994:	9905      	ldr	r1, [sp, #20]
 8005996:	464b      	mov	r3, r9
 8005998:	4a20      	ldr	r2, [pc, #128]	; (8005a1c <_strtod_l+0x87c>)
 800599a:	2900      	cmp	r1, #0
 800599c:	f000 808c 	beq.w	8005ab8 <_strtod_l+0x918>
 80059a0:	ea02 0109 	and.w	r1, r2, r9
 80059a4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80059a8:	f300 8086 	bgt.w	8005ab8 <_strtod_l+0x918>
 80059ac:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80059b0:	f77f aeaa 	ble.w	8005708 <_strtod_l+0x568>
 80059b4:	4640      	mov	r0, r8
 80059b6:	4649      	mov	r1, r9
 80059b8:	4b19      	ldr	r3, [pc, #100]	; (8005a20 <_strtod_l+0x880>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	f7fa fd8c 	bl	80004d8 <__aeabi_dmul>
 80059c0:	460b      	mov	r3, r1
 80059c2:	4303      	orrs	r3, r0
 80059c4:	bf08      	it	eq
 80059c6:	2322      	moveq	r3, #34	; 0x22
 80059c8:	4680      	mov	r8, r0
 80059ca:	4689      	mov	r9, r1
 80059cc:	bf08      	it	eq
 80059ce:	f8ca 3000 	streq.w	r3, [sl]
 80059d2:	e62f      	b.n	8005634 <_strtod_l+0x494>
 80059d4:	f04f 32ff 	mov.w	r2, #4294967295
 80059d8:	fa02 f303 	lsl.w	r3, r2, r3
 80059dc:	ea03 0808 	and.w	r8, r3, r8
 80059e0:	e6e0      	b.n	80057a4 <_strtod_l+0x604>
 80059e2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80059e6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80059ea:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80059ee:	35e2      	adds	r5, #226	; 0xe2
 80059f0:	fa07 f505 	lsl.w	r5, r7, r5
 80059f4:	970f      	str	r7, [sp, #60]	; 0x3c
 80059f6:	e747      	b.n	8005888 <_strtod_l+0x6e8>
 80059f8:	2301      	movs	r3, #1
 80059fa:	2500      	movs	r5, #0
 80059fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80059fe:	e743      	b.n	8005888 <_strtod_l+0x6e8>
 8005a00:	463a      	mov	r2, r7
 8005a02:	4650      	mov	r0, sl
 8005a04:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005a06:	f001 fea9 	bl	800775c <__lshift>
 8005a0a:	901a      	str	r0, [sp, #104]	; 0x68
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	f47f af69 	bne.w	80058e4 <_strtod_l+0x744>
 8005a12:	e604      	b.n	800561e <_strtod_l+0x47e>
 8005a14:	08008da0 	.word	0x08008da0
 8005a18:	fffffc02 	.word	0xfffffc02
 8005a1c:	7ff00000 	.word	0x7ff00000
 8005a20:	39500000 	.word	0x39500000
 8005a24:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005a28:	d165      	bne.n	8005af6 <_strtod_l+0x956>
 8005a2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a30:	b35a      	cbz	r2, 8005a8a <_strtod_l+0x8ea>
 8005a32:	4a99      	ldr	r2, [pc, #612]	; (8005c98 <_strtod_l+0xaf8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d12b      	bne.n	8005a90 <_strtod_l+0x8f0>
 8005a38:	9b05      	ldr	r3, [sp, #20]
 8005a3a:	4641      	mov	r1, r8
 8005a3c:	b303      	cbz	r3, 8005a80 <_strtod_l+0x8e0>
 8005a3e:	464a      	mov	r2, r9
 8005a40:	4b96      	ldr	r3, [pc, #600]	; (8005c9c <_strtod_l+0xafc>)
 8005a42:	4013      	ands	r3, r2
 8005a44:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005a48:	f04f 32ff 	mov.w	r2, #4294967295
 8005a4c:	d81b      	bhi.n	8005a86 <_strtod_l+0x8e6>
 8005a4e:	0d1b      	lsrs	r3, r3, #20
 8005a50:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005a54:	fa02 f303 	lsl.w	r3, r2, r3
 8005a58:	4299      	cmp	r1, r3
 8005a5a:	d119      	bne.n	8005a90 <_strtod_l+0x8f0>
 8005a5c:	4b90      	ldr	r3, [pc, #576]	; (8005ca0 <_strtod_l+0xb00>)
 8005a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d102      	bne.n	8005a6a <_strtod_l+0x8ca>
 8005a64:	3101      	adds	r1, #1
 8005a66:	f43f adda 	beq.w	800561e <_strtod_l+0x47e>
 8005a6a:	f04f 0800 	mov.w	r8, #0
 8005a6e:	4b8b      	ldr	r3, [pc, #556]	; (8005c9c <_strtod_l+0xafc>)
 8005a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a72:	401a      	ands	r2, r3
 8005a74:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8005a78:	9b05      	ldr	r3, [sp, #20]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d19a      	bne.n	80059b4 <_strtod_l+0x814>
 8005a7e:	e5d9      	b.n	8005634 <_strtod_l+0x494>
 8005a80:	f04f 33ff 	mov.w	r3, #4294967295
 8005a84:	e7e8      	b.n	8005a58 <_strtod_l+0x8b8>
 8005a86:	4613      	mov	r3, r2
 8005a88:	e7e6      	b.n	8005a58 <_strtod_l+0x8b8>
 8005a8a:	ea53 0308 	orrs.w	r3, r3, r8
 8005a8e:	d081      	beq.n	8005994 <_strtod_l+0x7f4>
 8005a90:	b1e5      	cbz	r5, 8005acc <_strtod_l+0x92c>
 8005a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a94:	421d      	tst	r5, r3
 8005a96:	d0ef      	beq.n	8005a78 <_strtod_l+0x8d8>
 8005a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a9a:	4640      	mov	r0, r8
 8005a9c:	4649      	mov	r1, r9
 8005a9e:	9a05      	ldr	r2, [sp, #20]
 8005aa0:	b1c3      	cbz	r3, 8005ad4 <_strtod_l+0x934>
 8005aa2:	f7ff fb59 	bl	8005158 <sulp>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005aae:	f7fa fb5d 	bl	800016c <__adddf3>
 8005ab2:	4680      	mov	r8, r0
 8005ab4:	4689      	mov	r9, r1
 8005ab6:	e7df      	b.n	8005a78 <_strtod_l+0x8d8>
 8005ab8:	4013      	ands	r3, r2
 8005aba:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005abe:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005ac2:	f04f 38ff 	mov.w	r8, #4294967295
 8005ac6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005aca:	e7d5      	b.n	8005a78 <_strtod_l+0x8d8>
 8005acc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ace:	ea13 0f08 	tst.w	r3, r8
 8005ad2:	e7e0      	b.n	8005a96 <_strtod_l+0x8f6>
 8005ad4:	f7ff fb40 	bl	8005158 <sulp>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	460b      	mov	r3, r1
 8005adc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ae0:	f7fa fb42 	bl	8000168 <__aeabi_dsub>
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	4680      	mov	r8, r0
 8005aea:	4689      	mov	r9, r1
 8005aec:	f7fa ff5c 	bl	80009a8 <__aeabi_dcmpeq>
 8005af0:	2800      	cmp	r0, #0
 8005af2:	d0c1      	beq.n	8005a78 <_strtod_l+0x8d8>
 8005af4:	e608      	b.n	8005708 <_strtod_l+0x568>
 8005af6:	4658      	mov	r0, fp
 8005af8:	9904      	ldr	r1, [sp, #16]
 8005afa:	f002 f81d 	bl	8007b38 <__ratio>
 8005afe:	2200      	movs	r2, #0
 8005b00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b04:	4606      	mov	r6, r0
 8005b06:	460f      	mov	r7, r1
 8005b08:	f7fa ff62 	bl	80009d0 <__aeabi_dcmple>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	d070      	beq.n	8005bf2 <_strtod_l+0xa52>
 8005b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d042      	beq.n	8005b9c <_strtod_l+0x9fc>
 8005b16:	2600      	movs	r6, #0
 8005b18:	4f62      	ldr	r7, [pc, #392]	; (8005ca4 <_strtod_l+0xb04>)
 8005b1a:	4d62      	ldr	r5, [pc, #392]	; (8005ca4 <_strtod_l+0xb04>)
 8005b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b22:	0d1b      	lsrs	r3, r3, #20
 8005b24:	051b      	lsls	r3, r3, #20
 8005b26:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b2a:	4b5f      	ldr	r3, [pc, #380]	; (8005ca8 <_strtod_l+0xb08>)
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	f040 80c3 	bne.w	8005cb8 <_strtod_l+0xb18>
 8005b32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b34:	4640      	mov	r0, r8
 8005b36:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	f001 ff26 	bl	800798c <__ulp>
 8005b40:	4602      	mov	r2, r0
 8005b42:	460b      	mov	r3, r1
 8005b44:	4630      	mov	r0, r6
 8005b46:	4639      	mov	r1, r7
 8005b48:	f7fa fcc6 	bl	80004d8 <__aeabi_dmul>
 8005b4c:	4642      	mov	r2, r8
 8005b4e:	464b      	mov	r3, r9
 8005b50:	f7fa fb0c 	bl	800016c <__adddf3>
 8005b54:	460b      	mov	r3, r1
 8005b56:	4951      	ldr	r1, [pc, #324]	; (8005c9c <_strtod_l+0xafc>)
 8005b58:	4a54      	ldr	r2, [pc, #336]	; (8005cac <_strtod_l+0xb0c>)
 8005b5a:	4019      	ands	r1, r3
 8005b5c:	4291      	cmp	r1, r2
 8005b5e:	4680      	mov	r8, r0
 8005b60:	d95d      	bls.n	8005c1e <_strtod_l+0xa7e>
 8005b62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b64:	4b4e      	ldr	r3, [pc, #312]	; (8005ca0 <_strtod_l+0xb00>)
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d103      	bne.n	8005b72 <_strtod_l+0x9d2>
 8005b6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	f43f ad56 	beq.w	800561e <_strtod_l+0x47e>
 8005b72:	f04f 38ff 	mov.w	r8, #4294967295
 8005b76:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8005ca0 <_strtod_l+0xb00>
 8005b7a:	4650      	mov	r0, sl
 8005b7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005b7e:	f001 fbd5 	bl	800732c <_Bfree>
 8005b82:	4650      	mov	r0, sl
 8005b84:	9906      	ldr	r1, [sp, #24]
 8005b86:	f001 fbd1 	bl	800732c <_Bfree>
 8005b8a:	4650      	mov	r0, sl
 8005b8c:	9904      	ldr	r1, [sp, #16]
 8005b8e:	f001 fbcd 	bl	800732c <_Bfree>
 8005b92:	4659      	mov	r1, fp
 8005b94:	4650      	mov	r0, sl
 8005b96:	f001 fbc9 	bl	800732c <_Bfree>
 8005b9a:	e627      	b.n	80057ec <_strtod_l+0x64c>
 8005b9c:	f1b8 0f00 	cmp.w	r8, #0
 8005ba0:	d119      	bne.n	8005bd6 <_strtod_l+0xa36>
 8005ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ba8:	b9e3      	cbnz	r3, 8005be4 <_strtod_l+0xa44>
 8005baa:	2200      	movs	r2, #0
 8005bac:	4630      	mov	r0, r6
 8005bae:	4639      	mov	r1, r7
 8005bb0:	4b3c      	ldr	r3, [pc, #240]	; (8005ca4 <_strtod_l+0xb04>)
 8005bb2:	f7fa ff03 	bl	80009bc <__aeabi_dcmplt>
 8005bb6:	b9c8      	cbnz	r0, 8005bec <_strtod_l+0xa4c>
 8005bb8:	2200      	movs	r2, #0
 8005bba:	4630      	mov	r0, r6
 8005bbc:	4639      	mov	r1, r7
 8005bbe:	4b3c      	ldr	r3, [pc, #240]	; (8005cb0 <_strtod_l+0xb10>)
 8005bc0:	f7fa fc8a 	bl	80004d8 <__aeabi_dmul>
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	460d      	mov	r5, r1
 8005bc8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005bcc:	9416      	str	r4, [sp, #88]	; 0x58
 8005bce:	9317      	str	r3, [sp, #92]	; 0x5c
 8005bd0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005bd4:	e7a2      	b.n	8005b1c <_strtod_l+0x97c>
 8005bd6:	f1b8 0f01 	cmp.w	r8, #1
 8005bda:	d103      	bne.n	8005be4 <_strtod_l+0xa44>
 8005bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f43f ad92 	beq.w	8005708 <_strtod_l+0x568>
 8005be4:	2600      	movs	r6, #0
 8005be6:	2400      	movs	r4, #0
 8005be8:	4f32      	ldr	r7, [pc, #200]	; (8005cb4 <_strtod_l+0xb14>)
 8005bea:	e796      	b.n	8005b1a <_strtod_l+0x97a>
 8005bec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005bee:	4d30      	ldr	r5, [pc, #192]	; (8005cb0 <_strtod_l+0xb10>)
 8005bf0:	e7ea      	b.n	8005bc8 <_strtod_l+0xa28>
 8005bf2:	4b2f      	ldr	r3, [pc, #188]	; (8005cb0 <_strtod_l+0xb10>)
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	4630      	mov	r0, r6
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	f7fa fc6d 	bl	80004d8 <__aeabi_dmul>
 8005bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c00:	4604      	mov	r4, r0
 8005c02:	460d      	mov	r5, r1
 8005c04:	b933      	cbnz	r3, 8005c14 <_strtod_l+0xa74>
 8005c06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c0a:	9010      	str	r0, [sp, #64]	; 0x40
 8005c0c:	9311      	str	r3, [sp, #68]	; 0x44
 8005c0e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005c12:	e783      	b.n	8005b1c <_strtod_l+0x97c>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005c1c:	e7f7      	b.n	8005c0e <_strtod_l+0xa6e>
 8005c1e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005c22:	9b05      	ldr	r3, [sp, #20]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d1a8      	bne.n	8005b7a <_strtod_l+0x9da>
 8005c28:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005c2e:	0d1b      	lsrs	r3, r3, #20
 8005c30:	051b      	lsls	r3, r3, #20
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d1a1      	bne.n	8005b7a <_strtod_l+0x9da>
 8005c36:	4620      	mov	r0, r4
 8005c38:	4629      	mov	r1, r5
 8005c3a:	f7fb f8a3 	bl	8000d84 <__aeabi_d2lz>
 8005c3e:	f7fa fc1d 	bl	800047c <__aeabi_l2d>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4620      	mov	r0, r4
 8005c48:	4629      	mov	r1, r5
 8005c4a:	f7fa fa8d 	bl	8000168 <__aeabi_dsub>
 8005c4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c54:	ea43 0308 	orr.w	r3, r3, r8
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	4604      	mov	r4, r0
 8005c5c:	460d      	mov	r5, r1
 8005c5e:	d066      	beq.n	8005d2e <_strtod_l+0xb8e>
 8005c60:	a309      	add	r3, pc, #36	; (adr r3, 8005c88 <_strtod_l+0xae8>)
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f7fa fea9 	bl	80009bc <__aeabi_dcmplt>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	f47f ace2 	bne.w	8005634 <_strtod_l+0x494>
 8005c70:	a307      	add	r3, pc, #28	; (adr r3, 8005c90 <_strtod_l+0xaf0>)
 8005c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c76:	4620      	mov	r0, r4
 8005c78:	4629      	mov	r1, r5
 8005c7a:	f7fa febd 	bl	80009f8 <__aeabi_dcmpgt>
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	f43f af7b 	beq.w	8005b7a <_strtod_l+0x9da>
 8005c84:	e4d6      	b.n	8005634 <_strtod_l+0x494>
 8005c86:	bf00      	nop
 8005c88:	94a03595 	.word	0x94a03595
 8005c8c:	3fdfffff 	.word	0x3fdfffff
 8005c90:	35afe535 	.word	0x35afe535
 8005c94:	3fe00000 	.word	0x3fe00000
 8005c98:	000fffff 	.word	0x000fffff
 8005c9c:	7ff00000 	.word	0x7ff00000
 8005ca0:	7fefffff 	.word	0x7fefffff
 8005ca4:	3ff00000 	.word	0x3ff00000
 8005ca8:	7fe00000 	.word	0x7fe00000
 8005cac:	7c9fffff 	.word	0x7c9fffff
 8005cb0:	3fe00000 	.word	0x3fe00000
 8005cb4:	bff00000 	.word	0xbff00000
 8005cb8:	9b05      	ldr	r3, [sp, #20]
 8005cba:	b313      	cbz	r3, 8005d02 <_strtod_l+0xb62>
 8005cbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005cbe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005cc2:	d81e      	bhi.n	8005d02 <_strtod_l+0xb62>
 8005cc4:	a326      	add	r3, pc, #152	; (adr r3, 8005d60 <_strtod_l+0xbc0>)
 8005cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cca:	4620      	mov	r0, r4
 8005ccc:	4629      	mov	r1, r5
 8005cce:	f7fa fe7f 	bl	80009d0 <__aeabi_dcmple>
 8005cd2:	b190      	cbz	r0, 8005cfa <_strtod_l+0xb5a>
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	f7fa fed6 	bl	8000a88 <__aeabi_d2uiz>
 8005cdc:	2801      	cmp	r0, #1
 8005cde:	bf38      	it	cc
 8005ce0:	2001      	movcc	r0, #1
 8005ce2:	f7fa fb7f 	bl	80003e4 <__aeabi_ui2d>
 8005ce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ce8:	4604      	mov	r4, r0
 8005cea:	460d      	mov	r5, r1
 8005cec:	b9d3      	cbnz	r3, 8005d24 <_strtod_l+0xb84>
 8005cee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005cf2:	9012      	str	r0, [sp, #72]	; 0x48
 8005cf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8005cf6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005cfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005cfc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005d00:	1a9f      	subs	r7, r3, r2
 8005d02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d06:	f001 fe41 	bl	800798c <__ulp>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	4630      	mov	r0, r6
 8005d10:	4639      	mov	r1, r7
 8005d12:	f7fa fbe1 	bl	80004d8 <__aeabi_dmul>
 8005d16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d1a:	f7fa fa27 	bl	800016c <__adddf3>
 8005d1e:	4680      	mov	r8, r0
 8005d20:	4689      	mov	r9, r1
 8005d22:	e77e      	b.n	8005c22 <_strtod_l+0xa82>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005d2c:	e7e3      	b.n	8005cf6 <_strtod_l+0xb56>
 8005d2e:	a30e      	add	r3, pc, #56	; (adr r3, 8005d68 <_strtod_l+0xbc8>)
 8005d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d34:	f7fa fe42 	bl	80009bc <__aeabi_dcmplt>
 8005d38:	e7a1      	b.n	8005c7e <_strtod_l+0xade>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	930a      	str	r3, [sp, #40]	; 0x28
 8005d3e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005d40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	f7ff ba71 	b.w	800522a <_strtod_l+0x8a>
 8005d48:	2a65      	cmp	r2, #101	; 0x65
 8005d4a:	f43f ab63 	beq.w	8005414 <_strtod_l+0x274>
 8005d4e:	2a45      	cmp	r2, #69	; 0x45
 8005d50:	f43f ab60 	beq.w	8005414 <_strtod_l+0x274>
 8005d54:	2301      	movs	r3, #1
 8005d56:	f7ff bb95 	b.w	8005484 <_strtod_l+0x2e4>
 8005d5a:	bf00      	nop
 8005d5c:	f3af 8000 	nop.w
 8005d60:	ffc00000 	.word	0xffc00000
 8005d64:	41dfffff 	.word	0x41dfffff
 8005d68:	94a03595 	.word	0x94a03595
 8005d6c:	3fcfffff 	.word	0x3fcfffff

08005d70 <_strtod_r>:
 8005d70:	4b01      	ldr	r3, [pc, #4]	; (8005d78 <_strtod_r+0x8>)
 8005d72:	f7ff ba15 	b.w	80051a0 <_strtod_l>
 8005d76:	bf00      	nop
 8005d78:	20000074 	.word	0x20000074

08005d7c <_strtol_l.constprop.0>:
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d82:	4680      	mov	r8, r0
 8005d84:	d001      	beq.n	8005d8a <_strtol_l.constprop.0+0xe>
 8005d86:	2b24      	cmp	r3, #36	; 0x24
 8005d88:	d906      	bls.n	8005d98 <_strtol_l.constprop.0+0x1c>
 8005d8a:	f7fe fb21 	bl	80043d0 <__errno>
 8005d8e:	2316      	movs	r3, #22
 8005d90:	6003      	str	r3, [r0, #0]
 8005d92:	2000      	movs	r0, #0
 8005d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d98:	460d      	mov	r5, r1
 8005d9a:	4f35      	ldr	r7, [pc, #212]	; (8005e70 <_strtol_l.constprop.0+0xf4>)
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005da2:	5de6      	ldrb	r6, [r4, r7]
 8005da4:	f016 0608 	ands.w	r6, r6, #8
 8005da8:	d1f8      	bne.n	8005d9c <_strtol_l.constprop.0+0x20>
 8005daa:	2c2d      	cmp	r4, #45	; 0x2d
 8005dac:	d12f      	bne.n	8005e0e <_strtol_l.constprop.0+0x92>
 8005dae:	2601      	movs	r6, #1
 8005db0:	782c      	ldrb	r4, [r5, #0]
 8005db2:	1c85      	adds	r5, r0, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d057      	beq.n	8005e68 <_strtol_l.constprop.0+0xec>
 8005db8:	2b10      	cmp	r3, #16
 8005dba:	d109      	bne.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005dbc:	2c30      	cmp	r4, #48	; 0x30
 8005dbe:	d107      	bne.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005dc0:	7828      	ldrb	r0, [r5, #0]
 8005dc2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005dc6:	2858      	cmp	r0, #88	; 0x58
 8005dc8:	d149      	bne.n	8005e5e <_strtol_l.constprop.0+0xe2>
 8005dca:	2310      	movs	r3, #16
 8005dcc:	786c      	ldrb	r4, [r5, #1]
 8005dce:	3502      	adds	r5, #2
 8005dd0:	2700      	movs	r7, #0
 8005dd2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8005dd6:	f10e 3eff 	add.w	lr, lr, #4294967295
 8005dda:	fbbe f9f3 	udiv	r9, lr, r3
 8005dde:	4638      	mov	r0, r7
 8005de0:	fb03 ea19 	mls	sl, r3, r9, lr
 8005de4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005de8:	f1bc 0f09 	cmp.w	ip, #9
 8005dec:	d814      	bhi.n	8005e18 <_strtol_l.constprop.0+0x9c>
 8005dee:	4664      	mov	r4, ip
 8005df0:	42a3      	cmp	r3, r4
 8005df2:	dd22      	ble.n	8005e3a <_strtol_l.constprop.0+0xbe>
 8005df4:	2f00      	cmp	r7, #0
 8005df6:	db1d      	blt.n	8005e34 <_strtol_l.constprop.0+0xb8>
 8005df8:	4581      	cmp	r9, r0
 8005dfa:	d31b      	bcc.n	8005e34 <_strtol_l.constprop.0+0xb8>
 8005dfc:	d101      	bne.n	8005e02 <_strtol_l.constprop.0+0x86>
 8005dfe:	45a2      	cmp	sl, r4
 8005e00:	db18      	blt.n	8005e34 <_strtol_l.constprop.0+0xb8>
 8005e02:	2701      	movs	r7, #1
 8005e04:	fb00 4003 	mla	r0, r0, r3, r4
 8005e08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e0c:	e7ea      	b.n	8005de4 <_strtol_l.constprop.0+0x68>
 8005e0e:	2c2b      	cmp	r4, #43	; 0x2b
 8005e10:	bf04      	itt	eq
 8005e12:	782c      	ldrbeq	r4, [r5, #0]
 8005e14:	1c85      	addeq	r5, r0, #2
 8005e16:	e7cd      	b.n	8005db4 <_strtol_l.constprop.0+0x38>
 8005e18:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005e1c:	f1bc 0f19 	cmp.w	ip, #25
 8005e20:	d801      	bhi.n	8005e26 <_strtol_l.constprop.0+0xaa>
 8005e22:	3c37      	subs	r4, #55	; 0x37
 8005e24:	e7e4      	b.n	8005df0 <_strtol_l.constprop.0+0x74>
 8005e26:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005e2a:	f1bc 0f19 	cmp.w	ip, #25
 8005e2e:	d804      	bhi.n	8005e3a <_strtol_l.constprop.0+0xbe>
 8005e30:	3c57      	subs	r4, #87	; 0x57
 8005e32:	e7dd      	b.n	8005df0 <_strtol_l.constprop.0+0x74>
 8005e34:	f04f 37ff 	mov.w	r7, #4294967295
 8005e38:	e7e6      	b.n	8005e08 <_strtol_l.constprop.0+0x8c>
 8005e3a:	2f00      	cmp	r7, #0
 8005e3c:	da07      	bge.n	8005e4e <_strtol_l.constprop.0+0xd2>
 8005e3e:	2322      	movs	r3, #34	; 0x22
 8005e40:	4670      	mov	r0, lr
 8005e42:	f8c8 3000 	str.w	r3, [r8]
 8005e46:	2a00      	cmp	r2, #0
 8005e48:	d0a4      	beq.n	8005d94 <_strtol_l.constprop.0+0x18>
 8005e4a:	1e69      	subs	r1, r5, #1
 8005e4c:	e005      	b.n	8005e5a <_strtol_l.constprop.0+0xde>
 8005e4e:	b106      	cbz	r6, 8005e52 <_strtol_l.constprop.0+0xd6>
 8005e50:	4240      	negs	r0, r0
 8005e52:	2a00      	cmp	r2, #0
 8005e54:	d09e      	beq.n	8005d94 <_strtol_l.constprop.0+0x18>
 8005e56:	2f00      	cmp	r7, #0
 8005e58:	d1f7      	bne.n	8005e4a <_strtol_l.constprop.0+0xce>
 8005e5a:	6011      	str	r1, [r2, #0]
 8005e5c:	e79a      	b.n	8005d94 <_strtol_l.constprop.0+0x18>
 8005e5e:	2430      	movs	r4, #48	; 0x30
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1b5      	bne.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005e64:	2308      	movs	r3, #8
 8005e66:	e7b3      	b.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005e68:	2c30      	cmp	r4, #48	; 0x30
 8005e6a:	d0a9      	beq.n	8005dc0 <_strtol_l.constprop.0+0x44>
 8005e6c:	230a      	movs	r3, #10
 8005e6e:	e7af      	b.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005e70:	08008dc9 	.word	0x08008dc9

08005e74 <_strtol_r>:
 8005e74:	f7ff bf82 	b.w	8005d7c <_strtol_l.constprop.0>

08005e78 <quorem>:
 8005e78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e7c:	6903      	ldr	r3, [r0, #16]
 8005e7e:	690c      	ldr	r4, [r1, #16]
 8005e80:	4607      	mov	r7, r0
 8005e82:	42a3      	cmp	r3, r4
 8005e84:	f2c0 8082 	blt.w	8005f8c <quorem+0x114>
 8005e88:	3c01      	subs	r4, #1
 8005e8a:	f100 0514 	add.w	r5, r0, #20
 8005e8e:	f101 0814 	add.w	r8, r1, #20
 8005e92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e96:	9301      	str	r3, [sp, #4]
 8005e98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ea8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005eac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005eb0:	d331      	bcc.n	8005f16 <quorem+0x9e>
 8005eb2:	f04f 0e00 	mov.w	lr, #0
 8005eb6:	4640      	mov	r0, r8
 8005eb8:	46ac      	mov	ip, r5
 8005eba:	46f2      	mov	sl, lr
 8005ebc:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ec0:	b293      	uxth	r3, r2
 8005ec2:	fb06 e303 	mla	r3, r6, r3, lr
 8005ec6:	0c12      	lsrs	r2, r2, #16
 8005ec8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	fb06 e202 	mla	r2, r6, r2, lr
 8005ed2:	ebaa 0303 	sub.w	r3, sl, r3
 8005ed6:	f8dc a000 	ldr.w	sl, [ip]
 8005eda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ede:	fa1f fa8a 	uxth.w	sl, sl
 8005ee2:	4453      	add	r3, sl
 8005ee4:	f8dc a000 	ldr.w	sl, [ip]
 8005ee8:	b292      	uxth	r2, r2
 8005eea:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005eee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ef8:	4581      	cmp	r9, r0
 8005efa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005efe:	f84c 3b04 	str.w	r3, [ip], #4
 8005f02:	d2db      	bcs.n	8005ebc <quorem+0x44>
 8005f04:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f08:	b92b      	cbnz	r3, 8005f16 <quorem+0x9e>
 8005f0a:	9b01      	ldr	r3, [sp, #4]
 8005f0c:	3b04      	subs	r3, #4
 8005f0e:	429d      	cmp	r5, r3
 8005f10:	461a      	mov	r2, r3
 8005f12:	d32f      	bcc.n	8005f74 <quorem+0xfc>
 8005f14:	613c      	str	r4, [r7, #16]
 8005f16:	4638      	mov	r0, r7
 8005f18:	f001 fc90 	bl	800783c <__mcmp>
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	db25      	blt.n	8005f6c <quorem+0xf4>
 8005f20:	4628      	mov	r0, r5
 8005f22:	f04f 0c00 	mov.w	ip, #0
 8005f26:	3601      	adds	r6, #1
 8005f28:	f858 1b04 	ldr.w	r1, [r8], #4
 8005f2c:	f8d0 e000 	ldr.w	lr, [r0]
 8005f30:	b28b      	uxth	r3, r1
 8005f32:	ebac 0303 	sub.w	r3, ip, r3
 8005f36:	fa1f f28e 	uxth.w	r2, lr
 8005f3a:	4413      	add	r3, r2
 8005f3c:	0c0a      	lsrs	r2, r1, #16
 8005f3e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005f42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f4c:	45c1      	cmp	r9, r8
 8005f4e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005f52:	f840 3b04 	str.w	r3, [r0], #4
 8005f56:	d2e7      	bcs.n	8005f28 <quorem+0xb0>
 8005f58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f60:	b922      	cbnz	r2, 8005f6c <quorem+0xf4>
 8005f62:	3b04      	subs	r3, #4
 8005f64:	429d      	cmp	r5, r3
 8005f66:	461a      	mov	r2, r3
 8005f68:	d30a      	bcc.n	8005f80 <quorem+0x108>
 8005f6a:	613c      	str	r4, [r7, #16]
 8005f6c:	4630      	mov	r0, r6
 8005f6e:	b003      	add	sp, #12
 8005f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f74:	6812      	ldr	r2, [r2, #0]
 8005f76:	3b04      	subs	r3, #4
 8005f78:	2a00      	cmp	r2, #0
 8005f7a:	d1cb      	bne.n	8005f14 <quorem+0x9c>
 8005f7c:	3c01      	subs	r4, #1
 8005f7e:	e7c6      	b.n	8005f0e <quorem+0x96>
 8005f80:	6812      	ldr	r2, [r2, #0]
 8005f82:	3b04      	subs	r3, #4
 8005f84:	2a00      	cmp	r2, #0
 8005f86:	d1f0      	bne.n	8005f6a <quorem+0xf2>
 8005f88:	3c01      	subs	r4, #1
 8005f8a:	e7eb      	b.n	8005f64 <quorem+0xec>
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	e7ee      	b.n	8005f6e <quorem+0xf6>

08005f90 <_dtoa_r>:
 8005f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f94:	4616      	mov	r6, r2
 8005f96:	461f      	mov	r7, r3
 8005f98:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005f9a:	b099      	sub	sp, #100	; 0x64
 8005f9c:	4605      	mov	r5, r0
 8005f9e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005fa2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005fa6:	b974      	cbnz	r4, 8005fc6 <_dtoa_r+0x36>
 8005fa8:	2010      	movs	r0, #16
 8005faa:	f001 f949 	bl	8007240 <malloc>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	6268      	str	r0, [r5, #36]	; 0x24
 8005fb2:	b920      	cbnz	r0, 8005fbe <_dtoa_r+0x2e>
 8005fb4:	21ea      	movs	r1, #234	; 0xea
 8005fb6:	4ba8      	ldr	r3, [pc, #672]	; (8006258 <_dtoa_r+0x2c8>)
 8005fb8:	48a8      	ldr	r0, [pc, #672]	; (800625c <_dtoa_r+0x2cc>)
 8005fba:	f002 f8b3 	bl	8008124 <__assert_func>
 8005fbe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005fc2:	6004      	str	r4, [r0, #0]
 8005fc4:	60c4      	str	r4, [r0, #12]
 8005fc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005fc8:	6819      	ldr	r1, [r3, #0]
 8005fca:	b151      	cbz	r1, 8005fe2 <_dtoa_r+0x52>
 8005fcc:	685a      	ldr	r2, [r3, #4]
 8005fce:	2301      	movs	r3, #1
 8005fd0:	4093      	lsls	r3, r2
 8005fd2:	604a      	str	r2, [r1, #4]
 8005fd4:	608b      	str	r3, [r1, #8]
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	f001 f9a8 	bl	800732c <_Bfree>
 8005fdc:	2200      	movs	r2, #0
 8005fde:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	1e3b      	subs	r3, r7, #0
 8005fe4:	bfaf      	iteee	ge
 8005fe6:	2300      	movge	r3, #0
 8005fe8:	2201      	movlt	r2, #1
 8005fea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005fee:	9305      	strlt	r3, [sp, #20]
 8005ff0:	bfa8      	it	ge
 8005ff2:	f8c8 3000 	strge.w	r3, [r8]
 8005ff6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005ffa:	4b99      	ldr	r3, [pc, #612]	; (8006260 <_dtoa_r+0x2d0>)
 8005ffc:	bfb8      	it	lt
 8005ffe:	f8c8 2000 	strlt.w	r2, [r8]
 8006002:	ea33 0309 	bics.w	r3, r3, r9
 8006006:	d119      	bne.n	800603c <_dtoa_r+0xac>
 8006008:	f242 730f 	movw	r3, #9999	; 0x270f
 800600c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800600e:	6013      	str	r3, [r2, #0]
 8006010:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006014:	4333      	orrs	r3, r6
 8006016:	f000 857f 	beq.w	8006b18 <_dtoa_r+0xb88>
 800601a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800601c:	b953      	cbnz	r3, 8006034 <_dtoa_r+0xa4>
 800601e:	4b91      	ldr	r3, [pc, #580]	; (8006264 <_dtoa_r+0x2d4>)
 8006020:	e022      	b.n	8006068 <_dtoa_r+0xd8>
 8006022:	4b91      	ldr	r3, [pc, #580]	; (8006268 <_dtoa_r+0x2d8>)
 8006024:	9303      	str	r3, [sp, #12]
 8006026:	3308      	adds	r3, #8
 8006028:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800602a:	6013      	str	r3, [r2, #0]
 800602c:	9803      	ldr	r0, [sp, #12]
 800602e:	b019      	add	sp, #100	; 0x64
 8006030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006034:	4b8b      	ldr	r3, [pc, #556]	; (8006264 <_dtoa_r+0x2d4>)
 8006036:	9303      	str	r3, [sp, #12]
 8006038:	3303      	adds	r3, #3
 800603a:	e7f5      	b.n	8006028 <_dtoa_r+0x98>
 800603c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006040:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006044:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006048:	2200      	movs	r2, #0
 800604a:	2300      	movs	r3, #0
 800604c:	f7fa fcac 	bl	80009a8 <__aeabi_dcmpeq>
 8006050:	4680      	mov	r8, r0
 8006052:	b158      	cbz	r0, 800606c <_dtoa_r+0xdc>
 8006054:	2301      	movs	r3, #1
 8006056:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006058:	6013      	str	r3, [r2, #0]
 800605a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 8558 	beq.w	8006b12 <_dtoa_r+0xb82>
 8006062:	4882      	ldr	r0, [pc, #520]	; (800626c <_dtoa_r+0x2dc>)
 8006064:	6018      	str	r0, [r3, #0]
 8006066:	1e43      	subs	r3, r0, #1
 8006068:	9303      	str	r3, [sp, #12]
 800606a:	e7df      	b.n	800602c <_dtoa_r+0x9c>
 800606c:	ab16      	add	r3, sp, #88	; 0x58
 800606e:	9301      	str	r3, [sp, #4]
 8006070:	ab17      	add	r3, sp, #92	; 0x5c
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	4628      	mov	r0, r5
 8006076:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800607a:	f001 fd01 	bl	8007a80 <__d2b>
 800607e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006082:	4683      	mov	fp, r0
 8006084:	2c00      	cmp	r4, #0
 8006086:	d07f      	beq.n	8006188 <_dtoa_r+0x1f8>
 8006088:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800608c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800608e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006092:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006096:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800609a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800609e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80060a2:	2200      	movs	r2, #0
 80060a4:	4b72      	ldr	r3, [pc, #456]	; (8006270 <_dtoa_r+0x2e0>)
 80060a6:	f7fa f85f 	bl	8000168 <__aeabi_dsub>
 80060aa:	a365      	add	r3, pc, #404	; (adr r3, 8006240 <_dtoa_r+0x2b0>)
 80060ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b0:	f7fa fa12 	bl	80004d8 <__aeabi_dmul>
 80060b4:	a364      	add	r3, pc, #400	; (adr r3, 8006248 <_dtoa_r+0x2b8>)
 80060b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ba:	f7fa f857 	bl	800016c <__adddf3>
 80060be:	4606      	mov	r6, r0
 80060c0:	4620      	mov	r0, r4
 80060c2:	460f      	mov	r7, r1
 80060c4:	f7fa f99e 	bl	8000404 <__aeabi_i2d>
 80060c8:	a361      	add	r3, pc, #388	; (adr r3, 8006250 <_dtoa_r+0x2c0>)
 80060ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ce:	f7fa fa03 	bl	80004d8 <__aeabi_dmul>
 80060d2:	4602      	mov	r2, r0
 80060d4:	460b      	mov	r3, r1
 80060d6:	4630      	mov	r0, r6
 80060d8:	4639      	mov	r1, r7
 80060da:	f7fa f847 	bl	800016c <__adddf3>
 80060de:	4606      	mov	r6, r0
 80060e0:	460f      	mov	r7, r1
 80060e2:	f7fa fca9 	bl	8000a38 <__aeabi_d2iz>
 80060e6:	2200      	movs	r2, #0
 80060e8:	4682      	mov	sl, r0
 80060ea:	2300      	movs	r3, #0
 80060ec:	4630      	mov	r0, r6
 80060ee:	4639      	mov	r1, r7
 80060f0:	f7fa fc64 	bl	80009bc <__aeabi_dcmplt>
 80060f4:	b148      	cbz	r0, 800610a <_dtoa_r+0x17a>
 80060f6:	4650      	mov	r0, sl
 80060f8:	f7fa f984 	bl	8000404 <__aeabi_i2d>
 80060fc:	4632      	mov	r2, r6
 80060fe:	463b      	mov	r3, r7
 8006100:	f7fa fc52 	bl	80009a8 <__aeabi_dcmpeq>
 8006104:	b908      	cbnz	r0, 800610a <_dtoa_r+0x17a>
 8006106:	f10a 3aff 	add.w	sl, sl, #4294967295
 800610a:	f1ba 0f16 	cmp.w	sl, #22
 800610e:	d858      	bhi.n	80061c2 <_dtoa_r+0x232>
 8006110:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006114:	4b57      	ldr	r3, [pc, #348]	; (8006274 <_dtoa_r+0x2e4>)
 8006116:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800611a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611e:	f7fa fc4d 	bl	80009bc <__aeabi_dcmplt>
 8006122:	2800      	cmp	r0, #0
 8006124:	d04f      	beq.n	80061c6 <_dtoa_r+0x236>
 8006126:	2300      	movs	r3, #0
 8006128:	f10a 3aff 	add.w	sl, sl, #4294967295
 800612c:	930f      	str	r3, [sp, #60]	; 0x3c
 800612e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006130:	1b1c      	subs	r4, r3, r4
 8006132:	1e63      	subs	r3, r4, #1
 8006134:	9309      	str	r3, [sp, #36]	; 0x24
 8006136:	bf49      	itett	mi
 8006138:	f1c4 0301 	rsbmi	r3, r4, #1
 800613c:	2300      	movpl	r3, #0
 800613e:	9306      	strmi	r3, [sp, #24]
 8006140:	2300      	movmi	r3, #0
 8006142:	bf54      	ite	pl
 8006144:	9306      	strpl	r3, [sp, #24]
 8006146:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006148:	f1ba 0f00 	cmp.w	sl, #0
 800614c:	db3d      	blt.n	80061ca <_dtoa_r+0x23a>
 800614e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006150:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006154:	4453      	add	r3, sl
 8006156:	9309      	str	r3, [sp, #36]	; 0x24
 8006158:	2300      	movs	r3, #0
 800615a:	930a      	str	r3, [sp, #40]	; 0x28
 800615c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800615e:	2b09      	cmp	r3, #9
 8006160:	f200 808c 	bhi.w	800627c <_dtoa_r+0x2ec>
 8006164:	2b05      	cmp	r3, #5
 8006166:	bfc4      	itt	gt
 8006168:	3b04      	subgt	r3, #4
 800616a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800616c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800616e:	bfc8      	it	gt
 8006170:	2400      	movgt	r4, #0
 8006172:	f1a3 0302 	sub.w	r3, r3, #2
 8006176:	bfd8      	it	le
 8006178:	2401      	movle	r4, #1
 800617a:	2b03      	cmp	r3, #3
 800617c:	f200 808a 	bhi.w	8006294 <_dtoa_r+0x304>
 8006180:	e8df f003 	tbb	[pc, r3]
 8006184:	5b4d4f2d 	.word	0x5b4d4f2d
 8006188:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800618c:	441c      	add	r4, r3
 800618e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006192:	2b20      	cmp	r3, #32
 8006194:	bfc3      	ittte	gt
 8006196:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800619a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800619e:	fa09 f303 	lslgt.w	r3, r9, r3
 80061a2:	f1c3 0320 	rsble	r3, r3, #32
 80061a6:	bfc6      	itte	gt
 80061a8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80061ac:	4318      	orrgt	r0, r3
 80061ae:	fa06 f003 	lslle.w	r0, r6, r3
 80061b2:	f7fa f917 	bl	80003e4 <__aeabi_ui2d>
 80061b6:	2301      	movs	r3, #1
 80061b8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80061bc:	3c01      	subs	r4, #1
 80061be:	9313      	str	r3, [sp, #76]	; 0x4c
 80061c0:	e76f      	b.n	80060a2 <_dtoa_r+0x112>
 80061c2:	2301      	movs	r3, #1
 80061c4:	e7b2      	b.n	800612c <_dtoa_r+0x19c>
 80061c6:	900f      	str	r0, [sp, #60]	; 0x3c
 80061c8:	e7b1      	b.n	800612e <_dtoa_r+0x19e>
 80061ca:	9b06      	ldr	r3, [sp, #24]
 80061cc:	eba3 030a 	sub.w	r3, r3, sl
 80061d0:	9306      	str	r3, [sp, #24]
 80061d2:	f1ca 0300 	rsb	r3, sl, #0
 80061d6:	930a      	str	r3, [sp, #40]	; 0x28
 80061d8:	2300      	movs	r3, #0
 80061da:	930e      	str	r3, [sp, #56]	; 0x38
 80061dc:	e7be      	b.n	800615c <_dtoa_r+0x1cc>
 80061de:	2300      	movs	r3, #0
 80061e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80061e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	dc58      	bgt.n	800629a <_dtoa_r+0x30a>
 80061e8:	f04f 0901 	mov.w	r9, #1
 80061ec:	464b      	mov	r3, r9
 80061ee:	f8cd 9020 	str.w	r9, [sp, #32]
 80061f2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80061f6:	2200      	movs	r2, #0
 80061f8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80061fa:	6042      	str	r2, [r0, #4]
 80061fc:	2204      	movs	r2, #4
 80061fe:	f102 0614 	add.w	r6, r2, #20
 8006202:	429e      	cmp	r6, r3
 8006204:	6841      	ldr	r1, [r0, #4]
 8006206:	d94e      	bls.n	80062a6 <_dtoa_r+0x316>
 8006208:	4628      	mov	r0, r5
 800620a:	f001 f84f 	bl	80072ac <_Balloc>
 800620e:	9003      	str	r0, [sp, #12]
 8006210:	2800      	cmp	r0, #0
 8006212:	d14c      	bne.n	80062ae <_dtoa_r+0x31e>
 8006214:	4602      	mov	r2, r0
 8006216:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800621a:	4b17      	ldr	r3, [pc, #92]	; (8006278 <_dtoa_r+0x2e8>)
 800621c:	e6cc      	b.n	8005fb8 <_dtoa_r+0x28>
 800621e:	2301      	movs	r3, #1
 8006220:	e7de      	b.n	80061e0 <_dtoa_r+0x250>
 8006222:	2300      	movs	r3, #0
 8006224:	930b      	str	r3, [sp, #44]	; 0x2c
 8006226:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006228:	eb0a 0903 	add.w	r9, sl, r3
 800622c:	f109 0301 	add.w	r3, r9, #1
 8006230:	2b01      	cmp	r3, #1
 8006232:	9308      	str	r3, [sp, #32]
 8006234:	bfb8      	it	lt
 8006236:	2301      	movlt	r3, #1
 8006238:	e7dd      	b.n	80061f6 <_dtoa_r+0x266>
 800623a:	2301      	movs	r3, #1
 800623c:	e7f2      	b.n	8006224 <_dtoa_r+0x294>
 800623e:	bf00      	nop
 8006240:	636f4361 	.word	0x636f4361
 8006244:	3fd287a7 	.word	0x3fd287a7
 8006248:	8b60c8b3 	.word	0x8b60c8b3
 800624c:	3fc68a28 	.word	0x3fc68a28
 8006250:	509f79fb 	.word	0x509f79fb
 8006254:	3fd34413 	.word	0x3fd34413
 8006258:	08008ed6 	.word	0x08008ed6
 800625c:	08008eed 	.word	0x08008eed
 8006260:	7ff00000 	.word	0x7ff00000
 8006264:	08008ed2 	.word	0x08008ed2
 8006268:	08008ec9 	.word	0x08008ec9
 800626c:	08008d4d 	.word	0x08008d4d
 8006270:	3ff80000 	.word	0x3ff80000
 8006274:	08009058 	.word	0x08009058
 8006278:	08008f48 	.word	0x08008f48
 800627c:	2401      	movs	r4, #1
 800627e:	2300      	movs	r3, #0
 8006280:	940b      	str	r4, [sp, #44]	; 0x2c
 8006282:	9322      	str	r3, [sp, #136]	; 0x88
 8006284:	f04f 39ff 	mov.w	r9, #4294967295
 8006288:	2200      	movs	r2, #0
 800628a:	2312      	movs	r3, #18
 800628c:	f8cd 9020 	str.w	r9, [sp, #32]
 8006290:	9223      	str	r2, [sp, #140]	; 0x8c
 8006292:	e7b0      	b.n	80061f6 <_dtoa_r+0x266>
 8006294:	2301      	movs	r3, #1
 8006296:	930b      	str	r3, [sp, #44]	; 0x2c
 8006298:	e7f4      	b.n	8006284 <_dtoa_r+0x2f4>
 800629a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800629e:	464b      	mov	r3, r9
 80062a0:	f8cd 9020 	str.w	r9, [sp, #32]
 80062a4:	e7a7      	b.n	80061f6 <_dtoa_r+0x266>
 80062a6:	3101      	adds	r1, #1
 80062a8:	6041      	str	r1, [r0, #4]
 80062aa:	0052      	lsls	r2, r2, #1
 80062ac:	e7a7      	b.n	80061fe <_dtoa_r+0x26e>
 80062ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80062b0:	9a03      	ldr	r2, [sp, #12]
 80062b2:	601a      	str	r2, [r3, #0]
 80062b4:	9b08      	ldr	r3, [sp, #32]
 80062b6:	2b0e      	cmp	r3, #14
 80062b8:	f200 80a8 	bhi.w	800640c <_dtoa_r+0x47c>
 80062bc:	2c00      	cmp	r4, #0
 80062be:	f000 80a5 	beq.w	800640c <_dtoa_r+0x47c>
 80062c2:	f1ba 0f00 	cmp.w	sl, #0
 80062c6:	dd34      	ble.n	8006332 <_dtoa_r+0x3a2>
 80062c8:	4a9a      	ldr	r2, [pc, #616]	; (8006534 <_dtoa_r+0x5a4>)
 80062ca:	f00a 030f 	and.w	r3, sl, #15
 80062ce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80062d2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80062d6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80062da:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80062de:	ea4f 142a 	mov.w	r4, sl, asr #4
 80062e2:	d016      	beq.n	8006312 <_dtoa_r+0x382>
 80062e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80062e8:	4b93      	ldr	r3, [pc, #588]	; (8006538 <_dtoa_r+0x5a8>)
 80062ea:	2703      	movs	r7, #3
 80062ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062f0:	f7fa fa1c 	bl	800072c <__aeabi_ddiv>
 80062f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062f8:	f004 040f 	and.w	r4, r4, #15
 80062fc:	4e8e      	ldr	r6, [pc, #568]	; (8006538 <_dtoa_r+0x5a8>)
 80062fe:	b954      	cbnz	r4, 8006316 <_dtoa_r+0x386>
 8006300:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006304:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006308:	f7fa fa10 	bl	800072c <__aeabi_ddiv>
 800630c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006310:	e029      	b.n	8006366 <_dtoa_r+0x3d6>
 8006312:	2702      	movs	r7, #2
 8006314:	e7f2      	b.n	80062fc <_dtoa_r+0x36c>
 8006316:	07e1      	lsls	r1, r4, #31
 8006318:	d508      	bpl.n	800632c <_dtoa_r+0x39c>
 800631a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800631e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006322:	f7fa f8d9 	bl	80004d8 <__aeabi_dmul>
 8006326:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800632a:	3701      	adds	r7, #1
 800632c:	1064      	asrs	r4, r4, #1
 800632e:	3608      	adds	r6, #8
 8006330:	e7e5      	b.n	80062fe <_dtoa_r+0x36e>
 8006332:	f000 80a5 	beq.w	8006480 <_dtoa_r+0x4f0>
 8006336:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800633a:	f1ca 0400 	rsb	r4, sl, #0
 800633e:	4b7d      	ldr	r3, [pc, #500]	; (8006534 <_dtoa_r+0x5a4>)
 8006340:	f004 020f 	and.w	r2, r4, #15
 8006344:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634c:	f7fa f8c4 	bl	80004d8 <__aeabi_dmul>
 8006350:	2702      	movs	r7, #2
 8006352:	2300      	movs	r3, #0
 8006354:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006358:	4e77      	ldr	r6, [pc, #476]	; (8006538 <_dtoa_r+0x5a8>)
 800635a:	1124      	asrs	r4, r4, #4
 800635c:	2c00      	cmp	r4, #0
 800635e:	f040 8084 	bne.w	800646a <_dtoa_r+0x4da>
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1d2      	bne.n	800630c <_dtoa_r+0x37c>
 8006366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 808b 	beq.w	8006484 <_dtoa_r+0x4f4>
 800636e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006372:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006376:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800637a:	2200      	movs	r2, #0
 800637c:	4b6f      	ldr	r3, [pc, #444]	; (800653c <_dtoa_r+0x5ac>)
 800637e:	f7fa fb1d 	bl	80009bc <__aeabi_dcmplt>
 8006382:	2800      	cmp	r0, #0
 8006384:	d07e      	beq.n	8006484 <_dtoa_r+0x4f4>
 8006386:	9b08      	ldr	r3, [sp, #32]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d07b      	beq.n	8006484 <_dtoa_r+0x4f4>
 800638c:	f1b9 0f00 	cmp.w	r9, #0
 8006390:	dd38      	ble.n	8006404 <_dtoa_r+0x474>
 8006392:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006396:	2200      	movs	r2, #0
 8006398:	4b69      	ldr	r3, [pc, #420]	; (8006540 <_dtoa_r+0x5b0>)
 800639a:	f7fa f89d 	bl	80004d8 <__aeabi_dmul>
 800639e:	464c      	mov	r4, r9
 80063a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063a4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80063a8:	3701      	adds	r7, #1
 80063aa:	4638      	mov	r0, r7
 80063ac:	f7fa f82a 	bl	8000404 <__aeabi_i2d>
 80063b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063b4:	f7fa f890 	bl	80004d8 <__aeabi_dmul>
 80063b8:	2200      	movs	r2, #0
 80063ba:	4b62      	ldr	r3, [pc, #392]	; (8006544 <_dtoa_r+0x5b4>)
 80063bc:	f7f9 fed6 	bl	800016c <__adddf3>
 80063c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80063c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063c8:	9611      	str	r6, [sp, #68]	; 0x44
 80063ca:	2c00      	cmp	r4, #0
 80063cc:	d15d      	bne.n	800648a <_dtoa_r+0x4fa>
 80063ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063d2:	2200      	movs	r2, #0
 80063d4:	4b5c      	ldr	r3, [pc, #368]	; (8006548 <_dtoa_r+0x5b8>)
 80063d6:	f7f9 fec7 	bl	8000168 <__aeabi_dsub>
 80063da:	4602      	mov	r2, r0
 80063dc:	460b      	mov	r3, r1
 80063de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80063e2:	4633      	mov	r3, r6
 80063e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063e6:	f7fa fb07 	bl	80009f8 <__aeabi_dcmpgt>
 80063ea:	2800      	cmp	r0, #0
 80063ec:	f040 829c 	bne.w	8006928 <_dtoa_r+0x998>
 80063f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063f6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80063fa:	f7fa fadf 	bl	80009bc <__aeabi_dcmplt>
 80063fe:	2800      	cmp	r0, #0
 8006400:	f040 8290 	bne.w	8006924 <_dtoa_r+0x994>
 8006404:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006408:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800640c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800640e:	2b00      	cmp	r3, #0
 8006410:	f2c0 8152 	blt.w	80066b8 <_dtoa_r+0x728>
 8006414:	f1ba 0f0e 	cmp.w	sl, #14
 8006418:	f300 814e 	bgt.w	80066b8 <_dtoa_r+0x728>
 800641c:	4b45      	ldr	r3, [pc, #276]	; (8006534 <_dtoa_r+0x5a4>)
 800641e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006422:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006426:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800642a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800642c:	2b00      	cmp	r3, #0
 800642e:	f280 80db 	bge.w	80065e8 <_dtoa_r+0x658>
 8006432:	9b08      	ldr	r3, [sp, #32]
 8006434:	2b00      	cmp	r3, #0
 8006436:	f300 80d7 	bgt.w	80065e8 <_dtoa_r+0x658>
 800643a:	f040 8272 	bne.w	8006922 <_dtoa_r+0x992>
 800643e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006442:	2200      	movs	r2, #0
 8006444:	4b40      	ldr	r3, [pc, #256]	; (8006548 <_dtoa_r+0x5b8>)
 8006446:	f7fa f847 	bl	80004d8 <__aeabi_dmul>
 800644a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800644e:	f7fa fac9 	bl	80009e4 <__aeabi_dcmpge>
 8006452:	9c08      	ldr	r4, [sp, #32]
 8006454:	4626      	mov	r6, r4
 8006456:	2800      	cmp	r0, #0
 8006458:	f040 8248 	bne.w	80068ec <_dtoa_r+0x95c>
 800645c:	2331      	movs	r3, #49	; 0x31
 800645e:	9f03      	ldr	r7, [sp, #12]
 8006460:	f10a 0a01 	add.w	sl, sl, #1
 8006464:	f807 3b01 	strb.w	r3, [r7], #1
 8006468:	e244      	b.n	80068f4 <_dtoa_r+0x964>
 800646a:	07e2      	lsls	r2, r4, #31
 800646c:	d505      	bpl.n	800647a <_dtoa_r+0x4ea>
 800646e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006472:	f7fa f831 	bl	80004d8 <__aeabi_dmul>
 8006476:	2301      	movs	r3, #1
 8006478:	3701      	adds	r7, #1
 800647a:	1064      	asrs	r4, r4, #1
 800647c:	3608      	adds	r6, #8
 800647e:	e76d      	b.n	800635c <_dtoa_r+0x3cc>
 8006480:	2702      	movs	r7, #2
 8006482:	e770      	b.n	8006366 <_dtoa_r+0x3d6>
 8006484:	46d0      	mov	r8, sl
 8006486:	9c08      	ldr	r4, [sp, #32]
 8006488:	e78f      	b.n	80063aa <_dtoa_r+0x41a>
 800648a:	9903      	ldr	r1, [sp, #12]
 800648c:	4b29      	ldr	r3, [pc, #164]	; (8006534 <_dtoa_r+0x5a4>)
 800648e:	4421      	add	r1, r4
 8006490:	9112      	str	r1, [sp, #72]	; 0x48
 8006492:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006494:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006498:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800649c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064a0:	2900      	cmp	r1, #0
 80064a2:	d055      	beq.n	8006550 <_dtoa_r+0x5c0>
 80064a4:	2000      	movs	r0, #0
 80064a6:	4929      	ldr	r1, [pc, #164]	; (800654c <_dtoa_r+0x5bc>)
 80064a8:	f7fa f940 	bl	800072c <__aeabi_ddiv>
 80064ac:	463b      	mov	r3, r7
 80064ae:	4632      	mov	r2, r6
 80064b0:	f7f9 fe5a 	bl	8000168 <__aeabi_dsub>
 80064b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80064b8:	9f03      	ldr	r7, [sp, #12]
 80064ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064be:	f7fa fabb 	bl	8000a38 <__aeabi_d2iz>
 80064c2:	4604      	mov	r4, r0
 80064c4:	f7f9 ff9e 	bl	8000404 <__aeabi_i2d>
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064d0:	f7f9 fe4a 	bl	8000168 <__aeabi_dsub>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	3430      	adds	r4, #48	; 0x30
 80064da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064e2:	f807 4b01 	strb.w	r4, [r7], #1
 80064e6:	f7fa fa69 	bl	80009bc <__aeabi_dcmplt>
 80064ea:	2800      	cmp	r0, #0
 80064ec:	d174      	bne.n	80065d8 <_dtoa_r+0x648>
 80064ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064f2:	2000      	movs	r0, #0
 80064f4:	4911      	ldr	r1, [pc, #68]	; (800653c <_dtoa_r+0x5ac>)
 80064f6:	f7f9 fe37 	bl	8000168 <__aeabi_dsub>
 80064fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064fe:	f7fa fa5d 	bl	80009bc <__aeabi_dcmplt>
 8006502:	2800      	cmp	r0, #0
 8006504:	f040 80b7 	bne.w	8006676 <_dtoa_r+0x6e6>
 8006508:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800650a:	429f      	cmp	r7, r3
 800650c:	f43f af7a 	beq.w	8006404 <_dtoa_r+0x474>
 8006510:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006514:	2200      	movs	r2, #0
 8006516:	4b0a      	ldr	r3, [pc, #40]	; (8006540 <_dtoa_r+0x5b0>)
 8006518:	f7f9 ffde 	bl	80004d8 <__aeabi_dmul>
 800651c:	2200      	movs	r2, #0
 800651e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006526:	4b06      	ldr	r3, [pc, #24]	; (8006540 <_dtoa_r+0x5b0>)
 8006528:	f7f9 ffd6 	bl	80004d8 <__aeabi_dmul>
 800652c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006530:	e7c3      	b.n	80064ba <_dtoa_r+0x52a>
 8006532:	bf00      	nop
 8006534:	08009058 	.word	0x08009058
 8006538:	08009030 	.word	0x08009030
 800653c:	3ff00000 	.word	0x3ff00000
 8006540:	40240000 	.word	0x40240000
 8006544:	401c0000 	.word	0x401c0000
 8006548:	40140000 	.word	0x40140000
 800654c:	3fe00000 	.word	0x3fe00000
 8006550:	4630      	mov	r0, r6
 8006552:	4639      	mov	r1, r7
 8006554:	f7f9 ffc0 	bl	80004d8 <__aeabi_dmul>
 8006558:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800655a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800655e:	9c03      	ldr	r4, [sp, #12]
 8006560:	9314      	str	r3, [sp, #80]	; 0x50
 8006562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006566:	f7fa fa67 	bl	8000a38 <__aeabi_d2iz>
 800656a:	9015      	str	r0, [sp, #84]	; 0x54
 800656c:	f7f9 ff4a 	bl	8000404 <__aeabi_i2d>
 8006570:	4602      	mov	r2, r0
 8006572:	460b      	mov	r3, r1
 8006574:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006578:	f7f9 fdf6 	bl	8000168 <__aeabi_dsub>
 800657c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800657e:	4606      	mov	r6, r0
 8006580:	3330      	adds	r3, #48	; 0x30
 8006582:	f804 3b01 	strb.w	r3, [r4], #1
 8006586:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006588:	460f      	mov	r7, r1
 800658a:	429c      	cmp	r4, r3
 800658c:	f04f 0200 	mov.w	r2, #0
 8006590:	d124      	bne.n	80065dc <_dtoa_r+0x64c>
 8006592:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006596:	4bb0      	ldr	r3, [pc, #704]	; (8006858 <_dtoa_r+0x8c8>)
 8006598:	f7f9 fde8 	bl	800016c <__adddf3>
 800659c:	4602      	mov	r2, r0
 800659e:	460b      	mov	r3, r1
 80065a0:	4630      	mov	r0, r6
 80065a2:	4639      	mov	r1, r7
 80065a4:	f7fa fa28 	bl	80009f8 <__aeabi_dcmpgt>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	d163      	bne.n	8006674 <_dtoa_r+0x6e4>
 80065ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065b0:	2000      	movs	r0, #0
 80065b2:	49a9      	ldr	r1, [pc, #676]	; (8006858 <_dtoa_r+0x8c8>)
 80065b4:	f7f9 fdd8 	bl	8000168 <__aeabi_dsub>
 80065b8:	4602      	mov	r2, r0
 80065ba:	460b      	mov	r3, r1
 80065bc:	4630      	mov	r0, r6
 80065be:	4639      	mov	r1, r7
 80065c0:	f7fa f9fc 	bl	80009bc <__aeabi_dcmplt>
 80065c4:	2800      	cmp	r0, #0
 80065c6:	f43f af1d 	beq.w	8006404 <_dtoa_r+0x474>
 80065ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80065cc:	1e7b      	subs	r3, r7, #1
 80065ce:	9314      	str	r3, [sp, #80]	; 0x50
 80065d0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80065d4:	2b30      	cmp	r3, #48	; 0x30
 80065d6:	d0f8      	beq.n	80065ca <_dtoa_r+0x63a>
 80065d8:	46c2      	mov	sl, r8
 80065da:	e03b      	b.n	8006654 <_dtoa_r+0x6c4>
 80065dc:	4b9f      	ldr	r3, [pc, #636]	; (800685c <_dtoa_r+0x8cc>)
 80065de:	f7f9 ff7b 	bl	80004d8 <__aeabi_dmul>
 80065e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065e6:	e7bc      	b.n	8006562 <_dtoa_r+0x5d2>
 80065e8:	9f03      	ldr	r7, [sp, #12]
 80065ea:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80065ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065f2:	4640      	mov	r0, r8
 80065f4:	4649      	mov	r1, r9
 80065f6:	f7fa f899 	bl	800072c <__aeabi_ddiv>
 80065fa:	f7fa fa1d 	bl	8000a38 <__aeabi_d2iz>
 80065fe:	4604      	mov	r4, r0
 8006600:	f7f9 ff00 	bl	8000404 <__aeabi_i2d>
 8006604:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006608:	f7f9 ff66 	bl	80004d8 <__aeabi_dmul>
 800660c:	4602      	mov	r2, r0
 800660e:	460b      	mov	r3, r1
 8006610:	4640      	mov	r0, r8
 8006612:	4649      	mov	r1, r9
 8006614:	f7f9 fda8 	bl	8000168 <__aeabi_dsub>
 8006618:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800661c:	f807 6b01 	strb.w	r6, [r7], #1
 8006620:	9e03      	ldr	r6, [sp, #12]
 8006622:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006626:	1bbe      	subs	r6, r7, r6
 8006628:	45b4      	cmp	ip, r6
 800662a:	4602      	mov	r2, r0
 800662c:	460b      	mov	r3, r1
 800662e:	d136      	bne.n	800669e <_dtoa_r+0x70e>
 8006630:	f7f9 fd9c 	bl	800016c <__adddf3>
 8006634:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006638:	4680      	mov	r8, r0
 800663a:	4689      	mov	r9, r1
 800663c:	f7fa f9dc 	bl	80009f8 <__aeabi_dcmpgt>
 8006640:	bb58      	cbnz	r0, 800669a <_dtoa_r+0x70a>
 8006642:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006646:	4640      	mov	r0, r8
 8006648:	4649      	mov	r1, r9
 800664a:	f7fa f9ad 	bl	80009a8 <__aeabi_dcmpeq>
 800664e:	b108      	cbz	r0, 8006654 <_dtoa_r+0x6c4>
 8006650:	07e1      	lsls	r1, r4, #31
 8006652:	d422      	bmi.n	800669a <_dtoa_r+0x70a>
 8006654:	4628      	mov	r0, r5
 8006656:	4659      	mov	r1, fp
 8006658:	f000 fe68 	bl	800732c <_Bfree>
 800665c:	2300      	movs	r3, #0
 800665e:	703b      	strb	r3, [r7, #0]
 8006660:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006662:	f10a 0001 	add.w	r0, sl, #1
 8006666:	6018      	str	r0, [r3, #0]
 8006668:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800666a:	2b00      	cmp	r3, #0
 800666c:	f43f acde 	beq.w	800602c <_dtoa_r+0x9c>
 8006670:	601f      	str	r7, [r3, #0]
 8006672:	e4db      	b.n	800602c <_dtoa_r+0x9c>
 8006674:	4627      	mov	r7, r4
 8006676:	463b      	mov	r3, r7
 8006678:	461f      	mov	r7, r3
 800667a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800667e:	2a39      	cmp	r2, #57	; 0x39
 8006680:	d107      	bne.n	8006692 <_dtoa_r+0x702>
 8006682:	9a03      	ldr	r2, [sp, #12]
 8006684:	429a      	cmp	r2, r3
 8006686:	d1f7      	bne.n	8006678 <_dtoa_r+0x6e8>
 8006688:	2230      	movs	r2, #48	; 0x30
 800668a:	9903      	ldr	r1, [sp, #12]
 800668c:	f108 0801 	add.w	r8, r8, #1
 8006690:	700a      	strb	r2, [r1, #0]
 8006692:	781a      	ldrb	r2, [r3, #0]
 8006694:	3201      	adds	r2, #1
 8006696:	701a      	strb	r2, [r3, #0]
 8006698:	e79e      	b.n	80065d8 <_dtoa_r+0x648>
 800669a:	46d0      	mov	r8, sl
 800669c:	e7eb      	b.n	8006676 <_dtoa_r+0x6e6>
 800669e:	2200      	movs	r2, #0
 80066a0:	4b6e      	ldr	r3, [pc, #440]	; (800685c <_dtoa_r+0x8cc>)
 80066a2:	f7f9 ff19 	bl	80004d8 <__aeabi_dmul>
 80066a6:	2200      	movs	r2, #0
 80066a8:	2300      	movs	r3, #0
 80066aa:	4680      	mov	r8, r0
 80066ac:	4689      	mov	r9, r1
 80066ae:	f7fa f97b 	bl	80009a8 <__aeabi_dcmpeq>
 80066b2:	2800      	cmp	r0, #0
 80066b4:	d09b      	beq.n	80065ee <_dtoa_r+0x65e>
 80066b6:	e7cd      	b.n	8006654 <_dtoa_r+0x6c4>
 80066b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066ba:	2a00      	cmp	r2, #0
 80066bc:	f000 80d0 	beq.w	8006860 <_dtoa_r+0x8d0>
 80066c0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80066c2:	2a01      	cmp	r2, #1
 80066c4:	f300 80ae 	bgt.w	8006824 <_dtoa_r+0x894>
 80066c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80066ca:	2a00      	cmp	r2, #0
 80066cc:	f000 80a6 	beq.w	800681c <_dtoa_r+0x88c>
 80066d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80066d6:	9f06      	ldr	r7, [sp, #24]
 80066d8:	9a06      	ldr	r2, [sp, #24]
 80066da:	2101      	movs	r1, #1
 80066dc:	441a      	add	r2, r3
 80066de:	9206      	str	r2, [sp, #24]
 80066e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066e2:	4628      	mov	r0, r5
 80066e4:	441a      	add	r2, r3
 80066e6:	9209      	str	r2, [sp, #36]	; 0x24
 80066e8:	f000 ff20 	bl	800752c <__i2b>
 80066ec:	4606      	mov	r6, r0
 80066ee:	2f00      	cmp	r7, #0
 80066f0:	dd0c      	ble.n	800670c <_dtoa_r+0x77c>
 80066f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	dd09      	ble.n	800670c <_dtoa_r+0x77c>
 80066f8:	42bb      	cmp	r3, r7
 80066fa:	bfa8      	it	ge
 80066fc:	463b      	movge	r3, r7
 80066fe:	9a06      	ldr	r2, [sp, #24]
 8006700:	1aff      	subs	r7, r7, r3
 8006702:	1ad2      	subs	r2, r2, r3
 8006704:	9206      	str	r2, [sp, #24]
 8006706:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	9309      	str	r3, [sp, #36]	; 0x24
 800670c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800670e:	b1f3      	cbz	r3, 800674e <_dtoa_r+0x7be>
 8006710:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006712:	2b00      	cmp	r3, #0
 8006714:	f000 80a8 	beq.w	8006868 <_dtoa_r+0x8d8>
 8006718:	2c00      	cmp	r4, #0
 800671a:	dd10      	ble.n	800673e <_dtoa_r+0x7ae>
 800671c:	4631      	mov	r1, r6
 800671e:	4622      	mov	r2, r4
 8006720:	4628      	mov	r0, r5
 8006722:	f000 ffc1 	bl	80076a8 <__pow5mult>
 8006726:	465a      	mov	r2, fp
 8006728:	4601      	mov	r1, r0
 800672a:	4606      	mov	r6, r0
 800672c:	4628      	mov	r0, r5
 800672e:	f000 ff13 	bl	8007558 <__multiply>
 8006732:	4680      	mov	r8, r0
 8006734:	4659      	mov	r1, fp
 8006736:	4628      	mov	r0, r5
 8006738:	f000 fdf8 	bl	800732c <_Bfree>
 800673c:	46c3      	mov	fp, r8
 800673e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006740:	1b1a      	subs	r2, r3, r4
 8006742:	d004      	beq.n	800674e <_dtoa_r+0x7be>
 8006744:	4659      	mov	r1, fp
 8006746:	4628      	mov	r0, r5
 8006748:	f000 ffae 	bl	80076a8 <__pow5mult>
 800674c:	4683      	mov	fp, r0
 800674e:	2101      	movs	r1, #1
 8006750:	4628      	mov	r0, r5
 8006752:	f000 feeb 	bl	800752c <__i2b>
 8006756:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006758:	4604      	mov	r4, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	f340 8086 	ble.w	800686c <_dtoa_r+0x8dc>
 8006760:	461a      	mov	r2, r3
 8006762:	4601      	mov	r1, r0
 8006764:	4628      	mov	r0, r5
 8006766:	f000 ff9f 	bl	80076a8 <__pow5mult>
 800676a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800676c:	4604      	mov	r4, r0
 800676e:	2b01      	cmp	r3, #1
 8006770:	dd7f      	ble.n	8006872 <_dtoa_r+0x8e2>
 8006772:	f04f 0800 	mov.w	r8, #0
 8006776:	6923      	ldr	r3, [r4, #16]
 8006778:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800677c:	6918      	ldr	r0, [r3, #16]
 800677e:	f000 fe87 	bl	8007490 <__hi0bits>
 8006782:	f1c0 0020 	rsb	r0, r0, #32
 8006786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006788:	4418      	add	r0, r3
 800678a:	f010 001f 	ands.w	r0, r0, #31
 800678e:	f000 8092 	beq.w	80068b6 <_dtoa_r+0x926>
 8006792:	f1c0 0320 	rsb	r3, r0, #32
 8006796:	2b04      	cmp	r3, #4
 8006798:	f340 808a 	ble.w	80068b0 <_dtoa_r+0x920>
 800679c:	f1c0 001c 	rsb	r0, r0, #28
 80067a0:	9b06      	ldr	r3, [sp, #24]
 80067a2:	4407      	add	r7, r0
 80067a4:	4403      	add	r3, r0
 80067a6:	9306      	str	r3, [sp, #24]
 80067a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067aa:	4403      	add	r3, r0
 80067ac:	9309      	str	r3, [sp, #36]	; 0x24
 80067ae:	9b06      	ldr	r3, [sp, #24]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	dd05      	ble.n	80067c0 <_dtoa_r+0x830>
 80067b4:	4659      	mov	r1, fp
 80067b6:	461a      	mov	r2, r3
 80067b8:	4628      	mov	r0, r5
 80067ba:	f000 ffcf 	bl	800775c <__lshift>
 80067be:	4683      	mov	fp, r0
 80067c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	dd05      	ble.n	80067d2 <_dtoa_r+0x842>
 80067c6:	4621      	mov	r1, r4
 80067c8:	461a      	mov	r2, r3
 80067ca:	4628      	mov	r0, r5
 80067cc:	f000 ffc6 	bl	800775c <__lshift>
 80067d0:	4604      	mov	r4, r0
 80067d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d070      	beq.n	80068ba <_dtoa_r+0x92a>
 80067d8:	4621      	mov	r1, r4
 80067da:	4658      	mov	r0, fp
 80067dc:	f001 f82e 	bl	800783c <__mcmp>
 80067e0:	2800      	cmp	r0, #0
 80067e2:	da6a      	bge.n	80068ba <_dtoa_r+0x92a>
 80067e4:	2300      	movs	r3, #0
 80067e6:	4659      	mov	r1, fp
 80067e8:	220a      	movs	r2, #10
 80067ea:	4628      	mov	r0, r5
 80067ec:	f000 fdc0 	bl	8007370 <__multadd>
 80067f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067f2:	4683      	mov	fp, r0
 80067f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 8194 	beq.w	8006b26 <_dtoa_r+0xb96>
 80067fe:	4631      	mov	r1, r6
 8006800:	2300      	movs	r3, #0
 8006802:	220a      	movs	r2, #10
 8006804:	4628      	mov	r0, r5
 8006806:	f000 fdb3 	bl	8007370 <__multadd>
 800680a:	f1b9 0f00 	cmp.w	r9, #0
 800680e:	4606      	mov	r6, r0
 8006810:	f300 8093 	bgt.w	800693a <_dtoa_r+0x9aa>
 8006814:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006816:	2b02      	cmp	r3, #2
 8006818:	dc57      	bgt.n	80068ca <_dtoa_r+0x93a>
 800681a:	e08e      	b.n	800693a <_dtoa_r+0x9aa>
 800681c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800681e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006822:	e757      	b.n	80066d4 <_dtoa_r+0x744>
 8006824:	9b08      	ldr	r3, [sp, #32]
 8006826:	1e5c      	subs	r4, r3, #1
 8006828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800682a:	42a3      	cmp	r3, r4
 800682c:	bfb7      	itett	lt
 800682e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006830:	1b1c      	subge	r4, r3, r4
 8006832:	1ae2      	sublt	r2, r4, r3
 8006834:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006836:	bfbe      	ittt	lt
 8006838:	940a      	strlt	r4, [sp, #40]	; 0x28
 800683a:	189b      	addlt	r3, r3, r2
 800683c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800683e:	9b08      	ldr	r3, [sp, #32]
 8006840:	bfb8      	it	lt
 8006842:	2400      	movlt	r4, #0
 8006844:	2b00      	cmp	r3, #0
 8006846:	bfbb      	ittet	lt
 8006848:	9b06      	ldrlt	r3, [sp, #24]
 800684a:	9a08      	ldrlt	r2, [sp, #32]
 800684c:	9f06      	ldrge	r7, [sp, #24]
 800684e:	1a9f      	sublt	r7, r3, r2
 8006850:	bfac      	ite	ge
 8006852:	9b08      	ldrge	r3, [sp, #32]
 8006854:	2300      	movlt	r3, #0
 8006856:	e73f      	b.n	80066d8 <_dtoa_r+0x748>
 8006858:	3fe00000 	.word	0x3fe00000
 800685c:	40240000 	.word	0x40240000
 8006860:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006862:	9f06      	ldr	r7, [sp, #24]
 8006864:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006866:	e742      	b.n	80066ee <_dtoa_r+0x75e>
 8006868:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800686a:	e76b      	b.n	8006744 <_dtoa_r+0x7b4>
 800686c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800686e:	2b01      	cmp	r3, #1
 8006870:	dc19      	bgt.n	80068a6 <_dtoa_r+0x916>
 8006872:	9b04      	ldr	r3, [sp, #16]
 8006874:	b9bb      	cbnz	r3, 80068a6 <_dtoa_r+0x916>
 8006876:	9b05      	ldr	r3, [sp, #20]
 8006878:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800687c:	b99b      	cbnz	r3, 80068a6 <_dtoa_r+0x916>
 800687e:	9b05      	ldr	r3, [sp, #20]
 8006880:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006884:	0d1b      	lsrs	r3, r3, #20
 8006886:	051b      	lsls	r3, r3, #20
 8006888:	b183      	cbz	r3, 80068ac <_dtoa_r+0x91c>
 800688a:	f04f 0801 	mov.w	r8, #1
 800688e:	9b06      	ldr	r3, [sp, #24]
 8006890:	3301      	adds	r3, #1
 8006892:	9306      	str	r3, [sp, #24]
 8006894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006896:	3301      	adds	r3, #1
 8006898:	9309      	str	r3, [sp, #36]	; 0x24
 800689a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800689c:	2b00      	cmp	r3, #0
 800689e:	f47f af6a 	bne.w	8006776 <_dtoa_r+0x7e6>
 80068a2:	2001      	movs	r0, #1
 80068a4:	e76f      	b.n	8006786 <_dtoa_r+0x7f6>
 80068a6:	f04f 0800 	mov.w	r8, #0
 80068aa:	e7f6      	b.n	800689a <_dtoa_r+0x90a>
 80068ac:	4698      	mov	r8, r3
 80068ae:	e7f4      	b.n	800689a <_dtoa_r+0x90a>
 80068b0:	f43f af7d 	beq.w	80067ae <_dtoa_r+0x81e>
 80068b4:	4618      	mov	r0, r3
 80068b6:	301c      	adds	r0, #28
 80068b8:	e772      	b.n	80067a0 <_dtoa_r+0x810>
 80068ba:	9b08      	ldr	r3, [sp, #32]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	dc36      	bgt.n	800692e <_dtoa_r+0x99e>
 80068c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	dd33      	ble.n	800692e <_dtoa_r+0x99e>
 80068c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068ca:	f1b9 0f00 	cmp.w	r9, #0
 80068ce:	d10d      	bne.n	80068ec <_dtoa_r+0x95c>
 80068d0:	4621      	mov	r1, r4
 80068d2:	464b      	mov	r3, r9
 80068d4:	2205      	movs	r2, #5
 80068d6:	4628      	mov	r0, r5
 80068d8:	f000 fd4a 	bl	8007370 <__multadd>
 80068dc:	4601      	mov	r1, r0
 80068de:	4604      	mov	r4, r0
 80068e0:	4658      	mov	r0, fp
 80068e2:	f000 ffab 	bl	800783c <__mcmp>
 80068e6:	2800      	cmp	r0, #0
 80068e8:	f73f adb8 	bgt.w	800645c <_dtoa_r+0x4cc>
 80068ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068ee:	9f03      	ldr	r7, [sp, #12]
 80068f0:	ea6f 0a03 	mvn.w	sl, r3
 80068f4:	f04f 0800 	mov.w	r8, #0
 80068f8:	4621      	mov	r1, r4
 80068fa:	4628      	mov	r0, r5
 80068fc:	f000 fd16 	bl	800732c <_Bfree>
 8006900:	2e00      	cmp	r6, #0
 8006902:	f43f aea7 	beq.w	8006654 <_dtoa_r+0x6c4>
 8006906:	f1b8 0f00 	cmp.w	r8, #0
 800690a:	d005      	beq.n	8006918 <_dtoa_r+0x988>
 800690c:	45b0      	cmp	r8, r6
 800690e:	d003      	beq.n	8006918 <_dtoa_r+0x988>
 8006910:	4641      	mov	r1, r8
 8006912:	4628      	mov	r0, r5
 8006914:	f000 fd0a 	bl	800732c <_Bfree>
 8006918:	4631      	mov	r1, r6
 800691a:	4628      	mov	r0, r5
 800691c:	f000 fd06 	bl	800732c <_Bfree>
 8006920:	e698      	b.n	8006654 <_dtoa_r+0x6c4>
 8006922:	2400      	movs	r4, #0
 8006924:	4626      	mov	r6, r4
 8006926:	e7e1      	b.n	80068ec <_dtoa_r+0x95c>
 8006928:	46c2      	mov	sl, r8
 800692a:	4626      	mov	r6, r4
 800692c:	e596      	b.n	800645c <_dtoa_r+0x4cc>
 800692e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006930:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 80fd 	beq.w	8006b34 <_dtoa_r+0xba4>
 800693a:	2f00      	cmp	r7, #0
 800693c:	dd05      	ble.n	800694a <_dtoa_r+0x9ba>
 800693e:	4631      	mov	r1, r6
 8006940:	463a      	mov	r2, r7
 8006942:	4628      	mov	r0, r5
 8006944:	f000 ff0a 	bl	800775c <__lshift>
 8006948:	4606      	mov	r6, r0
 800694a:	f1b8 0f00 	cmp.w	r8, #0
 800694e:	d05c      	beq.n	8006a0a <_dtoa_r+0xa7a>
 8006950:	4628      	mov	r0, r5
 8006952:	6871      	ldr	r1, [r6, #4]
 8006954:	f000 fcaa 	bl	80072ac <_Balloc>
 8006958:	4607      	mov	r7, r0
 800695a:	b928      	cbnz	r0, 8006968 <_dtoa_r+0x9d8>
 800695c:	4602      	mov	r2, r0
 800695e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006962:	4b7f      	ldr	r3, [pc, #508]	; (8006b60 <_dtoa_r+0xbd0>)
 8006964:	f7ff bb28 	b.w	8005fb8 <_dtoa_r+0x28>
 8006968:	6932      	ldr	r2, [r6, #16]
 800696a:	f106 010c 	add.w	r1, r6, #12
 800696e:	3202      	adds	r2, #2
 8006970:	0092      	lsls	r2, r2, #2
 8006972:	300c      	adds	r0, #12
 8006974:	f000 fc8c 	bl	8007290 <memcpy>
 8006978:	2201      	movs	r2, #1
 800697a:	4639      	mov	r1, r7
 800697c:	4628      	mov	r0, r5
 800697e:	f000 feed 	bl	800775c <__lshift>
 8006982:	46b0      	mov	r8, r6
 8006984:	4606      	mov	r6, r0
 8006986:	9b03      	ldr	r3, [sp, #12]
 8006988:	3301      	adds	r3, #1
 800698a:	9308      	str	r3, [sp, #32]
 800698c:	9b03      	ldr	r3, [sp, #12]
 800698e:	444b      	add	r3, r9
 8006990:	930a      	str	r3, [sp, #40]	; 0x28
 8006992:	9b04      	ldr	r3, [sp, #16]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	9309      	str	r3, [sp, #36]	; 0x24
 800699a:	9b08      	ldr	r3, [sp, #32]
 800699c:	4621      	mov	r1, r4
 800699e:	3b01      	subs	r3, #1
 80069a0:	4658      	mov	r0, fp
 80069a2:	9304      	str	r3, [sp, #16]
 80069a4:	f7ff fa68 	bl	8005e78 <quorem>
 80069a8:	4603      	mov	r3, r0
 80069aa:	4641      	mov	r1, r8
 80069ac:	3330      	adds	r3, #48	; 0x30
 80069ae:	9006      	str	r0, [sp, #24]
 80069b0:	4658      	mov	r0, fp
 80069b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80069b4:	f000 ff42 	bl	800783c <__mcmp>
 80069b8:	4632      	mov	r2, r6
 80069ba:	4681      	mov	r9, r0
 80069bc:	4621      	mov	r1, r4
 80069be:	4628      	mov	r0, r5
 80069c0:	f000 ff58 	bl	8007874 <__mdiff>
 80069c4:	68c2      	ldr	r2, [r0, #12]
 80069c6:	4607      	mov	r7, r0
 80069c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069ca:	bb02      	cbnz	r2, 8006a0e <_dtoa_r+0xa7e>
 80069cc:	4601      	mov	r1, r0
 80069ce:	4658      	mov	r0, fp
 80069d0:	f000 ff34 	bl	800783c <__mcmp>
 80069d4:	4602      	mov	r2, r0
 80069d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069d8:	4639      	mov	r1, r7
 80069da:	4628      	mov	r0, r5
 80069dc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80069e0:	f000 fca4 	bl	800732c <_Bfree>
 80069e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069e8:	9f08      	ldr	r7, [sp, #32]
 80069ea:	ea43 0102 	orr.w	r1, r3, r2
 80069ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f0:	430b      	orrs	r3, r1
 80069f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069f4:	d10d      	bne.n	8006a12 <_dtoa_r+0xa82>
 80069f6:	2b39      	cmp	r3, #57	; 0x39
 80069f8:	d029      	beq.n	8006a4e <_dtoa_r+0xabe>
 80069fa:	f1b9 0f00 	cmp.w	r9, #0
 80069fe:	dd01      	ble.n	8006a04 <_dtoa_r+0xa74>
 8006a00:	9b06      	ldr	r3, [sp, #24]
 8006a02:	3331      	adds	r3, #49	; 0x31
 8006a04:	9a04      	ldr	r2, [sp, #16]
 8006a06:	7013      	strb	r3, [r2, #0]
 8006a08:	e776      	b.n	80068f8 <_dtoa_r+0x968>
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	e7b9      	b.n	8006982 <_dtoa_r+0x9f2>
 8006a0e:	2201      	movs	r2, #1
 8006a10:	e7e2      	b.n	80069d8 <_dtoa_r+0xa48>
 8006a12:	f1b9 0f00 	cmp.w	r9, #0
 8006a16:	db06      	blt.n	8006a26 <_dtoa_r+0xa96>
 8006a18:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006a1a:	ea41 0909 	orr.w	r9, r1, r9
 8006a1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a20:	ea59 0101 	orrs.w	r1, r9, r1
 8006a24:	d120      	bne.n	8006a68 <_dtoa_r+0xad8>
 8006a26:	2a00      	cmp	r2, #0
 8006a28:	ddec      	ble.n	8006a04 <_dtoa_r+0xa74>
 8006a2a:	4659      	mov	r1, fp
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	4628      	mov	r0, r5
 8006a30:	9308      	str	r3, [sp, #32]
 8006a32:	f000 fe93 	bl	800775c <__lshift>
 8006a36:	4621      	mov	r1, r4
 8006a38:	4683      	mov	fp, r0
 8006a3a:	f000 feff 	bl	800783c <__mcmp>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	9b08      	ldr	r3, [sp, #32]
 8006a42:	dc02      	bgt.n	8006a4a <_dtoa_r+0xaba>
 8006a44:	d1de      	bne.n	8006a04 <_dtoa_r+0xa74>
 8006a46:	07da      	lsls	r2, r3, #31
 8006a48:	d5dc      	bpl.n	8006a04 <_dtoa_r+0xa74>
 8006a4a:	2b39      	cmp	r3, #57	; 0x39
 8006a4c:	d1d8      	bne.n	8006a00 <_dtoa_r+0xa70>
 8006a4e:	2339      	movs	r3, #57	; 0x39
 8006a50:	9a04      	ldr	r2, [sp, #16]
 8006a52:	7013      	strb	r3, [r2, #0]
 8006a54:	463b      	mov	r3, r7
 8006a56:	461f      	mov	r7, r3
 8006a58:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	2a39      	cmp	r2, #57	; 0x39
 8006a60:	d050      	beq.n	8006b04 <_dtoa_r+0xb74>
 8006a62:	3201      	adds	r2, #1
 8006a64:	701a      	strb	r2, [r3, #0]
 8006a66:	e747      	b.n	80068f8 <_dtoa_r+0x968>
 8006a68:	2a00      	cmp	r2, #0
 8006a6a:	dd03      	ble.n	8006a74 <_dtoa_r+0xae4>
 8006a6c:	2b39      	cmp	r3, #57	; 0x39
 8006a6e:	d0ee      	beq.n	8006a4e <_dtoa_r+0xabe>
 8006a70:	3301      	adds	r3, #1
 8006a72:	e7c7      	b.n	8006a04 <_dtoa_r+0xa74>
 8006a74:	9a08      	ldr	r2, [sp, #32]
 8006a76:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006a78:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006a7c:	428a      	cmp	r2, r1
 8006a7e:	d02a      	beq.n	8006ad6 <_dtoa_r+0xb46>
 8006a80:	4659      	mov	r1, fp
 8006a82:	2300      	movs	r3, #0
 8006a84:	220a      	movs	r2, #10
 8006a86:	4628      	mov	r0, r5
 8006a88:	f000 fc72 	bl	8007370 <__multadd>
 8006a8c:	45b0      	cmp	r8, r6
 8006a8e:	4683      	mov	fp, r0
 8006a90:	f04f 0300 	mov.w	r3, #0
 8006a94:	f04f 020a 	mov.w	r2, #10
 8006a98:	4641      	mov	r1, r8
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	d107      	bne.n	8006aae <_dtoa_r+0xb1e>
 8006a9e:	f000 fc67 	bl	8007370 <__multadd>
 8006aa2:	4680      	mov	r8, r0
 8006aa4:	4606      	mov	r6, r0
 8006aa6:	9b08      	ldr	r3, [sp, #32]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	9308      	str	r3, [sp, #32]
 8006aac:	e775      	b.n	800699a <_dtoa_r+0xa0a>
 8006aae:	f000 fc5f 	bl	8007370 <__multadd>
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4680      	mov	r8, r0
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	220a      	movs	r2, #10
 8006aba:	4628      	mov	r0, r5
 8006abc:	f000 fc58 	bl	8007370 <__multadd>
 8006ac0:	4606      	mov	r6, r0
 8006ac2:	e7f0      	b.n	8006aa6 <_dtoa_r+0xb16>
 8006ac4:	f1b9 0f00 	cmp.w	r9, #0
 8006ac8:	bfcc      	ite	gt
 8006aca:	464f      	movgt	r7, r9
 8006acc:	2701      	movle	r7, #1
 8006ace:	f04f 0800 	mov.w	r8, #0
 8006ad2:	9a03      	ldr	r2, [sp, #12]
 8006ad4:	4417      	add	r7, r2
 8006ad6:	4659      	mov	r1, fp
 8006ad8:	2201      	movs	r2, #1
 8006ada:	4628      	mov	r0, r5
 8006adc:	9308      	str	r3, [sp, #32]
 8006ade:	f000 fe3d 	bl	800775c <__lshift>
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	4683      	mov	fp, r0
 8006ae6:	f000 fea9 	bl	800783c <__mcmp>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	dcb2      	bgt.n	8006a54 <_dtoa_r+0xac4>
 8006aee:	d102      	bne.n	8006af6 <_dtoa_r+0xb66>
 8006af0:	9b08      	ldr	r3, [sp, #32]
 8006af2:	07db      	lsls	r3, r3, #31
 8006af4:	d4ae      	bmi.n	8006a54 <_dtoa_r+0xac4>
 8006af6:	463b      	mov	r3, r7
 8006af8:	461f      	mov	r7, r3
 8006afa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006afe:	2a30      	cmp	r2, #48	; 0x30
 8006b00:	d0fa      	beq.n	8006af8 <_dtoa_r+0xb68>
 8006b02:	e6f9      	b.n	80068f8 <_dtoa_r+0x968>
 8006b04:	9a03      	ldr	r2, [sp, #12]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d1a5      	bne.n	8006a56 <_dtoa_r+0xac6>
 8006b0a:	2331      	movs	r3, #49	; 0x31
 8006b0c:	f10a 0a01 	add.w	sl, sl, #1
 8006b10:	e779      	b.n	8006a06 <_dtoa_r+0xa76>
 8006b12:	4b14      	ldr	r3, [pc, #80]	; (8006b64 <_dtoa_r+0xbd4>)
 8006b14:	f7ff baa8 	b.w	8006068 <_dtoa_r+0xd8>
 8006b18:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	f47f aa81 	bne.w	8006022 <_dtoa_r+0x92>
 8006b20:	4b11      	ldr	r3, [pc, #68]	; (8006b68 <_dtoa_r+0xbd8>)
 8006b22:	f7ff baa1 	b.w	8006068 <_dtoa_r+0xd8>
 8006b26:	f1b9 0f00 	cmp.w	r9, #0
 8006b2a:	dc03      	bgt.n	8006b34 <_dtoa_r+0xba4>
 8006b2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	f73f aecb 	bgt.w	80068ca <_dtoa_r+0x93a>
 8006b34:	9f03      	ldr	r7, [sp, #12]
 8006b36:	4621      	mov	r1, r4
 8006b38:	4658      	mov	r0, fp
 8006b3a:	f7ff f99d 	bl	8005e78 <quorem>
 8006b3e:	9a03      	ldr	r2, [sp, #12]
 8006b40:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006b44:	f807 3b01 	strb.w	r3, [r7], #1
 8006b48:	1aba      	subs	r2, r7, r2
 8006b4a:	4591      	cmp	r9, r2
 8006b4c:	ddba      	ble.n	8006ac4 <_dtoa_r+0xb34>
 8006b4e:	4659      	mov	r1, fp
 8006b50:	2300      	movs	r3, #0
 8006b52:	220a      	movs	r2, #10
 8006b54:	4628      	mov	r0, r5
 8006b56:	f000 fc0b 	bl	8007370 <__multadd>
 8006b5a:	4683      	mov	fp, r0
 8006b5c:	e7eb      	b.n	8006b36 <_dtoa_r+0xba6>
 8006b5e:	bf00      	nop
 8006b60:	08008f48 	.word	0x08008f48
 8006b64:	08008d4c 	.word	0x08008d4c
 8006b68:	08008ec9 	.word	0x08008ec9

08006b6c <rshift>:
 8006b6c:	6903      	ldr	r3, [r0, #16]
 8006b6e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b72:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006b76:	f100 0414 	add.w	r4, r0, #20
 8006b7a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006b7e:	dd46      	ble.n	8006c0e <rshift+0xa2>
 8006b80:	f011 011f 	ands.w	r1, r1, #31
 8006b84:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006b88:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006b8c:	d10c      	bne.n	8006ba8 <rshift+0x3c>
 8006b8e:	4629      	mov	r1, r5
 8006b90:	f100 0710 	add.w	r7, r0, #16
 8006b94:	42b1      	cmp	r1, r6
 8006b96:	d335      	bcc.n	8006c04 <rshift+0x98>
 8006b98:	1a9b      	subs	r3, r3, r2
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	1eea      	subs	r2, r5, #3
 8006b9e:	4296      	cmp	r6, r2
 8006ba0:	bf38      	it	cc
 8006ba2:	2300      	movcc	r3, #0
 8006ba4:	4423      	add	r3, r4
 8006ba6:	e015      	b.n	8006bd4 <rshift+0x68>
 8006ba8:	46a1      	mov	r9, r4
 8006baa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006bae:	f1c1 0820 	rsb	r8, r1, #32
 8006bb2:	40cf      	lsrs	r7, r1
 8006bb4:	f105 0e04 	add.w	lr, r5, #4
 8006bb8:	4576      	cmp	r6, lr
 8006bba:	46f4      	mov	ip, lr
 8006bbc:	d816      	bhi.n	8006bec <rshift+0x80>
 8006bbe:	1a9a      	subs	r2, r3, r2
 8006bc0:	0092      	lsls	r2, r2, #2
 8006bc2:	3a04      	subs	r2, #4
 8006bc4:	3501      	adds	r5, #1
 8006bc6:	42ae      	cmp	r6, r5
 8006bc8:	bf38      	it	cc
 8006bca:	2200      	movcc	r2, #0
 8006bcc:	18a3      	adds	r3, r4, r2
 8006bce:	50a7      	str	r7, [r4, r2]
 8006bd0:	b107      	cbz	r7, 8006bd4 <rshift+0x68>
 8006bd2:	3304      	adds	r3, #4
 8006bd4:	42a3      	cmp	r3, r4
 8006bd6:	eba3 0204 	sub.w	r2, r3, r4
 8006bda:	bf08      	it	eq
 8006bdc:	2300      	moveq	r3, #0
 8006bde:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006be2:	6102      	str	r2, [r0, #16]
 8006be4:	bf08      	it	eq
 8006be6:	6143      	streq	r3, [r0, #20]
 8006be8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bec:	f8dc c000 	ldr.w	ip, [ip]
 8006bf0:	fa0c fc08 	lsl.w	ip, ip, r8
 8006bf4:	ea4c 0707 	orr.w	r7, ip, r7
 8006bf8:	f849 7b04 	str.w	r7, [r9], #4
 8006bfc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006c00:	40cf      	lsrs	r7, r1
 8006c02:	e7d9      	b.n	8006bb8 <rshift+0x4c>
 8006c04:	f851 cb04 	ldr.w	ip, [r1], #4
 8006c08:	f847 cf04 	str.w	ip, [r7, #4]!
 8006c0c:	e7c2      	b.n	8006b94 <rshift+0x28>
 8006c0e:	4623      	mov	r3, r4
 8006c10:	e7e0      	b.n	8006bd4 <rshift+0x68>

08006c12 <__hexdig_fun>:
 8006c12:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006c16:	2b09      	cmp	r3, #9
 8006c18:	d802      	bhi.n	8006c20 <__hexdig_fun+0xe>
 8006c1a:	3820      	subs	r0, #32
 8006c1c:	b2c0      	uxtb	r0, r0
 8006c1e:	4770      	bx	lr
 8006c20:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006c24:	2b05      	cmp	r3, #5
 8006c26:	d801      	bhi.n	8006c2c <__hexdig_fun+0x1a>
 8006c28:	3847      	subs	r0, #71	; 0x47
 8006c2a:	e7f7      	b.n	8006c1c <__hexdig_fun+0xa>
 8006c2c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006c30:	2b05      	cmp	r3, #5
 8006c32:	d801      	bhi.n	8006c38 <__hexdig_fun+0x26>
 8006c34:	3827      	subs	r0, #39	; 0x27
 8006c36:	e7f1      	b.n	8006c1c <__hexdig_fun+0xa>
 8006c38:	2000      	movs	r0, #0
 8006c3a:	4770      	bx	lr

08006c3c <__gethex>:
 8006c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c40:	b08b      	sub	sp, #44	; 0x2c
 8006c42:	9305      	str	r3, [sp, #20]
 8006c44:	4bb2      	ldr	r3, [pc, #712]	; (8006f10 <__gethex+0x2d4>)
 8006c46:	9002      	str	r0, [sp, #8]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	468b      	mov	fp, r1
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	4690      	mov	r8, r2
 8006c50:	9303      	str	r3, [sp, #12]
 8006c52:	f7f9 fa7d 	bl	8000150 <strlen>
 8006c56:	4682      	mov	sl, r0
 8006c58:	9b03      	ldr	r3, [sp, #12]
 8006c5a:	f8db 2000 	ldr.w	r2, [fp]
 8006c5e:	4403      	add	r3, r0
 8006c60:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006c64:	9306      	str	r3, [sp, #24]
 8006c66:	1c93      	adds	r3, r2, #2
 8006c68:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006c6c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006c70:	32fe      	adds	r2, #254	; 0xfe
 8006c72:	18d1      	adds	r1, r2, r3
 8006c74:	461f      	mov	r7, r3
 8006c76:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006c7a:	9101      	str	r1, [sp, #4]
 8006c7c:	2830      	cmp	r0, #48	; 0x30
 8006c7e:	d0f8      	beq.n	8006c72 <__gethex+0x36>
 8006c80:	f7ff ffc7 	bl	8006c12 <__hexdig_fun>
 8006c84:	4604      	mov	r4, r0
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d13a      	bne.n	8006d00 <__gethex+0xc4>
 8006c8a:	4652      	mov	r2, sl
 8006c8c:	4638      	mov	r0, r7
 8006c8e:	9903      	ldr	r1, [sp, #12]
 8006c90:	f001 fa26 	bl	80080e0 <strncmp>
 8006c94:	4605      	mov	r5, r0
 8006c96:	2800      	cmp	r0, #0
 8006c98:	d166      	bne.n	8006d68 <__gethex+0x12c>
 8006c9a:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006c9e:	eb07 060a 	add.w	r6, r7, sl
 8006ca2:	f7ff ffb6 	bl	8006c12 <__hexdig_fun>
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	d060      	beq.n	8006d6c <__gethex+0x130>
 8006caa:	4633      	mov	r3, r6
 8006cac:	7818      	ldrb	r0, [r3, #0]
 8006cae:	461f      	mov	r7, r3
 8006cb0:	2830      	cmp	r0, #48	; 0x30
 8006cb2:	f103 0301 	add.w	r3, r3, #1
 8006cb6:	d0f9      	beq.n	8006cac <__gethex+0x70>
 8006cb8:	f7ff ffab 	bl	8006c12 <__hexdig_fun>
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	fab0 f480 	clz	r4, r0
 8006cc2:	4635      	mov	r5, r6
 8006cc4:	0964      	lsrs	r4, r4, #5
 8006cc6:	9301      	str	r3, [sp, #4]
 8006cc8:	463a      	mov	r2, r7
 8006cca:	4616      	mov	r6, r2
 8006ccc:	7830      	ldrb	r0, [r6, #0]
 8006cce:	3201      	adds	r2, #1
 8006cd0:	f7ff ff9f 	bl	8006c12 <__hexdig_fun>
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	d1f8      	bne.n	8006cca <__gethex+0x8e>
 8006cd8:	4652      	mov	r2, sl
 8006cda:	4630      	mov	r0, r6
 8006cdc:	9903      	ldr	r1, [sp, #12]
 8006cde:	f001 f9ff 	bl	80080e0 <strncmp>
 8006ce2:	b980      	cbnz	r0, 8006d06 <__gethex+0xca>
 8006ce4:	b94d      	cbnz	r5, 8006cfa <__gethex+0xbe>
 8006ce6:	eb06 050a 	add.w	r5, r6, sl
 8006cea:	462a      	mov	r2, r5
 8006cec:	4616      	mov	r6, r2
 8006cee:	7830      	ldrb	r0, [r6, #0]
 8006cf0:	3201      	adds	r2, #1
 8006cf2:	f7ff ff8e 	bl	8006c12 <__hexdig_fun>
 8006cf6:	2800      	cmp	r0, #0
 8006cf8:	d1f8      	bne.n	8006cec <__gethex+0xb0>
 8006cfa:	1bad      	subs	r5, r5, r6
 8006cfc:	00ad      	lsls	r5, r5, #2
 8006cfe:	e004      	b.n	8006d0a <__gethex+0xce>
 8006d00:	2400      	movs	r4, #0
 8006d02:	4625      	mov	r5, r4
 8006d04:	e7e0      	b.n	8006cc8 <__gethex+0x8c>
 8006d06:	2d00      	cmp	r5, #0
 8006d08:	d1f7      	bne.n	8006cfa <__gethex+0xbe>
 8006d0a:	7833      	ldrb	r3, [r6, #0]
 8006d0c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006d10:	2b50      	cmp	r3, #80	; 0x50
 8006d12:	d139      	bne.n	8006d88 <__gethex+0x14c>
 8006d14:	7873      	ldrb	r3, [r6, #1]
 8006d16:	2b2b      	cmp	r3, #43	; 0x2b
 8006d18:	d02a      	beq.n	8006d70 <__gethex+0x134>
 8006d1a:	2b2d      	cmp	r3, #45	; 0x2d
 8006d1c:	d02c      	beq.n	8006d78 <__gethex+0x13c>
 8006d1e:	f04f 0900 	mov.w	r9, #0
 8006d22:	1c71      	adds	r1, r6, #1
 8006d24:	7808      	ldrb	r0, [r1, #0]
 8006d26:	f7ff ff74 	bl	8006c12 <__hexdig_fun>
 8006d2a:	1e43      	subs	r3, r0, #1
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	2b18      	cmp	r3, #24
 8006d30:	d82a      	bhi.n	8006d88 <__gethex+0x14c>
 8006d32:	f1a0 0210 	sub.w	r2, r0, #16
 8006d36:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006d3a:	f7ff ff6a 	bl	8006c12 <__hexdig_fun>
 8006d3e:	1e43      	subs	r3, r0, #1
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b18      	cmp	r3, #24
 8006d44:	d91b      	bls.n	8006d7e <__gethex+0x142>
 8006d46:	f1b9 0f00 	cmp.w	r9, #0
 8006d4a:	d000      	beq.n	8006d4e <__gethex+0x112>
 8006d4c:	4252      	negs	r2, r2
 8006d4e:	4415      	add	r5, r2
 8006d50:	f8cb 1000 	str.w	r1, [fp]
 8006d54:	b1d4      	cbz	r4, 8006d8c <__gethex+0x150>
 8006d56:	9b01      	ldr	r3, [sp, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	bf14      	ite	ne
 8006d5c:	2700      	movne	r7, #0
 8006d5e:	2706      	moveq	r7, #6
 8006d60:	4638      	mov	r0, r7
 8006d62:	b00b      	add	sp, #44	; 0x2c
 8006d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d68:	463e      	mov	r6, r7
 8006d6a:	4625      	mov	r5, r4
 8006d6c:	2401      	movs	r4, #1
 8006d6e:	e7cc      	b.n	8006d0a <__gethex+0xce>
 8006d70:	f04f 0900 	mov.w	r9, #0
 8006d74:	1cb1      	adds	r1, r6, #2
 8006d76:	e7d5      	b.n	8006d24 <__gethex+0xe8>
 8006d78:	f04f 0901 	mov.w	r9, #1
 8006d7c:	e7fa      	b.n	8006d74 <__gethex+0x138>
 8006d7e:	230a      	movs	r3, #10
 8006d80:	fb03 0202 	mla	r2, r3, r2, r0
 8006d84:	3a10      	subs	r2, #16
 8006d86:	e7d6      	b.n	8006d36 <__gethex+0xfa>
 8006d88:	4631      	mov	r1, r6
 8006d8a:	e7e1      	b.n	8006d50 <__gethex+0x114>
 8006d8c:	4621      	mov	r1, r4
 8006d8e:	1bf3      	subs	r3, r6, r7
 8006d90:	3b01      	subs	r3, #1
 8006d92:	2b07      	cmp	r3, #7
 8006d94:	dc0a      	bgt.n	8006dac <__gethex+0x170>
 8006d96:	9802      	ldr	r0, [sp, #8]
 8006d98:	f000 fa88 	bl	80072ac <_Balloc>
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	b940      	cbnz	r0, 8006db2 <__gethex+0x176>
 8006da0:	4602      	mov	r2, r0
 8006da2:	21de      	movs	r1, #222	; 0xde
 8006da4:	4b5b      	ldr	r3, [pc, #364]	; (8006f14 <__gethex+0x2d8>)
 8006da6:	485c      	ldr	r0, [pc, #368]	; (8006f18 <__gethex+0x2dc>)
 8006da8:	f001 f9bc 	bl	8008124 <__assert_func>
 8006dac:	3101      	adds	r1, #1
 8006dae:	105b      	asrs	r3, r3, #1
 8006db0:	e7ef      	b.n	8006d92 <__gethex+0x156>
 8006db2:	f04f 0b00 	mov.w	fp, #0
 8006db6:	f100 0914 	add.w	r9, r0, #20
 8006dba:	f1ca 0301 	rsb	r3, sl, #1
 8006dbe:	f8cd 9010 	str.w	r9, [sp, #16]
 8006dc2:	f8cd b004 	str.w	fp, [sp, #4]
 8006dc6:	9308      	str	r3, [sp, #32]
 8006dc8:	42b7      	cmp	r7, r6
 8006dca:	d33f      	bcc.n	8006e4c <__gethex+0x210>
 8006dcc:	9f04      	ldr	r7, [sp, #16]
 8006dce:	9b01      	ldr	r3, [sp, #4]
 8006dd0:	f847 3b04 	str.w	r3, [r7], #4
 8006dd4:	eba7 0709 	sub.w	r7, r7, r9
 8006dd8:	10bf      	asrs	r7, r7, #2
 8006dda:	6127      	str	r7, [r4, #16]
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f000 fb57 	bl	8007490 <__hi0bits>
 8006de2:	017f      	lsls	r7, r7, #5
 8006de4:	f8d8 6000 	ldr.w	r6, [r8]
 8006de8:	1a3f      	subs	r7, r7, r0
 8006dea:	42b7      	cmp	r7, r6
 8006dec:	dd62      	ble.n	8006eb4 <__gethex+0x278>
 8006dee:	1bbf      	subs	r7, r7, r6
 8006df0:	4639      	mov	r1, r7
 8006df2:	4620      	mov	r0, r4
 8006df4:	f000 fef1 	bl	8007bda <__any_on>
 8006df8:	4682      	mov	sl, r0
 8006dfa:	b1a8      	cbz	r0, 8006e28 <__gethex+0x1ec>
 8006dfc:	f04f 0a01 	mov.w	sl, #1
 8006e00:	1e7b      	subs	r3, r7, #1
 8006e02:	1159      	asrs	r1, r3, #5
 8006e04:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006e08:	f003 021f 	and.w	r2, r3, #31
 8006e0c:	fa0a f202 	lsl.w	r2, sl, r2
 8006e10:	420a      	tst	r2, r1
 8006e12:	d009      	beq.n	8006e28 <__gethex+0x1ec>
 8006e14:	4553      	cmp	r3, sl
 8006e16:	dd05      	ble.n	8006e24 <__gethex+0x1e8>
 8006e18:	4620      	mov	r0, r4
 8006e1a:	1eb9      	subs	r1, r7, #2
 8006e1c:	f000 fedd 	bl	8007bda <__any_on>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	d144      	bne.n	8006eae <__gethex+0x272>
 8006e24:	f04f 0a02 	mov.w	sl, #2
 8006e28:	4639      	mov	r1, r7
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	f7ff fe9e 	bl	8006b6c <rshift>
 8006e30:	443d      	add	r5, r7
 8006e32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e36:	42ab      	cmp	r3, r5
 8006e38:	da4a      	bge.n	8006ed0 <__gethex+0x294>
 8006e3a:	4621      	mov	r1, r4
 8006e3c:	9802      	ldr	r0, [sp, #8]
 8006e3e:	f000 fa75 	bl	800732c <_Bfree>
 8006e42:	2300      	movs	r3, #0
 8006e44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006e46:	27a3      	movs	r7, #163	; 0xa3
 8006e48:	6013      	str	r3, [r2, #0]
 8006e4a:	e789      	b.n	8006d60 <__gethex+0x124>
 8006e4c:	1e73      	subs	r3, r6, #1
 8006e4e:	9a06      	ldr	r2, [sp, #24]
 8006e50:	9307      	str	r3, [sp, #28]
 8006e52:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d019      	beq.n	8006e8e <__gethex+0x252>
 8006e5a:	f1bb 0f20 	cmp.w	fp, #32
 8006e5e:	d107      	bne.n	8006e70 <__gethex+0x234>
 8006e60:	9b04      	ldr	r3, [sp, #16]
 8006e62:	9a01      	ldr	r2, [sp, #4]
 8006e64:	f843 2b04 	str.w	r2, [r3], #4
 8006e68:	9304      	str	r3, [sp, #16]
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	469b      	mov	fp, r3
 8006e6e:	9301      	str	r3, [sp, #4]
 8006e70:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006e74:	f7ff fecd 	bl	8006c12 <__hexdig_fun>
 8006e78:	9b01      	ldr	r3, [sp, #4]
 8006e7a:	f000 000f 	and.w	r0, r0, #15
 8006e7e:	fa00 f00b 	lsl.w	r0, r0, fp
 8006e82:	4303      	orrs	r3, r0
 8006e84:	9301      	str	r3, [sp, #4]
 8006e86:	f10b 0b04 	add.w	fp, fp, #4
 8006e8a:	9b07      	ldr	r3, [sp, #28]
 8006e8c:	e00d      	b.n	8006eaa <__gethex+0x26e>
 8006e8e:	9a08      	ldr	r2, [sp, #32]
 8006e90:	1e73      	subs	r3, r6, #1
 8006e92:	4413      	add	r3, r2
 8006e94:	42bb      	cmp	r3, r7
 8006e96:	d3e0      	bcc.n	8006e5a <__gethex+0x21e>
 8006e98:	4618      	mov	r0, r3
 8006e9a:	4652      	mov	r2, sl
 8006e9c:	9903      	ldr	r1, [sp, #12]
 8006e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea0:	f001 f91e 	bl	80080e0 <strncmp>
 8006ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	d1d7      	bne.n	8006e5a <__gethex+0x21e>
 8006eaa:	461e      	mov	r6, r3
 8006eac:	e78c      	b.n	8006dc8 <__gethex+0x18c>
 8006eae:	f04f 0a03 	mov.w	sl, #3
 8006eb2:	e7b9      	b.n	8006e28 <__gethex+0x1ec>
 8006eb4:	da09      	bge.n	8006eca <__gethex+0x28e>
 8006eb6:	1bf7      	subs	r7, r6, r7
 8006eb8:	4621      	mov	r1, r4
 8006eba:	463a      	mov	r2, r7
 8006ebc:	9802      	ldr	r0, [sp, #8]
 8006ebe:	f000 fc4d 	bl	800775c <__lshift>
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	1bed      	subs	r5, r5, r7
 8006ec6:	f100 0914 	add.w	r9, r0, #20
 8006eca:	f04f 0a00 	mov.w	sl, #0
 8006ece:	e7b0      	b.n	8006e32 <__gethex+0x1f6>
 8006ed0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006ed4:	42a8      	cmp	r0, r5
 8006ed6:	dd72      	ble.n	8006fbe <__gethex+0x382>
 8006ed8:	1b45      	subs	r5, r0, r5
 8006eda:	42ae      	cmp	r6, r5
 8006edc:	dc35      	bgt.n	8006f4a <__gethex+0x30e>
 8006ede:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d029      	beq.n	8006f3a <__gethex+0x2fe>
 8006ee6:	2b03      	cmp	r3, #3
 8006ee8:	d02b      	beq.n	8006f42 <__gethex+0x306>
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d11c      	bne.n	8006f28 <__gethex+0x2ec>
 8006eee:	42ae      	cmp	r6, r5
 8006ef0:	d11a      	bne.n	8006f28 <__gethex+0x2ec>
 8006ef2:	2e01      	cmp	r6, #1
 8006ef4:	d112      	bne.n	8006f1c <__gethex+0x2e0>
 8006ef6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006efa:	9a05      	ldr	r2, [sp, #20]
 8006efc:	2762      	movs	r7, #98	; 0x62
 8006efe:	6013      	str	r3, [r2, #0]
 8006f00:	2301      	movs	r3, #1
 8006f02:	6123      	str	r3, [r4, #16]
 8006f04:	f8c9 3000 	str.w	r3, [r9]
 8006f08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f0a:	601c      	str	r4, [r3, #0]
 8006f0c:	e728      	b.n	8006d60 <__gethex+0x124>
 8006f0e:	bf00      	nop
 8006f10:	08008fc0 	.word	0x08008fc0
 8006f14:	08008f48 	.word	0x08008f48
 8006f18:	08008f59 	.word	0x08008f59
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	1e71      	subs	r1, r6, #1
 8006f20:	f000 fe5b 	bl	8007bda <__any_on>
 8006f24:	2800      	cmp	r0, #0
 8006f26:	d1e6      	bne.n	8006ef6 <__gethex+0x2ba>
 8006f28:	4621      	mov	r1, r4
 8006f2a:	9802      	ldr	r0, [sp, #8]
 8006f2c:	f000 f9fe 	bl	800732c <_Bfree>
 8006f30:	2300      	movs	r3, #0
 8006f32:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006f34:	2750      	movs	r7, #80	; 0x50
 8006f36:	6013      	str	r3, [r2, #0]
 8006f38:	e712      	b.n	8006d60 <__gethex+0x124>
 8006f3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d1f3      	bne.n	8006f28 <__gethex+0x2ec>
 8006f40:	e7d9      	b.n	8006ef6 <__gethex+0x2ba>
 8006f42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d1d6      	bne.n	8006ef6 <__gethex+0x2ba>
 8006f48:	e7ee      	b.n	8006f28 <__gethex+0x2ec>
 8006f4a:	1e6f      	subs	r7, r5, #1
 8006f4c:	f1ba 0f00 	cmp.w	sl, #0
 8006f50:	d132      	bne.n	8006fb8 <__gethex+0x37c>
 8006f52:	b127      	cbz	r7, 8006f5e <__gethex+0x322>
 8006f54:	4639      	mov	r1, r7
 8006f56:	4620      	mov	r0, r4
 8006f58:	f000 fe3f 	bl	8007bda <__any_on>
 8006f5c:	4682      	mov	sl, r0
 8006f5e:	2101      	movs	r1, #1
 8006f60:	117b      	asrs	r3, r7, #5
 8006f62:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006f66:	f007 071f 	and.w	r7, r7, #31
 8006f6a:	fa01 f707 	lsl.w	r7, r1, r7
 8006f6e:	421f      	tst	r7, r3
 8006f70:	f04f 0702 	mov.w	r7, #2
 8006f74:	4629      	mov	r1, r5
 8006f76:	4620      	mov	r0, r4
 8006f78:	bf18      	it	ne
 8006f7a:	f04a 0a02 	orrne.w	sl, sl, #2
 8006f7e:	1b76      	subs	r6, r6, r5
 8006f80:	f7ff fdf4 	bl	8006b6c <rshift>
 8006f84:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006f88:	f1ba 0f00 	cmp.w	sl, #0
 8006f8c:	d048      	beq.n	8007020 <__gethex+0x3e4>
 8006f8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d015      	beq.n	8006fc2 <__gethex+0x386>
 8006f96:	2b03      	cmp	r3, #3
 8006f98:	d017      	beq.n	8006fca <__gethex+0x38e>
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d109      	bne.n	8006fb2 <__gethex+0x376>
 8006f9e:	f01a 0f02 	tst.w	sl, #2
 8006fa2:	d006      	beq.n	8006fb2 <__gethex+0x376>
 8006fa4:	f8d9 0000 	ldr.w	r0, [r9]
 8006fa8:	ea4a 0a00 	orr.w	sl, sl, r0
 8006fac:	f01a 0f01 	tst.w	sl, #1
 8006fb0:	d10e      	bne.n	8006fd0 <__gethex+0x394>
 8006fb2:	f047 0710 	orr.w	r7, r7, #16
 8006fb6:	e033      	b.n	8007020 <__gethex+0x3e4>
 8006fb8:	f04f 0a01 	mov.w	sl, #1
 8006fbc:	e7cf      	b.n	8006f5e <__gethex+0x322>
 8006fbe:	2701      	movs	r7, #1
 8006fc0:	e7e2      	b.n	8006f88 <__gethex+0x34c>
 8006fc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fc4:	f1c3 0301 	rsb	r3, r3, #1
 8006fc8:	9315      	str	r3, [sp, #84]	; 0x54
 8006fca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d0f0      	beq.n	8006fb2 <__gethex+0x376>
 8006fd0:	f04f 0c00 	mov.w	ip, #0
 8006fd4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006fd8:	f104 0314 	add.w	r3, r4, #20
 8006fdc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006fe0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fea:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006fee:	d01c      	beq.n	800702a <__gethex+0x3ee>
 8006ff0:	3201      	adds	r2, #1
 8006ff2:	6002      	str	r2, [r0, #0]
 8006ff4:	2f02      	cmp	r7, #2
 8006ff6:	f104 0314 	add.w	r3, r4, #20
 8006ffa:	d13d      	bne.n	8007078 <__gethex+0x43c>
 8006ffc:	f8d8 2000 	ldr.w	r2, [r8]
 8007000:	3a01      	subs	r2, #1
 8007002:	42b2      	cmp	r2, r6
 8007004:	d10a      	bne.n	800701c <__gethex+0x3e0>
 8007006:	2201      	movs	r2, #1
 8007008:	1171      	asrs	r1, r6, #5
 800700a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800700e:	f006 061f 	and.w	r6, r6, #31
 8007012:	fa02 f606 	lsl.w	r6, r2, r6
 8007016:	421e      	tst	r6, r3
 8007018:	bf18      	it	ne
 800701a:	4617      	movne	r7, r2
 800701c:	f047 0720 	orr.w	r7, r7, #32
 8007020:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007022:	601c      	str	r4, [r3, #0]
 8007024:	9b05      	ldr	r3, [sp, #20]
 8007026:	601d      	str	r5, [r3, #0]
 8007028:	e69a      	b.n	8006d60 <__gethex+0x124>
 800702a:	4299      	cmp	r1, r3
 800702c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007030:	d8d8      	bhi.n	8006fe4 <__gethex+0x3a8>
 8007032:	68a3      	ldr	r3, [r4, #8]
 8007034:	459b      	cmp	fp, r3
 8007036:	db17      	blt.n	8007068 <__gethex+0x42c>
 8007038:	6861      	ldr	r1, [r4, #4]
 800703a:	9802      	ldr	r0, [sp, #8]
 800703c:	3101      	adds	r1, #1
 800703e:	f000 f935 	bl	80072ac <_Balloc>
 8007042:	4681      	mov	r9, r0
 8007044:	b918      	cbnz	r0, 800704e <__gethex+0x412>
 8007046:	4602      	mov	r2, r0
 8007048:	2184      	movs	r1, #132	; 0x84
 800704a:	4b19      	ldr	r3, [pc, #100]	; (80070b0 <__gethex+0x474>)
 800704c:	e6ab      	b.n	8006da6 <__gethex+0x16a>
 800704e:	6922      	ldr	r2, [r4, #16]
 8007050:	f104 010c 	add.w	r1, r4, #12
 8007054:	3202      	adds	r2, #2
 8007056:	0092      	lsls	r2, r2, #2
 8007058:	300c      	adds	r0, #12
 800705a:	f000 f919 	bl	8007290 <memcpy>
 800705e:	4621      	mov	r1, r4
 8007060:	9802      	ldr	r0, [sp, #8]
 8007062:	f000 f963 	bl	800732c <_Bfree>
 8007066:	464c      	mov	r4, r9
 8007068:	6923      	ldr	r3, [r4, #16]
 800706a:	1c5a      	adds	r2, r3, #1
 800706c:	6122      	str	r2, [r4, #16]
 800706e:	2201      	movs	r2, #1
 8007070:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007074:	615a      	str	r2, [r3, #20]
 8007076:	e7bd      	b.n	8006ff4 <__gethex+0x3b8>
 8007078:	6922      	ldr	r2, [r4, #16]
 800707a:	455a      	cmp	r2, fp
 800707c:	dd0b      	ble.n	8007096 <__gethex+0x45a>
 800707e:	2101      	movs	r1, #1
 8007080:	4620      	mov	r0, r4
 8007082:	f7ff fd73 	bl	8006b6c <rshift>
 8007086:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800708a:	3501      	adds	r5, #1
 800708c:	42ab      	cmp	r3, r5
 800708e:	f6ff aed4 	blt.w	8006e3a <__gethex+0x1fe>
 8007092:	2701      	movs	r7, #1
 8007094:	e7c2      	b.n	800701c <__gethex+0x3e0>
 8007096:	f016 061f 	ands.w	r6, r6, #31
 800709a:	d0fa      	beq.n	8007092 <__gethex+0x456>
 800709c:	4453      	add	r3, sl
 800709e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80070a2:	f000 f9f5 	bl	8007490 <__hi0bits>
 80070a6:	f1c6 0620 	rsb	r6, r6, #32
 80070aa:	42b0      	cmp	r0, r6
 80070ac:	dbe7      	blt.n	800707e <__gethex+0x442>
 80070ae:	e7f0      	b.n	8007092 <__gethex+0x456>
 80070b0:	08008f48 	.word	0x08008f48

080070b4 <L_shift>:
 80070b4:	f1c2 0208 	rsb	r2, r2, #8
 80070b8:	0092      	lsls	r2, r2, #2
 80070ba:	b570      	push	{r4, r5, r6, lr}
 80070bc:	f1c2 0620 	rsb	r6, r2, #32
 80070c0:	6843      	ldr	r3, [r0, #4]
 80070c2:	6804      	ldr	r4, [r0, #0]
 80070c4:	fa03 f506 	lsl.w	r5, r3, r6
 80070c8:	432c      	orrs	r4, r5
 80070ca:	40d3      	lsrs	r3, r2
 80070cc:	6004      	str	r4, [r0, #0]
 80070ce:	f840 3f04 	str.w	r3, [r0, #4]!
 80070d2:	4288      	cmp	r0, r1
 80070d4:	d3f4      	bcc.n	80070c0 <L_shift+0xc>
 80070d6:	bd70      	pop	{r4, r5, r6, pc}

080070d8 <__match>:
 80070d8:	b530      	push	{r4, r5, lr}
 80070da:	6803      	ldr	r3, [r0, #0]
 80070dc:	3301      	adds	r3, #1
 80070de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070e2:	b914      	cbnz	r4, 80070ea <__match+0x12>
 80070e4:	6003      	str	r3, [r0, #0]
 80070e6:	2001      	movs	r0, #1
 80070e8:	bd30      	pop	{r4, r5, pc}
 80070ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070ee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80070f2:	2d19      	cmp	r5, #25
 80070f4:	bf98      	it	ls
 80070f6:	3220      	addls	r2, #32
 80070f8:	42a2      	cmp	r2, r4
 80070fa:	d0f0      	beq.n	80070de <__match+0x6>
 80070fc:	2000      	movs	r0, #0
 80070fe:	e7f3      	b.n	80070e8 <__match+0x10>

08007100 <__hexnan>:
 8007100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007104:	2500      	movs	r5, #0
 8007106:	680b      	ldr	r3, [r1, #0]
 8007108:	4682      	mov	sl, r0
 800710a:	115e      	asrs	r6, r3, #5
 800710c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007110:	f013 031f 	ands.w	r3, r3, #31
 8007114:	bf18      	it	ne
 8007116:	3604      	addne	r6, #4
 8007118:	1f37      	subs	r7, r6, #4
 800711a:	46b9      	mov	r9, r7
 800711c:	463c      	mov	r4, r7
 800711e:	46ab      	mov	fp, r5
 8007120:	b087      	sub	sp, #28
 8007122:	4690      	mov	r8, r2
 8007124:	6802      	ldr	r2, [r0, #0]
 8007126:	9301      	str	r3, [sp, #4]
 8007128:	f846 5c04 	str.w	r5, [r6, #-4]
 800712c:	9502      	str	r5, [sp, #8]
 800712e:	7851      	ldrb	r1, [r2, #1]
 8007130:	1c53      	adds	r3, r2, #1
 8007132:	9303      	str	r3, [sp, #12]
 8007134:	b341      	cbz	r1, 8007188 <__hexnan+0x88>
 8007136:	4608      	mov	r0, r1
 8007138:	9205      	str	r2, [sp, #20]
 800713a:	9104      	str	r1, [sp, #16]
 800713c:	f7ff fd69 	bl	8006c12 <__hexdig_fun>
 8007140:	2800      	cmp	r0, #0
 8007142:	d14f      	bne.n	80071e4 <__hexnan+0xe4>
 8007144:	9904      	ldr	r1, [sp, #16]
 8007146:	9a05      	ldr	r2, [sp, #20]
 8007148:	2920      	cmp	r1, #32
 800714a:	d818      	bhi.n	800717e <__hexnan+0x7e>
 800714c:	9b02      	ldr	r3, [sp, #8]
 800714e:	459b      	cmp	fp, r3
 8007150:	dd13      	ble.n	800717a <__hexnan+0x7a>
 8007152:	454c      	cmp	r4, r9
 8007154:	d206      	bcs.n	8007164 <__hexnan+0x64>
 8007156:	2d07      	cmp	r5, #7
 8007158:	dc04      	bgt.n	8007164 <__hexnan+0x64>
 800715a:	462a      	mov	r2, r5
 800715c:	4649      	mov	r1, r9
 800715e:	4620      	mov	r0, r4
 8007160:	f7ff ffa8 	bl	80070b4 <L_shift>
 8007164:	4544      	cmp	r4, r8
 8007166:	d950      	bls.n	800720a <__hexnan+0x10a>
 8007168:	2300      	movs	r3, #0
 800716a:	f1a4 0904 	sub.w	r9, r4, #4
 800716e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007172:	461d      	mov	r5, r3
 8007174:	464c      	mov	r4, r9
 8007176:	f8cd b008 	str.w	fp, [sp, #8]
 800717a:	9a03      	ldr	r2, [sp, #12]
 800717c:	e7d7      	b.n	800712e <__hexnan+0x2e>
 800717e:	2929      	cmp	r1, #41	; 0x29
 8007180:	d156      	bne.n	8007230 <__hexnan+0x130>
 8007182:	3202      	adds	r2, #2
 8007184:	f8ca 2000 	str.w	r2, [sl]
 8007188:	f1bb 0f00 	cmp.w	fp, #0
 800718c:	d050      	beq.n	8007230 <__hexnan+0x130>
 800718e:	454c      	cmp	r4, r9
 8007190:	d206      	bcs.n	80071a0 <__hexnan+0xa0>
 8007192:	2d07      	cmp	r5, #7
 8007194:	dc04      	bgt.n	80071a0 <__hexnan+0xa0>
 8007196:	462a      	mov	r2, r5
 8007198:	4649      	mov	r1, r9
 800719a:	4620      	mov	r0, r4
 800719c:	f7ff ff8a 	bl	80070b4 <L_shift>
 80071a0:	4544      	cmp	r4, r8
 80071a2:	d934      	bls.n	800720e <__hexnan+0x10e>
 80071a4:	4623      	mov	r3, r4
 80071a6:	f1a8 0204 	sub.w	r2, r8, #4
 80071aa:	f853 1b04 	ldr.w	r1, [r3], #4
 80071ae:	429f      	cmp	r7, r3
 80071b0:	f842 1f04 	str.w	r1, [r2, #4]!
 80071b4:	d2f9      	bcs.n	80071aa <__hexnan+0xaa>
 80071b6:	1b3b      	subs	r3, r7, r4
 80071b8:	f023 0303 	bic.w	r3, r3, #3
 80071bc:	3304      	adds	r3, #4
 80071be:	3401      	adds	r4, #1
 80071c0:	3e03      	subs	r6, #3
 80071c2:	42b4      	cmp	r4, r6
 80071c4:	bf88      	it	hi
 80071c6:	2304      	movhi	r3, #4
 80071c8:	2200      	movs	r2, #0
 80071ca:	4443      	add	r3, r8
 80071cc:	f843 2b04 	str.w	r2, [r3], #4
 80071d0:	429f      	cmp	r7, r3
 80071d2:	d2fb      	bcs.n	80071cc <__hexnan+0xcc>
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	b91b      	cbnz	r3, 80071e0 <__hexnan+0xe0>
 80071d8:	4547      	cmp	r7, r8
 80071da:	d127      	bne.n	800722c <__hexnan+0x12c>
 80071dc:	2301      	movs	r3, #1
 80071de:	603b      	str	r3, [r7, #0]
 80071e0:	2005      	movs	r0, #5
 80071e2:	e026      	b.n	8007232 <__hexnan+0x132>
 80071e4:	3501      	adds	r5, #1
 80071e6:	2d08      	cmp	r5, #8
 80071e8:	f10b 0b01 	add.w	fp, fp, #1
 80071ec:	dd06      	ble.n	80071fc <__hexnan+0xfc>
 80071ee:	4544      	cmp	r4, r8
 80071f0:	d9c3      	bls.n	800717a <__hexnan+0x7a>
 80071f2:	2300      	movs	r3, #0
 80071f4:	2501      	movs	r5, #1
 80071f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80071fa:	3c04      	subs	r4, #4
 80071fc:	6822      	ldr	r2, [r4, #0]
 80071fe:	f000 000f 	and.w	r0, r0, #15
 8007202:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007206:	6022      	str	r2, [r4, #0]
 8007208:	e7b7      	b.n	800717a <__hexnan+0x7a>
 800720a:	2508      	movs	r5, #8
 800720c:	e7b5      	b.n	800717a <__hexnan+0x7a>
 800720e:	9b01      	ldr	r3, [sp, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d0df      	beq.n	80071d4 <__hexnan+0xd4>
 8007214:	f04f 32ff 	mov.w	r2, #4294967295
 8007218:	f1c3 0320 	rsb	r3, r3, #32
 800721c:	fa22 f303 	lsr.w	r3, r2, r3
 8007220:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007224:	401a      	ands	r2, r3
 8007226:	f846 2c04 	str.w	r2, [r6, #-4]
 800722a:	e7d3      	b.n	80071d4 <__hexnan+0xd4>
 800722c:	3f04      	subs	r7, #4
 800722e:	e7d1      	b.n	80071d4 <__hexnan+0xd4>
 8007230:	2004      	movs	r0, #4
 8007232:	b007      	add	sp, #28
 8007234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007238 <_localeconv_r>:
 8007238:	4800      	ldr	r0, [pc, #0]	; (800723c <_localeconv_r+0x4>)
 800723a:	4770      	bx	lr
 800723c:	20000164 	.word	0x20000164

08007240 <malloc>:
 8007240:	4b02      	ldr	r3, [pc, #8]	; (800724c <malloc+0xc>)
 8007242:	4601      	mov	r1, r0
 8007244:	6818      	ldr	r0, [r3, #0]
 8007246:	f000 bd65 	b.w	8007d14 <_malloc_r>
 800724a:	bf00      	nop
 800724c:	2000000c 	.word	0x2000000c

08007250 <__ascii_mbtowc>:
 8007250:	b082      	sub	sp, #8
 8007252:	b901      	cbnz	r1, 8007256 <__ascii_mbtowc+0x6>
 8007254:	a901      	add	r1, sp, #4
 8007256:	b142      	cbz	r2, 800726a <__ascii_mbtowc+0x1a>
 8007258:	b14b      	cbz	r3, 800726e <__ascii_mbtowc+0x1e>
 800725a:	7813      	ldrb	r3, [r2, #0]
 800725c:	600b      	str	r3, [r1, #0]
 800725e:	7812      	ldrb	r2, [r2, #0]
 8007260:	1e10      	subs	r0, r2, #0
 8007262:	bf18      	it	ne
 8007264:	2001      	movne	r0, #1
 8007266:	b002      	add	sp, #8
 8007268:	4770      	bx	lr
 800726a:	4610      	mov	r0, r2
 800726c:	e7fb      	b.n	8007266 <__ascii_mbtowc+0x16>
 800726e:	f06f 0001 	mvn.w	r0, #1
 8007272:	e7f8      	b.n	8007266 <__ascii_mbtowc+0x16>

08007274 <memchr>:
 8007274:	4603      	mov	r3, r0
 8007276:	b510      	push	{r4, lr}
 8007278:	b2c9      	uxtb	r1, r1
 800727a:	4402      	add	r2, r0
 800727c:	4293      	cmp	r3, r2
 800727e:	4618      	mov	r0, r3
 8007280:	d101      	bne.n	8007286 <memchr+0x12>
 8007282:	2000      	movs	r0, #0
 8007284:	e003      	b.n	800728e <memchr+0x1a>
 8007286:	7804      	ldrb	r4, [r0, #0]
 8007288:	3301      	adds	r3, #1
 800728a:	428c      	cmp	r4, r1
 800728c:	d1f6      	bne.n	800727c <memchr+0x8>
 800728e:	bd10      	pop	{r4, pc}

08007290 <memcpy>:
 8007290:	440a      	add	r2, r1
 8007292:	4291      	cmp	r1, r2
 8007294:	f100 33ff 	add.w	r3, r0, #4294967295
 8007298:	d100      	bne.n	800729c <memcpy+0xc>
 800729a:	4770      	bx	lr
 800729c:	b510      	push	{r4, lr}
 800729e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072a2:	4291      	cmp	r1, r2
 80072a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072a8:	d1f9      	bne.n	800729e <memcpy+0xe>
 80072aa:	bd10      	pop	{r4, pc}

080072ac <_Balloc>:
 80072ac:	b570      	push	{r4, r5, r6, lr}
 80072ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80072b0:	4604      	mov	r4, r0
 80072b2:	460d      	mov	r5, r1
 80072b4:	b976      	cbnz	r6, 80072d4 <_Balloc+0x28>
 80072b6:	2010      	movs	r0, #16
 80072b8:	f7ff ffc2 	bl	8007240 <malloc>
 80072bc:	4602      	mov	r2, r0
 80072be:	6260      	str	r0, [r4, #36]	; 0x24
 80072c0:	b920      	cbnz	r0, 80072cc <_Balloc+0x20>
 80072c2:	2166      	movs	r1, #102	; 0x66
 80072c4:	4b17      	ldr	r3, [pc, #92]	; (8007324 <_Balloc+0x78>)
 80072c6:	4818      	ldr	r0, [pc, #96]	; (8007328 <_Balloc+0x7c>)
 80072c8:	f000 ff2c 	bl	8008124 <__assert_func>
 80072cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072d0:	6006      	str	r6, [r0, #0]
 80072d2:	60c6      	str	r6, [r0, #12]
 80072d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80072d6:	68f3      	ldr	r3, [r6, #12]
 80072d8:	b183      	cbz	r3, 80072fc <_Balloc+0x50>
 80072da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80072e2:	b9b8      	cbnz	r0, 8007314 <_Balloc+0x68>
 80072e4:	2101      	movs	r1, #1
 80072e6:	fa01 f605 	lsl.w	r6, r1, r5
 80072ea:	1d72      	adds	r2, r6, #5
 80072ec:	4620      	mov	r0, r4
 80072ee:	0092      	lsls	r2, r2, #2
 80072f0:	f000 fc94 	bl	8007c1c <_calloc_r>
 80072f4:	b160      	cbz	r0, 8007310 <_Balloc+0x64>
 80072f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80072fa:	e00e      	b.n	800731a <_Balloc+0x6e>
 80072fc:	2221      	movs	r2, #33	; 0x21
 80072fe:	2104      	movs	r1, #4
 8007300:	4620      	mov	r0, r4
 8007302:	f000 fc8b 	bl	8007c1c <_calloc_r>
 8007306:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007308:	60f0      	str	r0, [r6, #12]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1e4      	bne.n	80072da <_Balloc+0x2e>
 8007310:	2000      	movs	r0, #0
 8007312:	bd70      	pop	{r4, r5, r6, pc}
 8007314:	6802      	ldr	r2, [r0, #0]
 8007316:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800731a:	2300      	movs	r3, #0
 800731c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007320:	e7f7      	b.n	8007312 <_Balloc+0x66>
 8007322:	bf00      	nop
 8007324:	08008ed6 	.word	0x08008ed6
 8007328:	08008fd4 	.word	0x08008fd4

0800732c <_Bfree>:
 800732c:	b570      	push	{r4, r5, r6, lr}
 800732e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007330:	4605      	mov	r5, r0
 8007332:	460c      	mov	r4, r1
 8007334:	b976      	cbnz	r6, 8007354 <_Bfree+0x28>
 8007336:	2010      	movs	r0, #16
 8007338:	f7ff ff82 	bl	8007240 <malloc>
 800733c:	4602      	mov	r2, r0
 800733e:	6268      	str	r0, [r5, #36]	; 0x24
 8007340:	b920      	cbnz	r0, 800734c <_Bfree+0x20>
 8007342:	218a      	movs	r1, #138	; 0x8a
 8007344:	4b08      	ldr	r3, [pc, #32]	; (8007368 <_Bfree+0x3c>)
 8007346:	4809      	ldr	r0, [pc, #36]	; (800736c <_Bfree+0x40>)
 8007348:	f000 feec 	bl	8008124 <__assert_func>
 800734c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007350:	6006      	str	r6, [r0, #0]
 8007352:	60c6      	str	r6, [r0, #12]
 8007354:	b13c      	cbz	r4, 8007366 <_Bfree+0x3a>
 8007356:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007358:	6862      	ldr	r2, [r4, #4]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007360:	6021      	str	r1, [r4, #0]
 8007362:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007366:	bd70      	pop	{r4, r5, r6, pc}
 8007368:	08008ed6 	.word	0x08008ed6
 800736c:	08008fd4 	.word	0x08008fd4

08007370 <__multadd>:
 8007370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007374:	4607      	mov	r7, r0
 8007376:	460c      	mov	r4, r1
 8007378:	461e      	mov	r6, r3
 800737a:	2000      	movs	r0, #0
 800737c:	690d      	ldr	r5, [r1, #16]
 800737e:	f101 0c14 	add.w	ip, r1, #20
 8007382:	f8dc 3000 	ldr.w	r3, [ip]
 8007386:	3001      	adds	r0, #1
 8007388:	b299      	uxth	r1, r3
 800738a:	fb02 6101 	mla	r1, r2, r1, r6
 800738e:	0c1e      	lsrs	r6, r3, #16
 8007390:	0c0b      	lsrs	r3, r1, #16
 8007392:	fb02 3306 	mla	r3, r2, r6, r3
 8007396:	b289      	uxth	r1, r1
 8007398:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800739c:	4285      	cmp	r5, r0
 800739e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073a2:	f84c 1b04 	str.w	r1, [ip], #4
 80073a6:	dcec      	bgt.n	8007382 <__multadd+0x12>
 80073a8:	b30e      	cbz	r6, 80073ee <__multadd+0x7e>
 80073aa:	68a3      	ldr	r3, [r4, #8]
 80073ac:	42ab      	cmp	r3, r5
 80073ae:	dc19      	bgt.n	80073e4 <__multadd+0x74>
 80073b0:	6861      	ldr	r1, [r4, #4]
 80073b2:	4638      	mov	r0, r7
 80073b4:	3101      	adds	r1, #1
 80073b6:	f7ff ff79 	bl	80072ac <_Balloc>
 80073ba:	4680      	mov	r8, r0
 80073bc:	b928      	cbnz	r0, 80073ca <__multadd+0x5a>
 80073be:	4602      	mov	r2, r0
 80073c0:	21b5      	movs	r1, #181	; 0xb5
 80073c2:	4b0c      	ldr	r3, [pc, #48]	; (80073f4 <__multadd+0x84>)
 80073c4:	480c      	ldr	r0, [pc, #48]	; (80073f8 <__multadd+0x88>)
 80073c6:	f000 fead 	bl	8008124 <__assert_func>
 80073ca:	6922      	ldr	r2, [r4, #16]
 80073cc:	f104 010c 	add.w	r1, r4, #12
 80073d0:	3202      	adds	r2, #2
 80073d2:	0092      	lsls	r2, r2, #2
 80073d4:	300c      	adds	r0, #12
 80073d6:	f7ff ff5b 	bl	8007290 <memcpy>
 80073da:	4621      	mov	r1, r4
 80073dc:	4638      	mov	r0, r7
 80073de:	f7ff ffa5 	bl	800732c <_Bfree>
 80073e2:	4644      	mov	r4, r8
 80073e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80073e8:	3501      	adds	r5, #1
 80073ea:	615e      	str	r6, [r3, #20]
 80073ec:	6125      	str	r5, [r4, #16]
 80073ee:	4620      	mov	r0, r4
 80073f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073f4:	08008f48 	.word	0x08008f48
 80073f8:	08008fd4 	.word	0x08008fd4

080073fc <__s2b>:
 80073fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007400:	4615      	mov	r5, r2
 8007402:	2209      	movs	r2, #9
 8007404:	461f      	mov	r7, r3
 8007406:	3308      	adds	r3, #8
 8007408:	460c      	mov	r4, r1
 800740a:	fb93 f3f2 	sdiv	r3, r3, r2
 800740e:	4606      	mov	r6, r0
 8007410:	2201      	movs	r2, #1
 8007412:	2100      	movs	r1, #0
 8007414:	429a      	cmp	r2, r3
 8007416:	db09      	blt.n	800742c <__s2b+0x30>
 8007418:	4630      	mov	r0, r6
 800741a:	f7ff ff47 	bl	80072ac <_Balloc>
 800741e:	b940      	cbnz	r0, 8007432 <__s2b+0x36>
 8007420:	4602      	mov	r2, r0
 8007422:	21ce      	movs	r1, #206	; 0xce
 8007424:	4b18      	ldr	r3, [pc, #96]	; (8007488 <__s2b+0x8c>)
 8007426:	4819      	ldr	r0, [pc, #100]	; (800748c <__s2b+0x90>)
 8007428:	f000 fe7c 	bl	8008124 <__assert_func>
 800742c:	0052      	lsls	r2, r2, #1
 800742e:	3101      	adds	r1, #1
 8007430:	e7f0      	b.n	8007414 <__s2b+0x18>
 8007432:	9b08      	ldr	r3, [sp, #32]
 8007434:	2d09      	cmp	r5, #9
 8007436:	6143      	str	r3, [r0, #20]
 8007438:	f04f 0301 	mov.w	r3, #1
 800743c:	6103      	str	r3, [r0, #16]
 800743e:	dd16      	ble.n	800746e <__s2b+0x72>
 8007440:	f104 0909 	add.w	r9, r4, #9
 8007444:	46c8      	mov	r8, r9
 8007446:	442c      	add	r4, r5
 8007448:	f818 3b01 	ldrb.w	r3, [r8], #1
 800744c:	4601      	mov	r1, r0
 800744e:	220a      	movs	r2, #10
 8007450:	4630      	mov	r0, r6
 8007452:	3b30      	subs	r3, #48	; 0x30
 8007454:	f7ff ff8c 	bl	8007370 <__multadd>
 8007458:	45a0      	cmp	r8, r4
 800745a:	d1f5      	bne.n	8007448 <__s2b+0x4c>
 800745c:	f1a5 0408 	sub.w	r4, r5, #8
 8007460:	444c      	add	r4, r9
 8007462:	1b2d      	subs	r5, r5, r4
 8007464:	1963      	adds	r3, r4, r5
 8007466:	42bb      	cmp	r3, r7
 8007468:	db04      	blt.n	8007474 <__s2b+0x78>
 800746a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800746e:	2509      	movs	r5, #9
 8007470:	340a      	adds	r4, #10
 8007472:	e7f6      	b.n	8007462 <__s2b+0x66>
 8007474:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007478:	4601      	mov	r1, r0
 800747a:	220a      	movs	r2, #10
 800747c:	4630      	mov	r0, r6
 800747e:	3b30      	subs	r3, #48	; 0x30
 8007480:	f7ff ff76 	bl	8007370 <__multadd>
 8007484:	e7ee      	b.n	8007464 <__s2b+0x68>
 8007486:	bf00      	nop
 8007488:	08008f48 	.word	0x08008f48
 800748c:	08008fd4 	.word	0x08008fd4

08007490 <__hi0bits>:
 8007490:	0c02      	lsrs	r2, r0, #16
 8007492:	0412      	lsls	r2, r2, #16
 8007494:	4603      	mov	r3, r0
 8007496:	b9ca      	cbnz	r2, 80074cc <__hi0bits+0x3c>
 8007498:	0403      	lsls	r3, r0, #16
 800749a:	2010      	movs	r0, #16
 800749c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80074a0:	bf04      	itt	eq
 80074a2:	021b      	lsleq	r3, r3, #8
 80074a4:	3008      	addeq	r0, #8
 80074a6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80074aa:	bf04      	itt	eq
 80074ac:	011b      	lsleq	r3, r3, #4
 80074ae:	3004      	addeq	r0, #4
 80074b0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80074b4:	bf04      	itt	eq
 80074b6:	009b      	lsleq	r3, r3, #2
 80074b8:	3002      	addeq	r0, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	db05      	blt.n	80074ca <__hi0bits+0x3a>
 80074be:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80074c2:	f100 0001 	add.w	r0, r0, #1
 80074c6:	bf08      	it	eq
 80074c8:	2020      	moveq	r0, #32
 80074ca:	4770      	bx	lr
 80074cc:	2000      	movs	r0, #0
 80074ce:	e7e5      	b.n	800749c <__hi0bits+0xc>

080074d0 <__lo0bits>:
 80074d0:	6803      	ldr	r3, [r0, #0]
 80074d2:	4602      	mov	r2, r0
 80074d4:	f013 0007 	ands.w	r0, r3, #7
 80074d8:	d00b      	beq.n	80074f2 <__lo0bits+0x22>
 80074da:	07d9      	lsls	r1, r3, #31
 80074dc:	d421      	bmi.n	8007522 <__lo0bits+0x52>
 80074de:	0798      	lsls	r0, r3, #30
 80074e0:	bf49      	itett	mi
 80074e2:	085b      	lsrmi	r3, r3, #1
 80074e4:	089b      	lsrpl	r3, r3, #2
 80074e6:	2001      	movmi	r0, #1
 80074e8:	6013      	strmi	r3, [r2, #0]
 80074ea:	bf5c      	itt	pl
 80074ec:	2002      	movpl	r0, #2
 80074ee:	6013      	strpl	r3, [r2, #0]
 80074f0:	4770      	bx	lr
 80074f2:	b299      	uxth	r1, r3
 80074f4:	b909      	cbnz	r1, 80074fa <__lo0bits+0x2a>
 80074f6:	2010      	movs	r0, #16
 80074f8:	0c1b      	lsrs	r3, r3, #16
 80074fa:	b2d9      	uxtb	r1, r3
 80074fc:	b909      	cbnz	r1, 8007502 <__lo0bits+0x32>
 80074fe:	3008      	adds	r0, #8
 8007500:	0a1b      	lsrs	r3, r3, #8
 8007502:	0719      	lsls	r1, r3, #28
 8007504:	bf04      	itt	eq
 8007506:	091b      	lsreq	r3, r3, #4
 8007508:	3004      	addeq	r0, #4
 800750a:	0799      	lsls	r1, r3, #30
 800750c:	bf04      	itt	eq
 800750e:	089b      	lsreq	r3, r3, #2
 8007510:	3002      	addeq	r0, #2
 8007512:	07d9      	lsls	r1, r3, #31
 8007514:	d403      	bmi.n	800751e <__lo0bits+0x4e>
 8007516:	085b      	lsrs	r3, r3, #1
 8007518:	f100 0001 	add.w	r0, r0, #1
 800751c:	d003      	beq.n	8007526 <__lo0bits+0x56>
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	4770      	bx	lr
 8007522:	2000      	movs	r0, #0
 8007524:	4770      	bx	lr
 8007526:	2020      	movs	r0, #32
 8007528:	4770      	bx	lr
	...

0800752c <__i2b>:
 800752c:	b510      	push	{r4, lr}
 800752e:	460c      	mov	r4, r1
 8007530:	2101      	movs	r1, #1
 8007532:	f7ff febb 	bl	80072ac <_Balloc>
 8007536:	4602      	mov	r2, r0
 8007538:	b928      	cbnz	r0, 8007546 <__i2b+0x1a>
 800753a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800753e:	4b04      	ldr	r3, [pc, #16]	; (8007550 <__i2b+0x24>)
 8007540:	4804      	ldr	r0, [pc, #16]	; (8007554 <__i2b+0x28>)
 8007542:	f000 fdef 	bl	8008124 <__assert_func>
 8007546:	2301      	movs	r3, #1
 8007548:	6144      	str	r4, [r0, #20]
 800754a:	6103      	str	r3, [r0, #16]
 800754c:	bd10      	pop	{r4, pc}
 800754e:	bf00      	nop
 8007550:	08008f48 	.word	0x08008f48
 8007554:	08008fd4 	.word	0x08008fd4

08007558 <__multiply>:
 8007558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800755c:	4691      	mov	r9, r2
 800755e:	690a      	ldr	r2, [r1, #16]
 8007560:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007564:	460c      	mov	r4, r1
 8007566:	429a      	cmp	r2, r3
 8007568:	bfbe      	ittt	lt
 800756a:	460b      	movlt	r3, r1
 800756c:	464c      	movlt	r4, r9
 800756e:	4699      	movlt	r9, r3
 8007570:	6927      	ldr	r7, [r4, #16]
 8007572:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007576:	68a3      	ldr	r3, [r4, #8]
 8007578:	6861      	ldr	r1, [r4, #4]
 800757a:	eb07 060a 	add.w	r6, r7, sl
 800757e:	42b3      	cmp	r3, r6
 8007580:	b085      	sub	sp, #20
 8007582:	bfb8      	it	lt
 8007584:	3101      	addlt	r1, #1
 8007586:	f7ff fe91 	bl	80072ac <_Balloc>
 800758a:	b930      	cbnz	r0, 800759a <__multiply+0x42>
 800758c:	4602      	mov	r2, r0
 800758e:	f240 115d 	movw	r1, #349	; 0x15d
 8007592:	4b43      	ldr	r3, [pc, #268]	; (80076a0 <__multiply+0x148>)
 8007594:	4843      	ldr	r0, [pc, #268]	; (80076a4 <__multiply+0x14c>)
 8007596:	f000 fdc5 	bl	8008124 <__assert_func>
 800759a:	f100 0514 	add.w	r5, r0, #20
 800759e:	462b      	mov	r3, r5
 80075a0:	2200      	movs	r2, #0
 80075a2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80075a6:	4543      	cmp	r3, r8
 80075a8:	d321      	bcc.n	80075ee <__multiply+0x96>
 80075aa:	f104 0314 	add.w	r3, r4, #20
 80075ae:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80075b2:	f109 0314 	add.w	r3, r9, #20
 80075b6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80075ba:	9202      	str	r2, [sp, #8]
 80075bc:	1b3a      	subs	r2, r7, r4
 80075be:	3a15      	subs	r2, #21
 80075c0:	f022 0203 	bic.w	r2, r2, #3
 80075c4:	3204      	adds	r2, #4
 80075c6:	f104 0115 	add.w	r1, r4, #21
 80075ca:	428f      	cmp	r7, r1
 80075cc:	bf38      	it	cc
 80075ce:	2204      	movcc	r2, #4
 80075d0:	9201      	str	r2, [sp, #4]
 80075d2:	9a02      	ldr	r2, [sp, #8]
 80075d4:	9303      	str	r3, [sp, #12]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d80c      	bhi.n	80075f4 <__multiply+0x9c>
 80075da:	2e00      	cmp	r6, #0
 80075dc:	dd03      	ble.n	80075e6 <__multiply+0x8e>
 80075de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d059      	beq.n	800769a <__multiply+0x142>
 80075e6:	6106      	str	r6, [r0, #16]
 80075e8:	b005      	add	sp, #20
 80075ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ee:	f843 2b04 	str.w	r2, [r3], #4
 80075f2:	e7d8      	b.n	80075a6 <__multiply+0x4e>
 80075f4:	f8b3 a000 	ldrh.w	sl, [r3]
 80075f8:	f1ba 0f00 	cmp.w	sl, #0
 80075fc:	d023      	beq.n	8007646 <__multiply+0xee>
 80075fe:	46a9      	mov	r9, r5
 8007600:	f04f 0c00 	mov.w	ip, #0
 8007604:	f104 0e14 	add.w	lr, r4, #20
 8007608:	f85e 2b04 	ldr.w	r2, [lr], #4
 800760c:	f8d9 1000 	ldr.w	r1, [r9]
 8007610:	fa1f fb82 	uxth.w	fp, r2
 8007614:	b289      	uxth	r1, r1
 8007616:	fb0a 110b 	mla	r1, sl, fp, r1
 800761a:	4461      	add	r1, ip
 800761c:	f8d9 c000 	ldr.w	ip, [r9]
 8007620:	0c12      	lsrs	r2, r2, #16
 8007622:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007626:	fb0a c202 	mla	r2, sl, r2, ip
 800762a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800762e:	b289      	uxth	r1, r1
 8007630:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007634:	4577      	cmp	r7, lr
 8007636:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800763a:	f849 1b04 	str.w	r1, [r9], #4
 800763e:	d8e3      	bhi.n	8007608 <__multiply+0xb0>
 8007640:	9a01      	ldr	r2, [sp, #4]
 8007642:	f845 c002 	str.w	ip, [r5, r2]
 8007646:	9a03      	ldr	r2, [sp, #12]
 8007648:	3304      	adds	r3, #4
 800764a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800764e:	f1b9 0f00 	cmp.w	r9, #0
 8007652:	d020      	beq.n	8007696 <__multiply+0x13e>
 8007654:	46ae      	mov	lr, r5
 8007656:	f04f 0a00 	mov.w	sl, #0
 800765a:	6829      	ldr	r1, [r5, #0]
 800765c:	f104 0c14 	add.w	ip, r4, #20
 8007660:	f8bc b000 	ldrh.w	fp, [ip]
 8007664:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007668:	b289      	uxth	r1, r1
 800766a:	fb09 220b 	mla	r2, r9, fp, r2
 800766e:	4492      	add	sl, r2
 8007670:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007674:	f84e 1b04 	str.w	r1, [lr], #4
 8007678:	f85c 2b04 	ldr.w	r2, [ip], #4
 800767c:	f8be 1000 	ldrh.w	r1, [lr]
 8007680:	0c12      	lsrs	r2, r2, #16
 8007682:	fb09 1102 	mla	r1, r9, r2, r1
 8007686:	4567      	cmp	r7, ip
 8007688:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800768c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007690:	d8e6      	bhi.n	8007660 <__multiply+0x108>
 8007692:	9a01      	ldr	r2, [sp, #4]
 8007694:	50a9      	str	r1, [r5, r2]
 8007696:	3504      	adds	r5, #4
 8007698:	e79b      	b.n	80075d2 <__multiply+0x7a>
 800769a:	3e01      	subs	r6, #1
 800769c:	e79d      	b.n	80075da <__multiply+0x82>
 800769e:	bf00      	nop
 80076a0:	08008f48 	.word	0x08008f48
 80076a4:	08008fd4 	.word	0x08008fd4

080076a8 <__pow5mult>:
 80076a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076ac:	4615      	mov	r5, r2
 80076ae:	f012 0203 	ands.w	r2, r2, #3
 80076b2:	4606      	mov	r6, r0
 80076b4:	460f      	mov	r7, r1
 80076b6:	d007      	beq.n	80076c8 <__pow5mult+0x20>
 80076b8:	4c25      	ldr	r4, [pc, #148]	; (8007750 <__pow5mult+0xa8>)
 80076ba:	3a01      	subs	r2, #1
 80076bc:	2300      	movs	r3, #0
 80076be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80076c2:	f7ff fe55 	bl	8007370 <__multadd>
 80076c6:	4607      	mov	r7, r0
 80076c8:	10ad      	asrs	r5, r5, #2
 80076ca:	d03d      	beq.n	8007748 <__pow5mult+0xa0>
 80076cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80076ce:	b97c      	cbnz	r4, 80076f0 <__pow5mult+0x48>
 80076d0:	2010      	movs	r0, #16
 80076d2:	f7ff fdb5 	bl	8007240 <malloc>
 80076d6:	4602      	mov	r2, r0
 80076d8:	6270      	str	r0, [r6, #36]	; 0x24
 80076da:	b928      	cbnz	r0, 80076e8 <__pow5mult+0x40>
 80076dc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80076e0:	4b1c      	ldr	r3, [pc, #112]	; (8007754 <__pow5mult+0xac>)
 80076e2:	481d      	ldr	r0, [pc, #116]	; (8007758 <__pow5mult+0xb0>)
 80076e4:	f000 fd1e 	bl	8008124 <__assert_func>
 80076e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076ec:	6004      	str	r4, [r0, #0]
 80076ee:	60c4      	str	r4, [r0, #12]
 80076f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80076f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076f8:	b94c      	cbnz	r4, 800770e <__pow5mult+0x66>
 80076fa:	f240 2171 	movw	r1, #625	; 0x271
 80076fe:	4630      	mov	r0, r6
 8007700:	f7ff ff14 	bl	800752c <__i2b>
 8007704:	2300      	movs	r3, #0
 8007706:	4604      	mov	r4, r0
 8007708:	f8c8 0008 	str.w	r0, [r8, #8]
 800770c:	6003      	str	r3, [r0, #0]
 800770e:	f04f 0900 	mov.w	r9, #0
 8007712:	07eb      	lsls	r3, r5, #31
 8007714:	d50a      	bpl.n	800772c <__pow5mult+0x84>
 8007716:	4639      	mov	r1, r7
 8007718:	4622      	mov	r2, r4
 800771a:	4630      	mov	r0, r6
 800771c:	f7ff ff1c 	bl	8007558 <__multiply>
 8007720:	4680      	mov	r8, r0
 8007722:	4639      	mov	r1, r7
 8007724:	4630      	mov	r0, r6
 8007726:	f7ff fe01 	bl	800732c <_Bfree>
 800772a:	4647      	mov	r7, r8
 800772c:	106d      	asrs	r5, r5, #1
 800772e:	d00b      	beq.n	8007748 <__pow5mult+0xa0>
 8007730:	6820      	ldr	r0, [r4, #0]
 8007732:	b938      	cbnz	r0, 8007744 <__pow5mult+0x9c>
 8007734:	4622      	mov	r2, r4
 8007736:	4621      	mov	r1, r4
 8007738:	4630      	mov	r0, r6
 800773a:	f7ff ff0d 	bl	8007558 <__multiply>
 800773e:	6020      	str	r0, [r4, #0]
 8007740:	f8c0 9000 	str.w	r9, [r0]
 8007744:	4604      	mov	r4, r0
 8007746:	e7e4      	b.n	8007712 <__pow5mult+0x6a>
 8007748:	4638      	mov	r0, r7
 800774a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800774e:	bf00      	nop
 8007750:	08009120 	.word	0x08009120
 8007754:	08008ed6 	.word	0x08008ed6
 8007758:	08008fd4 	.word	0x08008fd4

0800775c <__lshift>:
 800775c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007760:	460c      	mov	r4, r1
 8007762:	4607      	mov	r7, r0
 8007764:	4691      	mov	r9, r2
 8007766:	6923      	ldr	r3, [r4, #16]
 8007768:	6849      	ldr	r1, [r1, #4]
 800776a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800776e:	68a3      	ldr	r3, [r4, #8]
 8007770:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007774:	f108 0601 	add.w	r6, r8, #1
 8007778:	42b3      	cmp	r3, r6
 800777a:	db0b      	blt.n	8007794 <__lshift+0x38>
 800777c:	4638      	mov	r0, r7
 800777e:	f7ff fd95 	bl	80072ac <_Balloc>
 8007782:	4605      	mov	r5, r0
 8007784:	b948      	cbnz	r0, 800779a <__lshift+0x3e>
 8007786:	4602      	mov	r2, r0
 8007788:	f240 11d9 	movw	r1, #473	; 0x1d9
 800778c:	4b29      	ldr	r3, [pc, #164]	; (8007834 <__lshift+0xd8>)
 800778e:	482a      	ldr	r0, [pc, #168]	; (8007838 <__lshift+0xdc>)
 8007790:	f000 fcc8 	bl	8008124 <__assert_func>
 8007794:	3101      	adds	r1, #1
 8007796:	005b      	lsls	r3, r3, #1
 8007798:	e7ee      	b.n	8007778 <__lshift+0x1c>
 800779a:	2300      	movs	r3, #0
 800779c:	f100 0114 	add.w	r1, r0, #20
 80077a0:	f100 0210 	add.w	r2, r0, #16
 80077a4:	4618      	mov	r0, r3
 80077a6:	4553      	cmp	r3, sl
 80077a8:	db37      	blt.n	800781a <__lshift+0xbe>
 80077aa:	6920      	ldr	r0, [r4, #16]
 80077ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077b0:	f104 0314 	add.w	r3, r4, #20
 80077b4:	f019 091f 	ands.w	r9, r9, #31
 80077b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80077bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80077c0:	d02f      	beq.n	8007822 <__lshift+0xc6>
 80077c2:	468a      	mov	sl, r1
 80077c4:	f04f 0c00 	mov.w	ip, #0
 80077c8:	f1c9 0e20 	rsb	lr, r9, #32
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	fa02 f209 	lsl.w	r2, r2, r9
 80077d2:	ea42 020c 	orr.w	r2, r2, ip
 80077d6:	f84a 2b04 	str.w	r2, [sl], #4
 80077da:	f853 2b04 	ldr.w	r2, [r3], #4
 80077de:	4298      	cmp	r0, r3
 80077e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80077e4:	d8f2      	bhi.n	80077cc <__lshift+0x70>
 80077e6:	1b03      	subs	r3, r0, r4
 80077e8:	3b15      	subs	r3, #21
 80077ea:	f023 0303 	bic.w	r3, r3, #3
 80077ee:	3304      	adds	r3, #4
 80077f0:	f104 0215 	add.w	r2, r4, #21
 80077f4:	4290      	cmp	r0, r2
 80077f6:	bf38      	it	cc
 80077f8:	2304      	movcc	r3, #4
 80077fa:	f841 c003 	str.w	ip, [r1, r3]
 80077fe:	f1bc 0f00 	cmp.w	ip, #0
 8007802:	d001      	beq.n	8007808 <__lshift+0xac>
 8007804:	f108 0602 	add.w	r6, r8, #2
 8007808:	3e01      	subs	r6, #1
 800780a:	4638      	mov	r0, r7
 800780c:	4621      	mov	r1, r4
 800780e:	612e      	str	r6, [r5, #16]
 8007810:	f7ff fd8c 	bl	800732c <_Bfree>
 8007814:	4628      	mov	r0, r5
 8007816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800781a:	f842 0f04 	str.w	r0, [r2, #4]!
 800781e:	3301      	adds	r3, #1
 8007820:	e7c1      	b.n	80077a6 <__lshift+0x4a>
 8007822:	3904      	subs	r1, #4
 8007824:	f853 2b04 	ldr.w	r2, [r3], #4
 8007828:	4298      	cmp	r0, r3
 800782a:	f841 2f04 	str.w	r2, [r1, #4]!
 800782e:	d8f9      	bhi.n	8007824 <__lshift+0xc8>
 8007830:	e7ea      	b.n	8007808 <__lshift+0xac>
 8007832:	bf00      	nop
 8007834:	08008f48 	.word	0x08008f48
 8007838:	08008fd4 	.word	0x08008fd4

0800783c <__mcmp>:
 800783c:	4603      	mov	r3, r0
 800783e:	690a      	ldr	r2, [r1, #16]
 8007840:	6900      	ldr	r0, [r0, #16]
 8007842:	b530      	push	{r4, r5, lr}
 8007844:	1a80      	subs	r0, r0, r2
 8007846:	d10d      	bne.n	8007864 <__mcmp+0x28>
 8007848:	3314      	adds	r3, #20
 800784a:	3114      	adds	r1, #20
 800784c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007850:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007854:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007858:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800785c:	4295      	cmp	r5, r2
 800785e:	d002      	beq.n	8007866 <__mcmp+0x2a>
 8007860:	d304      	bcc.n	800786c <__mcmp+0x30>
 8007862:	2001      	movs	r0, #1
 8007864:	bd30      	pop	{r4, r5, pc}
 8007866:	42a3      	cmp	r3, r4
 8007868:	d3f4      	bcc.n	8007854 <__mcmp+0x18>
 800786a:	e7fb      	b.n	8007864 <__mcmp+0x28>
 800786c:	f04f 30ff 	mov.w	r0, #4294967295
 8007870:	e7f8      	b.n	8007864 <__mcmp+0x28>
	...

08007874 <__mdiff>:
 8007874:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007878:	460d      	mov	r5, r1
 800787a:	4607      	mov	r7, r0
 800787c:	4611      	mov	r1, r2
 800787e:	4628      	mov	r0, r5
 8007880:	4614      	mov	r4, r2
 8007882:	f7ff ffdb 	bl	800783c <__mcmp>
 8007886:	1e06      	subs	r6, r0, #0
 8007888:	d111      	bne.n	80078ae <__mdiff+0x3a>
 800788a:	4631      	mov	r1, r6
 800788c:	4638      	mov	r0, r7
 800788e:	f7ff fd0d 	bl	80072ac <_Balloc>
 8007892:	4602      	mov	r2, r0
 8007894:	b928      	cbnz	r0, 80078a2 <__mdiff+0x2e>
 8007896:	f240 2132 	movw	r1, #562	; 0x232
 800789a:	4b3a      	ldr	r3, [pc, #232]	; (8007984 <__mdiff+0x110>)
 800789c:	483a      	ldr	r0, [pc, #232]	; (8007988 <__mdiff+0x114>)
 800789e:	f000 fc41 	bl	8008124 <__assert_func>
 80078a2:	2301      	movs	r3, #1
 80078a4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80078a8:	4610      	mov	r0, r2
 80078aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ae:	bfa4      	itt	ge
 80078b0:	4623      	movge	r3, r4
 80078b2:	462c      	movge	r4, r5
 80078b4:	4638      	mov	r0, r7
 80078b6:	6861      	ldr	r1, [r4, #4]
 80078b8:	bfa6      	itte	ge
 80078ba:	461d      	movge	r5, r3
 80078bc:	2600      	movge	r6, #0
 80078be:	2601      	movlt	r6, #1
 80078c0:	f7ff fcf4 	bl	80072ac <_Balloc>
 80078c4:	4602      	mov	r2, r0
 80078c6:	b918      	cbnz	r0, 80078d0 <__mdiff+0x5c>
 80078c8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80078cc:	4b2d      	ldr	r3, [pc, #180]	; (8007984 <__mdiff+0x110>)
 80078ce:	e7e5      	b.n	800789c <__mdiff+0x28>
 80078d0:	f102 0814 	add.w	r8, r2, #20
 80078d4:	46c2      	mov	sl, r8
 80078d6:	f04f 0c00 	mov.w	ip, #0
 80078da:	6927      	ldr	r7, [r4, #16]
 80078dc:	60c6      	str	r6, [r0, #12]
 80078de:	692e      	ldr	r6, [r5, #16]
 80078e0:	f104 0014 	add.w	r0, r4, #20
 80078e4:	f105 0914 	add.w	r9, r5, #20
 80078e8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80078ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80078f0:	3410      	adds	r4, #16
 80078f2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80078f6:	f859 3b04 	ldr.w	r3, [r9], #4
 80078fa:	fa1f f18b 	uxth.w	r1, fp
 80078fe:	448c      	add	ip, r1
 8007900:	b299      	uxth	r1, r3
 8007902:	0c1b      	lsrs	r3, r3, #16
 8007904:	ebac 0101 	sub.w	r1, ip, r1
 8007908:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800790c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007910:	b289      	uxth	r1, r1
 8007912:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007916:	454e      	cmp	r6, r9
 8007918:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800791c:	f84a 3b04 	str.w	r3, [sl], #4
 8007920:	d8e7      	bhi.n	80078f2 <__mdiff+0x7e>
 8007922:	1b73      	subs	r3, r6, r5
 8007924:	3b15      	subs	r3, #21
 8007926:	f023 0303 	bic.w	r3, r3, #3
 800792a:	3515      	adds	r5, #21
 800792c:	3304      	adds	r3, #4
 800792e:	42ae      	cmp	r6, r5
 8007930:	bf38      	it	cc
 8007932:	2304      	movcc	r3, #4
 8007934:	4418      	add	r0, r3
 8007936:	4443      	add	r3, r8
 8007938:	461e      	mov	r6, r3
 800793a:	4605      	mov	r5, r0
 800793c:	4575      	cmp	r5, lr
 800793e:	d30e      	bcc.n	800795e <__mdiff+0xea>
 8007940:	f10e 0103 	add.w	r1, lr, #3
 8007944:	1a09      	subs	r1, r1, r0
 8007946:	f021 0103 	bic.w	r1, r1, #3
 800794a:	3803      	subs	r0, #3
 800794c:	4586      	cmp	lr, r0
 800794e:	bf38      	it	cc
 8007950:	2100      	movcc	r1, #0
 8007952:	4419      	add	r1, r3
 8007954:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007958:	b18b      	cbz	r3, 800797e <__mdiff+0x10a>
 800795a:	6117      	str	r7, [r2, #16]
 800795c:	e7a4      	b.n	80078a8 <__mdiff+0x34>
 800795e:	f855 8b04 	ldr.w	r8, [r5], #4
 8007962:	fa1f f188 	uxth.w	r1, r8
 8007966:	4461      	add	r1, ip
 8007968:	140c      	asrs	r4, r1, #16
 800796a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800796e:	b289      	uxth	r1, r1
 8007970:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007974:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007978:	f846 1b04 	str.w	r1, [r6], #4
 800797c:	e7de      	b.n	800793c <__mdiff+0xc8>
 800797e:	3f01      	subs	r7, #1
 8007980:	e7e8      	b.n	8007954 <__mdiff+0xe0>
 8007982:	bf00      	nop
 8007984:	08008f48 	.word	0x08008f48
 8007988:	08008fd4 	.word	0x08008fd4

0800798c <__ulp>:
 800798c:	4b11      	ldr	r3, [pc, #68]	; (80079d4 <__ulp+0x48>)
 800798e:	400b      	ands	r3, r1
 8007990:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007994:	2b00      	cmp	r3, #0
 8007996:	dd02      	ble.n	800799e <__ulp+0x12>
 8007998:	2000      	movs	r0, #0
 800799a:	4619      	mov	r1, r3
 800799c:	4770      	bx	lr
 800799e:	425b      	negs	r3, r3
 80079a0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80079a4:	f04f 0000 	mov.w	r0, #0
 80079a8:	f04f 0100 	mov.w	r1, #0
 80079ac:	ea4f 5223 	mov.w	r2, r3, asr #20
 80079b0:	da04      	bge.n	80079bc <__ulp+0x30>
 80079b2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80079b6:	fa43 f102 	asr.w	r1, r3, r2
 80079ba:	4770      	bx	lr
 80079bc:	f1a2 0314 	sub.w	r3, r2, #20
 80079c0:	2b1e      	cmp	r3, #30
 80079c2:	bfd6      	itet	le
 80079c4:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80079c8:	2301      	movgt	r3, #1
 80079ca:	fa22 f303 	lsrle.w	r3, r2, r3
 80079ce:	4618      	mov	r0, r3
 80079d0:	4770      	bx	lr
 80079d2:	bf00      	nop
 80079d4:	7ff00000 	.word	0x7ff00000

080079d8 <__b2d>:
 80079d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079dc:	6907      	ldr	r7, [r0, #16]
 80079de:	f100 0914 	add.w	r9, r0, #20
 80079e2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80079e6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80079ea:	f1a7 0804 	sub.w	r8, r7, #4
 80079ee:	4630      	mov	r0, r6
 80079f0:	f7ff fd4e 	bl	8007490 <__hi0bits>
 80079f4:	f1c0 0320 	rsb	r3, r0, #32
 80079f8:	280a      	cmp	r0, #10
 80079fa:	600b      	str	r3, [r1, #0]
 80079fc:	491f      	ldr	r1, [pc, #124]	; (8007a7c <__b2d+0xa4>)
 80079fe:	dc17      	bgt.n	8007a30 <__b2d+0x58>
 8007a00:	45c1      	cmp	r9, r8
 8007a02:	bf28      	it	cs
 8007a04:	2200      	movcs	r2, #0
 8007a06:	f1c0 0c0b 	rsb	ip, r0, #11
 8007a0a:	fa26 f30c 	lsr.w	r3, r6, ip
 8007a0e:	bf38      	it	cc
 8007a10:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007a14:	ea43 0501 	orr.w	r5, r3, r1
 8007a18:	f100 0315 	add.w	r3, r0, #21
 8007a1c:	fa06 f303 	lsl.w	r3, r6, r3
 8007a20:	fa22 f20c 	lsr.w	r2, r2, ip
 8007a24:	ea43 0402 	orr.w	r4, r3, r2
 8007a28:	4620      	mov	r0, r4
 8007a2a:	4629      	mov	r1, r5
 8007a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a30:	45c1      	cmp	r9, r8
 8007a32:	bf2e      	itee	cs
 8007a34:	2200      	movcs	r2, #0
 8007a36:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007a3a:	f1a7 0808 	subcc.w	r8, r7, #8
 8007a3e:	f1b0 030b 	subs.w	r3, r0, #11
 8007a42:	d016      	beq.n	8007a72 <__b2d+0x9a>
 8007a44:	f1c3 0720 	rsb	r7, r3, #32
 8007a48:	fa22 f107 	lsr.w	r1, r2, r7
 8007a4c:	45c8      	cmp	r8, r9
 8007a4e:	fa06 f603 	lsl.w	r6, r6, r3
 8007a52:	ea46 0601 	orr.w	r6, r6, r1
 8007a56:	bf94      	ite	ls
 8007a58:	2100      	movls	r1, #0
 8007a5a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007a5e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007a62:	fa02 f003 	lsl.w	r0, r2, r3
 8007a66:	40f9      	lsrs	r1, r7
 8007a68:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007a6c:	ea40 0401 	orr.w	r4, r0, r1
 8007a70:	e7da      	b.n	8007a28 <__b2d+0x50>
 8007a72:	4614      	mov	r4, r2
 8007a74:	ea46 0501 	orr.w	r5, r6, r1
 8007a78:	e7d6      	b.n	8007a28 <__b2d+0x50>
 8007a7a:	bf00      	nop
 8007a7c:	3ff00000 	.word	0x3ff00000

08007a80 <__d2b>:
 8007a80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007a84:	2101      	movs	r1, #1
 8007a86:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007a8a:	4690      	mov	r8, r2
 8007a8c:	461d      	mov	r5, r3
 8007a8e:	f7ff fc0d 	bl	80072ac <_Balloc>
 8007a92:	4604      	mov	r4, r0
 8007a94:	b930      	cbnz	r0, 8007aa4 <__d2b+0x24>
 8007a96:	4602      	mov	r2, r0
 8007a98:	f240 310a 	movw	r1, #778	; 0x30a
 8007a9c:	4b24      	ldr	r3, [pc, #144]	; (8007b30 <__d2b+0xb0>)
 8007a9e:	4825      	ldr	r0, [pc, #148]	; (8007b34 <__d2b+0xb4>)
 8007aa0:	f000 fb40 	bl	8008124 <__assert_func>
 8007aa4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007aa8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007aac:	bb2d      	cbnz	r5, 8007afa <__d2b+0x7a>
 8007aae:	9301      	str	r3, [sp, #4]
 8007ab0:	f1b8 0300 	subs.w	r3, r8, #0
 8007ab4:	d026      	beq.n	8007b04 <__d2b+0x84>
 8007ab6:	4668      	mov	r0, sp
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	f7ff fd09 	bl	80074d0 <__lo0bits>
 8007abe:	9900      	ldr	r1, [sp, #0]
 8007ac0:	b1f0      	cbz	r0, 8007b00 <__d2b+0x80>
 8007ac2:	9a01      	ldr	r2, [sp, #4]
 8007ac4:	f1c0 0320 	rsb	r3, r0, #32
 8007ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8007acc:	430b      	orrs	r3, r1
 8007ace:	40c2      	lsrs	r2, r0
 8007ad0:	6163      	str	r3, [r4, #20]
 8007ad2:	9201      	str	r2, [sp, #4]
 8007ad4:	9b01      	ldr	r3, [sp, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	bf14      	ite	ne
 8007ada:	2102      	movne	r1, #2
 8007adc:	2101      	moveq	r1, #1
 8007ade:	61a3      	str	r3, [r4, #24]
 8007ae0:	6121      	str	r1, [r4, #16]
 8007ae2:	b1c5      	cbz	r5, 8007b16 <__d2b+0x96>
 8007ae4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007ae8:	4405      	add	r5, r0
 8007aea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007aee:	603d      	str	r5, [r7, #0]
 8007af0:	6030      	str	r0, [r6, #0]
 8007af2:	4620      	mov	r0, r4
 8007af4:	b002      	add	sp, #8
 8007af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007afa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007afe:	e7d6      	b.n	8007aae <__d2b+0x2e>
 8007b00:	6161      	str	r1, [r4, #20]
 8007b02:	e7e7      	b.n	8007ad4 <__d2b+0x54>
 8007b04:	a801      	add	r0, sp, #4
 8007b06:	f7ff fce3 	bl	80074d0 <__lo0bits>
 8007b0a:	2101      	movs	r1, #1
 8007b0c:	9b01      	ldr	r3, [sp, #4]
 8007b0e:	6121      	str	r1, [r4, #16]
 8007b10:	6163      	str	r3, [r4, #20]
 8007b12:	3020      	adds	r0, #32
 8007b14:	e7e5      	b.n	8007ae2 <__d2b+0x62>
 8007b16:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007b1a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007b1e:	6038      	str	r0, [r7, #0]
 8007b20:	6918      	ldr	r0, [r3, #16]
 8007b22:	f7ff fcb5 	bl	8007490 <__hi0bits>
 8007b26:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007b2a:	6031      	str	r1, [r6, #0]
 8007b2c:	e7e1      	b.n	8007af2 <__d2b+0x72>
 8007b2e:	bf00      	nop
 8007b30:	08008f48 	.word	0x08008f48
 8007b34:	08008fd4 	.word	0x08008fd4

08007b38 <__ratio>:
 8007b38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3c:	4688      	mov	r8, r1
 8007b3e:	4669      	mov	r1, sp
 8007b40:	4681      	mov	r9, r0
 8007b42:	f7ff ff49 	bl	80079d8 <__b2d>
 8007b46:	460f      	mov	r7, r1
 8007b48:	4604      	mov	r4, r0
 8007b4a:	460d      	mov	r5, r1
 8007b4c:	4640      	mov	r0, r8
 8007b4e:	a901      	add	r1, sp, #4
 8007b50:	f7ff ff42 	bl	80079d8 <__b2d>
 8007b54:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b58:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007b5c:	468b      	mov	fp, r1
 8007b5e:	eba3 0c02 	sub.w	ip, r3, r2
 8007b62:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007b66:	1a9b      	subs	r3, r3, r2
 8007b68:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	bfd5      	itete	le
 8007b70:	460a      	movle	r2, r1
 8007b72:	462a      	movgt	r2, r5
 8007b74:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007b78:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007b7c:	bfd8      	it	le
 8007b7e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007b82:	465b      	mov	r3, fp
 8007b84:	4602      	mov	r2, r0
 8007b86:	4639      	mov	r1, r7
 8007b88:	4620      	mov	r0, r4
 8007b8a:	f7f8 fdcf 	bl	800072c <__aeabi_ddiv>
 8007b8e:	b003      	add	sp, #12
 8007b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007b94 <__copybits>:
 8007b94:	3901      	subs	r1, #1
 8007b96:	b570      	push	{r4, r5, r6, lr}
 8007b98:	1149      	asrs	r1, r1, #5
 8007b9a:	6914      	ldr	r4, [r2, #16]
 8007b9c:	3101      	adds	r1, #1
 8007b9e:	f102 0314 	add.w	r3, r2, #20
 8007ba2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007ba6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007baa:	1f05      	subs	r5, r0, #4
 8007bac:	42a3      	cmp	r3, r4
 8007bae:	d30c      	bcc.n	8007bca <__copybits+0x36>
 8007bb0:	1aa3      	subs	r3, r4, r2
 8007bb2:	3b11      	subs	r3, #17
 8007bb4:	f023 0303 	bic.w	r3, r3, #3
 8007bb8:	3211      	adds	r2, #17
 8007bba:	42a2      	cmp	r2, r4
 8007bbc:	bf88      	it	hi
 8007bbe:	2300      	movhi	r3, #0
 8007bc0:	4418      	add	r0, r3
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	4288      	cmp	r0, r1
 8007bc6:	d305      	bcc.n	8007bd4 <__copybits+0x40>
 8007bc8:	bd70      	pop	{r4, r5, r6, pc}
 8007bca:	f853 6b04 	ldr.w	r6, [r3], #4
 8007bce:	f845 6f04 	str.w	r6, [r5, #4]!
 8007bd2:	e7eb      	b.n	8007bac <__copybits+0x18>
 8007bd4:	f840 3b04 	str.w	r3, [r0], #4
 8007bd8:	e7f4      	b.n	8007bc4 <__copybits+0x30>

08007bda <__any_on>:
 8007bda:	f100 0214 	add.w	r2, r0, #20
 8007bde:	6900      	ldr	r0, [r0, #16]
 8007be0:	114b      	asrs	r3, r1, #5
 8007be2:	4298      	cmp	r0, r3
 8007be4:	b510      	push	{r4, lr}
 8007be6:	db11      	blt.n	8007c0c <__any_on+0x32>
 8007be8:	dd0a      	ble.n	8007c00 <__any_on+0x26>
 8007bea:	f011 011f 	ands.w	r1, r1, #31
 8007bee:	d007      	beq.n	8007c00 <__any_on+0x26>
 8007bf0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007bf4:	fa24 f001 	lsr.w	r0, r4, r1
 8007bf8:	fa00 f101 	lsl.w	r1, r0, r1
 8007bfc:	428c      	cmp	r4, r1
 8007bfe:	d10b      	bne.n	8007c18 <__any_on+0x3e>
 8007c00:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d803      	bhi.n	8007c10 <__any_on+0x36>
 8007c08:	2000      	movs	r0, #0
 8007c0a:	bd10      	pop	{r4, pc}
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	e7f7      	b.n	8007c00 <__any_on+0x26>
 8007c10:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c14:	2900      	cmp	r1, #0
 8007c16:	d0f5      	beq.n	8007c04 <__any_on+0x2a>
 8007c18:	2001      	movs	r0, #1
 8007c1a:	e7f6      	b.n	8007c0a <__any_on+0x30>

08007c1c <_calloc_r>:
 8007c1c:	b570      	push	{r4, r5, r6, lr}
 8007c1e:	fba1 5402 	umull	r5, r4, r1, r2
 8007c22:	b934      	cbnz	r4, 8007c32 <_calloc_r+0x16>
 8007c24:	4629      	mov	r1, r5
 8007c26:	f000 f875 	bl	8007d14 <_malloc_r>
 8007c2a:	4606      	mov	r6, r0
 8007c2c:	b928      	cbnz	r0, 8007c3a <_calloc_r+0x1e>
 8007c2e:	4630      	mov	r0, r6
 8007c30:	bd70      	pop	{r4, r5, r6, pc}
 8007c32:	220c      	movs	r2, #12
 8007c34:	2600      	movs	r6, #0
 8007c36:	6002      	str	r2, [r0, #0]
 8007c38:	e7f9      	b.n	8007c2e <_calloc_r+0x12>
 8007c3a:	462a      	mov	r2, r5
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	f7fc fbf1 	bl	8004424 <memset>
 8007c42:	e7f4      	b.n	8007c2e <_calloc_r+0x12>

08007c44 <_free_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4605      	mov	r5, r0
 8007c48:	2900      	cmp	r1, #0
 8007c4a:	d040      	beq.n	8007cce <_free_r+0x8a>
 8007c4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c50:	1f0c      	subs	r4, r1, #4
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bfb8      	it	lt
 8007c56:	18e4      	addlt	r4, r4, r3
 8007c58:	f000 faae 	bl	80081b8 <__malloc_lock>
 8007c5c:	4a1c      	ldr	r2, [pc, #112]	; (8007cd0 <_free_r+0x8c>)
 8007c5e:	6813      	ldr	r3, [r2, #0]
 8007c60:	b933      	cbnz	r3, 8007c70 <_free_r+0x2c>
 8007c62:	6063      	str	r3, [r4, #4]
 8007c64:	6014      	str	r4, [r2, #0]
 8007c66:	4628      	mov	r0, r5
 8007c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c6c:	f000 baaa 	b.w	80081c4 <__malloc_unlock>
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	d908      	bls.n	8007c86 <_free_r+0x42>
 8007c74:	6820      	ldr	r0, [r4, #0]
 8007c76:	1821      	adds	r1, r4, r0
 8007c78:	428b      	cmp	r3, r1
 8007c7a:	bf01      	itttt	eq
 8007c7c:	6819      	ldreq	r1, [r3, #0]
 8007c7e:	685b      	ldreq	r3, [r3, #4]
 8007c80:	1809      	addeq	r1, r1, r0
 8007c82:	6021      	streq	r1, [r4, #0]
 8007c84:	e7ed      	b.n	8007c62 <_free_r+0x1e>
 8007c86:	461a      	mov	r2, r3
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	b10b      	cbz	r3, 8007c90 <_free_r+0x4c>
 8007c8c:	42a3      	cmp	r3, r4
 8007c8e:	d9fa      	bls.n	8007c86 <_free_r+0x42>
 8007c90:	6811      	ldr	r1, [r2, #0]
 8007c92:	1850      	adds	r0, r2, r1
 8007c94:	42a0      	cmp	r0, r4
 8007c96:	d10b      	bne.n	8007cb0 <_free_r+0x6c>
 8007c98:	6820      	ldr	r0, [r4, #0]
 8007c9a:	4401      	add	r1, r0
 8007c9c:	1850      	adds	r0, r2, r1
 8007c9e:	4283      	cmp	r3, r0
 8007ca0:	6011      	str	r1, [r2, #0]
 8007ca2:	d1e0      	bne.n	8007c66 <_free_r+0x22>
 8007ca4:	6818      	ldr	r0, [r3, #0]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	4401      	add	r1, r0
 8007caa:	6011      	str	r1, [r2, #0]
 8007cac:	6053      	str	r3, [r2, #4]
 8007cae:	e7da      	b.n	8007c66 <_free_r+0x22>
 8007cb0:	d902      	bls.n	8007cb8 <_free_r+0x74>
 8007cb2:	230c      	movs	r3, #12
 8007cb4:	602b      	str	r3, [r5, #0]
 8007cb6:	e7d6      	b.n	8007c66 <_free_r+0x22>
 8007cb8:	6820      	ldr	r0, [r4, #0]
 8007cba:	1821      	adds	r1, r4, r0
 8007cbc:	428b      	cmp	r3, r1
 8007cbe:	bf01      	itttt	eq
 8007cc0:	6819      	ldreq	r1, [r3, #0]
 8007cc2:	685b      	ldreq	r3, [r3, #4]
 8007cc4:	1809      	addeq	r1, r1, r0
 8007cc6:	6021      	streq	r1, [r4, #0]
 8007cc8:	6063      	str	r3, [r4, #4]
 8007cca:	6054      	str	r4, [r2, #4]
 8007ccc:	e7cb      	b.n	8007c66 <_free_r+0x22>
 8007cce:	bd38      	pop	{r3, r4, r5, pc}
 8007cd0:	20000330 	.word	0x20000330

08007cd4 <sbrk_aligned>:
 8007cd4:	b570      	push	{r4, r5, r6, lr}
 8007cd6:	4e0e      	ldr	r6, [pc, #56]	; (8007d10 <sbrk_aligned+0x3c>)
 8007cd8:	460c      	mov	r4, r1
 8007cda:	6831      	ldr	r1, [r6, #0]
 8007cdc:	4605      	mov	r5, r0
 8007cde:	b911      	cbnz	r1, 8007ce6 <sbrk_aligned+0x12>
 8007ce0:	f000 f9ee 	bl	80080c0 <_sbrk_r>
 8007ce4:	6030      	str	r0, [r6, #0]
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 f9e9 	bl	80080c0 <_sbrk_r>
 8007cee:	1c43      	adds	r3, r0, #1
 8007cf0:	d00a      	beq.n	8007d08 <sbrk_aligned+0x34>
 8007cf2:	1cc4      	adds	r4, r0, #3
 8007cf4:	f024 0403 	bic.w	r4, r4, #3
 8007cf8:	42a0      	cmp	r0, r4
 8007cfa:	d007      	beq.n	8007d0c <sbrk_aligned+0x38>
 8007cfc:	1a21      	subs	r1, r4, r0
 8007cfe:	4628      	mov	r0, r5
 8007d00:	f000 f9de 	bl	80080c0 <_sbrk_r>
 8007d04:	3001      	adds	r0, #1
 8007d06:	d101      	bne.n	8007d0c <sbrk_aligned+0x38>
 8007d08:	f04f 34ff 	mov.w	r4, #4294967295
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}
 8007d10:	20000334 	.word	0x20000334

08007d14 <_malloc_r>:
 8007d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d18:	1ccd      	adds	r5, r1, #3
 8007d1a:	f025 0503 	bic.w	r5, r5, #3
 8007d1e:	3508      	adds	r5, #8
 8007d20:	2d0c      	cmp	r5, #12
 8007d22:	bf38      	it	cc
 8007d24:	250c      	movcc	r5, #12
 8007d26:	2d00      	cmp	r5, #0
 8007d28:	4607      	mov	r7, r0
 8007d2a:	db01      	blt.n	8007d30 <_malloc_r+0x1c>
 8007d2c:	42a9      	cmp	r1, r5
 8007d2e:	d905      	bls.n	8007d3c <_malloc_r+0x28>
 8007d30:	230c      	movs	r3, #12
 8007d32:	2600      	movs	r6, #0
 8007d34:	603b      	str	r3, [r7, #0]
 8007d36:	4630      	mov	r0, r6
 8007d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d3c:	4e2e      	ldr	r6, [pc, #184]	; (8007df8 <_malloc_r+0xe4>)
 8007d3e:	f000 fa3b 	bl	80081b8 <__malloc_lock>
 8007d42:	6833      	ldr	r3, [r6, #0]
 8007d44:	461c      	mov	r4, r3
 8007d46:	bb34      	cbnz	r4, 8007d96 <_malloc_r+0x82>
 8007d48:	4629      	mov	r1, r5
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	f7ff ffc2 	bl	8007cd4 <sbrk_aligned>
 8007d50:	1c43      	adds	r3, r0, #1
 8007d52:	4604      	mov	r4, r0
 8007d54:	d14d      	bne.n	8007df2 <_malloc_r+0xde>
 8007d56:	6834      	ldr	r4, [r6, #0]
 8007d58:	4626      	mov	r6, r4
 8007d5a:	2e00      	cmp	r6, #0
 8007d5c:	d140      	bne.n	8007de0 <_malloc_r+0xcc>
 8007d5e:	6823      	ldr	r3, [r4, #0]
 8007d60:	4631      	mov	r1, r6
 8007d62:	4638      	mov	r0, r7
 8007d64:	eb04 0803 	add.w	r8, r4, r3
 8007d68:	f000 f9aa 	bl	80080c0 <_sbrk_r>
 8007d6c:	4580      	cmp	r8, r0
 8007d6e:	d13a      	bne.n	8007de6 <_malloc_r+0xd2>
 8007d70:	6821      	ldr	r1, [r4, #0]
 8007d72:	3503      	adds	r5, #3
 8007d74:	1a6d      	subs	r5, r5, r1
 8007d76:	f025 0503 	bic.w	r5, r5, #3
 8007d7a:	3508      	adds	r5, #8
 8007d7c:	2d0c      	cmp	r5, #12
 8007d7e:	bf38      	it	cc
 8007d80:	250c      	movcc	r5, #12
 8007d82:	4638      	mov	r0, r7
 8007d84:	4629      	mov	r1, r5
 8007d86:	f7ff ffa5 	bl	8007cd4 <sbrk_aligned>
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	d02b      	beq.n	8007de6 <_malloc_r+0xd2>
 8007d8e:	6823      	ldr	r3, [r4, #0]
 8007d90:	442b      	add	r3, r5
 8007d92:	6023      	str	r3, [r4, #0]
 8007d94:	e00e      	b.n	8007db4 <_malloc_r+0xa0>
 8007d96:	6822      	ldr	r2, [r4, #0]
 8007d98:	1b52      	subs	r2, r2, r5
 8007d9a:	d41e      	bmi.n	8007dda <_malloc_r+0xc6>
 8007d9c:	2a0b      	cmp	r2, #11
 8007d9e:	d916      	bls.n	8007dce <_malloc_r+0xba>
 8007da0:	1961      	adds	r1, r4, r5
 8007da2:	42a3      	cmp	r3, r4
 8007da4:	6025      	str	r5, [r4, #0]
 8007da6:	bf18      	it	ne
 8007da8:	6059      	strne	r1, [r3, #4]
 8007daa:	6863      	ldr	r3, [r4, #4]
 8007dac:	bf08      	it	eq
 8007dae:	6031      	streq	r1, [r6, #0]
 8007db0:	5162      	str	r2, [r4, r5]
 8007db2:	604b      	str	r3, [r1, #4]
 8007db4:	4638      	mov	r0, r7
 8007db6:	f104 060b 	add.w	r6, r4, #11
 8007dba:	f000 fa03 	bl	80081c4 <__malloc_unlock>
 8007dbe:	f026 0607 	bic.w	r6, r6, #7
 8007dc2:	1d23      	adds	r3, r4, #4
 8007dc4:	1af2      	subs	r2, r6, r3
 8007dc6:	d0b6      	beq.n	8007d36 <_malloc_r+0x22>
 8007dc8:	1b9b      	subs	r3, r3, r6
 8007dca:	50a3      	str	r3, [r4, r2]
 8007dcc:	e7b3      	b.n	8007d36 <_malloc_r+0x22>
 8007dce:	6862      	ldr	r2, [r4, #4]
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	bf0c      	ite	eq
 8007dd4:	6032      	streq	r2, [r6, #0]
 8007dd6:	605a      	strne	r2, [r3, #4]
 8007dd8:	e7ec      	b.n	8007db4 <_malloc_r+0xa0>
 8007dda:	4623      	mov	r3, r4
 8007ddc:	6864      	ldr	r4, [r4, #4]
 8007dde:	e7b2      	b.n	8007d46 <_malloc_r+0x32>
 8007de0:	4634      	mov	r4, r6
 8007de2:	6876      	ldr	r6, [r6, #4]
 8007de4:	e7b9      	b.n	8007d5a <_malloc_r+0x46>
 8007de6:	230c      	movs	r3, #12
 8007de8:	4638      	mov	r0, r7
 8007dea:	603b      	str	r3, [r7, #0]
 8007dec:	f000 f9ea 	bl	80081c4 <__malloc_unlock>
 8007df0:	e7a1      	b.n	8007d36 <_malloc_r+0x22>
 8007df2:	6025      	str	r5, [r4, #0]
 8007df4:	e7de      	b.n	8007db4 <_malloc_r+0xa0>
 8007df6:	bf00      	nop
 8007df8:	20000330 	.word	0x20000330

08007dfc <__ssputs_r>:
 8007dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e00:	688e      	ldr	r6, [r1, #8]
 8007e02:	4682      	mov	sl, r0
 8007e04:	429e      	cmp	r6, r3
 8007e06:	460c      	mov	r4, r1
 8007e08:	4690      	mov	r8, r2
 8007e0a:	461f      	mov	r7, r3
 8007e0c:	d838      	bhi.n	8007e80 <__ssputs_r+0x84>
 8007e0e:	898a      	ldrh	r2, [r1, #12]
 8007e10:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e14:	d032      	beq.n	8007e7c <__ssputs_r+0x80>
 8007e16:	6825      	ldr	r5, [r4, #0]
 8007e18:	6909      	ldr	r1, [r1, #16]
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	eba5 0901 	sub.w	r9, r5, r1
 8007e20:	6965      	ldr	r5, [r4, #20]
 8007e22:	444b      	add	r3, r9
 8007e24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e2c:	106d      	asrs	r5, r5, #1
 8007e2e:	429d      	cmp	r5, r3
 8007e30:	bf38      	it	cc
 8007e32:	461d      	movcc	r5, r3
 8007e34:	0553      	lsls	r3, r2, #21
 8007e36:	d531      	bpl.n	8007e9c <__ssputs_r+0xa0>
 8007e38:	4629      	mov	r1, r5
 8007e3a:	f7ff ff6b 	bl	8007d14 <_malloc_r>
 8007e3e:	4606      	mov	r6, r0
 8007e40:	b950      	cbnz	r0, 8007e58 <__ssputs_r+0x5c>
 8007e42:	230c      	movs	r3, #12
 8007e44:	f04f 30ff 	mov.w	r0, #4294967295
 8007e48:	f8ca 3000 	str.w	r3, [sl]
 8007e4c:	89a3      	ldrh	r3, [r4, #12]
 8007e4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e52:	81a3      	strh	r3, [r4, #12]
 8007e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e58:	464a      	mov	r2, r9
 8007e5a:	6921      	ldr	r1, [r4, #16]
 8007e5c:	f7ff fa18 	bl	8007290 <memcpy>
 8007e60:	89a3      	ldrh	r3, [r4, #12]
 8007e62:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e6a:	81a3      	strh	r3, [r4, #12]
 8007e6c:	6126      	str	r6, [r4, #16]
 8007e6e:	444e      	add	r6, r9
 8007e70:	6026      	str	r6, [r4, #0]
 8007e72:	463e      	mov	r6, r7
 8007e74:	6165      	str	r5, [r4, #20]
 8007e76:	eba5 0509 	sub.w	r5, r5, r9
 8007e7a:	60a5      	str	r5, [r4, #8]
 8007e7c:	42be      	cmp	r6, r7
 8007e7e:	d900      	bls.n	8007e82 <__ssputs_r+0x86>
 8007e80:	463e      	mov	r6, r7
 8007e82:	4632      	mov	r2, r6
 8007e84:	4641      	mov	r1, r8
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	f000 f97c 	bl	8008184 <memmove>
 8007e8c:	68a3      	ldr	r3, [r4, #8]
 8007e8e:	2000      	movs	r0, #0
 8007e90:	1b9b      	subs	r3, r3, r6
 8007e92:	60a3      	str	r3, [r4, #8]
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	4433      	add	r3, r6
 8007e98:	6023      	str	r3, [r4, #0]
 8007e9a:	e7db      	b.n	8007e54 <__ssputs_r+0x58>
 8007e9c:	462a      	mov	r2, r5
 8007e9e:	f000 f997 	bl	80081d0 <_realloc_r>
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d1e1      	bne.n	8007e6c <__ssputs_r+0x70>
 8007ea8:	4650      	mov	r0, sl
 8007eaa:	6921      	ldr	r1, [r4, #16]
 8007eac:	f7ff feca 	bl	8007c44 <_free_r>
 8007eb0:	e7c7      	b.n	8007e42 <__ssputs_r+0x46>
	...

08007eb4 <_svfiprintf_r>:
 8007eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb8:	4698      	mov	r8, r3
 8007eba:	898b      	ldrh	r3, [r1, #12]
 8007ebc:	4607      	mov	r7, r0
 8007ebe:	061b      	lsls	r3, r3, #24
 8007ec0:	460d      	mov	r5, r1
 8007ec2:	4614      	mov	r4, r2
 8007ec4:	b09d      	sub	sp, #116	; 0x74
 8007ec6:	d50e      	bpl.n	8007ee6 <_svfiprintf_r+0x32>
 8007ec8:	690b      	ldr	r3, [r1, #16]
 8007eca:	b963      	cbnz	r3, 8007ee6 <_svfiprintf_r+0x32>
 8007ecc:	2140      	movs	r1, #64	; 0x40
 8007ece:	f7ff ff21 	bl	8007d14 <_malloc_r>
 8007ed2:	6028      	str	r0, [r5, #0]
 8007ed4:	6128      	str	r0, [r5, #16]
 8007ed6:	b920      	cbnz	r0, 8007ee2 <_svfiprintf_r+0x2e>
 8007ed8:	230c      	movs	r3, #12
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee0:	e0d1      	b.n	8008086 <_svfiprintf_r+0x1d2>
 8007ee2:	2340      	movs	r3, #64	; 0x40
 8007ee4:	616b      	str	r3, [r5, #20]
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	9309      	str	r3, [sp, #36]	; 0x24
 8007eea:	2320      	movs	r3, #32
 8007eec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ef0:	2330      	movs	r3, #48	; 0x30
 8007ef2:	f04f 0901 	mov.w	r9, #1
 8007ef6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007efa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80080a0 <_svfiprintf_r+0x1ec>
 8007efe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f02:	4623      	mov	r3, r4
 8007f04:	469a      	mov	sl, r3
 8007f06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f0a:	b10a      	cbz	r2, 8007f10 <_svfiprintf_r+0x5c>
 8007f0c:	2a25      	cmp	r2, #37	; 0x25
 8007f0e:	d1f9      	bne.n	8007f04 <_svfiprintf_r+0x50>
 8007f10:	ebba 0b04 	subs.w	fp, sl, r4
 8007f14:	d00b      	beq.n	8007f2e <_svfiprintf_r+0x7a>
 8007f16:	465b      	mov	r3, fp
 8007f18:	4622      	mov	r2, r4
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	4638      	mov	r0, r7
 8007f1e:	f7ff ff6d 	bl	8007dfc <__ssputs_r>
 8007f22:	3001      	adds	r0, #1
 8007f24:	f000 80aa 	beq.w	800807c <_svfiprintf_r+0x1c8>
 8007f28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f2a:	445a      	add	r2, fp
 8007f2c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f2e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f000 80a2 	beq.w	800807c <_svfiprintf_r+0x1c8>
 8007f38:	2300      	movs	r3, #0
 8007f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f42:	f10a 0a01 	add.w	sl, sl, #1
 8007f46:	9304      	str	r3, [sp, #16]
 8007f48:	9307      	str	r3, [sp, #28]
 8007f4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f4e:	931a      	str	r3, [sp, #104]	; 0x68
 8007f50:	4654      	mov	r4, sl
 8007f52:	2205      	movs	r2, #5
 8007f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f58:	4851      	ldr	r0, [pc, #324]	; (80080a0 <_svfiprintf_r+0x1ec>)
 8007f5a:	f7ff f98b 	bl	8007274 <memchr>
 8007f5e:	9a04      	ldr	r2, [sp, #16]
 8007f60:	b9d8      	cbnz	r0, 8007f9a <_svfiprintf_r+0xe6>
 8007f62:	06d0      	lsls	r0, r2, #27
 8007f64:	bf44      	itt	mi
 8007f66:	2320      	movmi	r3, #32
 8007f68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f6c:	0711      	lsls	r1, r2, #28
 8007f6e:	bf44      	itt	mi
 8007f70:	232b      	movmi	r3, #43	; 0x2b
 8007f72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f76:	f89a 3000 	ldrb.w	r3, [sl]
 8007f7a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f7c:	d015      	beq.n	8007faa <_svfiprintf_r+0xf6>
 8007f7e:	4654      	mov	r4, sl
 8007f80:	2000      	movs	r0, #0
 8007f82:	f04f 0c0a 	mov.w	ip, #10
 8007f86:	9a07      	ldr	r2, [sp, #28]
 8007f88:	4621      	mov	r1, r4
 8007f8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f8e:	3b30      	subs	r3, #48	; 0x30
 8007f90:	2b09      	cmp	r3, #9
 8007f92:	d94e      	bls.n	8008032 <_svfiprintf_r+0x17e>
 8007f94:	b1b0      	cbz	r0, 8007fc4 <_svfiprintf_r+0x110>
 8007f96:	9207      	str	r2, [sp, #28]
 8007f98:	e014      	b.n	8007fc4 <_svfiprintf_r+0x110>
 8007f9a:	eba0 0308 	sub.w	r3, r0, r8
 8007f9e:	fa09 f303 	lsl.w	r3, r9, r3
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	46a2      	mov	sl, r4
 8007fa6:	9304      	str	r3, [sp, #16]
 8007fa8:	e7d2      	b.n	8007f50 <_svfiprintf_r+0x9c>
 8007faa:	9b03      	ldr	r3, [sp, #12]
 8007fac:	1d19      	adds	r1, r3, #4
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	9103      	str	r1, [sp, #12]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	bfbb      	ittet	lt
 8007fb6:	425b      	neglt	r3, r3
 8007fb8:	f042 0202 	orrlt.w	r2, r2, #2
 8007fbc:	9307      	strge	r3, [sp, #28]
 8007fbe:	9307      	strlt	r3, [sp, #28]
 8007fc0:	bfb8      	it	lt
 8007fc2:	9204      	strlt	r2, [sp, #16]
 8007fc4:	7823      	ldrb	r3, [r4, #0]
 8007fc6:	2b2e      	cmp	r3, #46	; 0x2e
 8007fc8:	d10c      	bne.n	8007fe4 <_svfiprintf_r+0x130>
 8007fca:	7863      	ldrb	r3, [r4, #1]
 8007fcc:	2b2a      	cmp	r3, #42	; 0x2a
 8007fce:	d135      	bne.n	800803c <_svfiprintf_r+0x188>
 8007fd0:	9b03      	ldr	r3, [sp, #12]
 8007fd2:	3402      	adds	r4, #2
 8007fd4:	1d1a      	adds	r2, r3, #4
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	9203      	str	r2, [sp, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	bfb8      	it	lt
 8007fde:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fe2:	9305      	str	r3, [sp, #20]
 8007fe4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80080a4 <_svfiprintf_r+0x1f0>
 8007fe8:	2203      	movs	r2, #3
 8007fea:	4650      	mov	r0, sl
 8007fec:	7821      	ldrb	r1, [r4, #0]
 8007fee:	f7ff f941 	bl	8007274 <memchr>
 8007ff2:	b140      	cbz	r0, 8008006 <_svfiprintf_r+0x152>
 8007ff4:	2340      	movs	r3, #64	; 0x40
 8007ff6:	eba0 000a 	sub.w	r0, r0, sl
 8007ffa:	fa03 f000 	lsl.w	r0, r3, r0
 8007ffe:	9b04      	ldr	r3, [sp, #16]
 8008000:	3401      	adds	r4, #1
 8008002:	4303      	orrs	r3, r0
 8008004:	9304      	str	r3, [sp, #16]
 8008006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800800a:	2206      	movs	r2, #6
 800800c:	4826      	ldr	r0, [pc, #152]	; (80080a8 <_svfiprintf_r+0x1f4>)
 800800e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008012:	f7ff f92f 	bl	8007274 <memchr>
 8008016:	2800      	cmp	r0, #0
 8008018:	d038      	beq.n	800808c <_svfiprintf_r+0x1d8>
 800801a:	4b24      	ldr	r3, [pc, #144]	; (80080ac <_svfiprintf_r+0x1f8>)
 800801c:	bb1b      	cbnz	r3, 8008066 <_svfiprintf_r+0x1b2>
 800801e:	9b03      	ldr	r3, [sp, #12]
 8008020:	3307      	adds	r3, #7
 8008022:	f023 0307 	bic.w	r3, r3, #7
 8008026:	3308      	adds	r3, #8
 8008028:	9303      	str	r3, [sp, #12]
 800802a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800802c:	4433      	add	r3, r6
 800802e:	9309      	str	r3, [sp, #36]	; 0x24
 8008030:	e767      	b.n	8007f02 <_svfiprintf_r+0x4e>
 8008032:	460c      	mov	r4, r1
 8008034:	2001      	movs	r0, #1
 8008036:	fb0c 3202 	mla	r2, ip, r2, r3
 800803a:	e7a5      	b.n	8007f88 <_svfiprintf_r+0xd4>
 800803c:	2300      	movs	r3, #0
 800803e:	f04f 0c0a 	mov.w	ip, #10
 8008042:	4619      	mov	r1, r3
 8008044:	3401      	adds	r4, #1
 8008046:	9305      	str	r3, [sp, #20]
 8008048:	4620      	mov	r0, r4
 800804a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800804e:	3a30      	subs	r2, #48	; 0x30
 8008050:	2a09      	cmp	r2, #9
 8008052:	d903      	bls.n	800805c <_svfiprintf_r+0x1a8>
 8008054:	2b00      	cmp	r3, #0
 8008056:	d0c5      	beq.n	8007fe4 <_svfiprintf_r+0x130>
 8008058:	9105      	str	r1, [sp, #20]
 800805a:	e7c3      	b.n	8007fe4 <_svfiprintf_r+0x130>
 800805c:	4604      	mov	r4, r0
 800805e:	2301      	movs	r3, #1
 8008060:	fb0c 2101 	mla	r1, ip, r1, r2
 8008064:	e7f0      	b.n	8008048 <_svfiprintf_r+0x194>
 8008066:	ab03      	add	r3, sp, #12
 8008068:	9300      	str	r3, [sp, #0]
 800806a:	462a      	mov	r2, r5
 800806c:	4638      	mov	r0, r7
 800806e:	4b10      	ldr	r3, [pc, #64]	; (80080b0 <_svfiprintf_r+0x1fc>)
 8008070:	a904      	add	r1, sp, #16
 8008072:	f7fc fa7d 	bl	8004570 <_printf_float>
 8008076:	1c42      	adds	r2, r0, #1
 8008078:	4606      	mov	r6, r0
 800807a:	d1d6      	bne.n	800802a <_svfiprintf_r+0x176>
 800807c:	89ab      	ldrh	r3, [r5, #12]
 800807e:	065b      	lsls	r3, r3, #25
 8008080:	f53f af2c 	bmi.w	8007edc <_svfiprintf_r+0x28>
 8008084:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008086:	b01d      	add	sp, #116	; 0x74
 8008088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800808c:	ab03      	add	r3, sp, #12
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	462a      	mov	r2, r5
 8008092:	4638      	mov	r0, r7
 8008094:	4b06      	ldr	r3, [pc, #24]	; (80080b0 <_svfiprintf_r+0x1fc>)
 8008096:	a904      	add	r1, sp, #16
 8008098:	f7fc fd06 	bl	8004aa8 <_printf_i>
 800809c:	e7eb      	b.n	8008076 <_svfiprintf_r+0x1c2>
 800809e:	bf00      	nop
 80080a0:	0800912c 	.word	0x0800912c
 80080a4:	08009132 	.word	0x08009132
 80080a8:	08009136 	.word	0x08009136
 80080ac:	08004571 	.word	0x08004571
 80080b0:	08007dfd 	.word	0x08007dfd

080080b4 <nan>:
 80080b4:	2000      	movs	r0, #0
 80080b6:	4901      	ldr	r1, [pc, #4]	; (80080bc <nan+0x8>)
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	7ff80000 	.word	0x7ff80000

080080c0 <_sbrk_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	2300      	movs	r3, #0
 80080c4:	4d05      	ldr	r5, [pc, #20]	; (80080dc <_sbrk_r+0x1c>)
 80080c6:	4604      	mov	r4, r0
 80080c8:	4608      	mov	r0, r1
 80080ca:	602b      	str	r3, [r5, #0]
 80080cc:	f7f9 fdda 	bl	8001c84 <_sbrk>
 80080d0:	1c43      	adds	r3, r0, #1
 80080d2:	d102      	bne.n	80080da <_sbrk_r+0x1a>
 80080d4:	682b      	ldr	r3, [r5, #0]
 80080d6:	b103      	cbz	r3, 80080da <_sbrk_r+0x1a>
 80080d8:	6023      	str	r3, [r4, #0]
 80080da:	bd38      	pop	{r3, r4, r5, pc}
 80080dc:	20000338 	.word	0x20000338

080080e0 <strncmp>:
 80080e0:	4603      	mov	r3, r0
 80080e2:	b510      	push	{r4, lr}
 80080e4:	b172      	cbz	r2, 8008104 <strncmp+0x24>
 80080e6:	3901      	subs	r1, #1
 80080e8:	1884      	adds	r4, r0, r2
 80080ea:	f813 0b01 	ldrb.w	r0, [r3], #1
 80080ee:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80080f2:	4290      	cmp	r0, r2
 80080f4:	d101      	bne.n	80080fa <strncmp+0x1a>
 80080f6:	42a3      	cmp	r3, r4
 80080f8:	d101      	bne.n	80080fe <strncmp+0x1e>
 80080fa:	1a80      	subs	r0, r0, r2
 80080fc:	bd10      	pop	{r4, pc}
 80080fe:	2800      	cmp	r0, #0
 8008100:	d1f3      	bne.n	80080ea <strncmp+0xa>
 8008102:	e7fa      	b.n	80080fa <strncmp+0x1a>
 8008104:	4610      	mov	r0, r2
 8008106:	e7f9      	b.n	80080fc <strncmp+0x1c>

08008108 <__ascii_wctomb>:
 8008108:	4603      	mov	r3, r0
 800810a:	4608      	mov	r0, r1
 800810c:	b141      	cbz	r1, 8008120 <__ascii_wctomb+0x18>
 800810e:	2aff      	cmp	r2, #255	; 0xff
 8008110:	d904      	bls.n	800811c <__ascii_wctomb+0x14>
 8008112:	228a      	movs	r2, #138	; 0x8a
 8008114:	f04f 30ff 	mov.w	r0, #4294967295
 8008118:	601a      	str	r2, [r3, #0]
 800811a:	4770      	bx	lr
 800811c:	2001      	movs	r0, #1
 800811e:	700a      	strb	r2, [r1, #0]
 8008120:	4770      	bx	lr
	...

08008124 <__assert_func>:
 8008124:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008126:	4614      	mov	r4, r2
 8008128:	461a      	mov	r2, r3
 800812a:	4b09      	ldr	r3, [pc, #36]	; (8008150 <__assert_func+0x2c>)
 800812c:	4605      	mov	r5, r0
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68d8      	ldr	r0, [r3, #12]
 8008132:	b14c      	cbz	r4, 8008148 <__assert_func+0x24>
 8008134:	4b07      	ldr	r3, [pc, #28]	; (8008154 <__assert_func+0x30>)
 8008136:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800813a:	9100      	str	r1, [sp, #0]
 800813c:	462b      	mov	r3, r5
 800813e:	4906      	ldr	r1, [pc, #24]	; (8008158 <__assert_func+0x34>)
 8008140:	f000 f80e 	bl	8008160 <fiprintf>
 8008144:	f000 fa8a 	bl	800865c <abort>
 8008148:	4b04      	ldr	r3, [pc, #16]	; (800815c <__assert_func+0x38>)
 800814a:	461c      	mov	r4, r3
 800814c:	e7f3      	b.n	8008136 <__assert_func+0x12>
 800814e:	bf00      	nop
 8008150:	2000000c 	.word	0x2000000c
 8008154:	0800913d 	.word	0x0800913d
 8008158:	0800914a 	.word	0x0800914a
 800815c:	08009178 	.word	0x08009178

08008160 <fiprintf>:
 8008160:	b40e      	push	{r1, r2, r3}
 8008162:	b503      	push	{r0, r1, lr}
 8008164:	4601      	mov	r1, r0
 8008166:	ab03      	add	r3, sp, #12
 8008168:	4805      	ldr	r0, [pc, #20]	; (8008180 <fiprintf+0x20>)
 800816a:	f853 2b04 	ldr.w	r2, [r3], #4
 800816e:	6800      	ldr	r0, [r0, #0]
 8008170:	9301      	str	r3, [sp, #4]
 8008172:	f000 f883 	bl	800827c <_vfiprintf_r>
 8008176:	b002      	add	sp, #8
 8008178:	f85d eb04 	ldr.w	lr, [sp], #4
 800817c:	b003      	add	sp, #12
 800817e:	4770      	bx	lr
 8008180:	2000000c 	.word	0x2000000c

08008184 <memmove>:
 8008184:	4288      	cmp	r0, r1
 8008186:	b510      	push	{r4, lr}
 8008188:	eb01 0402 	add.w	r4, r1, r2
 800818c:	d902      	bls.n	8008194 <memmove+0x10>
 800818e:	4284      	cmp	r4, r0
 8008190:	4623      	mov	r3, r4
 8008192:	d807      	bhi.n	80081a4 <memmove+0x20>
 8008194:	1e43      	subs	r3, r0, #1
 8008196:	42a1      	cmp	r1, r4
 8008198:	d008      	beq.n	80081ac <memmove+0x28>
 800819a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800819e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081a2:	e7f8      	b.n	8008196 <memmove+0x12>
 80081a4:	4601      	mov	r1, r0
 80081a6:	4402      	add	r2, r0
 80081a8:	428a      	cmp	r2, r1
 80081aa:	d100      	bne.n	80081ae <memmove+0x2a>
 80081ac:	bd10      	pop	{r4, pc}
 80081ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081b6:	e7f7      	b.n	80081a8 <memmove+0x24>

080081b8 <__malloc_lock>:
 80081b8:	4801      	ldr	r0, [pc, #4]	; (80081c0 <__malloc_lock+0x8>)
 80081ba:	f000 bc0b 	b.w	80089d4 <__retarget_lock_acquire_recursive>
 80081be:	bf00      	nop
 80081c0:	2000033c 	.word	0x2000033c

080081c4 <__malloc_unlock>:
 80081c4:	4801      	ldr	r0, [pc, #4]	; (80081cc <__malloc_unlock+0x8>)
 80081c6:	f000 bc06 	b.w	80089d6 <__retarget_lock_release_recursive>
 80081ca:	bf00      	nop
 80081cc:	2000033c 	.word	0x2000033c

080081d0 <_realloc_r>:
 80081d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d4:	4680      	mov	r8, r0
 80081d6:	4614      	mov	r4, r2
 80081d8:	460e      	mov	r6, r1
 80081da:	b921      	cbnz	r1, 80081e6 <_realloc_r+0x16>
 80081dc:	4611      	mov	r1, r2
 80081de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081e2:	f7ff bd97 	b.w	8007d14 <_malloc_r>
 80081e6:	b92a      	cbnz	r2, 80081f4 <_realloc_r+0x24>
 80081e8:	f7ff fd2c 	bl	8007c44 <_free_r>
 80081ec:	4625      	mov	r5, r4
 80081ee:	4628      	mov	r0, r5
 80081f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f4:	f000 fc56 	bl	8008aa4 <_malloc_usable_size_r>
 80081f8:	4284      	cmp	r4, r0
 80081fa:	4607      	mov	r7, r0
 80081fc:	d802      	bhi.n	8008204 <_realloc_r+0x34>
 80081fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008202:	d812      	bhi.n	800822a <_realloc_r+0x5a>
 8008204:	4621      	mov	r1, r4
 8008206:	4640      	mov	r0, r8
 8008208:	f7ff fd84 	bl	8007d14 <_malloc_r>
 800820c:	4605      	mov	r5, r0
 800820e:	2800      	cmp	r0, #0
 8008210:	d0ed      	beq.n	80081ee <_realloc_r+0x1e>
 8008212:	42bc      	cmp	r4, r7
 8008214:	4622      	mov	r2, r4
 8008216:	4631      	mov	r1, r6
 8008218:	bf28      	it	cs
 800821a:	463a      	movcs	r2, r7
 800821c:	f7ff f838 	bl	8007290 <memcpy>
 8008220:	4631      	mov	r1, r6
 8008222:	4640      	mov	r0, r8
 8008224:	f7ff fd0e 	bl	8007c44 <_free_r>
 8008228:	e7e1      	b.n	80081ee <_realloc_r+0x1e>
 800822a:	4635      	mov	r5, r6
 800822c:	e7df      	b.n	80081ee <_realloc_r+0x1e>

0800822e <__sfputc_r>:
 800822e:	6893      	ldr	r3, [r2, #8]
 8008230:	b410      	push	{r4}
 8008232:	3b01      	subs	r3, #1
 8008234:	2b00      	cmp	r3, #0
 8008236:	6093      	str	r3, [r2, #8]
 8008238:	da07      	bge.n	800824a <__sfputc_r+0x1c>
 800823a:	6994      	ldr	r4, [r2, #24]
 800823c:	42a3      	cmp	r3, r4
 800823e:	db01      	blt.n	8008244 <__sfputc_r+0x16>
 8008240:	290a      	cmp	r1, #10
 8008242:	d102      	bne.n	800824a <__sfputc_r+0x1c>
 8008244:	bc10      	pop	{r4}
 8008246:	f000 b949 	b.w	80084dc <__swbuf_r>
 800824a:	6813      	ldr	r3, [r2, #0]
 800824c:	1c58      	adds	r0, r3, #1
 800824e:	6010      	str	r0, [r2, #0]
 8008250:	7019      	strb	r1, [r3, #0]
 8008252:	4608      	mov	r0, r1
 8008254:	bc10      	pop	{r4}
 8008256:	4770      	bx	lr

08008258 <__sfputs_r>:
 8008258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825a:	4606      	mov	r6, r0
 800825c:	460f      	mov	r7, r1
 800825e:	4614      	mov	r4, r2
 8008260:	18d5      	adds	r5, r2, r3
 8008262:	42ac      	cmp	r4, r5
 8008264:	d101      	bne.n	800826a <__sfputs_r+0x12>
 8008266:	2000      	movs	r0, #0
 8008268:	e007      	b.n	800827a <__sfputs_r+0x22>
 800826a:	463a      	mov	r2, r7
 800826c:	4630      	mov	r0, r6
 800826e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008272:	f7ff ffdc 	bl	800822e <__sfputc_r>
 8008276:	1c43      	adds	r3, r0, #1
 8008278:	d1f3      	bne.n	8008262 <__sfputs_r+0xa>
 800827a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800827c <_vfiprintf_r>:
 800827c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008280:	460d      	mov	r5, r1
 8008282:	4614      	mov	r4, r2
 8008284:	4698      	mov	r8, r3
 8008286:	4606      	mov	r6, r0
 8008288:	b09d      	sub	sp, #116	; 0x74
 800828a:	b118      	cbz	r0, 8008294 <_vfiprintf_r+0x18>
 800828c:	6983      	ldr	r3, [r0, #24]
 800828e:	b90b      	cbnz	r3, 8008294 <_vfiprintf_r+0x18>
 8008290:	f000 fb02 	bl	8008898 <__sinit>
 8008294:	4b89      	ldr	r3, [pc, #548]	; (80084bc <_vfiprintf_r+0x240>)
 8008296:	429d      	cmp	r5, r3
 8008298:	d11b      	bne.n	80082d2 <_vfiprintf_r+0x56>
 800829a:	6875      	ldr	r5, [r6, #4]
 800829c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800829e:	07d9      	lsls	r1, r3, #31
 80082a0:	d405      	bmi.n	80082ae <_vfiprintf_r+0x32>
 80082a2:	89ab      	ldrh	r3, [r5, #12]
 80082a4:	059a      	lsls	r2, r3, #22
 80082a6:	d402      	bmi.n	80082ae <_vfiprintf_r+0x32>
 80082a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082aa:	f000 fb93 	bl	80089d4 <__retarget_lock_acquire_recursive>
 80082ae:	89ab      	ldrh	r3, [r5, #12]
 80082b0:	071b      	lsls	r3, r3, #28
 80082b2:	d501      	bpl.n	80082b8 <_vfiprintf_r+0x3c>
 80082b4:	692b      	ldr	r3, [r5, #16]
 80082b6:	b9eb      	cbnz	r3, 80082f4 <_vfiprintf_r+0x78>
 80082b8:	4629      	mov	r1, r5
 80082ba:	4630      	mov	r0, r6
 80082bc:	f000 f960 	bl	8008580 <__swsetup_r>
 80082c0:	b1c0      	cbz	r0, 80082f4 <_vfiprintf_r+0x78>
 80082c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082c4:	07dc      	lsls	r4, r3, #31
 80082c6:	d50e      	bpl.n	80082e6 <_vfiprintf_r+0x6a>
 80082c8:	f04f 30ff 	mov.w	r0, #4294967295
 80082cc:	b01d      	add	sp, #116	; 0x74
 80082ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d2:	4b7b      	ldr	r3, [pc, #492]	; (80084c0 <_vfiprintf_r+0x244>)
 80082d4:	429d      	cmp	r5, r3
 80082d6:	d101      	bne.n	80082dc <_vfiprintf_r+0x60>
 80082d8:	68b5      	ldr	r5, [r6, #8]
 80082da:	e7df      	b.n	800829c <_vfiprintf_r+0x20>
 80082dc:	4b79      	ldr	r3, [pc, #484]	; (80084c4 <_vfiprintf_r+0x248>)
 80082de:	429d      	cmp	r5, r3
 80082e0:	bf08      	it	eq
 80082e2:	68f5      	ldreq	r5, [r6, #12]
 80082e4:	e7da      	b.n	800829c <_vfiprintf_r+0x20>
 80082e6:	89ab      	ldrh	r3, [r5, #12]
 80082e8:	0598      	lsls	r0, r3, #22
 80082ea:	d4ed      	bmi.n	80082c8 <_vfiprintf_r+0x4c>
 80082ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ee:	f000 fb72 	bl	80089d6 <__retarget_lock_release_recursive>
 80082f2:	e7e9      	b.n	80082c8 <_vfiprintf_r+0x4c>
 80082f4:	2300      	movs	r3, #0
 80082f6:	9309      	str	r3, [sp, #36]	; 0x24
 80082f8:	2320      	movs	r3, #32
 80082fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082fe:	2330      	movs	r3, #48	; 0x30
 8008300:	f04f 0901 	mov.w	r9, #1
 8008304:	f8cd 800c 	str.w	r8, [sp, #12]
 8008308:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80084c8 <_vfiprintf_r+0x24c>
 800830c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008310:	4623      	mov	r3, r4
 8008312:	469a      	mov	sl, r3
 8008314:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008318:	b10a      	cbz	r2, 800831e <_vfiprintf_r+0xa2>
 800831a:	2a25      	cmp	r2, #37	; 0x25
 800831c:	d1f9      	bne.n	8008312 <_vfiprintf_r+0x96>
 800831e:	ebba 0b04 	subs.w	fp, sl, r4
 8008322:	d00b      	beq.n	800833c <_vfiprintf_r+0xc0>
 8008324:	465b      	mov	r3, fp
 8008326:	4622      	mov	r2, r4
 8008328:	4629      	mov	r1, r5
 800832a:	4630      	mov	r0, r6
 800832c:	f7ff ff94 	bl	8008258 <__sfputs_r>
 8008330:	3001      	adds	r0, #1
 8008332:	f000 80aa 	beq.w	800848a <_vfiprintf_r+0x20e>
 8008336:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008338:	445a      	add	r2, fp
 800833a:	9209      	str	r2, [sp, #36]	; 0x24
 800833c:	f89a 3000 	ldrb.w	r3, [sl]
 8008340:	2b00      	cmp	r3, #0
 8008342:	f000 80a2 	beq.w	800848a <_vfiprintf_r+0x20e>
 8008346:	2300      	movs	r3, #0
 8008348:	f04f 32ff 	mov.w	r2, #4294967295
 800834c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008350:	f10a 0a01 	add.w	sl, sl, #1
 8008354:	9304      	str	r3, [sp, #16]
 8008356:	9307      	str	r3, [sp, #28]
 8008358:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800835c:	931a      	str	r3, [sp, #104]	; 0x68
 800835e:	4654      	mov	r4, sl
 8008360:	2205      	movs	r2, #5
 8008362:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008366:	4858      	ldr	r0, [pc, #352]	; (80084c8 <_vfiprintf_r+0x24c>)
 8008368:	f7fe ff84 	bl	8007274 <memchr>
 800836c:	9a04      	ldr	r2, [sp, #16]
 800836e:	b9d8      	cbnz	r0, 80083a8 <_vfiprintf_r+0x12c>
 8008370:	06d1      	lsls	r1, r2, #27
 8008372:	bf44      	itt	mi
 8008374:	2320      	movmi	r3, #32
 8008376:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800837a:	0713      	lsls	r3, r2, #28
 800837c:	bf44      	itt	mi
 800837e:	232b      	movmi	r3, #43	; 0x2b
 8008380:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008384:	f89a 3000 	ldrb.w	r3, [sl]
 8008388:	2b2a      	cmp	r3, #42	; 0x2a
 800838a:	d015      	beq.n	80083b8 <_vfiprintf_r+0x13c>
 800838c:	4654      	mov	r4, sl
 800838e:	2000      	movs	r0, #0
 8008390:	f04f 0c0a 	mov.w	ip, #10
 8008394:	9a07      	ldr	r2, [sp, #28]
 8008396:	4621      	mov	r1, r4
 8008398:	f811 3b01 	ldrb.w	r3, [r1], #1
 800839c:	3b30      	subs	r3, #48	; 0x30
 800839e:	2b09      	cmp	r3, #9
 80083a0:	d94e      	bls.n	8008440 <_vfiprintf_r+0x1c4>
 80083a2:	b1b0      	cbz	r0, 80083d2 <_vfiprintf_r+0x156>
 80083a4:	9207      	str	r2, [sp, #28]
 80083a6:	e014      	b.n	80083d2 <_vfiprintf_r+0x156>
 80083a8:	eba0 0308 	sub.w	r3, r0, r8
 80083ac:	fa09 f303 	lsl.w	r3, r9, r3
 80083b0:	4313      	orrs	r3, r2
 80083b2:	46a2      	mov	sl, r4
 80083b4:	9304      	str	r3, [sp, #16]
 80083b6:	e7d2      	b.n	800835e <_vfiprintf_r+0xe2>
 80083b8:	9b03      	ldr	r3, [sp, #12]
 80083ba:	1d19      	adds	r1, r3, #4
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	9103      	str	r1, [sp, #12]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	bfbb      	ittet	lt
 80083c4:	425b      	neglt	r3, r3
 80083c6:	f042 0202 	orrlt.w	r2, r2, #2
 80083ca:	9307      	strge	r3, [sp, #28]
 80083cc:	9307      	strlt	r3, [sp, #28]
 80083ce:	bfb8      	it	lt
 80083d0:	9204      	strlt	r2, [sp, #16]
 80083d2:	7823      	ldrb	r3, [r4, #0]
 80083d4:	2b2e      	cmp	r3, #46	; 0x2e
 80083d6:	d10c      	bne.n	80083f2 <_vfiprintf_r+0x176>
 80083d8:	7863      	ldrb	r3, [r4, #1]
 80083da:	2b2a      	cmp	r3, #42	; 0x2a
 80083dc:	d135      	bne.n	800844a <_vfiprintf_r+0x1ce>
 80083de:	9b03      	ldr	r3, [sp, #12]
 80083e0:	3402      	adds	r4, #2
 80083e2:	1d1a      	adds	r2, r3, #4
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	9203      	str	r2, [sp, #12]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	bfb8      	it	lt
 80083ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80083f0:	9305      	str	r3, [sp, #20]
 80083f2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80084cc <_vfiprintf_r+0x250>
 80083f6:	2203      	movs	r2, #3
 80083f8:	4650      	mov	r0, sl
 80083fa:	7821      	ldrb	r1, [r4, #0]
 80083fc:	f7fe ff3a 	bl	8007274 <memchr>
 8008400:	b140      	cbz	r0, 8008414 <_vfiprintf_r+0x198>
 8008402:	2340      	movs	r3, #64	; 0x40
 8008404:	eba0 000a 	sub.w	r0, r0, sl
 8008408:	fa03 f000 	lsl.w	r0, r3, r0
 800840c:	9b04      	ldr	r3, [sp, #16]
 800840e:	3401      	adds	r4, #1
 8008410:	4303      	orrs	r3, r0
 8008412:	9304      	str	r3, [sp, #16]
 8008414:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008418:	2206      	movs	r2, #6
 800841a:	482d      	ldr	r0, [pc, #180]	; (80084d0 <_vfiprintf_r+0x254>)
 800841c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008420:	f7fe ff28 	bl	8007274 <memchr>
 8008424:	2800      	cmp	r0, #0
 8008426:	d03f      	beq.n	80084a8 <_vfiprintf_r+0x22c>
 8008428:	4b2a      	ldr	r3, [pc, #168]	; (80084d4 <_vfiprintf_r+0x258>)
 800842a:	bb1b      	cbnz	r3, 8008474 <_vfiprintf_r+0x1f8>
 800842c:	9b03      	ldr	r3, [sp, #12]
 800842e:	3307      	adds	r3, #7
 8008430:	f023 0307 	bic.w	r3, r3, #7
 8008434:	3308      	adds	r3, #8
 8008436:	9303      	str	r3, [sp, #12]
 8008438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800843a:	443b      	add	r3, r7
 800843c:	9309      	str	r3, [sp, #36]	; 0x24
 800843e:	e767      	b.n	8008310 <_vfiprintf_r+0x94>
 8008440:	460c      	mov	r4, r1
 8008442:	2001      	movs	r0, #1
 8008444:	fb0c 3202 	mla	r2, ip, r2, r3
 8008448:	e7a5      	b.n	8008396 <_vfiprintf_r+0x11a>
 800844a:	2300      	movs	r3, #0
 800844c:	f04f 0c0a 	mov.w	ip, #10
 8008450:	4619      	mov	r1, r3
 8008452:	3401      	adds	r4, #1
 8008454:	9305      	str	r3, [sp, #20]
 8008456:	4620      	mov	r0, r4
 8008458:	f810 2b01 	ldrb.w	r2, [r0], #1
 800845c:	3a30      	subs	r2, #48	; 0x30
 800845e:	2a09      	cmp	r2, #9
 8008460:	d903      	bls.n	800846a <_vfiprintf_r+0x1ee>
 8008462:	2b00      	cmp	r3, #0
 8008464:	d0c5      	beq.n	80083f2 <_vfiprintf_r+0x176>
 8008466:	9105      	str	r1, [sp, #20]
 8008468:	e7c3      	b.n	80083f2 <_vfiprintf_r+0x176>
 800846a:	4604      	mov	r4, r0
 800846c:	2301      	movs	r3, #1
 800846e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008472:	e7f0      	b.n	8008456 <_vfiprintf_r+0x1da>
 8008474:	ab03      	add	r3, sp, #12
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	462a      	mov	r2, r5
 800847a:	4630      	mov	r0, r6
 800847c:	4b16      	ldr	r3, [pc, #88]	; (80084d8 <_vfiprintf_r+0x25c>)
 800847e:	a904      	add	r1, sp, #16
 8008480:	f7fc f876 	bl	8004570 <_printf_float>
 8008484:	4607      	mov	r7, r0
 8008486:	1c78      	adds	r0, r7, #1
 8008488:	d1d6      	bne.n	8008438 <_vfiprintf_r+0x1bc>
 800848a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800848c:	07d9      	lsls	r1, r3, #31
 800848e:	d405      	bmi.n	800849c <_vfiprintf_r+0x220>
 8008490:	89ab      	ldrh	r3, [r5, #12]
 8008492:	059a      	lsls	r2, r3, #22
 8008494:	d402      	bmi.n	800849c <_vfiprintf_r+0x220>
 8008496:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008498:	f000 fa9d 	bl	80089d6 <__retarget_lock_release_recursive>
 800849c:	89ab      	ldrh	r3, [r5, #12]
 800849e:	065b      	lsls	r3, r3, #25
 80084a0:	f53f af12 	bmi.w	80082c8 <_vfiprintf_r+0x4c>
 80084a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084a6:	e711      	b.n	80082cc <_vfiprintf_r+0x50>
 80084a8:	ab03      	add	r3, sp, #12
 80084aa:	9300      	str	r3, [sp, #0]
 80084ac:	462a      	mov	r2, r5
 80084ae:	4630      	mov	r0, r6
 80084b0:	4b09      	ldr	r3, [pc, #36]	; (80084d8 <_vfiprintf_r+0x25c>)
 80084b2:	a904      	add	r1, sp, #16
 80084b4:	f7fc faf8 	bl	8004aa8 <_printf_i>
 80084b8:	e7e4      	b.n	8008484 <_vfiprintf_r+0x208>
 80084ba:	bf00      	nop
 80084bc:	0800919c 	.word	0x0800919c
 80084c0:	080091bc 	.word	0x080091bc
 80084c4:	0800917c 	.word	0x0800917c
 80084c8:	0800912c 	.word	0x0800912c
 80084cc:	08009132 	.word	0x08009132
 80084d0:	08009136 	.word	0x08009136
 80084d4:	08004571 	.word	0x08004571
 80084d8:	08008259 	.word	0x08008259

080084dc <__swbuf_r>:
 80084dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084de:	460e      	mov	r6, r1
 80084e0:	4614      	mov	r4, r2
 80084e2:	4605      	mov	r5, r0
 80084e4:	b118      	cbz	r0, 80084ee <__swbuf_r+0x12>
 80084e6:	6983      	ldr	r3, [r0, #24]
 80084e8:	b90b      	cbnz	r3, 80084ee <__swbuf_r+0x12>
 80084ea:	f000 f9d5 	bl	8008898 <__sinit>
 80084ee:	4b21      	ldr	r3, [pc, #132]	; (8008574 <__swbuf_r+0x98>)
 80084f0:	429c      	cmp	r4, r3
 80084f2:	d12b      	bne.n	800854c <__swbuf_r+0x70>
 80084f4:	686c      	ldr	r4, [r5, #4]
 80084f6:	69a3      	ldr	r3, [r4, #24]
 80084f8:	60a3      	str	r3, [r4, #8]
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	071a      	lsls	r2, r3, #28
 80084fe:	d52f      	bpl.n	8008560 <__swbuf_r+0x84>
 8008500:	6923      	ldr	r3, [r4, #16]
 8008502:	b36b      	cbz	r3, 8008560 <__swbuf_r+0x84>
 8008504:	6923      	ldr	r3, [r4, #16]
 8008506:	6820      	ldr	r0, [r4, #0]
 8008508:	b2f6      	uxtb	r6, r6
 800850a:	1ac0      	subs	r0, r0, r3
 800850c:	6963      	ldr	r3, [r4, #20]
 800850e:	4637      	mov	r7, r6
 8008510:	4283      	cmp	r3, r0
 8008512:	dc04      	bgt.n	800851e <__swbuf_r+0x42>
 8008514:	4621      	mov	r1, r4
 8008516:	4628      	mov	r0, r5
 8008518:	f000 f92a 	bl	8008770 <_fflush_r>
 800851c:	bb30      	cbnz	r0, 800856c <__swbuf_r+0x90>
 800851e:	68a3      	ldr	r3, [r4, #8]
 8008520:	3001      	adds	r0, #1
 8008522:	3b01      	subs	r3, #1
 8008524:	60a3      	str	r3, [r4, #8]
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	6022      	str	r2, [r4, #0]
 800852c:	701e      	strb	r6, [r3, #0]
 800852e:	6963      	ldr	r3, [r4, #20]
 8008530:	4283      	cmp	r3, r0
 8008532:	d004      	beq.n	800853e <__swbuf_r+0x62>
 8008534:	89a3      	ldrh	r3, [r4, #12]
 8008536:	07db      	lsls	r3, r3, #31
 8008538:	d506      	bpl.n	8008548 <__swbuf_r+0x6c>
 800853a:	2e0a      	cmp	r6, #10
 800853c:	d104      	bne.n	8008548 <__swbuf_r+0x6c>
 800853e:	4621      	mov	r1, r4
 8008540:	4628      	mov	r0, r5
 8008542:	f000 f915 	bl	8008770 <_fflush_r>
 8008546:	b988      	cbnz	r0, 800856c <__swbuf_r+0x90>
 8008548:	4638      	mov	r0, r7
 800854a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800854c:	4b0a      	ldr	r3, [pc, #40]	; (8008578 <__swbuf_r+0x9c>)
 800854e:	429c      	cmp	r4, r3
 8008550:	d101      	bne.n	8008556 <__swbuf_r+0x7a>
 8008552:	68ac      	ldr	r4, [r5, #8]
 8008554:	e7cf      	b.n	80084f6 <__swbuf_r+0x1a>
 8008556:	4b09      	ldr	r3, [pc, #36]	; (800857c <__swbuf_r+0xa0>)
 8008558:	429c      	cmp	r4, r3
 800855a:	bf08      	it	eq
 800855c:	68ec      	ldreq	r4, [r5, #12]
 800855e:	e7ca      	b.n	80084f6 <__swbuf_r+0x1a>
 8008560:	4621      	mov	r1, r4
 8008562:	4628      	mov	r0, r5
 8008564:	f000 f80c 	bl	8008580 <__swsetup_r>
 8008568:	2800      	cmp	r0, #0
 800856a:	d0cb      	beq.n	8008504 <__swbuf_r+0x28>
 800856c:	f04f 37ff 	mov.w	r7, #4294967295
 8008570:	e7ea      	b.n	8008548 <__swbuf_r+0x6c>
 8008572:	bf00      	nop
 8008574:	0800919c 	.word	0x0800919c
 8008578:	080091bc 	.word	0x080091bc
 800857c:	0800917c 	.word	0x0800917c

08008580 <__swsetup_r>:
 8008580:	4b32      	ldr	r3, [pc, #200]	; (800864c <__swsetup_r+0xcc>)
 8008582:	b570      	push	{r4, r5, r6, lr}
 8008584:	681d      	ldr	r5, [r3, #0]
 8008586:	4606      	mov	r6, r0
 8008588:	460c      	mov	r4, r1
 800858a:	b125      	cbz	r5, 8008596 <__swsetup_r+0x16>
 800858c:	69ab      	ldr	r3, [r5, #24]
 800858e:	b913      	cbnz	r3, 8008596 <__swsetup_r+0x16>
 8008590:	4628      	mov	r0, r5
 8008592:	f000 f981 	bl	8008898 <__sinit>
 8008596:	4b2e      	ldr	r3, [pc, #184]	; (8008650 <__swsetup_r+0xd0>)
 8008598:	429c      	cmp	r4, r3
 800859a:	d10f      	bne.n	80085bc <__swsetup_r+0x3c>
 800859c:	686c      	ldr	r4, [r5, #4]
 800859e:	89a3      	ldrh	r3, [r4, #12]
 80085a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085a4:	0719      	lsls	r1, r3, #28
 80085a6:	d42c      	bmi.n	8008602 <__swsetup_r+0x82>
 80085a8:	06dd      	lsls	r5, r3, #27
 80085aa:	d411      	bmi.n	80085d0 <__swsetup_r+0x50>
 80085ac:	2309      	movs	r3, #9
 80085ae:	6033      	str	r3, [r6, #0]
 80085b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80085b4:	f04f 30ff 	mov.w	r0, #4294967295
 80085b8:	81a3      	strh	r3, [r4, #12]
 80085ba:	e03e      	b.n	800863a <__swsetup_r+0xba>
 80085bc:	4b25      	ldr	r3, [pc, #148]	; (8008654 <__swsetup_r+0xd4>)
 80085be:	429c      	cmp	r4, r3
 80085c0:	d101      	bne.n	80085c6 <__swsetup_r+0x46>
 80085c2:	68ac      	ldr	r4, [r5, #8]
 80085c4:	e7eb      	b.n	800859e <__swsetup_r+0x1e>
 80085c6:	4b24      	ldr	r3, [pc, #144]	; (8008658 <__swsetup_r+0xd8>)
 80085c8:	429c      	cmp	r4, r3
 80085ca:	bf08      	it	eq
 80085cc:	68ec      	ldreq	r4, [r5, #12]
 80085ce:	e7e6      	b.n	800859e <__swsetup_r+0x1e>
 80085d0:	0758      	lsls	r0, r3, #29
 80085d2:	d512      	bpl.n	80085fa <__swsetup_r+0x7a>
 80085d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085d6:	b141      	cbz	r1, 80085ea <__swsetup_r+0x6a>
 80085d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085dc:	4299      	cmp	r1, r3
 80085de:	d002      	beq.n	80085e6 <__swsetup_r+0x66>
 80085e0:	4630      	mov	r0, r6
 80085e2:	f7ff fb2f 	bl	8007c44 <_free_r>
 80085e6:	2300      	movs	r3, #0
 80085e8:	6363      	str	r3, [r4, #52]	; 0x34
 80085ea:	89a3      	ldrh	r3, [r4, #12]
 80085ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085f0:	81a3      	strh	r3, [r4, #12]
 80085f2:	2300      	movs	r3, #0
 80085f4:	6063      	str	r3, [r4, #4]
 80085f6:	6923      	ldr	r3, [r4, #16]
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	89a3      	ldrh	r3, [r4, #12]
 80085fc:	f043 0308 	orr.w	r3, r3, #8
 8008600:	81a3      	strh	r3, [r4, #12]
 8008602:	6923      	ldr	r3, [r4, #16]
 8008604:	b94b      	cbnz	r3, 800861a <__swsetup_r+0x9a>
 8008606:	89a3      	ldrh	r3, [r4, #12]
 8008608:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800860c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008610:	d003      	beq.n	800861a <__swsetup_r+0x9a>
 8008612:	4621      	mov	r1, r4
 8008614:	4630      	mov	r0, r6
 8008616:	f000 fa05 	bl	8008a24 <__smakebuf_r>
 800861a:	89a0      	ldrh	r0, [r4, #12]
 800861c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008620:	f010 0301 	ands.w	r3, r0, #1
 8008624:	d00a      	beq.n	800863c <__swsetup_r+0xbc>
 8008626:	2300      	movs	r3, #0
 8008628:	60a3      	str	r3, [r4, #8]
 800862a:	6963      	ldr	r3, [r4, #20]
 800862c:	425b      	negs	r3, r3
 800862e:	61a3      	str	r3, [r4, #24]
 8008630:	6923      	ldr	r3, [r4, #16]
 8008632:	b943      	cbnz	r3, 8008646 <__swsetup_r+0xc6>
 8008634:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008638:	d1ba      	bne.n	80085b0 <__swsetup_r+0x30>
 800863a:	bd70      	pop	{r4, r5, r6, pc}
 800863c:	0781      	lsls	r1, r0, #30
 800863e:	bf58      	it	pl
 8008640:	6963      	ldrpl	r3, [r4, #20]
 8008642:	60a3      	str	r3, [r4, #8]
 8008644:	e7f4      	b.n	8008630 <__swsetup_r+0xb0>
 8008646:	2000      	movs	r0, #0
 8008648:	e7f7      	b.n	800863a <__swsetup_r+0xba>
 800864a:	bf00      	nop
 800864c:	2000000c 	.word	0x2000000c
 8008650:	0800919c 	.word	0x0800919c
 8008654:	080091bc 	.word	0x080091bc
 8008658:	0800917c 	.word	0x0800917c

0800865c <abort>:
 800865c:	2006      	movs	r0, #6
 800865e:	b508      	push	{r3, lr}
 8008660:	f000 fa50 	bl	8008b04 <raise>
 8008664:	2001      	movs	r0, #1
 8008666:	f7f9 fa9a 	bl	8001b9e <_exit>
	...

0800866c <__sflush_r>:
 800866c:	898a      	ldrh	r2, [r1, #12]
 800866e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008670:	4605      	mov	r5, r0
 8008672:	0710      	lsls	r0, r2, #28
 8008674:	460c      	mov	r4, r1
 8008676:	d457      	bmi.n	8008728 <__sflush_r+0xbc>
 8008678:	684b      	ldr	r3, [r1, #4]
 800867a:	2b00      	cmp	r3, #0
 800867c:	dc04      	bgt.n	8008688 <__sflush_r+0x1c>
 800867e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008680:	2b00      	cmp	r3, #0
 8008682:	dc01      	bgt.n	8008688 <__sflush_r+0x1c>
 8008684:	2000      	movs	r0, #0
 8008686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008688:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800868a:	2e00      	cmp	r6, #0
 800868c:	d0fa      	beq.n	8008684 <__sflush_r+0x18>
 800868e:	2300      	movs	r3, #0
 8008690:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008694:	682f      	ldr	r7, [r5, #0]
 8008696:	602b      	str	r3, [r5, #0]
 8008698:	d032      	beq.n	8008700 <__sflush_r+0x94>
 800869a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800869c:	89a3      	ldrh	r3, [r4, #12]
 800869e:	075a      	lsls	r2, r3, #29
 80086a0:	d505      	bpl.n	80086ae <__sflush_r+0x42>
 80086a2:	6863      	ldr	r3, [r4, #4]
 80086a4:	1ac0      	subs	r0, r0, r3
 80086a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086a8:	b10b      	cbz	r3, 80086ae <__sflush_r+0x42>
 80086aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086ac:	1ac0      	subs	r0, r0, r3
 80086ae:	2300      	movs	r3, #0
 80086b0:	4602      	mov	r2, r0
 80086b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086b4:	4628      	mov	r0, r5
 80086b6:	6a21      	ldr	r1, [r4, #32]
 80086b8:	47b0      	blx	r6
 80086ba:	1c43      	adds	r3, r0, #1
 80086bc:	89a3      	ldrh	r3, [r4, #12]
 80086be:	d106      	bne.n	80086ce <__sflush_r+0x62>
 80086c0:	6829      	ldr	r1, [r5, #0]
 80086c2:	291d      	cmp	r1, #29
 80086c4:	d82c      	bhi.n	8008720 <__sflush_r+0xb4>
 80086c6:	4a29      	ldr	r2, [pc, #164]	; (800876c <__sflush_r+0x100>)
 80086c8:	40ca      	lsrs	r2, r1
 80086ca:	07d6      	lsls	r6, r2, #31
 80086cc:	d528      	bpl.n	8008720 <__sflush_r+0xb4>
 80086ce:	2200      	movs	r2, #0
 80086d0:	6062      	str	r2, [r4, #4]
 80086d2:	6922      	ldr	r2, [r4, #16]
 80086d4:	04d9      	lsls	r1, r3, #19
 80086d6:	6022      	str	r2, [r4, #0]
 80086d8:	d504      	bpl.n	80086e4 <__sflush_r+0x78>
 80086da:	1c42      	adds	r2, r0, #1
 80086dc:	d101      	bne.n	80086e2 <__sflush_r+0x76>
 80086de:	682b      	ldr	r3, [r5, #0]
 80086e0:	b903      	cbnz	r3, 80086e4 <__sflush_r+0x78>
 80086e2:	6560      	str	r0, [r4, #84]	; 0x54
 80086e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086e6:	602f      	str	r7, [r5, #0]
 80086e8:	2900      	cmp	r1, #0
 80086ea:	d0cb      	beq.n	8008684 <__sflush_r+0x18>
 80086ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086f0:	4299      	cmp	r1, r3
 80086f2:	d002      	beq.n	80086fa <__sflush_r+0x8e>
 80086f4:	4628      	mov	r0, r5
 80086f6:	f7ff faa5 	bl	8007c44 <_free_r>
 80086fa:	2000      	movs	r0, #0
 80086fc:	6360      	str	r0, [r4, #52]	; 0x34
 80086fe:	e7c2      	b.n	8008686 <__sflush_r+0x1a>
 8008700:	6a21      	ldr	r1, [r4, #32]
 8008702:	2301      	movs	r3, #1
 8008704:	4628      	mov	r0, r5
 8008706:	47b0      	blx	r6
 8008708:	1c41      	adds	r1, r0, #1
 800870a:	d1c7      	bne.n	800869c <__sflush_r+0x30>
 800870c:	682b      	ldr	r3, [r5, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d0c4      	beq.n	800869c <__sflush_r+0x30>
 8008712:	2b1d      	cmp	r3, #29
 8008714:	d001      	beq.n	800871a <__sflush_r+0xae>
 8008716:	2b16      	cmp	r3, #22
 8008718:	d101      	bne.n	800871e <__sflush_r+0xb2>
 800871a:	602f      	str	r7, [r5, #0]
 800871c:	e7b2      	b.n	8008684 <__sflush_r+0x18>
 800871e:	89a3      	ldrh	r3, [r4, #12]
 8008720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008724:	81a3      	strh	r3, [r4, #12]
 8008726:	e7ae      	b.n	8008686 <__sflush_r+0x1a>
 8008728:	690f      	ldr	r7, [r1, #16]
 800872a:	2f00      	cmp	r7, #0
 800872c:	d0aa      	beq.n	8008684 <__sflush_r+0x18>
 800872e:	0793      	lsls	r3, r2, #30
 8008730:	bf18      	it	ne
 8008732:	2300      	movne	r3, #0
 8008734:	680e      	ldr	r6, [r1, #0]
 8008736:	bf08      	it	eq
 8008738:	694b      	ldreq	r3, [r1, #20]
 800873a:	1bf6      	subs	r6, r6, r7
 800873c:	600f      	str	r7, [r1, #0]
 800873e:	608b      	str	r3, [r1, #8]
 8008740:	2e00      	cmp	r6, #0
 8008742:	dd9f      	ble.n	8008684 <__sflush_r+0x18>
 8008744:	4633      	mov	r3, r6
 8008746:	463a      	mov	r2, r7
 8008748:	4628      	mov	r0, r5
 800874a:	6a21      	ldr	r1, [r4, #32]
 800874c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008750:	47e0      	blx	ip
 8008752:	2800      	cmp	r0, #0
 8008754:	dc06      	bgt.n	8008764 <__sflush_r+0xf8>
 8008756:	89a3      	ldrh	r3, [r4, #12]
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008760:	81a3      	strh	r3, [r4, #12]
 8008762:	e790      	b.n	8008686 <__sflush_r+0x1a>
 8008764:	4407      	add	r7, r0
 8008766:	1a36      	subs	r6, r6, r0
 8008768:	e7ea      	b.n	8008740 <__sflush_r+0xd4>
 800876a:	bf00      	nop
 800876c:	20400001 	.word	0x20400001

08008770 <_fflush_r>:
 8008770:	b538      	push	{r3, r4, r5, lr}
 8008772:	690b      	ldr	r3, [r1, #16]
 8008774:	4605      	mov	r5, r0
 8008776:	460c      	mov	r4, r1
 8008778:	b913      	cbnz	r3, 8008780 <_fflush_r+0x10>
 800877a:	2500      	movs	r5, #0
 800877c:	4628      	mov	r0, r5
 800877e:	bd38      	pop	{r3, r4, r5, pc}
 8008780:	b118      	cbz	r0, 800878a <_fflush_r+0x1a>
 8008782:	6983      	ldr	r3, [r0, #24]
 8008784:	b90b      	cbnz	r3, 800878a <_fflush_r+0x1a>
 8008786:	f000 f887 	bl	8008898 <__sinit>
 800878a:	4b14      	ldr	r3, [pc, #80]	; (80087dc <_fflush_r+0x6c>)
 800878c:	429c      	cmp	r4, r3
 800878e:	d11b      	bne.n	80087c8 <_fflush_r+0x58>
 8008790:	686c      	ldr	r4, [r5, #4]
 8008792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d0ef      	beq.n	800877a <_fflush_r+0xa>
 800879a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800879c:	07d0      	lsls	r0, r2, #31
 800879e:	d404      	bmi.n	80087aa <_fflush_r+0x3a>
 80087a0:	0599      	lsls	r1, r3, #22
 80087a2:	d402      	bmi.n	80087aa <_fflush_r+0x3a>
 80087a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087a6:	f000 f915 	bl	80089d4 <__retarget_lock_acquire_recursive>
 80087aa:	4628      	mov	r0, r5
 80087ac:	4621      	mov	r1, r4
 80087ae:	f7ff ff5d 	bl	800866c <__sflush_r>
 80087b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087b4:	4605      	mov	r5, r0
 80087b6:	07da      	lsls	r2, r3, #31
 80087b8:	d4e0      	bmi.n	800877c <_fflush_r+0xc>
 80087ba:	89a3      	ldrh	r3, [r4, #12]
 80087bc:	059b      	lsls	r3, r3, #22
 80087be:	d4dd      	bmi.n	800877c <_fflush_r+0xc>
 80087c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087c2:	f000 f908 	bl	80089d6 <__retarget_lock_release_recursive>
 80087c6:	e7d9      	b.n	800877c <_fflush_r+0xc>
 80087c8:	4b05      	ldr	r3, [pc, #20]	; (80087e0 <_fflush_r+0x70>)
 80087ca:	429c      	cmp	r4, r3
 80087cc:	d101      	bne.n	80087d2 <_fflush_r+0x62>
 80087ce:	68ac      	ldr	r4, [r5, #8]
 80087d0:	e7df      	b.n	8008792 <_fflush_r+0x22>
 80087d2:	4b04      	ldr	r3, [pc, #16]	; (80087e4 <_fflush_r+0x74>)
 80087d4:	429c      	cmp	r4, r3
 80087d6:	bf08      	it	eq
 80087d8:	68ec      	ldreq	r4, [r5, #12]
 80087da:	e7da      	b.n	8008792 <_fflush_r+0x22>
 80087dc:	0800919c 	.word	0x0800919c
 80087e0:	080091bc 	.word	0x080091bc
 80087e4:	0800917c 	.word	0x0800917c

080087e8 <std>:
 80087e8:	2300      	movs	r3, #0
 80087ea:	b510      	push	{r4, lr}
 80087ec:	4604      	mov	r4, r0
 80087ee:	e9c0 3300 	strd	r3, r3, [r0]
 80087f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087f6:	6083      	str	r3, [r0, #8]
 80087f8:	8181      	strh	r1, [r0, #12]
 80087fa:	6643      	str	r3, [r0, #100]	; 0x64
 80087fc:	81c2      	strh	r2, [r0, #14]
 80087fe:	6183      	str	r3, [r0, #24]
 8008800:	4619      	mov	r1, r3
 8008802:	2208      	movs	r2, #8
 8008804:	305c      	adds	r0, #92	; 0x5c
 8008806:	f7fb fe0d 	bl	8004424 <memset>
 800880a:	4b05      	ldr	r3, [pc, #20]	; (8008820 <std+0x38>)
 800880c:	6224      	str	r4, [r4, #32]
 800880e:	6263      	str	r3, [r4, #36]	; 0x24
 8008810:	4b04      	ldr	r3, [pc, #16]	; (8008824 <std+0x3c>)
 8008812:	62a3      	str	r3, [r4, #40]	; 0x28
 8008814:	4b04      	ldr	r3, [pc, #16]	; (8008828 <std+0x40>)
 8008816:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008818:	4b04      	ldr	r3, [pc, #16]	; (800882c <std+0x44>)
 800881a:	6323      	str	r3, [r4, #48]	; 0x30
 800881c:	bd10      	pop	{r4, pc}
 800881e:	bf00      	nop
 8008820:	08008b3d 	.word	0x08008b3d
 8008824:	08008b5f 	.word	0x08008b5f
 8008828:	08008b97 	.word	0x08008b97
 800882c:	08008bbb 	.word	0x08008bbb

08008830 <_cleanup_r>:
 8008830:	4901      	ldr	r1, [pc, #4]	; (8008838 <_cleanup_r+0x8>)
 8008832:	f000 b8af 	b.w	8008994 <_fwalk_reent>
 8008836:	bf00      	nop
 8008838:	08008771 	.word	0x08008771

0800883c <__sfmoreglue>:
 800883c:	2268      	movs	r2, #104	; 0x68
 800883e:	b570      	push	{r4, r5, r6, lr}
 8008840:	1e4d      	subs	r5, r1, #1
 8008842:	4355      	muls	r5, r2
 8008844:	460e      	mov	r6, r1
 8008846:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800884a:	f7ff fa63 	bl	8007d14 <_malloc_r>
 800884e:	4604      	mov	r4, r0
 8008850:	b140      	cbz	r0, 8008864 <__sfmoreglue+0x28>
 8008852:	2100      	movs	r1, #0
 8008854:	e9c0 1600 	strd	r1, r6, [r0]
 8008858:	300c      	adds	r0, #12
 800885a:	60a0      	str	r0, [r4, #8]
 800885c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008860:	f7fb fde0 	bl	8004424 <memset>
 8008864:	4620      	mov	r0, r4
 8008866:	bd70      	pop	{r4, r5, r6, pc}

08008868 <__sfp_lock_acquire>:
 8008868:	4801      	ldr	r0, [pc, #4]	; (8008870 <__sfp_lock_acquire+0x8>)
 800886a:	f000 b8b3 	b.w	80089d4 <__retarget_lock_acquire_recursive>
 800886e:	bf00      	nop
 8008870:	2000033d 	.word	0x2000033d

08008874 <__sfp_lock_release>:
 8008874:	4801      	ldr	r0, [pc, #4]	; (800887c <__sfp_lock_release+0x8>)
 8008876:	f000 b8ae 	b.w	80089d6 <__retarget_lock_release_recursive>
 800887a:	bf00      	nop
 800887c:	2000033d 	.word	0x2000033d

08008880 <__sinit_lock_acquire>:
 8008880:	4801      	ldr	r0, [pc, #4]	; (8008888 <__sinit_lock_acquire+0x8>)
 8008882:	f000 b8a7 	b.w	80089d4 <__retarget_lock_acquire_recursive>
 8008886:	bf00      	nop
 8008888:	2000033e 	.word	0x2000033e

0800888c <__sinit_lock_release>:
 800888c:	4801      	ldr	r0, [pc, #4]	; (8008894 <__sinit_lock_release+0x8>)
 800888e:	f000 b8a2 	b.w	80089d6 <__retarget_lock_release_recursive>
 8008892:	bf00      	nop
 8008894:	2000033e 	.word	0x2000033e

08008898 <__sinit>:
 8008898:	b510      	push	{r4, lr}
 800889a:	4604      	mov	r4, r0
 800889c:	f7ff fff0 	bl	8008880 <__sinit_lock_acquire>
 80088a0:	69a3      	ldr	r3, [r4, #24]
 80088a2:	b11b      	cbz	r3, 80088ac <__sinit+0x14>
 80088a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088a8:	f7ff bff0 	b.w	800888c <__sinit_lock_release>
 80088ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80088b0:	6523      	str	r3, [r4, #80]	; 0x50
 80088b2:	4b13      	ldr	r3, [pc, #76]	; (8008900 <__sinit+0x68>)
 80088b4:	4a13      	ldr	r2, [pc, #76]	; (8008904 <__sinit+0x6c>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80088ba:	42a3      	cmp	r3, r4
 80088bc:	bf08      	it	eq
 80088be:	2301      	moveq	r3, #1
 80088c0:	4620      	mov	r0, r4
 80088c2:	bf08      	it	eq
 80088c4:	61a3      	streq	r3, [r4, #24]
 80088c6:	f000 f81f 	bl	8008908 <__sfp>
 80088ca:	6060      	str	r0, [r4, #4]
 80088cc:	4620      	mov	r0, r4
 80088ce:	f000 f81b 	bl	8008908 <__sfp>
 80088d2:	60a0      	str	r0, [r4, #8]
 80088d4:	4620      	mov	r0, r4
 80088d6:	f000 f817 	bl	8008908 <__sfp>
 80088da:	2200      	movs	r2, #0
 80088dc:	2104      	movs	r1, #4
 80088de:	60e0      	str	r0, [r4, #12]
 80088e0:	6860      	ldr	r0, [r4, #4]
 80088e2:	f7ff ff81 	bl	80087e8 <std>
 80088e6:	2201      	movs	r2, #1
 80088e8:	2109      	movs	r1, #9
 80088ea:	68a0      	ldr	r0, [r4, #8]
 80088ec:	f7ff ff7c 	bl	80087e8 <std>
 80088f0:	2202      	movs	r2, #2
 80088f2:	2112      	movs	r1, #18
 80088f4:	68e0      	ldr	r0, [r4, #12]
 80088f6:	f7ff ff77 	bl	80087e8 <std>
 80088fa:	2301      	movs	r3, #1
 80088fc:	61a3      	str	r3, [r4, #24]
 80088fe:	e7d1      	b.n	80088a4 <__sinit+0xc>
 8008900:	08008d38 	.word	0x08008d38
 8008904:	08008831 	.word	0x08008831

08008908 <__sfp>:
 8008908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800890a:	4607      	mov	r7, r0
 800890c:	f7ff ffac 	bl	8008868 <__sfp_lock_acquire>
 8008910:	4b1e      	ldr	r3, [pc, #120]	; (800898c <__sfp+0x84>)
 8008912:	681e      	ldr	r6, [r3, #0]
 8008914:	69b3      	ldr	r3, [r6, #24]
 8008916:	b913      	cbnz	r3, 800891e <__sfp+0x16>
 8008918:	4630      	mov	r0, r6
 800891a:	f7ff ffbd 	bl	8008898 <__sinit>
 800891e:	3648      	adds	r6, #72	; 0x48
 8008920:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008924:	3b01      	subs	r3, #1
 8008926:	d503      	bpl.n	8008930 <__sfp+0x28>
 8008928:	6833      	ldr	r3, [r6, #0]
 800892a:	b30b      	cbz	r3, 8008970 <__sfp+0x68>
 800892c:	6836      	ldr	r6, [r6, #0]
 800892e:	e7f7      	b.n	8008920 <__sfp+0x18>
 8008930:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008934:	b9d5      	cbnz	r5, 800896c <__sfp+0x64>
 8008936:	4b16      	ldr	r3, [pc, #88]	; (8008990 <__sfp+0x88>)
 8008938:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800893c:	60e3      	str	r3, [r4, #12]
 800893e:	6665      	str	r5, [r4, #100]	; 0x64
 8008940:	f000 f847 	bl	80089d2 <__retarget_lock_init_recursive>
 8008944:	f7ff ff96 	bl	8008874 <__sfp_lock_release>
 8008948:	2208      	movs	r2, #8
 800894a:	4629      	mov	r1, r5
 800894c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008950:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008954:	6025      	str	r5, [r4, #0]
 8008956:	61a5      	str	r5, [r4, #24]
 8008958:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800895c:	f7fb fd62 	bl	8004424 <memset>
 8008960:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008964:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008968:	4620      	mov	r0, r4
 800896a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800896c:	3468      	adds	r4, #104	; 0x68
 800896e:	e7d9      	b.n	8008924 <__sfp+0x1c>
 8008970:	2104      	movs	r1, #4
 8008972:	4638      	mov	r0, r7
 8008974:	f7ff ff62 	bl	800883c <__sfmoreglue>
 8008978:	4604      	mov	r4, r0
 800897a:	6030      	str	r0, [r6, #0]
 800897c:	2800      	cmp	r0, #0
 800897e:	d1d5      	bne.n	800892c <__sfp+0x24>
 8008980:	f7ff ff78 	bl	8008874 <__sfp_lock_release>
 8008984:	230c      	movs	r3, #12
 8008986:	603b      	str	r3, [r7, #0]
 8008988:	e7ee      	b.n	8008968 <__sfp+0x60>
 800898a:	bf00      	nop
 800898c:	08008d38 	.word	0x08008d38
 8008990:	ffff0001 	.word	0xffff0001

08008994 <_fwalk_reent>:
 8008994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008998:	4606      	mov	r6, r0
 800899a:	4688      	mov	r8, r1
 800899c:	2700      	movs	r7, #0
 800899e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80089a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089a6:	f1b9 0901 	subs.w	r9, r9, #1
 80089aa:	d505      	bpl.n	80089b8 <_fwalk_reent+0x24>
 80089ac:	6824      	ldr	r4, [r4, #0]
 80089ae:	2c00      	cmp	r4, #0
 80089b0:	d1f7      	bne.n	80089a2 <_fwalk_reent+0xe>
 80089b2:	4638      	mov	r0, r7
 80089b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089b8:	89ab      	ldrh	r3, [r5, #12]
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d907      	bls.n	80089ce <_fwalk_reent+0x3a>
 80089be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089c2:	3301      	adds	r3, #1
 80089c4:	d003      	beq.n	80089ce <_fwalk_reent+0x3a>
 80089c6:	4629      	mov	r1, r5
 80089c8:	4630      	mov	r0, r6
 80089ca:	47c0      	blx	r8
 80089cc:	4307      	orrs	r7, r0
 80089ce:	3568      	adds	r5, #104	; 0x68
 80089d0:	e7e9      	b.n	80089a6 <_fwalk_reent+0x12>

080089d2 <__retarget_lock_init_recursive>:
 80089d2:	4770      	bx	lr

080089d4 <__retarget_lock_acquire_recursive>:
 80089d4:	4770      	bx	lr

080089d6 <__retarget_lock_release_recursive>:
 80089d6:	4770      	bx	lr

080089d8 <__swhatbuf_r>:
 80089d8:	b570      	push	{r4, r5, r6, lr}
 80089da:	460e      	mov	r6, r1
 80089dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089e0:	4614      	mov	r4, r2
 80089e2:	2900      	cmp	r1, #0
 80089e4:	461d      	mov	r5, r3
 80089e6:	b096      	sub	sp, #88	; 0x58
 80089e8:	da08      	bge.n	80089fc <__swhatbuf_r+0x24>
 80089ea:	2200      	movs	r2, #0
 80089ec:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80089f0:	602a      	str	r2, [r5, #0]
 80089f2:	061a      	lsls	r2, r3, #24
 80089f4:	d410      	bmi.n	8008a18 <__swhatbuf_r+0x40>
 80089f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089fa:	e00e      	b.n	8008a1a <__swhatbuf_r+0x42>
 80089fc:	466a      	mov	r2, sp
 80089fe:	f000 f903 	bl	8008c08 <_fstat_r>
 8008a02:	2800      	cmp	r0, #0
 8008a04:	dbf1      	blt.n	80089ea <__swhatbuf_r+0x12>
 8008a06:	9a01      	ldr	r2, [sp, #4]
 8008a08:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a0c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a10:	425a      	negs	r2, r3
 8008a12:	415a      	adcs	r2, r3
 8008a14:	602a      	str	r2, [r5, #0]
 8008a16:	e7ee      	b.n	80089f6 <__swhatbuf_r+0x1e>
 8008a18:	2340      	movs	r3, #64	; 0x40
 8008a1a:	2000      	movs	r0, #0
 8008a1c:	6023      	str	r3, [r4, #0]
 8008a1e:	b016      	add	sp, #88	; 0x58
 8008a20:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a24 <__smakebuf_r>:
 8008a24:	898b      	ldrh	r3, [r1, #12]
 8008a26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a28:	079d      	lsls	r5, r3, #30
 8008a2a:	4606      	mov	r6, r0
 8008a2c:	460c      	mov	r4, r1
 8008a2e:	d507      	bpl.n	8008a40 <__smakebuf_r+0x1c>
 8008a30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	6123      	str	r3, [r4, #16]
 8008a38:	2301      	movs	r3, #1
 8008a3a:	6163      	str	r3, [r4, #20]
 8008a3c:	b002      	add	sp, #8
 8008a3e:	bd70      	pop	{r4, r5, r6, pc}
 8008a40:	466a      	mov	r2, sp
 8008a42:	ab01      	add	r3, sp, #4
 8008a44:	f7ff ffc8 	bl	80089d8 <__swhatbuf_r>
 8008a48:	9900      	ldr	r1, [sp, #0]
 8008a4a:	4605      	mov	r5, r0
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	f7ff f961 	bl	8007d14 <_malloc_r>
 8008a52:	b948      	cbnz	r0, 8008a68 <__smakebuf_r+0x44>
 8008a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a58:	059a      	lsls	r2, r3, #22
 8008a5a:	d4ef      	bmi.n	8008a3c <__smakebuf_r+0x18>
 8008a5c:	f023 0303 	bic.w	r3, r3, #3
 8008a60:	f043 0302 	orr.w	r3, r3, #2
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	e7e3      	b.n	8008a30 <__smakebuf_r+0xc>
 8008a68:	4b0d      	ldr	r3, [pc, #52]	; (8008aa0 <__smakebuf_r+0x7c>)
 8008a6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	6020      	str	r0, [r4, #0]
 8008a70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a74:	81a3      	strh	r3, [r4, #12]
 8008a76:	9b00      	ldr	r3, [sp, #0]
 8008a78:	6120      	str	r0, [r4, #16]
 8008a7a:	6163      	str	r3, [r4, #20]
 8008a7c:	9b01      	ldr	r3, [sp, #4]
 8008a7e:	b15b      	cbz	r3, 8008a98 <__smakebuf_r+0x74>
 8008a80:	4630      	mov	r0, r6
 8008a82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a86:	f000 f8d1 	bl	8008c2c <_isatty_r>
 8008a8a:	b128      	cbz	r0, 8008a98 <__smakebuf_r+0x74>
 8008a8c:	89a3      	ldrh	r3, [r4, #12]
 8008a8e:	f023 0303 	bic.w	r3, r3, #3
 8008a92:	f043 0301 	orr.w	r3, r3, #1
 8008a96:	81a3      	strh	r3, [r4, #12]
 8008a98:	89a0      	ldrh	r0, [r4, #12]
 8008a9a:	4305      	orrs	r5, r0
 8008a9c:	81a5      	strh	r5, [r4, #12]
 8008a9e:	e7cd      	b.n	8008a3c <__smakebuf_r+0x18>
 8008aa0:	08008831 	.word	0x08008831

08008aa4 <_malloc_usable_size_r>:
 8008aa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aa8:	1f18      	subs	r0, r3, #4
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	bfbc      	itt	lt
 8008aae:	580b      	ldrlt	r3, [r1, r0]
 8008ab0:	18c0      	addlt	r0, r0, r3
 8008ab2:	4770      	bx	lr

08008ab4 <_raise_r>:
 8008ab4:	291f      	cmp	r1, #31
 8008ab6:	b538      	push	{r3, r4, r5, lr}
 8008ab8:	4604      	mov	r4, r0
 8008aba:	460d      	mov	r5, r1
 8008abc:	d904      	bls.n	8008ac8 <_raise_r+0x14>
 8008abe:	2316      	movs	r3, #22
 8008ac0:	6003      	str	r3, [r0, #0]
 8008ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac6:	bd38      	pop	{r3, r4, r5, pc}
 8008ac8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008aca:	b112      	cbz	r2, 8008ad2 <_raise_r+0x1e>
 8008acc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ad0:	b94b      	cbnz	r3, 8008ae6 <_raise_r+0x32>
 8008ad2:	4620      	mov	r0, r4
 8008ad4:	f000 f830 	bl	8008b38 <_getpid_r>
 8008ad8:	462a      	mov	r2, r5
 8008ada:	4601      	mov	r1, r0
 8008adc:	4620      	mov	r0, r4
 8008ade:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ae2:	f000 b817 	b.w	8008b14 <_kill_r>
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d00a      	beq.n	8008b00 <_raise_r+0x4c>
 8008aea:	1c59      	adds	r1, r3, #1
 8008aec:	d103      	bne.n	8008af6 <_raise_r+0x42>
 8008aee:	2316      	movs	r3, #22
 8008af0:	6003      	str	r3, [r0, #0]
 8008af2:	2001      	movs	r0, #1
 8008af4:	e7e7      	b.n	8008ac6 <_raise_r+0x12>
 8008af6:	2400      	movs	r4, #0
 8008af8:	4628      	mov	r0, r5
 8008afa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008afe:	4798      	blx	r3
 8008b00:	2000      	movs	r0, #0
 8008b02:	e7e0      	b.n	8008ac6 <_raise_r+0x12>

08008b04 <raise>:
 8008b04:	4b02      	ldr	r3, [pc, #8]	; (8008b10 <raise+0xc>)
 8008b06:	4601      	mov	r1, r0
 8008b08:	6818      	ldr	r0, [r3, #0]
 8008b0a:	f7ff bfd3 	b.w	8008ab4 <_raise_r>
 8008b0e:	bf00      	nop
 8008b10:	2000000c 	.word	0x2000000c

08008b14 <_kill_r>:
 8008b14:	b538      	push	{r3, r4, r5, lr}
 8008b16:	2300      	movs	r3, #0
 8008b18:	4d06      	ldr	r5, [pc, #24]	; (8008b34 <_kill_r+0x20>)
 8008b1a:	4604      	mov	r4, r0
 8008b1c:	4608      	mov	r0, r1
 8008b1e:	4611      	mov	r1, r2
 8008b20:	602b      	str	r3, [r5, #0]
 8008b22:	f7f9 f82c 	bl	8001b7e <_kill>
 8008b26:	1c43      	adds	r3, r0, #1
 8008b28:	d102      	bne.n	8008b30 <_kill_r+0x1c>
 8008b2a:	682b      	ldr	r3, [r5, #0]
 8008b2c:	b103      	cbz	r3, 8008b30 <_kill_r+0x1c>
 8008b2e:	6023      	str	r3, [r4, #0]
 8008b30:	bd38      	pop	{r3, r4, r5, pc}
 8008b32:	bf00      	nop
 8008b34:	20000338 	.word	0x20000338

08008b38 <_getpid_r>:
 8008b38:	f7f9 b81a 	b.w	8001b70 <_getpid>

08008b3c <__sread>:
 8008b3c:	b510      	push	{r4, lr}
 8008b3e:	460c      	mov	r4, r1
 8008b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b44:	f000 f894 	bl	8008c70 <_read_r>
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	bfab      	itete	ge
 8008b4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008b4e:	89a3      	ldrhlt	r3, [r4, #12]
 8008b50:	181b      	addge	r3, r3, r0
 8008b52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b56:	bfac      	ite	ge
 8008b58:	6563      	strge	r3, [r4, #84]	; 0x54
 8008b5a:	81a3      	strhlt	r3, [r4, #12]
 8008b5c:	bd10      	pop	{r4, pc}

08008b5e <__swrite>:
 8008b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b62:	461f      	mov	r7, r3
 8008b64:	898b      	ldrh	r3, [r1, #12]
 8008b66:	4605      	mov	r5, r0
 8008b68:	05db      	lsls	r3, r3, #23
 8008b6a:	460c      	mov	r4, r1
 8008b6c:	4616      	mov	r6, r2
 8008b6e:	d505      	bpl.n	8008b7c <__swrite+0x1e>
 8008b70:	2302      	movs	r3, #2
 8008b72:	2200      	movs	r2, #0
 8008b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b78:	f000 f868 	bl	8008c4c <_lseek_r>
 8008b7c:	89a3      	ldrh	r3, [r4, #12]
 8008b7e:	4632      	mov	r2, r6
 8008b80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b84:	81a3      	strh	r3, [r4, #12]
 8008b86:	4628      	mov	r0, r5
 8008b88:	463b      	mov	r3, r7
 8008b8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b92:	f000 b817 	b.w	8008bc4 <_write_r>

08008b96 <__sseek>:
 8008b96:	b510      	push	{r4, lr}
 8008b98:	460c      	mov	r4, r1
 8008b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b9e:	f000 f855 	bl	8008c4c <_lseek_r>
 8008ba2:	1c43      	adds	r3, r0, #1
 8008ba4:	89a3      	ldrh	r3, [r4, #12]
 8008ba6:	bf15      	itete	ne
 8008ba8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008baa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008bae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008bb2:	81a3      	strheq	r3, [r4, #12]
 8008bb4:	bf18      	it	ne
 8008bb6:	81a3      	strhne	r3, [r4, #12]
 8008bb8:	bd10      	pop	{r4, pc}

08008bba <__sclose>:
 8008bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bbe:	f000 b813 	b.w	8008be8 <_close_r>
	...

08008bc4 <_write_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	4608      	mov	r0, r1
 8008bca:	4611      	mov	r1, r2
 8008bcc:	2200      	movs	r2, #0
 8008bce:	4d05      	ldr	r5, [pc, #20]	; (8008be4 <_write_r+0x20>)
 8008bd0:	602a      	str	r2, [r5, #0]
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	f7f9 f80a 	bl	8001bec <_write>
 8008bd8:	1c43      	adds	r3, r0, #1
 8008bda:	d102      	bne.n	8008be2 <_write_r+0x1e>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	b103      	cbz	r3, 8008be2 <_write_r+0x1e>
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	bd38      	pop	{r3, r4, r5, pc}
 8008be4:	20000338 	.word	0x20000338

08008be8 <_close_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	2300      	movs	r3, #0
 8008bec:	4d05      	ldr	r5, [pc, #20]	; (8008c04 <_close_r+0x1c>)
 8008bee:	4604      	mov	r4, r0
 8008bf0:	4608      	mov	r0, r1
 8008bf2:	602b      	str	r3, [r5, #0]
 8008bf4:	f7f9 f816 	bl	8001c24 <_close>
 8008bf8:	1c43      	adds	r3, r0, #1
 8008bfa:	d102      	bne.n	8008c02 <_close_r+0x1a>
 8008bfc:	682b      	ldr	r3, [r5, #0]
 8008bfe:	b103      	cbz	r3, 8008c02 <_close_r+0x1a>
 8008c00:	6023      	str	r3, [r4, #0]
 8008c02:	bd38      	pop	{r3, r4, r5, pc}
 8008c04:	20000338 	.word	0x20000338

08008c08 <_fstat_r>:
 8008c08:	b538      	push	{r3, r4, r5, lr}
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	4d06      	ldr	r5, [pc, #24]	; (8008c28 <_fstat_r+0x20>)
 8008c0e:	4604      	mov	r4, r0
 8008c10:	4608      	mov	r0, r1
 8008c12:	4611      	mov	r1, r2
 8008c14:	602b      	str	r3, [r5, #0]
 8008c16:	f7f9 f810 	bl	8001c3a <_fstat>
 8008c1a:	1c43      	adds	r3, r0, #1
 8008c1c:	d102      	bne.n	8008c24 <_fstat_r+0x1c>
 8008c1e:	682b      	ldr	r3, [r5, #0]
 8008c20:	b103      	cbz	r3, 8008c24 <_fstat_r+0x1c>
 8008c22:	6023      	str	r3, [r4, #0]
 8008c24:	bd38      	pop	{r3, r4, r5, pc}
 8008c26:	bf00      	nop
 8008c28:	20000338 	.word	0x20000338

08008c2c <_isatty_r>:
 8008c2c:	b538      	push	{r3, r4, r5, lr}
 8008c2e:	2300      	movs	r3, #0
 8008c30:	4d05      	ldr	r5, [pc, #20]	; (8008c48 <_isatty_r+0x1c>)
 8008c32:	4604      	mov	r4, r0
 8008c34:	4608      	mov	r0, r1
 8008c36:	602b      	str	r3, [r5, #0]
 8008c38:	f7f9 f80e 	bl	8001c58 <_isatty>
 8008c3c:	1c43      	adds	r3, r0, #1
 8008c3e:	d102      	bne.n	8008c46 <_isatty_r+0x1a>
 8008c40:	682b      	ldr	r3, [r5, #0]
 8008c42:	b103      	cbz	r3, 8008c46 <_isatty_r+0x1a>
 8008c44:	6023      	str	r3, [r4, #0]
 8008c46:	bd38      	pop	{r3, r4, r5, pc}
 8008c48:	20000338 	.word	0x20000338

08008c4c <_lseek_r>:
 8008c4c:	b538      	push	{r3, r4, r5, lr}
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	2200      	movs	r2, #0
 8008c56:	4d05      	ldr	r5, [pc, #20]	; (8008c6c <_lseek_r+0x20>)
 8008c58:	602a      	str	r2, [r5, #0]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	f7f9 f806 	bl	8001c6c <_lseek>
 8008c60:	1c43      	adds	r3, r0, #1
 8008c62:	d102      	bne.n	8008c6a <_lseek_r+0x1e>
 8008c64:	682b      	ldr	r3, [r5, #0]
 8008c66:	b103      	cbz	r3, 8008c6a <_lseek_r+0x1e>
 8008c68:	6023      	str	r3, [r4, #0]
 8008c6a:	bd38      	pop	{r3, r4, r5, pc}
 8008c6c:	20000338 	.word	0x20000338

08008c70 <_read_r>:
 8008c70:	b538      	push	{r3, r4, r5, lr}
 8008c72:	4604      	mov	r4, r0
 8008c74:	4608      	mov	r0, r1
 8008c76:	4611      	mov	r1, r2
 8008c78:	2200      	movs	r2, #0
 8008c7a:	4d05      	ldr	r5, [pc, #20]	; (8008c90 <_read_r+0x20>)
 8008c7c:	602a      	str	r2, [r5, #0]
 8008c7e:	461a      	mov	r2, r3
 8008c80:	f7f8 ff97 	bl	8001bb2 <_read>
 8008c84:	1c43      	adds	r3, r0, #1
 8008c86:	d102      	bne.n	8008c8e <_read_r+0x1e>
 8008c88:	682b      	ldr	r3, [r5, #0]
 8008c8a:	b103      	cbz	r3, 8008c8e <_read_r+0x1e>
 8008c8c:	6023      	str	r3, [r4, #0]
 8008c8e:	bd38      	pop	{r3, r4, r5, pc}
 8008c90:	20000338 	.word	0x20000338

08008c94 <_init>:
 8008c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c96:	bf00      	nop
 8008c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c9a:	bc08      	pop	{r3}
 8008c9c:	469e      	mov	lr, r3
 8008c9e:	4770      	bx	lr

08008ca0 <_fini>:
 8008ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca2:	bf00      	nop
 8008ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ca6:	bc08      	pop	{r3}
 8008ca8:	469e      	mov	lr, r3
 8008caa:	4770      	bx	lr
