#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar 22 09:27:12 2024
# Process ID: 9508
# Current directory: C:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/1_led_blink
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14304 C:\Users\photquant\VivadoProjects\Tutorials\redpitaya_guide-master\tmp\1_led_blink\1_led_blink.xpr
# Log file: C:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/1_led_blink/vivado.log
# Journal file: C:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/1_led_blink\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/1_led_blink'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.453 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Successfully read diagram <system> from BD file <C:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1128.613 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 11:38:10 2024...
