Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/shifter_9.v" into library work
Parsing module <shifter_9>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/compare_11.v" into library work
Parsing module <compare_11>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/boolean_10.v" into library work
Parsing module <boolean_10>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/adder_8.v" into library work
Parsing module <adder_8>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/seven_seg_5.v" into library work
Parsing module <seven_seg_5>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/decoder_6.v" into library work
Parsing module <decoder_6>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/counter_4.v" into library work
Parsing module <counter_4>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_7.v" into library work
Parsing module <alu_7>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testALU_3.v" into library work
Parsing module <testALU_3>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v" into library work
Parsing module <multi_seven_seg_2>.
Analyzing Verilog file "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <multi_seven_seg_2>.

Elaborating module <counter_4>.

Elaborating module <seven_seg_5>.

Elaborating module <decoder_6>.

Elaborating module <testALU_3>.

Elaborating module <alu_7>.

Elaborating module <adder_8>.

Elaborating module <shifter_9>.

Elaborating module <boolean_10>.

Elaborating module <compare_11>.
WARNING:HDLCompiler:413 - "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testALU_3.v" Line 128: Result of 16-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testALU_3.v" Line 491: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testALU_3.v" Line 506: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testALU_3.v" Line 522: Result of 16-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 67
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 67
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 67
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 67
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 67
    Found 1-bit tristate buffer for signal <avr_rx> created at line 67
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <multi_seven_seg_2>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v".
    Found 5-bit adder for signal <M_ctr_value[1]_GND_3_o_add_1_OUT> created at line 48.
    Found 2x3-bit multiplier for signal <n0017> created at line 48.
    Found 47-bit shifter logical right for signal <n0011> created at line 48
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_2> synthesized.

Synthesizing Unit <counter_4>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/counter_4.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <counter_4> synthesized.

Synthesizing Unit <seven_seg_5>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/seven_seg_5.v".
    Found 32x7-bit Read Only RAM for signal <_n0083>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <seven_seg_5> synthesized.

Synthesizing Unit <decoder_6>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/decoder_6.v".
    Summary:
	no macro.
Unit <decoder_6> synthesized.

Synthesizing Unit <testALU_3>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/testALU_3.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_clock_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 54                                             |
    | Transitions        | 125                                            |
    | Inputs             | 24                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <PWR_8_o_GND_8_o_add_31_OUT> created at line 188.
    Found 16-bit adder for signal <GND_8_o_GND_8_o_add_53_OUT> created at line 220.
    Found 16-bit adder for signal <GND_8_o_GND_8_o_add_64_OUT> created at line 236.
    Found 16-bit adder for signal <PWR_8_o_GND_8_o_add_73_OUT> created at line 252.
    Found 16-bit adder for signal <GND_8_o_GND_8_o_add_134_OUT> created at line 364.
    Found 16-bit adder for signal <GND_8_o_GND_8_o_add_143_OUT> created at line 380.
    Found 16-bit adder for signal <GND_8_o_GND_8_o_add_161_OUT> created at line 411.
    Found 16-bit adder for signal <PWR_8_o_GND_8_o_add_179_OUT> created at line 443.
    Found 16-bit adder for signal <GND_8_o_GND_8_o_add_188_OUT> created at line 459.
    Found 16-bit adder for signal <PWR_8_o_GND_8_o_add_197_OUT> created at line 475.
    Found 16-bit adder for signal <GND_8_o_GND_8_o_add_231_OUT> created at line 539.
    Found 16-bit adder for signal <PWR_8_o_GND_8_o_add_248_OUT> created at line 571.
    Found 28-bit adder for signal <M_clock_q[27]_GND_8_o_add_257_OUT> created at line 588.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  85 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <testALU_3> synthesized.

Synthesizing Unit <alu_7>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_7.v".
    Found 16-bit 4-to-1 multiplexer for signal <aluOut> created at line 98.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_7> synthesized.

Synthesizing Unit <adder_8>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/adder_8.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 34.
    Found 16-bit adder for signal <a[15]_b[15]_add_3_OUT> created at line 42.
    Found 16x16-bit multiplier for signal <n0030> created at line 38.
    Found 16-bit 4-to-1 multiplexer for signal <sum> created at line 28.
    Found 1-bit 4-to-1 multiplexer for signal <v> created at line 28.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <adder_8> synthesized.

Synthesizing Unit <shifter_9>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/shifter_9.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_0_OUT> created at line 23
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_1_OUT> created at line 26
    Found 16-bit shifter arithmetic right for signal <a[15]_b[15]_shift_right_2_OUT> created at line 29
    Found 16-bit 4-to-1 multiplexer for signal <aluOut> created at line 21.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_9> synthesized.

Synthesizing Unit <boolean_10>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/boolean_10.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <a[15]_b[15]_add_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <boolean_10> synthesized.

Synthesizing Unit <compare_11>.
    Related source file is "C:/Users/ymf_m/Documents/mojo/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/compare_11.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <aluOut> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_11> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 3x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 18-bit adder                                          : 1
 28-bit adder                                          : 1
 5-bit adder                                           : 1
# Registers                                            : 3
 18-bit register                                       : 1
 28-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 97
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 31
 16-bit 4-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 40
 6-bit 2-to-1 multiplexer                              : 12
 7-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 47-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_4>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_4> synthesized (advanced).

Synthesizing (advanced) Unit <multi_seven_seg_2>.
	Multiplier <Mmult_n0017> in block <multi_seven_seg_2> and adder/subtractor <Madd_M_ctr_value[1]_GND_3_o_add_1_OUT> in block <multi_seven_seg_2> are combined into a MAC<Maddsub_n0017>.
Unit <multi_seven_seg_2> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_5>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0083> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char<4:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 3x2-to-5-bit MAC                                      : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 97
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 31
 16-bit 4-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 40
 6-bit 2-to-1 multiplexer                              : 12
 7-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 47-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <testALU/FSM_0> on signal <M_state_q[1:54]> with one-hot encoding.
------------------------------------------------------------------
 State  | Encoding
------------------------------------------------------------------
 000000 | 000000000000000000000000000000000000000000000000000001
 000001 | 000000000000000000000000000000000000000000000000000010
 011011 | 000000000000000000000000000000000000000000000000000100
 000010 | 000000000000000000000000000000000000000000000000001000
 011100 | 000000000000000000000000000000000000000000000000010000
 000011 | 000000000000000000000000000000000000000000000000100000
 011101 | 000000000000000000000000000000000000000000000001000000
 000100 | 000000000000000000000000000000000000000000000010000000
 011110 | 000000000000000000000000000000000000000000000100000000
 000101 | 000000000000000000000000000000000000000000001000000000
 011111 | 000000000000000000000000000000000000000000010000000000
 000110 | 000000000000000000000000000000000000000000100000000000
 100000 | 000000000000000000000000000000000000000001000000000000
 000111 | 000000000000000000000000000000000000000010000000000000
 100001 | 000000000000000000000000000000000000000100000000000000
 001000 | 000000000000000000000000000000000000001000000000000000
 100010 | 000000000000000000000000000000000000010000000000000000
 001001 | 000000000000000000000000000000000000100000000000000000
 100011 | 000000000000000000000000000000000001000000000000000000
 001010 | 000000000000000000000000000000000010000000000000000000
 100100 | 000000000000000000000000000000000100000000000000000000
 001011 | 000000000000000000000000000000001000000000000000000000
 100101 | 000000000000000000000000000000010000000000000000000000
 001100 | 000000000000000000000000000000100000000000000000000000
 100110 | 000000000000000000000000000001000000000000000000000000
 001101 | 000000000000000000000000000010000000000000000000000000
 100111 | 000000000000000000000000000100000000000000000000000000
 001110 | 000000000000000000000000001000000000000000000000000000
 101000 | 000000000000000000000000010000000000000000000000000000
 001111 | 000000000000000000000000100000000000000000000000000000
 101001 | 000000000000000000000001000000000000000000000000000000
 010000 | 000000000000000000000010000000000000000000000000000000
 101010 | 000000000000000000000100000000000000000000000000000000
 010001 | 000000000000000000001000000000000000000000000000000000
 101011 | 000000000000000000010000000000000000000000000000000000
 010010 | 000000000000000000100000000000000000000000000000000000
 101100 | 000000000000000001000000000000000000000000000000000000
 010011 | 000000000000000010000000000000000000000000000000000000
 101101 | 000000000000000100000000000000000000000000000000000000
 010100 | 000000000000001000000000000000000000000000000000000000
 101110 | 000000000000010000000000000000000000000000000000000000
 010101 | 000000000000100000000000000000000000000000000000000000
 101111 | 000000000001000000000000000000000000000000000000000000
 010110 | 000000000010000000000000000000000000000000000000000000
 110000 | 000000000100000000000000000000000000000000000000000000
 010111 | 000000001000000000000000000000000000000000000000000000
 110001 | 000000010000000000000000000000000000000000000000000000
 011000 | 000000100000000000000000000000000000000000000000000000
 110010 | 000001000000000000000000000000000000000000000000000000
 011001 | 000010000000000000000000000000000000000000000000000000
 110011 | 000100000000000000000000000000000000000000000000000000
 011010 | 001000000000000000000000000000000000000000000000000000
 110100 | 010000000000000000000000000000000000000000000000000000
 110101 | 100000000000000000000000000000000000000000000000000000
------------------------------------------------------------------
WARNING:Xst:2677 - Node <M_clock_q_26> of sequential type is unconnected in block <testALU_3>.
WARNING:Xst:2677 - Node <M_clock_q_27> of sequential type is unconnected in block <testALU_3>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <testALU_3> ...

Optimizing unit <alu_7> ...

Optimizing unit <boolean_10> ...
WARNING:Xst:1293 - FF/Latch <testALU/M_state_q_FSM_FFd8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 12.
FlipFlop testALU/M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop testALU/M_state_q_FSM_FFd47 has been replicated 2 time(s)
FlipFlop testALU/M_state_q_FSM_FFd49 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 897
#      GND                         : 7
#      INV                         : 3
#      LUT1                        : 43
#      LUT2                        : 14
#      LUT3                        : 40
#      LUT4                        : 73
#      LUT5                        : 135
#      LUT6                        : 358
#      MUXCY                       : 104
#      MUXF7                       : 6
#      VCC                         : 4
#      XORCY                       : 110
# FlipFlops/Latches                : 106
#      FDR                         : 75
#      FDRE                        : 26
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 25
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             106  out of  11440     0%  
 Number of Slice LUTs:                  666  out of   5720    11%  
    Number used as Logic:               666  out of   5720    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    677
   Number with an unused Flip Flop:     571  out of    677    84%  
   Number with an unused LUT:            11  out of    677     1%  
   Number of fully used LUT-FF pairs:    95  out of    677    14%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  76  out of    102    74%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 106   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 19.149ns (Maximum Frequency: 52.223MHz)
   Minimum input arrival time before clock: 20.585ns
   Maximum output required time after clock: 18.990ns
   Maximum combinational path delay: 20.426ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.149ns (frequency: 52.223MHz)
  Total number of paths / destination ports: 172927433 / 233
-------------------------------------------------------------------------
Delay:               19.149ns (Levels of Logic = 29)
  Source:            testALU/M_state_q_FSM_FFd45 (FF)
  Destination:       testALU/M_clock_q_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: testALU/M_state_q_FSM_FFd45 to testALU/M_clock_q_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.177  M_state_q_FSM_FFd45 (M_state_q_FSM_FFd45)
     LUT2:I0->O            5   0.250   1.069  M_state_q_sevensegdisp<8>211 (M_state_q_sevensegdisp<8>21)
     LUT6:I3->O           19   0.235   1.261  M_state_q_sevensegdisp<20>2 (M_state_q_sevensegdisp<20>2)
     LUT6:I5->O            1   0.254   0.000  Mmux__n0547_rs_lut<0> (Mmux__n0547_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux__n0547_rs_cy<0> (Mmux__n0547_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<1> (Mmux__n0547_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<2> (Mmux__n0547_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<3> (Mmux__n0547_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<4> (Mmux__n0547_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<5> (Mmux__n0547_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<6> (Mmux__n0547_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<7> (Mmux__n0547_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<8> (Mmux__n0547_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<9> (Mmux__n0547_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<10> (Mmux__n0547_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<11> (Mmux__n0547_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<12> (Mmux__n0547_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<13> (Mmux__n0547_rs_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mmux__n0547_rs_cy<14> (Mmux__n0547_rs_cy<14>)
     XORCY:CI->O           6   0.206   0.876  Mmux__n0547_rs_xor<15> (_n0547<1>)
     LUT5:I4->O           20   0.254   1.285  Mmux_M_alu_a171 (M_alu_a<15>)
     begin scope: 'testALU/alu:a<15>'
     begin scope: 'testALU/alu/adder:a<15>'
     DSP48A1:B15->M8       2   3.894   0.726  Mmult_n0030 (n0030<8>)
     end scope: 'testALU/alu/adder:n0030<8>'
     LUT5:I4->O            3   0.254   1.196  Mmux_aluOut3010 (aluOut<8>)
     end scope: 'testALU/alu:aluOut<8>'
     LUT5:I0->O           11   0.254   1.039  M_alu_aluOut[15]_GND_8_o_equal_183_o<15>111 (M_alu_aluOut[15]_GND_8_o_equal_183_o<15>11)
     LUT5:I4->O            7   0.254   0.910  M_alu_aluOut[15]_GND_8_o_equal_147_o<15>11 (M_alu_aluOut[15]_GND_8_o_equal_147_o<15>1)
     LUT6:I5->O            2   0.254   0.726  M_state_q_M_clock_d<0>62 (M_state_q_M_clock_d<0>62)
     LUT6:I5->O           14   0.254   1.127  M_state_q_M_clock_d<0>66 (M_state_q_M_clock_d<0>66)
     LUT6:I5->O            1   0.254   0.000  M_state_q_M_clock_d<9>1 (M_clock_d<9>)
     FDRE:D                    0.074          M_clock_q_9
    ----------------------------------------
    Total                     19.149ns (7.757ns logic, 11.392ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10332634 / 88
-------------------------------------------------------------------------
Offset:              20.585ns (Levels of Logic = 31)
  Source:            io_button<1> (PAD)
  Destination:       testALU/M_clock_q_25 (FF)
  Destination Clock: clk rising

  Data Path: io_button<1> to testALU/M_clock_q_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            88   1.328   2.546  io_button_1_IBUF (led_1_OBUF)
     begin scope: 'testALU:io_button<1>'
     LUT5:I0->O            1   0.254   0.790  M_state_q_Mmux__n0547_rs_A<16>_SW0 (N20)
     LUT6:I4->O            1   0.250   0.790  M_state_q_Mmux__n0547_rs_A<16> (Mmux__n0547_rs_A<16>)
     LUT6:I4->O            1   0.250   0.000  Mmux__n0547_rs_lut<0> (Mmux__n0547_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux__n0547_rs_cy<0> (Mmux__n0547_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<1> (Mmux__n0547_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<2> (Mmux__n0547_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<3> (Mmux__n0547_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<4> (Mmux__n0547_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<5> (Mmux__n0547_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<6> (Mmux__n0547_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<7> (Mmux__n0547_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<8> (Mmux__n0547_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<9> (Mmux__n0547_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<10> (Mmux__n0547_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<11> (Mmux__n0547_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<12> (Mmux__n0547_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<13> (Mmux__n0547_rs_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mmux__n0547_rs_cy<14> (Mmux__n0547_rs_cy<14>)
     XORCY:CI->O           6   0.206   0.876  Mmux__n0547_rs_xor<15> (_n0547<1>)
     LUT5:I4->O           20   0.254   1.285  Mmux_M_alu_a171 (M_alu_a<15>)
     begin scope: 'testALU/alu:a<15>'
     begin scope: 'testALU/alu/adder:a<15>'
     DSP48A1:B15->M8       2   3.894   0.726  Mmult_n0030 (n0030<8>)
     end scope: 'testALU/alu/adder:n0030<8>'
     LUT5:I4->O            3   0.254   1.196  Mmux_aluOut3010 (aluOut<8>)
     end scope: 'testALU/alu:aluOut<8>'
     LUT5:I0->O           11   0.254   1.039  M_alu_aluOut[15]_GND_8_o_equal_183_o<15>111 (M_alu_aluOut[15]_GND_8_o_equal_183_o<15>11)
     LUT5:I4->O            7   0.254   0.910  M_alu_aluOut[15]_GND_8_o_equal_147_o<15>11 (M_alu_aluOut[15]_GND_8_o_equal_147_o<15>1)
     LUT6:I5->O            2   0.254   0.726  M_state_q_M_clock_d<0>62 (M_state_q_M_clock_d<0>62)
     LUT6:I5->O           14   0.254   1.127  M_state_q_M_clock_d<0>66 (M_state_q_M_clock_d<0>66)
     LUT6:I5->O            1   0.254   0.000  M_state_q_M_clock_d<9>1 (M_clock_d<9>)
     FDRE:D                    0.074          M_clock_q_9
    ----------------------------------------
    Total                     20.585ns (8.574ns logic, 12.011ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 648296 / 30
-------------------------------------------------------------------------
Offset:              18.990ns (Levels of Logic = 28)
  Source:            testALU/M_state_q_FSM_FFd45 (FF)
  Destination:       io_led<16> (PAD)
  Source Clock:      clk rising

  Data Path: testALU/M_state_q_FSM_FFd45 to io_led<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.177  M_state_q_FSM_FFd45 (M_state_q_FSM_FFd45)
     LUT2:I0->O            5   0.250   1.069  M_state_q_sevensegdisp<8>211 (M_state_q_sevensegdisp<8>21)
     LUT6:I3->O           19   0.235   1.261  M_state_q_sevensegdisp<20>2 (M_state_q_sevensegdisp<20>2)
     LUT6:I5->O            1   0.254   0.000  Mmux__n0547_rs_lut<0> (Mmux__n0547_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux__n0547_rs_cy<0> (Mmux__n0547_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<1> (Mmux__n0547_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<2> (Mmux__n0547_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<3> (Mmux__n0547_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<4> (Mmux__n0547_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<5> (Mmux__n0547_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<6> (Mmux__n0547_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<7> (Mmux__n0547_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<8> (Mmux__n0547_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<9> (Mmux__n0547_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<10> (Mmux__n0547_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<11> (Mmux__n0547_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<12> (Mmux__n0547_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<13> (Mmux__n0547_rs_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mmux__n0547_rs_cy<14> (Mmux__n0547_rs_cy<14>)
     XORCY:CI->O           6   0.206   0.876  Mmux__n0547_rs_xor<15> (_n0547<1>)
     LUT5:I4->O           20   0.254   1.285  Mmux_M_alu_a171 (M_alu_a<15>)
     begin scope: 'testALU/alu:a<15>'
     begin scope: 'testALU/alu/adder:a<15>'
     DSP48A1:B15->M1       2   3.894   0.726  Mmult_n0030 (n0030<1>)
     end scope: 'testALU/alu/adder:n0030<1>'
     LUT5:I4->O            1   0.254   1.137  Mmux_n81 (M_adder_aluOut<1>)
     LUT6:I0->O            1   0.254   0.790  Mmux_z12 (Mmux_z11)
     LUT6:I4->O            5   0.250   0.840  Mmux_z15 (z)
     end scope: 'testALU/alu:z'
     end scope: 'testALU:setz'
     OBUF:I->O                 2.912          io_led_16_OBUF (io_led<16>)
    ----------------------------------------
    Total                     18.990ns (9.829ns logic, 9.161ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 38518 / 31
-------------------------------------------------------------------------
Delay:               20.426ns (Levels of Logic = 29)
  Source:            io_button<1> (PAD)
  Destination:       io_led<16> (PAD)

  Data Path: io_button<1> to io_led<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            88   1.328   2.546  io_button_1_IBUF (led_1_OBUF)
     begin scope: 'testALU:io_button<1>'
     LUT5:I0->O            1   0.254   0.790  M_state_q_Mmux__n0547_rs_A<16>_SW0 (N20)
     LUT6:I4->O            1   0.250   0.790  M_state_q_Mmux__n0547_rs_A<16> (Mmux__n0547_rs_A<16>)
     LUT6:I4->O            1   0.250   0.000  Mmux__n0547_rs_lut<0> (Mmux__n0547_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux__n0547_rs_cy<0> (Mmux__n0547_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<1> (Mmux__n0547_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<2> (Mmux__n0547_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<3> (Mmux__n0547_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<4> (Mmux__n0547_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<5> (Mmux__n0547_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<6> (Mmux__n0547_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<7> (Mmux__n0547_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<8> (Mmux__n0547_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<9> (Mmux__n0547_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<10> (Mmux__n0547_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<11> (Mmux__n0547_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<12> (Mmux__n0547_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux__n0547_rs_cy<13> (Mmux__n0547_rs_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mmux__n0547_rs_cy<14> (Mmux__n0547_rs_cy<14>)
     XORCY:CI->O           6   0.206   0.876  Mmux__n0547_rs_xor<15> (_n0547<1>)
     LUT5:I4->O           20   0.254   1.285  Mmux_M_alu_a171 (M_alu_a<15>)
     begin scope: 'testALU/alu:a<15>'
     begin scope: 'testALU/alu/adder:a<15>'
     DSP48A1:B15->M1       2   3.894   0.726  Mmult_n0030 (n0030<1>)
     end scope: 'testALU/alu/adder:n0030<1>'
     LUT5:I4->O            1   0.254   1.137  Mmux_n81 (M_adder_aluOut<1>)
     LUT6:I0->O            1   0.254   0.790  Mmux_z12 (Mmux_z11)
     LUT6:I4->O            5   0.250   0.840  Mmux_z15 (z)
     end scope: 'testALU/alu:z'
     end scope: 'testALU:setz'
     OBUF:I->O                 2.912          io_led_16_OBUF (io_led<16>)
    ----------------------------------------
    Total                     20.426ns (10.647ns logic, 9.780ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.149|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.13 secs
 
--> 

Total memory usage is 4520232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    3 (   0 filtered)

