{"vcs1":{"timestamp_begin":1728876061.672488802, "rt":32.74, "ut":0.65, "st":0.34}}
{"vcselab":{"timestamp_begin":1728876094.505640320, "rt":6.27, "ut":0.32, "st":0.22}}
{"link":{"timestamp_begin":1728876100.861504876, "rt":0.39, "ut":0.13, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728876061.027306400}
{"VCS_COMP_START_TIME": 1728876061.027306400}
{"VCS_COMP_END_TIME": 1728876107.115513890}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332052}}
{"stitch_vcselab": {"peak_mem": 231560}}
