

================================================================
== Vivado HLS Report for 'digitrec_kernel'
================================================================
* Date:           Thu Oct 25 00:31:38 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  163863|  2846623|  163863|  2846623|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+---------+----------------+-----------+-----------+------+----------+
        |              |      Latency     |    Iteration   |  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +--------------+--------+---------+----------------+-----------+-----------+------+----------+
        |- init_L      |      30|       30|               2|          1|          1|    30|    yes   |
        |- outer_loop  |  163830|  2846590| 16383 ~ 284659 |          -|          -|    10|    no    |
        +--------------+--------+---------+----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (tmp_s)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_knn_mat_0_0_1 = alloca i8"   --->   Operation 10 'alloca' 'local_knn_mat_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_knn_mat_0_1_1 = alloca i8"   --->   Operation 11 'alloca' 'local_knn_mat_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_knn_mat_0_2_1 = alloca i8"   --->   Operation 12 'alloca' 'local_knn_mat_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_knn_mat_0_3_1 = alloca i8"   --->   Operation 13 'alloca' 'local_knn_mat_0_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_knn_mat_1_0_1 = alloca i8"   --->   Operation 14 'alloca' 'local_knn_mat_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_knn_mat_1_1_1 = alloca i8"   --->   Operation 15 'alloca' 'local_knn_mat_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%local_knn_mat_1_2_1 = alloca i8"   --->   Operation 16 'alloca' 'local_knn_mat_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%local_knn_mat_1_3_1 = alloca i8"   --->   Operation 17 'alloca' 'local_knn_mat_1_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_knn_mat_2_0_1 = alloca i8"   --->   Operation 18 'alloca' 'local_knn_mat_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_knn_mat_2_1_1 = alloca i8"   --->   Operation 19 'alloca' 'local_knn_mat_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%local_knn_mat_2_2_1 = alloca i8"   --->   Operation 20 'alloca' 'local_knn_mat_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_knn_mat_2_3_1 = alloca i8"   --->   Operation 21 'alloca' 'local_knn_mat_2_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_knn_mat_3_0_1 = alloca i8"   --->   Operation 22 'alloca' 'local_knn_mat_3_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%local_knn_mat_3_1_1 = alloca i8"   --->   Operation 23 'alloca' 'local_knn_mat_3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_knn_mat_3_2_1 = alloca i8"   --->   Operation 24 'alloca' 'local_knn_mat_3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_knn_mat_3_3_1 = alloca i8"   --->   Operation 25 'alloca' 'local_knn_mat_3_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%local_knn_mat_4_0_1 = alloca i8"   --->   Operation 26 'alloca' 'local_knn_mat_4_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_knn_mat_4_1_1 = alloca i8"   --->   Operation 27 'alloca' 'local_knn_mat_4_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_knn_mat_4_2_1 = alloca i8"   --->   Operation 28 'alloca' 'local_knn_mat_4_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_knn_mat_4_3_1 = alloca i8"   --->   Operation 29 'alloca' 'local_knn_mat_4_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_knn_mat_5_0_1 = alloca i8"   --->   Operation 30 'alloca' 'local_knn_mat_5_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_knn_mat_5_1_1 = alloca i8"   --->   Operation 31 'alloca' 'local_knn_mat_5_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_knn_mat_5_2_1 = alloca i8"   --->   Operation 32 'alloca' 'local_knn_mat_5_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_knn_mat_5_3_1 = alloca i8"   --->   Operation 33 'alloca' 'local_knn_mat_5_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_knn_mat_6_0_1 = alloca i8"   --->   Operation 34 'alloca' 'local_knn_mat_6_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_knn_mat_6_1_1 = alloca i8"   --->   Operation 35 'alloca' 'local_knn_mat_6_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_knn_mat_6_2_1 = alloca i8"   --->   Operation 36 'alloca' 'local_knn_mat_6_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_knn_mat_7_0_1 = alloca i8"   --->   Operation 37 'alloca' 'local_knn_mat_7_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_knn_mat_7_1_1 = alloca i8"   --->   Operation 38 'alloca' 'local_knn_mat_7_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_knn_mat_7_2_1 = alloca i8"   --->   Operation 39 'alloca' 'local_knn_mat_7_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%knn_mat_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %knn_mat)"   --->   Operation 40 'read' 'knn_mat_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%train_images_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %train_images)"   --->   Operation 41 'read' 'train_images_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%test_image_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %test_image)"   --->   Operation 42 'read' 'test_image_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%train_images1 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %train_images_read, i32 3, i32 63)"   --->   Operation 43 'partselect' 'train_images1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem2), !map !45"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !49"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %test_image) nounwind, !map !53"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @digitrec_kernel_str) nounwind"   --->   Operation 47 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:110]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem2, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str11, [6 x i8]* @p_str10, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:111]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %test_image, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str13, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:112]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %train_images, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str13, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:113]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %knn_mat, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str13, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:114]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str13, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_01 = alloca [225 x i64], align 8"   --->   Operation 54 'alloca' 'p_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_1 = alloca [225 x i64], align 8"   --->   Operation 55 'alloca' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_2 = alloca [225 x i64], align 8"   --->   Operation 56 'alloca' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_3 = alloca [225 x i64], align 8"   --->   Operation 57 'alloca' 'p_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_4 = alloca [225 x i64], align 8"   --->   Operation 58 'alloca' 'p_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_5 = alloca [225 x i64], align 8"   --->   Operation 59 'alloca' 'p_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_6 = alloca [225 x i64], align 8"   --->   Operation 60 'alloca' 'p_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_7 = alloca [225 x i64], align 8"   --->   Operation 61 'alloca' 'p_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:128]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 63 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%x = phi i4 [ 0, %0 ], [ %x_mid2, %ifBlock ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129]   --->   Operation 64 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%y = phi i2 [ 0, %0 ], [ %y_1, %ifBlock ]"   --->   Operation 65 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%local_knn_mat_0_0_1_load = load i8* %local_knn_mat_0_0_1"   --->   Operation 66 'load' 'local_knn_mat_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%local_knn_mat_0_1_1_load = load i8* %local_knn_mat_0_1_1"   --->   Operation 67 'load' 'local_knn_mat_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%local_knn_mat_0_2_1_load = load i8* %local_knn_mat_0_2_1"   --->   Operation 68 'load' 'local_knn_mat_0_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%local_knn_mat_0_3_1_load = load i8* %local_knn_mat_0_3_1"   --->   Operation 69 'load' 'local_knn_mat_0_3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%local_knn_mat_1_0_1_load = load i8* %local_knn_mat_1_0_1"   --->   Operation 70 'load' 'local_knn_mat_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%local_knn_mat_1_1_1_load = load i8* %local_knn_mat_1_1_1"   --->   Operation 71 'load' 'local_knn_mat_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%local_knn_mat_1_2_1_load = load i8* %local_knn_mat_1_2_1"   --->   Operation 72 'load' 'local_knn_mat_1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%local_knn_mat_1_3_1_load = load i8* %local_knn_mat_1_3_1"   --->   Operation 73 'load' 'local_knn_mat_1_3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%local_knn_mat_2_0_1_load = load i8* %local_knn_mat_2_0_1"   --->   Operation 74 'load' 'local_knn_mat_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%local_knn_mat_2_1_1_load = load i8* %local_knn_mat_2_1_1"   --->   Operation 75 'load' 'local_knn_mat_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%local_knn_mat_2_2_1_load = load i8* %local_knn_mat_2_2_1"   --->   Operation 76 'load' 'local_knn_mat_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%local_knn_mat_2_3_1_load = load i8* %local_knn_mat_2_3_1"   --->   Operation 77 'load' 'local_knn_mat_2_3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%local_knn_mat_3_0_1_load = load i8* %local_knn_mat_3_0_1"   --->   Operation 78 'load' 'local_knn_mat_3_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%local_knn_mat_3_1_1_load = load i8* %local_knn_mat_3_1_1"   --->   Operation 79 'load' 'local_knn_mat_3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%local_knn_mat_3_2_1_load = load i8* %local_knn_mat_3_2_1"   --->   Operation 80 'load' 'local_knn_mat_3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%local_knn_mat_3_3_1_load = load i8* %local_knn_mat_3_3_1"   --->   Operation 81 'load' 'local_knn_mat_3_3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%local_knn_mat_4_0_1_load = load i8* %local_knn_mat_4_0_1"   --->   Operation 82 'load' 'local_knn_mat_4_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%local_knn_mat_4_1_1_load = load i8* %local_knn_mat_4_1_1"   --->   Operation 83 'load' 'local_knn_mat_4_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%local_knn_mat_4_2_1_load = load i8* %local_knn_mat_4_2_1"   --->   Operation 84 'load' 'local_knn_mat_4_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%local_knn_mat_4_3_1_load = load i8* %local_knn_mat_4_3_1"   --->   Operation 85 'load' 'local_knn_mat_4_3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%local_knn_mat_5_0_1_load = load i8* %local_knn_mat_5_0_1"   --->   Operation 86 'load' 'local_knn_mat_5_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%local_knn_mat_5_1_1_load = load i8* %local_knn_mat_5_1_1"   --->   Operation 87 'load' 'local_knn_mat_5_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%local_knn_mat_5_2_1_load = load i8* %local_knn_mat_5_2_1"   --->   Operation 88 'load' 'local_knn_mat_5_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%local_knn_mat_5_3_1_load = load i8* %local_knn_mat_5_3_1"   --->   Operation 89 'load' 'local_knn_mat_5_3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%local_knn_mat_6_0_1_load = load i8* %local_knn_mat_6_0_1"   --->   Operation 90 'load' 'local_knn_mat_6_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%local_knn_mat_6_1_1_load = load i8* %local_knn_mat_6_1_1"   --->   Operation 91 'load' 'local_knn_mat_6_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%local_knn_mat_6_2_1_load = load i8* %local_knn_mat_6_2_1"   --->   Operation 92 'load' 'local_knn_mat_6_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%local_knn_mat_7_0_1_load = load i8* %local_knn_mat_7_0_1"   --->   Operation 93 'load' 'local_knn_mat_7_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%local_knn_mat_7_1_1_load = load i8* %local_knn_mat_7_1_1"   --->   Operation 94 'load' 'local_knn_mat_7_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%local_knn_mat_7_2_1_load = load i8* %local_knn_mat_7_2_1"   --->   Operation 95 'load' 'local_knn_mat_7_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%x_cast = zext i4 %x to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:128]   --->   Operation 96 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x, i2 0)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 97 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 98 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.70ns)   --->   "%tmp = sub i7 %p_shl_cast, %x_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 99 'sub' 'tmp' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20)"   --->   Operation 100 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.63ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -2"   --->   Operation 101 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.70ns)   --->   "%indvar_flatten_next = add i5 %indvar_flatten, 1"   --->   Operation 102 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.reset"   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.34ns)   --->   "%exitcond = icmp eq i2 %y, -1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129]   --->   Operation 104 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.27ns)   --->   "%y_mid2 = select i1 %exitcond, i2 0, i2 %y" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129]   --->   Operation 105 'select' 'y_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.70ns)   --->   "%x_s = add i4 1, %x" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:128]   --->   Operation 106 'add' 'x_s' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%x_cast_mid1 = zext i4 %x_s to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:128]   --->   Operation 107 'zext' 'x_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_s, i2 0)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 108 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i6 %p_shl_mid1 to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 109 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.70ns)   --->   "%tmp_mid1 = sub i7 %p_shl_cast_mid1, %x_cast_mid1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 110 'sub' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.30ns)   --->   "%tmp_cast_mid2_v = select i1 %exitcond, i7 %tmp_mid1, i7 %tmp" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 111 'select' 'tmp_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i7 %tmp_cast_mid2_v to i5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 112 'trunc' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i7 %tmp_cast_mid2_v to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 113 'trunc' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.35ns)   --->   "%x_mid2 = select i1 %exitcond, i4 %x_s, i4 %x" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129]   --->   Operation 114 'select' 'x_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%y_cast = zext i2 %y_mid2 to i5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129]   --->   Operation 115 'zext' 'y_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_25 = zext i2 %y_mid2 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129]   --->   Operation 116 'zext' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.70ns)   --->   "%tmp_1 = add i5 %y_cast, %tmp_26" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 117 'add' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.57ns)   --->   "%arrayNo_trunc = add i3 %tmp_27, %tmp_25" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 118 'add' 'arrayNo_trunc' <Predicate = (!exitcond_flatten)> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %tmp_1, i32 3, i32 4)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 119 'partselect' 'newIndex_t' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.39ns)   --->   "%local_knn_mat_6_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_6_0_1_load, i8 %local_knn_mat_6_0_1_load, i8 %local_knn_mat_6_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 120 'mux' 'local_knn_mat_6_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.39ns)   --->   "%local_knn_mat_6_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_6_1_1_load, i8 50, i8 %local_knn_mat_6_1_1_load, i8 %local_knn_mat_6_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 121 'mux' 'local_knn_mat_6_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.39ns)   --->   "%local_knn_mat_6_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_6_2_1_load, i8 %local_knn_mat_6_2_1_load, i8 50, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 122 'mux' 'local_knn_mat_6_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_6_2_4, i8* %local_knn_mat_6_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 123 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 6)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_6_1_4, i8* %local_knn_mat_6_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 124 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 6)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_6_0_4, i8* %local_knn_mat_6_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 125 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 6)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 126 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 6)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.39ns)   --->   "%local_knn_mat_5_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_5_0_1_load, i8 %local_knn_mat_5_0_1_load, i8 %local_knn_mat_5_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 127 'mux' 'local_knn_mat_5_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.39ns)   --->   "%local_knn_mat_5_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_5_1_1_load, i8 50, i8 %local_knn_mat_5_1_1_load, i8 %local_knn_mat_5_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 128 'mux' 'local_knn_mat_5_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.39ns)   --->   "%local_knn_mat_5_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_5_2_1_load, i8 %local_knn_mat_5_2_1_load, i8 50, i8 %local_knn_mat_5_2_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 129 'mux' 'local_knn_mat_5_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.39ns)   --->   "%local_knn_mat_5_3_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_5_3_1_load, i8 %local_knn_mat_5_3_1_load, i8 %local_knn_mat_5_3_1_load, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 130 'mux' 'local_knn_mat_5_3_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_5_3_4, i8* %local_knn_mat_5_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 131 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_5_2_4, i8* %local_knn_mat_5_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 132 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_5_1_4, i8* %local_knn_mat_5_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 133 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_5_0_4, i8* %local_knn_mat_5_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 134 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 135 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 5)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.39ns)   --->   "%local_knn_mat_4_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_4_0_1_load, i8 %local_knn_mat_4_0_1_load, i8 %local_knn_mat_4_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 136 'mux' 'local_knn_mat_4_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.39ns)   --->   "%local_knn_mat_4_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_4_1_1_load, i8 50, i8 %local_knn_mat_4_1_1_load, i8 %local_knn_mat_4_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 137 'mux' 'local_knn_mat_4_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.39ns)   --->   "%local_knn_mat_4_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_4_2_1_load, i8 %local_knn_mat_4_2_1_load, i8 50, i8 %local_knn_mat_4_2_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 138 'mux' 'local_knn_mat_4_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.39ns)   --->   "%local_knn_mat_4_3_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_4_3_1_load, i8 %local_knn_mat_4_3_1_load, i8 %local_knn_mat_4_3_1_load, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 139 'mux' 'local_knn_mat_4_3_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_4_3_4, i8* %local_knn_mat_4_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 140 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_4_2_4, i8* %local_knn_mat_4_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 141 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_4_1_4, i8* %local_knn_mat_4_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 142 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_4_0_4, i8* %local_knn_mat_4_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 143 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 144 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 4)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.39ns)   --->   "%local_knn_mat_3_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_3_0_1_load, i8 %local_knn_mat_3_0_1_load, i8 %local_knn_mat_3_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 145 'mux' 'local_knn_mat_3_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.39ns)   --->   "%local_knn_mat_3_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_3_1_1_load, i8 50, i8 %local_knn_mat_3_1_1_load, i8 %local_knn_mat_3_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 146 'mux' 'local_knn_mat_3_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.39ns)   --->   "%local_knn_mat_3_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_3_2_1_load, i8 %local_knn_mat_3_2_1_load, i8 50, i8 %local_knn_mat_3_2_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 147 'mux' 'local_knn_mat_3_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.39ns)   --->   "%local_knn_mat_3_3_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_3_3_1_load, i8 %local_knn_mat_3_3_1_load, i8 %local_knn_mat_3_3_1_load, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 148 'mux' 'local_knn_mat_3_3_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_3_3_4, i8* %local_knn_mat_3_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 149 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_3_2_4, i8* %local_knn_mat_3_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 150 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_3_1_4, i8* %local_knn_mat_3_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 151 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_3_0_4, i8* %local_knn_mat_3_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 152 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 153 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 3)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.39ns)   --->   "%local_knn_mat_2_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_2_0_1_load, i8 %local_knn_mat_2_0_1_load, i8 %local_knn_mat_2_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 154 'mux' 'local_knn_mat_2_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.39ns)   --->   "%local_knn_mat_2_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_2_1_1_load, i8 50, i8 %local_knn_mat_2_1_1_load, i8 %local_knn_mat_2_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 155 'mux' 'local_knn_mat_2_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.39ns)   --->   "%local_knn_mat_2_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_2_2_1_load, i8 %local_knn_mat_2_2_1_load, i8 50, i8 %local_knn_mat_2_2_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 156 'mux' 'local_knn_mat_2_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.39ns)   --->   "%local_knn_mat_2_3_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_2_3_1_load, i8 %local_knn_mat_2_3_1_load, i8 %local_knn_mat_2_3_1_load, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 157 'mux' 'local_knn_mat_2_3_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_2_3_4, i8* %local_knn_mat_2_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 158 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_2_2_4, i8* %local_knn_mat_2_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 159 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_2_1_4, i8* %local_knn_mat_2_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 160 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_2_0_4, i8* %local_knn_mat_2_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 161 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 162 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 2)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.39ns)   --->   "%local_knn_mat_1_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_1_0_1_load, i8 %local_knn_mat_1_0_1_load, i8 %local_knn_mat_1_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 163 'mux' 'local_knn_mat_1_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.39ns)   --->   "%local_knn_mat_1_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_1_1_1_load, i8 50, i8 %local_knn_mat_1_1_1_load, i8 %local_knn_mat_1_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 164 'mux' 'local_knn_mat_1_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.39ns)   --->   "%local_knn_mat_1_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_1_2_1_load, i8 %local_knn_mat_1_2_1_load, i8 50, i8 %local_knn_mat_1_2_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 165 'mux' 'local_knn_mat_1_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.39ns)   --->   "%local_knn_mat_1_3_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_1_3_1_load, i8 %local_knn_mat_1_3_1_load, i8 %local_knn_mat_1_3_1_load, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 166 'mux' 'local_knn_mat_1_3_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_1_3_4, i8* %local_knn_mat_1_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 167 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_1_2_4, i8* %local_knn_mat_1_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 168 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_1_1_4, i8* %local_knn_mat_1_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 169 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_1_0_4, i8* %local_knn_mat_1_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 170 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 171 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 1)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.39ns)   --->   "%local_knn_mat_0_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_0_0_1_load, i8 %local_knn_mat_0_0_1_load, i8 %local_knn_mat_0_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 172 'mux' 'local_knn_mat_0_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.39ns)   --->   "%local_knn_mat_0_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_0_1_1_load, i8 50, i8 %local_knn_mat_0_1_1_load, i8 %local_knn_mat_0_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 173 'mux' 'local_knn_mat_0_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.39ns)   --->   "%local_knn_mat_0_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_0_2_1_load, i8 %local_knn_mat_0_2_1_load, i8 50, i8 %local_knn_mat_0_2_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 174 'mux' 'local_knn_mat_0_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.39ns)   --->   "%local_knn_mat_0_3_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_0_3_1_load, i8 %local_knn_mat_0_3_1_load, i8 %local_knn_mat_0_3_1_load, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 175 'mux' 'local_knn_mat_0_3_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_0_3_4, i8* %local_knn_mat_0_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 176 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_0_2_4, i8* %local_knn_mat_0_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 177 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_0_1_4, i8* %local_knn_mat_0_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 178 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_0_0_4, i8* %local_knn_mat_0_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 179 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 180 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 0)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.39ns)   --->   "%local_knn_mat_7_0_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 50, i8 %local_knn_mat_7_0_1_load, i8 %local_knn_mat_7_0_1_load, i8 %local_knn_mat_7_0_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 181 'mux' 'local_knn_mat_7_0_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 7)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.39ns)   --->   "%local_knn_mat_7_1_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_7_1_1_load, i8 50, i8 %local_knn_mat_7_1_1_load, i8 %local_knn_mat_7_1_1_load, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 182 'mux' 'local_knn_mat_7_1_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 7)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.39ns)   --->   "%local_knn_mat_7_2_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_knn_mat_7_2_1_load, i8 %local_knn_mat_7_2_1_load, i8 50, i8 50, i2 %newIndex_t) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 183 'mux' 'local_knn_mat_7_2_4' <Predicate = (!exitcond_flatten & arrayNo_trunc == 7)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_7_2_4, i8* %local_knn_mat_7_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 184 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 7)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_7_1_4, i8* %local_knn_mat_7_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 185 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 7)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "store i8 %local_knn_mat_7_0_4, i8* %local_knn_mat_7_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 186 'store' <Predicate = (!exitcond_flatten & arrayNo_trunc == 7)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 187 'br' <Predicate = (!exitcond_flatten & arrayNo_trunc == 7)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.43ns)   --->   "%y_1 = add i2 %y_mid2, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129]   --->   Operation 188 'add' 'y_1' <Predicate = (!exitcond_flatten)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 189 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.63>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @init_L_str)"   --->   Operation 190 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20)"   --->   Operation 191 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.63ns)   --->   "switch i3 %arrayNo_trunc, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131]   --->   Operation 192 'switch' <Predicate = (!exitcond_flatten)> <Delay = 0.63>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 193 [1/1] (0.60ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 2.84>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%local_knn_mat_7_2_3 = phi i8 [ %local_knn_mat_7_2, %2 ], [ %local_knn_mat_7_2_1_load, %.preheader.preheader ]"   --->   Operation 194 'phi' 'local_knn_mat_7_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%local_knn_mat_7_1_3 = phi i8 [ %local_knn_mat_7_1, %2 ], [ %local_knn_mat_7_1_1_load, %.preheader.preheader ]"   --->   Operation 195 'phi' 'local_knn_mat_7_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%local_knn_mat_7_0_3 = phi i8 [ %local_knn_mat_7_0, %2 ], [ %local_knn_mat_7_0_1_load, %.preheader.preheader ]"   --->   Operation 196 'phi' 'local_knn_mat_7_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%local_knn_mat_6_2_3 = phi i8 [ %local_knn_mat_6_2, %2 ], [ %local_knn_mat_6_2_1_load, %.preheader.preheader ]"   --->   Operation 197 'phi' 'local_knn_mat_6_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%local_knn_mat_6_1_3 = phi i8 [ %local_knn_mat_6_1, %2 ], [ %local_knn_mat_6_1_1_load, %.preheader.preheader ]"   --->   Operation 198 'phi' 'local_knn_mat_6_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%local_knn_mat_6_0_3 = phi i8 [ %local_knn_mat_6_0, %2 ], [ %local_knn_mat_6_0_1_load, %.preheader.preheader ]"   --->   Operation 199 'phi' 'local_knn_mat_6_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%local_knn_mat_5_3_3 = phi i8 [ %local_knn_mat_5_3, %2 ], [ %local_knn_mat_5_3_1_load, %.preheader.preheader ]"   --->   Operation 200 'phi' 'local_knn_mat_5_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%local_knn_mat_5_2_3 = phi i8 [ %local_knn_mat_5_2, %2 ], [ %local_knn_mat_5_2_1_load, %.preheader.preheader ]"   --->   Operation 201 'phi' 'local_knn_mat_5_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%local_knn_mat_5_1_3 = phi i8 [ %local_knn_mat_5_1, %2 ], [ %local_knn_mat_5_1_1_load, %.preheader.preheader ]"   --->   Operation 202 'phi' 'local_knn_mat_5_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%local_knn_mat_5_0_3 = phi i8 [ %local_knn_mat_5_0, %2 ], [ %local_knn_mat_5_0_1_load, %.preheader.preheader ]"   --->   Operation 203 'phi' 'local_knn_mat_5_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%local_knn_mat_4_3_3 = phi i8 [ %local_knn_mat_4_3, %2 ], [ %local_knn_mat_4_3_1_load, %.preheader.preheader ]"   --->   Operation 204 'phi' 'local_knn_mat_4_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%local_knn_mat_4_2_3 = phi i8 [ %local_knn_mat_4_2, %2 ], [ %local_knn_mat_4_2_1_load, %.preheader.preheader ]"   --->   Operation 205 'phi' 'local_knn_mat_4_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%local_knn_mat_4_1_3 = phi i8 [ %local_knn_mat_4_1, %2 ], [ %local_knn_mat_4_1_1_load, %.preheader.preheader ]"   --->   Operation 206 'phi' 'local_knn_mat_4_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%local_knn_mat_4_0_3 = phi i8 [ %local_knn_mat_4_0, %2 ], [ %local_knn_mat_4_0_1_load, %.preheader.preheader ]"   --->   Operation 207 'phi' 'local_knn_mat_4_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%local_knn_mat_3_3_3 = phi i8 [ %local_knn_mat_3_3, %2 ], [ %local_knn_mat_3_3_1_load, %.preheader.preheader ]"   --->   Operation 208 'phi' 'local_knn_mat_3_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%local_knn_mat_3_2_3 = phi i8 [ %local_knn_mat_3_2, %2 ], [ %local_knn_mat_3_2_1_load, %.preheader.preheader ]"   --->   Operation 209 'phi' 'local_knn_mat_3_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%local_knn_mat_3_1_3 = phi i8 [ %local_knn_mat_3_1, %2 ], [ %local_knn_mat_3_1_1_load, %.preheader.preheader ]"   --->   Operation 210 'phi' 'local_knn_mat_3_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%local_knn_mat_3_0_3 = phi i8 [ %local_knn_mat_3_0, %2 ], [ %local_knn_mat_3_0_1_load, %.preheader.preheader ]"   --->   Operation 211 'phi' 'local_knn_mat_3_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%local_knn_mat_2_3_3 = phi i8 [ %local_knn_mat_2_3, %2 ], [ %local_knn_mat_2_3_1_load, %.preheader.preheader ]"   --->   Operation 212 'phi' 'local_knn_mat_2_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%local_knn_mat_2_2_3 = phi i8 [ %local_knn_mat_2_2, %2 ], [ %local_knn_mat_2_2_1_load, %.preheader.preheader ]"   --->   Operation 213 'phi' 'local_knn_mat_2_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%local_knn_mat_2_1_3 = phi i8 [ %local_knn_mat_2_1, %2 ], [ %local_knn_mat_2_1_1_load, %.preheader.preheader ]"   --->   Operation 214 'phi' 'local_knn_mat_2_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%local_knn_mat_2_0_3 = phi i8 [ %local_knn_mat_2_0, %2 ], [ %local_knn_mat_2_0_1_load, %.preheader.preheader ]"   --->   Operation 215 'phi' 'local_knn_mat_2_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%local_knn_mat_1_3_3 = phi i8 [ %local_knn_mat_1_3, %2 ], [ %local_knn_mat_1_3_1_load, %.preheader.preheader ]"   --->   Operation 216 'phi' 'local_knn_mat_1_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%local_knn_mat_1_2_3 = phi i8 [ %local_knn_mat_1_2, %2 ], [ %local_knn_mat_1_2_1_load, %.preheader.preheader ]"   --->   Operation 217 'phi' 'local_knn_mat_1_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%local_knn_mat_1_1_3 = phi i8 [ %local_knn_mat_1_1, %2 ], [ %local_knn_mat_1_1_1_load, %.preheader.preheader ]"   --->   Operation 218 'phi' 'local_knn_mat_1_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%local_knn_mat_1_0_3 = phi i8 [ %local_knn_mat_1_0, %2 ], [ %local_knn_mat_1_0_1_load, %.preheader.preheader ]"   --->   Operation 219 'phi' 'local_knn_mat_1_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%local_knn_mat_0_3_3 = phi i8 [ %local_knn_mat_0_3, %2 ], [ %local_knn_mat_0_3_1_load, %.preheader.preheader ]"   --->   Operation 220 'phi' 'local_knn_mat_0_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%local_knn_mat_0_2_3 = phi i8 [ %local_knn_mat_0_2, %2 ], [ %local_knn_mat_0_2_1_load, %.preheader.preheader ]"   --->   Operation 221 'phi' 'local_knn_mat_0_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%local_knn_mat_0_1_3 = phi i8 [ %local_knn_mat_0_1, %2 ], [ %local_knn_mat_0_1_1_load, %.preheader.preheader ]"   --->   Operation 222 'phi' 'local_knn_mat_0_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%local_knn_mat_0_0_3 = phi i8 [ %local_knn_mat_0_0, %2 ], [ %local_knn_mat_0_0_1_load, %.preheader.preheader ]"   --->   Operation 223 'phi' 'local_knn_mat_0_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%p_01_rec = phi i5 [ %p_rec, %2 ], [ 0, %.preheader.preheader ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 224 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%p_0_rec = phi i15 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 225 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.66ns)   --->   "%tmp_s = icmp ult i15 %p_0_rec, -14768" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 226 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 227 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.77ns)   --->   "%a_read_assign = sub i15 -14768, %p_0_rec" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:143]   --->   Operation 229 'sub' 'a_read_assign' <Predicate = (tmp_s)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i15 %a_read_assign to i11" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:143]   --->   Operation 230 'trunc' 'tmp_28' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.66ns)   --->   "%tmp_i = icmp ult i15 %a_read_assign, 1800" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:15->/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:143]   --->   Operation 231 'icmp' 'tmp_i' <Predicate = (tmp_s)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.30ns)   --->   "%local_num_elements = select i1 %tmp_i, i11 %tmp_28, i11 -248" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:15->/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:143]   --->   Operation 232 'select' 'local_num_elements' <Predicate = (tmp_s)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [2/2] (1.10ns)   --->   "call fastcc void @"load<unsigned long>"(i64* %gmem, i61 %train_images1, i15 %p_0_rec, [225 x i64]* nocapture %p_01, [225 x i64]* nocapture %p_1, [225 x i64]* nocapture %p_2, [225 x i64]* nocapture %p_3, [225 x i64]* nocapture %p_4, [225 x i64]* nocapture %p_5, [225 x i64]* nocapture %p_6, [225 x i64]* nocapture %p_7, i11 %local_num_elements)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:144]   --->   Operation 233 'call' <Predicate = (tmp_s)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 234 [1/1] (0.77ns)   --->   "%i = add i15 1800, %p_0_rec" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 234 'add' 'i' <Predicate = (tmp_s)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:151]   --->   Operation 235 'ret' <Predicate = (!tmp_s)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 236 [1/2] (0.00ns)   --->   "call fastcc void @"load<unsigned long>"(i64* %gmem, i61 %train_images1, i15 %p_0_rec, [225 x i64]* nocapture %p_01, [225 x i64]* nocapture %p_1, [225 x i64]* nocapture %p_2, [225 x i64]* nocapture %p_3, [225 x i64]* nocapture %p_4, [225 x i64]* nocapture %p_5, [225 x i64]* nocapture %p_6, [225 x i64]* nocapture %p_7, i11 %local_num_elements)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:144]   --->   Operation 236 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.73>
ST_7 : Operation 237 [2/2] (0.73ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @compute(i64 %test_image_read, [225 x i64]* %p_01, [225 x i64]* %p_1, [225 x i64]* %p_2, [225 x i64]* %p_3, [225 x i64]* %p_4, [225 x i64]* %p_5, [225 x i64]* %p_6, [225 x i64]* %p_7, i8 %local_knn_mat_0_0_3, i8 %local_knn_mat_0_1_3, i8 %local_knn_mat_0_2_3, i8 %local_knn_mat_0_3_3, i8 %local_knn_mat_1_0_3, i8 %local_knn_mat_1_1_3, i8 %local_knn_mat_1_2_3, i8 %local_knn_mat_1_3_3, i8 %local_knn_mat_2_0_3, i8 %local_knn_mat_2_1_3, i8 %local_knn_mat_2_2_3, i8 %local_knn_mat_2_3_3, i8 %local_knn_mat_3_0_3, i8 %local_knn_mat_3_1_3, i8 %local_knn_mat_3_2_3, i8 %local_knn_mat_3_3_3, i8 %local_knn_mat_4_0_3, i8 %local_knn_mat_4_1_3, i8 %local_knn_mat_4_2_3, i8 %local_knn_mat_4_3_3, i8 %local_knn_mat_5_0_3, i8 %local_knn_mat_5_1_3, i8 %local_knn_mat_5_2_3, i8 %local_knn_mat_5_3_3, i8 %local_knn_mat_6_0_3, i8 %local_knn_mat_6_1_3, i8 %local_knn_mat_6_2_3, i8 %local_knn_mat_7_0_3, i8 %local_knn_mat_7_1_3, i8 %local_knn_mat_7_2_3, i11 %local_num_elements) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 237 'call' 'call_ret' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.14>
ST_8 : Operation 238 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @compute(i64 %test_image_read, [225 x i64]* %p_01, [225 x i64]* %p_1, [225 x i64]* %p_2, [225 x i64]* %p_3, [225 x i64]* %p_4, [225 x i64]* %p_5, [225 x i64]* %p_6, [225 x i64]* %p_7, i8 %local_knn_mat_0_0_3, i8 %local_knn_mat_0_1_3, i8 %local_knn_mat_0_2_3, i8 %local_knn_mat_0_3_3, i8 %local_knn_mat_1_0_3, i8 %local_knn_mat_1_1_3, i8 %local_knn_mat_1_2_3, i8 %local_knn_mat_1_3_3, i8 %local_knn_mat_2_0_3, i8 %local_knn_mat_2_1_3, i8 %local_knn_mat_2_2_3, i8 %local_knn_mat_2_3_3, i8 %local_knn_mat_3_0_3, i8 %local_knn_mat_3_1_3, i8 %local_knn_mat_3_2_3, i8 %local_knn_mat_3_3_3, i8 %local_knn_mat_4_0_3, i8 %local_knn_mat_4_1_3, i8 %local_knn_mat_4_2_3, i8 %local_knn_mat_4_3_3, i8 %local_knn_mat_5_0_3, i8 %local_knn_mat_5_1_3, i8 %local_knn_mat_5_2_3, i8 %local_knn_mat_5_3_3, i8 %local_knn_mat_6_0_3, i8 %local_knn_mat_6_1_3, i8 %local_knn_mat_6_2_3, i8 %local_knn_mat_7_0_3, i8 %local_knn_mat_7_1_3, i8 %local_knn_mat_7_2_3, i11 %local_num_elements) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 238 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%local_knn_mat_0_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 239 'extractvalue' 'local_knn_mat_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%local_knn_mat_0_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 240 'extractvalue' 'local_knn_mat_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%local_knn_mat_0_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 241 'extractvalue' 'local_knn_mat_0_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%local_knn_mat_0_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 242 'extractvalue' 'local_knn_mat_0_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%local_knn_mat_1_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 243 'extractvalue' 'local_knn_mat_1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%local_knn_mat_1_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 244 'extractvalue' 'local_knn_mat_1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%local_knn_mat_1_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 245 'extractvalue' 'local_knn_mat_1_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%local_knn_mat_1_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 246 'extractvalue' 'local_knn_mat_1_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%local_knn_mat_2_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 247 'extractvalue' 'local_knn_mat_2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%local_knn_mat_2_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 248 'extractvalue' 'local_knn_mat_2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%local_knn_mat_2_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 10" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 249 'extractvalue' 'local_knn_mat_2_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%local_knn_mat_2_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 11" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 250 'extractvalue' 'local_knn_mat_2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%local_knn_mat_3_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 12" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 251 'extractvalue' 'local_knn_mat_3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%local_knn_mat_3_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 13" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 252 'extractvalue' 'local_knn_mat_3_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%local_knn_mat_3_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 14" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 253 'extractvalue' 'local_knn_mat_3_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%local_knn_mat_3_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 254 'extractvalue' 'local_knn_mat_3_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%local_knn_mat_4_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 16" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 255 'extractvalue' 'local_knn_mat_4_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%local_knn_mat_4_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 17" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 256 'extractvalue' 'local_knn_mat_4_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%local_knn_mat_4_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 18" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 257 'extractvalue' 'local_knn_mat_4_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%local_knn_mat_4_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 19" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 258 'extractvalue' 'local_knn_mat_4_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%local_knn_mat_5_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 20" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 259 'extractvalue' 'local_knn_mat_5_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%local_knn_mat_5_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 21" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 260 'extractvalue' 'local_knn_mat_5_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%local_knn_mat_5_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 22" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 261 'extractvalue' 'local_knn_mat_5_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%local_knn_mat_5_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 23" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 262 'extractvalue' 'local_knn_mat_5_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%local_knn_mat_6_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 24" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 263 'extractvalue' 'local_knn_mat_6_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%local_knn_mat_6_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 25" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 264 'extractvalue' 'local_knn_mat_6_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%local_knn_mat_6_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 26" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 265 'extractvalue' 'local_knn_mat_6_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%local_knn_mat_7_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 27" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 266 'extractvalue' 'local_knn_mat_7_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%local_knn_mat_7_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 28" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 267 'extractvalue' 'local_knn_mat_7_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%local_knn_mat_7_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 29" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146]   --->   Operation 268 'extractvalue' 'local_knn_mat_7_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [2/2] (1.14ns)   --->   "call fastcc void @"load<unsigned char>"(i8 %local_knn_mat_0_0, i8 %local_knn_mat_1_0, i8 %local_knn_mat_2_0, i8 %local_knn_mat_7_0, i8* %gmem2, i64 %knn_mat_read, i5 %p_01_rec)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:147]   --->   Operation 269 'call' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 270 [1/1] (0.70ns)   --->   "%p_rec = add i5 3, %p_01_rec" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 270 'add' 'p_rec' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 271 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/2] (0.00ns)   --->   "call fastcc void @"load<unsigned char>"(i8 %local_knn_mat_0_0, i8 %local_knn_mat_1_0, i8 %local_knn_mat_2_0, i8 %local_knn_mat_7_0, i8* %gmem2, i64 %knn_mat_read, i5 %p_01_rec)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:147]   --->   Operation 272 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'knn_mat' [36]  (1 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'phi' operation ('x', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129) with incoming values : ('x_mid2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:129) [61]  (0 ns)
	'add' operation ('x_s', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:128) [105]  (0.708 ns)
	'sub' operation ('tmp_mid1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131) [109]  (0.706 ns)
	'select' operation ('tmp_cast_mid2_v', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131) [110]  (0.308 ns)
	'add' operation ('tmp_1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131) [117]  (0.707 ns)
	'mux' operation ('local_knn_mat_6_0_4', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:131) [122]  (0.393 ns)

 <State 3>: 0.637ns
The critical path consists of the following:

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('local_knn_mat[7][2]') with incoming values : ('local_knn_mat_7_2_1_load') ('local_knn_mat[7][2]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146) [203]  (0.603 ns)

 <State 5>: 2.85ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:140) [234]  (0 ns)
	'sub' operation ('a', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:143) [240]  (0.775 ns)
	'icmp' operation ('tmp_i', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:15->/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:143) [242]  (0.664 ns)
	'select' operation ('local_num_elements', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:15->/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:143) [243]  (0.301 ns)
	'call' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:144) to 'load<unsigned long>' [244]  (1.11 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.735ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146) to 'compute' [245]  (0.735 ns)

 <State 8>: 1.15ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:146) to 'compute' [245]  (0 ns)
	'call' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:147) to 'load<unsigned char>' [276]  (1.15 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
