LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;


ENTITY OR_3 IS 

PORT ( IN1, IN2, IN3 : IN STD_LOGIC;
		 OUT1 : OUT STD_LOGIC);
		 
END OR_3;


ARCHITECTURE LOGICFUNC OF OR_3 IS

BEGIN 

	OUT1 <= IN1 OR IN2 OR IN3 ;
	
END LOGICFUNC;