s5_ram1w1r1c_4096x72b_ch1.v,verilog,xil_defaultlib,../../../../altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r1c_4096x72b_ch1/sim/s5_ram1w1r1c_4096x72b_ch1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
