[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLA2024IRUGR production of TEXAS INSTRUMENTS from the text:3.3 V3.3 V\nTLA2024AIN0\nAIN1\nAIN3Mux\nOscillatorPGA12-Bit \nû¯\nADCVoltage\nReference\nGNDVDD\nI2C\nInterfaceSDA\nADDRSCL\nAIN23.3 V\nI2C Bus\nAnalog Output \nTemperature \nSensor ICCurrent \nSense \nAmplifierRSHUNTPower Supply \nMonitoring\nRBIAS\nThermistor3.3 V\nCopyright © 2017, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017\nTLA202x Cost-Optimized, Ultra-Small, 12-Bit, System-Monitoring ADCs\n11Features\n1•Industry ’sLowest-Cost 12-Bit Delta-Sigma ADCs\n•Ultra-Small X2QFN Package: 2mm×1.5mm\n•Highly Integrated:\n–4Single-Ended or2Differential Inputs Make\ntheTLA2024 theIndustry ’sHighest Channel\nDensity ADC (0.75 mm²perChannel)\n–PGA (TLA2022 andTLA2024 Only)\n–Voltage Reference\n–Oscillator\n•Low Current Consumption: 150µA\n•Wide Supply Range: 2Vto5.5V\n•Programmable Data Rate: 128SPS to3.3kSPS\n•I2C™Compatible Interface:\n–Supports Standard-Mode andFast-Mode\n–Three Pin-Selectable I2CAddresses\n•Operating Temperature Range: –40°Cto+85°C\n2Applications\n•Personal Electronics:\n–TVs, Tablets, Cell Phones\n–Wearables\n–Drones, Toys\n•Home andKitchen Appliances\n•Building Automation:\n–HVACs, Smoke Detectors\n•Battery Voltage andCurrent Monitoring\n•Temperature Sensing\n•Battery-Powered, Portable Instrumentation3Description\nThe TLA2021, TLA2022, and TLA2024 devices\n(TLA202x) areeasy-to-use, low-power, 12-bit delta-\nsigma (ΔΣ)analog-to-digital converters (ADCs)\ntargeted for any type of system-monitoring\napplications (such assupply orbattery voltage\nsupervision, current sensing, or temperature\nmeasurements). Offered inanultra-small, leadless,\n10-pin X2QFN package, theTLA2021 and TLA2022\naresingle-channel ADCs while theTLA2024 features\naflexible input multiplexer (MUX) with twodifferential\norfour single-ended input measurement options.\nThe TLA202x integrate avoltage reference and\noscillator. Additionally, the TLA2022 and TLA2024\ninclude aprogrammable gain amplifier (PGA) with\nselectable input ranges from ±256 mVto±6.144 V,\nenabling both large- andsmall-signal measurements.\nThe TLA202x communicate viaanI2C-compatible\ninterface and operate ineither continuous orsingle-\nshot conversion mode. The devices automatically\npower down after one conversion insingle-shot\nconversion mode, significantly reducing power\nconsumption during idleperiods.\nAllofthese features, along with awide operating\nsupply voltage range, make theTLA202x suitable for\npower- and space-constrained, system-monitoring\napplications.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTLA2021\nX2QFN (10) 1.50 mm×2.00 mm TLA2022\nTLA2024\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSystem-Monitoring Application Example\n2TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings .............................................................. 4\n7.3 Recommended Operating Conditions ....................... 4\n7.4 Thermal Information .................................................. 4\n7.5 Electrical Characteristics ........................................... 5\n7.6 I2CTiming Requirements .......................................... 6\n7.7 Typical Characteristics .............................................. 7\n8Detailed Description .............................................. 8\n8.1 Overview ................................................................... 8\n8.2 Functional Block Diagrams ....................................... 8\n8.3 Feature Description ................................................... 9\n8.4 Device Functional Modes ........................................ 12\n8.5 Programming ........................................................... 138.6 Register Maps ......................................................... 17\n9Application andImplementation ........................ 19\n9.1 Application Information ............................................ 19\n9.2 Typical Application .................................................. 23\n10Power Supply Recommendations ..................... 24\n10.1 Power-Supply Sequencing .................................... 24\n10.2 Power-Supply Decoupling ..................................... 24\n11Layout ................................................................... 25\n11.1 Layout Guidelines ................................................. 25\n11.2 Layout Example .................................................... 26\n12Device andDocumentation Support ................. 27\n12.1 Device Support ...................................................... 27\n12.2 Related Links ........................................................ 27\n12.3 Receiving Notification ofDocumentation Updates 27\n12.4 Community Resources .......................................... 27\n12.5 Trademarks ........................................................... 27\n12.6 Electrostatic Discharge Caution ............................ 27\n12.7 Glossary ................................................................ 27\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 28\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nDATE REVISION NOTES\nNovember 2017 * Initial release.\n1 ADDR\n2 NC\n3 GND\n4 AIN0\n5 AIN16 AIN27 AIN38 VDD9 SDA10 SCL\nNot to scale\n1 ADDR\n2 NC\n3 GND\n4 AIN0\n5 AIN16 NC7 NC8 VDD9 SDA10 SCL\nNot to scale\n3TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated5Device Comparison Table\nDEVICERESOLUTION\n(Bits)MAXIMUM SAMPLE\nRATE\n(SPS)INPUT CHANNELS,\nDIFFERENTIAL\n(Single-Ended)PGA INTERFACE\nTLA2021 12 3300 1(1) No I2C\nTLA2022 12 3300 1(1) Yes I2C\nTLA2024 12 3300 2(4) Yes I2C\n6PinConfiguration andFunctions\nTLA2021 andTLA2022 RUG Package\n10-Pin X2QFN\nTopViewTLA2024 RUG Package\n10-Pin X2QFN\nTopView\n(1) Float unused analog inputs, ortieunused analog inputs toGND.PinFunctions\nPIN\nTYPE DESCRIPTION\nNAMETLA2021,\nTLA2022 TLA2024\nADDR 1 1 Digital input I2Cslave address select pin.See theI2CAddress Selection section fordetails.\nAIN0 4 4 Analog input Analog input 0(1)\nAIN1 5 5 Analog input Analog input 1(1)\nAIN2 — 6 Analog input Analog input 2(1)\nAIN3 — 7 Analog input Analog input 3(1)\nGND 3 3 Supply Ground\nNC 2,6,7 2 — Noconnect; always leave floating\nSCL 10 10 Digital input Serial clock input. Connect toVDD using apullup resistor.\nSDA 9 9 Digital I/O Serial data input andoutput. Connect toVDD using apullup resistor.\nVDD 8 8 Supply Power supply. Connect a0.1-µF,power-supply decoupling capacitor toGND.\n4TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7Specifications\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nPower-supply voltage VDD toGND –0.3 7\nV Analog input voltage AIN0, AIN1, AIN2, AIN3 GND –0.3 VDD +0.3\nDigital input voltage SDA, SCL, ADDR GND –0.3 7\nInput current Continuous, anypinexcept power-supply pins –10 10 mA\nTemperatureJunction, TJ –40 125\n°C\nStorage, Tstg –60 125\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) AIN PandAIN Ndenote theselected positive andnegative inputs. OntheTLA2024, AINx denotes oneofthefour available analog inputs.\n(2) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vor5.5V(whichever issmaller) must be\napplied tothisdevice. See theFull-Scale Range (FSR) andLSB Size section more information.7.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nVDD toGND 2 5.5 V\nANALOG INPUTS(1)\nFSRFull-scale input voltage range(2)\n(VIN=VAINP –VAINN)±0.256 ±6.144 V\nV(AINx) Absolute input voltage GND VDD V\nDIGITAL INPUTS\nDigital input voltage GND 5.5 V\nTEMPERATURE\nTA Operating ambient temperature –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TLA202x\nUNIT RUG (X2QFN)\n10PINS\nRθJA Junction-to-ambient thermal resistance 245.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 69.3 °C/W\nRθJB Junction-to-board thermal resistance 172.0 °C/W\nψJT Junction-to-top characterization parameter 8.2 °C/W\nψJB Junction-to-board characterization parameter 170.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n5TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vor5.5V(whichever issmaller) must be\napplied tothisdevice. See theFull-Scale Range (FSR) andLSB Size section formore information.\n(2) Best-fit INL; covers 99% offull-scale.\n(3) Includes allerrors from onboard PGA andvoltage reference.7.5 Electrical Characteristics\nminimum andmaximum specifications apply from TA=–40°Cto+85°C;typical specifications areatTA=25°C;all\nspecifications areatVDD =3.3V,data rate =128SPS, andFSR =±2.048 V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUT\nCommon-mode input impedanceFSR =±6.144 V(1)10\nMΩFSR =±4.096 V(1),FSR =±2.048 V 6\nFSR =±1.024 V 3\nFSR =±0.512 V,FSR =±0.256 V 100\nDifferential input impedanceFSR =±6.144 V(1)22\nMΩFSR =±4.096 V(1)15\nFSR =±2.048 V 4.9\nFSR =±1.024 V 2.4\nFSR =±0.512 V,±0.256 V 710 kΩ\nSYSTEM PERFORMANCE\nResolution (nomissing codes) 12 Bits\nDR Data rate 128, 250, 490, 920, 1600, 2400, 3300 SPS\nData rate variation Alldata rates –10% 10%\nINL Integral nonlinearity(2)1 LSB\nOffset error ±1 LSB\nOffset drift 0.01 LSB/ °C\nGain error(3)0.05%\nGain drift(3)10 ppm/ °C\nPSRR Power-supply rejection ratio 85 dB\nCMRR Common-mode rejection ratio 90 dB\nDIGITAL INPUT/OUTPUT\nVIL Logic input level, low GND 0.3VDD V\nVIH Logic input level, high 0.7VDD 5.5 V\nVOL Logic output level, low IOL=3mA GND 0.15 0.4 V\nInput leakage current GND <VDigital Input<VDD –10 10 µA\nPOWER SUPPLY\nIVDD Supply currentPower-down 0.5\nµA\nOperating 150\nPD Power dissipationVDD =5V 0.9\nmW VDD =3.3V 0.5\nVDD =2V 0.3\ntBUFtLOW\n1 / fSCL\n1st clock cycle\ntSU;STA tHD;STA\nSr\n9th clocktVD;ACK\n70%\n30%tSU;STO\nP S70%\n30%\n9th clocktHD;STA\nS70%\n30%SDA\nSCLtf tr\ntftHD;DAT\ntrtSU;DAT\n70%\n30%tVD;DAT\ntHIGH. . .\ncont.\n. . .\ncont.\nSDA\nSCL\n6TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7.6 I2CTiming Requirements\nover operating ambient temperature range andVDD =2Vto5.5V(unless otherwise noted)\nMIN MAX UNIT\nSTANDARD-MODE\nfSCL SCL clock frequency 10 100 kHz\ntLOW Pulse duration, SCL low 4.7 µs\ntHIGH Pulse duration, SCL high 4.0 µs\ntHD;STAHold time, (repeated) START condition.\nAfter thisperiod, thefirstclock pulse isgenerated.4 µs\ntSU;STA Setup time, repeated START condition 4.7 µs\ntHD;DAT Hold time, data 0 µs\ntSU;DAT Setup time, data 250 ns\ntr Rise time, SCL, SDA 1000 ns\ntf Falltime, SCL, SDA 250 ns\ntSU;STO Setup time, STOP condition 4.0 µs\ntBUF Bus free time, between STOP andSTART condition 4.7 µs\ntVD;DAT Valid time, data 3.45 µs\ntVD;ACK Valid time, acknowledge 3.45 µs\nFAST-MODE\nfSCL SCL clock frequency 10 400 kHz\ntLOW Pulse duration, SCL low 1.3 µs\ntHIGH Pulse duration, SCL high 0.6 µs\ntHD;STAHold time, (repeated) START condition.\nAfter thisperiod, thefirstclock pulse isgenerated.0.6 µs\ntSU;STA Setup time, repeated START condition 0.6 µs\ntHD;DAT Hold time, data 0 µs\ntSU;DAT Setup time, data 100 ns\ntr Rise time, SCL, SDA 20 300 ns\ntf Falltime, SCL, SDA 300 ns\ntSU;STO Setup time, STOP condition 0.6 µs\ntBUF Bus free time, between STOP andSTART condition 1.3 µs\ntVD;DAT Valid time, data 0.9 µs\ntVD;ACK Valid time, acknowledge 0.9 µs\nFigure 1.I2CTiming Requirements\nTemperature ( qC)Data Rate Error (%)\n-40-20 020406080 100-6-4-20246\nVDD = 5 V\nVDD = 3 V\nVDD = 2 V\nTemperature ( qC)Operating Current ( PA)\n-40-20 020406080 100050100150200250\nVDD = 5 V\nVDD = 3 V\nVDD = 2 V\nTemperature ( qC)Power-Down Current ( PA)\n-40-20 020406080 10000.511.522.53\nVDD = 5 V\nVDD = 3 V\nVDD = 2 V\n7TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7.7 Typical Characteristics\natFSR =±2.048 VandDR=128SPS (unless otherwise noted)\nFigure 2.Operating Current vsTemperature Figure 3.Power-Down Current vsTemperature\nFigure 4.Data Rate vsTemperature\nSCL\nSDAADDRTLA2021\nAIN1\nGNDAIN0VDD\nI2C\nInterface 12-Bit\nû¯ ADCVoltage\nReference\nOscillator\nCopyright © 2017, Texas Instruments Incorporated\nSCL\nSDAADDRTLA2022\nAIN1\nGNDAIN0VDD\nI2C\nInterface 12-Bit\nû¯ ADCVoltage\nReference\nOscillator\nCopyright © 2017, Texas Instruments IncorporatedPGA\nSCL\nSDAADDRTLA2024\nI2C\nInterface 12-Bit\nû¯ ADCVoltage\nReference\nOscillator\nCopyright © 2017, Texas Instruments IncorporatedPGA\nGNDVDD\nMux\nAIN1\nAIN2AIN0\nAIN3\n8TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TLA202x areafamily ofvery small, low-power, 12-bit, delta-sigma (ΔΣ)analog-to-digital converters (ADCs).\nThe TLA202x consist ofaΔΣADC core with aninternal voltage reference, aclock oscillator, and anI2C\ninterface. The TLA2022 and TLA2024 also integrate aprogrammable gain amplifier (PGA). Figure 5,Figure 6,\nandFigure 7show thefunctional block diagrams oftheTLA2024, TLA2022, andTLA2021, respectively.\nThe TLA202x ADC core measures adifferential signal, VIN,that isthedifference ofVAINP and VAINN.The\nconverter core consists ofadifferential, switched-capacitor ΔΣmodulator followed byadigital filter. This\narchitecture results inavery strong attenuation ofanycommon-mode signals. Input signals arecompared tothe\ninternal voltage reference. The digital filter receives ahigh-speed bitstream from themodulator and outputs a\ncode proportional totheinput voltage.\nThe TLA202x have two available conversion modes: single-shot and continuous-conversion. Insingle-shot\nconversion mode, theADC performs one conversion oftheinput signal upon request, stores theconversion\nvalue toaninternal conversion register, and then enters apower-down state. This mode isintended toprovide\nsignificant power savings insystems that only require periodic conversions orwhen there arelong idleperiods\nbetween conversions. Incontinuous-conversion mode, theADC automatically begins aconversion oftheinput\nsignal assoon astheprevious conversion iscomplete. The rate ofcontinuous conversion isequal tothe\nprogrammed data rate. Data canberead atanytime andalways reflect themost recently completed conversion.\n8.2 Functional Block Diagrams\nFigure 5.TLA2024 Block Diagram\nFigure 6.TLA2022 Block Diagram Figure 7.TLA2021 Block Diagram\nVDD\nGNDAIN0\nVDD\nGNDAIN1\nVDD\nGNDAIN2\nVDD\nGNDAIN3AINP\nAINN\nGNDTLA2024\nCopyright © 2017, Texas Instruments Incorporated\n9TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Multiplexer\nFigure 8shows that theTLA2024 contains ananalog input multiplexer (MUX). Four single-ended ortwo\ndifferential signals can bemeasured. Additionally, AIN0 and AIN1 can bemeasured differentially toAIN3. The\nmultiplexer isconfigured bybitsMUX[2:0] intheconfiguration register .When single-ended signals aremeasured,\nthenegative input oftheADC isinternally connected toGND byaswitch within themultiplexer.\nFigure 8.Input Multiplexer\nThe TLA2021 and TLA2022 donothave aninput multiplexer and can either measure one differential signal or\none single-ended signal. For single-ended measurements, connect the AIN1 pin toGND externally. In\nsubsequent sections ofthis data sheet, AIN Prefers toAIN0 and AIN Nrefers toAIN1 fortheTLA2021 and\nTLA2022.\nElectrostatic discharge (ESD) diodes connected toVDD and GND protect theTLA202x analog inputs. Keep the\nabsolute voltage onanyinput within therange shown inEquation 1toprevent theESD diodes from turning on.\nGND –0.3V<V(AINX) <VDD +0.3V (1)\nIfthevoltages ontheanalog input pins canpotentially violate these conditions, useexternal Schottky diodes and\nseries resistors tolimit theinput current tosafe values (see theAbsolute Maximum Ratings table).\ntSAMPLE\nON\nOFFS1\nS2\nOFFON\nEquivalent\nCircuit\nfMOD =  250 kHzZCM\nZDIFF\nZCMAINNAINP0.7 V\n0.7 VS1S1CA1\nCB\nCA2S2S20.7 V\n0.7 V AINNAINP\n10TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Analog Inputs\nThe TLA202x use aswitched-capacitor input stage where capacitors are continuously charged and then\ndischarged tomeasure thevoltage between AIN Pand AIN N.The frequency atwhich theinput signal issampled\nisreferred toasthesampling frequency orthemodulator frequency (fMOD).The TLA202x have a1-MHz internal\noscillator that isfurther divided byafactor of4togenerate fMOD at250 kHz. The capacitors used inthisinput\nstage aresmall, and toexternal circuitry, theaverage loading appears resistive. Figure 9shows thisstructure.\nThe capacitor values settheresistance and switching rate. Figure 10shows thetiming fortheswitches in\nFigure 9.During thesampling phase, switches S1areclosed. This event charges CA1toVAINP,CA2toVAINN,and\nCBto(VAINP –VAINN).During thedischarge phase, S1isfirst opened and then S2isclosed. CA1and CA2then\ndischarge toapproximately 0.7Vand CBdischarges to0V.This charging draws avery small transient current\nfrom thesource driving theTLA202x analog inputs. The average value ofthiscurrent canbeused tocalculate\ntheeffective impedance (Zeff),where Zeff=VIN/IAVERAGE .\nFigure 9.Simplified Analog Input Circuit\nFigure 10.S1andS2Switch Timing\nThe common-mode input impedance ismeasured byapplying acommon-mode signal totheshorted AIN Pand\nAIN Ninputs and measuring theaverage current consumed byeach pin. The common-mode input impedance\nchanges depending onthefull-scale range, butisapproximately 6MΩforthedefault full-scale range. In\nFigure 9,thecommon-mode input impedance isZCM.\nThe differential input impedance ismeasured byapplying adifferential signal totheAIN Pand AIN Ninputs where\noneinput isheld at0.7V.The current thatflows through thepinconnected to0.7Visthedifferential current and\nscales with thefull-scale range. InFigure 9,thedifferential input impedance isZDIFF.\nConsider thetypical value oftheinput impedance. Unless theinput source hasalowimpedance, theTLA202x\ninput impedance may affect themeasurement accuracy. Forsources with high-output impedance, buffering may\nbenecessary. Active buffers introduce noise, offset, and gain errors. Consider allofthese factors inhigh-\naccuracy applications.\nThe clock oscillator frequency drifts slightly with temperature; therefore, theinput impedances also drift. Formost\napplications, thisinput impedance driftisnegligible andcanbeignored.\n11TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFeature Description (continued)\n(1) This parameter expresses thefull-scale range oftheADC scaling. Donotapply more than VDD +0.3Vtothisdevice.8.3.3 Full-Scale Range (FSR) andLSB Size\nAprogrammable gain amplifier (PGA) isimplemented before theΔΣADC oftheTLA2022 andTLA2024. The full-\nscale range isconfigured bybitsPGA[2:0] intheconfiguration register and can besetto±6.144 V,±4.096 V,\n±2.048 V,±1.024 V,±0.512 V,or±0.256 V.Table 1shows theFSR together with thecorresponding LSB size.\nEquation 2shows how tocalculate theLSB size from theselected full-scale range.\nLSB =FSR /212(2)\nTable 1.Full-Scale Range andCorresponding LSB Size\nFSR LSB SIZE\n±6.144 V(1)3mV\n±4.096 V(1)2mV\n±2.048 V 1mV\n±1.024 V 0.5mV\n±0.512 V 0.25 mV\n±0.256 V 0.125 mV\nThe FSR oftheTLA2021 isfixed at±2.048 V.\nAnalog input voltages must never exceed theanalog input voltage limits given intheAbsolute Maximum Ratings\ntable. IfaVDD supply voltage greater than 4Visused, the±6.144-V full-scale range allows input voltages to\nextend uptothesupply. Although inthiscase (orwhenever thesupply voltage isless than thefull-scale range) a\nfull-scale ADC output code cannot beobtained. Forexample, with VDD =3.3Vand FSR =±4.096 V,only\nsignals uptoVIN=±3.3Vcanbemeasured. The code range thatrepresents voltages |VIN|>3.3Visnotused in\nthiscase.\n8.3.4 Voltage Reference\nThe TLA202x have anintegrated voltage reference. Anexternal reference cannot beused with these devices.\nErrors associated with theinitial voltage reference accuracy andthereference driftwith temperature areincluded\ninthegain error andgain driftspecifications intheElectrical Characteristics table.\n8.3.5 Oscillator\nThe TLA202x have anintegrated oscillator running at1MHz. Noexternal clock canbeapplied tooperate these\ndevices. The internal oscillator drifts over temperature and time. The output data rate scales proportionally with\ntheoscillator frequency.\n8.3.6 Output Data Rate andConversion Time\nThe TLA202x offer programmable output data rates. Use theDR[2:0] bitsintheconfiguration register toselect\noutput data rates of128SPS, 250SPS, 490SPS, 920SPS, 1600 SPS, 2400 SPS, or3300 SPS.\nConversions intheTLA202x settle within asingle cycle, which means theconversion time equals 1/DR.\n12TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Reset andPower-Up\nThe TLA202x reset onpower-up and setallbitsintheconfiguration register totherespective default settings.\nThe TLA202x enter apower-down state after completion ofthereset process. The device interface and digital\nblocks areactive, butnodata conversions areperformed. The initial power-down state oftheTLA202x relieves\nsystems with tight power-supply requirements from encountering asurge during power-up.\nThe TLA202x respond totheI2Cgeneral-call reset command. When theTLA202x receive ageneral-call reset\ncommand (06h), aninternal reset isperformed asifthedevice ispowered up.\n8.4.2 Operating Modes\nThe TLA202x operate inone oftwo modes: continuous-conversion orsingle-shot. The MODE bitinthe\nconfiguration register selects therespective operating mode.\n8.4.2.1 Single-Shot Conversion Mode\nWhen theMODE bitintheconfiguration register issetto1,theTLA202x enter apower-down state, andoperate\ninsingle-shot conversion mode. This power-down state isthedefault state fortheTLA202x when power isfirst\napplied. Although powered down, thedevices respond tocommands. The TLA202x remain inthispower-down\nstate until a1iswritten totheoperational status (OS) bitintheconfiguration register. When theOSbitis\nasserted, thedevice powers upinapproximately 25µs,resets theOSbitto0,and starts asingle conversion.\nWhen conversion data areready forretrieval, theOSbitissetto1andthedevice powers down again. Writing a\n1totheOSbitwhile aconversion isongoing hasnoeffect. Toswitch tocontinuous-conversion mode, write a0\ntotheMODE bitintheconfiguration register.\n8.4.2.2 Continuous-Conversion Mode\nIncontinuous-conversion mode (MODE bitsetto0),theTLA202x perform conversions continuously. When a\nconversion iscomplete, theTLA202x place theresult intheconversion data register and immediately begin\nanother conversion. When writing new configuration settings, thecurrently ongoing conversion completes with\ntheprevious configuration settings. Thereafter, continuous conversions with thenew configuration settings start.\nToswitch tosingle-shot conversion mode, write a1totheMODE bitintheconfiguration register orreset the\ndevice.\n13TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.5 Programming\n8.5.1 I2CInterface\nThe TLA202x useanI2C-compatible (inter-integrated circuit) interface forserial communication. I2Cisa2-wire,\nopen-drain communication interface thatallows communication ofamaster device with multiple slave devices on\nthesame bus through theuse ofdevice addressing. Each slave device onanI2Cbus must have aunique\naddress. Communication ontheI2Cbusalways takes place between twodevices: one acting asthemaster and\ntheother astheslave. Both themaster and slave canreceive and transmit data, buttheslave canonly read or\nwrite under thedirection ofthemaster. The TLA202x always actasI2Cslave devices.\nAnI2Cbusconsists oftwolines: SDA and SCL. SDA carries data and SCL provides theclock. Devices onthe\nI2Cbus drive thebus lines lowbyconnecting thelines toground; thedevices never drive thebus lines high.\nInstead, thebuswires arepulled high bypullup resistors; thus, thebuswires arealways high when adevice is\nnotdriving thelines low. Asaresult ofthisconfiguration, twodevices donotconflict. Iftwodevices drive thebus\nsimultaneously, there isnodriver contention.\nSee theI2C-Bus Specification andUser Manual from NXP Semiconductors ™formore details.\n8.5.1.1 I2CAddress Selection\nThe TLA202x have one address pin(ADDR) that configures theI2Caddress ofthedevice. The ADDR pincan\nconnect toGND, VDD, orSCL (asshown inTable 2),which allows three different addresses tobeselected with\nonepin.Atthestart ofevery transaction, thatisbetween theSTART condition (first falling edge ofSDA) andthe\nfirstfalling SCL edge oftheaddress byte, theTLA202x decode itsaddress configuration again.\nTable 2.ADDR PinConnection andCorresponding Slave Address\nADDR PINCONNECTION SLAVE ADDRESS\nGND 1001 000\nVDD 1001 001\nSCL 1001 011\n8.5.1.2 I2CInterface Speed\nThe TLA202x support I2Cinterface speeds upto400 kbit/s. Standard-mode (Sm) with bitrates upto100 kbit/s,\nand fast-mode (Fm) with bitrates upto400 kbit/s aresupported. Fast-mode plus (Fm+) and high-speed mode\n(Hs-mode) arenotsupported.\n8.5.1.3 Serial Clock (SCL) andSerial Data (SDA)\nThe serial clock (SCL) lineisused toclock data inandoutofthedevice. The master always drives theclock line.\nThe TLA202x cannot actasamaster andasaresult cannever drive SCL.\nThe serial data (SDA) lineallows forbidirectional communication between thehost (the master) andtheTLA202x\n(the slave). When themaster reads from aTLA202x, theTLA202x drives thedata line; when themaster writes to\naTLA202x, themaster drives thedata line.\nData ontheSDA linemust bestable during thehigh period oftheclock. The high orlowstate ofthedata line\ncanonly change when theSCL lineislow. One clock pulse isgenerated foreach data bittransferred. When in\nanidlestate, themaster should hold SCL high.\nSSDA\nSCL\nP1 - 7 8 9 1 - 8 9 1 - 8 9\nADDRESS R/W ACK\nfrom slaveDATA DATA ACK\nfrom receiverSTART\nConditionSTOP\nConditionA6 ± A0 D7 ± D0 D7 ± D0\nACK\nfrom receiver\n14TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.5.1.4 I2CData Transfer Protocol\nFigure 11shows theformat ofthedata transfer. The master initiates alltransactions with theTLA202x by\ngenerating aSTART (S)condition. Ahigh-to-low transition ontheSDA linewhile SCL ishigh defines aSTART\ncondition. The busisconsidered tobebusy after theSTART condition.\nFollowing theSTART condition, themaster sends the7-bit slave address corresponding totheaddress ofthe\nTLA202x thatthemaster wants tocommunicate with. The master then sends aneighth bitthatisadata direction\nbit(R/W).AnR/Wbitof0indicates awrite operation, and anR/Wbitof1indicates aread operation. After the\nR/Wbit,themaster generates aninth SCLK pulse and releases theSDA line toallow theTLA202x to\nacknowledge (ACK) thereception oftheslave address bypulling SDA low. Incase thedevice does not\nrecognize theslave address, theTLA202x holds SDA high toindicate anotacknowledge (NACK) signal.\nNext follows thedata transmission. Ifthetransaction isaread (R/W=1),theTLA202x outputs data onSDA. If\nthetransaction isawrite (R/W=0),thehost outputs data onSDA. Data aretransferred byte-wise, most\nsignificant bit(MSB) first. The number ofbytes that can betransmitted pertransfer isunrestricted. Each byte\nmust beacknowledged (viatheACK bit)bythereceiver. Ifthetransaction isaread, themaster issues theACK.\nIfthetransaction isawrite, theTLA202x issues theACK.\nThe master terminates alltransactions bygenerating aSTOP (P)condition. Alow-to-high transition ontheSDA\nlinewhile SCL ishigh defines aSTOP condition. The busisconsidered free again tBUF(bus-free time) after the\nSTOP condition.\nFigure 11.I2CData Transfer Format\n8.5.1.5 Timeout\nThe TLA202x offer aI2Ctimeout feature that can beused torecover communication when aserial interface\ntransmission isinterrupted. Ifthehost initiates contact with theTLA202x butsubsequently remains idlefor25ms\nbefore completing acommand, theTLA202x interface isreset. IftheTLA202x interface resets because ofa\ntimeout condition, thehost must abort thetransaction and restart thecommunication again byissuing anew\nSTART condition.\n8.5.1.6 I2CGeneral-Call (Software Reset)\nThe TLA202x respond totheI2Cgeneral-call address (0000 000) iftheR/Wbitis0.The devices acknowledge\nthegeneral-call address and, ifthenext byte is06h, theTLA202x reset theinternal registers and enter apower-\ndown state.\nS = START condition\nP = STOP condition\nA = acknowledge (SDA low)\nA = not acknowledge (SDA high)From master to slave\nFrom slave to master\nS SLAVE ADDRESS WA REGISTER POINTER A\nREGISTER DATA (MSB)\x87\x87\x87\x03\n\x87\x87\x87\x03 REGISTER DATA (LSB) P A A\nS SLAVE ADDRESS WA REGISTER POINTER A\nS SLAVE ADDRESS RA REGISTER DATA (MSB) REGISTER DATA (LSB) AP A(1)P\n15TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.5.2 Reading andWriting Register Data\nThe host can read theconversion data register from theTLA202x, orread and write theconfiguration register\nfrom andtotheTLA202x, respectively. The value oftheregister pointer (RP), which isthefirstdata byte after the\nslave address ofawrite transaction (R/W=0),determines theregister that isaddressed. Table 3shows the\nmapping between theregister pointer value andtheregister thatisaddressed.\nRegister data aresent with themost significant byte first, followed bytheleast significant byte. Within each byte,\ndata aretransmitted most significant bitfirst.\nTable 3.Register Pointer (RP)\nREGISTER POINTER\n(Hex)REGISTER\n00h Conversion data register\n01h Configuration register\n8.5.2.1 Reading Conversion Data ortheConfiguration Register\nRead the conversion data register orconfiguration register asshown inFigure 12byusing two I2C\ncommunication frames. The first frame isanI2Cwrite operation where theR/Wbitattheend oftheslave\naddress is0toindicate awrite. Inthisframe, thehost sends theregister pointer thatpoints totheregister toread\nfrom. The second frame isanI2Cread operation where theR/Wbitattheend oftheslave address is1to\nindicate aread. The TLA202x transmits thecontents oftheregister inthissecond I2Cframe. The master can\nterminate thetransmission after anybyte bynotacknowledging orissuing aSTART orSTOP condition.\nWhen repeatedly reading thesame register, theregister pointer does notneed tobewritten every time again\nbecause theTLA202x store thevalue oftheregister pointer until awrite operation modifies thevalue.\n(1)The master canterminate thetransmission after thefirstbyte bynotacknowledging.\nFigure 12.Reading Register Data\n8.5.2.2 Writing theConfiguration Register\nWrite theconfiguration register asshown inFigure 13using asingle I2Ccommunication frame. The R/Wbitat\ntheend ofthesalve address is0toindicate awrite. The host firstsends theregister pointer that points tothe\nconfiguration register, followed bytwo bytes that represent the register content towrite. The TLA202x\nacknowledge each received byte.\nFigure 13.Writing Register Data\nFigure 14provides alegend forFigure 12andFigure 13.\nFigure 14.Legend fortheI2CSequence Diagrams\n7FF0h\nOutput Code\n-FS 0 +FS\nInput Voltage VIN7FE0h\n0010h\n0000h\n8000hFFF0h\n8010h\n-FS2 - 111\n211+FS2 - 111\n211. . .\n. . .\n. . . . . .\n16TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.5.3 Data Format\nThe TLA202x provide 12bitsofdata inbinary two\'s-complement format that isleft-justified within the16-bit data\nword. Apositive full-scale (+FS) input produces anoutput code of7FF0h and anegative full-scale (–FS) input\nproduces anoutput code of8000h. The output clips atthese codes forsignals that exceed full-scale. Table 4\nsummarizes theideal output codes fordifferent input signals. Figure 15shows code transitions versus input\nvoltage.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 4.Input Signal Versus Ideal Output Code\nINPUT SIGNAL\nVIN=(VAINP–VAINN) IDEAL OUTPUT CODE(1)\n≥+FS (211–1)/2117FF0h\n+FS /2110010h\n0 0000h\n–FS/211FFF0h\n≤–FS 8000h\nFigure 15.Code Transition Diagram\nNOTE\nSingle-ended signal measurements, where VAINN =0Vand VAINP=0Vto+FS, only use\nthepositive code range from 0000h to7FF0h. However, because ofdevice offset, the\nTLA202x canstilloutput negative codes incase VAINPisclose to0V.\n17TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.6 Register Maps\nThe TLA202x have tworegisters thatareaccessible through theI2Cinterface using theregister pointer (RP). The\nconversion data register contains theresult ofthelast conversion and theconfiguration register changes the\nTLA202x operating modes andqueries thestatus ofthedevice. Table 5lists theaccess codes fortheTLA202x.\nTable 5.TLA202x Access Type Codes\nAccess Type Code Description\nR R Read\nR-W R/W Read orwrite\nW W Write\n-n Value after reset orthedefault value\n8.6.1 Conversion Data Register (RP=00h) [reset =0000h]\nThe 16-bit conversion data register contains theresult ofthelastconversion inbinary two\'s-complement format.\nFollowing power-up, theconversion data register clears to0,and remains at0until thefirst conversion is\ncomplete.\nFigure 16.Conversion Data Register\n15 14 13 12 11 10 9 8\nD11 D10 D9 D8 D7 D6 D5 D4\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\n7 6 5 4 3 2 1 0\nD3 D2 D1 D0 RESERVED\nR-0h R-0h R-0h R-0h R-0h\nTable 6.Conversion Data Register Field Descriptions\nBit Field Type Reset Description\n15:4 D[11:0] R 000h 12-bit conversion result\n3:0 Reserved R 0h Always reads back 0h\n8.6.2 Configuration Register (RP=01h) [reset =8583h]\nThe 16-bit configuration register controls theoperating mode, input selection, data rate, andfull-scale range.\nFigure 17.Configuration Register\n15 14 13 12 11 10 9 8\nOS MUX[2:0] PGA[2:0] MODE\nR/W-1h R/W-0h R/W-2h R/W-1h\n7 6 5 4 3 2 1 0\nDR[2:0] RESERVED\nR/W-4h R/W-03h\n18TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) This parameter expresses thefull-scale range oftheADC scaling. Donotapply more than VDD +0.3Vtothisdevice.Table 7.Configuration Register Field Descriptions\nBit Field Type Reset Description\n15 OS R/W 1hOperational Status orSingle-Shot Conversion Start\nThis bitdetermines theoperational status ofthedevice. OScan only bewritten\nwhen inapower-down state andhasnoeffect when aconversion isongoing.\nWhen writing:\n0:Noeffect\n1:Start asingle conversion (when inapower-down state)\nWhen reading:\n0:The device iscurrently performing aconversion\n1:The device isnotcurrently performing aconversion (default)\n14:12 MUX[2:0] R/W 0hInput Multiplexer Configuration (TLA2024 only)\nThese bitsconfigure theinput multiplexer.\nThese bitsserve nofunction ontheTLA2021 andTLA2022 andarealways setto\n000.\n000:AIN P=AIN0 andAIN N=AIN1 (default)\n001:AIN P=AIN0 andAIN N=AIN3\n010:AIN P=AIN1 andAIN N=AIN3\n011:AIN P=AIN2 andAIN N=AIN3\n100:AIN P=AIN0 andAIN N=GND\n101:AIN P=AIN1 andAIN N=GND\n110:AIN P=AIN2 andAIN N=GND\n111:AIN P=AIN3 andAIN N=GND\n11:9 PGA[2:0] R/W 2hProgrammable Gain Amplifier Configuration (TLA2022 andTLA2024 Only)\nThese bitssettheFSR oftheprogrammable gain amplifier.\nThese bitsserve nofunction ontheTLA2021 andarealways setto010.\n000:FSR =±6.144 V(1)\n001:FSR =±4.096 V(1)\n010:FSR =±2.048 V(default)\n011:FSR =±1.024 V\n100:FSR =±0.512 V\n101:FSR =±0.256 V\n110:FSR =±0.256 V\n111:FSR =±0.256 V\n8 MODE R/W 1hOperating Mode\nThis bitcontrols theoperating mode.\n0:Continuous-conversion mode\n1:Single-shot conversion mode orpower-down state (default)\n7:5 DR[2:0] R/W 4hData Rate\nThese bitscontrol thedata rate setting.\n000:DR=128SPS\n001:DR=250SPS\n010:DR=490SPS\n011:DR=920SPS\n100:DR=1600 SPS (default)\n101:DR=2400 SPS\n110:DR=3300 SPS\n111:DR=3300 SPS\n4:0 Reserved R/W 03h Always write 03h\n1-k\r\x03to 10-k\r\nPullup Resistors\nCopyright © 2017, Texas Instruments Incorporated1\n2\n3\n4ADDR\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2NC\n7\n6\n58Device\nSDASCL\nMicrocontroller or\nMicroprocessor\nWith I2C Port9VDD\n10\nVDD\n0.1 \x1dF\n19TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe following sections give example circuits andsuggestions forusing theTLA202x invarious applications.\n9.1.1 Basic Interface Connections\nFigure 18shows theprinciple I2Cconnections fortheTLA202x.\nFigure 18.Typical Interface Connections oftheTLA202x\nThe TLA202x interface directly tostandard-mode orfast-mode I2Ccontrollers. Any microcontroller I2Cperipheral,\nincluding master-only and single-master I2Cperipherals, operates with theTLA202x. The TLA202x donot\nperform clock-stretching (that is,thedevices never pulltheclock linelow), sothisfunction does notneed tobe\nprovided forunless other clock-stretching devices arepresent onthesame I2Cbus.\nPullup resistors arerequired onboth theSDA andSCL lines because I2Cbusdrivers areopen-drain. The size of\nthese resistors depends onthebus operating speed and capacitance ofthebus lines. Higher-value resistors\nyield lower power consumption when thebuslines arepulled low, butincrease thetransition times onthebus,\nwhich limits thebus speed. Lower-value resistors allow higher interface speeds, butattheexpense ofhigher\npower consumption when thebus lines arepulled low. Long bus lines have higher capacitance and require\nsmaller pullup resistors tocompensate. Donotuseresistors that aretoosmall because thebusdrivers may be\nunable topullthebuslines low.\nSee theI2C-Bus Specification and User Manual from NXP Semiconductors formore details onpullup resistor\nsizing.\n1-k\r\x03to 10-k\r\nPullup Resistors\nVDD1\n2\n3\n4ADDR\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2NC9\n7\n610\n58Device\n1\n2\n3\n4ADDR\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2NC9\n7\n610\n58Device\n1\n2\n3\n4ADDR\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2NC9\n7\n610\n58DeviceSDASCLMicrocontroller or\nMicroprocessor\nWith I2C PortVDD\nCopyright © 2017, Texas Instruments Incorporated\n20TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedApplication Information (continued)\n9.1.2 Connecting Multiple Devices\nUptothree TLA202x devices canbeconnected toasingle I2Cbusbyusing different address pinconfigurations\nforeach device. Use theaddress pintosettheTLA202x toone ofthree different I2Caddresses. Figure 19\nshows anexample with three TLA202x devices onthesame I2Cbus. One setofpullup resistors isrequired per\nbus line. The pullup resistor values may need todecrease tocompensate fortheadditional bus capacitance\npresented bymultiple devices andincreased linelength.\nNOTE: The TLA202x power andinput connections areomitted forclarity. The ADDR pinselects theI2Caddress.\nFigure 19.Connecting Multiple TLA202x Devices\nRFLT\nCSERFLT\nCDIF\nRFLT+\n±VDIF\n+\n±VCM\n+\n±VSESCL\nSDAADDRTLA2024\nI2C\nInterface 12-Bit\nû¯ ADCVoltage\nReference\nOscillatorPGA\nGNDVDD\nMux\nAIN1\nAIN2AIN0\nAIN3\nCopyright © 2017, Texas Instruments IncorporatedCCMCCM\n21TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedApplication Information (continued)\n9.1.3 Single-Ended Signal Measurements\nThe TLA2021 and TLA2022 can measure one single-ended signal, and theTLA2024 uptofour single-ended\nsignals. Tomeasure single-ended signals with theTLA2021 andTLA2022, connect AIN1 toGND externally. The\nTLA2024 measures single-ended signals byproperly configuring theMUX[2:0] bits(settings 100 to111) inthe\nconfiguration register .Figure 20shows asingle-ended connection scheme fortheTLA2024 highlighted inred(a\ndifferential connection scheme isshown ingreen). The single-ended signal range isfrom 0Vuptothepositive\nsupply or+FS (whichever islower). Negative voltages cannot beapplied tothese devices because theTLA202x\ncanonly accept positive voltages with respect toground. Only thecode range from 0000h to7FF0h (orasubset\nthereof incase +FS >VDD) isused inthiscase.\nFigure 20.Filter Implementation forSingle-Ended andDifferential Signal Measurements\nThe TLA2024 also allows AIN3 toserve asacommon point formeasurements byappropriately setting the\nMUX[2:0] bits. AIN0, AIN1, and AIN2 canallbemeasured with respect toAIN3. Inthisconfiguration, theusable\nvoltage and code range, respectively, isincreased over the single-ended configuration because negative\ndifferential voltages areallowed when GND <V(AIN3) <VDD. Assume thefollowing settings forexample: VDD =\n5V,FSR =±2.048 V,AIN P=AIN0, and AIN N=AIN3 =2.5V.Inthiscase, thevoltage atAIN0 canswing from\nV(AIN0) =2.5V–2.048 Vto2.5V+2.048 Vusing theentire full-scale range.\n9.1.4 Analog Input Filtering\nAnalog input filtering serves twopurposes:\n1.Limits theeffect ofaliasing during theADC sampling process\n2.Attenuates unwanted noise components outside thebandwidth ofinterest\nInmost cases, afirst-order resistor capacitor (RC) filter issufficient tocompletely eliminate aliasing ortoreduce\ntheeffect ofaliasing toalevel within thenoise floor ofthesensor. Agood starting point forasystem design with\ntheTLA202x istouseadifferential RCfilter with acutoff frequency setsomewhere between theselected output\ndata rate and 25kHz. Make theseries resistor values assmall aspossible toreduce voltage drops across the\nresistors caused bythedevice input currents toaminimum. However, theresistors should belarge enough to\nlimit thecurrent into theanalog inputs toless than 10mAintheevent ofanovervoltage. Then choose the\ndifferential capacitor value toachieve thetarget filter cutoff frequency. Common-mode filter capacitors toGND\ncanbeadded aswell, butshould always beatleast tentimes smaller than thedifferential filter capacitor.\nFigure 20shows anexample offiltering adifferential signal (AIN0, AIN1), and asingle-ended signal (AIN3).\nEquation 3and Equation 4show how tocalculate thefilter cutoff frequencies (fCO)inthedifferential and single-\nended cases, respectively.\nfCODIF=1/(2π·2·RFLT·CDIF) (3)\nfCOSE=1/(2π·RFLT·CSE) (4)\nS = START condition\nP = STOP condition\nA = acknowledge (SDA low)\nA = not acknowledge (SDA high)From master to slave\nFrom slave to master\nSSLAVE ADDRESS (1001 000) WA REGISTER POINTER (00h) A\nSSLAVE ADDRESS (1001 000) RA CONVERSION DATA (MSB) CONVERSION DATA (LSB) AP AP\nSSLAVE ADDRESS (1001 000) RA CONFIGURATION DATA (MSB) CONFIGURATION DATA (LSB) AP A \x87\x87\x87\x03\nSSLAVE ADDRESS (1001 000) WA REGISTER POINTER (01h) A\nCONFIGURATION DATA (85h)\x87\x87\x87\x03\n\x87\x87\x87\x03 CONFIGURATION DATA (C0h) P A A\n22TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedApplication Information (continued)\n9.1.5 Duty Cycling ToReduce Power Consumption\nForapplications where power consumption iscritical, theTLA202x support duty cycling that yield significant\npower savings byperiodically requesting high data rate readings ataneffectively lower data rate. Forexample,\nanTLA202x inpower-down state with adata rate setto3300 SPS can beoperated byamicrocontroller that\ninstructs asingle-shot conversion every 7.81 ms(128 SPS). Aconversion at3300 SPS requires approximately\n0.3ms,sotheTLA202x enters power-down state fortheremaining 7.51 ms.Inthisconfiguration, theTLA202x\nconsume approximately 1/25th thepower that isotherwise consumed incontinuous-conversion mode. The duty\ncycling rate isarbitrary andisdefined bythemaster controller.\n9.1.6 I2CCommunication Sequence Example\nThis section provides anexample ofanI2Ccommunication sequence between amicrocontroller (the master) and\naTLA2024 (the slave) configured with aslave address of1001 000 tostart asingle-shot conversion and\nsubsequently read theconversion result.\n1.Write theconfiguration register asshown inFigure 21toconfigure thedevice (forexample, write MUX[2:0] =\n000, PGA[2:0] =010, MODE =1,andDR[2:0] =110) andstart asingle-shot conversion (OS =1):\nFigure 21.Write theConfiguration Register\n2.Wait atleast t=1/DR±10% fortheconversion tocomplete.\nAlternatively, polltheOSbitfora1asshown inFigure 22todetermine when theconversion result isready\nforretrieval. This option does notwork incontinuous-conversion mode because theOSbitalways reads 0.\nFigure 22.Read theConfiguration Register toCheck forOS=1\n3.Then, asshown inFigure 23,read theconversion data register:\nFigure 23.Read theConversion Data Register\n4.Start anew single-shot conversion bywriting a1totheOSbitintheconfiguration register.\nTosave time, anew conversion canalso bestarted (step 4)before reading theconversion result (step 3).\nFigure 24lists alegend forFigure 21toFigure 23.\nFigure 24.Legend fortheI2CSequence Diagrams\n3.3 V3.3 V\n0.1 \x1dF\nTLA2024AIN0\nAIN1\nAIN3Mux\nOscillatorPGA12-Bit \nû¯\nADCVoltage\nReference\nGNDVDD\nI2C\nInterfaceSDA\nADDRSCL\nAIN2100 \r\n0.47 \x1dF\n100 \r\n0.47 \x1dF3.3 V\n1.8 VI2C Bus\nCopyright © 2017, Texas Instruments Incorporated1-k\r\x03to 10-k\r\nPullup Resistors\n23TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2 Typical Application\nThis application example describes how touse theTLA2024 tomonitor twodifferent supply voltage rails ina\nsystem. Figure 25shows atypical implementation formonitoring twosupply voltage rails.\nFigure 25.Monitoring Two Supply Voltage Rails Using theTLA2024\n9.2.1 Design Requirements\nTable 8lists thedesign requirements forthisapplication.\nTable 8.Design Requirements\nDESIGN PARAMETER VALUE\nDevice supply voltage 3.3V\nVoltage rails tomonitor 1.8V,3.3V\nMeasurement accuracy ±0.5%\nUpdate rate 1msperrail\n9.2.2 Detailed Design Procedure\nThe analog inputs, AIN0 and AIN3, connect directly tothesupply voltage rails that aremonitored through RC\nfilter resistors. Small filter resistor values of100Ωarechosen toreduce voltage drops, and therefore offset\nerrors, caused bytheinput currents oftheTLA2024 toaminimum. Filter capacitors of0.47 µFarechosen toset\nthefilter cutoff frequencies at3.39 kHz. Inorder togetone reading from each ofthetwosupplies within 2ms,a\ndata rate of2400 SPS isselected. The device issetupforsingle-ended measurements using MUX[2:0] settings\n100 and 101. AFSR =±4.096 Visselected tomeasure the3.3-V rail. The same FSR can also beused to\nmeasure the1.8-V railortheFSR canbesettoFSR =±2.048 V.\n1\n2\n3\n4VDD\nADDR\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2Device\nNC9\n7\n610\n58\n0.1 \x1dF\nTemperature ( qC)Measurement Error (%)\n-40-20 020406080 100-0.1-0.075-0.05-0.02500.0250.050.0750.1\n3.3 V rail monitor\n1.8 V rail monitor\n24TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated9.2.3 Application Curve\nThe measurement results inFigure 26show that thetwosupplies canbemeasured with ±0.5% accuracy over\nthecomplete operating ambient temperature range without anyoffset orgain calibration.\nFigure 26.Measurement Error vsTemperature\n10Power Supply Recommendations\nThe device requires asingle unipolar supply (VDD) topower theanalog anddigital circuitry ofthedevice.\n10.1 Power-Supply Sequencing\nWait approximately 50µsafter VDD isstabilized before communicating with thedevice toallow thepower-up\nreset process tocomplete.\n10.2 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. Asshown inFigure 27,VDD must\nbedecoupled with atleast a0.1-µFcapacitor toGND. The 0.1-µFbypass capacitor supplies themomentary\nbursts ofextra current required from thesupply when thedevice isconverting. Place thebypass capacitor as\nclose tothepower-supply pinofthedevice aspossible using low-impedance connections. Use multilayer\nceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL)\ncharacteristics forpower-supply decoupling purposes. Forvery sensitive systems, orforsystems inharsh noise\nenvironments, avoid using vias toconnect thecapacitors tothedevice pins forbetter noise immunity. The useof\nmultiple vias inparallel lowers theoverall inductance andisbeneficial forconnections toground planes.\nFigure 27.TLA202x Power-Supply Decoupling\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n25TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nEmploy best design practices when laying out aprinted-circuit board (PCB) forboth analog and digital\ncomponents. Foroptimal performance, separate theanalog components such asADCs, amplifiers, references,\ndigital-to-analog converters (DACs), and analog MUXs from digital components such asmicrocontrollers,\ncomplex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF)\ntransceivers, universal serial bus(USB) transceivers, and switching regulators. Figure 28shows anexample of\ngood component placement. Although Figure 28provides agood example ofcomponent placement, thebest\nplacement foreach application isunique tothegeometries, components, and PCB fabrication capabilities. That\nis,there isnosingle layout that isperfect forevery design and careful consideration must always beused when\ndesigning with anyanalog component.\nFigure 28.System Component Placement\nThe following points outline some basic recommendations forthelayout oftheTLA202x togetthebest possible\nperformance oftheADC. Agood design canberuined with abadcircuit layout.\n•Separate theanalog anddigital signals. Tostart, partition theboard intoanalog anddigital sections where the\nlayout permits. Route digital lines away from analog lines toprevent digital noise from coupling back into\nanalog signals.\n•Fillvoid areas onsignal layers with ground fill.\n•Provide good ground return paths. Signal return currents flow onthepath ofleast impedance. Iftheground\nplane iscutorhasother traces that block thecurrent from flowing right next tothesignal trace, theground\nplane must findanother path toreturn tothesource andcomplete thecircuit. Iftheground plane isforced into\nalarger path, there isanincreased chance ofsignal radiation. Sensitive signals aremore susceptible toEMI\ninterference.\n•Use bypass capacitors onsupplies tominimize high-frequency noise. Donotplace vias between bypass\ncapacitors andtheactive device. Forbest results, place thebypass capacitors onthesame layer asclose as\npossible totheactive device.\n•Consider theresistance and inductance oftherouting. Input traces often have resistances that react with the\ninput bias current andcause anadded error voltage. Reduce theloop area enclosed bythesource signal and\nthereturn current tominimize theinductance inthepath.\n•Forbest input combinations with differential measurements, use adjacent analog input lines such asAIN0,\nAIN1 and AIN2, AIN3. The differential capacitors must beofhigh quality. The best ceramic chip capacitors\nareC0G (NPO) capacitors, which have stable properties andlow-noise characteristics.\nSCL\nSDA\nAIN0AIN1SCL\nSDA\nVDD\nAIN3\nAIN21\nGNDDevice\nAIN2VDD\n10\n9\n4\n5678\n Vias connect to either bottom layer or\n an internal plane. The bottom layer or\n internal plane are dedicated GND planesADDR\n31\n2NCADDRAIN3AIN0\nAIN1\n26TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated11.2 Layout Example\nFigure 29.TLA2024 X2QFN Package\n27TLA2021 ,TLA2022 ,TLA2024\nwww.ti.com SBAS846 –NOVEMBER 2017\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 9.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTLA2021 Click here Click here Click here Click here Click here\nTLA2022 Click here Click here Click here Click here Click here\nTLA2024 Click here Click here Click here Click here Click here\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nI2C,NXP Semiconductors aretrademarks ofNXP Semiconductors.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n28TLA2021 ,TLA2022 ,TLA2024\nSBAS846 –NOVEMBER 2017 www.ti.com\nProduct Folder Links: TLA2021 TLA2022 TLA2024Submit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLA2021IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 9AZ\nTLA2021IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 9AZ\nTLA2022IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 19J\nTLA2022IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 19J\nTLA2024IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 9IJ\nTLA2024IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 9IJ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLA2021IRUGR X2QFN RUG 103000 180.0 8.41.752.250.654.08.0 Q1\nTLA2021IRUGT X2QFN RUG 10250 180.0 8.41.752.250.654.08.0 Q1\nTLA2022IRUGR X2QFN RUG 103000 180.0 8.41.752.250.654.08.0 Q1\nTLA2022IRUGT X2QFN RUG 10250 180.0 8.41.752.250.654.08.0 Q1\nTLA2024IRUGR X2QFN RUG 103000 180.0 8.41.752.250.654.08.0 Q1\nTLA2024IRUGT X2QFN RUG 10250 180.0 8.41.752.250.654.08.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Aug-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLA2021IRUGR X2QFN RUG 103000 200.0 183.0 25.0\nTLA2021IRUGT X2QFN RUG 10250 200.0 183.0 25.0\nTLA2022IRUGR X2QFN RUG 103000 200.0 183.0 25.0\nTLA2022IRUGT X2QFN RUG 10250 200.0 183.0 25.0\nTLA2024IRUGR X2QFN RUG 103000 200.0 183.0 25.0\nTLA2024IRUGT X2QFN RUG 10250 200.0 183.0 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Aug-2021\nPack Materials-Page 2\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TLA2024IRUGR

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 2V to 5.5V
  - Analog Input Voltage Range: GND to VDD + 0.3V
- **Current Ratings**: 
  - Supply Current (Operating): 150 µA
  - Power-down Current: 0.5 µA
- **Power Consumption**: 
  - Power Dissipation at VDD = 3.3V: 0.5 mW
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - X2QFN (10 pins), dimensions: 2mm x 1.5mm
- **Special Features**: 
  - Integrated Programmable Gain Amplifier (PGA)
  - Integrated Voltage Reference and Oscillator
  - I2C Compatible Interface
  - Supports Single-Shot and Continuous Conversion Modes
- **Moisture Sensitive Level**: 
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The TLA2024 is a cost-optimized, ultra-small, 12-bit delta-sigma analog-to-digital converter (ADC) designed for system monitoring applications. It features a flexible input multiplexer that allows for two differential or four single-ended input measurements. The device integrates a programmable gain amplifier (PGA), voltage reference, and oscillator, making it highly suitable for various applications where space and power efficiency are critical.

#### Typical Applications:
- **Personal Electronics**: Used in devices such as TVs, tablets, and cell phones for monitoring battery voltage and current.
- **Wearables**: Ideal for health monitoring devices that require accurate temperature and voltage measurements.
- **Home and Kitchen Appliances**: Can be used in appliances for monitoring various parameters.
- **Building Automation**: Suitable for HVAC systems and smoke detectors for environmental monitoring.
- **Battery-Powered Portable Instrumentation**: Effective in applications where low power consumption is essential, such as portable measurement devices.

The TLA2024 is particularly advantageous in applications requiring high channel density and low power consumption, making it an excellent choice for modern electronic designs.