Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,2258
design__instance__area,77991
design__instance_unmapped__count,0
synthesis__check_error__count,18
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.003591259941458702
power__switching__total,0.0023282933980226517
power__leakage__total,0.000002407426791251055
power__total,0.005921960808336735
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.10778486047660321
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26255787176457407
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11097187372012099
timing__setup__ws__corner:nom_fast_1p32V_m40C,8.433961323603487
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110972
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.433961
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.19067881147069138
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2852271832786197
timing__hold__ws__corner:nom_slow_1p08V_125C,0.33937037474135967
timing__setup__ws__corner:nom_slow_1p08V_125C,6.622358848738659
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.33937
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.622359
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.13438536774861976
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27121544666660524
timing__hold__ws__corner:nom_typ_1p20V_25C,0.19617277801900457
timing__setup__ws__corner:nom_typ_1p20V_25C,7.79692243948424
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.196173
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.796922
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.10778486047660321
clock__skew__worst_setup,0.26255787176457407
timing__hold__ws,0.11097187372012099
timing__setup__ws,6.622358848738659
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110972
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.622359
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,301
design__instance__area__stdcell,7224.94
design__instance__count__macros,3
design__instance__area__macros,48400
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.595869
design__instance__utilization__stdcell,0.16073
design__rows,88
design__rows:CoreSite,88
design__sites,16309
design__sites:CoreSite,16309
design__instance__count__class:macro,3
design__instance__area__class:macro,48400
design__instance__count__class:inverter,8
design__instance__area__class:inverter,43.5456
design__instance__count__class:sequential_cell,87
design__instance__area__class:sequential_cell,4262.03
design__instance__count__class:multi_input_combinational_cell,132
design__instance__area__class:multi_input_combinational_cell,1910.56
flow__warnings__count,1
flow__errors__count,0
flow__warnings__count:ODB-0220,3
flow__warnings__count:ORD-2011,3
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21198.8
design__violations,0
design__instance__count__class:timing_repair_buffer,42
design__instance__area__class:timing_repair_buffer,304.819
design__instance__count__class:clock_buffer,22
design__instance__area__class:clock_buffer,649.555
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,11
global_route__wirelength,31572
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
route__net,325
route__net__special,4
route__drc_errors__iter:0,10
route__wirelength__iter:0,24490
route__drc_errors__iter:1,1
route__wirelength__iter:1,24488
route__drc_errors__iter:2,0
route__wirelength__iter:2,24488
route__drc_errors__iter:3,0
route__wirelength__iter:3,24481
route__drc_errors,0
route__wirelength,24488
route__vias,2083
route__vias__singlecut,2083
route__vias__multicut,0
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,5.4432
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,554.7
design__instance__count__class:fill_cell,1954
design__instance__area__class:fill_cell,22366.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,77
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,77
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,77
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,77
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19924
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000763906
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00187485
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000743284
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00187485
design_powergrid__voltage__worst,0.00187485
design_powergrid__voltage__worst__net:VPWR,1.19924
design_powergrid__drop__worst,0.00187485
design_powergrid__drop__worst__net:VPWR,0.000763906
design_powergrid__voltage__worst__net:VGND,0.00187485
design_powergrid__drop__worst__net:VGND,0.00187485
ir__voltage__worst,1.2
ir__drop__avg,0.0000768
ir__drop__worst,0.000764
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
