// Seed: 537184237
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  wand  id_2
);
  assign id_1 = id_2;
  assign module_1.id_5 = 0;
endmodule
module module_0 #(
    parameter id_16 = 32'd26,
    parameter id_7  = 32'd91
) (
    output supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    input wor id_4
    , id_18,
    output supply1 id_5,
    input wor id_6,
    input tri0 _id_7,
    output uwire module_1,
    input wand id_9,
    output tri1 id_10,
    input supply0 id_11
    , id_19,
    input tri0 id_12
    , id_20,
    output supply1 id_13,
    input wire id_14,
    input uwire id_15,
    input uwire _id_16
);
  logic [id_16  -  1 : 1 'b0] id_21;
  assign id_3 = -1 + "" - "";
  wire [id_7 : 1] id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_4
  );
  assign id_10 = 1;
  assign id_22 = id_6 ? id_7 : id_19;
endmodule
