{% extends 'base.html' %}

{% load static %}

{% block content %}

<section>
        <div data-bss-parallax-bg="true" style="background: linear-gradient(rgba(0,0,0,0.2), rgba(136,136,136,0.2)), url('{% static 'img/career.jpg' %}') center / cover;height: 100vh;">
            <div class="container" style="padding-top: 40vh;text-align: center;">
                <h1 style="color: rgb(255,255,255);font-size: 50px;">Careers</h1>
            </div>
        </div>
    </section>
    <section class="normal-section">
        <div class="container">
            <h1 style="text-align: center;"><strong>Multiple Openings - Training would be provided.</strong><br></h1>
            <h2 style="text-align: center;font-weight: 100;">Looking for both fresh graduates and experienced people<br></h2>
            <div class="row" style="padding-top: 50px;">
                <div class="col-md-6" style="/*color: white;*/padding: 25px;border-radius: 10px;box-shadow: 5px 5px 0px rgba(0,0,0,0.14);border: 1px solid rgba(52,102,172,0.06)">
                    <h4>Front End – RTL Design Engineer:<br></h4>
                    <ul>
                        <li>Familiarity with Computer Architecture.<br></li>
                        <li>Familiarity or experience in RTL design with Verilog and/or VHDL is required.<br></li>
                        <li>Familiarity with VLSI Design.<br></li>
                        <li>Familiarity with LINUX/UNIX OS.<br></li>
                        <li>Familiarity with scripting languages like python and/or perl.<br></li>
                        <li>Excellent Communication Skills.<br></li>
                        <li>Good command of written English and reading comprehension.<br></li>
                    </ul>
                </div>
                <div class="col-md-6" style="/*color: white;*/padding: 25px;border-radius: 10px;box-shadow: 5px 5px 0px rgba(0,0,0,0.14);border: 1px solid rgba(52,102,172,0.06)">
                    <h4>Front End – RTL Verification Engineer:<br></h4>
                    <ul>
                        <li>Familiarity or experience with RTL verification – Bus Functional Models (BFMs).<br></li>
                        <li>Familiarity with Computer Architecture.<br></li>
                        <li>Familiarity with VLSI Design.<br></li>
                        <li>Familiarity with LINUX/UNIX OS.<br></li>
                        <li>Familiarity with scripting languages like python and/or perl.<br></li>
                        <li>Excellent Communication Skills.<br></li>
                        <li>Good command of written English and reading comprehension.<br></li>
                    </ul>
                </div>
            <!-- </div> -->
            <!-- <div class="d-md-flex justify-content-md-between" style="padding-top: 50px;"> -->
                <div class="col-md-6" style="/*color: white;*/padding: 25px;border-radius: 10px;box-shadow: 5px 5px 0px rgba(0,0,0,0.14);border: 1px solid rgba(52,102,172,0.06)">
                    <h4>Physical Design-APR Engineer:<br></h4>
                    <ul>
                        <li>Familiarity VLSI structural design methodologies and develop design flows.<br></li>
                        <li>Familiarity structural physical designs for, such as functional equivalency, timing/performance, noise, layout design rules, reliability and power.<br></li>
                        <li>Performs all aspects of the SoC design flow from high-level design to synthesis, place and route, timing and power to create a design database that is ready for manufacturing.<br></li>
                        <li>Familiarity with APR tools from SNPS-ICCII or Cadence -Innovus.<br></li>
                        <li>Familiarity with LVS/DRC using Calibre.<br></li>
                        <li>Familiarity with LINUX/UNIX OS.<br></li>
                        <li>Familiarity with scripting languages like python, perl, and TCL.<br></li>
                        <li>Excellent Communication Skills.<br></li>
                        <li>Good command of written English and reading comprehension.<br></li>
                    </ul>
                </div>
                <div class="col-md-6" style="/*color: white;*/padding: 25px;border-radius: 10px;box-shadow: 5px 5px 0px rgba(0,0,0,0.14);border: 1px solid rgba(52,102,172,0.06);">
                    <h4>CMOS Mixed Signal Design Engineer:<br></h4>
                    <ul>
                        <li>Basics knowledge CMOS device physics.<br></li>
                        <li>Familiarity CMOS digital Circuit Design.<br></li>
                        <li>Familiarity with CMOS small signal modelling of analog ckts. Being able to figure out the output impedance (rout) and transconductance (gm, gain and phase margin.<br></li>
                        <li>Familiarity with basic analog structures: current mirrors, opamps, I/V ref, VCOs.<br></li>
                        <li>Familiarity with Cadence spectre and/or hspice for analog ckt simulations.<br></li>
                        <li>Familiarity with other circuit simulators a plus.<br></li>
                        <li>Familiarity with analog layout and Cadence Virtuouso.<br></li>
                        <li>Familiarity with LINUX/UNIX OS.<br></li>
                        <li>Familiarity with scripting languages like python, perl&nbsp;and TCL..<br></li>
                        <li>Excellent Communication Skills.<br></li>
                        <li>Good command of written English and reading comprehension.<br></li>
                    </ul>
                </div>
            <!-- </div> -->
            <!-- <div class="d-md-flex justify-content-md-between" style="padding-top: 50px;"> -->
                <div class="col-md-6" style="/*color: white;*/padding: 25px;border-radius: 10px;box-shadow: 5px 5px 0px rgba(0,0,0,0.14);border: 1px solid rgba(52,102,172,0.06)">
                    <h4>FPGA Designer:<br></h4>
                    <ul>
                        <li>Some experience in one or more HDL language (System Verilog, Verilog), and one or more scripting language (TCL, Python, Perl, Shell-scripting.<br></li>
                        <li>Some experience with SoC design methodologies that involve multiple clock domains, clock power management and system debug.<br></li>
                        <li>Modeling: experience in C/C++/SystemC,<br></li>
                        <li>Preferably have some hands on experience with VIVADO and Xilinx FPGAs.<br></li>
                        <li>Preferably some networking protocol understanding.<br></li>
                    </ul>
                </div>
                <div class="col-md-6" style="/*color: white;*/padding: 25px;border-radius: 10px;box-shadow: 5px 5px 0px rgba(0,0,0,0.14);border: 1px solid rgba(52,102,172,0.06);">
                    <h4>Software Drivers:<br></h4>
                    <ul>
                        <li>Familiar with Linux kernel, IPC, and device driver model.<br></li>
                        <li>Familiar with various hardware elements of latest data center environment.<br></li>
                        <li>Familiar with embedded systems software stack.<br></li>
                        <li>Familiarity with OVS and PCIe drivers.<br></li>
                        <li>Some Understanding of DPDK/SRIOV protocol<br></li>
                        <li>Min 2-3 years Experience in C/C++.<br></li>
                    </ul>
                </div>
            </div>
            <div style="/*color: white;*/padding: 25px;border-radius: 10px;box-shadow: 5px 5px 0px rgba(0,0,0,0.14);border: 1px solid rgba(52,102,172,0.06);width: 100%;margin-top: 70px;">
                <h3 style="color: rgb(120,120,120);">About MERL<br></h3>
                <ul class="list-unstyled" style="color: rgb(120,120,120);">
                    <li>MERL is an equal opportunity employer does not discriminate based on race, ethnicity, color, religion, sex or social background.<br></li>
                    <li>MERL strives to provide an equitable work environment based on meritocracy, trust, respect and fairness.<br></li>
                    <li>Training would be provided in the area of deficiencies. Need commitment from potential candidates for 2-3yrs.<br></li>
                    <li>Competitive stipends/Salaries would be given matching the education and skill set as per offered in the local market.<br></li>
                </ul>
            </div>
            <h4 id="mail-merl" style="text-align: center;padding-top: 70px;">Please send your CV to: <a href="mailto:merl@uit.edu">merl@uit.edu</a></h4>
        </div>
    </section>
    
{% endblock %}