// Seed: 2907997696
module module_0 (
    input  uwire id_0,
    output wor   id_1
);
  logic id_3 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd70
) (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input wor _id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply0 id_6[id_3 : 1]
);
  supply0 [-1 'b0 : -1] id_8, id_9;
  buf primCall (id_4, id_2);
  assign id_8 = {id_1, id_2, id_2, id_8} && 1'b0;
  struct packed {logic id_10;} [-1 : id_3] id_11;
  ;
  module_0 modCall_1 (
      id_6,
      id_4
  );
endmodule
