<!DOCTYPE riviera-workspace-user>
<riviera-workspace-user>
    <plugins>
        <plugin name="simulation_controller">
            <settings>
                <breakpoints/>
            </settings>
        </plugin>
    </plugins>
    <documents>
        <document is_docked="1" type="verilog" file="../../rtl/gci_std_sync_fifo.v">
            <settings>
                <cursor line="26" column="0"/>
                <code_analysis enabled="1"/>
            </settings>
        </document>
        <document is_docked="1" type="verilog" file="../../rtl/gci_std_display_timing_generator.v">
            <settings>
                <cursor line="10" column="0"/>
                <code_analysis enabled="1"/>
            </settings>
        </document>
        <document is_docked="1" type="verilog" file="../../rtl/vram_controller/gci_std_display_vram_controller_sram.v">
            <settings>
                <cursor line="390" column="0"/>
                <code_analysis enabled="1"/>
            </settings>
        </document>
    </documents>
</riviera-workspace-user>
