// Seed: 1327233836
module module_0 ();
  assign id_1[1] = id_1;
  assign id_1 = id_1;
  wor  id_2;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wand id_5,
    output supply0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11
    , id_28, id_29,
    input tri0 id_12,
    input uwire id_13,
    output wire id_14,
    input tri1 id_15,
    output supply0 id_16,
    input tri id_17,
    output wor id_18,
    output tri1 id_19,
    output supply1 id_20,
    input tri1 id_21,
    input uwire id_22,
    input supply1 id_23,
    input tri1 id_24,
    output tri1 id_25,
    output tri id_26
);
  assign id_26 = 1;
  module_0();
endmodule
