
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1293.629 ; gain = 382.109 ; free physical = 1530 ; free virtual = 5656
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -113 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1335.648 ; gain = 34.016 ; free physical = 1527 ; free virtual = 5653
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1298d9e3e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 38 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19fe3dab7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.141 ; gain = 0.000 ; free physical = 1097 ; free virtual = 5321

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 28 load pin(s).
INFO: [Opt 31-10] Eliminated 1860 cells.
Phase 2 Constant Propagation | Checksum: 180e5b37a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1751.141 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5318

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 6014 unconnected nets.
INFO: [Opt 31-11] Eliminated 2148 unconnected cells.
Phase 3 Sweep | Checksum: 1be3662f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1751.141 ; gain = 0.000 ; free physical = 1059 ; free virtual = 5319

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1751.141 ; gain = 0.000 ; free physical = 1059 ; free virtual = 5319
Ending Logic Optimization Task | Checksum: 1be3662f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1751.141 ; gain = 0.000 ; free physical = 1059 ; free virtual = 5319

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 106 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 94 newly gated: 0 Total Ports: 212
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 129e22da7

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 724 ; free virtual = 5007
Ending Power Optimization Task | Checksum: 129e22da7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.469 ; gain = 387.328 ; free physical = 724 ; free virtual = 5007
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 2138.469 ; gain = 844.840 ; free physical = 724 ; free virtual = 5007
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 722 ; free virtual = 5007
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 714 ; free virtual = 5006
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -113 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 706 ; free virtual = 5004
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 9 inverter(s) to 25 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 703 ; free virtual = 4997

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 703 ; free virtual = 4997
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 699 ; free virtual = 4997

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 699 ; free virtual = 4997

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 699 ; free virtual = 4997
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 209631e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 699 ; free virtual = 4997

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: ba1dda88

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 696 ; free virtual = 4995
Phase 1.2.1 Place Init Design | Checksum: ca3736a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 694 ; free virtual = 4995
Phase 1.2 Build Placer Netlist Model | Checksum: ca3736a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 694 ; free virtual = 4995

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: ca3736a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 694 ; free virtual = 4995
Phase 1.3 Constrain Clocks/Macros | Checksum: ca3736a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 694 ; free virtual = 4995
Phase 1 Placer Initialization | Checksum: ca3736a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.469 ; gain = 0.000 ; free physical = 694 ; free virtual = 4995

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 283af74a1

Time (s): cpu = 00:01:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 670 ; free virtual = 4992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 283af74a1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:56 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 670 ; free virtual = 4992

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c2cd9ebe

Time (s): cpu = 00:02:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 669 ; free virtual = 4990

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ee1333cd

Time (s): cpu = 00:02:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 669 ; free virtual = 4990

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1ee1333cd

Time (s): cpu = 00:02:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 669 ; free virtual = 4990

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1516b00ac

Time (s): cpu = 00:02:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 669 ; free virtual = 4990

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12d81d541

Time (s): cpu = 00:02:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 668 ; free virtual = 4990

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 16f1fa999

Time (s): cpu = 00:02:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 661 ; free virtual = 4991
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 16f1fa999

Time (s): cpu = 00:02:24 ; elapsed = 00:01:24 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 661 ; free virtual = 4991

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16f1fa999

Time (s): cpu = 00:02:24 ; elapsed = 00:01:24 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 661 ; free virtual = 4991

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16f1fa999

Time (s): cpu = 00:02:25 ; elapsed = 00:01:25 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 661 ; free virtual = 4991
Phase 3.7 Small Shape Detail Placement | Checksum: 16f1fa999

Time (s): cpu = 00:02:25 ; elapsed = 00:01:25 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 661 ; free virtual = 4991

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1592dd7e1

Time (s): cpu = 00:02:26 ; elapsed = 00:01:26 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 659 ; free virtual = 4990
Phase 3 Detail Placement | Checksum: 1592dd7e1

Time (s): cpu = 00:02:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 660 ; free virtual = 4991

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1c2c75bf0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:33 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 660 ; free virtual = 4991

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1c2c75bf0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:33 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 660 ; free virtual = 4991

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1c2c75bf0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:34 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 660 ; free virtual = 4991

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 23cf67cb9

Time (s): cpu = 00:02:44 ; elapsed = 00:01:34 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 660 ; free virtual = 4991
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 23cf67cb9

Time (s): cpu = 00:02:45 ; elapsed = 00:01:34 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 660 ; free virtual = 4991
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 23cf67cb9

Time (s): cpu = 00:02:45 ; elapsed = 00:01:34 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 660 ; free virtual = 4990

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:19 ; elapsed = 00:02:08 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 638 ; free virtual = 4981
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.407. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:19 ; elapsed = 00:02:08 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 638 ; free virtual = 4981
Phase 4.1.3 Post Placement Optimization | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:19 ; elapsed = 00:02:08 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 633 ; free virtual = 4981
Phase 4.1 Post Commit Optimization | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:19 ; elapsed = 00:02:09 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 633 ; free virtual = 4981

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:20 ; elapsed = 00:02:09 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 633 ; free virtual = 4980

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:20 ; elapsed = 00:02:09 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 633 ; free virtual = 4980

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:20 ; elapsed = 00:02:10 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 632 ; free virtual = 4980
Phase 4.4 Placer Reporting | Checksum: 1bc48b5a8

Time (s): cpu = 00:03:20 ; elapsed = 00:02:10 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 632 ; free virtual = 4980

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1294b1c4e

Time (s): cpu = 00:03:21 ; elapsed = 00:02:10 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 632 ; free virtual = 4980
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1294b1c4e

Time (s): cpu = 00:03:21 ; elapsed = 00:02:10 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 631 ; free virtual = 4980
Ending Placer Task | Checksum: ada5c5f9

Time (s): cpu = 00:03:21 ; elapsed = 00:02:10 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 631 ; free virtual = 4979
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:26 ; elapsed = 00:02:13 . Memory (MB): peak = 2151.477 ; gain = 13.008 ; free physical = 631 ; free virtual = 4979
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 583 ; free virtual = 4977
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 612 ; free virtual = 4977
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 604 ; free virtual = 4977
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 599 ; free virtual = 4977
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 590 ; free virtual = 4976
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -113 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6ab8b79a ConstDB: 0 ShapeSum: 42ed0e5f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ec8d7a74

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 587 ; free virtual = 4968

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ec8d7a74

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 584 ; free virtual = 4966

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ec8d7a74

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 570 ; free virtual = 4952
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22aaddf85

Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 517 ; free virtual = 4908
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.462  | TNS=0.000  | WHS=-0.278 | THS=-161.784|

Phase 2 Router Initialization | Checksum: 1fa5d59ba

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 2151.477 ; gain = 0.000 ; free physical = 510 ; free virtual = 4906

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d1828bc1

Time (s): cpu = 00:03:57 ; elapsed = 00:01:38 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 448 ; free virtual = 4843

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7562
 Number of Nodes with overlaps = 2328
 Number of Nodes with overlaps = 930
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a378550d

Time (s): cpu = 00:08:00 ; elapsed = 00:03:43 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 416 ; free virtual = 4840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.138 | TNS=-0.169 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1af1e7d86

Time (s): cpu = 00:08:01 ; elapsed = 00:03:44 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 412 ; free virtual = 4840

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1230dd01f

Time (s): cpu = 00:08:02 ; elapsed = 00:03:46 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 412 ; free virtual = 4839
Phase 4.1.2 GlobIterForTiming | Checksum: 1815b5557

Time (s): cpu = 00:08:05 ; elapsed = 00:03:48 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 412 ; free virtual = 4839
Phase 4.1 Global Iteration 0 | Checksum: 1815b5557

Time (s): cpu = 00:08:05 ; elapsed = 00:03:48 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 412 ; free virtual = 4839

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2183
 Number of Nodes with overlaps = 672
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17d101542

Time (s): cpu = 00:09:34 ; elapsed = 00:04:35 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 404 ; free virtual = 4837
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.194 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2537f96e5

Time (s): cpu = 00:09:35 ; elapsed = 00:04:35 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 404 ; free virtual = 4837
Phase 4 Rip-up And Reroute | Checksum: 2537f96e5

Time (s): cpu = 00:09:35 ; elapsed = 00:04:35 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 404 ; free virtual = 4837

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 225168b9f

Time (s): cpu = 00:09:40 ; elapsed = 00:04:37 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 400 ; free virtual = 4837
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.006 | TNS=-0.006 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c47d66d6

Time (s): cpu = 00:09:41 ; elapsed = 00:04:38 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 400 ; free virtual = 4837

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c47d66d6

Time (s): cpu = 00:09:41 ; elapsed = 00:04:38 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 400 ; free virtual = 4837
Phase 5 Delay and Skew Optimization | Checksum: 1c47d66d6

Time (s): cpu = 00:09:41 ; elapsed = 00:04:38 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 400 ; free virtual = 4837

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 21328048f

Time (s): cpu = 00:09:46 ; elapsed = 00:04:40 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 397 ; free virtual = 4837
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.073  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 26f398525

Time (s): cpu = 00:09:46 ; elapsed = 00:04:40 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 397 ; free virtual = 4837

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.225 %
  Global Horizontal Routing Utilization  = 12.405 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X35Y47 -> INT_R_X35Y47
   INT_L_X30Y44 -> INT_L_X30Y44
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y47 -> INT_L_X32Y47
East Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y49 -> INT_L_X32Y49
   INT_L_X40Y48 -> INT_L_X40Y48
   INT_R_X35Y47 -> INT_R_X35Y47
   INT_R_X37Y47 -> INT_R_X37Y47
   INT_R_X45Y47 -> INT_R_X45Y47
West Dir 2x2 Area, Max Cong = 86.3971%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y46 -> INT_R_X35Y47
   INT_L_X32Y40 -> INT_R_X33Y41
Phase 7 Route finalize | Checksum: 236c5ac52

Time (s): cpu = 00:09:47 ; elapsed = 00:04:40 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 396 ; free virtual = 4837

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 236c5ac52

Time (s): cpu = 00:09:47 ; elapsed = 00:04:41 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 396 ; free virtual = 4837

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21f139916

Time (s): cpu = 00:09:49 ; elapsed = 00:04:43 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 395 ; free virtual = 4836

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.073  | TNS=0.000  | WHS=0.005  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21f139916

Time (s): cpu = 00:09:50 ; elapsed = 00:04:43 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 395 ; free virtual = 4836
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:50 ; elapsed = 00:04:44 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 395 ; free virtual = 4836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:55 ; elapsed = 00:04:47 . Memory (MB): peak = 2172.461 ; gain = 20.984 ; free physical = 395 ; free virtual = 4836
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2188.469 ; gain = 0.000 ; free physical = 347 ; free virtual = 4835
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.469 ; gain = 16.008 ; free physical = 382 ; free virtual = 4836
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chathura/feature_IP/maxi/maxi_vivado/maxi_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.469 ; gain = 0.000 ; free physical = 381 ; free virtual = 4834
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2188.469 ; gain = 0.000 ; free physical = 380 ; free virtual = 4834
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.469 ; gain = 0.000 ; free physical = 375 ; free virtual = 4834
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -113 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U3/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U4/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/backsub_0/inst/backsub_fmul_32ns_32ns_32_4_max_dsp_U5/backsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U1/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/backsub_0/inst/backsub_fadd_32ns_32ns_32_5_full_dsp_U2/backsub_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 39 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2438.852 ; gain = 250.383 ; free physical = 113 ; free virtual = 4580
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 12:43:52 2017...
