// Seed: 1056666027
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial $display(id_3, id_2, id_2, 1'b0, 1'b0);
  module_0();
endmodule
module module_2 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  wand  id_4,
    output logic id_5
);
  always @(*) begin
    if (id_0) begin
      begin
        id_3 = id_1;
        if (1'b0 && id_2 == id_0) begin
          id_5 = 1;
          id_5 <= #id_1 1;
        end
      end
    end
  end
  module_0();
endmodule
