LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;

ENTITY maquinaMoore IS
	PORT ( 
		CLOCK	: IN  BIT;
		RESET	: IN  BIT;
		W		: IN  BIT;
		Z		: BUFFER BIT
	);

END maquinaMoore;

ARCHITECTURE funcionamento OF maquinaMoore IS
	
	SIGNAL y : STATE_TYPE;
	CONSTANT A : BIT_VECTOR (1 DOWNTO 0) := '00';
	CONSTANT B : BIT_VECTOR (1 DOWNTO 0) := '01';
	CONSTANT C : BIT_VECTOR (1 DOWNTO 0) := '11';
	CONSTANT D : BIT_VECTOR (1 DOWNTO 0) := '10';

	BEGIN
		
		PROCESS (RESET, CLOCK)
				
		BEGIN
								
			IF RESET = '0' THEN
				y <= A;
			ELSIF (CLOCK'EVENT AND CLOCK = '1') THEN
				CASE y IS
					WHEN A =>
						IF w = '0' THEN Y <= A;
						ELSE y <= B;
						END IF;
					WHEN B =>
						IF w = '0' THEN y <= A;
						ELSE y <= C;
						END IF;
					WHEN C =>
						IF w = '0' THEN y <= A;
						ELSE y <= C;
						END IF;
				END CASE;
			END IF;
		END PROCESS;
		
		z <= '1' WHEN y = C ELSE '0';
	
END funcionamento;