#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 14:03:18 2019
# Process ID: 16588
# Current directory: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado
# Command line: vivado
# Log file: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/vivado.log
# Journal file: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.xpr
INFO: [Project 1-313] Project file moved from '/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 6575.676 ; gain = 189.434 ; free physical = 1199 ; free virtual = 12308
update_compile_order -fileset sources_1
open_bd_design {/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <p_system> from BD file </home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6732.121 ; gain = 0.000 ; free physical = 911 ; free virtual = 12081
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_target all [get_files  /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd]
export_ip_user_files -of_objects  [get_files  /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd]
generate_target all [get_files  /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd]
INFO: [BD 41-1662] The design 'p_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/synth/p_system.vhd
VHDL Output written to : /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/sim/p_system.vhd
VHDL Output written to : /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/hdl/p_system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/ip/p_system_auto_pc_0/p_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/hw_handoff/p_system.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/hw_handoff/p_system_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/synth/p_system.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7026.863 ; gain = 24.824 ; free physical = 580 ; free virtual = 11770
catch { config_ip_cache -export [get_ips -all p_system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all p_system_axi_gpio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_axi_gpio_0_0, cache-ID = 312462ba00986911; cache size = 2.835 MB.
catch { config_ip_cache -export [get_ips -all p_system_axi_gpio_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_axi_gpio_1_0, cache-ID = 4e9147c7a396df0c; cache size = 2.835 MB.
catch { config_ip_cache -export [get_ips -all p_system_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_xbar_0, cache-ID = df46861b1c121718; cache size = 2.835 MB.
catch { config_ip_cache -export [get_ips -all p_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_auto_pc_0, cache-ID = 60c523c682fd8ebf; cache size = 2.835 MB.
catch { config_ip_cache -export [get_ips -all p_system_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_rst_ps7_0_100M_0, cache-ID = a3ef2f0e2406c06e; cache size = 2.835 MB.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd]
launch_runs -jobs 4 p_system_processing_system7_0_0_synth_1
[Fri Apr 12 14:06:30 2019] Launched p_system_processing_system7_0_0_synth_1...
Run output will be captured here: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.runs/p_system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/src/ip/p_system/p_system.bd] -directory /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 12 14:06:58 2019] Launched p_system_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
p_system_processing_system7_0_0_synth_1: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.runs/p_system_processing_system7_0_0_synth_1/runme.log
synth_1: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.runs/synth_1/runme.log
[Fri Apr 12 14:06:58 2019] Launched impl_1...
Run output will be captured here: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.runs/impl_1/runme.log
file copy -force /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/rtl/vivado/first_freertos.runs/impl_1/top_module.sysdef /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_tcp/sw/zedboard_hw_platform/top_module.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 13 07:48:59 2019...
