{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 21:36:31 2010 " "Info: Processing started: Mon Jul 19 21:36:31 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I -c I " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off I -c I" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extent.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Extent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extent " "Info: Found entity 1: Extent" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Info: Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file I.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I " "Info: Found entity 1: I" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "I " "Info: Elaborating entity \"I\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:inst " "Info: Elaborating entity \"Regfile\" for hierarchy \"Regfile:inst\"" {  } { { "I.bdf" "inst" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 56 96 296 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:inst4 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:inst4\"" {  } { { "I.bdf" "inst4" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 304 824 920 488 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "I.bdf" "inst2" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 192 624 832 288 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extent Extent:inst3 " "Info: Elaborating entity \"Extent\" for hierarchy \"Extent:inst3\"" {  } { { "I.bdf" "inst3" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 296 352 552 392 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ExImm32 Extent.v(17) " "Warning (10240): Verilog HDL Always Construct warning at Extent.v(17): inferring latch(es) for variable \"ExImm32\", which holds its previous value in one or more paths through the always construct" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[0\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[0\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[1\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[1\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[2\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[2\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[3\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[3\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[4\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[4\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[5\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[5\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[6\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[6\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[7\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[7\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[8\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[8\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[9\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[9\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[10\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[10\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[11\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[11\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[12\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[12\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[13\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[13\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[14\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[14\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[15\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[15\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[16\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[16\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[17\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[17\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[18\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[18\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[19\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[19\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[20\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[20\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[21\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[21\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[22\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[22\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[23\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[23\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[24\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[24\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[25\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[25\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[26\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[26\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[27\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[27\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[28\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[28\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[29\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[29\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[30\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[30\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[31\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[31\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "E:/My booK/计组/5/I/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "Regfile:inst\|RF__dual " "Info: RAM logic \"Regfile:inst\|RF__dual\" uninferred due to asynchronous read logic" {  } { { "Regfile.v" "RF__dual" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Regfile:inst\|RF~32 " "Info: Inferred altsyncram megafunction from the following design logic: \"Regfile:inst\|RF~32\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "Regfile.v" "RF~32" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "e:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Regfile:inst\|altsyncram:RF_rtl_0 " "Info: Elaborated megafunction instantiation \"Regfile:inst\|altsyncram:RF_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1e1 " "Info: Found entity 1: altsyncram_n1e1" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[31\] " "Warning (15610): No output dependent on input pin \"IR\[31\]\"" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[30\] " "Warning (15610): No output dependent on input pin \"IR\[30\]\"" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[29\] " "Warning (15610): No output dependent on input pin \"IR\[29\]\"" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[28\] " "Warning (15610): No output dependent on input pin \"IR\[28\]\"" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[27\] " "Warning (15610): No output dependent on input pin \"IR\[27\]\"" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[26\] " "Warning (15610): No output dependent on input pin \"IR\[26\]\"" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2264 " "Info: Implemented 2264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Info: Implemented 43 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2125 " "Info: Implemented 2125 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Allocated 186 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 21:36:43 2010 " "Info: Processing ended: Mon Jul 19 21:36:43 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 21:36:45 2010 " "Info: Processing started: Mon Jul 19 21:36:45 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I -c I " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off I -c I" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "I EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"I\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "2264 Top " "Info: Previous placement does not exist for 2264 of 2264 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "107 107 " "Warning: No exact pin location assignment(s) for 107 pins of 107 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[31\] " "Info: Pin Data\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[31] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[30\] " "Info: Pin Data\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[30] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[30] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[29\] " "Info: Pin Data\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[29] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[29] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[28\] " "Info: Pin Data\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[28] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[28] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[27\] " "Info: Pin Data\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[27] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[27] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[26\] " "Info: Pin Data\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[26] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[26] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[25\] " "Info: Pin Data\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[25] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[25] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[24\] " "Info: Pin Data\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[24] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[24] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[23\] " "Info: Pin Data\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[23] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[23] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[22\] " "Info: Pin Data\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[22] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[22] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[21\] " "Info: Pin Data\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[21] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[21] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[20\] " "Info: Pin Data\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[20] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[20] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[19\] " "Info: Pin Data\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[19] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[19] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[18\] " "Info: Pin Data\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[18] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[18] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[17\] " "Info: Pin Data\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[17] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[17] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[16\] " "Info: Pin Data\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[16] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[16] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[15\] " "Info: Pin Data\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[15] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[14\] " "Info: Pin Data\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[14] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[13\] " "Info: Pin Data\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[13] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[12\] " "Info: Pin Data\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[12] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[11\] " "Info: Pin Data\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[11] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[10\] " "Info: Pin Data\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[10] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[9\] " "Info: Pin Data\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[9] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[8\] " "Info: Pin Data\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[8] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[7\] " "Info: Pin Data\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[7] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[6\] " "Info: Pin Data\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[6] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[5\] " "Info: Pin Data\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[5] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[4\] " "Info: Pin Data\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[4] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[3\] " "Info: Pin Data\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[3] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[2\] " "Info: Pin Data\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[2] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[1\] " "Info: Pin Data\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[1] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[0\] " "Info: Pin Data\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { Data[0] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[31\] " "Info: Pin IR\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[31] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[30\] " "Info: Pin IR\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[30] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[30] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[29\] " "Info: Pin IR\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[29] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[29] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[28\] " "Info: Pin IR\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[28] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[28] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[27\] " "Info: Pin IR\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[27] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[27] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[26\] " "Info: Pin IR\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[26] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[26] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[31\] " "Info: Pin DataALU\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[31] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[30\] " "Info: Pin DataALU\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[30] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[30] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[29\] " "Info: Pin DataALU\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[29] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[29] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[28\] " "Info: Pin DataALU\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[28] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[28] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[27\] " "Info: Pin DataALU\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[27] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[27] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[26\] " "Info: Pin DataALU\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[26] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[26] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[25\] " "Info: Pin DataALU\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[25] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[25] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[24\] " "Info: Pin DataALU\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[24] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[24] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[23\] " "Info: Pin DataALU\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[23] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[23] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[22\] " "Info: Pin DataALU\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[22] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[22] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[21\] " "Info: Pin DataALU\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[21] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[21] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[20\] " "Info: Pin DataALU\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[20] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[20] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[19\] " "Info: Pin DataALU\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[19] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[19] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[18\] " "Info: Pin DataALU\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[18] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[18] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[17\] " "Info: Pin DataALU\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[17] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[17] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[16\] " "Info: Pin DataALU\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[16] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[16] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[15\] " "Info: Pin DataALU\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[15] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[15] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[14\] " "Info: Pin DataALU\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[14] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[14] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[13\] " "Info: Pin DataALU\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[13] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[13] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[12\] " "Info: Pin DataALU\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[12] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[12] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[11\] " "Info: Pin DataALU\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[11] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[11] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[10\] " "Info: Pin DataALU\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[10] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[9\] " "Info: Pin DataALU\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[9] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[9] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[8\] " "Info: Pin DataALU\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[8] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[8] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[7\] " "Info: Pin DataALU\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[7] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[7] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[6\] " "Info: Pin DataALU\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[6] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[6] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[5\] " "Info: Pin DataALU\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[5] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[5] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[4\] " "Info: Pin DataALU\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[4] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[3\] " "Info: Pin DataALU\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[3] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[2\] " "Info: Pin DataALU\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[2] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[2] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[1\] " "Info: Pin DataALU\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[1] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataALU\[0\] " "Info: Pin DataALU\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { DataALU[0] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataALU[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegToSee\[2\] " "Info: Pin RegToSee\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { RegToSee[2] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 40 56 439 "RegToSee\[4..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[2] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegToSee\[3\] " "Info: Pin RegToSee\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { RegToSee[3] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 40 56 439 "RegToSee\[4..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegToSee\[1\] " "Info: Pin RegToSee\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { RegToSee[1] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 40 56 439 "RegToSee\[4..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegToSee\[0\] " "Info: Pin RegToSee\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { RegToSee[0] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 40 56 439 "RegToSee\[4..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegToSee\[4\] " "Info: Pin RegToSee\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { RegToSee[4] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 40 56 439 "RegToSee\[4..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Info: Pin IR\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[15] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Func_I\[1\] " "Info: Pin ALU_Func_I\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { ALU_Func_I[1] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 296 472 264 "ALU_Func_I\[3..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Func_I\[2\] " "Info: Pin ALU_Func_I\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { ALU_Func_I[2] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 296 472 264 "ALU_Func_I\[3..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[2] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Func_I\[0\] " "Info: Pin ALU_Func_I\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { ALU_Func_I[0] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 296 472 264 "ALU_Func_I\[3..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Func_I\[3\] " "Info: Pin ALU_Func_I\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { ALU_Func_I[3] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 296 472 264 "ALU_Func_I\[3..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Func_I[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Info: Pin IR\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[14] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Info: Pin IR\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[13] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Info: Pin IR\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[12] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[11] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[10] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[9] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[8] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[7] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[6] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[5] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[4] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[3] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[2] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[1] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[0] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[16\] " "Info: Pin IR\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[16] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[16] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[18\] " "Info: Pin IR\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[18] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[18] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[20\] " "Info: Pin IR\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[20] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[19\] " "Info: Pin IR\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[19] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[19] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[17\] " "Info: Pin IR\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[17] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[17] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PClk " "Info: Pin PClk not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { PClk } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { RegWrite } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 0 104 272 16 "RegWrite" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[21\] " "Info: Pin IR\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[21] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[21] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[22\] " "Info: Pin IR\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[22] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[22] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[23\] " "Info: Pin IR\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[23] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[23] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[24\] " "Info: Pin IR\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[24] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[24] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[25\] " "Info: Pin IR\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/72/quartus/bin/pin_planner.ppl" { IR[25] } } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[25] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "PClk Global clock in PIN 29 " "Info: Automatically promoted signal \"PClk\" to use Global clock in PIN 29" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "106 unused 3.30 42 64 0 " "Info: Number of I/O pins in group: 106 (unused VREF, 3.30 VCCIO, 42 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.864 ns memory register " "Info: Estimated most critical path is memory to register delay of 12.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a13~portb_address_reg4 1 MEM M4K_X33_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y14; Fanout = 1; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a13~portb_address_reg4'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a13~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 427 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[13\] 2 MEM M4K_X33_Y14 8 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X33_Y14; Fanout = 8; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[13\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a13~portb_address_reg4 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[13] } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.292 ns) 5.946 ns ALU:inst2\|ALU_DC~77 3 COMB LAB_X30_Y12 3 " "Info: 3: + IC(1.337 ns) + CELL(0.292 ns) = 5.946 ns; Loc. = LAB_X30_Y12; Fanout = 3; COMB Node = 'ALU:inst2\|ALU_DC~77'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[13] ALU:inst2|ALU_DC~77 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 6.599 ns ALU:inst2\|LessThan0~2660 4 COMB LAB_X30_Y12 4 " "Info: 4: + IC(0.539 ns) + CELL(0.114 ns) = 6.599 ns; Loc. = LAB_X30_Y12; Fanout = 4; COMB Node = 'ALU:inst2\|LessThan0~2660'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|ALU_DC~77 ALU:inst2|LessThan0~2660 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 7.252 ns ALU:inst2\|LessThan0~2686 5 COMB LAB_X30_Y12 2 " "Info: 5: + IC(0.063 ns) + CELL(0.590 ns) = 7.252 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'ALU:inst2\|LessThan0~2686'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|LessThan0~2660 ALU:inst2|LessThan0~2686 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 7.905 ns ALU:inst2\|LessThan2~2835 6 COMB LAB_X30_Y12 1 " "Info: 6: + IC(0.211 ns) + CELL(0.442 ns) = 7.905 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2835'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|LessThan0~2686 ALU:inst2|LessThan2~2835 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.558 ns ALU:inst2\|LessThan2~2850 7 COMB LAB_X30_Y12 1 " "Info: 7: + IC(0.539 ns) + CELL(0.114 ns) = 8.558 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2850'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|LessThan2~2835 ALU:inst2|LessThan2~2850 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 9.211 ns ALU:inst2\|LessThan2~2846 8 COMB LAB_X30_Y12 1 " "Info: 8: + IC(0.063 ns) + CELL(0.590 ns) = 9.211 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2846'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|LessThan2~2850 ALU:inst2|LessThan2~2846 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 9.864 ns ALU:inst2\|LessThan2~2848 9 COMB LAB_X30_Y12 1 " "Info: 9: + IC(0.361 ns) + CELL(0.292 ns) = 9.864 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2848'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.442 ns) 10.757 ns ALU:inst2\|Mux31~96 10 COMB LAB_X31_Y12 1 " "Info: 10: + IC(0.451 ns) + CELL(0.442 ns) = 10.757 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~96'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 11.410 ns ALU:inst2\|Mux31~97 11 COMB LAB_X31_Y12 1 " "Info: 11: + IC(0.211 ns) + CELL(0.442 ns) = 11.410 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~97'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 12.063 ns ALU:inst2\|Mux31~91 12 COMB LAB_X31_Y12 2 " "Info: 12: + IC(0.539 ns) + CELL(0.114 ns) = 12.063 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'ALU:inst2\|Mux31~91'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.738 ns) 12.864 ns Reg:inst4\|data_out\[0\] 13 REG LAB_X31_Y12 2 " "Info: 13: + IC(0.063 ns) + CELL(0.738 ns) = 12.864 ns; Loc. = LAB_X31_Y12; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.487 ns ( 65.97 % ) " "Info: Total cell delay = 8.487 ns ( 65.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.377 ns ( 34.03 % ) " "Info: Total interconnect delay = 4.377 ns ( 34.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.864 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a13~portb_address_reg4 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[13] ALU:inst2|ALU_DC~77 ALU:inst2|LessThan0~2660 ALU:inst2|LessThan0~2686 ALU:inst2|LessThan2~2835 ALU:inst2|LessThan2~2850 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y0 X31_Y13 " "Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y0 to location X31_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My booK/计组/5/I/I.fit.smsg " "Info: Generated suppressed messages file E:/My booK/计组/5/I/I.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Allocated 221 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 21:37:02 2010 " "Info: Processing ended: Mon Jul 19 21:37:02 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 21:37:04 2010 " "Info: Processing started: Mon Jul 19 21:37:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I -c I " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off I -c I" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Allocated 189 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 21:37:08 2010 " "Info: Processing ended: Mon Jul 19 21:37:08 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 21:37:09 2010 " "Info: Processing started: Mon Jul 19 21:37:09 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off I -c I --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off I -c I --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClk " "Info: Assuming node \"PClk\" is an undefined clock" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } } { "e:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClk memory Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 register Reg:inst4\|data_out\[0\] 70.61 MHz 14.163 ns Internal " "Info: Clock \"PClk\" has Internal fmax of 70.61 MHz between source memory \"Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0\" and destination register \"Reg:inst4\|data_out\[0\]\" (period= 14.163 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.402 ns + Longest memory register " "Info: + Longest memory to register delay is 13.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 1 MEM M4K_X33_Y14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\] 2 MEM M4K_X33_Y14 10 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X33_Y14; Fanout = 10; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.442 ns) 7.002 ns ALU:inst2\|LessThan0~2675 3 COMB LC_X35_Y14_N8 2 " "Info: 3: + IC(2.243 ns) + CELL(0.442 ns) = 7.002 ns; Loc. = LC_X35_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst2\|LessThan0~2675'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.292 ns) 7.745 ns ALU:inst2\|LessThan2~2844 4 COMB LC_X35_Y14_N7 1 " "Info: 4: + IC(0.451 ns) + CELL(0.292 ns) = 7.745 ns; Loc. = LC_X35_Y14_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2844'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.590 ns) 8.776 ns ALU:inst2\|LessThan2~2845 5 COMB LC_X35_Y14_N1 1 " "Info: 5: + IC(0.441 ns) + CELL(0.590 ns) = 8.776 ns; Loc. = LC_X35_Y14_N1; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2845'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.292 ns) 10.754 ns ALU:inst2\|LessThan2~2846 6 COMB LC_X30_Y12_N6 1 " "Info: 6: + IC(1.686 ns) + CELL(0.292 ns) = 10.754 ns; Loc. = LC_X30_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2846'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.050 ns ALU:inst2\|LessThan2~2848 7 COMB LC_X30_Y12_N7 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 11.050 ns; Loc. = LC_X30_Y12_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2848'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.114 ns) 11.885 ns ALU:inst2\|Mux31~96 8 COMB LC_X31_Y12_N1 1 " "Info: 8: + IC(0.721 ns) + CELL(0.114 ns) = 11.885 ns; Loc. = LC_X31_Y12_N1; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~96'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.181 ns ALU:inst2\|Mux31~97 9 COMB LC_X31_Y12_N2 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 12.181 ns; Loc. = LC_X31_Y12_N2; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~97'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 12.911 ns ALU:inst2\|Mux31~91 10 COMB LC_X31_Y12_N8 2 " "Info: 10: + IC(0.438 ns) + CELL(0.292 ns) = 12.911 ns; Loc. = LC_X31_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst2\|Mux31~91'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 13.402 ns Reg:inst4\|data_out\[0\] 11 REG LC_X31_Y12_N9 2 " "Info: 11: + IC(0.182 ns) + CELL(0.309 ns) = 13.402 ns; Loc. = LC_X31_Y12_N9; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.876 ns ( 51.31 % ) " "Info: Total cell delay = 6.876 ns ( 51.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 48.69 % ) " "Info: Total interconnect delay = 6.526 ns ( 48.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.074 ns - Smallest " "Info: - Smallest clock skew is -0.074 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"PClk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns Reg:inst4\|data_out\[0\] 2 REG LC_X31_Y12_N9 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X31_Y12_N9; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.185 ns - Longest memory " "Info: - Longest clock path from clock \"PClk\" to source memory is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.718 ns) 3.185 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 2 MEM M4K_X33_Y14 32 " "Info: 2: + IC(0.998 ns) + CELL(0.718 ns) = 3.185 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 68.67 % ) " "Info: Total cell delay = 2.187 ns ( 68.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.33 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.309ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Regfile:inst\|RF__dual~452 IR\[20\] PClk 16.589 ns register " "Info: tsu for register \"Regfile:inst\|RF__dual~452\" (data pin = \"IR\[20\]\", clock pin = \"PClk\") is 16.589 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.722 ns + Longest pin register " "Info: + Longest pin to register delay is 19.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IR\[20\] 1 PIN PIN_213 34 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_213; Fanout = 34; PIN Node = 'IR\[20\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.564 ns) + CELL(0.590 ns) 11.629 ns Regfile:inst\|WideOr0~22 2 COMB LC_X30_Y11_N2 64 " "Info: 2: + IC(9.564 ns) + CELL(0.590 ns) = 11.629 ns; Loc. = LC_X30_Y11_N2; Fanout = 64; COMB Node = 'Regfile:inst\|WideOr0~22'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.154 ns" { IR[20] Regfile:inst|WideOr0~22 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.292 ns) 14.124 ns Regfile:inst\|RF~1022 3 COMB LC_X32_Y17_N1 32 " "Info: 3: + IC(2.203 ns) + CELL(0.292 ns) = 14.124 ns; Loc. = LC_X32_Y17_N1; Fanout = 32; COMB Node = 'Regfile:inst\|RF~1022'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { Regfile:inst|WideOr0~22 Regfile:inst|RF~1022 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.483 ns) + CELL(0.115 ns) 19.722 ns Regfile:inst\|RF__dual~452 4 REG LC_X22_Y6_N5 1 " "Info: 4: + IC(5.483 ns) + CELL(0.115 ns) = 19.722 ns; Loc. = LC_X22_Y6_N5; Fanout = 1; REG Node = 'Regfile:inst\|RF__dual~452'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { Regfile:inst|RF~1022 Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 12.53 % ) " "Info: Total cell delay = 2.472 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.250 ns ( 87.47 % ) " "Info: Total interconnect delay = 17.250 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.722 ns" { IR[20] Regfile:inst|WideOr0~22 Regfile:inst|RF~1022 Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.722 ns" { IR[20] {} IR[20]~out0 {} Regfile:inst|WideOr0~22 {} Regfile:inst|RF~1022 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 9.564ns 2.203ns 5.483ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.170 ns - Shortest register " "Info: - Shortest clock path from clock \"PClk\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns Regfile:inst\|RF__dual~452 2 REG LC_X22_Y6_N5 1 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X22_Y6_N5; Fanout = 1; REG Node = 'Regfile:inst\|RF__dual~452'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PClk Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { PClk Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { PClk {} PClk~out0 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.722 ns" { IR[20] Regfile:inst|WideOr0~22 Regfile:inst|RF~1022 Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.722 ns" { IR[20] {} IR[20]~out0 {} Regfile:inst|WideOr0~22 {} Regfile:inst|RF~1022 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 9.564ns 2.203ns 5.483ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.115ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { PClk Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { PClk {} PClk~out0 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClk DataALU\[0\] Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 23.140 ns memory " "Info: tco from clock \"PClk\" to destination pin \"DataALU\[0\]\" through memory \"Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0\" is 23.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.185 ns + Longest memory " "Info: + Longest clock path from clock \"PClk\" to source memory is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.718 ns) 3.185 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 2 MEM M4K_X33_Y14 32 " "Info: 2: + IC(0.998 ns) + CELL(0.718 ns) = 3.185 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 68.67 % ) " "Info: Total cell delay = 2.187 ns ( 68.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.33 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.305 ns + Longest memory pin " "Info: + Longest memory to pin delay is 19.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 1 MEM M4K_X33_Y14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\] 2 MEM M4K_X33_Y14 10 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X33_Y14; Fanout = 10; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.442 ns) 7.002 ns ALU:inst2\|LessThan0~2675 3 COMB LC_X35_Y14_N8 2 " "Info: 3: + IC(2.243 ns) + CELL(0.442 ns) = 7.002 ns; Loc. = LC_X35_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst2\|LessThan0~2675'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.292 ns) 7.745 ns ALU:inst2\|LessThan2~2844 4 COMB LC_X35_Y14_N7 1 " "Info: 4: + IC(0.451 ns) + CELL(0.292 ns) = 7.745 ns; Loc. = LC_X35_Y14_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2844'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.590 ns) 8.776 ns ALU:inst2\|LessThan2~2845 5 COMB LC_X35_Y14_N1 1 " "Info: 5: + IC(0.441 ns) + CELL(0.590 ns) = 8.776 ns; Loc. = LC_X35_Y14_N1; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2845'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.292 ns) 10.754 ns ALU:inst2\|LessThan2~2846 6 COMB LC_X30_Y12_N6 1 " "Info: 6: + IC(1.686 ns) + CELL(0.292 ns) = 10.754 ns; Loc. = LC_X30_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2846'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.050 ns ALU:inst2\|LessThan2~2848 7 COMB LC_X30_Y12_N7 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 11.050 ns; Loc. = LC_X30_Y12_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2848'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.114 ns) 11.885 ns ALU:inst2\|Mux31~96 8 COMB LC_X31_Y12_N1 1 " "Info: 8: + IC(0.721 ns) + CELL(0.114 ns) = 11.885 ns; Loc. = LC_X31_Y12_N1; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~96'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.181 ns ALU:inst2\|Mux31~97 9 COMB LC_X31_Y12_N2 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 12.181 ns; Loc. = LC_X31_Y12_N2; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~97'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 12.911 ns ALU:inst2\|Mux31~91 10 COMB LC_X31_Y12_N8 2 " "Info: 10: + IC(0.438 ns) + CELL(0.292 ns) = 12.911 ns; Loc. = LC_X31_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst2\|Mux31~91'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.207 ns ALU:inst2\|Mux31~95 11 COMB LC_X31_Y12_N9 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 13.207 ns; Loc. = LC_X31_Y12_N9; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~95'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|Mux31~91 ALU:inst2|Mux31~95 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.974 ns) + CELL(2.124 ns) 19.305 ns DataALU\[0\] 12 PIN PIN_136 0 " "Info: 12: + IC(3.974 ns) + CELL(2.124 ns) = 19.305 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'DataALU\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { ALU:inst2|Mux31~95 DataALU[0] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.805 ns ( 45.61 % ) " "Info: Total cell delay = 8.805 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.500 ns ( 54.39 % ) " "Info: Total interconnect delay = 10.500 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 ALU:inst2|Mux31~95 DataALU[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} ALU:inst2|Mux31~95 {} DataALU[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns 3.974ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 ALU:inst2|Mux31~95 DataALU[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} ALU:inst2|Mux31~95 {} DataALU[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns 3.974ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RegToSee\[3\] Data\[21\] 26.220 ns Longest " "Info: Longest tpd from source pin \"RegToSee\[3\]\" to destination pin \"Data\[21\]\" is 26.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RegToSee\[3\] 1 PIN PIN_86 240 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_86; Fanout = 240; PIN Node = 'RegToSee\[3\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[3] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 40 56 439 "RegToSee\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.877 ns) + CELL(0.590 ns) 10.942 ns Regfile:inst\|RF__dual~32868 2 COMB LC_X29_Y16_N8 1 " "Info: 2: + IC(8.877 ns) + CELL(0.590 ns) = 10.942 ns; Loc. = LC_X29_Y16_N8; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32868'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.467 ns" { RegToSee[3] Regfile:inst|RF__dual~32868 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.442 ns) 13.387 ns Regfile:inst\|RF__dual~32869 3 COMB LC_X28_Y15_N8 1 " "Info: 3: + IC(2.003 ns) + CELL(0.442 ns) = 13.387 ns; Loc. = LC_X28_Y15_N8; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32869'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { Regfile:inst|RF__dual~32868 Regfile:inst|RF__dual~32869 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.114 ns) 14.658 ns Regfile:inst\|RF__dual~32872 4 COMB LC_X26_Y15_N4 1 " "Info: 4: + IC(1.157 ns) + CELL(0.114 ns) = 14.658 ns; Loc. = LC_X26_Y15_N4; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32872'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Regfile:inst|RF__dual~32869 Regfile:inst|RF__dual~32872 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.576 ns) + CELL(0.590 ns) 17.824 ns Regfile:inst\|RF__dual~32875 5 COMB LC_X21_Y7_N4 1 " "Info: 5: + IC(2.576 ns) + CELL(0.590 ns) = 17.824 ns; Loc. = LC_X21_Y7_N4; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32875'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { Regfile:inst|RF__dual~32872 Regfile:inst|RF__dual~32875 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.590 ns) 20.523 ns Regfile:inst\|RF__dual~32886 6 COMB LC_X22_Y16_N0 1 " "Info: 6: + IC(2.109 ns) + CELL(0.590 ns) = 20.523 ns; Loc. = LC_X22_Y16_N0; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32886'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { Regfile:inst|RF__dual~32875 Regfile:inst|RF__dual~32886 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.589 ns) + CELL(2.108 ns) 26.220 ns Data\[21\] 7 PIN PIN_226 0 " "Info: 7: + IC(3.589 ns) + CELL(2.108 ns) = 26.220 ns; Loc. = PIN_226; Fanout = 0; PIN Node = 'Data\[21\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.697 ns" { Regfile:inst|RF__dual~32886 Data[21] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.909 ns ( 22.54 % ) " "Info: Total cell delay = 5.909 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.311 ns ( 77.46 % ) " "Info: Total interconnect delay = 20.311 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "26.220 ns" { RegToSee[3] Regfile:inst|RF__dual~32868 Regfile:inst|RF__dual~32869 Regfile:inst|RF__dual~32872 Regfile:inst|RF__dual~32875 Regfile:inst|RF__dual~32886 Data[21] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "26.220 ns" { RegToSee[3] {} RegToSee[3]~out0 {} Regfile:inst|RF__dual~32868 {} Regfile:inst|RF__dual~32869 {} Regfile:inst|RF__dual~32872 {} Regfile:inst|RF__dual~32875 {} Regfile:inst|RF__dual~32886 {} Data[21] {} } { 0.000ns 0.000ns 8.877ns 2.003ns 1.157ns 2.576ns 2.109ns 3.589ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Reg:inst4\|data_out\[10\] IR\[10\] PClk -1.302 ns register " "Info: th for register \"Reg:inst4\|data_out\[10\]\" (data pin = \"IR\[10\]\", clock pin = \"PClk\") is -1.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.111 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns Reg:inst4\|data_out\[10\] 2 REG LC_X32_Y12_N2 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X32_Y12_N2; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[10\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { PClk Reg:inst4|data_out[10] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.428 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[10\] 1 PIN PIN_152 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 9; PIN Node = 'IR\[10\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.481 ns) + CELL(0.478 ns) 4.428 ns Reg:inst4\|data_out\[10\] 2 REG LC_X32_Y12_N2 2 " "Info: 2: + IC(2.481 ns) + CELL(0.478 ns) = 4.428 ns; Loc. = LC_X32_Y12_N2; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[10\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { IR[10] Reg:inst4|data_out[10] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 43.97 % ) " "Info: Total cell delay = 1.947 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 56.03 % ) " "Info: Total interconnect delay = 2.481 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { IR[10] Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { IR[10] {} IR[10]~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 2.481ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { IR[10] Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { IR[10] {} IR[10]~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 2.481ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Allocated 153 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 21:37:11 2010 " "Info: Processing ended: Mon Jul 19 21:37:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
