/*
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Ryder Lee <ryder.lee@mediatek.com>
 *
 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
 */

/dts-v1/;
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>


#include "mt7622.dtsi"
#include "mt6380.dtsi"

/ {
	model = "Netgear WAX206";
 	compatible = "netgear,wax206", "mediatek,mt7622";
 	
	aliases {
		serial0 = &uart0;
		led-boot = &led_power_r;
 		led-failsafe = &led_power_r;
 		led-running = &led_power_g;
 		led-upgrade = &led_power_g;
	};

 	chosen {
 		stdout-path = "serial0:115200n8";
 		bootargs = "earlycon=uart8250,mmio32,0x11002000 console=ttyS0,115200n8 swiotlb=512";
 	};

	cpus {
		cpu@0 {
			proc-supply = <&mt6380_vcpu_reg>;
			sram-supply = <&mt6380_vm_reg>;
		};

		cpu@1 {
			proc-supply = <&mt6380_vcpu_reg>;
			sram-supply = <&mt6380_vm_reg>;
		};
	};

	gpio-keys {
 		compatible = "gpio-keys";

 		reset {
 			label = "reset";
 			gpios = <&pio 0 GPIO_ACTIVE_LOW>;
 			linux,code = <KEY_RESTART>;
 		};

 		mesh {
 			label = "mesh";
 			gpios = <&pio 102 GPIO_ACTIVE_LOW>;
 			linux,code = <BTN_9>;
 			linux,input-type = <EV_SW>;
 		};
 	};

	gsw: gsw@0 {
		compatible = "mediatek,mt753x";
		mediatek,ethsys = <&ethsys>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	wed: wed@1020b000 {
		compatible = "mediatek,wed";
		wed_num = <2>;
		/* add this property for wed get the pci slot number. */
		pci_slot_map = <0>, <1>;
		reg = <0 0x1020a000 0 0x1000>,
		      <0 0x1020b000 0 0x1000>;
		interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 215 IRQ_TYPE_LEVEL_LOW>;
	};
	
	hnat: hnat@1b000000 {
	compatible = "mediatek,mtk-hnat_v2";
		reg = <0 0x1b100000 0 0x3000>;
		resets = <&ethsys 0>;
		reset-names = "mtketh";
	};
	
	pcie_mirror: pcie_mirror@10000400 {
		compatible = "mediatek,pcie-mirror";
		reg = <0 0x10000400 0 0x10>;
	};
	
	wdma: wdma@1b102800 {
		compatible = "mediatek,wed-wdma";
		reg = <0 0x1b102800 0 0x400>,
		      <0 0x1b102c00 0 0x400>;
		interrupts = <GIC_SPI 216 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 217 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 218 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 219 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 220 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 221 IRQ_TYPE_LEVEL_LOW>;
	};
	
	leds {
 		compatible = "gpio-leds";

 		led_power_r: power_red {
 			default-state = "on";
 			gpios = <&pio 3 GPIO_ACTIVE_LOW>;
 			label = "power:red";
 		};

 		led_power_g: power_green {
 			default-state = "off";
 			gpios = <&pio 4 GPIO_ACTIVE_LOW>;
 			label = "power:green";
 		};

 		inet_green {
 			default-state = "off";
 			gpios = <&pio 20 GPIO_ACTIVE_HIGH>;
 			label = "inet:green";
 		};

 		inet_blue {
 			default-state = "off";
 			gpios = <&pio 17 GPIO_ACTIVE_LOW>;
 			label = "inet:blue";
 		};

 		wifin_green {
 			default-state = "off";
 			gpios = <&pio 85 GPIO_ACTIVE_LOW>;
 			label = "wifin:green";
 		};

 		wifin_blue {
 			default-state = "off";
 			gpios = <&pio 86 GPIO_ACTIVE_LOW>;
 			label = "wifin:blue";
 		};

 		wifia_green {
 			default-state = "off";
 			gpios = <&pio 2 GPIO_ACTIVE_HIGH>;
 			label = "wifia:green";
 		};

 		wifia_blue {
 			default-state = "off";
 			gpios = <&pio 1 GPIO_ACTIVE_LOW>;
 			label = "wifia:blue";
 		};
 	};
	memory {
		reg = <0 0x40000000 0 0x40000000>;
	};

	reg_1p8v: regulator-1p8v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_5v: regulator-5v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-5V";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-boot-on;
		regulator-always-on;
	};
};


&eth {
	status = "okay";
	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";
		ext-phy-reset-gpios = <&pio 101 0>;
		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};


	mdio: mdio-bus {
		#address-cells = <1>;
		#size-cells = <0>;
 	};
	
};

&gsw {
	mediatek,mdio = <&mdio>;
	mediatek,portmap = "llllw";
	mediatek,mdio_master_pinmux = <1>;
	reset-gpios = <&pio 54 0>;
	interrupt-parent = <&pio>;
	interrupts = <53 IRQ_TYPE_LEVEL_HIGH>,<77 IRQ_TYPE_EDGE_FALLING>;
	status = "okay";

	port5: port@5 {
		compatible = "mediatek,mt753x-port";
		reg = <5>;
		phy-mode = "sgmii";

		fixed-link {
			speed = <2500>;
			full-duplex;
		};

	};

	port6: port@6 {
		compatible = "mediatek,mt753x-port";
		mediatek,ssc-on;
		reg = <6>;
		phy-mode = "sgmii";
		fixed-link {
			speed = <2500>;
			full-duplex;
		};
	};
};







&nor_flash {
	pinctrl-names = "default";
	pinctrl-0 = <&spi_nor_pins>;
	status = "disabled";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
	};
};

&pcie0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie0_pins>;
	status = "okay";
};

&pcie1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie1_pins>;
	status = "okay";
};

&pio {
	/* Attention: GPIO 90 is used to switch between PCIe@1,0 and
	 * SATA functions. i.e. output-high: PCIe, output-low: SATA
	 */
	asm_sel {
		gpio-hog;
		gpios = <90 GPIO_ACTIVE_HIGH>;
		output-high;
	};

	/* eMMC is shared pin with parallel NAND */
	emmc_pins_default: emmc-pins-default {
		mux {
			function = "emmc", "emmc_rst";
			groups = "emmc";
		};

		/* "NDL0","NDL1","NDL2","NDL3","NDL4","NDL5","NDL6","NDL7",
		 * "NRB","NCLE" pins are used as DAT0,DAT1,DAT2,DAT3,DAT4,
		 * DAT5,DAT6,DAT7,CMD,CLK for eMMC respectively
		 */
		conf-cmd-dat {
			pins = "NDL0", "NDL1", "NDL2",
			       "NDL3", "NDL4", "NDL5",
			       "NDL6", "NDL7", "NRB";
			input-enable;
			bias-pull-up;
		};

		conf-clk {
			pins = "NCLE";
			bias-pull-down;
		};
	};

	emmc_pins_uhs: emmc-pins-uhs {
		mux {
			function = "emmc";
			groups = "emmc";
		};

		conf-cmd-dat {
			pins = "NDL0", "NDL1", "NDL2",
			       "NDL3", "NDL4", "NDL5",
			       "NDL6", "NDL7", "NRB";
			input-enable;
			drive-strength = <4>;
			bias-pull-up;
		};

		conf-clk {
			pins = "NCLE";
			drive-strength = <4>;
			bias-pull-down;
		};
	};

	eth_pins: eth-pins {
		mux {
			function = "eth";
			groups = "mdc_mdio", "rgmii_via_gmac2";
		};
	};

	i2c1_pins: i2c1-pins {
		mux {
			function = "i2c";
			groups =  "i2c1_0";
		};
	};

	i2c2_pins: i2c2-pins {
		mux {
			function = "i2c";
			groups =  "i2c2_0";
		};
	};

	i2s1_pins: i2s1-pins {
		mux {
			function = "i2s";
			groups =  "i2s_out_mclk_bclk_ws",
				  "i2s1_in_data",
				  "i2s1_out_data";
		};

		conf {
			pins = "I2S1_IN", "I2S1_OUT", "I2S_BCLK",
			       "I2S_WS", "I2S_MCLK";
			drive-strength = <12>;
			bias-pull-down;
		};
	};

	irrx_pins: irrx-pins {
		mux {
			function = "ir";
			groups =  "ir_1_rx";
		};
	};

	irtx_pins: irtx-pins {
		mux {
			function = "ir";
			groups =  "ir_1_tx";
		};
	};

	/* Parallel nand is shared pin with eMMC */
	parallel_nand_pins: parallel-nand-pins {
		mux {
			function = "flash";
			groups = "par_nand";
		};
	};

	pcie0_pins: pcie0-pins {
		mux {
			function = "pcie";
			groups = "pcie0_pad_perst",
				 "pcie0_1_waken",
				 "pcie0_1_clkreq";
		};
	};

	pcie1_pins: pcie1-pins {
		mux {
			function = "pcie";
			groups = "pcie1_pad_perst",
				 "pcie1_0_waken",
				 "pcie1_0_clkreq";
		};
	};

	pmic_bus_pins: pmic-bus-pins {
		mux {
			function = "pmic";
			groups = "pmic_bus";
		};
	};

	pwm7_pins: pwm1-2-pins {
		mux {
			function = "pwm";
			groups = "pwm_ch7_2";
		};
	};

	wled_pins: wled-pins {
		mux {
			function = "led";
			groups = "wled";
		};
	};

	sd0_pins_default: sd0-pins-default {
		mux {
			function = "sd";
			groups = "sd_0";
		};

		/* "I2S2_OUT, "I2S4_IN"", "I2S3_IN", "I2S2_IN",
		 *  "I2S4_OUT", "I2S3_OUT" are used as DAT0, DAT1,
		 *  DAT2, DAT3, CMD, CLK for SD respectively.
		 */
		conf-cmd-data {
			pins = "I2S2_OUT", "I2S4_IN", "I2S3_IN",
			       "I2S2_IN","I2S4_OUT";
			input-enable;
			drive-strength = <8>;
			bias-pull-up;
		};
		conf-clk {
			pins = "I2S3_OUT";
			drive-strength = <12>;
			bias-pull-down;
		};
		conf-cd {
			pins = "TXD3";
			bias-pull-up;
		};
	};

	sd0_pins_uhs: sd0-pins-uhs {
		mux {
			function = "sd";
			groups = "sd_0";
		};

		conf-cmd-data {
			pins = "I2S2_OUT", "I2S4_IN", "I2S3_IN",
			       "I2S2_IN","I2S4_OUT";
			input-enable;
			bias-pull-up;
		};

		conf-clk {
			pins = "I2S3_OUT";
			bias-pull-down;
		};
	};

	/* Serial NAND is shared pin with SPI-NOR */
	serial_nand_pins: serial-nand-pins {
		mux {
			function = "flash";
			groups = "snfi";
		};
	};

	spic0_pins: spic0-pins {
		mux {
			function = "spi";
			groups = "spic0_0";
		};
	};

	spic1_pins: spic1-pins {
		mux {
			function = "spi";
			groups = "spic1_0";
		};
	};

	/* SPI-NOR is shared pin with serial NAND */
	spi_nor_pins: spi-nor-pins {
		mux {
			function = "flash";
			groups = "spi_nor";
		};
	};

	/* serial NAND is shared pin with SPI-NOR */
	serial_nand_pins: serial-nand-pins {
		mux {
			function = "flash";
			groups = "snfi";
		};
	};

	uart0_pins: uart0-pins {
		mux {
			function = "uart";
			groups = "uart0_0_tx_rx" ;
		};
	};

	uart2_pins: uart2-pins {
		mux {
			function = "uart";
			groups = "uart2_1_tx_rx" ;
		};
	};

	watchdog_pins: watchdog-pins {
		mux {
			function = "watchdog";
			groups = "watchdog";
		};
	};
};

&pwm {
	status = "okay";
};

&pwrap {
	pinctrl-names = "default";
	pinctrl-0 = <&pmic_bus_pins>;

	status = "okay";
};

&sata {
	status = "disable";
};

&sata_phy {
	status = "disable";
};

&hnat {
	mtketh-wan = "eth0.2";
	mtketh-ppd = "eth0.1";
	mtketh-lan = "eth0";
	mtketh-max-gmac = <0x1>;
	ext-devices = "wlan1", "wlan0","rai0","apclii0","ra0","apcli0";
	status = "okay";
};
&snand {
	pinctrl-names = "default";
	pinctrl-0 = <&serial_nand_pins>;
	status = "okay";

	mediatek,bmt-v2;
	mediatek,bmt-table-size = <0x1000>;

	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		partition@0 {
			label = "Preloader";
			reg = <0x00000 0x0080000>;
			read-only;
			};

		partition@80000 {
			label = "ATF";
			reg = <0x80000 0x0040000>;
			read-only;
			};

			partition@c0000 {
			label = "Bootloader";
			reg = <0xc0000 0x0080000>;
			read-only;
			};

		partition@140000 {
			label = "Config";
			reg = <0x140000 0x0080000>;
			};


		factory: partition@1c0000 {
			label = "factory";
			reg = <0x1c0000 0x0100000>;
			read-only;

			compatible = "nvmem-cells";
			#address-cells = <1>;
			#size-cells = <1>;

			macaddr_factory_7fff4: macaddr@7fff4 {
					reg = <0x7fff4 0x6>;
				};

			macaddr_factory_7fffa: macaddr@7fffa {
					reg = <0x7fffa 0x6>;
				};
		};

		partition@2c0000 {
			label = "firmware";
			reg = <0x2c0000 0x4c00000>;

			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
			label = "kernel";
			reg = <0x0 0x600000>;
			};

			partition@600000 {
			label = "ubi";
			reg = <0x600000 0x4600000>;
			};
		};


		partition@4ec0000 {
			label = "CFG";
			reg = <0x4ec0000 0x800000>;
			read-only;
			};

		partition@56c0000 {
			label = "RAE";
			reg = <0x56c0000 0x400000>;
			read-only;
			};

		partition@5ac0000 {
			label = "POT";
			reg = <0x5ac0000 0x100000>;
			read-only;
			};

		partition@5bc0000 {
			label = "Language";
			reg = <0x5bc0000 0x400000>;
			read-only;
			};

		partition@5fc0000 {
			label = "Traffic";
			reg = <0x5fc0000 0x200000>;
			read-only;
			};

		partition@61c0000 {
			label = "Cert";
			reg = <0x61c0000 0x100000>;
			read-only;
			};

		partition@62c0000 {
			label = "NTGRcryptK";
			reg = <0x62c0000 0x100000>;
			read-only;
			};

		partition@63c0000 {
			label = "NTGRcryptD";
			reg = <0x63c0000 0x500000>;
			read-only;
			};

		partition@68c0000 {
			label = "LOG";
			reg = <0x68c0000 0x100000>;
			read-only;
			};

		partition@69c0000 {
			label = "User_data";
			reg = <0x69c0000 0x640000>;
			read-only;
			};
		
};
};


&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_pins>;
	status = "okay";
};


&watchdog {
	pinctrl-names = "default";
	pinctrl-0 = <&watchdog_pins>;
	status = "okay";
};

&wmac {
	status = "okay";

	mediatek,mtd-eeprom = <&factory 0x0>;
};
