#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 24 18:25:43 2020
# Process ID: 14600
# Current directory: D:/HANIN/ROB307/crossbarZynq/axiCrossBar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7664 D:\HANIN\ROB307\crossbarZynq\axiCrossBar\axiCrossBar.xpr
# Log file: D:/HANIN/ROB307/crossbarZynq/axiCrossBar/vivado.log
# Journal file: D:/HANIN/ROB307/crossbarZynq/axiCrossBar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HANIN/ROB307/crossbarZynq/ip_repo/myipAxi4_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/HANIN/software/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 868.711 ; gain = 230.273
update_compile_order -fileset sources_1
open_bd_design {D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- cea.fr:user:myipAxi4:1.0 - myipAxi4_0
Adding component instance block -- cea.fr:user:myipAxi4:1.0 - myipAxi4_1
Adding component instance block -- cea.fr:user:myipAxi4:1.0 - myipAxi4_2
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_4
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_5
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.793 ; gain = 63.699
startgroup
set_property -dict [list CONFIG.CONNECTIVITY_MODE {SAMD} CONFIG.R_REGISTER {0}] [get_bd_cells axi_crossbar_0]
endgroup
save_bd_design
Wrote  : <D:\HANIN\ROB307\crossbarZynq\axiCrossBar\axiCrossBar.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_2
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_crossbar_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_crossbar_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_crossbar_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_crossbar_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_crossbar_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_crossbar_0/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_crossbar_0/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_crossbar_0/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_crossbar_0/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_crossbar_0/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_crossbar_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_crossbar_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_crossbar_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_crossbar_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_crossbar_0/M02_AXI(1)
Wrote  : <D:\HANIN\ROB307\crossbarZynq\axiCrossBar\axiCrossBar.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_awid'(3) to net 'myipAxi4_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_0/m00_axi_rid'(1) to net 'myipAxi4_0_M00_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_0/m00_axi_bid'(1) to net 'myipAxi4_0_M00_AXI_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_arid'(3) to net 'myipAxi4_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_3_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addrb'(32) to net 'axi_bram_ctrl_5_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_awid'(3) to net 'myipAxi4_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_2/m00_axi_rid'(1) to net 'myipAxi4_2_M00_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_2/m00_axi_bid'(1) to net 'myipAxi4_2_M00_AXI_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_arid'(3) to net 'myipAxi4_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_4_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_awid'(3) to net 'myipAxi4_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_1/m00_axi_rid'(1) to net 'myipAxi4_1_M00_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_1/m00_axi_bid'(1) to net 'myipAxi4_1_M00_AXI_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_arid'(3) to net 'myipAxi4_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_awid'(3) to net 'myipAxi4_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_0/m00_axi_rid'(1) to net 'myipAxi4_0_M00_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_0/m00_axi_bid'(1) to net 'myipAxi4_0_M00_AXI_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_arid'(3) to net 'myipAxi4_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_3_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addrb'(32) to net 'axi_bram_ctrl_5_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_awid'(3) to net 'myipAxi4_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_2/m00_axi_rid'(1) to net 'myipAxi4_2_M00_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_2/m00_axi_bid'(1) to net 'myipAxi4_2_M00_AXI_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_arid'(3) to net 'myipAxi4_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_4_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_awid'(3) to net 'myipAxi4_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_1/m00_axi_rid'(1) to net 'myipAxi4_1_M00_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/myipAxi4_1/m00_axi_bid'(1) to net 'myipAxi4_1_M00_AXI_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_crossbar_0/s_axi_arid'(3) to net 'myipAxi4_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block myipAxi4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myipAxi4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myipAxi4_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Nov 24 18:27:33 2020] Launched synth_2...
Run output will be captured here: D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.runs/synth_2/runme.log
[Tue Nov 24 18:27:33 2020] Launched impl_1...
Run output will be captured here: D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1248.469 ; gain = 169.430
file copy -force D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.runs/impl_1/design_1_wrapper.sysdef D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk -hwspec D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk -hwspec D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk -hwspec D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk -hwspec D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 23:07:15 2020...
