#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Mar 12 09:14:18 2019
# Process ID: 27145
# Log file: /home/s1554371/Processor/vivado.log
# Journal file: /home/s1554371/Processor/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/s1554371/Processor/Processor.xpr
INFO: [Project 1-313] Project file moved from '/home/s1557837/Processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port BUS_INTERRUPT_RAISE [/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port BUS_INTERRUPT_ACK [/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5962.176 ; gain = 71.434 ; free physical = 212 ; free virtual = 90775
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port BUS_INTERRUPT_RAISE [/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port BUS_INTERRUPT_ACK [/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/Frame_Buffer.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/Frame_Buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseMasterSM.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseMasterSM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseReceiver.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseReceiver.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseTransceiver.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseTransceiver.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseTransmitter.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseTransmitter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/SevenSegmentDisplay.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/SevenSegmentDisplay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/VGA_Sig_Gen.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/VGA_Sig_Gen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/Wrapper.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/Wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v:1]
[Tue Mar 12 09:22:01 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
launch_runs impl_1
[Tue Mar 12 09:22:23 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
add_files -norecurse /home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 09:24:16 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 09:24:16 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
file mkdir /home/s1554371/Processor/Processor.srcs/constrs_1
file mkdir /home/s1554371/Processor/Processor.srcs/constrs_1/new
close [ open /home/s1554371/Processor/Processor.srcs/constrs_1/new/proc_constraints.xdc w ]
add_files -fileset constrs_1 /home/s1554371/Processor/Processor.srcs/constrs_1/new/proc_constraints.xdc
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 09:27:52 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 09:27:52 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseTransceiver.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/Wrapper.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/VGA_Sig_Gen.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/imports/Downloads/Frame_Buffer.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseMasterSM.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseReceiver.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/imports/new/MouseTransmitter.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v]
set_property is_enabled false [get_files  /home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v]
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sources_1/new/IRModule-master/IR_interface_1_car.srcs/sources_1/new/SevenSegmentDisplay.v]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library work [/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v:1]
[Tue Mar 12 09:31:27 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
launch_runs impl_1
[Tue Mar 12 09:31:53 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
set_property used_in_synthesis false [get_files  /home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v]
set_property used_in_implementation false [get_files  /home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v]
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 09:36:36 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 09:36:36 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
set_property is_enabled false [get_files  /home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v]
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run impl_1
launch_runs impl_1
[Tue Mar 12 09:38:16 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 09:39:25 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 09:39:25 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 09:41:12 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 09:41:12 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Tue Mar 12 09:42:41 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 09:43:20 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 09:43:20 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 09:49:27 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 09:49:27 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 10:11:57 2019] Launched synth_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/synth_1/runme.log
[Tue Mar 12 10:11:57 2019] Launched impl_1...
Run output will be captured here: /home/s1554371/Processor/Processor.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 10:18:39 2019...
