<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_fpga_soc_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="neorv32_application_image" />
            <top_module name="neorv32_bootloader_image" />
            <top_module name="neorv32_package" />
            <top_module name="tb_fpga_soc_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3,419.559958 us"></ZoomStartTime>
      <ZoomEndTime time="6,454.559959 us"></ZoomEndTime>
      <Cursor1Time time="5,948.726625 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="32" />
   <wave_markers>
      <marker label="" time="57914889" />
   </wave_markers>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/arst">
      <obj_property name="ElementShortName">arst</obj_property>
      <obj_property name="ObjectShortName">arst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/clk_i">
      <obj_property name="ElementShortName">clk_i</obj_property>
      <obj_property name="ObjectShortName">clk_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/rstn_i">
      <obj_property name="ElementShortName">rstn_i</obj_property>
      <obj_property name="ObjectShortName">rstn_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/uart0_txd_o">
      <obj_property name="ElementShortName">uart0_txd_o</obj_property>
      <obj_property name="ObjectShortName">uart0_txd_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/uart0_rxd_i">
      <obj_property name="ElementShortName">uart0_rxd_i</obj_property>
      <obj_property name="ObjectShortName">uart0_rxd_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/uart0_rts_o">
      <obj_property name="ElementShortName">uart0_rts_o</obj_property>
      <obj_property name="ObjectShortName">uart0_rts_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/uart0_cts_i">
      <obj_property name="ElementShortName">uart0_cts_i</obj_property>
      <obj_property name="ObjectShortName">uart0_cts_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/i_bus_addr_o">
      <obj_property name="ElementShortName">i_bus_addr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_bus_addr_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/i_bus_rdata_i">
      <obj_property name="ElementShortName">i_bus_rdata_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_bus_rdata_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/i_bus_re_o">
      <obj_property name="ElementShortName">i_bus_re_o</obj_property>
      <obj_property name="ObjectShortName">i_bus_re_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/i_bus_ack_i">
      <obj_property name="ElementShortName">i_bus_ack_i</obj_property>
      <obj_property name="ObjectShortName">i_bus_ack_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/i_bus_err_i">
      <obj_property name="ElementShortName">i_bus_err_i</obj_property>
      <obj_property name="ObjectShortName">i_bus_err_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/i_bus_fence_o">
      <obj_property name="ElementShortName">i_bus_fence_o</obj_property>
      <obj_property name="ObjectShortName">i_bus_fence_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/i_bus_priv_o">
      <obj_property name="ElementShortName">i_bus_priv_o</obj_property>
      <obj_property name="ObjectShortName">i_bus_priv_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/gpio_o">
      <obj_property name="ElementShortName">gpio_o[63:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_o[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/csr_i">
      <obj_property name="ElementShortName">csr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/csr_rdata">
      <obj_property name="ElementShortName">csr_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_emb[1]">
      <obj_property name="ElementShortName">[1][31:0]</obj_property>
      <obj_property name="ObjectShortName">[1][31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_addr_o">
      <obj_property name="ElementShortName">d_bus_addr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">d_bus_addr_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_rdata_i">
      <obj_property name="ElementShortName">d_bus_rdata_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">d_bus_rdata_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_wdata_o">
      <obj_property name="ElementShortName">d_bus_wdata_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">d_bus_wdata_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_ben_o">
      <obj_property name="ElementShortName">d_bus_ben_o[3:0]</obj_property>
      <obj_property name="ObjectShortName">d_bus_ben_o[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_we_o">
      <obj_property name="ElementShortName">d_bus_we_o</obj_property>
      <obj_property name="ObjectShortName">d_bus_we_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_re_o">
      <obj_property name="ElementShortName">d_bus_re_o</obj_property>
      <obj_property name="ObjectShortName">d_bus_re_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_ack_i">
      <obj_property name="ElementShortName">d_bus_ack_i</obj_property>
      <obj_property name="ObjectShortName">d_bus_ack_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_err_i">
      <obj_property name="ElementShortName">d_bus_err_i</obj_property>
      <obj_property name="ObjectShortName">d_bus_err_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_fence_o">
      <obj_property name="ElementShortName">d_bus_fence_o</obj_property>
      <obj_property name="ObjectShortName">d_bus_fence_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/d_bus_priv_o">
      <obj_property name="ElementShortName">d_bus_priv_o</obj_property>
      <obj_property name="ObjectShortName">d_bus_priv_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mtime_irq_i">
      <obj_property name="ElementShortName">mtime_irq_i</obj_property>
      <obj_property name="ObjectShortName">mtime_irq_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/neorv32_cpu_control_inst/time_i">
      <obj_property name="ElementShortName">time_i[63:0]</obj_property>
      <obj_property name="ObjectShortName">time_i[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_fpga_soc_top/uut/cpu/inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl">
      <obj_property name="ElementShortName">trap_ctrl</obj_property>
      <obj_property name="ObjectShortName">trap_ctrl</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
