// -----------------------------------------------------------------------------
// Simulation: HW5
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/testbed.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v

// memory file
// -----------------------------------------------------------------------------
sram_256x8/sram_256x8.v

// design files
// -----------------------------------------------------------------------------
../05_APR/ipdc_pr.v
