// Seed: 1431148715
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6,
    input supply0 id_7,
    output wire id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input tri1 id_12,
    input wire id_13,
    input wire id_14,
    output tri id_15
);
  wire  id_17;
  logic id_18;
  ;
  wire id_19;
endmodule
module module_1 #(
    parameter id_0 = 32'd22
) (
    input  wire _id_0,
    output tri  id_1,
    input  wor  id_2,
    output tri  id_3
);
  wire [id_0 : -1  ==  1] id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
