<module name="PCIE_CFG_TYPE0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_BIST_HEADER" acronym="PCIE_BIST_HEADER" offset="0x100C" width="32" description="">
    <bitfield id="BIST_CAP" width="1" begin="31" end="31" resetval="0x0" description="Returns a one for BIST capability and zero otherwise. Not supported by PCIESS." range="" rwaccess="R"/>
    <bitfield id="START_BIST" width="1" begin="30" end="30" resetval="0x0" description="Write a one to start BIST. Not supported by PCIESS." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="COMP_CODE" width="4" begin="27" end="24" resetval="0x0" description="Completion code. Not supported by PCIESS." range="" rwaccess="R"/>
    <bitfield id="MULFUN_DEV" width="1" begin="23" end="23" resetval="0x0" description="Returns 1 if it is a multi-function device. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="HDR_TYPE" width="7" begin="22" end="16" resetval="0x0" description="Configuration header format." range="" rwaccess="R"/>
    <bitfield id="LAT_TMR" width="8" begin="15" end="8" resetval="0x0" description="Not applicable in PCIe" range="" rwaccess="R"/>
    <bitfield id="CACHELN_SIZ" width="8" begin="7" end="0" resetval="0x0" description="Not applicable in PCIe" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_BAR0" acronym="PCIE_BAR0" offset="0x1010" width="32" description="">
    <bitfield id="BASE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="Base Address. Based on the configuration of Register, not all bits may be writable." range="" rwaccess="RW"/>
    <bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0x0" description="For memory BARs, it indicates whether the region is prefetchable. Writable from internal bus interface. For I/O Bars, it is used as second least significant bit (LSB) of the base address. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="TYPE" width="2" begin="2" end="1" resetval="0x0" description="For memory BARs, they determine the BAR type. Writable from internal bus interface. For I/O BARs, bit 2 is the least significant bit (LSB) of the base address and bit 1 is 0. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MEM_SPACE" width="1" begin="0" end="0" resetval="0x0" description="Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_BAR0_MASK" acronym="PCIE_BAR0_MASK" offset="0x1010" width="32" description="">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0x0" description="Indicates whichPCIE_BAR0 bits to mask (non-writeable) from host, which determines the size of the BAR. The bits are writeable only, not readable." range="" rwaccess="W"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="PCIE_BAR0 Enable. The bit is writeable only, not readable." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_BAR1" acronym="PCIE_BAR1" offset="0x1014" width="32" description="">
    <bitfield id="BASE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="Base Address. Based on the configuration of Register, not all bits may be writable." range="" rwaccess="RW"/>
    <bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0x1" description="For memory BARs, it indicates whether the region is prefetchable. Writable from internal bus interface. For I/O Bars, it is used as second least significant bit (LSB) of the base address. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="TYPE" width="2" begin="2" end="1" resetval="0x0" description="For memory BARs, they determine the BAR type. Writable from internal bus interface. For I/O BARs, bit 2 is the least significant bit (LSB) of the base address and bit 1 is 0. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MEM_SPACE" width="1" begin="0" end="0" resetval="0x0" description="Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_BAR1_MASK" acronym="PCIE_BAR1_MASK" offset="0x1014" width="32" description="">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0x0" description="Indicates whichPCIE_BAR1 bits to mask (non-writeable) from host, which determines the size of the BAR. The bits are writeable only, not readable." range="" rwaccess="W"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="PCIE_BAR1 Enable. The bit is writeable only, not readable." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_BAR2" acronym="PCIE_BAR2" offset="0x1018" width="32" description="">
    <bitfield id="BASE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="Base Address. Based on the configuration of Register, not all bits may be writable." range="" rwaccess="RW"/>
    <bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0x1" description="For memory BARs, it indicates whether the region is prefetchable. Writable from internal bus interface. For I/O Bars, it is used as second least significant bit (LSB) of the base address. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="TYPE" width="2" begin="2" end="1" resetval="0x0" description="For memory BARs, they determine the BAR type. Writable from internal bus interface. For I/O BARs, bit 2 is the least significant bit (LSB) of the base address and bit 1 is 0. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MEM_SPACE" width="1" begin="0" end="0" resetval="0x0" description="Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_BAR2_MASK" acronym="PCIE_BAR2_MASK" offset="0x1018" width="32" description="">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0x0" description="Indicates whichPCIE_BAR2 bits to mask (non-writeable) from host, which determines the size of the BAR. The bits are writeable only, not readable." range="" rwaccess="W"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="PCIE_BAR2 Enable. The bit is writeable only, not readable." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_BAR3" acronym="PCIE_BAR3" offset="0x101C" width="32" description="">
    <bitfield id="BASE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="Base Address. Based on the configuration of Register, not all bits may be writable." range="" rwaccess="RW"/>
    <bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0x1" description="For memory BARs, it indicates whether the region is prefetchable. Writable from internal bus interface. For I/O Bars, it is used as second least significant bit (LSB) of the base address. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="TYPE" width="2" begin="2" end="1" resetval="0x0" description="For memory BARs, they determine the BAR type. Writable from internal bus interface. For I/O BARs, bit 2 is the least significant bit (LSB) of the base address and bit 1 is 0. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MEM_SPACE" width="1" begin="0" end="0" resetval="0x0" description="Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_BAR3_MASK" acronym="PCIE_BAR3_MASK" offset="0x101C" width="32" description="">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0x0" description="Indicates whichPCIE_BAR3 bits to mask (non-writeable) from host, which determines the size of the BAR. The bits are writeable only, not readable." range="" rwaccess="W"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="PCIE_BAR3 Enable. The bit is writeable only, not readable." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_BAR4" acronym="PCIE_BAR4" offset="0x1020" width="32" description="">
    <bitfield id="BASE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="Base Address. Based on the configuration of Register, not all bits may be writable." range="" rwaccess="RW"/>
    <bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0x1" description="For memory BARs, it indicates whether the region is prefetchable. Writable from internal bus interface. For I/O Bars, it is used as second least significant bit (LSB) of the base address. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="TYPE" width="2" begin="2" end="1" resetval="0x0" description="For memory BARs, they determine the BAR type. Writable from internal bus interface. For I/O BARs, bit 2 is the least significant bit (LSB) of the base address and bit 1 is 0. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MEM_SPACE" width="1" begin="0" end="0" resetval="0x0" description="Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_BAR4_MASK" acronym="PCIE_BAR4_MASK" offset="0x1020" width="32" description="">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0x0" description="Indicates whichPCIE_BAR4 bits to mask (non-writeable) from host, which determines the size of the BAR. The bits are writeable only, not readable." range="" rwaccess="W"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="PCIE_BAR4 Enable. The bit is writeable only, not readable." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_BAR5" acronym="PCIE_BAR5" offset="0x1024" width="32" description="">
    <bitfield id="BASE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="Base Address. Based on the configuration of Register, not all bits may be writable." range="" rwaccess="RW"/>
    <bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0x1" description="For memory BARs, it indicates whether the region is prefetchable. Writable from internal bus interface. For I/O Bars, it is used as second least significant bit (LSB) of the base address. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="TYPE" width="2" begin="2" end="1" resetval="0x0" description="For memory BARs, they determine the BAR type. Writable from internal bus interface. For I/O BARs, bit 2 is the least significant bit (LSB) of the base address and bit 1 is 0. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MEM_SPACE" width="1" begin="0" end="0" resetval="0x0" description="Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_BAR5_MASK" acronym="PCIE_BAR5_MASK" offset="0x1024" width="32" description="">
    <bitfield id="BAR_MASK" width="31" begin="31" end="1" resetval="0x0" description="Indicates whichPCIE_BAR5 bits to mask (non-writeable) from host, which determines the size of the BAR. The bits are writeable only, not readable." range="" rwaccess="W"/>
    <bitfield id="BAR_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="PCIE_BAR5 Enable. The bit is writeable only, not readable." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_SUBSYS_VNDR_ID" acronym="PCIE_SUBSYS_VNDR_ID" offset="0x102C" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x10000" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_EXPNSN_ROM" acronym="PCIE_EXPNSN_ROM" offset="0x1030" width="32" description="">
    <bitfield id="EXP_ROM_BASE_ADDR" width="21" begin="31" end="11" resetval="0x0" description="Address of Expansion ROM" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="10" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="EXP_ROM_EN" width="1" begin="0" end="0" resetval="0x0" description="Expansion ROM Enable" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CAP_PTR" acronym="PCIE_CAP_PTR" offset="0x1034" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CAP_PTR" width="8" begin="7" end="0" resetval="0x40" description="First Capability Pointer. By default, it points to Power Management Capability structure. Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_INT_PIN" acronym="PCIE_INT_PIN" offset="0x103C" width="32" description="">
    <bitfield id="MAX_LATENCY" width="8" begin="31" end="24" resetval="0x0" description="Not applicable to PCI Express." range="" rwaccess="R"/>
    <bitfield id="MIN_GRANT" width="8" begin="23" end="16" resetval="0x0" description="Not applicable to PCI Express." range="" rwaccess="R"/>
    <bitfield id="INT_PIN" width="8" begin="15" end="8" resetval="0x1" description="Interrupt Pin. It identifies the legacy interrupt message that the device uses. For single function configuration, the core only uses INTA. This register is writable through internal bus interface." range="" rwaccess="R"/>
    <bitfield id="INT_LINE" width="8" begin="7" end="0" resetval="0xFF" description="Interrupt Line. Value is system software specified." range="" rwaccess="RW"/>
  </register>
</module>
