; 
; Copyright (C) u-blox
; All rights reserved.
; This source file is the sole property of u-blox. Reproduction or utilization
; of this source in whole or part is forbidden without the written consent of
; u-blox.
; 
; FILE: aux_digif_apb_mmap.hs

AUX_DIGIF_APB_MMAP_HAL_VERSION EQU 203
AUX_DIGIF_APB_MMAP_REF_LDO EQU 0x000
AUX_DIGIF_APB_MMAP_CAL_LDO EQU 0x004
AUX_DIGIF_APB_MMAP_AUX_CLK EQU 0x008
AUX_DIGIF_APB_MMAP_ADC_LDO_AUXTOP EQU 0x00C
AUX_DIGIF_APB_MMAP_ENABLES EQU 0x010
AUX_DIGIF_APB_MMAP_TEMP_ENABLES EQU 0x014
AUX_DIGIF_APB_MMAP_ATST_AUX_AUXTOP EQU 0x018
AUX_DIGIF_APB_MMAP_ATST_ENABLES EQU 0x01C
AUX_DIGIF_APB_MMAP_ATST_TOPLEVEL_AUXTOP EQU 0x020
AUX_DIGIF_APB_MMAP_INPUT_COND EQU 0x024
AUX_DIGIF_APB_MMAP_INPUT_COND_MODES EQU 0x028
AUX_DIGIF_APB_MMAP_INPUT_REF_SEL EQU 0x02C
AUX_DIGIF_APB_MMAP_INPUT_COND_TEMP_ENABLES EQU 0x030
AUX_DIGIF_APB_MMAP_INPUT_COND_ET_SELECT EQU 0x034
AUX_DIGIF_APB_MMAP_ADC_CLKMUX_AUXTOP EQU 0x038
AUX_DIGIF_APB_MMAP_BANDGAP_AUXTOP EQU 0x03C
AUX_DIGIF_APB_MMAP_AFC_DAC EQU 0x040
AUX_DIGIF_APB_MMAP_AFC_DAC2 EQU 0x044
AUX_DIGIF_APB_MMAP_AFC_DAC_CTRL_RDBACK EQU 0x048
AUX_DIGIF_APB_MMAP_AFC_DAC2_CTRL_RDBACK EQU 0x04C
AUX_DIGIF_APB_MMAP_CAL EQU 0x050
AUX_DIGIF_APB_MMAP_CAL_GAIN EQU 0x054
AUX_DIGIF_APB_MMAP_SPARES EQU 0x058
AUX_DIGIF_APB_MMAP_DBG_MMAP EQU 0x05C
AUX_DIGIF_APB_MMAP_ADC_MODE_I EQU 0x060
AUX_DIGIF_APB_MMAP_ADC_CAL_STATUS EQU 0x064
AUX_DIGIF_APB_MMAP_ADC_I_CALCLK EQU 0x068
AUX_DIGIF_APB_MMAP_ADC_I_DITHER EQU 0x06C
AUX_DIGIF_APB_MMAP_ADC_IQMUX EQU 0x070
AUX_DIGIF_APB_MMAP_ADC_CAL_READBACK_CTRL EQU 0x074
AUX_DIGIF_APB_MMAP_ADC_CAL_READBACK_I EQU 0x078
AUX_DIGIF_APB_MMAP_CHI1_CAL EQU 0x07C
AUX_DIGIF_APB_MMAP_CHI1_CALSTAGECTRL EQU 0x080
AUX_DIGIF_APB_MMAP_CHI1_CHANNELGAIN EQU 0x084
AUX_DIGIF_APB_MMAP_CHI1_DACN1 EQU 0x088
AUX_DIGIF_APB_MMAP_CHI1_DACP1 EQU 0x08C
AUX_DIGIF_APB_MMAP_CHI1_DACN2 EQU 0x090
AUX_DIGIF_APB_MMAP_CHI1_DACP2 EQU 0x094
AUX_DIGIF_APB_MMAP_CHI1_AMP EQU 0x098
AUX_DIGIF_APB_MMAP_CHI1_MSBCAL EQU 0x09C
AUX_DIGIF_APB_MMAP_CHI1_COMP12CALP EQU 0x0A0
AUX_DIGIF_APB_MMAP_CHI1_COMP12CALN EQU 0x0A4
AUX_DIGIF_APB_MMAP_CHI1_COMP11CALP EQU 0x0A8
AUX_DIGIF_APB_MMAP_CHI1_COMP11CALN EQU 0x0AC
AUX_DIGIF_APB_MMAP_CHI1_COMP10CALP EQU 0x0B0
AUX_DIGIF_APB_MMAP_CHI1_COMP10CALN EQU 0x0B4
AUX_DIGIF_APB_MMAP_CHI1_COMP9CALP EQU 0x0B8
AUX_DIGIF_APB_MMAP_CHI1_COMP9CALN EQU 0x0BC
AUX_DIGIF_APB_MMAP_CHI1_COMP8CALP EQU 0x0C0
AUX_DIGIF_APB_MMAP_CHI1_COMP8CALN EQU 0x0C4
AUX_DIGIF_APB_MMAP_CHI1_COMP7CALP EQU 0x0C8
AUX_DIGIF_APB_MMAP_CHI1_COMP7CALN EQU 0x0CC
AUX_DIGIF_APB_MMAP_CHI1_COMP6CALP EQU 0x0D0
AUX_DIGIF_APB_MMAP_CHI1_COMP6CALN EQU 0x0D4
AUX_DIGIF_APB_MMAP_CHI1_COMP5CALP EQU 0x0D8
AUX_DIGIF_APB_MMAP_CHI1_COMP5CALN EQU 0x0DC
AUX_DIGIF_APB_MMAP_CHI1_COMP4CALP EQU 0x0E0
AUX_DIGIF_APB_MMAP_CHI1_COMP4CALN EQU 0x0E4
AUX_DIGIF_APB_MMAP_CHI1_COMP3CALP EQU 0x0E8
AUX_DIGIF_APB_MMAP_CHI1_COMP3CALN EQU 0x0EC
AUX_DIGIF_APB_MMAP_CHI1_COMP2CALP EQU 0x0F0
AUX_DIGIF_APB_MMAP_CHI1_COMP2CALN EQU 0x0F4
AUX_DIGIF_APB_MMAP_CHI1_COMP1CALP EQU 0x0F8
AUX_DIGIF_APB_MMAP_CHI1_COMP1CALN EQU 0x0FC
AUX_DIGIF_APB_MMAP_CHI1_COMP0CALP EQU 0x100
AUX_DIGIF_APB_MMAP_CHI1_COMP0CALN EQU 0x104
AUX_DIGIF_APB_MMAP_CHI1_COMPDELAY EQU 0x108
AUX_DIGIF_APB_MMAP_CHI1_FAIL_DETECT EQU 0x10C
AUX_DIGIF_APB_MMAP_CHI1_SPARE EQU 0x110
AUX_DIGIF_APB_MMAP_CHI1_N_VALUES EQU 0x114
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD12 EQU 0x118
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD11 EQU 0x11C
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD10 EQU 0x120
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD9 EQU 0x124
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD8 EQU 0x128
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD7 EQU 0x12C
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD6 EQU 0x130
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD5 EQU 0x134
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD4 EQU 0x138
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD3 EQU 0x13C
AUX_DIGIF_APB_MMAP_CHI1_THRESHOLD2 EQU 0x140
AUX_DIGIF_APB_MMAP_CHI2_CAL EQU 0x144
AUX_DIGIF_APB_MMAP_CHI2_CALSTAGECTRL EQU 0x148
AUX_DIGIF_APB_MMAP_CHI2_CHANNELGAIN EQU 0x14C
AUX_DIGIF_APB_MMAP_CHI2_DACN1 EQU 0x150
AUX_DIGIF_APB_MMAP_CHI2_DACP1 EQU 0x154
AUX_DIGIF_APB_MMAP_CHI2_DACN2 EQU 0x158
AUX_DIGIF_APB_MMAP_CHI2_DACP2 EQU 0x15C
AUX_DIGIF_APB_MMAP_CHI2_AMP EQU 0x160
AUX_DIGIF_APB_MMAP_CHI2_MSBCAL EQU 0x164
AUX_DIGIF_APB_MMAP_CHI2_COMP12CALP EQU 0x168
AUX_DIGIF_APB_MMAP_CHI2_COMP12CALN EQU 0x16C
AUX_DIGIF_APB_MMAP_CHI2_COMP11CALP EQU 0x170
AUX_DIGIF_APB_MMAP_CHI2_COMP11CALN EQU 0x174
AUX_DIGIF_APB_MMAP_CHI2_COMP10CALP EQU 0x178
AUX_DIGIF_APB_MMAP_CHI2_COMP10CALN EQU 0x17C
AUX_DIGIF_APB_MMAP_CHI2_COMP9CALP EQU 0x180
AUX_DIGIF_APB_MMAP_CHI2_COMP9CALN EQU 0x184
AUX_DIGIF_APB_MMAP_CHI2_COMP8CALP EQU 0x188
AUX_DIGIF_APB_MMAP_CHI2_COMP8CALN EQU 0x18C
AUX_DIGIF_APB_MMAP_CHI2_COMP7CALP EQU 0x190
AUX_DIGIF_APB_MMAP_CHI2_COMP7CALN EQU 0x194
AUX_DIGIF_APB_MMAP_CHI2_COMP6CALP EQU 0x198
AUX_DIGIF_APB_MMAP_CHI2_COMP6CALN EQU 0x19C
AUX_DIGIF_APB_MMAP_CHI2_COMP5CALP EQU 0x1A0
AUX_DIGIF_APB_MMAP_CHI2_COMP5CALN EQU 0x1A4
AUX_DIGIF_APB_MMAP_CHI2_COMP4CALP EQU 0x1A8
AUX_DIGIF_APB_MMAP_CHI2_COMP4CALN EQU 0x1AC
AUX_DIGIF_APB_MMAP_CHI2_COMP3CALP EQU 0x1B0
AUX_DIGIF_APB_MMAP_CHI2_COMP3CALN EQU 0x1B4
AUX_DIGIF_APB_MMAP_CHI2_COMP2CALP EQU 0x1B8
AUX_DIGIF_APB_MMAP_CHI2_COMP2CALN EQU 0x1BC
AUX_DIGIF_APB_MMAP_CHI2_COMP1CALP EQU 0x1C0
AUX_DIGIF_APB_MMAP_CHI2_COMP1CALN EQU 0x1C4
AUX_DIGIF_APB_MMAP_CHI2_COMP0CALP EQU 0x1C8
AUX_DIGIF_APB_MMAP_CHI2_COMP0CALN EQU 0x1CC
AUX_DIGIF_APB_MMAP_CHI2_COMPDELAY EQU 0x1D0
AUX_DIGIF_APB_MMAP_CHI2_FAIL_DETECT EQU 0x1D4
AUX_DIGIF_APB_MMAP_CHI2_SPARE EQU 0x1D8
AUX_DIGIF_APB_MMAP_CHI2_N_VALUES EQU 0x1DC
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD12 EQU 0x1E0
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD11 EQU 0x1E4
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD10 EQU 0x1E8
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD9 EQU 0x1EC
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD8 EQU 0x1F0
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD7 EQU 0x1F4
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD6 EQU 0x1F8
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD5 EQU 0x1FC
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD4 EQU 0x200
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD3 EQU 0x204
AUX_DIGIF_APB_MMAP_CHI2_THRESHOLD2 EQU 0x208
; EOF: aux_digif_apb_mmap.hs
   END
