
MSC_TP_Noyau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005344  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  08005524  08005524  00006524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005710  08005710  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005710  08005710  00006710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005718  08005718  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005718  08005718  00006718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800571c  0800571c  0000671c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005720  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000053d8  2000006c  0800578c  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005444  0800578c  00007444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c5c  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003125  00000000  00000000  00018cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  0001be20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd0  00000000  00000000  0001cdb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020d34  00000000  00000000  0001d988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014969  00000000  00000000  0003e6bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c112e  00000000  00000000  00053025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00114153  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000450c  00000000  00000000  00114198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001186a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800550c 	.word	0x0800550c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	0800550c 	.word	0x0800550c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <vApplicationGetIdleTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <vApplicationGetIdleTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	2000008c 	.word	0x2000008c
 800061c:	200000e0 	.word	0x200000e0

08000620 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <MX_FREERTOS_Init+0x30>)
 8000628:	1d3c      	adds	r4, r7, #4
 800062a:	461d      	mov	r5, r3
 800062c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000630:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000634:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f002 fd3a 	bl	80030b6 <osThreadCreate>
 8000642:	4603      	mov	r3, r0
 8000644:	4a03      	ldr	r2, [pc, #12]	@ (8000654 <MX_FREERTOS_Init+0x34>)
 8000646:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000648:	bf00      	nop
 800064a:	3720      	adds	r7, #32
 800064c:	46bd      	mov	sp, r7
 800064e:	bdb0      	pop	{r4, r5, r7, pc}
 8000650:	08005530 	.word	0x08005530
 8000654:	20000088 	.word	0x20000088

08000658 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000660:	2001      	movs	r0, #1
 8000662:	f002 fd74 	bl	800314e <osDelay>
 8000666:	e7fb      	b.n	8000660 <StartDefaultTask+0x8>

08000668 <HAL_GPIO_EXTI_Callback>:
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	HAL_Delay(200);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin == B1_Pin){
 8000672:	88fb      	ldrh	r3, [r7, #6]
 8000674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000678:	d102      	bne.n	8000680 <HAL_GPIO_EXTI_Callback+0x18>
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		btn_flag = 1;
 800067a:	4b04      	ldr	r3, [pc, #16]	@ (800068c <HAL_GPIO_EXTI_Callback+0x24>)
 800067c:	2201      	movs	r2, #1
 800067e:	601a      	str	r2, [r3, #0]
	}

}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	200002e8 	.word	0x200002e8

08000690 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08a      	sub	sp, #40	@ 0x28
 8000694:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006aa:	4a2e      	ldr	r2, [pc, #184]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006ac:	f043 0304 	orr.w	r3, r3, #4
 80006b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b6:	f003 0304 	and.w	r3, r3, #4
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006be:	4b29      	ldr	r3, [pc, #164]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c2:	4a28      	ldr	r2, [pc, #160]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006c4:	f043 0320 	orr.w	r3, r3, #32
 80006c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ca:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ce:	f003 0320 	and.w	r3, r3, #32
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006da:	4a22      	ldr	r2, [pc, #136]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006e2:	4b20      	ldr	r3, [pc, #128]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fe:	f003 0302 	and.w	r3, r3, #2
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	2120      	movs	r1, #32
 800070a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800070e:	f000 fde5 	bl	80012dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000712:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000718:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800071c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071e:	2300      	movs	r3, #0
 8000720:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	4619      	mov	r1, r3
 8000728:	480f      	ldr	r0, [pc, #60]	@ (8000768 <MX_GPIO_Init+0xd8>)
 800072a:	f000 fc55 	bl	8000fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800072e:	2320      	movs	r3, #32
 8000730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	2301      	movs	r3, #1
 8000734:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073a:	2300      	movs	r3, #0
 800073c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800073e:	f107 0314 	add.w	r3, r7, #20
 8000742:	4619      	mov	r1, r3
 8000744:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000748:	f000 fc46 	bl	8000fd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800074c:	2200      	movs	r2, #0
 800074e:	2105      	movs	r1, #5
 8000750:	2028      	movs	r0, #40	@ 0x28
 8000752:	f000 fc0c 	bl	8000f6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000756:	2028      	movs	r0, #40	@ 0x28
 8000758:	f000 fc23 	bl	8000fa2 <HAL_NVIC_EnableIRQ>

}
 800075c:	bf00      	nop
 800075e:	3728      	adds	r7, #40	@ 0x28
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40021000 	.word	0x40021000
 8000768:	48000800 	.word	0x48000800

0800076c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000772:	f000 fab0 	bl	8000cd6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000776:	f000 f855 	bl	8000824 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800077a:	f7ff ff89 	bl	8000690 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800077e:	f000 f9dd 	bl	8000b3c <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	printf("\r\n ** INTRO_RTOS ** \r\n");
 8000782:	4823      	ldr	r0, [pc, #140]	@ (8000810 <main+0xa4>)
 8000784:	f004 f860 	bl	8004848 <puts>
	if( pdPASS != xTaskCreate(taskTake, "taskTake", 256, NULL, 2, &HandleTaskTake)){
		printf("error creating task Take \r\n");
		Error_Handler();
	}
*/
	ret = xTaskCreate(task_bug, "Tache 1", STACK_SIZE, (void *) TASK1_DELAY, TASK1_PRIORITY, NULL);
 8000788:	2300      	movs	r3, #0
 800078a:	9301      	str	r3, [sp, #4]
 800078c:	2301      	movs	r3, #1
 800078e:	9300      	str	r3, [sp, #0]
 8000790:	2301      	movs	r3, #1
 8000792:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000796:	491f      	ldr	r1, [pc, #124]	@ (8000814 <main+0xa8>)
 8000798:	481f      	ldr	r0, [pc, #124]	@ (8000818 <main+0xac>)
 800079a:	f002 fe00 	bl	800339e <xTaskCreate>
 800079e:	4603      	mov	r3, r0
 80007a0:	4a1e      	ldr	r2, [pc, #120]	@ (800081c <main+0xb0>)
 80007a2:	6013      	str	r3, [r2, #0]
	configASSERT(pdPASS == ret);
 80007a4:	4b1d      	ldr	r3, [pc, #116]	@ (800081c <main+0xb0>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d00b      	beq.n	80007c4 <main+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80007ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007b0:	f383 8811 	msr	BASEPRI, r3
 80007b4:	f3bf 8f6f 	isb	sy
 80007b8:	f3bf 8f4f 	dsb	sy
 80007bc:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80007be:	bf00      	nop
 80007c0:	bf00      	nop
 80007c2:	e7fd      	b.n	80007c0 <main+0x54>
	ret = xTaskCreate(task_bug, "Tache 2", STACK_SIZE, (void *) TASK2_DELAY, TASK2_PRIORITY, NULL);
 80007c4:	2300      	movs	r3, #0
 80007c6:	9301      	str	r3, [sp, #4]
 80007c8:	2302      	movs	r3, #2
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	2302      	movs	r3, #2
 80007ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007d2:	4913      	ldr	r1, [pc, #76]	@ (8000820 <main+0xb4>)
 80007d4:	4810      	ldr	r0, [pc, #64]	@ (8000818 <main+0xac>)
 80007d6:	f002 fde2 	bl	800339e <xTaskCreate>
 80007da:	4603      	mov	r3, r0
 80007dc:	4a0f      	ldr	r2, [pc, #60]	@ (800081c <main+0xb0>)
 80007de:	6013      	str	r3, [r2, #0]
	configASSERT(pdPASS == ret);
 80007e0:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <main+0xb0>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d00b      	beq.n	8000800 <main+0x94>
	__asm volatile
 80007e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007ec:	f383 8811 	msr	BASEPRI, r3
 80007f0:	f3bf 8f6f 	isb	sy
 80007f4:	f3bf 8f4f 	dsb	sy
 80007f8:	603b      	str	r3, [r7, #0]
}
 80007fa:	bf00      	nop
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <main+0x90>

	vTaskStartScheduler();
 8000800:	f002 ff3a 	bl	8003678 <vTaskStartScheduler>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000804:	f7ff ff0c 	bl	8000620 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000808:	f002 fc4e 	bl	80030a8 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <main+0xa0>
 8000810:	0800554c 	.word	0x0800554c
 8000814:	08005564 	.word	0x08005564
 8000818:	08000b0d 	.word	0x08000b0d
 800081c:	200002e0 	.word	0x200002e0
 8000820:	0800556c 	.word	0x0800556c

08000824 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b094      	sub	sp, #80	@ 0x50
 8000828:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	f107 0318 	add.w	r3, r7, #24
 800082e:	2238      	movs	r2, #56	@ 0x38
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f004 f8e8 	bl	8004a08 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000846:	2000      	movs	r0, #0
 8000848:	f000 fd78 	bl	800133c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800084c:	2302      	movs	r3, #2
 800084e:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000850:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000854:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000856:	2340      	movs	r3, #64	@ 0x40
 8000858:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085a:	2302      	movs	r3, #2
 800085c:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800085e:	2302      	movs	r3, #2
 8000860:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000862:	2304      	movs	r3, #4
 8000864:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000866:	2355      	movs	r3, #85	@ 0x55
 8000868:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800086a:	2302      	movs	r3, #2
 800086c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800086e:	2302      	movs	r3, #2
 8000870:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000872:	2302      	movs	r3, #2
 8000874:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000876:	f107 0318 	add.w	r3, r7, #24
 800087a:	4618      	mov	r0, r3
 800087c:	f000 fe12 	bl	80014a4 <HAL_RCC_OscConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0x66>
	{
		Error_Handler();
 8000886:	f000 f818 	bl	80008ba <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800088a:	230f      	movs	r3, #15
 800088c:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800088e:	2303      	movs	r3, #3
 8000890:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2104      	movs	r1, #4
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 f910 	bl	8001ac8 <HAL_RCC_ClockConfig>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0x8e>
	{
		Error_Handler();
 80008ae:	f000 f804 	bl	80008ba <Error_Handler>
	}
}
 80008b2:	bf00      	nop
 80008b4:	3750      	adds	r7, #80	@ 0x50
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80008ba:	b480      	push	{r7}
 80008bc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008be:	b672      	cpsid	i
}
 80008c0:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008c2:	bf00      	nop
 80008c4:	e7fd      	b.n	80008c2 <Error_Handler+0x8>
	...

080008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <HAL_MspInit+0x50>)
 80008d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d2:	4a11      	ldr	r2, [pc, #68]	@ (8000918 <HAL_MspInit+0x50>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <HAL_MspInit+0x50>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <HAL_MspInit+0x50>)
 80008e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000918 <HAL_MspInit+0x50>)
 80008ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <HAL_MspInit+0x50>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	210f      	movs	r1, #15
 8000902:	f06f 0001 	mvn.w	r0, #1
 8000906:	f000 fb32 	bl	8000f6e <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800090a:	f000 fdbb 	bl	8001484 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000924:	1d39      	adds	r1, r7, #4
 8000926:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800092a:	2201      	movs	r2, #1
 800092c:	4803      	ldr	r0, [pc, #12]	@ (800093c <__io_putchar+0x20>)
 800092e:	f001 fd27 	bl	8002380 <HAL_UART_Transmit>

	return ch;
 8000932:	687b      	ldr	r3, [r7, #4]
}
 8000934:	4618      	mov	r0, r3
 8000936:	3708      	adds	r7, #8
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	200002ec 	.word	0x200002ec

08000940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <NMI_Handler+0x4>

08000948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800094c:	bf00      	nop
 800094e:	e7fd      	b.n	800094c <HardFault_Handler+0x4>

08000950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <MemManage_Handler+0x4>

08000958 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <BusFault_Handler+0x4>

08000960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <UsageFault_Handler+0x4>

08000968 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800097a:	f000 f9ff 	bl	8000d7c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800097e:	f003 f99b 	bl	8003cb8 <xTaskGetSchedulerState>
 8000982:	4603      	mov	r3, r0
 8000984:	2b01      	cmp	r3, #1
 8000986:	d001      	beq.n	800098c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000988:	f003 fbf6 	bl	8004178 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}

08000990 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000994:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000998:	f000 fcb8 	bl	800130c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}

080009a0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]
 80009b0:	e00a      	b.n	80009c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009b2:	f3af 8000 	nop.w
 80009b6:	4601      	mov	r1, r0
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	60ba      	str	r2, [r7, #8]
 80009be:	b2ca      	uxtb	r2, r1
 80009c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	3301      	adds	r3, #1
 80009c6:	617b      	str	r3, [r7, #20]
 80009c8:	697a      	ldr	r2, [r7, #20]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	dbf0      	blt.n	80009b2 <_read+0x12>
  }

  return len;
 80009d0:	687b      	ldr	r3, [r7, #4]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	b086      	sub	sp, #24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	60f8      	str	r0, [r7, #12]
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e6:	2300      	movs	r3, #0
 80009e8:	617b      	str	r3, [r7, #20]
 80009ea:	e009      	b.n	8000a00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	1c5a      	adds	r2, r3, #1
 80009f0:	60ba      	str	r2, [r7, #8]
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff ff91 	bl	800091c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	3301      	adds	r3, #1
 80009fe:	617b      	str	r3, [r7, #20]
 8000a00:	697a      	ldr	r2, [r7, #20]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	dbf1      	blt.n	80009ec <_write+0x12>
  }
  return len;
 8000a08:	687b      	ldr	r3, [r7, #4]
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3718      	adds	r7, #24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <_close>:

int _close(int file)
{
 8000a12:	b480      	push	{r7}
 8000a14:	b083      	sub	sp, #12
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr

08000a2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	b083      	sub	sp, #12
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
 8000a32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a3a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr

08000a4a <_isatty>:

int _isatty(int file)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	b083      	sub	sp, #12
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a52:	2301      	movs	r3, #1
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
	...

08000a7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a84:	4a14      	ldr	r2, [pc, #80]	@ (8000ad8 <_sbrk+0x5c>)
 8000a86:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <_sbrk+0x60>)
 8000a88:	1ad3      	subs	r3, r2, r3
 8000a8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a90:	4b13      	ldr	r3, [pc, #76]	@ (8000ae0 <_sbrk+0x64>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d102      	bne.n	8000a9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a98:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <_sbrk+0x64>)
 8000a9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ae4 <_sbrk+0x68>)
 8000a9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ae0 <_sbrk+0x64>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d207      	bcs.n	8000abc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aac:	f003 fffa 	bl	8004aa4 <__errno>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	220c      	movs	r2, #12
 8000ab4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aba:	e009      	b.n	8000ad0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000abc:	4b08      	ldr	r3, [pc, #32]	@ (8000ae0 <_sbrk+0x64>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ac2:	4b07      	ldr	r3, [pc, #28]	@ (8000ae0 <_sbrk+0x64>)
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4413      	add	r3, r2
 8000aca:	4a05      	ldr	r2, [pc, #20]	@ (8000ae0 <_sbrk+0x64>)
 8000acc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ace:	68fb      	ldr	r3, [r7, #12]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3718      	adds	r7, #24
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20008000 	.word	0x20008000
 8000adc:	00000400 	.word	0x00000400
 8000ae0:	200002e4 	.word	0x200002e4
 8000ae4:	20005448 	.word	0x20005448

08000ae8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <SystemInit+0x20>)
 8000aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000af2:	4a05      	ldr	r2, [pc, #20]	@ (8000b08 <SystemInit+0x20>)
 8000af4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000af8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <task_bug>:
	}
}


void task_bug(void * pvParameters)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	int delay = (int) pvParameters;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	60fb      	str	r3, [r7, #12]
	for(;;)
	{
		printf("Je suis %s et je m'endors pour \
 8000b18:	2000      	movs	r0, #0
 8000b1a:	f002 febb 	bl	8003894 <pcTaskGetName>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	68fa      	ldr	r2, [r7, #12]
 8000b22:	4619      	mov	r1, r3
 8000b24:	4804      	ldr	r0, [pc, #16]	@ (8000b38 <task_bug+0x2c>)
 8000b26:	f003 fe27 	bl	8004778 <iprintf>
		%d ticks\r\n", pcTaskGetName(NULL), delay);
		vTaskDelay(delay);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f002 fd6d 	bl	800360c <vTaskDelay>
		printf("Je suis %s et je m'endors pour \
 8000b32:	bf00      	nop
 8000b34:	e7f0      	b.n	8000b18 <task_bug+0xc>
 8000b36:	bf00      	nop
 8000b38:	08005668 	.word	0x08005668

08000b3c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b40:	4b22      	ldr	r3, [pc, #136]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b42:	4a23      	ldr	r2, [pc, #140]	@ (8000bd0 <MX_USART2_UART_Init+0x94>)
 8000b44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b46:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b54:	4b1d      	ldr	r3, [pc, #116]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b60:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b62:	220c      	movs	r2, #12
 8000b64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b66:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b6c:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b72:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b78:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b7e:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b84:	4811      	ldr	r0, [pc, #68]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b86:	f001 fbab 	bl	80022e0 <HAL_UART_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b90:	f7ff fe93 	bl	80008ba <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b94:	2100      	movs	r1, #0
 8000b96:	480d      	ldr	r0, [pc, #52]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000b98:	f002 f9a4 	bl	8002ee4 <HAL_UARTEx_SetTxFifoThreshold>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000ba2:	f7ff fe8a 	bl	80008ba <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4808      	ldr	r0, [pc, #32]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000baa:	f002 f9d9 	bl	8002f60 <HAL_UARTEx_SetRxFifoThreshold>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000bb4:	f7ff fe81 	bl	80008ba <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000bb8:	4804      	ldr	r0, [pc, #16]	@ (8000bcc <MX_USART2_UART_Init+0x90>)
 8000bba:	f002 f95a 	bl	8002e72 <HAL_UARTEx_DisableFifoMode>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000bc4:	f7ff fe79 	bl	80008ba <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	200002ec 	.word	0x200002ec
 8000bd0:	40004400 	.word	0x40004400

08000bd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b09a      	sub	sp, #104	@ 0x68
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bec:	f107 0310 	add.w	r3, r7, #16
 8000bf0:	2244      	movs	r2, #68	@ 0x44
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f003 ff07 	bl	8004a08 <memset>
  if(uartHandle->Instance==USART2)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8000c7c <HAL_UART_MspInit+0xa8>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d136      	bne.n	8000c72 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c04:	2302      	movs	r3, #2
 8000c06:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	4618      	mov	r0, r3
 8000c12:	f001 f975 	bl	8001f00 <HAL_RCCEx_PeriphCLKConfig>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c1c:	f7ff fe4d 	bl	80008ba <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c20:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <HAL_UART_MspInit+0xac>)
 8000c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c24:	4a16      	ldr	r2, [pc, #88]	@ (8000c80 <HAL_UART_MspInit+0xac>)
 8000c26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_UART_MspInit+0xac>)
 8000c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <HAL_UART_MspInit+0xac>)
 8000c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3c:	4a10      	ldr	r2, [pc, #64]	@ (8000c80 <HAL_UART_MspInit+0xac>)
 8000c3e:	f043 0301 	orr.w	r3, r3, #1
 8000c42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c44:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <HAL_UART_MspInit+0xac>)
 8000c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c50:	230c      	movs	r3, #12
 8000c52:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c54:	2302      	movs	r3, #2
 8000c56:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c60:	2307      	movs	r3, #7
 8000c62:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c64:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c6e:	f000 f9b3 	bl	8000fd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000c72:	bf00      	nop
 8000c74:	3768      	adds	r7, #104	@ 0x68
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40004400 	.word	0x40004400
 8000c80:	40021000 	.word	0x40021000

08000c84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c84:	480d      	ldr	r0, [pc, #52]	@ (8000cbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c86:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff ff2e 	bl	8000ae8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480c      	ldr	r0, [pc, #48]	@ (8000cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8e:	490d      	ldr	r1, [pc, #52]	@ (8000cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c90:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc8 <LoopForever+0xe>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8000cd0 <LoopForever+0x16>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f003 fefd 	bl	8004ab0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cb6:	f7ff fd59 	bl	800076c <main>

08000cba <LoopForever>:

LoopForever:
    b LoopForever
 8000cba:	e7fe      	b.n	8000cba <LoopForever>
  ldr   r0, =_estack
 8000cbc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000cc8:	08005720 	.word	0x08005720
  ldr r2, =_sbss
 8000ccc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000cd0:	20005444 	.word	0x20005444

08000cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC1_2_IRQHandler>

08000cd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b082      	sub	sp, #8
 8000cda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce0:	2003      	movs	r0, #3
 8000ce2:	f000 f939 	bl	8000f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ce6:	200f      	movs	r0, #15
 8000ce8:	f000 f80e 	bl	8000d08 <HAL_InitTick>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d002      	beq.n	8000cf8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	71fb      	strb	r3, [r7, #7]
 8000cf6:	e001      	b.n	8000cfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cf8:	f7ff fde6 	bl	80008c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cfc:	79fb      	ldrb	r3, [r7, #7]

}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d14:	4b16      	ldr	r3, [pc, #88]	@ (8000d70 <HAL_InitTick+0x68>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d022      	beq.n	8000d62 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d1c:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <HAL_InitTick+0x6c>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b13      	ldr	r3, [pc, #76]	@ (8000d70 <HAL_InitTick+0x68>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d28:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d30:	4618      	mov	r0, r3
 8000d32:	f000 f944 	bl	8000fbe <HAL_SYSTICK_Config>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d10f      	bne.n	8000d5c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2b0f      	cmp	r3, #15
 8000d40:	d809      	bhi.n	8000d56 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d42:	2200      	movs	r2, #0
 8000d44:	6879      	ldr	r1, [r7, #4]
 8000d46:	f04f 30ff 	mov.w	r0, #4294967295
 8000d4a:	f000 f910 	bl	8000f6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <HAL_InitTick+0x70>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	e007      	b.n	8000d66 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	73fb      	strb	r3, [r7, #15]
 8000d5a:	e004      	b.n	8000d66 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	73fb      	strb	r3, [r7, #15]
 8000d60:	e001      	b.n	8000d66 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000008 	.word	0x20000008
 8000d74:	20000000 	.word	0x20000000
 8000d78:	20000004 	.word	0x20000004

08000d7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d80:	4b05      	ldr	r3, [pc, #20]	@ (8000d98 <HAL_IncTick+0x1c>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <HAL_IncTick+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4413      	add	r3, r2
 8000d8a:	4a03      	ldr	r2, [pc, #12]	@ (8000d98 <HAL_IncTick+0x1c>)
 8000d8c:	6013      	str	r3, [r2, #0]
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	20000380 	.word	0x20000380
 8000d9c:	20000008 	.word	0x20000008

08000da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return uwTick;
 8000da4:	4b03      	ldr	r3, [pc, #12]	@ (8000db4 <HAL_GetTick+0x14>)
 8000da6:	681b      	ldr	r3, [r3, #0]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	20000380 	.word	0x20000380

08000db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f003 0307 	and.w	r3, r3, #7
 8000dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dfc <__NVIC_SetPriorityGrouping+0x44>)
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dce:	68ba      	ldr	r2, [r7, #8]
 8000dd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dea:	4a04      	ldr	r2, [pc, #16]	@ (8000dfc <__NVIC_SetPriorityGrouping+0x44>)
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	60d3      	str	r3, [r2, #12]
}
 8000df0:	bf00      	nop
 8000df2:	3714      	adds	r7, #20
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e04:	4b04      	ldr	r3, [pc, #16]	@ (8000e18 <__NVIC_GetPriorityGrouping+0x18>)
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	0a1b      	lsrs	r3, r3, #8
 8000e0a:	f003 0307 	and.w	r3, r3, #7
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	db0b      	blt.n	8000e46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	f003 021f 	and.w	r2, r3, #31
 8000e34:	4907      	ldr	r1, [pc, #28]	@ (8000e54 <__NVIC_EnableIRQ+0x38>)
 8000e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3a:	095b      	lsrs	r3, r3, #5
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	@ (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	@ (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	@ 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	@ 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
	...

08000f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f24:	d301      	bcc.n	8000f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f26:	2301      	movs	r3, #1
 8000f28:	e00f      	b.n	8000f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <SysTick_Config+0x40>)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f32:	210f      	movs	r1, #15
 8000f34:	f04f 30ff 	mov.w	r0, #4294967295
 8000f38:	f7ff ff8e 	bl	8000e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f3c:	4b05      	ldr	r3, [pc, #20]	@ (8000f54 <SysTick_Config+0x40>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f42:	4b04      	ldr	r3, [pc, #16]	@ (8000f54 <SysTick_Config+0x40>)
 8000f44:	2207      	movs	r2, #7
 8000f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	e000e010 	.word	0xe000e010

08000f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff ff29 	bl	8000db8 <__NVIC_SetPriorityGrouping>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b086      	sub	sp, #24
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	4603      	mov	r3, r0
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
 8000f7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f7c:	f7ff ff40 	bl	8000e00 <__NVIC_GetPriorityGrouping>
 8000f80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	68b9      	ldr	r1, [r7, #8]
 8000f86:	6978      	ldr	r0, [r7, #20]
 8000f88:	f7ff ff90 	bl	8000eac <NVIC_EncodePriority>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f92:	4611      	mov	r1, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff ff5f 	bl	8000e58 <__NVIC_SetPriority>
}
 8000f9a:	bf00      	nop
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff33 	bl	8000e1c <__NVIC_EnableIRQ>
}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff ffa4 	bl	8000f14 <SysTick_Config>
 8000fcc:	4603      	mov	r3, r0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
	...

08000fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b087      	sub	sp, #28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000fe6:	e15a      	b.n	800129e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	2101      	movs	r1, #1
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f000 814c 	beq.w	8001298 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f003 0303 	and.w	r3, r3, #3
 8001008:	2b01      	cmp	r3, #1
 800100a:	d005      	beq.n	8001018 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001014:	2b02      	cmp	r3, #2
 8001016:	d130      	bne.n	800107a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	2203      	movs	r2, #3
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4013      	ands	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	68da      	ldr	r2, [r3, #12]
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800104e:	2201      	movs	r2, #1
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	43db      	mvns	r3, r3
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	091b      	lsrs	r3, r3, #4
 8001064:	f003 0201 	and.w	r2, r3, #1
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4313      	orrs	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f003 0303 	and.w	r3, r3, #3
 8001082:	2b03      	cmp	r3, #3
 8001084:	d017      	beq.n	80010b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	2203      	movs	r2, #3
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 0303 	and.w	r3, r3, #3
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d123      	bne.n	800110a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	08da      	lsrs	r2, r3, #3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3208      	adds	r2, #8
 80010ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	220f      	movs	r2, #15
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	43db      	mvns	r3, r3
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	4013      	ands	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	691a      	ldr	r2, [r3, #16]
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	f003 0307 	and.w	r3, r3, #7
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	08da      	lsrs	r2, r3, #3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3208      	adds	r2, #8
 8001104:	6939      	ldr	r1, [r7, #16]
 8001106:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	2203      	movs	r2, #3
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	43db      	mvns	r3, r3
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f003 0203 	and.w	r2, r3, #3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	fa02 f303 	lsl.w	r3, r2, r3
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	4313      	orrs	r3, r2
 8001136:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 80a6 	beq.w	8001298 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114c:	4b5b      	ldr	r3, [pc, #364]	@ (80012bc <HAL_GPIO_Init+0x2e4>)
 800114e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001150:	4a5a      	ldr	r2, [pc, #360]	@ (80012bc <HAL_GPIO_Init+0x2e4>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	6613      	str	r3, [r2, #96]	@ 0x60
 8001158:	4b58      	ldr	r3, [pc, #352]	@ (80012bc <HAL_GPIO_Init+0x2e4>)
 800115a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	60bb      	str	r3, [r7, #8]
 8001162:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001164:	4a56      	ldr	r2, [pc, #344]	@ (80012c0 <HAL_GPIO_Init+0x2e8>)
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	089b      	lsrs	r3, r3, #2
 800116a:	3302      	adds	r3, #2
 800116c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001170:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	220f      	movs	r2, #15
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	4013      	ands	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800118e:	d01f      	beq.n	80011d0 <HAL_GPIO_Init+0x1f8>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a4c      	ldr	r2, [pc, #304]	@ (80012c4 <HAL_GPIO_Init+0x2ec>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d019      	beq.n	80011cc <HAL_GPIO_Init+0x1f4>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a4b      	ldr	r2, [pc, #300]	@ (80012c8 <HAL_GPIO_Init+0x2f0>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d013      	beq.n	80011c8 <HAL_GPIO_Init+0x1f0>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4a4a      	ldr	r2, [pc, #296]	@ (80012cc <HAL_GPIO_Init+0x2f4>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d00d      	beq.n	80011c4 <HAL_GPIO_Init+0x1ec>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a49      	ldr	r2, [pc, #292]	@ (80012d0 <HAL_GPIO_Init+0x2f8>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d007      	beq.n	80011c0 <HAL_GPIO_Init+0x1e8>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a48      	ldr	r2, [pc, #288]	@ (80012d4 <HAL_GPIO_Init+0x2fc>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d101      	bne.n	80011bc <HAL_GPIO_Init+0x1e4>
 80011b8:	2305      	movs	r3, #5
 80011ba:	e00a      	b.n	80011d2 <HAL_GPIO_Init+0x1fa>
 80011bc:	2306      	movs	r3, #6
 80011be:	e008      	b.n	80011d2 <HAL_GPIO_Init+0x1fa>
 80011c0:	2304      	movs	r3, #4
 80011c2:	e006      	b.n	80011d2 <HAL_GPIO_Init+0x1fa>
 80011c4:	2303      	movs	r3, #3
 80011c6:	e004      	b.n	80011d2 <HAL_GPIO_Init+0x1fa>
 80011c8:	2302      	movs	r3, #2
 80011ca:	e002      	b.n	80011d2 <HAL_GPIO_Init+0x1fa>
 80011cc:	2301      	movs	r3, #1
 80011ce:	e000      	b.n	80011d2 <HAL_GPIO_Init+0x1fa>
 80011d0:	2300      	movs	r3, #0
 80011d2:	697a      	ldr	r2, [r7, #20]
 80011d4:	f002 0203 	and.w	r2, r2, #3
 80011d8:	0092      	lsls	r2, r2, #2
 80011da:	4093      	lsls	r3, r2
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	4313      	orrs	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011e2:	4937      	ldr	r1, [pc, #220]	@ (80012c0 <HAL_GPIO_Init+0x2e8>)
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	3302      	adds	r3, #2
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011f0:	4b39      	ldr	r3, [pc, #228]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4013      	ands	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001214:	4a30      	ldr	r2, [pc, #192]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800121a:	4b2f      	ldr	r3, [pc, #188]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	43db      	mvns	r3, r3
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4013      	ands	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d003      	beq.n	800123e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4313      	orrs	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800123e:	4a26      	ldr	r2, [pc, #152]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001244:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	43db      	mvns	r3, r3
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001268:	4a1b      	ldr	r2, [pc, #108]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800126e:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	43db      	mvns	r3, r3
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	4013      	ands	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4313      	orrs	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001292:	4a11      	ldr	r2, [pc, #68]	@ (80012d8 <HAL_GPIO_Init+0x300>)
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	3301      	adds	r3, #1
 800129c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	fa22 f303 	lsr.w	r3, r2, r3
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	f47f ae9d 	bne.w	8000fe8 <HAL_GPIO_Init+0x10>
  }
}
 80012ae:	bf00      	nop
 80012b0:	bf00      	nop
 80012b2:	371c      	adds	r7, #28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40010000 	.word	0x40010000
 80012c4:	48000400 	.word	0x48000400
 80012c8:	48000800 	.word	0x48000800
 80012cc:	48000c00 	.word	0x48000c00
 80012d0:	48001000 	.word	0x48001000
 80012d4:	48001400 	.word	0x48001400
 80012d8:	40010400 	.word	0x40010400

080012dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	807b      	strh	r3, [r7, #2]
 80012e8:	4613      	mov	r3, r2
 80012ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012ec:	787b      	ldrb	r3, [r7, #1]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d003      	beq.n	80012fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012f2:	887a      	ldrh	r2, [r7, #2]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012f8:	e002      	b.n	8001300 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012fa:	887a      	ldrh	r2, [r7, #2]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001316:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001318:	695a      	ldr	r2, [r3, #20]
 800131a:	88fb      	ldrh	r3, [r7, #6]
 800131c:	4013      	ands	r3, r2
 800131e:	2b00      	cmp	r3, #0
 8001320:	d006      	beq.n	8001330 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001322:	4a05      	ldr	r2, [pc, #20]	@ (8001338 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001324:	88fb      	ldrh	r3, [r7, #6]
 8001326:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f99c 	bl	8000668 <HAL_GPIO_EXTI_Callback>
  }
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40010400 	.word	0x40010400

0800133c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d141      	bne.n	80013ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800134a:	4b4b      	ldr	r3, [pc, #300]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001356:	d131      	bne.n	80013bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001358:	4b47      	ldr	r3, [pc, #284]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800135a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800135e:	4a46      	ldr	r2, [pc, #280]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001360:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001364:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001368:	4b43      	ldr	r3, [pc, #268]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001370:	4a41      	ldr	r2, [pc, #260]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001372:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001376:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001378:	4b40      	ldr	r3, [pc, #256]	@ (800147c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2232      	movs	r2, #50	@ 0x32
 800137e:	fb02 f303 	mul.w	r3, r2, r3
 8001382:	4a3f      	ldr	r2, [pc, #252]	@ (8001480 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001384:	fba2 2303 	umull	r2, r3, r2, r3
 8001388:	0c9b      	lsrs	r3, r3, #18
 800138a:	3301      	adds	r3, #1
 800138c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800138e:	e002      	b.n	8001396 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	3b01      	subs	r3, #1
 8001394:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001396:	4b38      	ldr	r3, [pc, #224]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800139e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013a2:	d102      	bne.n	80013aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f2      	bne.n	8001390 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013aa:	4b33      	ldr	r3, [pc, #204]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ac:	695b      	ldr	r3, [r3, #20]
 80013ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013b6:	d158      	bne.n	800146a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e057      	b.n	800146c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013c2:	4a2d      	ldr	r2, [pc, #180]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80013cc:	e04d      	b.n	800146a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013d4:	d141      	bne.n	800145a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80013d6:	4b28      	ldr	r3, [pc, #160]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80013de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013e2:	d131      	bne.n	8001448 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013e4:	4b24      	ldr	r3, [pc, #144]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ea:	4a23      	ldr	r2, [pc, #140]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013f4:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013fc:	4a1e      	ldr	r2, [pc, #120]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001402:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001404:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2232      	movs	r2, #50	@ 0x32
 800140a:	fb02 f303 	mul.w	r3, r2, r3
 800140e:	4a1c      	ldr	r2, [pc, #112]	@ (8001480 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001410:	fba2 2303 	umull	r2, r3, r2, r3
 8001414:	0c9b      	lsrs	r3, r3, #18
 8001416:	3301      	adds	r3, #1
 8001418:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800141a:	e002      	b.n	8001422 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3b01      	subs	r3, #1
 8001420:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001422:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800142a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800142e:	d102      	bne.n	8001436 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1f2      	bne.n	800141c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001436:	4b10      	ldr	r3, [pc, #64]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800143e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001442:	d112      	bne.n	800146a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e011      	b.n	800146c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001448:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800144a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800144e:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001454:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001458:	e007      	b.n	800146a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800145a:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001462:	4a05      	ldr	r2, [pc, #20]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001464:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001468:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	40007000 	.word	0x40007000
 800147c:	20000000 	.word	0x20000000
 8001480:	431bde83 	.word	0x431bde83

08001484 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001488:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800148e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001492:	6093      	str	r3, [r2, #8]
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	40007000 	.word	0x40007000

080014a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d101      	bne.n	80014b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e2fe      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d075      	beq.n	80015ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014c2:	4b97      	ldr	r3, [pc, #604]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 030c 	and.w	r3, r3, #12
 80014ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014cc:	4b94      	ldr	r3, [pc, #592]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	f003 0303 	and.w	r3, r3, #3
 80014d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	2b0c      	cmp	r3, #12
 80014da:	d102      	bne.n	80014e2 <HAL_RCC_OscConfig+0x3e>
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	2b03      	cmp	r3, #3
 80014e0:	d002      	beq.n	80014e8 <HAL_RCC_OscConfig+0x44>
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	d10b      	bne.n	8001500 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e8:	4b8d      	ldr	r3, [pc, #564]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d05b      	beq.n	80015ac <HAL_RCC_OscConfig+0x108>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d157      	bne.n	80015ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e2d9      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001508:	d106      	bne.n	8001518 <HAL_RCC_OscConfig+0x74>
 800150a:	4b85      	ldr	r3, [pc, #532]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a84      	ldr	r2, [pc, #528]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	e01d      	b.n	8001554 <HAL_RCC_OscConfig+0xb0>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001520:	d10c      	bne.n	800153c <HAL_RCC_OscConfig+0x98>
 8001522:	4b7f      	ldr	r3, [pc, #508]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a7e      	ldr	r2, [pc, #504]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001528:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	4b7c      	ldr	r3, [pc, #496]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a7b      	ldr	r2, [pc, #492]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001538:	6013      	str	r3, [r2, #0]
 800153a:	e00b      	b.n	8001554 <HAL_RCC_OscConfig+0xb0>
 800153c:	4b78      	ldr	r3, [pc, #480]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a77      	ldr	r2, [pc, #476]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001546:	6013      	str	r3, [r2, #0]
 8001548:	4b75      	ldr	r3, [pc, #468]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a74      	ldr	r2, [pc, #464]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800154e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d013      	beq.n	8001584 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155c:	f7ff fc20 	bl	8000da0 <HAL_GetTick>
 8001560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001564:	f7ff fc1c 	bl	8000da0 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b64      	cmp	r3, #100	@ 0x64
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e29e      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001576:	4b6a      	ldr	r3, [pc, #424]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0f0      	beq.n	8001564 <HAL_RCC_OscConfig+0xc0>
 8001582:	e014      	b.n	80015ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001584:	f7ff fc0c 	bl	8000da0 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800158c:	f7ff fc08 	bl	8000da0 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b64      	cmp	r3, #100	@ 0x64
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e28a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800159e:	4b60      	ldr	r3, [pc, #384]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1f0      	bne.n	800158c <HAL_RCC_OscConfig+0xe8>
 80015aa:	e000      	b.n	80015ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d075      	beq.n	80016a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ba:	4b59      	ldr	r3, [pc, #356]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015c4:	4b56      	ldr	r3, [pc, #344]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2b0c      	cmp	r3, #12
 80015d2:	d102      	bne.n	80015da <HAL_RCC_OscConfig+0x136>
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d002      	beq.n	80015e0 <HAL_RCC_OscConfig+0x13c>
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	2b04      	cmp	r3, #4
 80015de:	d11f      	bne.n	8001620 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015e0:	4b4f      	ldr	r3, [pc, #316]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d005      	beq.n	80015f8 <HAL_RCC_OscConfig+0x154>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d101      	bne.n	80015f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e25d      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f8:	4b49      	ldr	r3, [pc, #292]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	061b      	lsls	r3, r3, #24
 8001606:	4946      	ldr	r1, [pc, #280]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001608:	4313      	orrs	r3, r2
 800160a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800160c:	4b45      	ldr	r3, [pc, #276]	@ (8001724 <HAL_RCC_OscConfig+0x280>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fb79 	bl	8000d08 <HAL_InitTick>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d043      	beq.n	80016a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e249      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d023      	beq.n	8001670 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001628:	4b3d      	ldr	r3, [pc, #244]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a3c      	ldr	r2, [pc, #240]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800162e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001632:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001634:	f7ff fbb4 	bl	8000da0 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800163c:	f7ff fbb0 	bl	8000da0 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e232      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800164e:	4b34      	ldr	r3, [pc, #208]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f0      	beq.n	800163c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800165a:	4b31      	ldr	r3, [pc, #196]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	061b      	lsls	r3, r3, #24
 8001668:	492d      	ldr	r1, [pc, #180]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 800166a:	4313      	orrs	r3, r2
 800166c:	604b      	str	r3, [r1, #4]
 800166e:	e01a      	b.n	80016a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001670:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a2a      	ldr	r2, [pc, #168]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001676:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800167a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800167c:	f7ff fb90 	bl	8000da0 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001684:	f7ff fb8c 	bl	8000da0 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e20e      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001696:	4b22      	ldr	r3, [pc, #136]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f0      	bne.n	8001684 <HAL_RCC_OscConfig+0x1e0>
 80016a2:	e000      	b.n	80016a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0308 	and.w	r3, r3, #8
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d041      	beq.n	8001736 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d01c      	beq.n	80016f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ba:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80016bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016c0:	4a17      	ldr	r2, [pc, #92]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ca:	f7ff fb69 	bl	8000da0 <HAL_GetTick>
 80016ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d2:	f7ff fb65 	bl	8000da0 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e1e7      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80016e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d0ef      	beq.n	80016d2 <HAL_RCC_OscConfig+0x22e>
 80016f2:	e020      	b.n	8001736 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80016f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016fa:	4a09      	ldr	r2, [pc, #36]	@ (8001720 <HAL_RCC_OscConfig+0x27c>)
 80016fc:	f023 0301 	bic.w	r3, r3, #1
 8001700:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001704:	f7ff fb4c 	bl	8000da0 <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800170a:	e00d      	b.n	8001728 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800170c:	f7ff fb48 	bl	8000da0 <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d906      	bls.n	8001728 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e1ca      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000
 8001724:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001728:	4b8c      	ldr	r3, [pc, #560]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 800172a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1ea      	bne.n	800170c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 80a6 	beq.w	8001890 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001744:	2300      	movs	r3, #0
 8001746:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001748:	4b84      	ldr	r3, [pc, #528]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 800174a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_RCC_OscConfig+0x2b4>
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <HAL_RCC_OscConfig+0x2b6>
 8001758:	2300      	movs	r3, #0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d00d      	beq.n	800177a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800175e:	4b7f      	ldr	r3, [pc, #508]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001762:	4a7e      	ldr	r2, [pc, #504]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001768:	6593      	str	r3, [r2, #88]	@ 0x58
 800176a:	4b7c      	ldr	r3, [pc, #496]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 800176c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800176e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001776:	2301      	movs	r3, #1
 8001778:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800177a:	4b79      	ldr	r3, [pc, #484]	@ (8001960 <HAL_RCC_OscConfig+0x4bc>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001782:	2b00      	cmp	r3, #0
 8001784:	d118      	bne.n	80017b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001786:	4b76      	ldr	r3, [pc, #472]	@ (8001960 <HAL_RCC_OscConfig+0x4bc>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a75      	ldr	r2, [pc, #468]	@ (8001960 <HAL_RCC_OscConfig+0x4bc>)
 800178c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001792:	f7ff fb05 	bl	8000da0 <HAL_GetTick>
 8001796:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800179a:	f7ff fb01 	bl	8000da0 <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e183      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ac:	4b6c      	ldr	r3, [pc, #432]	@ (8001960 <HAL_RCC_OscConfig+0x4bc>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d0f0      	beq.n	800179a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d108      	bne.n	80017d2 <HAL_RCC_OscConfig+0x32e>
 80017c0:	4b66      	ldr	r3, [pc, #408]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80017c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c6:	4a65      	ldr	r2, [pc, #404]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017d0:	e024      	b.n	800181c <HAL_RCC_OscConfig+0x378>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	2b05      	cmp	r3, #5
 80017d8:	d110      	bne.n	80017fc <HAL_RCC_OscConfig+0x358>
 80017da:	4b60      	ldr	r3, [pc, #384]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80017dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e0:	4a5e      	ldr	r2, [pc, #376]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80017e2:	f043 0304 	orr.w	r3, r3, #4
 80017e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017ea:	4b5c      	ldr	r3, [pc, #368]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80017ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f0:	4a5a      	ldr	r2, [pc, #360]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017fa:	e00f      	b.n	800181c <HAL_RCC_OscConfig+0x378>
 80017fc:	4b57      	ldr	r3, [pc, #348]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80017fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001802:	4a56      	ldr	r2, [pc, #344]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001804:	f023 0301 	bic.w	r3, r3, #1
 8001808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800180c:	4b53      	ldr	r3, [pc, #332]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001812:	4a52      	ldr	r2, [pc, #328]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001814:	f023 0304 	bic.w	r3, r3, #4
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d016      	beq.n	8001852 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001824:	f7ff fabc 	bl	8000da0 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800182a:	e00a      	b.n	8001842 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800182c:	f7ff fab8 	bl	8000da0 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800183a:	4293      	cmp	r3, r2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e138      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001842:	4b46      	ldr	r3, [pc, #280]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0ed      	beq.n	800182c <HAL_RCC_OscConfig+0x388>
 8001850:	e015      	b.n	800187e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001852:	f7ff faa5 	bl	8000da0 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001858:	e00a      	b.n	8001870 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800185a:	f7ff faa1 	bl	8000da0 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001868:	4293      	cmp	r3, r2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e121      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001870:	4b3a      	ldr	r3, [pc, #232]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1ed      	bne.n	800185a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800187e:	7ffb      	ldrb	r3, [r7, #31]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d105      	bne.n	8001890 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001884:	4b35      	ldr	r3, [pc, #212]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001888:	4a34      	ldr	r2, [pc, #208]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 800188a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800188e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0320 	and.w	r3, r3, #32
 8001898:	2b00      	cmp	r3, #0
 800189a:	d03c      	beq.n	8001916 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d01c      	beq.n	80018de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018a4:	4b2d      	ldr	r3, [pc, #180]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80018a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018aa:	4a2c      	ldr	r2, [pc, #176]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018b4:	f7ff fa74 	bl	8000da0 <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018bc:	f7ff fa70 	bl	8000da0 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e0f2      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018ce:	4b23      	ldr	r3, [pc, #140]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80018d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0ef      	beq.n	80018bc <HAL_RCC_OscConfig+0x418>
 80018dc:	e01b      	b.n	8001916 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018de:	4b1f      	ldr	r3, [pc, #124]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80018e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018e4:	4a1d      	ldr	r2, [pc, #116]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ee:	f7ff fa57 	bl	8000da0 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018f6:	f7ff fa53 	bl	8000da0 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e0d5      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001908:	4b14      	ldr	r3, [pc, #80]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 800190a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1ef      	bne.n	80018f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	69db      	ldr	r3, [r3, #28]
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 80c9 	beq.w	8001ab2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001920:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 030c 	and.w	r3, r3, #12
 8001928:	2b0c      	cmp	r3, #12
 800192a:	f000 8083 	beq.w	8001a34 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	69db      	ldr	r3, [r3, #28]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d15e      	bne.n	80019f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a08      	ldr	r2, [pc, #32]	@ (800195c <HAL_RCC_OscConfig+0x4b8>)
 800193c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001940:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001942:	f7ff fa2d 	bl	8000da0 <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001948:	e00c      	b.n	8001964 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800194a:	f7ff fa29 	bl	8000da0 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d905      	bls.n	8001964 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e0ab      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
 800195c:	40021000 	.word	0x40021000
 8001960:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001964:	4b55      	ldr	r3, [pc, #340]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1ec      	bne.n	800194a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001970:	4b52      	ldr	r3, [pc, #328]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	4b52      	ldr	r3, [pc, #328]	@ (8001ac0 <HAL_RCC_OscConfig+0x61c>)
 8001976:	4013      	ands	r3, r2
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	6a11      	ldr	r1, [r2, #32]
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001980:	3a01      	subs	r2, #1
 8001982:	0112      	lsls	r2, r2, #4
 8001984:	4311      	orrs	r1, r2
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800198a:	0212      	lsls	r2, r2, #8
 800198c:	4311      	orrs	r1, r2
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001992:	0852      	lsrs	r2, r2, #1
 8001994:	3a01      	subs	r2, #1
 8001996:	0552      	lsls	r2, r2, #21
 8001998:	4311      	orrs	r1, r2
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800199e:	0852      	lsrs	r2, r2, #1
 80019a0:	3a01      	subs	r2, #1
 80019a2:	0652      	lsls	r2, r2, #25
 80019a4:	4311      	orrs	r1, r2
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80019aa:	06d2      	lsls	r2, r2, #27
 80019ac:	430a      	orrs	r2, r1
 80019ae:	4943      	ldr	r1, [pc, #268]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019b0:	4313      	orrs	r3, r2
 80019b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019b4:	4b41      	ldr	r3, [pc, #260]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a40      	ldr	r2, [pc, #256]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019c0:	4b3e      	ldr	r3, [pc, #248]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4a3d      	ldr	r2, [pc, #244]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019cc:	f7ff f9e8 	bl	8000da0 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff f9e4 	bl	8000da0 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e066      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e6:	4b35      	ldr	r3, [pc, #212]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x530>
 80019f2:	e05e      	b.n	8001ab2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f4:	4b31      	ldr	r3, [pc, #196]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a30      	ldr	r2, [pc, #192]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 80019fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a00:	f7ff f9ce 	bl	8000da0 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a08:	f7ff f9ca 	bl	8000da0 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e04c      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a1a:	4b28      	ldr	r3, [pc, #160]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1f0      	bne.n	8001a08 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001a26:	4b25      	ldr	r3, [pc, #148]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 8001a28:	68da      	ldr	r2, [r3, #12]
 8001a2a:	4924      	ldr	r1, [pc, #144]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 8001a2c:	4b25      	ldr	r3, [pc, #148]	@ (8001ac4 <HAL_RCC_OscConfig+0x620>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	60cb      	str	r3, [r1, #12]
 8001a32:	e03e      	b.n	8001ab2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69db      	ldr	r3, [r3, #28]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d101      	bne.n	8001a40 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e039      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001a40:	4b1e      	ldr	r3, [pc, #120]	@ (8001abc <HAL_RCC_OscConfig+0x618>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	f003 0203 	and.w	r2, r3, #3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d12c      	bne.n	8001aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d123      	bne.n	8001aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d11b      	bne.n	8001aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d113      	bne.n	8001aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a90:	085b      	lsrs	r3, r3, #1
 8001a92:	3b01      	subs	r3, #1
 8001a94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d109      	bne.n	8001aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001aa4:	085b      	lsrs	r3, r3, #1
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d001      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3720      	adds	r7, #32
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	019f800c 	.word	0x019f800c
 8001ac4:	feeefffc 	.word	0xfeeefffc

08001ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d101      	bne.n	8001ae0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e11e      	b.n	8001d1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae0:	4b91      	ldr	r3, [pc, #580]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 030f 	and.w	r3, r3, #15
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d910      	bls.n	8001b10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aee:	4b8e      	ldr	r3, [pc, #568]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f023 020f 	bic.w	r2, r3, #15
 8001af6:	498c      	ldr	r1, [pc, #560]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afe:	4b8a      	ldr	r3, [pc, #552]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d001      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e106      	b.n	8001d1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d073      	beq.n	8001c04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b03      	cmp	r3, #3
 8001b22:	d129      	bne.n	8001b78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b24:	4b81      	ldr	r3, [pc, #516]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e0f4      	b.n	8001d1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001b34:	f000 f99e 	bl	8001e74 <RCC_GetSysClockFreqFromPLLSource>
 8001b38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4a7c      	ldr	r2, [pc, #496]	@ (8001d30 <HAL_RCC_ClockConfig+0x268>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d93f      	bls.n	8001bc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b42:	4b7a      	ldr	r3, [pc, #488]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d009      	beq.n	8001b62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d033      	beq.n	8001bc2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d12f      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b62:	4b72      	ldr	r3, [pc, #456]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b6a:	4a70      	ldr	r2, [pc, #448]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001b6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b72:	2380      	movs	r3, #128	@ 0x80
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	e024      	b.n	8001bc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d107      	bne.n	8001b90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b80:	4b6a      	ldr	r3, [pc, #424]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d109      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e0c6      	b.n	8001d1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b90:	4b66      	ldr	r3, [pc, #408]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e0be      	b.n	8001d1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001ba0:	f000 f8ce 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8001ba4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4a61      	ldr	r2, [pc, #388]	@ (8001d30 <HAL_RCC_ClockConfig+0x268>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d909      	bls.n	8001bc2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bae:	4b5f      	ldr	r3, [pc, #380]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bb6:	4a5d      	ldr	r2, [pc, #372]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bc2:	4b5a      	ldr	r3, [pc, #360]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f023 0203 	bic.w	r2, r3, #3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	4957      	ldr	r1, [pc, #348]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bd4:	f7ff f8e4 	bl	8000da0 <HAL_GetTick>
 8001bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bdc:	f7ff f8e0 	bl	8000da0 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e095      	b.n	8001d1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 020c 	and.w	r2, r3, #12
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d1eb      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0302 	and.w	r3, r3, #2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d023      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0304 	and.w	r3, r3, #4
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c1c:	4b43      	ldr	r3, [pc, #268]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	4a42      	ldr	r2, [pc, #264]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0308 	and.w	r3, r3, #8
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d007      	beq.n	8001c44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001c34:	4b3d      	ldr	r3, [pc, #244]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001c3c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c44:	4b39      	ldr	r3, [pc, #228]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	4936      	ldr	r1, [pc, #216]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c52:	4313      	orrs	r3, r2
 8001c54:	608b      	str	r3, [r1, #8]
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	2b80      	cmp	r3, #128	@ 0x80
 8001c5c:	d105      	bne.n	8001c6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c5e:	4b33      	ldr	r3, [pc, #204]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	4a32      	ldr	r2, [pc, #200]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001c64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d21d      	bcs.n	8001cb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c78:	4b2b      	ldr	r3, [pc, #172]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f023 020f 	bic.w	r2, r3, #15
 8001c80:	4929      	ldr	r1, [pc, #164]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c88:	f7ff f88a 	bl	8000da0 <HAL_GetTick>
 8001c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8e:	e00a      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c90:	f7ff f886 	bl	8000da0 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e03b      	b.n	8001d1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ca6:	4b20      	ldr	r3, [pc, #128]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 030f 	and.w	r3, r3, #15
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d1ed      	bne.n	8001c90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d008      	beq.n	8001cd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	4917      	ldr	r1, [pc, #92]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0308 	and.w	r3, r3, #8
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d009      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cde:	4b13      	ldr	r3, [pc, #76]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	490f      	ldr	r1, [pc, #60]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cf2:	f000 f825 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	091b      	lsrs	r3, r3, #4
 8001cfe:	f003 030f 	and.w	r3, r3, #15
 8001d02:	490c      	ldr	r1, [pc, #48]	@ (8001d34 <HAL_RCC_ClockConfig+0x26c>)
 8001d04:	5ccb      	ldrb	r3, [r1, r3]
 8001d06:	f003 031f 	and.w	r3, r3, #31
 8001d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d38 <HAL_RCC_ClockConfig+0x270>)
 8001d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d12:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <HAL_RCC_ClockConfig+0x274>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7fe fff6 	bl	8000d08 <HAL_InitTick>
 8001d1c:	4603      	mov	r3, r0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40022000 	.word	0x40022000
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	04c4b400 	.word	0x04c4b400
 8001d34:	0800569c 	.word	0x0800569c
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	20000004 	.word	0x20000004

08001d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d46:	4b2c      	ldr	r3, [pc, #176]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 030c 	and.w	r3, r3, #12
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d102      	bne.n	8001d58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d52:	4b2a      	ldr	r3, [pc, #168]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d54:	613b      	str	r3, [r7, #16]
 8001d56:	e047      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001d58:	4b27      	ldr	r3, [pc, #156]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 030c 	and.w	r3, r3, #12
 8001d60:	2b08      	cmp	r3, #8
 8001d62:	d102      	bne.n	8001d6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d64:	4b26      	ldr	r3, [pc, #152]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d66:	613b      	str	r3, [r7, #16]
 8001d68:	e03e      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001d6a:	4b23      	ldr	r3, [pc, #140]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f003 030c 	and.w	r3, r3, #12
 8001d72:	2b0c      	cmp	r3, #12
 8001d74:	d136      	bne.n	8001de4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d76:	4b20      	ldr	r3, [pc, #128]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d80:	4b1d      	ldr	r3, [pc, #116]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	091b      	lsrs	r3, r3, #4
 8001d86:	f003 030f 	and.w	r3, r3, #15
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2b03      	cmp	r3, #3
 8001d92:	d10c      	bne.n	8001dae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d94:	4a1a      	ldr	r2, [pc, #104]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9c:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d9e:	68d2      	ldr	r2, [r2, #12]
 8001da0:	0a12      	lsrs	r2, r2, #8
 8001da2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001da6:	fb02 f303 	mul.w	r3, r2, r3
 8001daa:	617b      	str	r3, [r7, #20]
      break;
 8001dac:	e00c      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dae:	4a13      	ldr	r2, [pc, #76]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db6:	4a10      	ldr	r2, [pc, #64]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001db8:	68d2      	ldr	r2, [r2, #12]
 8001dba:	0a12      	lsrs	r2, r2, #8
 8001dbc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001dc0:	fb02 f303 	mul.w	r3, r2, r3
 8001dc4:	617b      	str	r3, [r7, #20]
      break;
 8001dc6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	0e5b      	lsrs	r3, r3, #25
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	e001      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001de8:	693b      	ldr	r3, [r7, #16]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	371c      	adds	r7, #28
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	00f42400 	.word	0x00f42400
 8001e00:	016e3600 	.word	0x016e3600

08001e04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e08:	4b03      	ldr	r3, [pc, #12]	@ (8001e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	20000000 	.word	0x20000000

08001e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e20:	f7ff fff0 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e24:	4602      	mov	r2, r0
 8001e26:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	0a1b      	lsrs	r3, r3, #8
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	4904      	ldr	r1, [pc, #16]	@ (8001e44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e32:	5ccb      	ldrb	r3, [r1, r3]
 8001e34:	f003 031f 	and.w	r3, r3, #31
 8001e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000
 8001e44:	080056ac 	.word	0x080056ac

08001e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e4c:	f7ff ffda 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e50:	4602      	mov	r2, r0
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	0adb      	lsrs	r3, r3, #11
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	4904      	ldr	r1, [pc, #16]	@ (8001e70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e5e:	5ccb      	ldrb	r3, [r1, r3]
 8001e60:	f003 031f 	and.w	r3, r3, #31
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	080056ac 	.word	0x080056ac

08001e74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b087      	sub	sp, #28
 8001e78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	091b      	lsrs	r3, r3, #4
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	3301      	adds	r3, #1
 8001e90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	2b03      	cmp	r3, #3
 8001e96:	d10c      	bne.n	8001eb2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e98:	4a17      	ldr	r2, [pc, #92]	@ (8001ef8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea0:	4a14      	ldr	r2, [pc, #80]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ea2:	68d2      	ldr	r2, [r2, #12]
 8001ea4:	0a12      	lsrs	r2, r2, #8
 8001ea6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001eaa:	fb02 f303 	mul.w	r3, r2, r3
 8001eae:	617b      	str	r3, [r7, #20]
    break;
 8001eb0:	e00c      	b.n	8001ecc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001eb2:	4a12      	ldr	r2, [pc, #72]	@ (8001efc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eba:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ebc:	68d2      	ldr	r2, [r2, #12]
 8001ebe:	0a12      	lsrs	r2, r2, #8
 8001ec0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ec4:	fb02 f303 	mul.w	r3, r2, r3
 8001ec8:	617b      	str	r3, [r7, #20]
    break;
 8001eca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ecc:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	0e5b      	lsrs	r3, r3, #25
 8001ed2:	f003 0303 	and.w	r3, r3, #3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001ee6:	687b      	ldr	r3, [r7, #4]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	371c      	adds	r7, #28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	016e3600 	.word	0x016e3600
 8001efc:	00f42400 	.word	0x00f42400

08001f00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f08:	2300      	movs	r3, #0
 8001f0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 8098 	beq.w	800204e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f22:	4b43      	ldr	r3, [pc, #268]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10d      	bne.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f2e:	4b40      	ldr	r3, [pc, #256]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	4a3f      	ldr	r2, [pc, #252]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f46:	2301      	movs	r3, #1
 8001f48:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f4a:	4b3a      	ldr	r3, [pc, #232]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a39      	ldr	r2, [pc, #228]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f56:	f7fe ff23 	bl	8000da0 <HAL_GetTick>
 8001f5a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f5c:	e009      	b.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f5e:	f7fe ff1f 	bl	8000da0 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d902      	bls.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	74fb      	strb	r3, [r7, #19]
        break;
 8001f70:	e005      	b.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f72:	4b30      	ldr	r3, [pc, #192]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d0ef      	beq.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001f7e:	7cfb      	ldrb	r3, [r7, #19]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d159      	bne.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f84:	4b2a      	ldr	r3, [pc, #168]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f8e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d01e      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d019      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fa0:	4b23      	ldr	r3, [pc, #140]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001faa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fac:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb2:	4a1f      	ldr	r2, [pc, #124]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fcc:	4a18      	ldr	r2, [pc, #96]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d016      	beq.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fde:	f7fe fedf 	bl	8000da0 <HAL_GetTick>
 8001fe2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fe4:	e00b      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe6:	f7fe fedb 	bl	8000da0 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d902      	bls.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	74fb      	strb	r3, [r7, #19]
            break;
 8001ffc:	e006      	b.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0ec      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800200c:	7cfb      	ldrb	r3, [r7, #19]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10b      	bne.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002012:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002018:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002020:	4903      	ldr	r1, [pc, #12]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002022:	4313      	orrs	r3, r2
 8002024:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002028:	e008      	b.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800202a:	7cfb      	ldrb	r3, [r7, #19]
 800202c:	74bb      	strb	r3, [r7, #18]
 800202e:	e005      	b.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002030:	40021000 	.word	0x40021000
 8002034:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002038:	7cfb      	ldrb	r3, [r7, #19]
 800203a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800203c:	7c7b      	ldrb	r3, [r7, #17]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d105      	bne.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002042:	4ba6      	ldr	r3, [pc, #664]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	4aa5      	ldr	r2, [pc, #660]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800204c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00a      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800205a:	4ba0      	ldr	r3, [pc, #640]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800205c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002060:	f023 0203 	bic.w	r2, r3, #3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	499c      	ldr	r1, [pc, #624]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800206a:	4313      	orrs	r3, r2
 800206c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00a      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800207c:	4b97      	ldr	r3, [pc, #604]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800207e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002082:	f023 020c 	bic.w	r2, r3, #12
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	4994      	ldr	r1, [pc, #592]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800208c:	4313      	orrs	r3, r2
 800208e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00a      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800209e:	4b8f      	ldr	r3, [pc, #572]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	498b      	ldr	r1, [pc, #556]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00a      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020c0:	4b86      	ldr	r3, [pc, #536]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	4983      	ldr	r1, [pc, #524]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0320 	and.w	r3, r3, #32
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00a      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020e2:	4b7e      	ldr	r3, [pc, #504]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	497a      	ldr	r1, [pc, #488]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00a      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002104:	4b75      	ldr	r3, [pc, #468]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	4972      	ldr	r1, [pc, #456]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002114:	4313      	orrs	r3, r2
 8002116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00a      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002126:	4b6d      	ldr	r3, [pc, #436]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	4969      	ldr	r1, [pc, #420]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002136:	4313      	orrs	r3, r2
 8002138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002144:	2b00      	cmp	r3, #0
 8002146:	d00a      	beq.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002148:	4b64      	ldr	r3, [pc, #400]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800214a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	4961      	ldr	r1, [pc, #388]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002158:	4313      	orrs	r3, r2
 800215a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00a      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800216a:	4b5c      	ldr	r3, [pc, #368]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800216c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002170:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002178:	4958      	ldr	r1, [pc, #352]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800217a:	4313      	orrs	r3, r2
 800217c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002188:	2b00      	cmp	r3, #0
 800218a:	d015      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800218c:	4b53      	ldr	r3, [pc, #332]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800218e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002192:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219a:	4950      	ldr	r1, [pc, #320]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800219c:	4313      	orrs	r3, r2
 800219e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80021aa:	d105      	bne.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021ac:	4b4b      	ldr	r3, [pc, #300]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	4a4a      	ldr	r2, [pc, #296]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021b6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d015      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80021c4:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	4942      	ldr	r1, [pc, #264]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021e2:	d105      	bne.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021e4:	4b3d      	ldr	r3, [pc, #244]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	4a3c      	ldr	r2, [pc, #240]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021ee:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d015      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80021fc:	4b37      	ldr	r3, [pc, #220]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002202:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	4934      	ldr	r1, [pc, #208]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800220c:	4313      	orrs	r3, r2
 800220e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800221a:	d105      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800221c:	4b2f      	ldr	r3, [pc, #188]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4a2e      	ldr	r2, [pc, #184]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002226:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d015      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002234:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002242:	4926      	ldr	r1, [pc, #152]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002244:	4313      	orrs	r3, r2
 8002246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800224e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002252:	d105      	bne.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002254:	4b21      	ldr	r3, [pc, #132]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	4a20      	ldr	r2, [pc, #128]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800225a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800225e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d015      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800226c:	4b1b      	ldr	r3, [pc, #108]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002272:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800227a:	4918      	ldr	r1, [pc, #96]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800227c:	4313      	orrs	r3, r2
 800227e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002286:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800228a:	d105      	bne.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800228c:	4b13      	ldr	r3, [pc, #76]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4a12      	ldr	r2, [pc, #72]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002296:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d015      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80022a4:	4b0d      	ldr	r3, [pc, #52]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b2:	490a      	ldr	r1, [pc, #40]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022c2:	d105      	bne.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80022c4:	4b05      	ldr	r3, [pc, #20]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	4a04      	ldr	r2, [pc, #16]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80022d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40021000 	.word	0x40021000

080022e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e042      	b.n	8002378 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d106      	bne.n	800230a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7fe fc65 	bl	8000bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2224      	movs	r2, #36	@ 0x24
 800230e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0201 	bic.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f000 fb82 	bl	8002a34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f8b3 	bl	800249c <UART_SetConfig>
 8002336:	4603      	mov	r3, r0
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e01b      	b.n	8002378 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800234e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689a      	ldr	r2, [r3, #8]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800235e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0201 	orr.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 fc01 	bl	8002b78 <UART_CheckIdleState>
 8002376:	4603      	mov	r3, r0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	@ 0x28
 8002384:	af02      	add	r7, sp, #8
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	603b      	str	r3, [r7, #0]
 800238c:	4613      	mov	r3, r2
 800238e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002396:	2b20      	cmp	r3, #32
 8002398:	d17b      	bne.n	8002492 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <HAL_UART_Transmit+0x26>
 80023a0:	88fb      	ldrh	r3, [r7, #6]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e074      	b.n	8002494 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2221      	movs	r2, #33	@ 0x21
 80023b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023ba:	f7fe fcf1 	bl	8000da0 <HAL_GetTick>
 80023be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	88fa      	ldrh	r2, [r7, #6]
 80023c4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	88fa      	ldrh	r2, [r7, #6]
 80023cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023d8:	d108      	bne.n	80023ec <HAL_UART_Transmit+0x6c>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d104      	bne.n	80023ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	61bb      	str	r3, [r7, #24]
 80023ea:	e003      	b.n	80023f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023f4:	e030      	b.n	8002458 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	2200      	movs	r2, #0
 80023fe:	2180      	movs	r1, #128	@ 0x80
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f000 fc63 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2220      	movs	r2, #32
 8002410:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e03d      	b.n	8002494 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10b      	bne.n	8002436 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800242c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	3302      	adds	r3, #2
 8002432:	61bb      	str	r3, [r7, #24]
 8002434:	e007      	b.n	8002446 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	781a      	ldrb	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	3301      	adds	r3, #1
 8002444:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800244c:	b29b      	uxth	r3, r3
 800244e:	3b01      	subs	r3, #1
 8002450:	b29a      	uxth	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800245e:	b29b      	uxth	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1c8      	bne.n	80023f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	2200      	movs	r2, #0
 800246c:	2140      	movs	r1, #64	@ 0x40
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 fc2c 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d005      	beq.n	8002486 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2220      	movs	r2, #32
 800247e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e006      	b.n	8002494 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2220      	movs	r2, #32
 800248a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800248e:	2300      	movs	r3, #0
 8002490:	e000      	b.n	8002494 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002492:	2302      	movs	r3, #2
  }
}
 8002494:	4618      	mov	r0, r3
 8002496:	3720      	adds	r7, #32
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800249c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024a0:	b08c      	sub	sp, #48	@ 0x30
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80024a6:	2300      	movs	r3, #0
 80024a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	431a      	orrs	r2, r3
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	431a      	orrs	r2, r3
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	69db      	ldr	r3, [r3, #28]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	4bab      	ldr	r3, [pc, #684]	@ (8002778 <UART_SetConfig+0x2dc>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80024d4:	430b      	orrs	r3, r1
 80024d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4aa0      	ldr	r2, [pc, #640]	@ (800277c <UART_SetConfig+0x2e0>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d004      	beq.n	8002508 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	6a1b      	ldr	r3, [r3, #32]
 8002502:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002504:	4313      	orrs	r3, r2
 8002506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002512:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	6812      	ldr	r2, [r2, #0]
 800251a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800251c:	430b      	orrs	r3, r1
 800251e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002526:	f023 010f 	bic.w	r1, r3, #15
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a91      	ldr	r2, [pc, #580]	@ (8002780 <UART_SetConfig+0x2e4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d125      	bne.n	800258c <UART_SetConfig+0xf0>
 8002540:	4b90      	ldr	r3, [pc, #576]	@ (8002784 <UART_SetConfig+0x2e8>)
 8002542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	2b03      	cmp	r3, #3
 800254c:	d81a      	bhi.n	8002584 <UART_SetConfig+0xe8>
 800254e:	a201      	add	r2, pc, #4	@ (adr r2, 8002554 <UART_SetConfig+0xb8>)
 8002550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002554:	08002565 	.word	0x08002565
 8002558:	08002575 	.word	0x08002575
 800255c:	0800256d 	.word	0x0800256d
 8002560:	0800257d 	.word	0x0800257d
 8002564:	2301      	movs	r3, #1
 8002566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800256a:	e0d6      	b.n	800271a <UART_SetConfig+0x27e>
 800256c:	2302      	movs	r3, #2
 800256e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002572:	e0d2      	b.n	800271a <UART_SetConfig+0x27e>
 8002574:	2304      	movs	r3, #4
 8002576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800257a:	e0ce      	b.n	800271a <UART_SetConfig+0x27e>
 800257c:	2308      	movs	r3, #8
 800257e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002582:	e0ca      	b.n	800271a <UART_SetConfig+0x27e>
 8002584:	2310      	movs	r3, #16
 8002586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800258a:	e0c6      	b.n	800271a <UART_SetConfig+0x27e>
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a7d      	ldr	r2, [pc, #500]	@ (8002788 <UART_SetConfig+0x2ec>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d138      	bne.n	8002608 <UART_SetConfig+0x16c>
 8002596:	4b7b      	ldr	r3, [pc, #492]	@ (8002784 <UART_SetConfig+0x2e8>)
 8002598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800259c:	f003 030c 	and.w	r3, r3, #12
 80025a0:	2b0c      	cmp	r3, #12
 80025a2:	d82d      	bhi.n	8002600 <UART_SetConfig+0x164>
 80025a4:	a201      	add	r2, pc, #4	@ (adr r2, 80025ac <UART_SetConfig+0x110>)
 80025a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025aa:	bf00      	nop
 80025ac:	080025e1 	.word	0x080025e1
 80025b0:	08002601 	.word	0x08002601
 80025b4:	08002601 	.word	0x08002601
 80025b8:	08002601 	.word	0x08002601
 80025bc:	080025f1 	.word	0x080025f1
 80025c0:	08002601 	.word	0x08002601
 80025c4:	08002601 	.word	0x08002601
 80025c8:	08002601 	.word	0x08002601
 80025cc:	080025e9 	.word	0x080025e9
 80025d0:	08002601 	.word	0x08002601
 80025d4:	08002601 	.word	0x08002601
 80025d8:	08002601 	.word	0x08002601
 80025dc:	080025f9 	.word	0x080025f9
 80025e0:	2300      	movs	r3, #0
 80025e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80025e6:	e098      	b.n	800271a <UART_SetConfig+0x27e>
 80025e8:	2302      	movs	r3, #2
 80025ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80025ee:	e094      	b.n	800271a <UART_SetConfig+0x27e>
 80025f0:	2304      	movs	r3, #4
 80025f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80025f6:	e090      	b.n	800271a <UART_SetConfig+0x27e>
 80025f8:	2308      	movs	r3, #8
 80025fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80025fe:	e08c      	b.n	800271a <UART_SetConfig+0x27e>
 8002600:	2310      	movs	r3, #16
 8002602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002606:	e088      	b.n	800271a <UART_SetConfig+0x27e>
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a5f      	ldr	r2, [pc, #380]	@ (800278c <UART_SetConfig+0x2f0>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d125      	bne.n	800265e <UART_SetConfig+0x1c2>
 8002612:	4b5c      	ldr	r3, [pc, #368]	@ (8002784 <UART_SetConfig+0x2e8>)
 8002614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002618:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800261c:	2b30      	cmp	r3, #48	@ 0x30
 800261e:	d016      	beq.n	800264e <UART_SetConfig+0x1b2>
 8002620:	2b30      	cmp	r3, #48	@ 0x30
 8002622:	d818      	bhi.n	8002656 <UART_SetConfig+0x1ba>
 8002624:	2b20      	cmp	r3, #32
 8002626:	d00a      	beq.n	800263e <UART_SetConfig+0x1a2>
 8002628:	2b20      	cmp	r3, #32
 800262a:	d814      	bhi.n	8002656 <UART_SetConfig+0x1ba>
 800262c:	2b00      	cmp	r3, #0
 800262e:	d002      	beq.n	8002636 <UART_SetConfig+0x19a>
 8002630:	2b10      	cmp	r3, #16
 8002632:	d008      	beq.n	8002646 <UART_SetConfig+0x1aa>
 8002634:	e00f      	b.n	8002656 <UART_SetConfig+0x1ba>
 8002636:	2300      	movs	r3, #0
 8002638:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800263c:	e06d      	b.n	800271a <UART_SetConfig+0x27e>
 800263e:	2302      	movs	r3, #2
 8002640:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002644:	e069      	b.n	800271a <UART_SetConfig+0x27e>
 8002646:	2304      	movs	r3, #4
 8002648:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800264c:	e065      	b.n	800271a <UART_SetConfig+0x27e>
 800264e:	2308      	movs	r3, #8
 8002650:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002654:	e061      	b.n	800271a <UART_SetConfig+0x27e>
 8002656:	2310      	movs	r3, #16
 8002658:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800265c:	e05d      	b.n	800271a <UART_SetConfig+0x27e>
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a4b      	ldr	r2, [pc, #300]	@ (8002790 <UART_SetConfig+0x2f4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d125      	bne.n	80026b4 <UART_SetConfig+0x218>
 8002668:	4b46      	ldr	r3, [pc, #280]	@ (8002784 <UART_SetConfig+0x2e8>)
 800266a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800266e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002672:	2bc0      	cmp	r3, #192	@ 0xc0
 8002674:	d016      	beq.n	80026a4 <UART_SetConfig+0x208>
 8002676:	2bc0      	cmp	r3, #192	@ 0xc0
 8002678:	d818      	bhi.n	80026ac <UART_SetConfig+0x210>
 800267a:	2b80      	cmp	r3, #128	@ 0x80
 800267c:	d00a      	beq.n	8002694 <UART_SetConfig+0x1f8>
 800267e:	2b80      	cmp	r3, #128	@ 0x80
 8002680:	d814      	bhi.n	80026ac <UART_SetConfig+0x210>
 8002682:	2b00      	cmp	r3, #0
 8002684:	d002      	beq.n	800268c <UART_SetConfig+0x1f0>
 8002686:	2b40      	cmp	r3, #64	@ 0x40
 8002688:	d008      	beq.n	800269c <UART_SetConfig+0x200>
 800268a:	e00f      	b.n	80026ac <UART_SetConfig+0x210>
 800268c:	2300      	movs	r3, #0
 800268e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002692:	e042      	b.n	800271a <UART_SetConfig+0x27e>
 8002694:	2302      	movs	r3, #2
 8002696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800269a:	e03e      	b.n	800271a <UART_SetConfig+0x27e>
 800269c:	2304      	movs	r3, #4
 800269e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026a2:	e03a      	b.n	800271a <UART_SetConfig+0x27e>
 80026a4:	2308      	movs	r3, #8
 80026a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026aa:	e036      	b.n	800271a <UART_SetConfig+0x27e>
 80026ac:	2310      	movs	r3, #16
 80026ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026b2:	e032      	b.n	800271a <UART_SetConfig+0x27e>
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a30      	ldr	r2, [pc, #192]	@ (800277c <UART_SetConfig+0x2e0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d12a      	bne.n	8002714 <UART_SetConfig+0x278>
 80026be:	4b31      	ldr	r3, [pc, #196]	@ (8002784 <UART_SetConfig+0x2e8>)
 80026c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80026c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80026cc:	d01a      	beq.n	8002704 <UART_SetConfig+0x268>
 80026ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80026d2:	d81b      	bhi.n	800270c <UART_SetConfig+0x270>
 80026d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026d8:	d00c      	beq.n	80026f4 <UART_SetConfig+0x258>
 80026da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026de:	d815      	bhi.n	800270c <UART_SetConfig+0x270>
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d003      	beq.n	80026ec <UART_SetConfig+0x250>
 80026e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026e8:	d008      	beq.n	80026fc <UART_SetConfig+0x260>
 80026ea:	e00f      	b.n	800270c <UART_SetConfig+0x270>
 80026ec:	2300      	movs	r3, #0
 80026ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026f2:	e012      	b.n	800271a <UART_SetConfig+0x27e>
 80026f4:	2302      	movs	r3, #2
 80026f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026fa:	e00e      	b.n	800271a <UART_SetConfig+0x27e>
 80026fc:	2304      	movs	r3, #4
 80026fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002702:	e00a      	b.n	800271a <UART_SetConfig+0x27e>
 8002704:	2308      	movs	r3, #8
 8002706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800270a:	e006      	b.n	800271a <UART_SetConfig+0x27e>
 800270c:	2310      	movs	r3, #16
 800270e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002712:	e002      	b.n	800271a <UART_SetConfig+0x27e>
 8002714:	2310      	movs	r3, #16
 8002716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a17      	ldr	r2, [pc, #92]	@ (800277c <UART_SetConfig+0x2e0>)
 8002720:	4293      	cmp	r3, r2
 8002722:	f040 80a8 	bne.w	8002876 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002726:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800272a:	2b08      	cmp	r3, #8
 800272c:	d834      	bhi.n	8002798 <UART_SetConfig+0x2fc>
 800272e:	a201      	add	r2, pc, #4	@ (adr r2, 8002734 <UART_SetConfig+0x298>)
 8002730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002734:	08002759 	.word	0x08002759
 8002738:	08002799 	.word	0x08002799
 800273c:	08002761 	.word	0x08002761
 8002740:	08002799 	.word	0x08002799
 8002744:	08002767 	.word	0x08002767
 8002748:	08002799 	.word	0x08002799
 800274c:	08002799 	.word	0x08002799
 8002750:	08002799 	.word	0x08002799
 8002754:	0800276f 	.word	0x0800276f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002758:	f7ff fb60 	bl	8001e1c <HAL_RCC_GetPCLK1Freq>
 800275c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800275e:	e021      	b.n	80027a4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <UART_SetConfig+0x2f8>)
 8002762:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002764:	e01e      	b.n	80027a4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002766:	f7ff faeb 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 800276a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800276c:	e01a      	b.n	80027a4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800276e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002774:	e016      	b.n	80027a4 <UART_SetConfig+0x308>
 8002776:	bf00      	nop
 8002778:	cfff69f3 	.word	0xcfff69f3
 800277c:	40008000 	.word	0x40008000
 8002780:	40013800 	.word	0x40013800
 8002784:	40021000 	.word	0x40021000
 8002788:	40004400 	.word	0x40004400
 800278c:	40004800 	.word	0x40004800
 8002790:	40004c00 	.word	0x40004c00
 8002794:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80027a2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 812a 	beq.w	8002a00 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b0:	4a9e      	ldr	r2, [pc, #632]	@ (8002a2c <UART_SetConfig+0x590>)
 80027b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027b6:	461a      	mov	r2, r3
 80027b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80027be:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	4613      	mov	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	4413      	add	r3, r2
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d305      	bcc.n	80027dc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d903      	bls.n	80027e4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80027e2:	e10d      	b.n	8002a00 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80027e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e6:	2200      	movs	r2, #0
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	60fa      	str	r2, [r7, #12]
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f0:	4a8e      	ldr	r2, [pc, #568]	@ (8002a2c <UART_SetConfig+0x590>)
 80027f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	2200      	movs	r2, #0
 80027fa:	603b      	str	r3, [r7, #0]
 80027fc:	607a      	str	r2, [r7, #4]
 80027fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002802:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002806:	f7fd fd5b 	bl	80002c0 <__aeabi_uldivmod>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4610      	mov	r0, r2
 8002810:	4619      	mov	r1, r3
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	f04f 0300 	mov.w	r3, #0
 800281a:	020b      	lsls	r3, r1, #8
 800281c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002820:	0202      	lsls	r2, r0, #8
 8002822:	6979      	ldr	r1, [r7, #20]
 8002824:	6849      	ldr	r1, [r1, #4]
 8002826:	0849      	lsrs	r1, r1, #1
 8002828:	2000      	movs	r0, #0
 800282a:	460c      	mov	r4, r1
 800282c:	4605      	mov	r5, r0
 800282e:	eb12 0804 	adds.w	r8, r2, r4
 8002832:	eb43 0905 	adc.w	r9, r3, r5
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	469a      	mov	sl, r3
 800283e:	4693      	mov	fp, r2
 8002840:	4652      	mov	r2, sl
 8002842:	465b      	mov	r3, fp
 8002844:	4640      	mov	r0, r8
 8002846:	4649      	mov	r1, r9
 8002848:	f7fd fd3a 	bl	80002c0 <__aeabi_uldivmod>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4613      	mov	r3, r2
 8002852:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002854:	6a3b      	ldr	r3, [r7, #32]
 8002856:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800285a:	d308      	bcc.n	800286e <UART_SetConfig+0x3d2>
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002862:	d204      	bcs.n	800286e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6a3a      	ldr	r2, [r7, #32]
 800286a:	60da      	str	r2, [r3, #12]
 800286c:	e0c8      	b.n	8002a00 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002874:	e0c4      	b.n	8002a00 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800287e:	d167      	bne.n	8002950 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002880:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002884:	2b08      	cmp	r3, #8
 8002886:	d828      	bhi.n	80028da <UART_SetConfig+0x43e>
 8002888:	a201      	add	r2, pc, #4	@ (adr r2, 8002890 <UART_SetConfig+0x3f4>)
 800288a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288e:	bf00      	nop
 8002890:	080028b5 	.word	0x080028b5
 8002894:	080028bd 	.word	0x080028bd
 8002898:	080028c5 	.word	0x080028c5
 800289c:	080028db 	.word	0x080028db
 80028a0:	080028cb 	.word	0x080028cb
 80028a4:	080028db 	.word	0x080028db
 80028a8:	080028db 	.word	0x080028db
 80028ac:	080028db 	.word	0x080028db
 80028b0:	080028d3 	.word	0x080028d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028b4:	f7ff fab2 	bl	8001e1c <HAL_RCC_GetPCLK1Freq>
 80028b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80028ba:	e014      	b.n	80028e6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028bc:	f7ff fac4 	bl	8001e48 <HAL_RCC_GetPCLK2Freq>
 80028c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80028c2:	e010      	b.n	80028e6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028c4:	4b5a      	ldr	r3, [pc, #360]	@ (8002a30 <UART_SetConfig+0x594>)
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80028c8:	e00d      	b.n	80028e6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028ca:	f7ff fa39 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 80028ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80028d0:	e009      	b.n	80028e6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80028d8:	e005      	b.n	80028e6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80028e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 8089 	beq.w	8002a00 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f2:	4a4e      	ldr	r2, [pc, #312]	@ (8002a2c <UART_SetConfig+0x590>)
 80028f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028f8:	461a      	mov	r2, r3
 80028fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8002900:	005a      	lsls	r2, r3, #1
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	085b      	lsrs	r3, r3, #1
 8002908:	441a      	add	r2, r3
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002912:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002914:	6a3b      	ldr	r3, [r7, #32]
 8002916:	2b0f      	cmp	r3, #15
 8002918:	d916      	bls.n	8002948 <UART_SetConfig+0x4ac>
 800291a:	6a3b      	ldr	r3, [r7, #32]
 800291c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002920:	d212      	bcs.n	8002948 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002922:	6a3b      	ldr	r3, [r7, #32]
 8002924:	b29b      	uxth	r3, r3
 8002926:	f023 030f 	bic.w	r3, r3, #15
 800292a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800292c:	6a3b      	ldr	r3, [r7, #32]
 800292e:	085b      	lsrs	r3, r3, #1
 8002930:	b29b      	uxth	r3, r3
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	b29a      	uxth	r2, r3
 8002938:	8bfb      	ldrh	r3, [r7, #30]
 800293a:	4313      	orrs	r3, r2
 800293c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	8bfa      	ldrh	r2, [r7, #30]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	e05b      	b.n	8002a00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800294e:	e057      	b.n	8002a00 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002950:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002954:	2b08      	cmp	r3, #8
 8002956:	d828      	bhi.n	80029aa <UART_SetConfig+0x50e>
 8002958:	a201      	add	r2, pc, #4	@ (adr r2, 8002960 <UART_SetConfig+0x4c4>)
 800295a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800295e:	bf00      	nop
 8002960:	08002985 	.word	0x08002985
 8002964:	0800298d 	.word	0x0800298d
 8002968:	08002995 	.word	0x08002995
 800296c:	080029ab 	.word	0x080029ab
 8002970:	0800299b 	.word	0x0800299b
 8002974:	080029ab 	.word	0x080029ab
 8002978:	080029ab 	.word	0x080029ab
 800297c:	080029ab 	.word	0x080029ab
 8002980:	080029a3 	.word	0x080029a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002984:	f7ff fa4a 	bl	8001e1c <HAL_RCC_GetPCLK1Freq>
 8002988:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800298a:	e014      	b.n	80029b6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800298c:	f7ff fa5c 	bl	8001e48 <HAL_RCC_GetPCLK2Freq>
 8002990:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002992:	e010      	b.n	80029b6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002994:	4b26      	ldr	r3, [pc, #152]	@ (8002a30 <UART_SetConfig+0x594>)
 8002996:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002998:	e00d      	b.n	80029b6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800299a:	f7ff f9d1 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 800299e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80029a0:	e009      	b.n	80029b6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80029a8:	e005      	b.n	80029b6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80029b4:	bf00      	nop
    }

    if (pclk != 0U)
 80029b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d021      	beq.n	8002a00 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c0:	4a1a      	ldr	r2, [pc, #104]	@ (8002a2c <UART_SetConfig+0x590>)
 80029c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029c6:	461a      	mov	r2, r3
 80029c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ca:	fbb3 f2f2 	udiv	r2, r3, r2
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	085b      	lsrs	r3, r3, #1
 80029d4:	441a      	add	r2, r3
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	fbb2 f3f3 	udiv	r3, r2, r3
 80029de:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029e0:	6a3b      	ldr	r3, [r7, #32]
 80029e2:	2b0f      	cmp	r3, #15
 80029e4:	d909      	bls.n	80029fa <UART_SetConfig+0x55e>
 80029e6:	6a3b      	ldr	r3, [r7, #32]
 80029e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029ec:	d205      	bcs.n	80029fa <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	60da      	str	r2, [r3, #12]
 80029f8:	e002      	b.n	8002a00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	2200      	movs	r2, #0
 8002a14:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002a1c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3730      	adds	r7, #48	@ 0x30
 8002a24:	46bd      	mov	sp, r7
 8002a26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a2a:	bf00      	nop
 8002a2c:	080056b4 	.word	0x080056b4
 8002a30:	00f42400 	.word	0x00f42400

08002a34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	f003 0308 	and.w	r3, r3, #8
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00a      	beq.n	8002a5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00a      	beq.n	8002a80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d00a      	beq.n	8002aa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa6:	f003 0304 	and.w	r3, r3, #4
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d00a      	beq.n	8002ac4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d00a      	beq.n	8002ae6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	f003 0320 	and.w	r3, r3, #32
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00a      	beq.n	8002b08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d01a      	beq.n	8002b4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b32:	d10a      	bne.n	8002b4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00a      	beq.n	8002b6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	605a      	str	r2, [r3, #4]
  }
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b098      	sub	sp, #96	@ 0x60
 8002b7c:	af02      	add	r7, sp, #8
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b88:	f7fe f90a 	bl	8000da0 <HAL_GetTick>
 8002b8c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0308 	and.w	r3, r3, #8
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	d12f      	bne.n	8002bfc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f88e 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d022      	beq.n	8002bfc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bbe:	e853 3f00 	ldrex	r3, [r3]
 8002bc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bca:	653b      	str	r3, [r7, #80]	@ 0x50
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bd6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002bda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bdc:	e841 2300 	strex	r3, r2, [r1]
 8002be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1e6      	bne.n	8002bb6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2220      	movs	r2, #32
 8002bec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e063      	b.n	8002cc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d149      	bne.n	8002c9e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c0a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c12:	2200      	movs	r2, #0
 8002c14:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f857 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d03c      	beq.n	8002c9e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	e853 3f00 	ldrex	r3, [r3]
 8002c30:	623b      	str	r3, [r7, #32]
   return(result);
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c42:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c44:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c4a:	e841 2300 	strex	r3, r2, [r1]
 8002c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1e6      	bne.n	8002c24 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	3308      	adds	r3, #8
 8002c5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	e853 3f00 	ldrex	r3, [r3]
 8002c64:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f023 0301 	bic.w	r3, r3, #1
 8002c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	3308      	adds	r3, #8
 8002c74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c76:	61fa      	str	r2, [r7, #28]
 8002c78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c7a:	69b9      	ldr	r1, [r7, #24]
 8002c7c:	69fa      	ldr	r2, [r7, #28]
 8002c7e:	e841 2300 	strex	r3, r2, [r1]
 8002c82:	617b      	str	r3, [r7, #20]
   return(result);
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1e5      	bne.n	8002c56 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e012      	b.n	8002cc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2220      	movs	r2, #32
 8002ca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3758      	adds	r7, #88	@ 0x58
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cdc:	e04f      	b.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce4:	d04b      	beq.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce6:	f7fe f85b 	bl	8000da0 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d302      	bcc.n	8002cfc <UART_WaitOnFlagUntilTimeout+0x30>
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e04e      	b.n	8002d9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d037      	beq.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b80      	cmp	r3, #128	@ 0x80
 8002d12:	d034      	beq.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b40      	cmp	r3, #64	@ 0x40
 8002d18:	d031      	beq.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	69db      	ldr	r3, [r3, #28]
 8002d20:	f003 0308 	and.w	r3, r3, #8
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d110      	bne.n	8002d4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2208      	movs	r2, #8
 8002d2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 f838 	bl	8002da6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2208      	movs	r2, #8
 8002d3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e029      	b.n	8002d9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d58:	d111      	bne.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f000 f81e 	bl	8002da6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e00f      	b.n	8002d9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69da      	ldr	r2, [r3, #28]
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	4013      	ands	r3, r2
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	bf0c      	ite	eq
 8002d8e:	2301      	moveq	r3, #1
 8002d90:	2300      	movne	r3, #0
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	461a      	mov	r2, r3
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d0a0      	beq.n	8002cde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b095      	sub	sp, #84	@ 0x54
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002db6:	e853 3f00 	ldrex	r3, [r3]
 8002dba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	461a      	mov	r2, r3
 8002dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002dcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002dce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002dd2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002dd4:	e841 2300 	strex	r3, r2, [r1]
 8002dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1e6      	bne.n	8002dae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	3308      	adds	r3, #8
 8002de6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de8:	6a3b      	ldr	r3, [r7, #32]
 8002dea:	e853 3f00 	ldrex	r3, [r3]
 8002dee:	61fb      	str	r3, [r7, #28]
   return(result);
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002df6:	f023 0301 	bic.w	r3, r3, #1
 8002dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	3308      	adds	r3, #8
 8002e02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e0c:	e841 2300 	strex	r3, r2, [r1]
 8002e10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1e3      	bne.n	8002de0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d118      	bne.n	8002e52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	e853 3f00 	ldrex	r3, [r3]
 8002e2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	f023 0310 	bic.w	r3, r3, #16
 8002e34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e42:	6979      	ldr	r1, [r7, #20]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	e841 2300 	strex	r3, r2, [r1]
 8002e4a:	613b      	str	r3, [r7, #16]
   return(result);
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1e6      	bne.n	8002e20 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2220      	movs	r2, #32
 8002e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002e66:	bf00      	nop
 8002e68:	3754      	adds	r7, #84	@ 0x54
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr

08002e72 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002e72:	b480      	push	{r7}
 8002e74:	b085      	sub	sp, #20
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <HAL_UARTEx_DisableFifoMode+0x16>
 8002e84:	2302      	movs	r3, #2
 8002e86:	e027      	b.n	8002ed8 <HAL_UARTEx_DisableFifoMode+0x66>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2224      	movs	r2, #36	@ 0x24
 8002e94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 0201 	bic.w	r2, r2, #1
 8002eae:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002eb6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002ef8:	2302      	movs	r3, #2
 8002efa:	e02d      	b.n	8002f58 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2224      	movs	r2, #36	@ 0x24
 8002f08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 0201 	bic.w	r2, r2, #1
 8002f22:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 f84f 	bl	8002fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2220      	movs	r2, #32
 8002f4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e02d      	b.n	8002fd4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2224      	movs	r2, #36	@ 0x24
 8002f84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 0201 	bic.w	r2, r2, #1
 8002f9e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f000 f811 	bl	8002fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d108      	bne.n	8002ffe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002ffc:	e031      	b.n	8003062 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002ffe:	2308      	movs	r3, #8
 8003000:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003002:	2308      	movs	r3, #8
 8003004:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	0e5b      	lsrs	r3, r3, #25
 800300e:	b2db      	uxtb	r3, r3
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	0f5b      	lsrs	r3, r3, #29
 800301e:	b2db      	uxtb	r3, r3
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003026:	7bbb      	ldrb	r3, [r7, #14]
 8003028:	7b3a      	ldrb	r2, [r7, #12]
 800302a:	4911      	ldr	r1, [pc, #68]	@ (8003070 <UARTEx_SetNbDataToProcess+0x94>)
 800302c:	5c8a      	ldrb	r2, [r1, r2]
 800302e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003032:	7b3a      	ldrb	r2, [r7, #12]
 8003034:	490f      	ldr	r1, [pc, #60]	@ (8003074 <UARTEx_SetNbDataToProcess+0x98>)
 8003036:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003038:	fb93 f3f2 	sdiv	r3, r3, r2
 800303c:	b29a      	uxth	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	7b7a      	ldrb	r2, [r7, #13]
 8003048:	4909      	ldr	r1, [pc, #36]	@ (8003070 <UARTEx_SetNbDataToProcess+0x94>)
 800304a:	5c8a      	ldrb	r2, [r1, r2]
 800304c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003050:	7b7a      	ldrb	r2, [r7, #13]
 8003052:	4908      	ldr	r1, [pc, #32]	@ (8003074 <UARTEx_SetNbDataToProcess+0x98>)
 8003054:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003056:	fb93 f3f2 	sdiv	r3, r3, r2
 800305a:	b29a      	uxth	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003062:	bf00      	nop
 8003064:	3714      	adds	r7, #20
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	080056cc 	.word	0x080056cc
 8003074:	080056d4 	.word	0x080056d4

08003078 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003086:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800308a:	2b84      	cmp	r3, #132	@ 0x84
 800308c:	d005      	beq.n	800309a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800308e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4413      	add	r3, r2
 8003096:	3303      	adds	r3, #3
 8003098:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800309a:	68fb      	ldr	r3, [r7, #12]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80030ac:	f000 fae4 	bl	8003678 <vTaskStartScheduler>
  
  return osOK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80030b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030b8:	b089      	sub	sp, #36	@ 0x24
 80030ba:	af04      	add	r7, sp, #16
 80030bc:	6078      	str	r0, [r7, #4]
 80030be:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d020      	beq.n	800310a <osThreadCreate+0x54>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d01c      	beq.n	800310a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685c      	ldr	r4, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	691e      	ldr	r6, [r3, #16]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff ffc8 	bl	8003078 <makeFreeRtosPriority>
 80030e8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80030f2:	9202      	str	r2, [sp, #8]
 80030f4:	9301      	str	r3, [sp, #4]
 80030f6:	9100      	str	r1, [sp, #0]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	4632      	mov	r2, r6
 80030fc:	4629      	mov	r1, r5
 80030fe:	4620      	mov	r0, r4
 8003100:	f000 f8ed 	bl	80032de <xTaskCreateStatic>
 8003104:	4603      	mov	r3, r0
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	e01c      	b.n	8003144 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685c      	ldr	r4, [r3, #4]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003116:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff ffaa 	bl	8003078 <makeFreeRtosPriority>
 8003124:	4602      	mov	r2, r0
 8003126:	f107 030c 	add.w	r3, r7, #12
 800312a:	9301      	str	r3, [sp, #4]
 800312c:	9200      	str	r2, [sp, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	4632      	mov	r2, r6
 8003132:	4629      	mov	r1, r5
 8003134:	4620      	mov	r0, r4
 8003136:	f000 f932 	bl	800339e <xTaskCreate>
 800313a:	4603      	mov	r3, r0
 800313c:	2b01      	cmp	r3, #1
 800313e:	d001      	beq.n	8003144 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003140:	2300      	movs	r3, #0
 8003142:	e000      	b.n	8003146 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003144:	68fb      	ldr	r3, [r7, #12]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3714      	adds	r7, #20
 800314a:	46bd      	mov	sp, r7
 800314c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800314e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b084      	sub	sp, #16
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <osDelay+0x16>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	e000      	b.n	8003166 <osDelay+0x18>
 8003164:	2301      	movs	r3, #1
 8003166:	4618      	mov	r0, r3
 8003168:	f000 fa50 	bl	800360c <vTaskDelay>
  
  return osOK;
 800316c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800316e:	4618      	mov	r0, r3
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f103 0208 	add.w	r2, r3, #8
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f04f 32ff 	mov.w	r2, #4294967295
 800318e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f103 0208 	add.w	r2, r3, #8
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f103 0208 	add.w	r2, r3, #8
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	689a      	ldr	r2, [r3, #8]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	1c5a      	adds	r2, r3, #1
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	601a      	str	r2, [r3, #0]
}
 800320c:	bf00      	nop
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322e:	d103      	bne.n	8003238 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	60fb      	str	r3, [r7, #12]
 8003236:	e00c      	b.n	8003252 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3308      	adds	r3, #8
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	e002      	b.n	8003246 <vListInsert+0x2e>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	429a      	cmp	r2, r3
 8003250:	d2f6      	bcs.n	8003240 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	601a      	str	r2, [r3, #0]
}
 800327e:	bf00      	nop
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800328a:	b480      	push	{r7}
 800328c:	b085      	sub	sp, #20
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	6892      	ldr	r2, [r2, #8]
 80032a0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	6852      	ldr	r2, [r2, #4]
 80032aa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d103      	bne.n	80032be <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	1e5a      	subs	r2, r3, #1
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3714      	adds	r7, #20
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b08e      	sub	sp, #56	@ 0x38
 80032e2:	af04      	add	r7, sp, #16
 80032e4:	60f8      	str	r0, [r7, #12]
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	607a      	str	r2, [r7, #4]
 80032ea:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80032ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10b      	bne.n	800330a <xTaskCreateStatic+0x2c>
	__asm volatile
 80032f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f6:	f383 8811 	msr	BASEPRI, r3
 80032fa:	f3bf 8f6f 	isb	sy
 80032fe:	f3bf 8f4f 	dsb	sy
 8003302:	623b      	str	r3, [r7, #32]
}
 8003304:	bf00      	nop
 8003306:	bf00      	nop
 8003308:	e7fd      	b.n	8003306 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800330a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10b      	bne.n	8003328 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003314:	f383 8811 	msr	BASEPRI, r3
 8003318:	f3bf 8f6f 	isb	sy
 800331c:	f3bf 8f4f 	dsb	sy
 8003320:	61fb      	str	r3, [r7, #28]
}
 8003322:	bf00      	nop
 8003324:	bf00      	nop
 8003326:	e7fd      	b.n	8003324 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003328:	2354      	movs	r3, #84	@ 0x54
 800332a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	2b54      	cmp	r3, #84	@ 0x54
 8003330:	d00b      	beq.n	800334a <xTaskCreateStatic+0x6c>
	__asm volatile
 8003332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003336:	f383 8811 	msr	BASEPRI, r3
 800333a:	f3bf 8f6f 	isb	sy
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	61bb      	str	r3, [r7, #24]
}
 8003344:	bf00      	nop
 8003346:	bf00      	nop
 8003348:	e7fd      	b.n	8003346 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800334a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800334c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800334e:	2b00      	cmp	r3, #0
 8003350:	d01e      	beq.n	8003390 <xTaskCreateStatic+0xb2>
 8003352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01b      	beq.n	8003390 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800335a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003360:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003364:	2202      	movs	r2, #2
 8003366:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800336a:	2300      	movs	r3, #0
 800336c:	9303      	str	r3, [sp, #12]
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003370:	9302      	str	r3, [sp, #8]
 8003372:	f107 0314 	add.w	r3, r7, #20
 8003376:	9301      	str	r3, [sp, #4]
 8003378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	68b9      	ldr	r1, [r7, #8]
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 f850 	bl	8003428 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003388:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800338a:	f000 f8d5 	bl	8003538 <prvAddNewTaskToReadyList>
 800338e:	e001      	b.n	8003394 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003394:	697b      	ldr	r3, [r7, #20]
	}
 8003396:	4618      	mov	r0, r3
 8003398:	3728      	adds	r7, #40	@ 0x28
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b08c      	sub	sp, #48	@ 0x30
 80033a2:	af04      	add	r7, sp, #16
 80033a4:	60f8      	str	r0, [r7, #12]
 80033a6:	60b9      	str	r1, [r7, #8]
 80033a8:	603b      	str	r3, [r7, #0]
 80033aa:	4613      	mov	r3, r2
 80033ac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80033ae:	88fb      	ldrh	r3, [r7, #6]
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 ff30 	bl	8004218 <pvPortMalloc>
 80033b8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00e      	beq.n	80033de <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80033c0:	2054      	movs	r0, #84	@ 0x54
 80033c2:	f000 ff29 	bl	8004218 <pvPortMalloc>
 80033c6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80033d4:	e005      	b.n	80033e2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80033d6:	6978      	ldr	r0, [r7, #20]
 80033d8:	f000 ffec 	bl	80043b4 <vPortFree>
 80033dc:	e001      	b.n	80033e2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80033de:	2300      	movs	r3, #0
 80033e0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d017      	beq.n	8003418 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80033f0:	88fa      	ldrh	r2, [r7, #6]
 80033f2:	2300      	movs	r3, #0
 80033f4:	9303      	str	r3, [sp, #12]
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	9302      	str	r3, [sp, #8]
 80033fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033fc:	9301      	str	r3, [sp, #4]
 80033fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	68b9      	ldr	r1, [r7, #8]
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 f80e 	bl	8003428 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800340c:	69f8      	ldr	r0, [r7, #28]
 800340e:	f000 f893 	bl	8003538 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003412:	2301      	movs	r3, #1
 8003414:	61bb      	str	r3, [r7, #24]
 8003416:	e002      	b.n	800341e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003418:	f04f 33ff 	mov.w	r3, #4294967295
 800341c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800341e:	69bb      	ldr	r3, [r7, #24]
	}
 8003420:	4618      	mov	r0, r3
 8003422:	3720      	adds	r7, #32
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b088      	sub	sp, #32
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
 8003434:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003438:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003440:	3b01      	subs	r3, #1
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	4413      	add	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	f023 0307 	bic.w	r3, r3, #7
 800344e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00b      	beq.n	8003472 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800345a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800345e:	f383 8811 	msr	BASEPRI, r3
 8003462:	f3bf 8f6f 	isb	sy
 8003466:	f3bf 8f4f 	dsb	sy
 800346a:	617b      	str	r3, [r7, #20]
}
 800346c:	bf00      	nop
 800346e:	bf00      	nop
 8003470:	e7fd      	b.n	800346e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d01f      	beq.n	80034b8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003478:	2300      	movs	r3, #0
 800347a:	61fb      	str	r3, [r7, #28]
 800347c:	e012      	b.n	80034a4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	4413      	add	r3, r2
 8003484:	7819      	ldrb	r1, [r3, #0]
 8003486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	4413      	add	r3, r2
 800348c:	3334      	adds	r3, #52	@ 0x34
 800348e:	460a      	mov	r2, r1
 8003490:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	4413      	add	r3, r2
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d006      	beq.n	80034ac <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	3301      	adds	r3, #1
 80034a2:	61fb      	str	r3, [r7, #28]
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b0f      	cmp	r3, #15
 80034a8:	d9e9      	bls.n	800347e <prvInitialiseNewTask+0x56>
 80034aa:	e000      	b.n	80034ae <prvInitialiseNewTask+0x86>
			{
				break;
 80034ac:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80034ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034b6:	e003      	b.n	80034c0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80034b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c2:	2b06      	cmp	r3, #6
 80034c4:	d901      	bls.n	80034ca <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80034c6:	2306      	movs	r3, #6
 80034c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80034ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80034d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034d4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80034d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d8:	2200      	movs	r2, #0
 80034da:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034de:	3304      	adds	r3, #4
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fe68 	bl	80031b6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e8:	3318      	adds	r3, #24
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7ff fe63 	bl	80031b6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80034f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034f4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f8:	f1c3 0207 	rsb	r2, r3, #7
 80034fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003504:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003508:	2200      	movs	r2, #0
 800350a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800350c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	68f9      	ldr	r1, [r7, #12]
 8003518:	69b8      	ldr	r0, [r7, #24]
 800351a:	f000 fc51 	bl	8003dc0 <pxPortInitialiseStack>
 800351e:	4602      	mov	r2, r0
 8003520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003522:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003526:	2b00      	cmp	r3, #0
 8003528:	d002      	beq.n	8003530 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800352a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800352c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800352e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003530:	bf00      	nop
 8003532:	3720      	adds	r7, #32
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003540:	f000 fd84 	bl	800404c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003544:	4b2a      	ldr	r3, [pc, #168]	@ (80035f0 <prvAddNewTaskToReadyList+0xb8>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	3301      	adds	r3, #1
 800354a:	4a29      	ldr	r2, [pc, #164]	@ (80035f0 <prvAddNewTaskToReadyList+0xb8>)
 800354c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <prvAddNewTaskToReadyList+0xbc>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d109      	bne.n	800356a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003556:	4a27      	ldr	r2, [pc, #156]	@ (80035f4 <prvAddNewTaskToReadyList+0xbc>)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800355c:	4b24      	ldr	r3, [pc, #144]	@ (80035f0 <prvAddNewTaskToReadyList+0xb8>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d110      	bne.n	8003586 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003564:	f000 faea 	bl	8003b3c <prvInitialiseTaskLists>
 8003568:	e00d      	b.n	8003586 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800356a:	4b23      	ldr	r3, [pc, #140]	@ (80035f8 <prvAddNewTaskToReadyList+0xc0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d109      	bne.n	8003586 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003572:	4b20      	ldr	r3, [pc, #128]	@ (80035f4 <prvAddNewTaskToReadyList+0xbc>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357c:	429a      	cmp	r2, r3
 800357e:	d802      	bhi.n	8003586 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003580:	4a1c      	ldr	r2, [pc, #112]	@ (80035f4 <prvAddNewTaskToReadyList+0xbc>)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003586:	4b1d      	ldr	r3, [pc, #116]	@ (80035fc <prvAddNewTaskToReadyList+0xc4>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	3301      	adds	r3, #1
 800358c:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <prvAddNewTaskToReadyList+0xc4>)
 800358e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003594:	2201      	movs	r2, #1
 8003596:	409a      	lsls	r2, r3
 8003598:	4b19      	ldr	r3, [pc, #100]	@ (8003600 <prvAddNewTaskToReadyList+0xc8>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4313      	orrs	r3, r2
 800359e:	4a18      	ldr	r2, [pc, #96]	@ (8003600 <prvAddNewTaskToReadyList+0xc8>)
 80035a0:	6013      	str	r3, [r2, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035a6:	4613      	mov	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4413      	add	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4a15      	ldr	r2, [pc, #84]	@ (8003604 <prvAddNewTaskToReadyList+0xcc>)
 80035b0:	441a      	add	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3304      	adds	r3, #4
 80035b6:	4619      	mov	r1, r3
 80035b8:	4610      	mov	r0, r2
 80035ba:	f7ff fe09 	bl	80031d0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80035be:	f000 fd77 	bl	80040b0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80035c2:	4b0d      	ldr	r3, [pc, #52]	@ (80035f8 <prvAddNewTaskToReadyList+0xc0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00e      	beq.n	80035e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80035ca:	4b0a      	ldr	r3, [pc, #40]	@ (80035f4 <prvAddNewTaskToReadyList+0xbc>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d207      	bcs.n	80035e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003608 <prvAddNewTaskToReadyList+0xd0>)
 80035da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	f3bf 8f4f 	dsb	sy
 80035e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	20000484 	.word	0x20000484
 80035f4:	20000384 	.word	0x20000384
 80035f8:	20000490 	.word	0x20000490
 80035fc:	200004a0 	.word	0x200004a0
 8003600:	2000048c 	.word	0x2000048c
 8003604:	20000388 	.word	0x20000388
 8003608:	e000ed04 	.word	0xe000ed04

0800360c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003614:	2300      	movs	r3, #0
 8003616:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d018      	beq.n	8003650 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800361e:	4b14      	ldr	r3, [pc, #80]	@ (8003670 <vTaskDelay+0x64>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00b      	beq.n	800363e <vTaskDelay+0x32>
	__asm volatile
 8003626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800362a:	f383 8811 	msr	BASEPRI, r3
 800362e:	f3bf 8f6f 	isb	sy
 8003632:	f3bf 8f4f 	dsb	sy
 8003636:	60bb      	str	r3, [r7, #8]
}
 8003638:	bf00      	nop
 800363a:	bf00      	nop
 800363c:	e7fd      	b.n	800363a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800363e:	f000 f87d 	bl	800373c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003642:	2100      	movs	r1, #0
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 fb55 	bl	8003cf4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800364a:	f000 f885 	bl	8003758 <xTaskResumeAll>
 800364e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d107      	bne.n	8003666 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003656:	4b07      	ldr	r3, [pc, #28]	@ (8003674 <vTaskDelay+0x68>)
 8003658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	f3bf 8f4f 	dsb	sy
 8003662:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003666:	bf00      	nop
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	200004ac 	.word	0x200004ac
 8003674:	e000ed04 	.word	0xe000ed04

08003678 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08a      	sub	sp, #40	@ 0x28
 800367c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800367e:	2300      	movs	r3, #0
 8003680:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003682:	2300      	movs	r3, #0
 8003684:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003686:	463a      	mov	r2, r7
 8003688:	1d39      	adds	r1, r7, #4
 800368a:	f107 0308 	add.w	r3, r7, #8
 800368e:	4618      	mov	r0, r3
 8003690:	f7fc ffac 	bl	80005ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003694:	6839      	ldr	r1, [r7, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	9202      	str	r2, [sp, #8]
 800369c:	9301      	str	r3, [sp, #4]
 800369e:	2300      	movs	r3, #0
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	2300      	movs	r3, #0
 80036a4:	460a      	mov	r2, r1
 80036a6:	491f      	ldr	r1, [pc, #124]	@ (8003724 <vTaskStartScheduler+0xac>)
 80036a8:	481f      	ldr	r0, [pc, #124]	@ (8003728 <vTaskStartScheduler+0xb0>)
 80036aa:	f7ff fe18 	bl	80032de <xTaskCreateStatic>
 80036ae:	4603      	mov	r3, r0
 80036b0:	4a1e      	ldr	r2, [pc, #120]	@ (800372c <vTaskStartScheduler+0xb4>)
 80036b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036b4:	4b1d      	ldr	r3, [pc, #116]	@ (800372c <vTaskStartScheduler+0xb4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036bc:	2301      	movs	r3, #1
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	e001      	b.n	80036c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d116      	bne.n	80036fa <vTaskStartScheduler+0x82>
	__asm volatile
 80036cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036d0:	f383 8811 	msr	BASEPRI, r3
 80036d4:	f3bf 8f6f 	isb	sy
 80036d8:	f3bf 8f4f 	dsb	sy
 80036dc:	613b      	str	r3, [r7, #16]
}
 80036de:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036e0:	4b13      	ldr	r3, [pc, #76]	@ (8003730 <vTaskStartScheduler+0xb8>)
 80036e2:	f04f 32ff 	mov.w	r2, #4294967295
 80036e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80036e8:	4b12      	ldr	r3, [pc, #72]	@ (8003734 <vTaskStartScheduler+0xbc>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80036ee:	4b12      	ldr	r3, [pc, #72]	@ (8003738 <vTaskStartScheduler+0xc0>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80036f4:	f000 fbf4 	bl	8003ee0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80036f8:	e00f      	b.n	800371a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003700:	d10b      	bne.n	800371a <vTaskStartScheduler+0xa2>
	__asm volatile
 8003702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003706:	f383 8811 	msr	BASEPRI, r3
 800370a:	f3bf 8f6f 	isb	sy
 800370e:	f3bf 8f4f 	dsb	sy
 8003712:	60fb      	str	r3, [r7, #12]
}
 8003714:	bf00      	nop
 8003716:	bf00      	nop
 8003718:	e7fd      	b.n	8003716 <vTaskStartScheduler+0x9e>
}
 800371a:	bf00      	nop
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	08005694 	.word	0x08005694
 8003728:	08003b0d 	.word	0x08003b0d
 800372c:	200004a8 	.word	0x200004a8
 8003730:	200004a4 	.word	0x200004a4
 8003734:	20000490 	.word	0x20000490
 8003738:	20000488 	.word	0x20000488

0800373c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003740:	4b04      	ldr	r3, [pc, #16]	@ (8003754 <vTaskSuspendAll+0x18>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3301      	adds	r3, #1
 8003746:	4a03      	ldr	r2, [pc, #12]	@ (8003754 <vTaskSuspendAll+0x18>)
 8003748:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800374a:	bf00      	nop
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	200004ac 	.word	0x200004ac

08003758 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003766:	4b42      	ldr	r3, [pc, #264]	@ (8003870 <xTaskResumeAll+0x118>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10b      	bne.n	8003786 <xTaskResumeAll+0x2e>
	__asm volatile
 800376e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003772:	f383 8811 	msr	BASEPRI, r3
 8003776:	f3bf 8f6f 	isb	sy
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	603b      	str	r3, [r7, #0]
}
 8003780:	bf00      	nop
 8003782:	bf00      	nop
 8003784:	e7fd      	b.n	8003782 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003786:	f000 fc61 	bl	800404c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800378a:	4b39      	ldr	r3, [pc, #228]	@ (8003870 <xTaskResumeAll+0x118>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	3b01      	subs	r3, #1
 8003790:	4a37      	ldr	r2, [pc, #220]	@ (8003870 <xTaskResumeAll+0x118>)
 8003792:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003794:	4b36      	ldr	r3, [pc, #216]	@ (8003870 <xTaskResumeAll+0x118>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d161      	bne.n	8003860 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800379c:	4b35      	ldr	r3, [pc, #212]	@ (8003874 <xTaskResumeAll+0x11c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d05d      	beq.n	8003860 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037a4:	e02e      	b.n	8003804 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037a6:	4b34      	ldr	r3, [pc, #208]	@ (8003878 <xTaskResumeAll+0x120>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	3318      	adds	r3, #24
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff fd69 	bl	800328a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	3304      	adds	r3, #4
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff fd64 	bl	800328a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c6:	2201      	movs	r2, #1
 80037c8:	409a      	lsls	r2, r3
 80037ca:	4b2c      	ldr	r3, [pc, #176]	@ (800387c <xTaskResumeAll+0x124>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	4a2a      	ldr	r2, [pc, #168]	@ (800387c <xTaskResumeAll+0x124>)
 80037d2:	6013      	str	r3, [r2, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037d8:	4613      	mov	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4413      	add	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4a27      	ldr	r2, [pc, #156]	@ (8003880 <xTaskResumeAll+0x128>)
 80037e2:	441a      	add	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	3304      	adds	r3, #4
 80037e8:	4619      	mov	r1, r3
 80037ea:	4610      	mov	r0, r2
 80037ec:	f7ff fcf0 	bl	80031d0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037f4:	4b23      	ldr	r3, [pc, #140]	@ (8003884 <xTaskResumeAll+0x12c>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d302      	bcc.n	8003804 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80037fe:	4b22      	ldr	r3, [pc, #136]	@ (8003888 <xTaskResumeAll+0x130>)
 8003800:	2201      	movs	r2, #1
 8003802:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003804:	4b1c      	ldr	r3, [pc, #112]	@ (8003878 <xTaskResumeAll+0x120>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1cc      	bne.n	80037a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003812:	f000 fa31 	bl	8003c78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003816:	4b1d      	ldr	r3, [pc, #116]	@ (800388c <xTaskResumeAll+0x134>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d010      	beq.n	8003844 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003822:	f000 f85d 	bl	80038e0 <xTaskIncrementTick>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800382c:	4b16      	ldr	r3, [pc, #88]	@ (8003888 <xTaskResumeAll+0x130>)
 800382e:	2201      	movs	r2, #1
 8003830:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3b01      	subs	r3, #1
 8003836:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1f1      	bne.n	8003822 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800383e:	4b13      	ldr	r3, [pc, #76]	@ (800388c <xTaskResumeAll+0x134>)
 8003840:	2200      	movs	r2, #0
 8003842:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003844:	4b10      	ldr	r3, [pc, #64]	@ (8003888 <xTaskResumeAll+0x130>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d009      	beq.n	8003860 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800384c:	2301      	movs	r3, #1
 800384e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003850:	4b0f      	ldr	r3, [pc, #60]	@ (8003890 <xTaskResumeAll+0x138>)
 8003852:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003856:	601a      	str	r2, [r3, #0]
 8003858:	f3bf 8f4f 	dsb	sy
 800385c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003860:	f000 fc26 	bl	80040b0 <vPortExitCritical>

	return xAlreadyYielded;
 8003864:	68bb      	ldr	r3, [r7, #8]
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	200004ac 	.word	0x200004ac
 8003874:	20000484 	.word	0x20000484
 8003878:	20000444 	.word	0x20000444
 800387c:	2000048c 	.word	0x2000048c
 8003880:	20000388 	.word	0x20000388
 8003884:	20000384 	.word	0x20000384
 8003888:	20000498 	.word	0x20000498
 800388c:	20000494 	.word	0x20000494
 8003890:	e000ed04 	.word	0xe000ed04

08003894 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d102      	bne.n	80038a8 <pcTaskGetName+0x14>
 80038a2:	4b0e      	ldr	r3, [pc, #56]	@ (80038dc <pcTaskGetName+0x48>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	e000      	b.n	80038aa <pcTaskGetName+0x16>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10b      	bne.n	80038ca <pcTaskGetName+0x36>
	__asm volatile
 80038b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b6:	f383 8811 	msr	BASEPRI, r3
 80038ba:	f3bf 8f6f 	isb	sy
 80038be:	f3bf 8f4f 	dsb	sy
 80038c2:	60bb      	str	r3, [r7, #8]
}
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	e7fd      	b.n	80038c6 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3334      	adds	r3, #52	@ 0x34
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	20000384 	.word	0x20000384

080038e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038e6:	2300      	movs	r3, #0
 80038e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038ea:	4b4f      	ldr	r3, [pc, #316]	@ (8003a28 <xTaskIncrementTick+0x148>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f040 808f 	bne.w	8003a12 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038f4:	4b4d      	ldr	r3, [pc, #308]	@ (8003a2c <xTaskIncrementTick+0x14c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	3301      	adds	r3, #1
 80038fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038fc:	4a4b      	ldr	r2, [pc, #300]	@ (8003a2c <xTaskIncrementTick+0x14c>)
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d121      	bne.n	800394c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003908:	4b49      	ldr	r3, [pc, #292]	@ (8003a30 <xTaskIncrementTick+0x150>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00b      	beq.n	800392a <xTaskIncrementTick+0x4a>
	__asm volatile
 8003912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003916:	f383 8811 	msr	BASEPRI, r3
 800391a:	f3bf 8f6f 	isb	sy
 800391e:	f3bf 8f4f 	dsb	sy
 8003922:	603b      	str	r3, [r7, #0]
}
 8003924:	bf00      	nop
 8003926:	bf00      	nop
 8003928:	e7fd      	b.n	8003926 <xTaskIncrementTick+0x46>
 800392a:	4b41      	ldr	r3, [pc, #260]	@ (8003a30 <xTaskIncrementTick+0x150>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	4b40      	ldr	r3, [pc, #256]	@ (8003a34 <xTaskIncrementTick+0x154>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a3e      	ldr	r2, [pc, #248]	@ (8003a30 <xTaskIncrementTick+0x150>)
 8003936:	6013      	str	r3, [r2, #0]
 8003938:	4a3e      	ldr	r2, [pc, #248]	@ (8003a34 <xTaskIncrementTick+0x154>)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a38 <xTaskIncrementTick+0x158>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	3301      	adds	r3, #1
 8003944:	4a3c      	ldr	r2, [pc, #240]	@ (8003a38 <xTaskIncrementTick+0x158>)
 8003946:	6013      	str	r3, [r2, #0]
 8003948:	f000 f996 	bl	8003c78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800394c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a3c <xTaskIncrementTick+0x15c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	429a      	cmp	r2, r3
 8003954:	d348      	bcc.n	80039e8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003956:	4b36      	ldr	r3, [pc, #216]	@ (8003a30 <xTaskIncrementTick+0x150>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d104      	bne.n	800396a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003960:	4b36      	ldr	r3, [pc, #216]	@ (8003a3c <xTaskIncrementTick+0x15c>)
 8003962:	f04f 32ff 	mov.w	r2, #4294967295
 8003966:	601a      	str	r2, [r3, #0]
					break;
 8003968:	e03e      	b.n	80039e8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800396a:	4b31      	ldr	r3, [pc, #196]	@ (8003a30 <xTaskIncrementTick+0x150>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	429a      	cmp	r2, r3
 8003980:	d203      	bcs.n	800398a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003982:	4a2e      	ldr	r2, [pc, #184]	@ (8003a3c <xTaskIncrementTick+0x15c>)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003988:	e02e      	b.n	80039e8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	3304      	adds	r3, #4
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff fc7b 	bl	800328a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003998:	2b00      	cmp	r3, #0
 800399a:	d004      	beq.n	80039a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	3318      	adds	r3, #24
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff fc72 	bl	800328a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039aa:	2201      	movs	r2, #1
 80039ac:	409a      	lsls	r2, r3
 80039ae:	4b24      	ldr	r3, [pc, #144]	@ (8003a40 <xTaskIncrementTick+0x160>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	4a22      	ldr	r2, [pc, #136]	@ (8003a40 <xTaskIncrementTick+0x160>)
 80039b6:	6013      	str	r3, [r2, #0]
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039bc:	4613      	mov	r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	4413      	add	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a44 <xTaskIncrementTick+0x164>)
 80039c6:	441a      	add	r2, r3
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	3304      	adds	r3, #4
 80039cc:	4619      	mov	r1, r3
 80039ce:	4610      	mov	r0, r2
 80039d0:	f7ff fbfe 	bl	80031d0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a48 <xTaskIncrementTick+0x168>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039de:	429a      	cmp	r2, r3
 80039e0:	d3b9      	bcc.n	8003956 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80039e2:	2301      	movs	r3, #1
 80039e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039e6:	e7b6      	b.n	8003956 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039e8:	4b17      	ldr	r3, [pc, #92]	@ (8003a48 <xTaskIncrementTick+0x168>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ee:	4915      	ldr	r1, [pc, #84]	@ (8003a44 <xTaskIncrementTick+0x164>)
 80039f0:	4613      	mov	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d901      	bls.n	8003a04 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003a00:	2301      	movs	r3, #1
 8003a02:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003a04:	4b11      	ldr	r3, [pc, #68]	@ (8003a4c <xTaskIncrementTick+0x16c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d007      	beq.n	8003a1c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	617b      	str	r3, [r7, #20]
 8003a10:	e004      	b.n	8003a1c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003a12:	4b0f      	ldr	r3, [pc, #60]	@ (8003a50 <xTaskIncrementTick+0x170>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	3301      	adds	r3, #1
 8003a18:	4a0d      	ldr	r2, [pc, #52]	@ (8003a50 <xTaskIncrementTick+0x170>)
 8003a1a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003a1c:	697b      	ldr	r3, [r7, #20]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3718      	adds	r7, #24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	200004ac 	.word	0x200004ac
 8003a2c:	20000488 	.word	0x20000488
 8003a30:	2000043c 	.word	0x2000043c
 8003a34:	20000440 	.word	0x20000440
 8003a38:	2000049c 	.word	0x2000049c
 8003a3c:	200004a4 	.word	0x200004a4
 8003a40:	2000048c 	.word	0x2000048c
 8003a44:	20000388 	.word	0x20000388
 8003a48:	20000384 	.word	0x20000384
 8003a4c:	20000498 	.word	0x20000498
 8003a50:	20000494 	.word	0x20000494

08003a54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a5a:	4b27      	ldr	r3, [pc, #156]	@ (8003af8 <vTaskSwitchContext+0xa4>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a62:	4b26      	ldr	r3, [pc, #152]	@ (8003afc <vTaskSwitchContext+0xa8>)
 8003a64:	2201      	movs	r2, #1
 8003a66:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a68:	e040      	b.n	8003aec <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003a6a:	4b24      	ldr	r3, [pc, #144]	@ (8003afc <vTaskSwitchContext+0xa8>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a70:	4b23      	ldr	r3, [pc, #140]	@ (8003b00 <vTaskSwitchContext+0xac>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	fab3 f383 	clz	r3, r3
 8003a7c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003a7e:	7afb      	ldrb	r3, [r7, #11]
 8003a80:	f1c3 031f 	rsb	r3, r3, #31
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	491f      	ldr	r1, [pc, #124]	@ (8003b04 <vTaskSwitchContext+0xb0>)
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	4413      	add	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	440b      	add	r3, r1
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10b      	bne.n	8003ab2 <vTaskSwitchContext+0x5e>
	__asm volatile
 8003a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a9e:	f383 8811 	msr	BASEPRI, r3
 8003aa2:	f3bf 8f6f 	isb	sy
 8003aa6:	f3bf 8f4f 	dsb	sy
 8003aaa:	607b      	str	r3, [r7, #4]
}
 8003aac:	bf00      	nop
 8003aae:	bf00      	nop
 8003ab0:	e7fd      	b.n	8003aae <vTaskSwitchContext+0x5a>
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	4a11      	ldr	r2, [pc, #68]	@ (8003b04 <vTaskSwitchContext+0xb0>)
 8003abe:	4413      	add	r3, r2
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	605a      	str	r2, [r3, #4]
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	685a      	ldr	r2, [r3, #4]
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d104      	bne.n	8003ae2 <vTaskSwitchContext+0x8e>
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	685a      	ldr	r2, [r3, #4]
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	605a      	str	r2, [r3, #4]
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	4a07      	ldr	r2, [pc, #28]	@ (8003b08 <vTaskSwitchContext+0xb4>)
 8003aea:	6013      	str	r3, [r2, #0]
}
 8003aec:	bf00      	nop
 8003aee:	371c      	adds	r7, #28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	200004ac 	.word	0x200004ac
 8003afc:	20000498 	.word	0x20000498
 8003b00:	2000048c 	.word	0x2000048c
 8003b04:	20000388 	.word	0x20000388
 8003b08:	20000384 	.word	0x20000384

08003b0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003b14:	f000 f852 	bl	8003bbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003b18:	4b06      	ldr	r3, [pc, #24]	@ (8003b34 <prvIdleTask+0x28>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d9f9      	bls.n	8003b14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003b20:	4b05      	ldr	r3, [pc, #20]	@ (8003b38 <prvIdleTask+0x2c>)
 8003b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	f3bf 8f4f 	dsb	sy
 8003b2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003b30:	e7f0      	b.n	8003b14 <prvIdleTask+0x8>
 8003b32:	bf00      	nop
 8003b34:	20000388 	.word	0x20000388
 8003b38:	e000ed04 	.word	0xe000ed04

08003b3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b42:	2300      	movs	r3, #0
 8003b44:	607b      	str	r3, [r7, #4]
 8003b46:	e00c      	b.n	8003b62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	4413      	add	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4a12      	ldr	r2, [pc, #72]	@ (8003b9c <prvInitialiseTaskLists+0x60>)
 8003b54:	4413      	add	r3, r2
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7ff fb0d 	bl	8003176 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	607b      	str	r3, [r7, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2b06      	cmp	r3, #6
 8003b66:	d9ef      	bls.n	8003b48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003b68:	480d      	ldr	r0, [pc, #52]	@ (8003ba0 <prvInitialiseTaskLists+0x64>)
 8003b6a:	f7ff fb04 	bl	8003176 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003b6e:	480d      	ldr	r0, [pc, #52]	@ (8003ba4 <prvInitialiseTaskLists+0x68>)
 8003b70:	f7ff fb01 	bl	8003176 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003b74:	480c      	ldr	r0, [pc, #48]	@ (8003ba8 <prvInitialiseTaskLists+0x6c>)
 8003b76:	f7ff fafe 	bl	8003176 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003b7a:	480c      	ldr	r0, [pc, #48]	@ (8003bac <prvInitialiseTaskLists+0x70>)
 8003b7c:	f7ff fafb 	bl	8003176 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003b80:	480b      	ldr	r0, [pc, #44]	@ (8003bb0 <prvInitialiseTaskLists+0x74>)
 8003b82:	f7ff faf8 	bl	8003176 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003b86:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb4 <prvInitialiseTaskLists+0x78>)
 8003b88:	4a05      	ldr	r2, [pc, #20]	@ (8003ba0 <prvInitialiseTaskLists+0x64>)
 8003b8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb8 <prvInitialiseTaskLists+0x7c>)
 8003b8e:	4a05      	ldr	r2, [pc, #20]	@ (8003ba4 <prvInitialiseTaskLists+0x68>)
 8003b90:	601a      	str	r2, [r3, #0]
}
 8003b92:	bf00      	nop
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20000388 	.word	0x20000388
 8003ba0:	20000414 	.word	0x20000414
 8003ba4:	20000428 	.word	0x20000428
 8003ba8:	20000444 	.word	0x20000444
 8003bac:	20000458 	.word	0x20000458
 8003bb0:	20000470 	.word	0x20000470
 8003bb4:	2000043c 	.word	0x2000043c
 8003bb8:	20000440 	.word	0x20000440

08003bbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003bc2:	e019      	b.n	8003bf8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003bc4:	f000 fa42 	bl	800404c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bc8:	4b10      	ldr	r3, [pc, #64]	@ (8003c0c <prvCheckTasksWaitingTermination+0x50>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3304      	adds	r3, #4
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff fb58 	bl	800328a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <prvCheckTasksWaitingTermination+0x54>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	4a0b      	ldr	r2, [pc, #44]	@ (8003c10 <prvCheckTasksWaitingTermination+0x54>)
 8003be2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003be4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c14 <prvCheckTasksWaitingTermination+0x58>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	3b01      	subs	r3, #1
 8003bea:	4a0a      	ldr	r2, [pc, #40]	@ (8003c14 <prvCheckTasksWaitingTermination+0x58>)
 8003bec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003bee:	f000 fa5f 	bl	80040b0 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f810 	bl	8003c18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003bf8:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <prvCheckTasksWaitingTermination+0x58>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1e1      	bne.n	8003bc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003c00:	bf00      	nop
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	20000458 	.word	0x20000458
 8003c10:	20000484 	.word	0x20000484
 8003c14:	2000046c 	.word	0x2000046c

08003c18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d108      	bne.n	8003c3c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fbc0 	bl	80043b4 <vPortFree>
				vPortFree( pxTCB );
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fbbd 	bl	80043b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003c3a:	e019      	b.n	8003c70 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d103      	bne.n	8003c4e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 fbb4 	bl	80043b4 <vPortFree>
	}
 8003c4c:	e010      	b.n	8003c70 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d00b      	beq.n	8003c70 <prvDeleteTCB+0x58>
	__asm volatile
 8003c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c5c:	f383 8811 	msr	BASEPRI, r3
 8003c60:	f3bf 8f6f 	isb	sy
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	60fb      	str	r3, [r7, #12]
}
 8003c6a:	bf00      	nop
 8003c6c:	bf00      	nop
 8003c6e:	e7fd      	b.n	8003c6c <prvDeleteTCB+0x54>
	}
 8003c70:	bf00      	nop
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb0 <prvResetNextTaskUnblockTime+0x38>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d104      	bne.n	8003c92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c88:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb4 <prvResetNextTaskUnblockTime+0x3c>)
 8003c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003c90:	e008      	b.n	8003ca4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c92:	4b07      	ldr	r3, [pc, #28]	@ (8003cb0 <prvResetNextTaskUnblockTime+0x38>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	4a04      	ldr	r2, [pc, #16]	@ (8003cb4 <prvResetNextTaskUnblockTime+0x3c>)
 8003ca2:	6013      	str	r3, [r2, #0]
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	2000043c 	.word	0x2000043c
 8003cb4:	200004a4 	.word	0x200004a4

08003cb8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8003cec <xTaskGetSchedulerState+0x34>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d102      	bne.n	8003ccc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	607b      	str	r3, [r7, #4]
 8003cca:	e008      	b.n	8003cde <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ccc:	4b08      	ldr	r3, [pc, #32]	@ (8003cf0 <xTaskGetSchedulerState+0x38>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d102      	bne.n	8003cda <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	607b      	str	r3, [r7, #4]
 8003cd8:	e001      	b.n	8003cde <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003cde:	687b      	ldr	r3, [r7, #4]
	}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	20000490 	.word	0x20000490
 8003cf0:	200004ac 	.word	0x200004ac

08003cf4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003cfe:	4b29      	ldr	r3, [pc, #164]	@ (8003da4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d04:	4b28      	ldr	r3, [pc, #160]	@ (8003da8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	3304      	adds	r3, #4
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff fabd 	bl	800328a <uxListRemove>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10b      	bne.n	8003d2e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003d16:	4b24      	ldr	r3, [pc, #144]	@ (8003da8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d22:	43da      	mvns	r2, r3
 8003d24:	4b21      	ldr	r3, [pc, #132]	@ (8003dac <prvAddCurrentTaskToDelayedList+0xb8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	4a20      	ldr	r2, [pc, #128]	@ (8003dac <prvAddCurrentTaskToDelayedList+0xb8>)
 8003d2c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d10a      	bne.n	8003d4c <prvAddCurrentTaskToDelayedList+0x58>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d007      	beq.n	8003d4c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8003da8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	3304      	adds	r3, #4
 8003d42:	4619      	mov	r1, r3
 8003d44:	481a      	ldr	r0, [pc, #104]	@ (8003db0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003d46:	f7ff fa43 	bl	80031d0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003d4a:	e026      	b.n	8003d9a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4413      	add	r3, r2
 8003d52:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003d54:	4b14      	ldr	r3, [pc, #80]	@ (8003da8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d209      	bcs.n	8003d78 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d64:	4b13      	ldr	r3, [pc, #76]	@ (8003db4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	4b0f      	ldr	r3, [pc, #60]	@ (8003da8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	3304      	adds	r3, #4
 8003d6e:	4619      	mov	r1, r3
 8003d70:	4610      	mov	r0, r2
 8003d72:	f7ff fa51 	bl	8003218 <vListInsert>
}
 8003d76:	e010      	b.n	8003d9a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d78:	4b0f      	ldr	r3, [pc, #60]	@ (8003db8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003da8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3304      	adds	r3, #4
 8003d82:	4619      	mov	r1, r3
 8003d84:	4610      	mov	r0, r2
 8003d86:	f7ff fa47 	bl	8003218 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003dbc <prvAddCurrentTaskToDelayedList+0xc8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68ba      	ldr	r2, [r7, #8]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d202      	bcs.n	8003d9a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003d94:	4a09      	ldr	r2, [pc, #36]	@ (8003dbc <prvAddCurrentTaskToDelayedList+0xc8>)
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	6013      	str	r3, [r2, #0]
}
 8003d9a:	bf00      	nop
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	20000488 	.word	0x20000488
 8003da8:	20000384 	.word	0x20000384
 8003dac:	2000048c 	.word	0x2000048c
 8003db0:	20000470 	.word	0x20000470
 8003db4:	20000440 	.word	0x20000440
 8003db8:	2000043c 	.word	0x2000043c
 8003dbc:	200004a4 	.word	0x200004a4

08003dc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	3b04      	subs	r3, #4
 8003dd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003dd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	3b04      	subs	r3, #4
 8003dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f023 0201 	bic.w	r2, r3, #1
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	3b04      	subs	r3, #4
 8003dee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003df0:	4a0c      	ldr	r2, [pc, #48]	@ (8003e24 <pxPortInitialiseStack+0x64>)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	3b14      	subs	r3, #20
 8003dfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	3b04      	subs	r3, #4
 8003e06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f06f 0202 	mvn.w	r2, #2
 8003e0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	3b20      	subs	r3, #32
 8003e14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003e16:	68fb      	ldr	r3, [r7, #12]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3714      	adds	r7, #20
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	08003e29 	.word	0x08003e29

08003e28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e32:	4b13      	ldr	r3, [pc, #76]	@ (8003e80 <prvTaskExitError+0x58>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3a:	d00b      	beq.n	8003e54 <prvTaskExitError+0x2c>
	__asm volatile
 8003e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e40:	f383 8811 	msr	BASEPRI, r3
 8003e44:	f3bf 8f6f 	isb	sy
 8003e48:	f3bf 8f4f 	dsb	sy
 8003e4c:	60fb      	str	r3, [r7, #12]
}
 8003e4e:	bf00      	nop
 8003e50:	bf00      	nop
 8003e52:	e7fd      	b.n	8003e50 <prvTaskExitError+0x28>
	__asm volatile
 8003e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e58:	f383 8811 	msr	BASEPRI, r3
 8003e5c:	f3bf 8f6f 	isb	sy
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	60bb      	str	r3, [r7, #8]
}
 8003e66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003e68:	bf00      	nop
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0fc      	beq.n	8003e6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	2000000c 	.word	0x2000000c
	...

08003e90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003e90:	4b07      	ldr	r3, [pc, #28]	@ (8003eb0 <pxCurrentTCBConst2>)
 8003e92:	6819      	ldr	r1, [r3, #0]
 8003e94:	6808      	ldr	r0, [r1, #0]
 8003e96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9a:	f380 8809 	msr	PSP, r0
 8003e9e:	f3bf 8f6f 	isb	sy
 8003ea2:	f04f 0000 	mov.w	r0, #0
 8003ea6:	f380 8811 	msr	BASEPRI, r0
 8003eaa:	4770      	bx	lr
 8003eac:	f3af 8000 	nop.w

08003eb0 <pxCurrentTCBConst2>:
 8003eb0:	20000384 	.word	0x20000384
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop

08003eb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003eb8:	4808      	ldr	r0, [pc, #32]	@ (8003edc <prvPortStartFirstTask+0x24>)
 8003eba:	6800      	ldr	r0, [r0, #0]
 8003ebc:	6800      	ldr	r0, [r0, #0]
 8003ebe:	f380 8808 	msr	MSP, r0
 8003ec2:	f04f 0000 	mov.w	r0, #0
 8003ec6:	f380 8814 	msr	CONTROL, r0
 8003eca:	b662      	cpsie	i
 8003ecc:	b661      	cpsie	f
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	f3bf 8f6f 	isb	sy
 8003ed6:	df00      	svc	0
 8003ed8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003eda:	bf00      	nop
 8003edc:	e000ed08 	.word	0xe000ed08

08003ee0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b088      	sub	sp, #32
 8003ee4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003ee6:	4b50      	ldr	r3, [pc, #320]	@ (8004028 <xPortStartScheduler+0x148>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a50      	ldr	r2, [pc, #320]	@ (800402c <xPortStartScheduler+0x14c>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d10b      	bne.n	8003f08 <xPortStartScheduler+0x28>
	__asm volatile
 8003ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef4:	f383 8811 	msr	BASEPRI, r3
 8003ef8:	f3bf 8f6f 	isb	sy
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	617b      	str	r3, [r7, #20]
}
 8003f02:	bf00      	nop
 8003f04:	bf00      	nop
 8003f06:	e7fd      	b.n	8003f04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003f08:	4b47      	ldr	r3, [pc, #284]	@ (8004028 <xPortStartScheduler+0x148>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a48      	ldr	r2, [pc, #288]	@ (8004030 <xPortStartScheduler+0x150>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d10b      	bne.n	8003f2a <xPortStartScheduler+0x4a>
	__asm volatile
 8003f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f16:	f383 8811 	msr	BASEPRI, r3
 8003f1a:	f3bf 8f6f 	isb	sy
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	61bb      	str	r3, [r7, #24]
}
 8003f24:	bf00      	nop
 8003f26:	bf00      	nop
 8003f28:	e7fd      	b.n	8003f26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003f2a:	4b42      	ldr	r3, [pc, #264]	@ (8004034 <xPortStartScheduler+0x154>)
 8003f2c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	22ff      	movs	r2, #255	@ 0xff
 8003f3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003f44:	79fb      	ldrb	r3, [r7, #7]
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	4b3a      	ldr	r3, [pc, #232]	@ (8004038 <xPortStartScheduler+0x158>)
 8003f50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003f52:	4b3a      	ldr	r3, [pc, #232]	@ (800403c <xPortStartScheduler+0x15c>)
 8003f54:	2207      	movs	r2, #7
 8003f56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f58:	e009      	b.n	8003f6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003f5a:	4b38      	ldr	r3, [pc, #224]	@ (800403c <xPortStartScheduler+0x15c>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	4a36      	ldr	r2, [pc, #216]	@ (800403c <xPortStartScheduler+0x15c>)
 8003f62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003f64:	79fb      	ldrb	r3, [r7, #7]
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f76:	2b80      	cmp	r3, #128	@ 0x80
 8003f78:	d0ef      	beq.n	8003f5a <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8003f7a:	4b30      	ldr	r3, [pc, #192]	@ (800403c <xPortStartScheduler+0x15c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f1c3 0307 	rsb	r3, r3, #7
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	d00b      	beq.n	8003f9e <xPortStartScheduler+0xbe>
	__asm volatile
 8003f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8a:	f383 8811 	msr	BASEPRI, r3
 8003f8e:	f3bf 8f6f 	isb	sy
 8003f92:	f3bf 8f4f 	dsb	sy
 8003f96:	613b      	str	r3, [r7, #16]
}
 8003f98:	bf00      	nop
 8003f9a:	bf00      	nop
 8003f9c:	e7fd      	b.n	8003f9a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003f9e:	4b27      	ldr	r3, [pc, #156]	@ (800403c <xPortStartScheduler+0x15c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f1c3 0307 	rsb	r3, r3, #7
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d00b      	beq.n	8003fc2 <xPortStartScheduler+0xe2>
	__asm volatile
 8003faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fae:	f383 8811 	msr	BASEPRI, r3
 8003fb2:	f3bf 8f6f 	isb	sy
 8003fb6:	f3bf 8f4f 	dsb	sy
 8003fba:	60fb      	str	r3, [r7, #12]
}
 8003fbc:	bf00      	nop
 8003fbe:	bf00      	nop
 8003fc0:	e7fd      	b.n	8003fbe <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800403c <xPortStartScheduler+0x15c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	021b      	lsls	r3, r3, #8
 8003fc8:	4a1c      	ldr	r2, [pc, #112]	@ (800403c <xPortStartScheduler+0x15c>)
 8003fca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800403c <xPortStartScheduler+0x15c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003fd4:	4a19      	ldr	r2, [pc, #100]	@ (800403c <xPortStartScheduler+0x15c>)
 8003fd6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	b2da      	uxtb	r2, r3
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003fe0:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <xPortStartScheduler+0x160>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a16      	ldr	r2, [pc, #88]	@ (8004040 <xPortStartScheduler+0x160>)
 8003fe6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003fec:	4b14      	ldr	r3, [pc, #80]	@ (8004040 <xPortStartScheduler+0x160>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a13      	ldr	r2, [pc, #76]	@ (8004040 <xPortStartScheduler+0x160>)
 8003ff2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003ff6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003ff8:	f000 f8e0 	bl	80041bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003ffc:	4b11      	ldr	r3, [pc, #68]	@ (8004044 <xPortStartScheduler+0x164>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004002:	f000 f8ff 	bl	8004204 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004006:	4b10      	ldr	r3, [pc, #64]	@ (8004048 <xPortStartScheduler+0x168>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a0f      	ldr	r2, [pc, #60]	@ (8004048 <xPortStartScheduler+0x168>)
 800400c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004010:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004012:	f7ff ff51 	bl	8003eb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004016:	f7ff fd1d 	bl	8003a54 <vTaskSwitchContext>
	prvTaskExitError();
 800401a:	f7ff ff05 	bl	8003e28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3720      	adds	r7, #32
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	e000ed00 	.word	0xe000ed00
 800402c:	410fc271 	.word	0x410fc271
 8004030:	410fc270 	.word	0x410fc270
 8004034:	e000e400 	.word	0xe000e400
 8004038:	200004b0 	.word	0x200004b0
 800403c:	200004b4 	.word	0x200004b4
 8004040:	e000ed20 	.word	0xe000ed20
 8004044:	2000000c 	.word	0x2000000c
 8004048:	e000ef34 	.word	0xe000ef34

0800404c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
	__asm volatile
 8004052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004056:	f383 8811 	msr	BASEPRI, r3
 800405a:	f3bf 8f6f 	isb	sy
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	607b      	str	r3, [r7, #4]
}
 8004064:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004066:	4b10      	ldr	r3, [pc, #64]	@ (80040a8 <vPortEnterCritical+0x5c>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3301      	adds	r3, #1
 800406c:	4a0e      	ldr	r2, [pc, #56]	@ (80040a8 <vPortEnterCritical+0x5c>)
 800406e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004070:	4b0d      	ldr	r3, [pc, #52]	@ (80040a8 <vPortEnterCritical+0x5c>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d110      	bne.n	800409a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004078:	4b0c      	ldr	r3, [pc, #48]	@ (80040ac <vPortEnterCritical+0x60>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00b      	beq.n	800409a <vPortEnterCritical+0x4e>
	__asm volatile
 8004082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004086:	f383 8811 	msr	BASEPRI, r3
 800408a:	f3bf 8f6f 	isb	sy
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	603b      	str	r3, [r7, #0]
}
 8004094:	bf00      	nop
 8004096:	bf00      	nop
 8004098:	e7fd      	b.n	8004096 <vPortEnterCritical+0x4a>
	}
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	2000000c 	.word	0x2000000c
 80040ac:	e000ed04 	.word	0xe000ed04

080040b0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80040b6:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <vPortExitCritical+0x50>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10b      	bne.n	80040d6 <vPortExitCritical+0x26>
	__asm volatile
 80040be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040c2:	f383 8811 	msr	BASEPRI, r3
 80040c6:	f3bf 8f6f 	isb	sy
 80040ca:	f3bf 8f4f 	dsb	sy
 80040ce:	607b      	str	r3, [r7, #4]
}
 80040d0:	bf00      	nop
 80040d2:	bf00      	nop
 80040d4:	e7fd      	b.n	80040d2 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80040d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004100 <vPortExitCritical+0x50>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	3b01      	subs	r3, #1
 80040dc:	4a08      	ldr	r2, [pc, #32]	@ (8004100 <vPortExitCritical+0x50>)
 80040de:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80040e0:	4b07      	ldr	r3, [pc, #28]	@ (8004100 <vPortExitCritical+0x50>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d105      	bne.n	80040f4 <vPortExitCritical+0x44>
 80040e8:	2300      	movs	r3, #0
 80040ea:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80040f2:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	2000000c 	.word	0x2000000c
	...

08004110 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004110:	f3ef 8009 	mrs	r0, PSP
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	4b15      	ldr	r3, [pc, #84]	@ (8004170 <pxCurrentTCBConst>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	f01e 0f10 	tst.w	lr, #16
 8004120:	bf08      	it	eq
 8004122:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004126:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800412a:	6010      	str	r0, [r2, #0]
 800412c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004130:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004134:	f380 8811 	msr	BASEPRI, r0
 8004138:	f3bf 8f4f 	dsb	sy
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	f7ff fc88 	bl	8003a54 <vTaskSwitchContext>
 8004144:	f04f 0000 	mov.w	r0, #0
 8004148:	f380 8811 	msr	BASEPRI, r0
 800414c:	bc09      	pop	{r0, r3}
 800414e:	6819      	ldr	r1, [r3, #0]
 8004150:	6808      	ldr	r0, [r1, #0]
 8004152:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004156:	f01e 0f10 	tst.w	lr, #16
 800415a:	bf08      	it	eq
 800415c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004160:	f380 8809 	msr	PSP, r0
 8004164:	f3bf 8f6f 	isb	sy
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	f3af 8000 	nop.w

08004170 <pxCurrentTCBConst>:
 8004170:	20000384 	.word	0x20000384
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop

08004178 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
	__asm volatile
 800417e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004182:	f383 8811 	msr	BASEPRI, r3
 8004186:	f3bf 8f6f 	isb	sy
 800418a:	f3bf 8f4f 	dsb	sy
 800418e:	607b      	str	r3, [r7, #4]
}
 8004190:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004192:	f7ff fba5 	bl	80038e0 <xTaskIncrementTick>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800419c:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <xPortSysTickHandler+0x40>)
 800419e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	2300      	movs	r3, #0
 80041a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	f383 8811 	msr	BASEPRI, r3
}
 80041ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80041b0:	bf00      	nop
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	e000ed04 	.word	0xe000ed04

080041bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80041c0:	4b0b      	ldr	r3, [pc, #44]	@ (80041f0 <vPortSetupTimerInterrupt+0x34>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80041c6:	4b0b      	ldr	r3, [pc, #44]	@ (80041f4 <vPortSetupTimerInterrupt+0x38>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80041cc:	4b0a      	ldr	r3, [pc, #40]	@ (80041f8 <vPortSetupTimerInterrupt+0x3c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a0a      	ldr	r2, [pc, #40]	@ (80041fc <vPortSetupTimerInterrupt+0x40>)
 80041d2:	fba2 2303 	umull	r2, r3, r2, r3
 80041d6:	099b      	lsrs	r3, r3, #6
 80041d8:	4a09      	ldr	r2, [pc, #36]	@ (8004200 <vPortSetupTimerInterrupt+0x44>)
 80041da:	3b01      	subs	r3, #1
 80041dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80041de:	4b04      	ldr	r3, [pc, #16]	@ (80041f0 <vPortSetupTimerInterrupt+0x34>)
 80041e0:	2207      	movs	r2, #7
 80041e2:	601a      	str	r2, [r3, #0]
}
 80041e4:	bf00      	nop
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	e000e010 	.word	0xe000e010
 80041f4:	e000e018 	.word	0xe000e018
 80041f8:	20000000 	.word	0x20000000
 80041fc:	10624dd3 	.word	0x10624dd3
 8004200:	e000e014 	.word	0xe000e014

08004204 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004204:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004214 <vPortEnableVFP+0x10>
 8004208:	6801      	ldr	r1, [r0, #0]
 800420a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800420e:	6001      	str	r1, [r0, #0]
 8004210:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004212:	bf00      	nop
 8004214:	e000ed88 	.word	0xe000ed88

08004218 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b08a      	sub	sp, #40	@ 0x28
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004220:	2300      	movs	r3, #0
 8004222:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004224:	f7ff fa8a 	bl	800373c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004228:	4b5c      	ldr	r3, [pc, #368]	@ (800439c <pvPortMalloc+0x184>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004230:	f000 f924 	bl	800447c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004234:	4b5a      	ldr	r3, [pc, #360]	@ (80043a0 <pvPortMalloc+0x188>)
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4013      	ands	r3, r2
 800423c:	2b00      	cmp	r3, #0
 800423e:	f040 8095 	bne.w	800436c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d01e      	beq.n	8004286 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004248:	2208      	movs	r2, #8
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4413      	add	r3, r2
 800424e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f003 0307 	and.w	r3, r3, #7
 8004256:	2b00      	cmp	r3, #0
 8004258:	d015      	beq.n	8004286 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f023 0307 	bic.w	r3, r3, #7
 8004260:	3308      	adds	r3, #8
 8004262:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00b      	beq.n	8004286 <pvPortMalloc+0x6e>
	__asm volatile
 800426e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004272:	f383 8811 	msr	BASEPRI, r3
 8004276:	f3bf 8f6f 	isb	sy
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	617b      	str	r3, [r7, #20]
}
 8004280:	bf00      	nop
 8004282:	bf00      	nop
 8004284:	e7fd      	b.n	8004282 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d06f      	beq.n	800436c <pvPortMalloc+0x154>
 800428c:	4b45      	ldr	r3, [pc, #276]	@ (80043a4 <pvPortMalloc+0x18c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	429a      	cmp	r2, r3
 8004294:	d86a      	bhi.n	800436c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004296:	4b44      	ldr	r3, [pc, #272]	@ (80043a8 <pvPortMalloc+0x190>)
 8004298:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800429a:	4b43      	ldr	r3, [pc, #268]	@ (80043a8 <pvPortMalloc+0x190>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042a0:	e004      	b.n	80042ac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80042a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d903      	bls.n	80042be <pvPortMalloc+0xa6>
 80042b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f1      	bne.n	80042a2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80042be:	4b37      	ldr	r3, [pc, #220]	@ (800439c <pvPortMalloc+0x184>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d051      	beq.n	800436c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2208      	movs	r2, #8
 80042ce:	4413      	add	r3, r2
 80042d0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80042d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	6a3b      	ldr	r3, [r7, #32]
 80042d8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	1ad2      	subs	r2, r2, r3
 80042e2:	2308      	movs	r3, #8
 80042e4:	005b      	lsls	r3, r3, #1
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d920      	bls.n	800432c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80042ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4413      	add	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00b      	beq.n	8004314 <pvPortMalloc+0xfc>
	__asm volatile
 80042fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004300:	f383 8811 	msr	BASEPRI, r3
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	f3bf 8f4f 	dsb	sy
 800430c:	613b      	str	r3, [r7, #16]
}
 800430e:	bf00      	nop
 8004310:	bf00      	nop
 8004312:	e7fd      	b.n	8004310 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	1ad2      	subs	r2, r2, r3
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004326:	69b8      	ldr	r0, [r7, #24]
 8004328:	f000 f90a 	bl	8004540 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800432c:	4b1d      	ldr	r3, [pc, #116]	@ (80043a4 <pvPortMalloc+0x18c>)
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	4a1b      	ldr	r2, [pc, #108]	@ (80043a4 <pvPortMalloc+0x18c>)
 8004338:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800433a:	4b1a      	ldr	r3, [pc, #104]	@ (80043a4 <pvPortMalloc+0x18c>)
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	4b1b      	ldr	r3, [pc, #108]	@ (80043ac <pvPortMalloc+0x194>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	429a      	cmp	r2, r3
 8004344:	d203      	bcs.n	800434e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004346:	4b17      	ldr	r3, [pc, #92]	@ (80043a4 <pvPortMalloc+0x18c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a18      	ldr	r2, [pc, #96]	@ (80043ac <pvPortMalloc+0x194>)
 800434c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800434e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	4b13      	ldr	r3, [pc, #76]	@ (80043a0 <pvPortMalloc+0x188>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	431a      	orrs	r2, r3
 8004358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800435c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004362:	4b13      	ldr	r3, [pc, #76]	@ (80043b0 <pvPortMalloc+0x198>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	3301      	adds	r3, #1
 8004368:	4a11      	ldr	r2, [pc, #68]	@ (80043b0 <pvPortMalloc+0x198>)
 800436a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800436c:	f7ff f9f4 	bl	8003758 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00b      	beq.n	8004392 <pvPortMalloc+0x17a>
	__asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	60fb      	str	r3, [r7, #12]
}
 800438c:	bf00      	nop
 800438e:	bf00      	nop
 8004390:	e7fd      	b.n	800438e <pvPortMalloc+0x176>
	return pvReturn;
 8004392:	69fb      	ldr	r3, [r7, #28]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3728      	adds	r7, #40	@ 0x28
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	200052e0 	.word	0x200052e0
 80043a0:	200052f4 	.word	0x200052f4
 80043a4:	200052e4 	.word	0x200052e4
 80043a8:	200052d8 	.word	0x200052d8
 80043ac:	200052e8 	.word	0x200052e8
 80043b0:	200052ec 	.word	0x200052ec

080043b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d04f      	beq.n	8004466 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80043c6:	2308      	movs	r3, #8
 80043c8:	425b      	negs	r3, r3
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	4413      	add	r3, r2
 80043ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	4b25      	ldr	r3, [pc, #148]	@ (8004470 <vPortFree+0xbc>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4013      	ands	r3, r2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10b      	bne.n	80043fa <vPortFree+0x46>
	__asm volatile
 80043e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043e6:	f383 8811 	msr	BASEPRI, r3
 80043ea:	f3bf 8f6f 	isb	sy
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	60fb      	str	r3, [r7, #12]
}
 80043f4:	bf00      	nop
 80043f6:	bf00      	nop
 80043f8:	e7fd      	b.n	80043f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00b      	beq.n	800441a <vPortFree+0x66>
	__asm volatile
 8004402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004406:	f383 8811 	msr	BASEPRI, r3
 800440a:	f3bf 8f6f 	isb	sy
 800440e:	f3bf 8f4f 	dsb	sy
 8004412:	60bb      	str	r3, [r7, #8]
}
 8004414:	bf00      	nop
 8004416:	bf00      	nop
 8004418:	e7fd      	b.n	8004416 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	685a      	ldr	r2, [r3, #4]
 800441e:	4b14      	ldr	r3, [pc, #80]	@ (8004470 <vPortFree+0xbc>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d01e      	beq.n	8004466 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d11a      	bne.n	8004466 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	4b0e      	ldr	r3, [pc, #56]	@ (8004470 <vPortFree+0xbc>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	43db      	mvns	r3, r3
 800443a:	401a      	ands	r2, r3
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004440:	f7ff f97c 	bl	800373c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	4b0a      	ldr	r3, [pc, #40]	@ (8004474 <vPortFree+0xc0>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4413      	add	r3, r2
 800444e:	4a09      	ldr	r2, [pc, #36]	@ (8004474 <vPortFree+0xc0>)
 8004450:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004452:	6938      	ldr	r0, [r7, #16]
 8004454:	f000 f874 	bl	8004540 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004458:	4b07      	ldr	r3, [pc, #28]	@ (8004478 <vPortFree+0xc4>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3301      	adds	r3, #1
 800445e:	4a06      	ldr	r2, [pc, #24]	@ (8004478 <vPortFree+0xc4>)
 8004460:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004462:	f7ff f979 	bl	8003758 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004466:	bf00      	nop
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	200052f4 	.word	0x200052f4
 8004474:	200052e4 	.word	0x200052e4
 8004478:	200052f0 	.word	0x200052f0

0800447c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004482:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8004486:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004488:	4b27      	ldr	r3, [pc, #156]	@ (8004528 <prvHeapInit+0xac>)
 800448a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00c      	beq.n	80044b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	3307      	adds	r3, #7
 800449a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f023 0307 	bic.w	r3, r3, #7
 80044a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	4a1f      	ldr	r2, [pc, #124]	@ (8004528 <prvHeapInit+0xac>)
 80044ac:	4413      	add	r3, r2
 80044ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044b4:	4a1d      	ldr	r2, [pc, #116]	@ (800452c <prvHeapInit+0xb0>)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80044ba:	4b1c      	ldr	r3, [pc, #112]	@ (800452c <prvHeapInit+0xb0>)
 80044bc:	2200      	movs	r2, #0
 80044be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	4413      	add	r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80044c8:	2208      	movs	r2, #8
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	1a9b      	subs	r3, r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f023 0307 	bic.w	r3, r3, #7
 80044d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4a15      	ldr	r2, [pc, #84]	@ (8004530 <prvHeapInit+0xb4>)
 80044dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80044de:	4b14      	ldr	r3, [pc, #80]	@ (8004530 <prvHeapInit+0xb4>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2200      	movs	r2, #0
 80044e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80044e6:	4b12      	ldr	r3, [pc, #72]	@ (8004530 <prvHeapInit+0xb4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2200      	movs	r2, #0
 80044ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	1ad2      	subs	r2, r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004530 <prvHeapInit+0xb4>)
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	4a0a      	ldr	r2, [pc, #40]	@ (8004534 <prvHeapInit+0xb8>)
 800450a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	4a09      	ldr	r2, [pc, #36]	@ (8004538 <prvHeapInit+0xbc>)
 8004512:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004514:	4b09      	ldr	r3, [pc, #36]	@ (800453c <prvHeapInit+0xc0>)
 8004516:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800451a:	601a      	str	r2, [r3, #0]
}
 800451c:	bf00      	nop
 800451e:	3714      	adds	r7, #20
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	200004b8 	.word	0x200004b8
 800452c:	200052d8 	.word	0x200052d8
 8004530:	200052e0 	.word	0x200052e0
 8004534:	200052e8 	.word	0x200052e8
 8004538:	200052e4 	.word	0x200052e4
 800453c:	200052f4 	.word	0x200052f4

08004540 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004548:	4b28      	ldr	r3, [pc, #160]	@ (80045ec <prvInsertBlockIntoFreeList+0xac>)
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	e002      	b.n	8004554 <prvInsertBlockIntoFreeList+0x14>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	60fb      	str	r3, [r7, #12]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	429a      	cmp	r2, r3
 800455c:	d8f7      	bhi.n	800454e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	4413      	add	r3, r2
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	429a      	cmp	r2, r3
 800456e:	d108      	bne.n	8004582 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	441a      	add	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	441a      	add	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	429a      	cmp	r2, r3
 8004594:	d118      	bne.n	80045c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	4b15      	ldr	r3, [pc, #84]	@ (80045f0 <prvInsertBlockIntoFreeList+0xb0>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d00d      	beq.n	80045be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	441a      	add	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	e008      	b.n	80045d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80045be:	4b0c      	ldr	r3, [pc, #48]	@ (80045f0 <prvInsertBlockIntoFreeList+0xb0>)
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	e003      	b.n	80045d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d002      	beq.n	80045de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80045de:	bf00      	nop
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	200052d8 	.word	0x200052d8
 80045f0:	200052e0 	.word	0x200052e0

080045f4 <std>:
 80045f4:	2300      	movs	r3, #0
 80045f6:	b510      	push	{r4, lr}
 80045f8:	4604      	mov	r4, r0
 80045fa:	e9c0 3300 	strd	r3, r3, [r0]
 80045fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004602:	6083      	str	r3, [r0, #8]
 8004604:	8181      	strh	r1, [r0, #12]
 8004606:	6643      	str	r3, [r0, #100]	@ 0x64
 8004608:	81c2      	strh	r2, [r0, #14]
 800460a:	6183      	str	r3, [r0, #24]
 800460c:	4619      	mov	r1, r3
 800460e:	2208      	movs	r2, #8
 8004610:	305c      	adds	r0, #92	@ 0x5c
 8004612:	f000 f9f9 	bl	8004a08 <memset>
 8004616:	4b0d      	ldr	r3, [pc, #52]	@ (800464c <std+0x58>)
 8004618:	6263      	str	r3, [r4, #36]	@ 0x24
 800461a:	4b0d      	ldr	r3, [pc, #52]	@ (8004650 <std+0x5c>)
 800461c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800461e:	4b0d      	ldr	r3, [pc, #52]	@ (8004654 <std+0x60>)
 8004620:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004622:	4b0d      	ldr	r3, [pc, #52]	@ (8004658 <std+0x64>)
 8004624:	6323      	str	r3, [r4, #48]	@ 0x30
 8004626:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <std+0x68>)
 8004628:	6224      	str	r4, [r4, #32]
 800462a:	429c      	cmp	r4, r3
 800462c:	d006      	beq.n	800463c <std+0x48>
 800462e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004632:	4294      	cmp	r4, r2
 8004634:	d002      	beq.n	800463c <std+0x48>
 8004636:	33d0      	adds	r3, #208	@ 0xd0
 8004638:	429c      	cmp	r4, r3
 800463a:	d105      	bne.n	8004648 <std+0x54>
 800463c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004644:	f000 ba58 	b.w	8004af8 <__retarget_lock_init_recursive>
 8004648:	bd10      	pop	{r4, pc}
 800464a:	bf00      	nop
 800464c:	08004859 	.word	0x08004859
 8004650:	0800487b 	.word	0x0800487b
 8004654:	080048b3 	.word	0x080048b3
 8004658:	080048d7 	.word	0x080048d7
 800465c:	200052f8 	.word	0x200052f8

08004660 <stdio_exit_handler>:
 8004660:	4a02      	ldr	r2, [pc, #8]	@ (800466c <stdio_exit_handler+0xc>)
 8004662:	4903      	ldr	r1, [pc, #12]	@ (8004670 <stdio_exit_handler+0x10>)
 8004664:	4803      	ldr	r0, [pc, #12]	@ (8004674 <stdio_exit_handler+0x14>)
 8004666:	f000 b869 	b.w	800473c <_fwalk_sglue>
 800466a:	bf00      	nop
 800466c:	20000010 	.word	0x20000010
 8004670:	08005395 	.word	0x08005395
 8004674:	20000020 	.word	0x20000020

08004678 <cleanup_stdio>:
 8004678:	6841      	ldr	r1, [r0, #4]
 800467a:	4b0c      	ldr	r3, [pc, #48]	@ (80046ac <cleanup_stdio+0x34>)
 800467c:	4299      	cmp	r1, r3
 800467e:	b510      	push	{r4, lr}
 8004680:	4604      	mov	r4, r0
 8004682:	d001      	beq.n	8004688 <cleanup_stdio+0x10>
 8004684:	f000 fe86 	bl	8005394 <_fflush_r>
 8004688:	68a1      	ldr	r1, [r4, #8]
 800468a:	4b09      	ldr	r3, [pc, #36]	@ (80046b0 <cleanup_stdio+0x38>)
 800468c:	4299      	cmp	r1, r3
 800468e:	d002      	beq.n	8004696 <cleanup_stdio+0x1e>
 8004690:	4620      	mov	r0, r4
 8004692:	f000 fe7f 	bl	8005394 <_fflush_r>
 8004696:	68e1      	ldr	r1, [r4, #12]
 8004698:	4b06      	ldr	r3, [pc, #24]	@ (80046b4 <cleanup_stdio+0x3c>)
 800469a:	4299      	cmp	r1, r3
 800469c:	d004      	beq.n	80046a8 <cleanup_stdio+0x30>
 800469e:	4620      	mov	r0, r4
 80046a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046a4:	f000 be76 	b.w	8005394 <_fflush_r>
 80046a8:	bd10      	pop	{r4, pc}
 80046aa:	bf00      	nop
 80046ac:	200052f8 	.word	0x200052f8
 80046b0:	20005360 	.word	0x20005360
 80046b4:	200053c8 	.word	0x200053c8

080046b8 <global_stdio_init.part.0>:
 80046b8:	b510      	push	{r4, lr}
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <global_stdio_init.part.0+0x30>)
 80046bc:	4c0b      	ldr	r4, [pc, #44]	@ (80046ec <global_stdio_init.part.0+0x34>)
 80046be:	4a0c      	ldr	r2, [pc, #48]	@ (80046f0 <global_stdio_init.part.0+0x38>)
 80046c0:	601a      	str	r2, [r3, #0]
 80046c2:	4620      	mov	r0, r4
 80046c4:	2200      	movs	r2, #0
 80046c6:	2104      	movs	r1, #4
 80046c8:	f7ff ff94 	bl	80045f4 <std>
 80046cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80046d0:	2201      	movs	r2, #1
 80046d2:	2109      	movs	r1, #9
 80046d4:	f7ff ff8e 	bl	80045f4 <std>
 80046d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80046dc:	2202      	movs	r2, #2
 80046de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046e2:	2112      	movs	r1, #18
 80046e4:	f7ff bf86 	b.w	80045f4 <std>
 80046e8:	20005430 	.word	0x20005430
 80046ec:	200052f8 	.word	0x200052f8
 80046f0:	08004661 	.word	0x08004661

080046f4 <__sfp_lock_acquire>:
 80046f4:	4801      	ldr	r0, [pc, #4]	@ (80046fc <__sfp_lock_acquire+0x8>)
 80046f6:	f000 ba00 	b.w	8004afa <__retarget_lock_acquire_recursive>
 80046fa:	bf00      	nop
 80046fc:	20005439 	.word	0x20005439

08004700 <__sfp_lock_release>:
 8004700:	4801      	ldr	r0, [pc, #4]	@ (8004708 <__sfp_lock_release+0x8>)
 8004702:	f000 b9fb 	b.w	8004afc <__retarget_lock_release_recursive>
 8004706:	bf00      	nop
 8004708:	20005439 	.word	0x20005439

0800470c <__sinit>:
 800470c:	b510      	push	{r4, lr}
 800470e:	4604      	mov	r4, r0
 8004710:	f7ff fff0 	bl	80046f4 <__sfp_lock_acquire>
 8004714:	6a23      	ldr	r3, [r4, #32]
 8004716:	b11b      	cbz	r3, 8004720 <__sinit+0x14>
 8004718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800471c:	f7ff bff0 	b.w	8004700 <__sfp_lock_release>
 8004720:	4b04      	ldr	r3, [pc, #16]	@ (8004734 <__sinit+0x28>)
 8004722:	6223      	str	r3, [r4, #32]
 8004724:	4b04      	ldr	r3, [pc, #16]	@ (8004738 <__sinit+0x2c>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1f5      	bne.n	8004718 <__sinit+0xc>
 800472c:	f7ff ffc4 	bl	80046b8 <global_stdio_init.part.0>
 8004730:	e7f2      	b.n	8004718 <__sinit+0xc>
 8004732:	bf00      	nop
 8004734:	08004679 	.word	0x08004679
 8004738:	20005430 	.word	0x20005430

0800473c <_fwalk_sglue>:
 800473c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004740:	4607      	mov	r7, r0
 8004742:	4688      	mov	r8, r1
 8004744:	4614      	mov	r4, r2
 8004746:	2600      	movs	r6, #0
 8004748:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800474c:	f1b9 0901 	subs.w	r9, r9, #1
 8004750:	d505      	bpl.n	800475e <_fwalk_sglue+0x22>
 8004752:	6824      	ldr	r4, [r4, #0]
 8004754:	2c00      	cmp	r4, #0
 8004756:	d1f7      	bne.n	8004748 <_fwalk_sglue+0xc>
 8004758:	4630      	mov	r0, r6
 800475a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800475e:	89ab      	ldrh	r3, [r5, #12]
 8004760:	2b01      	cmp	r3, #1
 8004762:	d907      	bls.n	8004774 <_fwalk_sglue+0x38>
 8004764:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004768:	3301      	adds	r3, #1
 800476a:	d003      	beq.n	8004774 <_fwalk_sglue+0x38>
 800476c:	4629      	mov	r1, r5
 800476e:	4638      	mov	r0, r7
 8004770:	47c0      	blx	r8
 8004772:	4306      	orrs	r6, r0
 8004774:	3568      	adds	r5, #104	@ 0x68
 8004776:	e7e9      	b.n	800474c <_fwalk_sglue+0x10>

08004778 <iprintf>:
 8004778:	b40f      	push	{r0, r1, r2, r3}
 800477a:	b507      	push	{r0, r1, r2, lr}
 800477c:	4906      	ldr	r1, [pc, #24]	@ (8004798 <iprintf+0x20>)
 800477e:	ab04      	add	r3, sp, #16
 8004780:	6808      	ldr	r0, [r1, #0]
 8004782:	f853 2b04 	ldr.w	r2, [r3], #4
 8004786:	6881      	ldr	r1, [r0, #8]
 8004788:	9301      	str	r3, [sp, #4]
 800478a:	f000 fadb 	bl	8004d44 <_vfiprintf_r>
 800478e:	b003      	add	sp, #12
 8004790:	f85d eb04 	ldr.w	lr, [sp], #4
 8004794:	b004      	add	sp, #16
 8004796:	4770      	bx	lr
 8004798:	2000001c 	.word	0x2000001c

0800479c <_puts_r>:
 800479c:	6a03      	ldr	r3, [r0, #32]
 800479e:	b570      	push	{r4, r5, r6, lr}
 80047a0:	6884      	ldr	r4, [r0, #8]
 80047a2:	4605      	mov	r5, r0
 80047a4:	460e      	mov	r6, r1
 80047a6:	b90b      	cbnz	r3, 80047ac <_puts_r+0x10>
 80047a8:	f7ff ffb0 	bl	800470c <__sinit>
 80047ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047ae:	07db      	lsls	r3, r3, #31
 80047b0:	d405      	bmi.n	80047be <_puts_r+0x22>
 80047b2:	89a3      	ldrh	r3, [r4, #12]
 80047b4:	0598      	lsls	r0, r3, #22
 80047b6:	d402      	bmi.n	80047be <_puts_r+0x22>
 80047b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047ba:	f000 f99e 	bl	8004afa <__retarget_lock_acquire_recursive>
 80047be:	89a3      	ldrh	r3, [r4, #12]
 80047c0:	0719      	lsls	r1, r3, #28
 80047c2:	d502      	bpl.n	80047ca <_puts_r+0x2e>
 80047c4:	6923      	ldr	r3, [r4, #16]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d135      	bne.n	8004836 <_puts_r+0x9a>
 80047ca:	4621      	mov	r1, r4
 80047cc:	4628      	mov	r0, r5
 80047ce:	f000 f8c5 	bl	800495c <__swsetup_r>
 80047d2:	b380      	cbz	r0, 8004836 <_puts_r+0x9a>
 80047d4:	f04f 35ff 	mov.w	r5, #4294967295
 80047d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047da:	07da      	lsls	r2, r3, #31
 80047dc:	d405      	bmi.n	80047ea <_puts_r+0x4e>
 80047de:	89a3      	ldrh	r3, [r4, #12]
 80047e0:	059b      	lsls	r3, r3, #22
 80047e2:	d402      	bmi.n	80047ea <_puts_r+0x4e>
 80047e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047e6:	f000 f989 	bl	8004afc <__retarget_lock_release_recursive>
 80047ea:	4628      	mov	r0, r5
 80047ec:	bd70      	pop	{r4, r5, r6, pc}
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	da04      	bge.n	80047fc <_puts_r+0x60>
 80047f2:	69a2      	ldr	r2, [r4, #24]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	dc17      	bgt.n	8004828 <_puts_r+0x8c>
 80047f8:	290a      	cmp	r1, #10
 80047fa:	d015      	beq.n	8004828 <_puts_r+0x8c>
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	6022      	str	r2, [r4, #0]
 8004802:	7019      	strb	r1, [r3, #0]
 8004804:	68a3      	ldr	r3, [r4, #8]
 8004806:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800480a:	3b01      	subs	r3, #1
 800480c:	60a3      	str	r3, [r4, #8]
 800480e:	2900      	cmp	r1, #0
 8004810:	d1ed      	bne.n	80047ee <_puts_r+0x52>
 8004812:	2b00      	cmp	r3, #0
 8004814:	da11      	bge.n	800483a <_puts_r+0x9e>
 8004816:	4622      	mov	r2, r4
 8004818:	210a      	movs	r1, #10
 800481a:	4628      	mov	r0, r5
 800481c:	f000 f85f 	bl	80048de <__swbuf_r>
 8004820:	3001      	adds	r0, #1
 8004822:	d0d7      	beq.n	80047d4 <_puts_r+0x38>
 8004824:	250a      	movs	r5, #10
 8004826:	e7d7      	b.n	80047d8 <_puts_r+0x3c>
 8004828:	4622      	mov	r2, r4
 800482a:	4628      	mov	r0, r5
 800482c:	f000 f857 	bl	80048de <__swbuf_r>
 8004830:	3001      	adds	r0, #1
 8004832:	d1e7      	bne.n	8004804 <_puts_r+0x68>
 8004834:	e7ce      	b.n	80047d4 <_puts_r+0x38>
 8004836:	3e01      	subs	r6, #1
 8004838:	e7e4      	b.n	8004804 <_puts_r+0x68>
 800483a:	6823      	ldr	r3, [r4, #0]
 800483c:	1c5a      	adds	r2, r3, #1
 800483e:	6022      	str	r2, [r4, #0]
 8004840:	220a      	movs	r2, #10
 8004842:	701a      	strb	r2, [r3, #0]
 8004844:	e7ee      	b.n	8004824 <_puts_r+0x88>
	...

08004848 <puts>:
 8004848:	4b02      	ldr	r3, [pc, #8]	@ (8004854 <puts+0xc>)
 800484a:	4601      	mov	r1, r0
 800484c:	6818      	ldr	r0, [r3, #0]
 800484e:	f7ff bfa5 	b.w	800479c <_puts_r>
 8004852:	bf00      	nop
 8004854:	2000001c 	.word	0x2000001c

08004858 <__sread>:
 8004858:	b510      	push	{r4, lr}
 800485a:	460c      	mov	r4, r1
 800485c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004860:	f000 f8fc 	bl	8004a5c <_read_r>
 8004864:	2800      	cmp	r0, #0
 8004866:	bfab      	itete	ge
 8004868:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800486a:	89a3      	ldrhlt	r3, [r4, #12]
 800486c:	181b      	addge	r3, r3, r0
 800486e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004872:	bfac      	ite	ge
 8004874:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004876:	81a3      	strhlt	r3, [r4, #12]
 8004878:	bd10      	pop	{r4, pc}

0800487a <__swrite>:
 800487a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800487e:	461f      	mov	r7, r3
 8004880:	898b      	ldrh	r3, [r1, #12]
 8004882:	05db      	lsls	r3, r3, #23
 8004884:	4605      	mov	r5, r0
 8004886:	460c      	mov	r4, r1
 8004888:	4616      	mov	r6, r2
 800488a:	d505      	bpl.n	8004898 <__swrite+0x1e>
 800488c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004890:	2302      	movs	r3, #2
 8004892:	2200      	movs	r2, #0
 8004894:	f000 f8d0 	bl	8004a38 <_lseek_r>
 8004898:	89a3      	ldrh	r3, [r4, #12]
 800489a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800489e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048a2:	81a3      	strh	r3, [r4, #12]
 80048a4:	4632      	mov	r2, r6
 80048a6:	463b      	mov	r3, r7
 80048a8:	4628      	mov	r0, r5
 80048aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048ae:	f000 b8e7 	b.w	8004a80 <_write_r>

080048b2 <__sseek>:
 80048b2:	b510      	push	{r4, lr}
 80048b4:	460c      	mov	r4, r1
 80048b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ba:	f000 f8bd 	bl	8004a38 <_lseek_r>
 80048be:	1c43      	adds	r3, r0, #1
 80048c0:	89a3      	ldrh	r3, [r4, #12]
 80048c2:	bf15      	itete	ne
 80048c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048ce:	81a3      	strheq	r3, [r4, #12]
 80048d0:	bf18      	it	ne
 80048d2:	81a3      	strhne	r3, [r4, #12]
 80048d4:	bd10      	pop	{r4, pc}

080048d6 <__sclose>:
 80048d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048da:	f000 b89d 	b.w	8004a18 <_close_r>

080048de <__swbuf_r>:
 80048de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e0:	460e      	mov	r6, r1
 80048e2:	4614      	mov	r4, r2
 80048e4:	4605      	mov	r5, r0
 80048e6:	b118      	cbz	r0, 80048f0 <__swbuf_r+0x12>
 80048e8:	6a03      	ldr	r3, [r0, #32]
 80048ea:	b90b      	cbnz	r3, 80048f0 <__swbuf_r+0x12>
 80048ec:	f7ff ff0e 	bl	800470c <__sinit>
 80048f0:	69a3      	ldr	r3, [r4, #24]
 80048f2:	60a3      	str	r3, [r4, #8]
 80048f4:	89a3      	ldrh	r3, [r4, #12]
 80048f6:	071a      	lsls	r2, r3, #28
 80048f8:	d501      	bpl.n	80048fe <__swbuf_r+0x20>
 80048fa:	6923      	ldr	r3, [r4, #16]
 80048fc:	b943      	cbnz	r3, 8004910 <__swbuf_r+0x32>
 80048fe:	4621      	mov	r1, r4
 8004900:	4628      	mov	r0, r5
 8004902:	f000 f82b 	bl	800495c <__swsetup_r>
 8004906:	b118      	cbz	r0, 8004910 <__swbuf_r+0x32>
 8004908:	f04f 37ff 	mov.w	r7, #4294967295
 800490c:	4638      	mov	r0, r7
 800490e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004910:	6823      	ldr	r3, [r4, #0]
 8004912:	6922      	ldr	r2, [r4, #16]
 8004914:	1a98      	subs	r0, r3, r2
 8004916:	6963      	ldr	r3, [r4, #20]
 8004918:	b2f6      	uxtb	r6, r6
 800491a:	4283      	cmp	r3, r0
 800491c:	4637      	mov	r7, r6
 800491e:	dc05      	bgt.n	800492c <__swbuf_r+0x4e>
 8004920:	4621      	mov	r1, r4
 8004922:	4628      	mov	r0, r5
 8004924:	f000 fd36 	bl	8005394 <_fflush_r>
 8004928:	2800      	cmp	r0, #0
 800492a:	d1ed      	bne.n	8004908 <__swbuf_r+0x2a>
 800492c:	68a3      	ldr	r3, [r4, #8]
 800492e:	3b01      	subs	r3, #1
 8004930:	60a3      	str	r3, [r4, #8]
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	1c5a      	adds	r2, r3, #1
 8004936:	6022      	str	r2, [r4, #0]
 8004938:	701e      	strb	r6, [r3, #0]
 800493a:	6962      	ldr	r2, [r4, #20]
 800493c:	1c43      	adds	r3, r0, #1
 800493e:	429a      	cmp	r2, r3
 8004940:	d004      	beq.n	800494c <__swbuf_r+0x6e>
 8004942:	89a3      	ldrh	r3, [r4, #12]
 8004944:	07db      	lsls	r3, r3, #31
 8004946:	d5e1      	bpl.n	800490c <__swbuf_r+0x2e>
 8004948:	2e0a      	cmp	r6, #10
 800494a:	d1df      	bne.n	800490c <__swbuf_r+0x2e>
 800494c:	4621      	mov	r1, r4
 800494e:	4628      	mov	r0, r5
 8004950:	f000 fd20 	bl	8005394 <_fflush_r>
 8004954:	2800      	cmp	r0, #0
 8004956:	d0d9      	beq.n	800490c <__swbuf_r+0x2e>
 8004958:	e7d6      	b.n	8004908 <__swbuf_r+0x2a>
	...

0800495c <__swsetup_r>:
 800495c:	b538      	push	{r3, r4, r5, lr}
 800495e:	4b29      	ldr	r3, [pc, #164]	@ (8004a04 <__swsetup_r+0xa8>)
 8004960:	4605      	mov	r5, r0
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	460c      	mov	r4, r1
 8004966:	b118      	cbz	r0, 8004970 <__swsetup_r+0x14>
 8004968:	6a03      	ldr	r3, [r0, #32]
 800496a:	b90b      	cbnz	r3, 8004970 <__swsetup_r+0x14>
 800496c:	f7ff fece 	bl	800470c <__sinit>
 8004970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004974:	0719      	lsls	r1, r3, #28
 8004976:	d422      	bmi.n	80049be <__swsetup_r+0x62>
 8004978:	06da      	lsls	r2, r3, #27
 800497a:	d407      	bmi.n	800498c <__swsetup_r+0x30>
 800497c:	2209      	movs	r2, #9
 800497e:	602a      	str	r2, [r5, #0]
 8004980:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004984:	81a3      	strh	r3, [r4, #12]
 8004986:	f04f 30ff 	mov.w	r0, #4294967295
 800498a:	e033      	b.n	80049f4 <__swsetup_r+0x98>
 800498c:	0758      	lsls	r0, r3, #29
 800498e:	d512      	bpl.n	80049b6 <__swsetup_r+0x5a>
 8004990:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004992:	b141      	cbz	r1, 80049a6 <__swsetup_r+0x4a>
 8004994:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004998:	4299      	cmp	r1, r3
 800499a:	d002      	beq.n	80049a2 <__swsetup_r+0x46>
 800499c:	4628      	mov	r0, r5
 800499e:	f000 f8af 	bl	8004b00 <_free_r>
 80049a2:	2300      	movs	r3, #0
 80049a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80049a6:	89a3      	ldrh	r3, [r4, #12]
 80049a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80049ac:	81a3      	strh	r3, [r4, #12]
 80049ae:	2300      	movs	r3, #0
 80049b0:	6063      	str	r3, [r4, #4]
 80049b2:	6923      	ldr	r3, [r4, #16]
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	89a3      	ldrh	r3, [r4, #12]
 80049b8:	f043 0308 	orr.w	r3, r3, #8
 80049bc:	81a3      	strh	r3, [r4, #12]
 80049be:	6923      	ldr	r3, [r4, #16]
 80049c0:	b94b      	cbnz	r3, 80049d6 <__swsetup_r+0x7a>
 80049c2:	89a3      	ldrh	r3, [r4, #12]
 80049c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80049c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049cc:	d003      	beq.n	80049d6 <__swsetup_r+0x7a>
 80049ce:	4621      	mov	r1, r4
 80049d0:	4628      	mov	r0, r5
 80049d2:	f000 fd2d 	bl	8005430 <__smakebuf_r>
 80049d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049da:	f013 0201 	ands.w	r2, r3, #1
 80049de:	d00a      	beq.n	80049f6 <__swsetup_r+0x9a>
 80049e0:	2200      	movs	r2, #0
 80049e2:	60a2      	str	r2, [r4, #8]
 80049e4:	6962      	ldr	r2, [r4, #20]
 80049e6:	4252      	negs	r2, r2
 80049e8:	61a2      	str	r2, [r4, #24]
 80049ea:	6922      	ldr	r2, [r4, #16]
 80049ec:	b942      	cbnz	r2, 8004a00 <__swsetup_r+0xa4>
 80049ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80049f2:	d1c5      	bne.n	8004980 <__swsetup_r+0x24>
 80049f4:	bd38      	pop	{r3, r4, r5, pc}
 80049f6:	0799      	lsls	r1, r3, #30
 80049f8:	bf58      	it	pl
 80049fa:	6962      	ldrpl	r2, [r4, #20]
 80049fc:	60a2      	str	r2, [r4, #8]
 80049fe:	e7f4      	b.n	80049ea <__swsetup_r+0x8e>
 8004a00:	2000      	movs	r0, #0
 8004a02:	e7f7      	b.n	80049f4 <__swsetup_r+0x98>
 8004a04:	2000001c 	.word	0x2000001c

08004a08 <memset>:
 8004a08:	4402      	add	r2, r0
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d100      	bne.n	8004a12 <memset+0xa>
 8004a10:	4770      	bx	lr
 8004a12:	f803 1b01 	strb.w	r1, [r3], #1
 8004a16:	e7f9      	b.n	8004a0c <memset+0x4>

08004a18 <_close_r>:
 8004a18:	b538      	push	{r3, r4, r5, lr}
 8004a1a:	4d06      	ldr	r5, [pc, #24]	@ (8004a34 <_close_r+0x1c>)
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	4604      	mov	r4, r0
 8004a20:	4608      	mov	r0, r1
 8004a22:	602b      	str	r3, [r5, #0]
 8004a24:	f7fb fff5 	bl	8000a12 <_close>
 8004a28:	1c43      	adds	r3, r0, #1
 8004a2a:	d102      	bne.n	8004a32 <_close_r+0x1a>
 8004a2c:	682b      	ldr	r3, [r5, #0]
 8004a2e:	b103      	cbz	r3, 8004a32 <_close_r+0x1a>
 8004a30:	6023      	str	r3, [r4, #0]
 8004a32:	bd38      	pop	{r3, r4, r5, pc}
 8004a34:	20005434 	.word	0x20005434

08004a38 <_lseek_r>:
 8004a38:	b538      	push	{r3, r4, r5, lr}
 8004a3a:	4d07      	ldr	r5, [pc, #28]	@ (8004a58 <_lseek_r+0x20>)
 8004a3c:	4604      	mov	r4, r0
 8004a3e:	4608      	mov	r0, r1
 8004a40:	4611      	mov	r1, r2
 8004a42:	2200      	movs	r2, #0
 8004a44:	602a      	str	r2, [r5, #0]
 8004a46:	461a      	mov	r2, r3
 8004a48:	f7fc f80a 	bl	8000a60 <_lseek>
 8004a4c:	1c43      	adds	r3, r0, #1
 8004a4e:	d102      	bne.n	8004a56 <_lseek_r+0x1e>
 8004a50:	682b      	ldr	r3, [r5, #0]
 8004a52:	b103      	cbz	r3, 8004a56 <_lseek_r+0x1e>
 8004a54:	6023      	str	r3, [r4, #0]
 8004a56:	bd38      	pop	{r3, r4, r5, pc}
 8004a58:	20005434 	.word	0x20005434

08004a5c <_read_r>:
 8004a5c:	b538      	push	{r3, r4, r5, lr}
 8004a5e:	4d07      	ldr	r5, [pc, #28]	@ (8004a7c <_read_r+0x20>)
 8004a60:	4604      	mov	r4, r0
 8004a62:	4608      	mov	r0, r1
 8004a64:	4611      	mov	r1, r2
 8004a66:	2200      	movs	r2, #0
 8004a68:	602a      	str	r2, [r5, #0]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f7fb ff98 	bl	80009a0 <_read>
 8004a70:	1c43      	adds	r3, r0, #1
 8004a72:	d102      	bne.n	8004a7a <_read_r+0x1e>
 8004a74:	682b      	ldr	r3, [r5, #0]
 8004a76:	b103      	cbz	r3, 8004a7a <_read_r+0x1e>
 8004a78:	6023      	str	r3, [r4, #0]
 8004a7a:	bd38      	pop	{r3, r4, r5, pc}
 8004a7c:	20005434 	.word	0x20005434

08004a80 <_write_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	4d07      	ldr	r5, [pc, #28]	@ (8004aa0 <_write_r+0x20>)
 8004a84:	4604      	mov	r4, r0
 8004a86:	4608      	mov	r0, r1
 8004a88:	4611      	mov	r1, r2
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	602a      	str	r2, [r5, #0]
 8004a8e:	461a      	mov	r2, r3
 8004a90:	f7fb ffa3 	bl	80009da <_write>
 8004a94:	1c43      	adds	r3, r0, #1
 8004a96:	d102      	bne.n	8004a9e <_write_r+0x1e>
 8004a98:	682b      	ldr	r3, [r5, #0]
 8004a9a:	b103      	cbz	r3, 8004a9e <_write_r+0x1e>
 8004a9c:	6023      	str	r3, [r4, #0]
 8004a9e:	bd38      	pop	{r3, r4, r5, pc}
 8004aa0:	20005434 	.word	0x20005434

08004aa4 <__errno>:
 8004aa4:	4b01      	ldr	r3, [pc, #4]	@ (8004aac <__errno+0x8>)
 8004aa6:	6818      	ldr	r0, [r3, #0]
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	2000001c 	.word	0x2000001c

08004ab0 <__libc_init_array>:
 8004ab0:	b570      	push	{r4, r5, r6, lr}
 8004ab2:	4d0d      	ldr	r5, [pc, #52]	@ (8004ae8 <__libc_init_array+0x38>)
 8004ab4:	4c0d      	ldr	r4, [pc, #52]	@ (8004aec <__libc_init_array+0x3c>)
 8004ab6:	1b64      	subs	r4, r4, r5
 8004ab8:	10a4      	asrs	r4, r4, #2
 8004aba:	2600      	movs	r6, #0
 8004abc:	42a6      	cmp	r6, r4
 8004abe:	d109      	bne.n	8004ad4 <__libc_init_array+0x24>
 8004ac0:	4d0b      	ldr	r5, [pc, #44]	@ (8004af0 <__libc_init_array+0x40>)
 8004ac2:	4c0c      	ldr	r4, [pc, #48]	@ (8004af4 <__libc_init_array+0x44>)
 8004ac4:	f000 fd22 	bl	800550c <_init>
 8004ac8:	1b64      	subs	r4, r4, r5
 8004aca:	10a4      	asrs	r4, r4, #2
 8004acc:	2600      	movs	r6, #0
 8004ace:	42a6      	cmp	r6, r4
 8004ad0:	d105      	bne.n	8004ade <__libc_init_array+0x2e>
 8004ad2:	bd70      	pop	{r4, r5, r6, pc}
 8004ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad8:	4798      	blx	r3
 8004ada:	3601      	adds	r6, #1
 8004adc:	e7ee      	b.n	8004abc <__libc_init_array+0xc>
 8004ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ae2:	4798      	blx	r3
 8004ae4:	3601      	adds	r6, #1
 8004ae6:	e7f2      	b.n	8004ace <__libc_init_array+0x1e>
 8004ae8:	08005718 	.word	0x08005718
 8004aec:	08005718 	.word	0x08005718
 8004af0:	08005718 	.word	0x08005718
 8004af4:	0800571c 	.word	0x0800571c

08004af8 <__retarget_lock_init_recursive>:
 8004af8:	4770      	bx	lr

08004afa <__retarget_lock_acquire_recursive>:
 8004afa:	4770      	bx	lr

08004afc <__retarget_lock_release_recursive>:
 8004afc:	4770      	bx	lr
	...

08004b00 <_free_r>:
 8004b00:	b538      	push	{r3, r4, r5, lr}
 8004b02:	4605      	mov	r5, r0
 8004b04:	2900      	cmp	r1, #0
 8004b06:	d041      	beq.n	8004b8c <_free_r+0x8c>
 8004b08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b0c:	1f0c      	subs	r4, r1, #4
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	bfb8      	it	lt
 8004b12:	18e4      	addlt	r4, r4, r3
 8004b14:	f000 f8e0 	bl	8004cd8 <__malloc_lock>
 8004b18:	4a1d      	ldr	r2, [pc, #116]	@ (8004b90 <_free_r+0x90>)
 8004b1a:	6813      	ldr	r3, [r2, #0]
 8004b1c:	b933      	cbnz	r3, 8004b2c <_free_r+0x2c>
 8004b1e:	6063      	str	r3, [r4, #4]
 8004b20:	6014      	str	r4, [r2, #0]
 8004b22:	4628      	mov	r0, r5
 8004b24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b28:	f000 b8dc 	b.w	8004ce4 <__malloc_unlock>
 8004b2c:	42a3      	cmp	r3, r4
 8004b2e:	d908      	bls.n	8004b42 <_free_r+0x42>
 8004b30:	6820      	ldr	r0, [r4, #0]
 8004b32:	1821      	adds	r1, r4, r0
 8004b34:	428b      	cmp	r3, r1
 8004b36:	bf01      	itttt	eq
 8004b38:	6819      	ldreq	r1, [r3, #0]
 8004b3a:	685b      	ldreq	r3, [r3, #4]
 8004b3c:	1809      	addeq	r1, r1, r0
 8004b3e:	6021      	streq	r1, [r4, #0]
 8004b40:	e7ed      	b.n	8004b1e <_free_r+0x1e>
 8004b42:	461a      	mov	r2, r3
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	b10b      	cbz	r3, 8004b4c <_free_r+0x4c>
 8004b48:	42a3      	cmp	r3, r4
 8004b4a:	d9fa      	bls.n	8004b42 <_free_r+0x42>
 8004b4c:	6811      	ldr	r1, [r2, #0]
 8004b4e:	1850      	adds	r0, r2, r1
 8004b50:	42a0      	cmp	r0, r4
 8004b52:	d10b      	bne.n	8004b6c <_free_r+0x6c>
 8004b54:	6820      	ldr	r0, [r4, #0]
 8004b56:	4401      	add	r1, r0
 8004b58:	1850      	adds	r0, r2, r1
 8004b5a:	4283      	cmp	r3, r0
 8004b5c:	6011      	str	r1, [r2, #0]
 8004b5e:	d1e0      	bne.n	8004b22 <_free_r+0x22>
 8004b60:	6818      	ldr	r0, [r3, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	6053      	str	r3, [r2, #4]
 8004b66:	4408      	add	r0, r1
 8004b68:	6010      	str	r0, [r2, #0]
 8004b6a:	e7da      	b.n	8004b22 <_free_r+0x22>
 8004b6c:	d902      	bls.n	8004b74 <_free_r+0x74>
 8004b6e:	230c      	movs	r3, #12
 8004b70:	602b      	str	r3, [r5, #0]
 8004b72:	e7d6      	b.n	8004b22 <_free_r+0x22>
 8004b74:	6820      	ldr	r0, [r4, #0]
 8004b76:	1821      	adds	r1, r4, r0
 8004b78:	428b      	cmp	r3, r1
 8004b7a:	bf04      	itt	eq
 8004b7c:	6819      	ldreq	r1, [r3, #0]
 8004b7e:	685b      	ldreq	r3, [r3, #4]
 8004b80:	6063      	str	r3, [r4, #4]
 8004b82:	bf04      	itt	eq
 8004b84:	1809      	addeq	r1, r1, r0
 8004b86:	6021      	streq	r1, [r4, #0]
 8004b88:	6054      	str	r4, [r2, #4]
 8004b8a:	e7ca      	b.n	8004b22 <_free_r+0x22>
 8004b8c:	bd38      	pop	{r3, r4, r5, pc}
 8004b8e:	bf00      	nop
 8004b90:	20005440 	.word	0x20005440

08004b94 <sbrk_aligned>:
 8004b94:	b570      	push	{r4, r5, r6, lr}
 8004b96:	4e0f      	ldr	r6, [pc, #60]	@ (8004bd4 <sbrk_aligned+0x40>)
 8004b98:	460c      	mov	r4, r1
 8004b9a:	6831      	ldr	r1, [r6, #0]
 8004b9c:	4605      	mov	r5, r0
 8004b9e:	b911      	cbnz	r1, 8004ba6 <sbrk_aligned+0x12>
 8004ba0:	f000 fca4 	bl	80054ec <_sbrk_r>
 8004ba4:	6030      	str	r0, [r6, #0]
 8004ba6:	4621      	mov	r1, r4
 8004ba8:	4628      	mov	r0, r5
 8004baa:	f000 fc9f 	bl	80054ec <_sbrk_r>
 8004bae:	1c43      	adds	r3, r0, #1
 8004bb0:	d103      	bne.n	8004bba <sbrk_aligned+0x26>
 8004bb2:	f04f 34ff 	mov.w	r4, #4294967295
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	bd70      	pop	{r4, r5, r6, pc}
 8004bba:	1cc4      	adds	r4, r0, #3
 8004bbc:	f024 0403 	bic.w	r4, r4, #3
 8004bc0:	42a0      	cmp	r0, r4
 8004bc2:	d0f8      	beq.n	8004bb6 <sbrk_aligned+0x22>
 8004bc4:	1a21      	subs	r1, r4, r0
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	f000 fc90 	bl	80054ec <_sbrk_r>
 8004bcc:	3001      	adds	r0, #1
 8004bce:	d1f2      	bne.n	8004bb6 <sbrk_aligned+0x22>
 8004bd0:	e7ef      	b.n	8004bb2 <sbrk_aligned+0x1e>
 8004bd2:	bf00      	nop
 8004bd4:	2000543c 	.word	0x2000543c

08004bd8 <_malloc_r>:
 8004bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bdc:	1ccd      	adds	r5, r1, #3
 8004bde:	f025 0503 	bic.w	r5, r5, #3
 8004be2:	3508      	adds	r5, #8
 8004be4:	2d0c      	cmp	r5, #12
 8004be6:	bf38      	it	cc
 8004be8:	250c      	movcc	r5, #12
 8004bea:	2d00      	cmp	r5, #0
 8004bec:	4606      	mov	r6, r0
 8004bee:	db01      	blt.n	8004bf4 <_malloc_r+0x1c>
 8004bf0:	42a9      	cmp	r1, r5
 8004bf2:	d904      	bls.n	8004bfe <_malloc_r+0x26>
 8004bf4:	230c      	movs	r3, #12
 8004bf6:	6033      	str	r3, [r6, #0]
 8004bf8:	2000      	movs	r0, #0
 8004bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004cd4 <_malloc_r+0xfc>
 8004c02:	f000 f869 	bl	8004cd8 <__malloc_lock>
 8004c06:	f8d8 3000 	ldr.w	r3, [r8]
 8004c0a:	461c      	mov	r4, r3
 8004c0c:	bb44      	cbnz	r4, 8004c60 <_malloc_r+0x88>
 8004c0e:	4629      	mov	r1, r5
 8004c10:	4630      	mov	r0, r6
 8004c12:	f7ff ffbf 	bl	8004b94 <sbrk_aligned>
 8004c16:	1c43      	adds	r3, r0, #1
 8004c18:	4604      	mov	r4, r0
 8004c1a:	d158      	bne.n	8004cce <_malloc_r+0xf6>
 8004c1c:	f8d8 4000 	ldr.w	r4, [r8]
 8004c20:	4627      	mov	r7, r4
 8004c22:	2f00      	cmp	r7, #0
 8004c24:	d143      	bne.n	8004cae <_malloc_r+0xd6>
 8004c26:	2c00      	cmp	r4, #0
 8004c28:	d04b      	beq.n	8004cc2 <_malloc_r+0xea>
 8004c2a:	6823      	ldr	r3, [r4, #0]
 8004c2c:	4639      	mov	r1, r7
 8004c2e:	4630      	mov	r0, r6
 8004c30:	eb04 0903 	add.w	r9, r4, r3
 8004c34:	f000 fc5a 	bl	80054ec <_sbrk_r>
 8004c38:	4581      	cmp	r9, r0
 8004c3a:	d142      	bne.n	8004cc2 <_malloc_r+0xea>
 8004c3c:	6821      	ldr	r1, [r4, #0]
 8004c3e:	1a6d      	subs	r5, r5, r1
 8004c40:	4629      	mov	r1, r5
 8004c42:	4630      	mov	r0, r6
 8004c44:	f7ff ffa6 	bl	8004b94 <sbrk_aligned>
 8004c48:	3001      	adds	r0, #1
 8004c4a:	d03a      	beq.n	8004cc2 <_malloc_r+0xea>
 8004c4c:	6823      	ldr	r3, [r4, #0]
 8004c4e:	442b      	add	r3, r5
 8004c50:	6023      	str	r3, [r4, #0]
 8004c52:	f8d8 3000 	ldr.w	r3, [r8]
 8004c56:	685a      	ldr	r2, [r3, #4]
 8004c58:	bb62      	cbnz	r2, 8004cb4 <_malloc_r+0xdc>
 8004c5a:	f8c8 7000 	str.w	r7, [r8]
 8004c5e:	e00f      	b.n	8004c80 <_malloc_r+0xa8>
 8004c60:	6822      	ldr	r2, [r4, #0]
 8004c62:	1b52      	subs	r2, r2, r5
 8004c64:	d420      	bmi.n	8004ca8 <_malloc_r+0xd0>
 8004c66:	2a0b      	cmp	r2, #11
 8004c68:	d917      	bls.n	8004c9a <_malloc_r+0xc2>
 8004c6a:	1961      	adds	r1, r4, r5
 8004c6c:	42a3      	cmp	r3, r4
 8004c6e:	6025      	str	r5, [r4, #0]
 8004c70:	bf18      	it	ne
 8004c72:	6059      	strne	r1, [r3, #4]
 8004c74:	6863      	ldr	r3, [r4, #4]
 8004c76:	bf08      	it	eq
 8004c78:	f8c8 1000 	streq.w	r1, [r8]
 8004c7c:	5162      	str	r2, [r4, r5]
 8004c7e:	604b      	str	r3, [r1, #4]
 8004c80:	4630      	mov	r0, r6
 8004c82:	f000 f82f 	bl	8004ce4 <__malloc_unlock>
 8004c86:	f104 000b 	add.w	r0, r4, #11
 8004c8a:	1d23      	adds	r3, r4, #4
 8004c8c:	f020 0007 	bic.w	r0, r0, #7
 8004c90:	1ac2      	subs	r2, r0, r3
 8004c92:	bf1c      	itt	ne
 8004c94:	1a1b      	subne	r3, r3, r0
 8004c96:	50a3      	strne	r3, [r4, r2]
 8004c98:	e7af      	b.n	8004bfa <_malloc_r+0x22>
 8004c9a:	6862      	ldr	r2, [r4, #4]
 8004c9c:	42a3      	cmp	r3, r4
 8004c9e:	bf0c      	ite	eq
 8004ca0:	f8c8 2000 	streq.w	r2, [r8]
 8004ca4:	605a      	strne	r2, [r3, #4]
 8004ca6:	e7eb      	b.n	8004c80 <_malloc_r+0xa8>
 8004ca8:	4623      	mov	r3, r4
 8004caa:	6864      	ldr	r4, [r4, #4]
 8004cac:	e7ae      	b.n	8004c0c <_malloc_r+0x34>
 8004cae:	463c      	mov	r4, r7
 8004cb0:	687f      	ldr	r7, [r7, #4]
 8004cb2:	e7b6      	b.n	8004c22 <_malloc_r+0x4a>
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	42a3      	cmp	r3, r4
 8004cba:	d1fb      	bne.n	8004cb4 <_malloc_r+0xdc>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	6053      	str	r3, [r2, #4]
 8004cc0:	e7de      	b.n	8004c80 <_malloc_r+0xa8>
 8004cc2:	230c      	movs	r3, #12
 8004cc4:	6033      	str	r3, [r6, #0]
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	f000 f80c 	bl	8004ce4 <__malloc_unlock>
 8004ccc:	e794      	b.n	8004bf8 <_malloc_r+0x20>
 8004cce:	6005      	str	r5, [r0, #0]
 8004cd0:	e7d6      	b.n	8004c80 <_malloc_r+0xa8>
 8004cd2:	bf00      	nop
 8004cd4:	20005440 	.word	0x20005440

08004cd8 <__malloc_lock>:
 8004cd8:	4801      	ldr	r0, [pc, #4]	@ (8004ce0 <__malloc_lock+0x8>)
 8004cda:	f7ff bf0e 	b.w	8004afa <__retarget_lock_acquire_recursive>
 8004cde:	bf00      	nop
 8004ce0:	20005438 	.word	0x20005438

08004ce4 <__malloc_unlock>:
 8004ce4:	4801      	ldr	r0, [pc, #4]	@ (8004cec <__malloc_unlock+0x8>)
 8004ce6:	f7ff bf09 	b.w	8004afc <__retarget_lock_release_recursive>
 8004cea:	bf00      	nop
 8004cec:	20005438 	.word	0x20005438

08004cf0 <__sfputc_r>:
 8004cf0:	6893      	ldr	r3, [r2, #8]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	b410      	push	{r4}
 8004cf8:	6093      	str	r3, [r2, #8]
 8004cfa:	da08      	bge.n	8004d0e <__sfputc_r+0x1e>
 8004cfc:	6994      	ldr	r4, [r2, #24]
 8004cfe:	42a3      	cmp	r3, r4
 8004d00:	db01      	blt.n	8004d06 <__sfputc_r+0x16>
 8004d02:	290a      	cmp	r1, #10
 8004d04:	d103      	bne.n	8004d0e <__sfputc_r+0x1e>
 8004d06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d0a:	f7ff bde8 	b.w	80048de <__swbuf_r>
 8004d0e:	6813      	ldr	r3, [r2, #0]
 8004d10:	1c58      	adds	r0, r3, #1
 8004d12:	6010      	str	r0, [r2, #0]
 8004d14:	7019      	strb	r1, [r3, #0]
 8004d16:	4608      	mov	r0, r1
 8004d18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <__sfputs_r>:
 8004d1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d20:	4606      	mov	r6, r0
 8004d22:	460f      	mov	r7, r1
 8004d24:	4614      	mov	r4, r2
 8004d26:	18d5      	adds	r5, r2, r3
 8004d28:	42ac      	cmp	r4, r5
 8004d2a:	d101      	bne.n	8004d30 <__sfputs_r+0x12>
 8004d2c:	2000      	movs	r0, #0
 8004d2e:	e007      	b.n	8004d40 <__sfputs_r+0x22>
 8004d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d34:	463a      	mov	r2, r7
 8004d36:	4630      	mov	r0, r6
 8004d38:	f7ff ffda 	bl	8004cf0 <__sfputc_r>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d1f3      	bne.n	8004d28 <__sfputs_r+0xa>
 8004d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d44 <_vfiprintf_r>:
 8004d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d48:	460d      	mov	r5, r1
 8004d4a:	b09d      	sub	sp, #116	@ 0x74
 8004d4c:	4614      	mov	r4, r2
 8004d4e:	4698      	mov	r8, r3
 8004d50:	4606      	mov	r6, r0
 8004d52:	b118      	cbz	r0, 8004d5c <_vfiprintf_r+0x18>
 8004d54:	6a03      	ldr	r3, [r0, #32]
 8004d56:	b90b      	cbnz	r3, 8004d5c <_vfiprintf_r+0x18>
 8004d58:	f7ff fcd8 	bl	800470c <__sinit>
 8004d5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d5e:	07d9      	lsls	r1, r3, #31
 8004d60:	d405      	bmi.n	8004d6e <_vfiprintf_r+0x2a>
 8004d62:	89ab      	ldrh	r3, [r5, #12]
 8004d64:	059a      	lsls	r2, r3, #22
 8004d66:	d402      	bmi.n	8004d6e <_vfiprintf_r+0x2a>
 8004d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d6a:	f7ff fec6 	bl	8004afa <__retarget_lock_acquire_recursive>
 8004d6e:	89ab      	ldrh	r3, [r5, #12]
 8004d70:	071b      	lsls	r3, r3, #28
 8004d72:	d501      	bpl.n	8004d78 <_vfiprintf_r+0x34>
 8004d74:	692b      	ldr	r3, [r5, #16]
 8004d76:	b99b      	cbnz	r3, 8004da0 <_vfiprintf_r+0x5c>
 8004d78:	4629      	mov	r1, r5
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	f7ff fdee 	bl	800495c <__swsetup_r>
 8004d80:	b170      	cbz	r0, 8004da0 <_vfiprintf_r+0x5c>
 8004d82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d84:	07dc      	lsls	r4, r3, #31
 8004d86:	d504      	bpl.n	8004d92 <_vfiprintf_r+0x4e>
 8004d88:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8c:	b01d      	add	sp, #116	@ 0x74
 8004d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d92:	89ab      	ldrh	r3, [r5, #12]
 8004d94:	0598      	lsls	r0, r3, #22
 8004d96:	d4f7      	bmi.n	8004d88 <_vfiprintf_r+0x44>
 8004d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d9a:	f7ff feaf 	bl	8004afc <__retarget_lock_release_recursive>
 8004d9e:	e7f3      	b.n	8004d88 <_vfiprintf_r+0x44>
 8004da0:	2300      	movs	r3, #0
 8004da2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004da4:	2320      	movs	r3, #32
 8004da6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004daa:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dae:	2330      	movs	r3, #48	@ 0x30
 8004db0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004f60 <_vfiprintf_r+0x21c>
 8004db4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004db8:	f04f 0901 	mov.w	r9, #1
 8004dbc:	4623      	mov	r3, r4
 8004dbe:	469a      	mov	sl, r3
 8004dc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dc4:	b10a      	cbz	r2, 8004dca <_vfiprintf_r+0x86>
 8004dc6:	2a25      	cmp	r2, #37	@ 0x25
 8004dc8:	d1f9      	bne.n	8004dbe <_vfiprintf_r+0x7a>
 8004dca:	ebba 0b04 	subs.w	fp, sl, r4
 8004dce:	d00b      	beq.n	8004de8 <_vfiprintf_r+0xa4>
 8004dd0:	465b      	mov	r3, fp
 8004dd2:	4622      	mov	r2, r4
 8004dd4:	4629      	mov	r1, r5
 8004dd6:	4630      	mov	r0, r6
 8004dd8:	f7ff ffa1 	bl	8004d1e <__sfputs_r>
 8004ddc:	3001      	adds	r0, #1
 8004dde:	f000 80a7 	beq.w	8004f30 <_vfiprintf_r+0x1ec>
 8004de2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004de4:	445a      	add	r2, fp
 8004de6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004de8:	f89a 3000 	ldrb.w	r3, [sl]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f000 809f 	beq.w	8004f30 <_vfiprintf_r+0x1ec>
 8004df2:	2300      	movs	r3, #0
 8004df4:	f04f 32ff 	mov.w	r2, #4294967295
 8004df8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004dfc:	f10a 0a01 	add.w	sl, sl, #1
 8004e00:	9304      	str	r3, [sp, #16]
 8004e02:	9307      	str	r3, [sp, #28]
 8004e04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e08:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e0a:	4654      	mov	r4, sl
 8004e0c:	2205      	movs	r2, #5
 8004e0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e12:	4853      	ldr	r0, [pc, #332]	@ (8004f60 <_vfiprintf_r+0x21c>)
 8004e14:	f7fb fa04 	bl	8000220 <memchr>
 8004e18:	9a04      	ldr	r2, [sp, #16]
 8004e1a:	b9d8      	cbnz	r0, 8004e54 <_vfiprintf_r+0x110>
 8004e1c:	06d1      	lsls	r1, r2, #27
 8004e1e:	bf44      	itt	mi
 8004e20:	2320      	movmi	r3, #32
 8004e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e26:	0713      	lsls	r3, r2, #28
 8004e28:	bf44      	itt	mi
 8004e2a:	232b      	movmi	r3, #43	@ 0x2b
 8004e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e30:	f89a 3000 	ldrb.w	r3, [sl]
 8004e34:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e36:	d015      	beq.n	8004e64 <_vfiprintf_r+0x120>
 8004e38:	9a07      	ldr	r2, [sp, #28]
 8004e3a:	4654      	mov	r4, sl
 8004e3c:	2000      	movs	r0, #0
 8004e3e:	f04f 0c0a 	mov.w	ip, #10
 8004e42:	4621      	mov	r1, r4
 8004e44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e48:	3b30      	subs	r3, #48	@ 0x30
 8004e4a:	2b09      	cmp	r3, #9
 8004e4c:	d94b      	bls.n	8004ee6 <_vfiprintf_r+0x1a2>
 8004e4e:	b1b0      	cbz	r0, 8004e7e <_vfiprintf_r+0x13a>
 8004e50:	9207      	str	r2, [sp, #28]
 8004e52:	e014      	b.n	8004e7e <_vfiprintf_r+0x13a>
 8004e54:	eba0 0308 	sub.w	r3, r0, r8
 8004e58:	fa09 f303 	lsl.w	r3, r9, r3
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	9304      	str	r3, [sp, #16]
 8004e60:	46a2      	mov	sl, r4
 8004e62:	e7d2      	b.n	8004e0a <_vfiprintf_r+0xc6>
 8004e64:	9b03      	ldr	r3, [sp, #12]
 8004e66:	1d19      	adds	r1, r3, #4
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	9103      	str	r1, [sp, #12]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	bfbb      	ittet	lt
 8004e70:	425b      	neglt	r3, r3
 8004e72:	f042 0202 	orrlt.w	r2, r2, #2
 8004e76:	9307      	strge	r3, [sp, #28]
 8004e78:	9307      	strlt	r3, [sp, #28]
 8004e7a:	bfb8      	it	lt
 8004e7c:	9204      	strlt	r2, [sp, #16]
 8004e7e:	7823      	ldrb	r3, [r4, #0]
 8004e80:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e82:	d10a      	bne.n	8004e9a <_vfiprintf_r+0x156>
 8004e84:	7863      	ldrb	r3, [r4, #1]
 8004e86:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e88:	d132      	bne.n	8004ef0 <_vfiprintf_r+0x1ac>
 8004e8a:	9b03      	ldr	r3, [sp, #12]
 8004e8c:	1d1a      	adds	r2, r3, #4
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	9203      	str	r2, [sp, #12]
 8004e92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e96:	3402      	adds	r4, #2
 8004e98:	9305      	str	r3, [sp, #20]
 8004e9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004f70 <_vfiprintf_r+0x22c>
 8004e9e:	7821      	ldrb	r1, [r4, #0]
 8004ea0:	2203      	movs	r2, #3
 8004ea2:	4650      	mov	r0, sl
 8004ea4:	f7fb f9bc 	bl	8000220 <memchr>
 8004ea8:	b138      	cbz	r0, 8004eba <_vfiprintf_r+0x176>
 8004eaa:	9b04      	ldr	r3, [sp, #16]
 8004eac:	eba0 000a 	sub.w	r0, r0, sl
 8004eb0:	2240      	movs	r2, #64	@ 0x40
 8004eb2:	4082      	lsls	r2, r0
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	3401      	adds	r4, #1
 8004eb8:	9304      	str	r3, [sp, #16]
 8004eba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ebe:	4829      	ldr	r0, [pc, #164]	@ (8004f64 <_vfiprintf_r+0x220>)
 8004ec0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ec4:	2206      	movs	r2, #6
 8004ec6:	f7fb f9ab 	bl	8000220 <memchr>
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	d03f      	beq.n	8004f4e <_vfiprintf_r+0x20a>
 8004ece:	4b26      	ldr	r3, [pc, #152]	@ (8004f68 <_vfiprintf_r+0x224>)
 8004ed0:	bb1b      	cbnz	r3, 8004f1a <_vfiprintf_r+0x1d6>
 8004ed2:	9b03      	ldr	r3, [sp, #12]
 8004ed4:	3307      	adds	r3, #7
 8004ed6:	f023 0307 	bic.w	r3, r3, #7
 8004eda:	3308      	adds	r3, #8
 8004edc:	9303      	str	r3, [sp, #12]
 8004ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ee0:	443b      	add	r3, r7
 8004ee2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ee4:	e76a      	b.n	8004dbc <_vfiprintf_r+0x78>
 8004ee6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004eea:	460c      	mov	r4, r1
 8004eec:	2001      	movs	r0, #1
 8004eee:	e7a8      	b.n	8004e42 <_vfiprintf_r+0xfe>
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	3401      	adds	r4, #1
 8004ef4:	9305      	str	r3, [sp, #20]
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	f04f 0c0a 	mov.w	ip, #10
 8004efc:	4620      	mov	r0, r4
 8004efe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f02:	3a30      	subs	r2, #48	@ 0x30
 8004f04:	2a09      	cmp	r2, #9
 8004f06:	d903      	bls.n	8004f10 <_vfiprintf_r+0x1cc>
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0c6      	beq.n	8004e9a <_vfiprintf_r+0x156>
 8004f0c:	9105      	str	r1, [sp, #20]
 8004f0e:	e7c4      	b.n	8004e9a <_vfiprintf_r+0x156>
 8004f10:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f14:	4604      	mov	r4, r0
 8004f16:	2301      	movs	r3, #1
 8004f18:	e7f0      	b.n	8004efc <_vfiprintf_r+0x1b8>
 8004f1a:	ab03      	add	r3, sp, #12
 8004f1c:	9300      	str	r3, [sp, #0]
 8004f1e:	462a      	mov	r2, r5
 8004f20:	4b12      	ldr	r3, [pc, #72]	@ (8004f6c <_vfiprintf_r+0x228>)
 8004f22:	a904      	add	r1, sp, #16
 8004f24:	4630      	mov	r0, r6
 8004f26:	f3af 8000 	nop.w
 8004f2a:	4607      	mov	r7, r0
 8004f2c:	1c78      	adds	r0, r7, #1
 8004f2e:	d1d6      	bne.n	8004ede <_vfiprintf_r+0x19a>
 8004f30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f32:	07d9      	lsls	r1, r3, #31
 8004f34:	d405      	bmi.n	8004f42 <_vfiprintf_r+0x1fe>
 8004f36:	89ab      	ldrh	r3, [r5, #12]
 8004f38:	059a      	lsls	r2, r3, #22
 8004f3a:	d402      	bmi.n	8004f42 <_vfiprintf_r+0x1fe>
 8004f3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f3e:	f7ff fddd 	bl	8004afc <__retarget_lock_release_recursive>
 8004f42:	89ab      	ldrh	r3, [r5, #12]
 8004f44:	065b      	lsls	r3, r3, #25
 8004f46:	f53f af1f 	bmi.w	8004d88 <_vfiprintf_r+0x44>
 8004f4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f4c:	e71e      	b.n	8004d8c <_vfiprintf_r+0x48>
 8004f4e:	ab03      	add	r3, sp, #12
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	462a      	mov	r2, r5
 8004f54:	4b05      	ldr	r3, [pc, #20]	@ (8004f6c <_vfiprintf_r+0x228>)
 8004f56:	a904      	add	r1, sp, #16
 8004f58:	4630      	mov	r0, r6
 8004f5a:	f000 f879 	bl	8005050 <_printf_i>
 8004f5e:	e7e4      	b.n	8004f2a <_vfiprintf_r+0x1e6>
 8004f60:	080056dc 	.word	0x080056dc
 8004f64:	080056e6 	.word	0x080056e6
 8004f68:	00000000 	.word	0x00000000
 8004f6c:	08004d1f 	.word	0x08004d1f
 8004f70:	080056e2 	.word	0x080056e2

08004f74 <_printf_common>:
 8004f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f78:	4616      	mov	r6, r2
 8004f7a:	4698      	mov	r8, r3
 8004f7c:	688a      	ldr	r2, [r1, #8]
 8004f7e:	690b      	ldr	r3, [r1, #16]
 8004f80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f84:	4293      	cmp	r3, r2
 8004f86:	bfb8      	it	lt
 8004f88:	4613      	movlt	r3, r2
 8004f8a:	6033      	str	r3, [r6, #0]
 8004f8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f90:	4607      	mov	r7, r0
 8004f92:	460c      	mov	r4, r1
 8004f94:	b10a      	cbz	r2, 8004f9a <_printf_common+0x26>
 8004f96:	3301      	adds	r3, #1
 8004f98:	6033      	str	r3, [r6, #0]
 8004f9a:	6823      	ldr	r3, [r4, #0]
 8004f9c:	0699      	lsls	r1, r3, #26
 8004f9e:	bf42      	ittt	mi
 8004fa0:	6833      	ldrmi	r3, [r6, #0]
 8004fa2:	3302      	addmi	r3, #2
 8004fa4:	6033      	strmi	r3, [r6, #0]
 8004fa6:	6825      	ldr	r5, [r4, #0]
 8004fa8:	f015 0506 	ands.w	r5, r5, #6
 8004fac:	d106      	bne.n	8004fbc <_printf_common+0x48>
 8004fae:	f104 0a19 	add.w	sl, r4, #25
 8004fb2:	68e3      	ldr	r3, [r4, #12]
 8004fb4:	6832      	ldr	r2, [r6, #0]
 8004fb6:	1a9b      	subs	r3, r3, r2
 8004fb8:	42ab      	cmp	r3, r5
 8004fba:	dc26      	bgt.n	800500a <_printf_common+0x96>
 8004fbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004fc0:	6822      	ldr	r2, [r4, #0]
 8004fc2:	3b00      	subs	r3, #0
 8004fc4:	bf18      	it	ne
 8004fc6:	2301      	movne	r3, #1
 8004fc8:	0692      	lsls	r2, r2, #26
 8004fca:	d42b      	bmi.n	8005024 <_printf_common+0xb0>
 8004fcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004fd0:	4641      	mov	r1, r8
 8004fd2:	4638      	mov	r0, r7
 8004fd4:	47c8      	blx	r9
 8004fd6:	3001      	adds	r0, #1
 8004fd8:	d01e      	beq.n	8005018 <_printf_common+0xa4>
 8004fda:	6823      	ldr	r3, [r4, #0]
 8004fdc:	6922      	ldr	r2, [r4, #16]
 8004fde:	f003 0306 	and.w	r3, r3, #6
 8004fe2:	2b04      	cmp	r3, #4
 8004fe4:	bf02      	ittt	eq
 8004fe6:	68e5      	ldreq	r5, [r4, #12]
 8004fe8:	6833      	ldreq	r3, [r6, #0]
 8004fea:	1aed      	subeq	r5, r5, r3
 8004fec:	68a3      	ldr	r3, [r4, #8]
 8004fee:	bf0c      	ite	eq
 8004ff0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ff4:	2500      	movne	r5, #0
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	bfc4      	itt	gt
 8004ffa:	1a9b      	subgt	r3, r3, r2
 8004ffc:	18ed      	addgt	r5, r5, r3
 8004ffe:	2600      	movs	r6, #0
 8005000:	341a      	adds	r4, #26
 8005002:	42b5      	cmp	r5, r6
 8005004:	d11a      	bne.n	800503c <_printf_common+0xc8>
 8005006:	2000      	movs	r0, #0
 8005008:	e008      	b.n	800501c <_printf_common+0xa8>
 800500a:	2301      	movs	r3, #1
 800500c:	4652      	mov	r2, sl
 800500e:	4641      	mov	r1, r8
 8005010:	4638      	mov	r0, r7
 8005012:	47c8      	blx	r9
 8005014:	3001      	adds	r0, #1
 8005016:	d103      	bne.n	8005020 <_printf_common+0xac>
 8005018:	f04f 30ff 	mov.w	r0, #4294967295
 800501c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005020:	3501      	adds	r5, #1
 8005022:	e7c6      	b.n	8004fb2 <_printf_common+0x3e>
 8005024:	18e1      	adds	r1, r4, r3
 8005026:	1c5a      	adds	r2, r3, #1
 8005028:	2030      	movs	r0, #48	@ 0x30
 800502a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800502e:	4422      	add	r2, r4
 8005030:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005034:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005038:	3302      	adds	r3, #2
 800503a:	e7c7      	b.n	8004fcc <_printf_common+0x58>
 800503c:	2301      	movs	r3, #1
 800503e:	4622      	mov	r2, r4
 8005040:	4641      	mov	r1, r8
 8005042:	4638      	mov	r0, r7
 8005044:	47c8      	blx	r9
 8005046:	3001      	adds	r0, #1
 8005048:	d0e6      	beq.n	8005018 <_printf_common+0xa4>
 800504a:	3601      	adds	r6, #1
 800504c:	e7d9      	b.n	8005002 <_printf_common+0x8e>
	...

08005050 <_printf_i>:
 8005050:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005054:	7e0f      	ldrb	r7, [r1, #24]
 8005056:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005058:	2f78      	cmp	r7, #120	@ 0x78
 800505a:	4691      	mov	r9, r2
 800505c:	4680      	mov	r8, r0
 800505e:	460c      	mov	r4, r1
 8005060:	469a      	mov	sl, r3
 8005062:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005066:	d807      	bhi.n	8005078 <_printf_i+0x28>
 8005068:	2f62      	cmp	r7, #98	@ 0x62
 800506a:	d80a      	bhi.n	8005082 <_printf_i+0x32>
 800506c:	2f00      	cmp	r7, #0
 800506e:	f000 80d1 	beq.w	8005214 <_printf_i+0x1c4>
 8005072:	2f58      	cmp	r7, #88	@ 0x58
 8005074:	f000 80b8 	beq.w	80051e8 <_printf_i+0x198>
 8005078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800507c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005080:	e03a      	b.n	80050f8 <_printf_i+0xa8>
 8005082:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005086:	2b15      	cmp	r3, #21
 8005088:	d8f6      	bhi.n	8005078 <_printf_i+0x28>
 800508a:	a101      	add	r1, pc, #4	@ (adr r1, 8005090 <_printf_i+0x40>)
 800508c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005090:	080050e9 	.word	0x080050e9
 8005094:	080050fd 	.word	0x080050fd
 8005098:	08005079 	.word	0x08005079
 800509c:	08005079 	.word	0x08005079
 80050a0:	08005079 	.word	0x08005079
 80050a4:	08005079 	.word	0x08005079
 80050a8:	080050fd 	.word	0x080050fd
 80050ac:	08005079 	.word	0x08005079
 80050b0:	08005079 	.word	0x08005079
 80050b4:	08005079 	.word	0x08005079
 80050b8:	08005079 	.word	0x08005079
 80050bc:	080051fb 	.word	0x080051fb
 80050c0:	08005127 	.word	0x08005127
 80050c4:	080051b5 	.word	0x080051b5
 80050c8:	08005079 	.word	0x08005079
 80050cc:	08005079 	.word	0x08005079
 80050d0:	0800521d 	.word	0x0800521d
 80050d4:	08005079 	.word	0x08005079
 80050d8:	08005127 	.word	0x08005127
 80050dc:	08005079 	.word	0x08005079
 80050e0:	08005079 	.word	0x08005079
 80050e4:	080051bd 	.word	0x080051bd
 80050e8:	6833      	ldr	r3, [r6, #0]
 80050ea:	1d1a      	adds	r2, r3, #4
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	6032      	str	r2, [r6, #0]
 80050f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050f8:	2301      	movs	r3, #1
 80050fa:	e09c      	b.n	8005236 <_printf_i+0x1e6>
 80050fc:	6833      	ldr	r3, [r6, #0]
 80050fe:	6820      	ldr	r0, [r4, #0]
 8005100:	1d19      	adds	r1, r3, #4
 8005102:	6031      	str	r1, [r6, #0]
 8005104:	0606      	lsls	r6, r0, #24
 8005106:	d501      	bpl.n	800510c <_printf_i+0xbc>
 8005108:	681d      	ldr	r5, [r3, #0]
 800510a:	e003      	b.n	8005114 <_printf_i+0xc4>
 800510c:	0645      	lsls	r5, r0, #25
 800510e:	d5fb      	bpl.n	8005108 <_printf_i+0xb8>
 8005110:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005114:	2d00      	cmp	r5, #0
 8005116:	da03      	bge.n	8005120 <_printf_i+0xd0>
 8005118:	232d      	movs	r3, #45	@ 0x2d
 800511a:	426d      	negs	r5, r5
 800511c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005120:	4858      	ldr	r0, [pc, #352]	@ (8005284 <_printf_i+0x234>)
 8005122:	230a      	movs	r3, #10
 8005124:	e011      	b.n	800514a <_printf_i+0xfa>
 8005126:	6821      	ldr	r1, [r4, #0]
 8005128:	6833      	ldr	r3, [r6, #0]
 800512a:	0608      	lsls	r0, r1, #24
 800512c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005130:	d402      	bmi.n	8005138 <_printf_i+0xe8>
 8005132:	0649      	lsls	r1, r1, #25
 8005134:	bf48      	it	mi
 8005136:	b2ad      	uxthmi	r5, r5
 8005138:	2f6f      	cmp	r7, #111	@ 0x6f
 800513a:	4852      	ldr	r0, [pc, #328]	@ (8005284 <_printf_i+0x234>)
 800513c:	6033      	str	r3, [r6, #0]
 800513e:	bf14      	ite	ne
 8005140:	230a      	movne	r3, #10
 8005142:	2308      	moveq	r3, #8
 8005144:	2100      	movs	r1, #0
 8005146:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800514a:	6866      	ldr	r6, [r4, #4]
 800514c:	60a6      	str	r6, [r4, #8]
 800514e:	2e00      	cmp	r6, #0
 8005150:	db05      	blt.n	800515e <_printf_i+0x10e>
 8005152:	6821      	ldr	r1, [r4, #0]
 8005154:	432e      	orrs	r6, r5
 8005156:	f021 0104 	bic.w	r1, r1, #4
 800515a:	6021      	str	r1, [r4, #0]
 800515c:	d04b      	beq.n	80051f6 <_printf_i+0x1a6>
 800515e:	4616      	mov	r6, r2
 8005160:	fbb5 f1f3 	udiv	r1, r5, r3
 8005164:	fb03 5711 	mls	r7, r3, r1, r5
 8005168:	5dc7      	ldrb	r7, [r0, r7]
 800516a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800516e:	462f      	mov	r7, r5
 8005170:	42bb      	cmp	r3, r7
 8005172:	460d      	mov	r5, r1
 8005174:	d9f4      	bls.n	8005160 <_printf_i+0x110>
 8005176:	2b08      	cmp	r3, #8
 8005178:	d10b      	bne.n	8005192 <_printf_i+0x142>
 800517a:	6823      	ldr	r3, [r4, #0]
 800517c:	07df      	lsls	r7, r3, #31
 800517e:	d508      	bpl.n	8005192 <_printf_i+0x142>
 8005180:	6923      	ldr	r3, [r4, #16]
 8005182:	6861      	ldr	r1, [r4, #4]
 8005184:	4299      	cmp	r1, r3
 8005186:	bfde      	ittt	le
 8005188:	2330      	movle	r3, #48	@ 0x30
 800518a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800518e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005192:	1b92      	subs	r2, r2, r6
 8005194:	6122      	str	r2, [r4, #16]
 8005196:	f8cd a000 	str.w	sl, [sp]
 800519a:	464b      	mov	r3, r9
 800519c:	aa03      	add	r2, sp, #12
 800519e:	4621      	mov	r1, r4
 80051a0:	4640      	mov	r0, r8
 80051a2:	f7ff fee7 	bl	8004f74 <_printf_common>
 80051a6:	3001      	adds	r0, #1
 80051a8:	d14a      	bne.n	8005240 <_printf_i+0x1f0>
 80051aa:	f04f 30ff 	mov.w	r0, #4294967295
 80051ae:	b004      	add	sp, #16
 80051b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	f043 0320 	orr.w	r3, r3, #32
 80051ba:	6023      	str	r3, [r4, #0]
 80051bc:	4832      	ldr	r0, [pc, #200]	@ (8005288 <_printf_i+0x238>)
 80051be:	2778      	movs	r7, #120	@ 0x78
 80051c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	6831      	ldr	r1, [r6, #0]
 80051c8:	061f      	lsls	r7, r3, #24
 80051ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80051ce:	d402      	bmi.n	80051d6 <_printf_i+0x186>
 80051d0:	065f      	lsls	r7, r3, #25
 80051d2:	bf48      	it	mi
 80051d4:	b2ad      	uxthmi	r5, r5
 80051d6:	6031      	str	r1, [r6, #0]
 80051d8:	07d9      	lsls	r1, r3, #31
 80051da:	bf44      	itt	mi
 80051dc:	f043 0320 	orrmi.w	r3, r3, #32
 80051e0:	6023      	strmi	r3, [r4, #0]
 80051e2:	b11d      	cbz	r5, 80051ec <_printf_i+0x19c>
 80051e4:	2310      	movs	r3, #16
 80051e6:	e7ad      	b.n	8005144 <_printf_i+0xf4>
 80051e8:	4826      	ldr	r0, [pc, #152]	@ (8005284 <_printf_i+0x234>)
 80051ea:	e7e9      	b.n	80051c0 <_printf_i+0x170>
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	f023 0320 	bic.w	r3, r3, #32
 80051f2:	6023      	str	r3, [r4, #0]
 80051f4:	e7f6      	b.n	80051e4 <_printf_i+0x194>
 80051f6:	4616      	mov	r6, r2
 80051f8:	e7bd      	b.n	8005176 <_printf_i+0x126>
 80051fa:	6833      	ldr	r3, [r6, #0]
 80051fc:	6825      	ldr	r5, [r4, #0]
 80051fe:	6961      	ldr	r1, [r4, #20]
 8005200:	1d18      	adds	r0, r3, #4
 8005202:	6030      	str	r0, [r6, #0]
 8005204:	062e      	lsls	r6, r5, #24
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	d501      	bpl.n	800520e <_printf_i+0x1be>
 800520a:	6019      	str	r1, [r3, #0]
 800520c:	e002      	b.n	8005214 <_printf_i+0x1c4>
 800520e:	0668      	lsls	r0, r5, #25
 8005210:	d5fb      	bpl.n	800520a <_printf_i+0x1ba>
 8005212:	8019      	strh	r1, [r3, #0]
 8005214:	2300      	movs	r3, #0
 8005216:	6123      	str	r3, [r4, #16]
 8005218:	4616      	mov	r6, r2
 800521a:	e7bc      	b.n	8005196 <_printf_i+0x146>
 800521c:	6833      	ldr	r3, [r6, #0]
 800521e:	1d1a      	adds	r2, r3, #4
 8005220:	6032      	str	r2, [r6, #0]
 8005222:	681e      	ldr	r6, [r3, #0]
 8005224:	6862      	ldr	r2, [r4, #4]
 8005226:	2100      	movs	r1, #0
 8005228:	4630      	mov	r0, r6
 800522a:	f7fa fff9 	bl	8000220 <memchr>
 800522e:	b108      	cbz	r0, 8005234 <_printf_i+0x1e4>
 8005230:	1b80      	subs	r0, r0, r6
 8005232:	6060      	str	r0, [r4, #4]
 8005234:	6863      	ldr	r3, [r4, #4]
 8005236:	6123      	str	r3, [r4, #16]
 8005238:	2300      	movs	r3, #0
 800523a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800523e:	e7aa      	b.n	8005196 <_printf_i+0x146>
 8005240:	6923      	ldr	r3, [r4, #16]
 8005242:	4632      	mov	r2, r6
 8005244:	4649      	mov	r1, r9
 8005246:	4640      	mov	r0, r8
 8005248:	47d0      	blx	sl
 800524a:	3001      	adds	r0, #1
 800524c:	d0ad      	beq.n	80051aa <_printf_i+0x15a>
 800524e:	6823      	ldr	r3, [r4, #0]
 8005250:	079b      	lsls	r3, r3, #30
 8005252:	d413      	bmi.n	800527c <_printf_i+0x22c>
 8005254:	68e0      	ldr	r0, [r4, #12]
 8005256:	9b03      	ldr	r3, [sp, #12]
 8005258:	4298      	cmp	r0, r3
 800525a:	bfb8      	it	lt
 800525c:	4618      	movlt	r0, r3
 800525e:	e7a6      	b.n	80051ae <_printf_i+0x15e>
 8005260:	2301      	movs	r3, #1
 8005262:	4632      	mov	r2, r6
 8005264:	4649      	mov	r1, r9
 8005266:	4640      	mov	r0, r8
 8005268:	47d0      	blx	sl
 800526a:	3001      	adds	r0, #1
 800526c:	d09d      	beq.n	80051aa <_printf_i+0x15a>
 800526e:	3501      	adds	r5, #1
 8005270:	68e3      	ldr	r3, [r4, #12]
 8005272:	9903      	ldr	r1, [sp, #12]
 8005274:	1a5b      	subs	r3, r3, r1
 8005276:	42ab      	cmp	r3, r5
 8005278:	dcf2      	bgt.n	8005260 <_printf_i+0x210>
 800527a:	e7eb      	b.n	8005254 <_printf_i+0x204>
 800527c:	2500      	movs	r5, #0
 800527e:	f104 0619 	add.w	r6, r4, #25
 8005282:	e7f5      	b.n	8005270 <_printf_i+0x220>
 8005284:	080056ed 	.word	0x080056ed
 8005288:	080056fe 	.word	0x080056fe

0800528c <__sflush_r>:
 800528c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005294:	0716      	lsls	r6, r2, #28
 8005296:	4605      	mov	r5, r0
 8005298:	460c      	mov	r4, r1
 800529a:	d454      	bmi.n	8005346 <__sflush_r+0xba>
 800529c:	684b      	ldr	r3, [r1, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	dc02      	bgt.n	80052a8 <__sflush_r+0x1c>
 80052a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	dd48      	ble.n	800533a <__sflush_r+0xae>
 80052a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052aa:	2e00      	cmp	r6, #0
 80052ac:	d045      	beq.n	800533a <__sflush_r+0xae>
 80052ae:	2300      	movs	r3, #0
 80052b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052b4:	682f      	ldr	r7, [r5, #0]
 80052b6:	6a21      	ldr	r1, [r4, #32]
 80052b8:	602b      	str	r3, [r5, #0]
 80052ba:	d030      	beq.n	800531e <__sflush_r+0x92>
 80052bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052be:	89a3      	ldrh	r3, [r4, #12]
 80052c0:	0759      	lsls	r1, r3, #29
 80052c2:	d505      	bpl.n	80052d0 <__sflush_r+0x44>
 80052c4:	6863      	ldr	r3, [r4, #4]
 80052c6:	1ad2      	subs	r2, r2, r3
 80052c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052ca:	b10b      	cbz	r3, 80052d0 <__sflush_r+0x44>
 80052cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052ce:	1ad2      	subs	r2, r2, r3
 80052d0:	2300      	movs	r3, #0
 80052d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052d4:	6a21      	ldr	r1, [r4, #32]
 80052d6:	4628      	mov	r0, r5
 80052d8:	47b0      	blx	r6
 80052da:	1c43      	adds	r3, r0, #1
 80052dc:	89a3      	ldrh	r3, [r4, #12]
 80052de:	d106      	bne.n	80052ee <__sflush_r+0x62>
 80052e0:	6829      	ldr	r1, [r5, #0]
 80052e2:	291d      	cmp	r1, #29
 80052e4:	d82b      	bhi.n	800533e <__sflush_r+0xb2>
 80052e6:	4a2a      	ldr	r2, [pc, #168]	@ (8005390 <__sflush_r+0x104>)
 80052e8:	40ca      	lsrs	r2, r1
 80052ea:	07d6      	lsls	r6, r2, #31
 80052ec:	d527      	bpl.n	800533e <__sflush_r+0xb2>
 80052ee:	2200      	movs	r2, #0
 80052f0:	6062      	str	r2, [r4, #4]
 80052f2:	04d9      	lsls	r1, r3, #19
 80052f4:	6922      	ldr	r2, [r4, #16]
 80052f6:	6022      	str	r2, [r4, #0]
 80052f8:	d504      	bpl.n	8005304 <__sflush_r+0x78>
 80052fa:	1c42      	adds	r2, r0, #1
 80052fc:	d101      	bne.n	8005302 <__sflush_r+0x76>
 80052fe:	682b      	ldr	r3, [r5, #0]
 8005300:	b903      	cbnz	r3, 8005304 <__sflush_r+0x78>
 8005302:	6560      	str	r0, [r4, #84]	@ 0x54
 8005304:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005306:	602f      	str	r7, [r5, #0]
 8005308:	b1b9      	cbz	r1, 800533a <__sflush_r+0xae>
 800530a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800530e:	4299      	cmp	r1, r3
 8005310:	d002      	beq.n	8005318 <__sflush_r+0x8c>
 8005312:	4628      	mov	r0, r5
 8005314:	f7ff fbf4 	bl	8004b00 <_free_r>
 8005318:	2300      	movs	r3, #0
 800531a:	6363      	str	r3, [r4, #52]	@ 0x34
 800531c:	e00d      	b.n	800533a <__sflush_r+0xae>
 800531e:	2301      	movs	r3, #1
 8005320:	4628      	mov	r0, r5
 8005322:	47b0      	blx	r6
 8005324:	4602      	mov	r2, r0
 8005326:	1c50      	adds	r0, r2, #1
 8005328:	d1c9      	bne.n	80052be <__sflush_r+0x32>
 800532a:	682b      	ldr	r3, [r5, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d0c6      	beq.n	80052be <__sflush_r+0x32>
 8005330:	2b1d      	cmp	r3, #29
 8005332:	d001      	beq.n	8005338 <__sflush_r+0xac>
 8005334:	2b16      	cmp	r3, #22
 8005336:	d11e      	bne.n	8005376 <__sflush_r+0xea>
 8005338:	602f      	str	r7, [r5, #0]
 800533a:	2000      	movs	r0, #0
 800533c:	e022      	b.n	8005384 <__sflush_r+0xf8>
 800533e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005342:	b21b      	sxth	r3, r3
 8005344:	e01b      	b.n	800537e <__sflush_r+0xf2>
 8005346:	690f      	ldr	r7, [r1, #16]
 8005348:	2f00      	cmp	r7, #0
 800534a:	d0f6      	beq.n	800533a <__sflush_r+0xae>
 800534c:	0793      	lsls	r3, r2, #30
 800534e:	680e      	ldr	r6, [r1, #0]
 8005350:	bf08      	it	eq
 8005352:	694b      	ldreq	r3, [r1, #20]
 8005354:	600f      	str	r7, [r1, #0]
 8005356:	bf18      	it	ne
 8005358:	2300      	movne	r3, #0
 800535a:	eba6 0807 	sub.w	r8, r6, r7
 800535e:	608b      	str	r3, [r1, #8]
 8005360:	f1b8 0f00 	cmp.w	r8, #0
 8005364:	dde9      	ble.n	800533a <__sflush_r+0xae>
 8005366:	6a21      	ldr	r1, [r4, #32]
 8005368:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800536a:	4643      	mov	r3, r8
 800536c:	463a      	mov	r2, r7
 800536e:	4628      	mov	r0, r5
 8005370:	47b0      	blx	r6
 8005372:	2800      	cmp	r0, #0
 8005374:	dc08      	bgt.n	8005388 <__sflush_r+0xfc>
 8005376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800537a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800537e:	81a3      	strh	r3, [r4, #12]
 8005380:	f04f 30ff 	mov.w	r0, #4294967295
 8005384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005388:	4407      	add	r7, r0
 800538a:	eba8 0800 	sub.w	r8, r8, r0
 800538e:	e7e7      	b.n	8005360 <__sflush_r+0xd4>
 8005390:	20400001 	.word	0x20400001

08005394 <_fflush_r>:
 8005394:	b538      	push	{r3, r4, r5, lr}
 8005396:	690b      	ldr	r3, [r1, #16]
 8005398:	4605      	mov	r5, r0
 800539a:	460c      	mov	r4, r1
 800539c:	b913      	cbnz	r3, 80053a4 <_fflush_r+0x10>
 800539e:	2500      	movs	r5, #0
 80053a0:	4628      	mov	r0, r5
 80053a2:	bd38      	pop	{r3, r4, r5, pc}
 80053a4:	b118      	cbz	r0, 80053ae <_fflush_r+0x1a>
 80053a6:	6a03      	ldr	r3, [r0, #32]
 80053a8:	b90b      	cbnz	r3, 80053ae <_fflush_r+0x1a>
 80053aa:	f7ff f9af 	bl	800470c <__sinit>
 80053ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d0f3      	beq.n	800539e <_fflush_r+0xa>
 80053b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053b8:	07d0      	lsls	r0, r2, #31
 80053ba:	d404      	bmi.n	80053c6 <_fflush_r+0x32>
 80053bc:	0599      	lsls	r1, r3, #22
 80053be:	d402      	bmi.n	80053c6 <_fflush_r+0x32>
 80053c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053c2:	f7ff fb9a 	bl	8004afa <__retarget_lock_acquire_recursive>
 80053c6:	4628      	mov	r0, r5
 80053c8:	4621      	mov	r1, r4
 80053ca:	f7ff ff5f 	bl	800528c <__sflush_r>
 80053ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053d0:	07da      	lsls	r2, r3, #31
 80053d2:	4605      	mov	r5, r0
 80053d4:	d4e4      	bmi.n	80053a0 <_fflush_r+0xc>
 80053d6:	89a3      	ldrh	r3, [r4, #12]
 80053d8:	059b      	lsls	r3, r3, #22
 80053da:	d4e1      	bmi.n	80053a0 <_fflush_r+0xc>
 80053dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053de:	f7ff fb8d 	bl	8004afc <__retarget_lock_release_recursive>
 80053e2:	e7dd      	b.n	80053a0 <_fflush_r+0xc>

080053e4 <__swhatbuf_r>:
 80053e4:	b570      	push	{r4, r5, r6, lr}
 80053e6:	460c      	mov	r4, r1
 80053e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ec:	2900      	cmp	r1, #0
 80053ee:	b096      	sub	sp, #88	@ 0x58
 80053f0:	4615      	mov	r5, r2
 80053f2:	461e      	mov	r6, r3
 80053f4:	da0d      	bge.n	8005412 <__swhatbuf_r+0x2e>
 80053f6:	89a3      	ldrh	r3, [r4, #12]
 80053f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80053fc:	f04f 0100 	mov.w	r1, #0
 8005400:	bf14      	ite	ne
 8005402:	2340      	movne	r3, #64	@ 0x40
 8005404:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005408:	2000      	movs	r0, #0
 800540a:	6031      	str	r1, [r6, #0]
 800540c:	602b      	str	r3, [r5, #0]
 800540e:	b016      	add	sp, #88	@ 0x58
 8005410:	bd70      	pop	{r4, r5, r6, pc}
 8005412:	466a      	mov	r2, sp
 8005414:	f000 f848 	bl	80054a8 <_fstat_r>
 8005418:	2800      	cmp	r0, #0
 800541a:	dbec      	blt.n	80053f6 <__swhatbuf_r+0x12>
 800541c:	9901      	ldr	r1, [sp, #4]
 800541e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005422:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005426:	4259      	negs	r1, r3
 8005428:	4159      	adcs	r1, r3
 800542a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800542e:	e7eb      	b.n	8005408 <__swhatbuf_r+0x24>

08005430 <__smakebuf_r>:
 8005430:	898b      	ldrh	r3, [r1, #12]
 8005432:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005434:	079d      	lsls	r5, r3, #30
 8005436:	4606      	mov	r6, r0
 8005438:	460c      	mov	r4, r1
 800543a:	d507      	bpl.n	800544c <__smakebuf_r+0x1c>
 800543c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005440:	6023      	str	r3, [r4, #0]
 8005442:	6123      	str	r3, [r4, #16]
 8005444:	2301      	movs	r3, #1
 8005446:	6163      	str	r3, [r4, #20]
 8005448:	b003      	add	sp, #12
 800544a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800544c:	ab01      	add	r3, sp, #4
 800544e:	466a      	mov	r2, sp
 8005450:	f7ff ffc8 	bl	80053e4 <__swhatbuf_r>
 8005454:	9f00      	ldr	r7, [sp, #0]
 8005456:	4605      	mov	r5, r0
 8005458:	4639      	mov	r1, r7
 800545a:	4630      	mov	r0, r6
 800545c:	f7ff fbbc 	bl	8004bd8 <_malloc_r>
 8005460:	b948      	cbnz	r0, 8005476 <__smakebuf_r+0x46>
 8005462:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005466:	059a      	lsls	r2, r3, #22
 8005468:	d4ee      	bmi.n	8005448 <__smakebuf_r+0x18>
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	f043 0302 	orr.w	r3, r3, #2
 8005472:	81a3      	strh	r3, [r4, #12]
 8005474:	e7e2      	b.n	800543c <__smakebuf_r+0xc>
 8005476:	89a3      	ldrh	r3, [r4, #12]
 8005478:	6020      	str	r0, [r4, #0]
 800547a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800547e:	81a3      	strh	r3, [r4, #12]
 8005480:	9b01      	ldr	r3, [sp, #4]
 8005482:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005486:	b15b      	cbz	r3, 80054a0 <__smakebuf_r+0x70>
 8005488:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800548c:	4630      	mov	r0, r6
 800548e:	f000 f81d 	bl	80054cc <_isatty_r>
 8005492:	b128      	cbz	r0, 80054a0 <__smakebuf_r+0x70>
 8005494:	89a3      	ldrh	r3, [r4, #12]
 8005496:	f023 0303 	bic.w	r3, r3, #3
 800549a:	f043 0301 	orr.w	r3, r3, #1
 800549e:	81a3      	strh	r3, [r4, #12]
 80054a0:	89a3      	ldrh	r3, [r4, #12]
 80054a2:	431d      	orrs	r5, r3
 80054a4:	81a5      	strh	r5, [r4, #12]
 80054a6:	e7cf      	b.n	8005448 <__smakebuf_r+0x18>

080054a8 <_fstat_r>:
 80054a8:	b538      	push	{r3, r4, r5, lr}
 80054aa:	4d07      	ldr	r5, [pc, #28]	@ (80054c8 <_fstat_r+0x20>)
 80054ac:	2300      	movs	r3, #0
 80054ae:	4604      	mov	r4, r0
 80054b0:	4608      	mov	r0, r1
 80054b2:	4611      	mov	r1, r2
 80054b4:	602b      	str	r3, [r5, #0]
 80054b6:	f7fb fab8 	bl	8000a2a <_fstat>
 80054ba:	1c43      	adds	r3, r0, #1
 80054bc:	d102      	bne.n	80054c4 <_fstat_r+0x1c>
 80054be:	682b      	ldr	r3, [r5, #0]
 80054c0:	b103      	cbz	r3, 80054c4 <_fstat_r+0x1c>
 80054c2:	6023      	str	r3, [r4, #0]
 80054c4:	bd38      	pop	{r3, r4, r5, pc}
 80054c6:	bf00      	nop
 80054c8:	20005434 	.word	0x20005434

080054cc <_isatty_r>:
 80054cc:	b538      	push	{r3, r4, r5, lr}
 80054ce:	4d06      	ldr	r5, [pc, #24]	@ (80054e8 <_isatty_r+0x1c>)
 80054d0:	2300      	movs	r3, #0
 80054d2:	4604      	mov	r4, r0
 80054d4:	4608      	mov	r0, r1
 80054d6:	602b      	str	r3, [r5, #0]
 80054d8:	f7fb fab7 	bl	8000a4a <_isatty>
 80054dc:	1c43      	adds	r3, r0, #1
 80054de:	d102      	bne.n	80054e6 <_isatty_r+0x1a>
 80054e0:	682b      	ldr	r3, [r5, #0]
 80054e2:	b103      	cbz	r3, 80054e6 <_isatty_r+0x1a>
 80054e4:	6023      	str	r3, [r4, #0]
 80054e6:	bd38      	pop	{r3, r4, r5, pc}
 80054e8:	20005434 	.word	0x20005434

080054ec <_sbrk_r>:
 80054ec:	b538      	push	{r3, r4, r5, lr}
 80054ee:	4d06      	ldr	r5, [pc, #24]	@ (8005508 <_sbrk_r+0x1c>)
 80054f0:	2300      	movs	r3, #0
 80054f2:	4604      	mov	r4, r0
 80054f4:	4608      	mov	r0, r1
 80054f6:	602b      	str	r3, [r5, #0]
 80054f8:	f7fb fac0 	bl	8000a7c <_sbrk>
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d102      	bne.n	8005506 <_sbrk_r+0x1a>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	b103      	cbz	r3, 8005506 <_sbrk_r+0x1a>
 8005504:	6023      	str	r3, [r4, #0]
 8005506:	bd38      	pop	{r3, r4, r5, pc}
 8005508:	20005434 	.word	0x20005434

0800550c <_init>:
 800550c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550e:	bf00      	nop
 8005510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005512:	bc08      	pop	{r3}
 8005514:	469e      	mov	lr, r3
 8005516:	4770      	bx	lr

08005518 <_fini>:
 8005518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551a:	bf00      	nop
 800551c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800551e:	bc08      	pop	{r3}
 8005520:	469e      	mov	lr, r3
 8005522:	4770      	bx	lr
