#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014d6e7af250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000014d6e7eceb0_0 .net "PC", 31 0, v0000014d6e7e63e0_0;  1 drivers
v0000014d6e7ed590_0 .var "clk", 0 0;
v0000014d6e7ed4f0_0 .net "clkout", 0 0, L_0000014d6e855ef0;  1 drivers
v0000014d6e7eca50_0 .net "cycles_consumed", 31 0, v0000014d6e7ec4b0_0;  1 drivers
v0000014d6e7ec690_0 .var "rst", 0 0;
S_0000014d6e7af570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000014d6e7af250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000014d6e7c1810 .param/l "RType" 0 4 2, C4<000000>;
P_0000014d6e7c1848 .param/l "add" 0 4 5, C4<100000>;
P_0000014d6e7c1880 .param/l "addi" 0 4 8, C4<001000>;
P_0000014d6e7c18b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000014d6e7c18f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000014d6e7c1928 .param/l "andi" 0 4 8, C4<001100>;
P_0000014d6e7c1960 .param/l "beq" 0 4 10, C4<000100>;
P_0000014d6e7c1998 .param/l "bne" 0 4 10, C4<000101>;
P_0000014d6e7c19d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014d6e7c1a08 .param/l "j" 0 4 12, C4<000010>;
P_0000014d6e7c1a40 .param/l "jal" 0 4 12, C4<000011>;
P_0000014d6e7c1a78 .param/l "jr" 0 4 6, C4<001000>;
P_0000014d6e7c1ab0 .param/l "lw" 0 4 8, C4<100011>;
P_0000014d6e7c1ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014d6e7c1b20 .param/l "or_" 0 4 5, C4<100101>;
P_0000014d6e7c1b58 .param/l "ori" 0 4 8, C4<001101>;
P_0000014d6e7c1b90 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014d6e7c1bc8 .param/l "sll" 0 4 6, C4<000000>;
P_0000014d6e7c1c00 .param/l "slt" 0 4 5, C4<101010>;
P_0000014d6e7c1c38 .param/l "slti" 0 4 8, C4<101010>;
P_0000014d6e7c1c70 .param/l "srl" 0 4 6, C4<000010>;
P_0000014d6e7c1ca8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014d6e7c1ce0 .param/l "subu" 0 4 5, C4<100011>;
P_0000014d6e7c1d18 .param/l "sw" 0 4 8, C4<101011>;
P_0000014d6e7c1d50 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014d6e7c1d88 .param/l "xori" 0 4 8, C4<001110>;
L_0000014d6e856cf0 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e856c10 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e856970 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e856c80 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e8566d0 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e856900 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e856ac0 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e856200 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e855ef0 .functor OR 1, v0000014d6e7ed590_0, v0000014d6e7b7180_0, C4<0>, C4<0>;
L_0000014d6e855e10 .functor OR 1, L_0000014d6e89f830, L_0000014d6e89fb50, C4<0>, C4<0>;
L_0000014d6e855e80 .functor AND 1, L_0000014d6e89fe70, L_0000014d6e8a0910, C4<1>, C4<1>;
L_0000014d6e856190 .functor NOT 1, v0000014d6e7ec690_0, C4<0>, C4<0>, C4<0>;
L_0000014d6e855fd0 .functor OR 1, L_0000014d6e89f470, L_0000014d6e89f510, C4<0>, C4<0>;
L_0000014d6e856a50 .functor OR 1, L_0000014d6e855fd0, L_0000014d6e89f5b0, C4<0>, C4<0>;
L_0000014d6e856b30 .functor OR 1, L_0000014d6e8a0870, L_0000014d6e8b2070, C4<0>, C4<0>;
L_0000014d6e856040 .functor AND 1, L_0000014d6e8a0690, L_0000014d6e856b30, C4<1>, C4<1>;
L_0000014d6e856350 .functor OR 1, L_0000014d6e8b1c10, L_0000014d6e8b1ad0, C4<0>, C4<0>;
L_0000014d6e8565f0 .functor AND 1, L_0000014d6e8b2390, L_0000014d6e856350, C4<1>, C4<1>;
L_0000014d6e856ba0 .functor NOT 1, L_0000014d6e855ef0, C4<0>, C4<0>, C4<0>;
v0000014d6e7e6520_0 .net "ALUOp", 3 0, v0000014d6e7b6b40_0;  1 drivers
v0000014d6e7e65c0_0 .net "ALUResult", 31 0, v0000014d6e7e68e0_0;  1 drivers
v0000014d6e7e6ca0_0 .net "ALUSrc", 0 0, v0000014d6e7b6a00_0;  1 drivers
v0000014d6e7e8990_0 .net "ALUin2", 31 0, L_0000014d6e8b1170;  1 drivers
v0000014d6e7e8670_0 .net "MemReadEn", 0 0, v0000014d6e7b6820_0;  1 drivers
v0000014d6e7e8490_0 .net "MemWriteEn", 0 0, v0000014d6e7b7f40_0;  1 drivers
v0000014d6e7e80d0_0 .net "MemtoReg", 0 0, v0000014d6e7b7fe0_0;  1 drivers
v0000014d6e7e9110_0 .net "PC", 31 0, v0000014d6e7e63e0_0;  alias, 1 drivers
v0000014d6e7e9cf0_0 .net "PCPlus1", 31 0, L_0000014d6e8a0550;  1 drivers
v0000014d6e7e91b0_0 .net "PCsrc", 0 0, v0000014d6e7e62a0_0;  1 drivers
v0000014d6e7e8530_0 .net "RegDst", 0 0, v0000014d6e7b8120_0;  1 drivers
v0000014d6e7e9610_0 .net "RegWriteEn", 0 0, v0000014d6e7b6e60_0;  1 drivers
v0000014d6e7e87b0_0 .net "WriteRegister", 4 0, L_0000014d6e8a0370;  1 drivers
v0000014d6e7e96b0_0 .net *"_ivl_0", 0 0, L_0000014d6e856cf0;  1 drivers
L_0000014d6e856e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e8f30_0 .net/2u *"_ivl_10", 4 0, L_0000014d6e856e20;  1 drivers
L_0000014d6e857210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e9c50_0 .net *"_ivl_101", 15 0, L_0000014d6e857210;  1 drivers
v0000014d6e7e9570_0 .net *"_ivl_102", 31 0, L_0000014d6e8a00f0;  1 drivers
L_0000014d6e857258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e8c10_0 .net *"_ivl_105", 25 0, L_0000014d6e857258;  1 drivers
L_0000014d6e8572a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e9e30_0 .net/2u *"_ivl_106", 31 0, L_0000014d6e8572a0;  1 drivers
v0000014d6e7e99d0_0 .net *"_ivl_108", 0 0, L_0000014d6e89fe70;  1 drivers
L_0000014d6e8572e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e85d0_0 .net/2u *"_ivl_110", 5 0, L_0000014d6e8572e8;  1 drivers
v0000014d6e7e8d50_0 .net *"_ivl_112", 0 0, L_0000014d6e8a0910;  1 drivers
v0000014d6e7e9750_0 .net *"_ivl_115", 0 0, L_0000014d6e855e80;  1 drivers
v0000014d6e7e9930_0 .net *"_ivl_116", 47 0, L_0000014d6e8a0b90;  1 drivers
L_0000014d6e857330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e8350_0 .net *"_ivl_119", 15 0, L_0000014d6e857330;  1 drivers
L_0000014d6e856e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e9250_0 .net/2u *"_ivl_12", 5 0, L_0000014d6e856e68;  1 drivers
v0000014d6e7e9b10_0 .net *"_ivl_120", 47 0, L_0000014d6e89f0b0;  1 drivers
L_0000014d6e857378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e8e90_0 .net *"_ivl_123", 15 0, L_0000014d6e857378;  1 drivers
v0000014d6e7e8710_0 .net *"_ivl_125", 0 0, L_0000014d6e8a0cd0;  1 drivers
v0000014d6e7e8fd0_0 .net *"_ivl_126", 31 0, L_0000014d6e8a0c30;  1 drivers
v0000014d6e7e9d90_0 .net *"_ivl_128", 47 0, L_0000014d6e89fa10;  1 drivers
v0000014d6e7e8850_0 .net *"_ivl_130", 47 0, L_0000014d6e89f010;  1 drivers
v0000014d6e7e92f0_0 .net *"_ivl_132", 47 0, L_0000014d6e89ff10;  1 drivers
v0000014d6e7e7f90_0 .net *"_ivl_134", 47 0, L_0000014d6e8a0730;  1 drivers
v0000014d6e7e83f0_0 .net *"_ivl_14", 0 0, L_0000014d6e7ed770;  1 drivers
v0000014d6e7e9390_0 .net *"_ivl_140", 0 0, L_0000014d6e856190;  1 drivers
L_0000014d6e857408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e88f0_0 .net/2u *"_ivl_142", 31 0, L_0000014d6e857408;  1 drivers
L_0000014d6e8574e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e8210_0 .net/2u *"_ivl_146", 5 0, L_0000014d6e8574e0;  1 drivers
v0000014d6e7e8030_0 .net *"_ivl_148", 0 0, L_0000014d6e89f470;  1 drivers
L_0000014d6e857528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e9070_0 .net/2u *"_ivl_150", 5 0, L_0000014d6e857528;  1 drivers
v0000014d6e7e9bb0_0 .net *"_ivl_152", 0 0, L_0000014d6e89f510;  1 drivers
v0000014d6e7e8170_0 .net *"_ivl_155", 0 0, L_0000014d6e855fd0;  1 drivers
L_0000014d6e857570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e9430_0 .net/2u *"_ivl_156", 5 0, L_0000014d6e857570;  1 drivers
v0000014d6e7e82b0_0 .net *"_ivl_158", 0 0, L_0000014d6e89f5b0;  1 drivers
L_0000014d6e856eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e97f0_0 .net/2u *"_ivl_16", 4 0, L_0000014d6e856eb0;  1 drivers
v0000014d6e7e8a30_0 .net *"_ivl_161", 0 0, L_0000014d6e856a50;  1 drivers
L_0000014d6e8575b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e8b70_0 .net/2u *"_ivl_162", 15 0, L_0000014d6e8575b8;  1 drivers
v0000014d6e7e94d0_0 .net *"_ivl_164", 31 0, L_0000014d6e8a05f0;  1 drivers
v0000014d6e7e9890_0 .net *"_ivl_167", 0 0, L_0000014d6e89f650;  1 drivers
v0000014d6e7e8ad0_0 .net *"_ivl_168", 15 0, L_0000014d6e89fbf0;  1 drivers
v0000014d6e7e8cb0_0 .net *"_ivl_170", 31 0, L_0000014d6e8a0050;  1 drivers
v0000014d6e7e8df0_0 .net *"_ivl_174", 31 0, L_0000014d6e8a0190;  1 drivers
L_0000014d6e857600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e9a70_0 .net *"_ivl_177", 25 0, L_0000014d6e857600;  1 drivers
L_0000014d6e857648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eb620_0 .net/2u *"_ivl_178", 31 0, L_0000014d6e857648;  1 drivers
v0000014d6e7ebc60_0 .net *"_ivl_180", 0 0, L_0000014d6e8a0690;  1 drivers
L_0000014d6e857690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eaa40_0 .net/2u *"_ivl_182", 5 0, L_0000014d6e857690;  1 drivers
v0000014d6e7ea5e0_0 .net *"_ivl_184", 0 0, L_0000014d6e8a0870;  1 drivers
L_0000014d6e8576d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eba80_0 .net/2u *"_ivl_186", 5 0, L_0000014d6e8576d8;  1 drivers
v0000014d6e7eaea0_0 .net *"_ivl_188", 0 0, L_0000014d6e8b2070;  1 drivers
v0000014d6e7ea040_0 .net *"_ivl_19", 4 0, L_0000014d6e7ecaf0;  1 drivers
v0000014d6e7ebb20_0 .net *"_ivl_191", 0 0, L_0000014d6e856b30;  1 drivers
v0000014d6e7ebd00_0 .net *"_ivl_193", 0 0, L_0000014d6e856040;  1 drivers
L_0000014d6e857720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eb300_0 .net/2u *"_ivl_194", 5 0, L_0000014d6e857720;  1 drivers
v0000014d6e7ea9a0_0 .net *"_ivl_196", 0 0, L_0000014d6e8b13f0;  1 drivers
L_0000014d6e857768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eb580_0 .net/2u *"_ivl_198", 31 0, L_0000014d6e857768;  1 drivers
L_0000014d6e856dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e9fa0_0 .net/2u *"_ivl_2", 5 0, L_0000014d6e856dd8;  1 drivers
v0000014d6e7ea0e0_0 .net *"_ivl_20", 4 0, L_0000014d6e7ed3b0;  1 drivers
v0000014d6e7ea4a0_0 .net *"_ivl_200", 31 0, L_0000014d6e8b2b10;  1 drivers
v0000014d6e7eafe0_0 .net *"_ivl_204", 31 0, L_0000014d6e8b18f0;  1 drivers
L_0000014d6e8577b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eaf40_0 .net *"_ivl_207", 25 0, L_0000014d6e8577b0;  1 drivers
L_0000014d6e8577f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eaae0_0 .net/2u *"_ivl_208", 31 0, L_0000014d6e8577f8;  1 drivers
v0000014d6e7eb080_0 .net *"_ivl_210", 0 0, L_0000014d6e8b2390;  1 drivers
L_0000014d6e857840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ea180_0 .net/2u *"_ivl_212", 5 0, L_0000014d6e857840;  1 drivers
v0000014d6e7ea360_0 .net *"_ivl_214", 0 0, L_0000014d6e8b1c10;  1 drivers
L_0000014d6e857888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ea220_0 .net/2u *"_ivl_216", 5 0, L_0000014d6e857888;  1 drivers
v0000014d6e7ebbc0_0 .net *"_ivl_218", 0 0, L_0000014d6e8b1ad0;  1 drivers
v0000014d6e7eacc0_0 .net *"_ivl_221", 0 0, L_0000014d6e856350;  1 drivers
v0000014d6e7ea720_0 .net *"_ivl_223", 0 0, L_0000014d6e8565f0;  1 drivers
L_0000014d6e8578d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eb3a0_0 .net/2u *"_ivl_224", 5 0, L_0000014d6e8578d0;  1 drivers
v0000014d6e7ea900_0 .net *"_ivl_226", 0 0, L_0000014d6e8b1b70;  1 drivers
v0000014d6e7ea400_0 .net *"_ivl_228", 31 0, L_0000014d6e8b1710;  1 drivers
v0000014d6e7eb940_0 .net *"_ivl_24", 0 0, L_0000014d6e856970;  1 drivers
L_0000014d6e856ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ea540_0 .net/2u *"_ivl_26", 4 0, L_0000014d6e856ef8;  1 drivers
v0000014d6e7eb4e0_0 .net *"_ivl_29", 4 0, L_0000014d6e7ed1d0;  1 drivers
v0000014d6e7eb440_0 .net *"_ivl_32", 0 0, L_0000014d6e856c80;  1 drivers
L_0000014d6e856f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eab80_0 .net/2u *"_ivl_34", 4 0, L_0000014d6e856f40;  1 drivers
v0000014d6e7eb9e0_0 .net *"_ivl_37", 4 0, L_0000014d6e7ed310;  1 drivers
v0000014d6e7eb260_0 .net *"_ivl_40", 0 0, L_0000014d6e8566d0;  1 drivers
L_0000014d6e856f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ea2c0_0 .net/2u *"_ivl_42", 15 0, L_0000014d6e856f88;  1 drivers
v0000014d6e7ebda0_0 .net *"_ivl_45", 15 0, L_0000014d6e8a0a50;  1 drivers
v0000014d6e7ebe40_0 .net *"_ivl_48", 0 0, L_0000014d6e856900;  1 drivers
v0000014d6e7ea680_0 .net *"_ivl_5", 5 0, L_0000014d6e7ec730;  1 drivers
L_0000014d6e856fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eb120_0 .net/2u *"_ivl_50", 36 0, L_0000014d6e856fd0;  1 drivers
L_0000014d6e857018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ead60_0 .net/2u *"_ivl_52", 31 0, L_0000014d6e857018;  1 drivers
v0000014d6e7eb6c0_0 .net *"_ivl_55", 4 0, L_0000014d6e89ee30;  1 drivers
v0000014d6e7eb1c0_0 .net *"_ivl_56", 36 0, L_0000014d6e89eed0;  1 drivers
v0000014d6e7eb760_0 .net *"_ivl_58", 36 0, L_0000014d6e89f970;  1 drivers
v0000014d6e7ea7c0_0 .net *"_ivl_62", 0 0, L_0000014d6e856ac0;  1 drivers
L_0000014d6e857060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ea860_0 .net/2u *"_ivl_64", 5 0, L_0000014d6e857060;  1 drivers
v0000014d6e7eac20_0 .net *"_ivl_67", 5 0, L_0000014d6e8a09b0;  1 drivers
v0000014d6e7eb800_0 .net *"_ivl_70", 0 0, L_0000014d6e856200;  1 drivers
L_0000014d6e8570a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eb8a0_0 .net/2u *"_ivl_72", 57 0, L_0000014d6e8570a8;  1 drivers
L_0000014d6e8570f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eae00_0 .net/2u *"_ivl_74", 31 0, L_0000014d6e8570f0;  1 drivers
v0000014d6e7eccd0_0 .net *"_ivl_77", 25 0, L_0000014d6e8a0410;  1 drivers
v0000014d6e7ec410_0 .net *"_ivl_78", 57 0, L_0000014d6e89ef70;  1 drivers
v0000014d6e7edd10_0 .net *"_ivl_8", 0 0, L_0000014d6e856c10;  1 drivers
v0000014d6e7ec370_0 .net *"_ivl_80", 57 0, L_0000014d6e8a04b0;  1 drivers
L_0000014d6e857138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ed6d0_0 .net/2u *"_ivl_84", 31 0, L_0000014d6e857138;  1 drivers
L_0000014d6e857180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014d6e7ed090_0 .net/2u *"_ivl_88", 5 0, L_0000014d6e857180;  1 drivers
v0000014d6e7ec7d0_0 .net *"_ivl_90", 0 0, L_0000014d6e89f830;  1 drivers
L_0000014d6e8571c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014d6e7eddb0_0 .net/2u *"_ivl_92", 5 0, L_0000014d6e8571c8;  1 drivers
v0000014d6e7ed270_0 .net *"_ivl_94", 0 0, L_0000014d6e89fb50;  1 drivers
v0000014d6e7ed950_0 .net *"_ivl_97", 0 0, L_0000014d6e855e10;  1 drivers
v0000014d6e7ed9f0_0 .net *"_ivl_98", 47 0, L_0000014d6e8a0af0;  1 drivers
v0000014d6e7ec870_0 .net "adderResult", 31 0, L_0000014d6e89f150;  1 drivers
v0000014d6e7ec910_0 .net "address", 31 0, L_0000014d6e89f790;  1 drivers
v0000014d6e7ec230_0 .net "clk", 0 0, L_0000014d6e855ef0;  alias, 1 drivers
v0000014d6e7ec4b0_0 .var "cycles_consumed", 31 0;
v0000014d6e7ecd70_0 .net "extImm", 31 0, L_0000014d6e8a0230;  1 drivers
v0000014d6e7ec550_0 .net "funct", 5 0, L_0000014d6e8a02d0;  1 drivers
v0000014d6e7edc70_0 .net "hlt", 0 0, v0000014d6e7b7180_0;  1 drivers
v0000014d6e7ed130_0 .net "imm", 15 0, L_0000014d6e89f330;  1 drivers
v0000014d6e7ecc30_0 .net "immediate", 31 0, L_0000014d6e8b2570;  1 drivers
v0000014d6e7ec9b0_0 .net "input_clk", 0 0, v0000014d6e7ed590_0;  1 drivers
v0000014d6e7ede50_0 .net "instruction", 31 0, L_0000014d6e89fc90;  1 drivers
v0000014d6e7ece10_0 .net "memoryReadData", 31 0, v0000014d6e7e6fc0_0;  1 drivers
v0000014d6e7ed810_0 .net "nextPC", 31 0, L_0000014d6e89f3d0;  1 drivers
v0000014d6e7ebfb0_0 .net "opcode", 5 0, L_0000014d6e7ed630;  1 drivers
v0000014d6e7ec050_0 .net "rd", 4 0, L_0000014d6e7ed450;  1 drivers
v0000014d6e7ecb90_0 .net "readData1", 31 0, L_0000014d6e855f60;  1 drivers
v0000014d6e7ec190_0 .net "readData1_w", 31 0, L_0000014d6e8b2c50;  1 drivers
v0000014d6e7edbd0_0 .net "readData2", 31 0, L_0000014d6e8562e0;  1 drivers
v0000014d6e7ec0f0_0 .net "rs", 4 0, L_0000014d6e7ecf50;  1 drivers
v0000014d6e7ec2d0_0 .net "rst", 0 0, v0000014d6e7ec690_0;  1 drivers
v0000014d6e7ecff0_0 .net "rt", 4 0, L_0000014d6e8a07d0;  1 drivers
v0000014d6e7ec5f0_0 .net "shamt", 31 0, L_0000014d6e89fd30;  1 drivers
v0000014d6e7eda90_0 .net "wire_instruction", 31 0, L_0000014d6e856580;  1 drivers
v0000014d6e7ed8b0_0 .net "writeData", 31 0, L_0000014d6e8b2430;  1 drivers
v0000014d6e7edb30_0 .net "zero", 0 0, L_0000014d6e8b0e50;  1 drivers
L_0000014d6e7ec730 .part L_0000014d6e89fc90, 26, 6;
L_0000014d6e7ed630 .functor MUXZ 6, L_0000014d6e7ec730, L_0000014d6e856dd8, L_0000014d6e856cf0, C4<>;
L_0000014d6e7ed770 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e856e68;
L_0000014d6e7ecaf0 .part L_0000014d6e89fc90, 11, 5;
L_0000014d6e7ed3b0 .functor MUXZ 5, L_0000014d6e7ecaf0, L_0000014d6e856eb0, L_0000014d6e7ed770, C4<>;
L_0000014d6e7ed450 .functor MUXZ 5, L_0000014d6e7ed3b0, L_0000014d6e856e20, L_0000014d6e856c10, C4<>;
L_0000014d6e7ed1d0 .part L_0000014d6e89fc90, 21, 5;
L_0000014d6e7ecf50 .functor MUXZ 5, L_0000014d6e7ed1d0, L_0000014d6e856ef8, L_0000014d6e856970, C4<>;
L_0000014d6e7ed310 .part L_0000014d6e89fc90, 16, 5;
L_0000014d6e8a07d0 .functor MUXZ 5, L_0000014d6e7ed310, L_0000014d6e856f40, L_0000014d6e856c80, C4<>;
L_0000014d6e8a0a50 .part L_0000014d6e89fc90, 0, 16;
L_0000014d6e89f330 .functor MUXZ 16, L_0000014d6e8a0a50, L_0000014d6e856f88, L_0000014d6e8566d0, C4<>;
L_0000014d6e89ee30 .part L_0000014d6e89fc90, 6, 5;
L_0000014d6e89eed0 .concat [ 5 32 0 0], L_0000014d6e89ee30, L_0000014d6e857018;
L_0000014d6e89f970 .functor MUXZ 37, L_0000014d6e89eed0, L_0000014d6e856fd0, L_0000014d6e856900, C4<>;
L_0000014d6e89fd30 .part L_0000014d6e89f970, 0, 32;
L_0000014d6e8a09b0 .part L_0000014d6e89fc90, 0, 6;
L_0000014d6e8a02d0 .functor MUXZ 6, L_0000014d6e8a09b0, L_0000014d6e857060, L_0000014d6e856ac0, C4<>;
L_0000014d6e8a0410 .part L_0000014d6e89fc90, 0, 26;
L_0000014d6e89ef70 .concat [ 26 32 0 0], L_0000014d6e8a0410, L_0000014d6e8570f0;
L_0000014d6e8a04b0 .functor MUXZ 58, L_0000014d6e89ef70, L_0000014d6e8570a8, L_0000014d6e856200, C4<>;
L_0000014d6e89f790 .part L_0000014d6e8a04b0, 0, 32;
L_0000014d6e8a0550 .arith/sum 32, v0000014d6e7e63e0_0, L_0000014d6e857138;
L_0000014d6e89f830 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e857180;
L_0000014d6e89fb50 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e8571c8;
L_0000014d6e8a0af0 .concat [ 32 16 0 0], L_0000014d6e89f790, L_0000014d6e857210;
L_0000014d6e8a00f0 .concat [ 6 26 0 0], L_0000014d6e7ed630, L_0000014d6e857258;
L_0000014d6e89fe70 .cmp/eq 32, L_0000014d6e8a00f0, L_0000014d6e8572a0;
L_0000014d6e8a0910 .cmp/eq 6, L_0000014d6e8a02d0, L_0000014d6e8572e8;
L_0000014d6e8a0b90 .concat [ 32 16 0 0], L_0000014d6e855f60, L_0000014d6e857330;
L_0000014d6e89f0b0 .concat [ 32 16 0 0], v0000014d6e7e63e0_0, L_0000014d6e857378;
L_0000014d6e8a0cd0 .part L_0000014d6e89f330, 15, 1;
LS_0000014d6e8a0c30_0_0 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_0_4 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_0_8 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_0_12 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_0_16 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_0_20 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_0_24 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_0_28 .concat [ 1 1 1 1], L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0, L_0000014d6e8a0cd0;
LS_0000014d6e8a0c30_1_0 .concat [ 4 4 4 4], LS_0000014d6e8a0c30_0_0, LS_0000014d6e8a0c30_0_4, LS_0000014d6e8a0c30_0_8, LS_0000014d6e8a0c30_0_12;
LS_0000014d6e8a0c30_1_4 .concat [ 4 4 4 4], LS_0000014d6e8a0c30_0_16, LS_0000014d6e8a0c30_0_20, LS_0000014d6e8a0c30_0_24, LS_0000014d6e8a0c30_0_28;
L_0000014d6e8a0c30 .concat [ 16 16 0 0], LS_0000014d6e8a0c30_1_0, LS_0000014d6e8a0c30_1_4;
L_0000014d6e89fa10 .concat [ 16 32 0 0], L_0000014d6e89f330, L_0000014d6e8a0c30;
L_0000014d6e89f010 .arith/sum 48, L_0000014d6e89f0b0, L_0000014d6e89fa10;
L_0000014d6e89ff10 .functor MUXZ 48, L_0000014d6e89f010, L_0000014d6e8a0b90, L_0000014d6e855e80, C4<>;
L_0000014d6e8a0730 .functor MUXZ 48, L_0000014d6e89ff10, L_0000014d6e8a0af0, L_0000014d6e855e10, C4<>;
L_0000014d6e89f150 .part L_0000014d6e8a0730, 0, 32;
L_0000014d6e89f3d0 .functor MUXZ 32, L_0000014d6e8a0550, L_0000014d6e89f150, v0000014d6e7e62a0_0, C4<>;
L_0000014d6e89fc90 .functor MUXZ 32, L_0000014d6e856580, L_0000014d6e857408, L_0000014d6e856190, C4<>;
L_0000014d6e89f470 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e8574e0;
L_0000014d6e89f510 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e857528;
L_0000014d6e89f5b0 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e857570;
L_0000014d6e8a05f0 .concat [ 16 16 0 0], L_0000014d6e89f330, L_0000014d6e8575b8;
L_0000014d6e89f650 .part L_0000014d6e89f330, 15, 1;
LS_0000014d6e89fbf0_0_0 .concat [ 1 1 1 1], L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650;
LS_0000014d6e89fbf0_0_4 .concat [ 1 1 1 1], L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650;
LS_0000014d6e89fbf0_0_8 .concat [ 1 1 1 1], L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650;
LS_0000014d6e89fbf0_0_12 .concat [ 1 1 1 1], L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650, L_0000014d6e89f650;
L_0000014d6e89fbf0 .concat [ 4 4 4 4], LS_0000014d6e89fbf0_0_0, LS_0000014d6e89fbf0_0_4, LS_0000014d6e89fbf0_0_8, LS_0000014d6e89fbf0_0_12;
L_0000014d6e8a0050 .concat [ 16 16 0 0], L_0000014d6e89f330, L_0000014d6e89fbf0;
L_0000014d6e8a0230 .functor MUXZ 32, L_0000014d6e8a0050, L_0000014d6e8a05f0, L_0000014d6e856a50, C4<>;
L_0000014d6e8a0190 .concat [ 6 26 0 0], L_0000014d6e7ed630, L_0000014d6e857600;
L_0000014d6e8a0690 .cmp/eq 32, L_0000014d6e8a0190, L_0000014d6e857648;
L_0000014d6e8a0870 .cmp/eq 6, L_0000014d6e8a02d0, L_0000014d6e857690;
L_0000014d6e8b2070 .cmp/eq 6, L_0000014d6e8a02d0, L_0000014d6e8576d8;
L_0000014d6e8b13f0 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e857720;
L_0000014d6e8b2b10 .functor MUXZ 32, L_0000014d6e8a0230, L_0000014d6e857768, L_0000014d6e8b13f0, C4<>;
L_0000014d6e8b2570 .functor MUXZ 32, L_0000014d6e8b2b10, L_0000014d6e89fd30, L_0000014d6e856040, C4<>;
L_0000014d6e8b18f0 .concat [ 6 26 0 0], L_0000014d6e7ed630, L_0000014d6e8577b0;
L_0000014d6e8b2390 .cmp/eq 32, L_0000014d6e8b18f0, L_0000014d6e8577f8;
L_0000014d6e8b1c10 .cmp/eq 6, L_0000014d6e8a02d0, L_0000014d6e857840;
L_0000014d6e8b1ad0 .cmp/eq 6, L_0000014d6e8a02d0, L_0000014d6e857888;
L_0000014d6e8b1b70 .cmp/eq 6, L_0000014d6e7ed630, L_0000014d6e8578d0;
L_0000014d6e8b1710 .functor MUXZ 32, L_0000014d6e855f60, v0000014d6e7e63e0_0, L_0000014d6e8b1b70, C4<>;
L_0000014d6e8b2c50 .functor MUXZ 32, L_0000014d6e8b1710, L_0000014d6e8562e0, L_0000014d6e8565f0, C4<>;
S_0000014d6e7af700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014d6e7a2890 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014d6e856270 .functor NOT 1, v0000014d6e7b6a00_0, C4<0>, C4<0>, C4<0>;
v0000014d6e7b75e0_0 .net *"_ivl_0", 0 0, L_0000014d6e856270;  1 drivers
v0000014d6e7b7b80_0 .net "in1", 31 0, L_0000014d6e8562e0;  alias, 1 drivers
v0000014d6e7b7c20_0 .net "in2", 31 0, L_0000014d6e8b2570;  alias, 1 drivers
v0000014d6e7b7ea0_0 .net "out", 31 0, L_0000014d6e8b1170;  alias, 1 drivers
v0000014d6e7b84e0_0 .net "s", 0 0, v0000014d6e7b6a00_0;  alias, 1 drivers
L_0000014d6e8b1170 .functor MUXZ 32, L_0000014d6e8b2570, L_0000014d6e8562e0, L_0000014d6e856270, C4<>;
S_0000014d6e7c0b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000014d6e850090 .param/l "RType" 0 4 2, C4<000000>;
P_0000014d6e8500c8 .param/l "add" 0 4 5, C4<100000>;
P_0000014d6e850100 .param/l "addi" 0 4 8, C4<001000>;
P_0000014d6e850138 .param/l "addu" 0 4 5, C4<100001>;
P_0000014d6e850170 .param/l "and_" 0 4 5, C4<100100>;
P_0000014d6e8501a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000014d6e8501e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014d6e850218 .param/l "bne" 0 4 10, C4<000101>;
P_0000014d6e850250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014d6e850288 .param/l "j" 0 4 12, C4<000010>;
P_0000014d6e8502c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000014d6e8502f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014d6e850330 .param/l "lw" 0 4 8, C4<100011>;
P_0000014d6e850368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014d6e8503a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000014d6e8503d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014d6e850410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014d6e850448 .param/l "sll" 0 4 6, C4<000000>;
P_0000014d6e850480 .param/l "slt" 0 4 5, C4<101010>;
P_0000014d6e8504b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000014d6e8504f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014d6e850528 .param/l "sub" 0 4 5, C4<100010>;
P_0000014d6e850560 .param/l "subu" 0 4 5, C4<100011>;
P_0000014d6e850598 .param/l "sw" 0 4 8, C4<101011>;
P_0000014d6e8505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014d6e850608 .param/l "xori" 0 4 8, C4<001110>;
v0000014d6e7b6b40_0 .var "ALUOp", 3 0;
v0000014d6e7b6a00_0 .var "ALUSrc", 0 0;
v0000014d6e7b6820_0 .var "MemReadEn", 0 0;
v0000014d6e7b7f40_0 .var "MemWriteEn", 0 0;
v0000014d6e7b7fe0_0 .var "MemtoReg", 0 0;
v0000014d6e7b8120_0 .var "RegDst", 0 0;
v0000014d6e7b6e60_0 .var "RegWriteEn", 0 0;
v0000014d6e7b81c0_0 .net "funct", 5 0, L_0000014d6e8a02d0;  alias, 1 drivers
v0000014d6e7b7180_0 .var "hlt", 0 0;
v0000014d6e7b6aa0_0 .net "opcode", 5 0, L_0000014d6e7ed630;  alias, 1 drivers
v0000014d6e7b6f00_0 .net "rst", 0 0, v0000014d6e7ec690_0;  alias, 1 drivers
E_0000014d6e7a28d0 .event anyedge, v0000014d6e7b6f00_0, v0000014d6e7b6aa0_0, v0000014d6e7b81c0_0;
S_0000014d6e7c0d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000014d6e7a3010 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000014d6e856580 .functor BUFZ 32, L_0000014d6e89f1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014d6e7b6fa0_0 .net "Data_Out", 31 0, L_0000014d6e856580;  alias, 1 drivers
v0000014d6e7b8260 .array "InstMem", 0 1023, 31 0;
v0000014d6e7b7860_0 .net *"_ivl_0", 31 0, L_0000014d6e89f1f0;  1 drivers
v0000014d6e7b8300_0 .net *"_ivl_3", 9 0, L_0000014d6e89fab0;  1 drivers
v0000014d6e7b8620_0 .net *"_ivl_4", 11 0, L_0000014d6e89fdd0;  1 drivers
L_0000014d6e8573c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014d6e7b6780_0 .net *"_ivl_7", 1 0, L_0000014d6e8573c0;  1 drivers
v0000014d6e7b7680_0 .net "addr", 31 0, v0000014d6e7e63e0_0;  alias, 1 drivers
v0000014d6e7b7040_0 .var/i "i", 31 0;
L_0000014d6e89f1f0 .array/port v0000014d6e7b8260, L_0000014d6e89fdd0;
L_0000014d6e89fab0 .part v0000014d6e7e63e0_0, 0, 10;
L_0000014d6e89fdd0 .concat [ 10 2 0 0], L_0000014d6e89fab0, L_0000014d6e8573c0;
S_0000014d6e756550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000014d6e855f60 .functor BUFZ 32, L_0000014d6e89f8d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014d6e8562e0 .functor BUFZ 32, L_0000014d6e89ffb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014d6e7b7400_0 .net *"_ivl_0", 31 0, L_0000014d6e89f8d0;  1 drivers
v0000014d6e7b77c0_0 .net *"_ivl_10", 6 0, L_0000014d6e89f290;  1 drivers
L_0000014d6e857498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014d6e794a60_0 .net *"_ivl_13", 1 0, L_0000014d6e857498;  1 drivers
v0000014d6e7950a0_0 .net *"_ivl_2", 6 0, L_0000014d6e89f6f0;  1 drivers
L_0000014d6e857450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e6020_0 .net *"_ivl_5", 1 0, L_0000014d6e857450;  1 drivers
v0000014d6e7e6660_0 .net *"_ivl_8", 31 0, L_0000014d6e89ffb0;  1 drivers
v0000014d6e7e7240_0 .net "clk", 0 0, L_0000014d6e855ef0;  alias, 1 drivers
v0000014d6e7e7ce0_0 .var/i "i", 31 0;
v0000014d6e7e7100_0 .net "readData1", 31 0, L_0000014d6e855f60;  alias, 1 drivers
v0000014d6e7e6200_0 .net "readData2", 31 0, L_0000014d6e8562e0;  alias, 1 drivers
v0000014d6e7e71a0_0 .net "readRegister1", 4 0, L_0000014d6e7ecf50;  alias, 1 drivers
v0000014d6e7e7060_0 .net "readRegister2", 4 0, L_0000014d6e8a07d0;  alias, 1 drivers
v0000014d6e7e67a0 .array "registers", 31 0, 31 0;
v0000014d6e7e72e0_0 .net "rst", 0 0, v0000014d6e7ec690_0;  alias, 1 drivers
v0000014d6e7e6480_0 .net "we", 0 0, v0000014d6e7b6e60_0;  alias, 1 drivers
v0000014d6e7e6f20_0 .net "writeData", 31 0, L_0000014d6e8b2430;  alias, 1 drivers
v0000014d6e7e7c40_0 .net "writeRegister", 4 0, L_0000014d6e8a0370;  alias, 1 drivers
E_0000014d6e7a3450/0 .event negedge, v0000014d6e7b6f00_0;
E_0000014d6e7a3450/1 .event posedge, v0000014d6e7e7240_0;
E_0000014d6e7a3450 .event/or E_0000014d6e7a3450/0, E_0000014d6e7a3450/1;
L_0000014d6e89f8d0 .array/port v0000014d6e7e67a0, L_0000014d6e89f6f0;
L_0000014d6e89f6f0 .concat [ 5 2 0 0], L_0000014d6e7ecf50, L_0000014d6e857450;
L_0000014d6e89ffb0 .array/port v0000014d6e7e67a0, L_0000014d6e89f290;
L_0000014d6e89f290 .concat [ 5 2 0 0], L_0000014d6e8a07d0, L_0000014d6e857498;
S_0000014d6e7566e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000014d6e756550;
 .timescale 0 0;
v0000014d6e7b7360_0 .var/i "i", 31 0;
S_0000014d6e8169c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000014d6e7a2dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000014d6e8569e0 .functor NOT 1, v0000014d6e7b8120_0, C4<0>, C4<0>, C4<0>;
v0000014d6e7e7920_0 .net *"_ivl_0", 0 0, L_0000014d6e8569e0;  1 drivers
v0000014d6e7e7380_0 .net "in1", 4 0, L_0000014d6e8a07d0;  alias, 1 drivers
v0000014d6e7e6e80_0 .net "in2", 4 0, L_0000014d6e7ed450;  alias, 1 drivers
v0000014d6e7e6de0_0 .net "out", 4 0, L_0000014d6e8a0370;  alias, 1 drivers
v0000014d6e7e6a20_0 .net "s", 0 0, v0000014d6e7b8120_0;  alias, 1 drivers
L_0000014d6e8a0370 .functor MUXZ 5, L_0000014d6e7ed450, L_0000014d6e8a07d0, L_0000014d6e8569e0, C4<>;
S_0000014d6e816b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014d6e7a3a50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014d6e8564a0 .functor NOT 1, v0000014d6e7b7fe0_0, C4<0>, C4<0>, C4<0>;
v0000014d6e7e7d80_0 .net *"_ivl_0", 0 0, L_0000014d6e8564a0;  1 drivers
v0000014d6e7e6700_0 .net "in1", 31 0, v0000014d6e7e68e0_0;  alias, 1 drivers
v0000014d6e7e6840_0 .net "in2", 31 0, v0000014d6e7e6fc0_0;  alias, 1 drivers
v0000014d6e7e6d40_0 .net "out", 31 0, L_0000014d6e8b2430;  alias, 1 drivers
v0000014d6e7e79c0_0 .net "s", 0 0, v0000014d6e7b7fe0_0;  alias, 1 drivers
L_0000014d6e8b2430 .functor MUXZ 32, v0000014d6e7e6fc0_0, v0000014d6e7e68e0_0, L_0000014d6e8564a0, C4<>;
S_0000014d6e754c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000014d6e754d90 .param/l "ADD" 0 9 12, C4<0000>;
P_0000014d6e754dc8 .param/l "AND" 0 9 12, C4<0010>;
P_0000014d6e754e00 .param/l "NOR" 0 9 12, C4<0101>;
P_0000014d6e754e38 .param/l "OR" 0 9 12, C4<0011>;
P_0000014d6e754e70 .param/l "SGT" 0 9 12, C4<0111>;
P_0000014d6e754ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000014d6e754ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000014d6e754f18 .param/l "SRL" 0 9 12, C4<1001>;
P_0000014d6e754f50 .param/l "SUB" 0 9 12, C4<0001>;
P_0000014d6e754f88 .param/l "XOR" 0 9 12, C4<0100>;
P_0000014d6e754fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000014d6e754ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000014d6e857918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014d6e7e60c0_0 .net/2u *"_ivl_0", 31 0, L_0000014d6e857918;  1 drivers
v0000014d6e7e7a60_0 .net "opSel", 3 0, v0000014d6e7b6b40_0;  alias, 1 drivers
v0000014d6e7e7420_0 .net "operand1", 31 0, L_0000014d6e8b2c50;  alias, 1 drivers
v0000014d6e7e76a0_0 .net "operand2", 31 0, L_0000014d6e8b1170;  alias, 1 drivers
v0000014d6e7e68e0_0 .var "result", 31 0;
v0000014d6e7e5f80_0 .net "zero", 0 0, L_0000014d6e8b0e50;  alias, 1 drivers
E_0000014d6e7a3850 .event anyedge, v0000014d6e7b6b40_0, v0000014d6e7e7420_0, v0000014d6e7b7ea0_0;
L_0000014d6e8b0e50 .cmp/eq 32, v0000014d6e7e68e0_0, L_0000014d6e857918;
S_0000014d6e73ed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000014d6e851660 .param/l "RType" 0 4 2, C4<000000>;
P_0000014d6e851698 .param/l "add" 0 4 5, C4<100000>;
P_0000014d6e8516d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014d6e851708 .param/l "addu" 0 4 5, C4<100001>;
P_0000014d6e851740 .param/l "and_" 0 4 5, C4<100100>;
P_0000014d6e851778 .param/l "andi" 0 4 8, C4<001100>;
P_0000014d6e8517b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014d6e8517e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014d6e851820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014d6e851858 .param/l "j" 0 4 12, C4<000010>;
P_0000014d6e851890 .param/l "jal" 0 4 12, C4<000011>;
P_0000014d6e8518c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014d6e851900 .param/l "lw" 0 4 8, C4<100011>;
P_0000014d6e851938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014d6e851970 .param/l "or_" 0 4 5, C4<100101>;
P_0000014d6e8519a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014d6e8519e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014d6e851a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000014d6e851a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000014d6e851a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000014d6e851ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014d6e851af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014d6e851b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000014d6e851b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000014d6e851ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014d6e851bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000014d6e7e62a0_0 .var "PCsrc", 0 0;
v0000014d6e7e77e0_0 .net "funct", 5 0, L_0000014d6e8a02d0;  alias, 1 drivers
v0000014d6e7e74c0_0 .net "opcode", 5 0, L_0000014d6e7ed630;  alias, 1 drivers
v0000014d6e7e6980_0 .net "operand1", 31 0, L_0000014d6e855f60;  alias, 1 drivers
v0000014d6e7e7600_0 .net "operand2", 31 0, L_0000014d6e8b1170;  alias, 1 drivers
v0000014d6e7e7880_0 .net "rst", 0 0, v0000014d6e7ec690_0;  alias, 1 drivers
E_0000014d6e7a4190/0 .event anyedge, v0000014d6e7b6f00_0, v0000014d6e7b6aa0_0, v0000014d6e7e7100_0, v0000014d6e7b7ea0_0;
E_0000014d6e7a4190/1 .event anyedge, v0000014d6e7b81c0_0;
E_0000014d6e7a4190 .event/or E_0000014d6e7a4190/0, E_0000014d6e7a4190/1;
S_0000014d6e73ef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000014d6e7e6160 .array "DataMem", 0 1023, 31 0;
v0000014d6e7e7e20_0 .net "address", 31 0, v0000014d6e7e68e0_0;  alias, 1 drivers
v0000014d6e7e6ac0_0 .net "clock", 0 0, L_0000014d6e856ba0;  1 drivers
v0000014d6e7e7b00_0 .net "data", 31 0, L_0000014d6e8562e0;  alias, 1 drivers
v0000014d6e7e7ba0_0 .var/i "i", 31 0;
v0000014d6e7e6fc0_0 .var "q", 31 0;
v0000014d6e7e7740_0 .net "rden", 0 0, v0000014d6e7b6820_0;  alias, 1 drivers
v0000014d6e7e6b60_0 .net "wren", 0 0, v0000014d6e7b7f40_0;  alias, 1 drivers
E_0000014d6e7a3e10 .event posedge, v0000014d6e7e6ac0_0;
S_0000014d6e851c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000014d6e7af570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000014d6e7a3b90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000014d6e7e6340_0 .net "PCin", 31 0, L_0000014d6e89f3d0;  alias, 1 drivers
v0000014d6e7e63e0_0 .var "PCout", 31 0;
v0000014d6e7e7560_0 .net "clk", 0 0, L_0000014d6e855ef0;  alias, 1 drivers
v0000014d6e7e6c00_0 .net "rst", 0 0, v0000014d6e7ec690_0;  alias, 1 drivers
    .scope S_0000014d6e73ed90;
T_0 ;
    %wait E_0000014d6e7a4190;
    %load/vec4 v0000014d6e7e7880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014d6e7e62a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014d6e7e74c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000014d6e7e6980_0;
    %load/vec4 v0000014d6e7e7600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000014d6e7e74c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000014d6e7e6980_0;
    %load/vec4 v0000014d6e7e7600_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000014d6e7e74c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000014d6e7e74c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000014d6e7e74c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000014d6e7e77e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000014d6e7e62a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014d6e851c20;
T_1 ;
    %wait E_0000014d6e7a3450;
    %load/vec4 v0000014d6e7e6c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014d6e7e63e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014d6e7e6340_0;
    %assign/vec4 v0000014d6e7e63e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014d6e7c0d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014d6e7b7040_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014d6e7b7040_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014d6e7b7040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %load/vec4 v0000014d6e7b7040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014d6e7b7040_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7b8260, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000014d6e7c0b80;
T_3 ;
    %wait E_0000014d6e7a28d0;
    %load/vec4 v0000014d6e7b6f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000014d6e7b7180_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014d6e7b7f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014d6e7b7fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014d6e7b6820_0, 0;
    %assign/vec4 v0000014d6e7b8120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000014d6e7b7180_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000014d6e7b6b40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000014d6e7b6a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014d6e7b6e60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014d6e7b7f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014d6e7b7fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014d6e7b6820_0, 0, 1;
    %store/vec4 v0000014d6e7b8120_0, 0, 1;
    %load/vec4 v0000014d6e7b6aa0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b7180_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b8120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %load/vec4 v0000014d6e7b81c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b8120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014d6e7b8120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b7fe0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b7f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014d6e7b6a00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014d6e7b6b40_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014d6e756550;
T_4 ;
    %wait E_0000014d6e7a3450;
    %fork t_1, S_0000014d6e7566e0;
    %jmp t_0;
    .scope S_0000014d6e7566e0;
t_1 ;
    %load/vec4 v0000014d6e7e72e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014d6e7b7360_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014d6e7b7360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014d6e7b7360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7e67a0, 0, 4;
    %load/vec4 v0000014d6e7b7360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014d6e7b7360_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000014d6e7e6480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000014d6e7e6f20_0;
    %load/vec4 v0000014d6e7e7c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7e67a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7e67a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000014d6e756550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014d6e756550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014d6e7e7ce0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014d6e7e7ce0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000014d6e7e7ce0_0;
    %ix/getv/s 4, v0000014d6e7e7ce0_0;
    %load/vec4a v0000014d6e7e67a0, 4;
    %ix/getv/s 4, v0000014d6e7e7ce0_0;
    %load/vec4a v0000014d6e7e67a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000014d6e7e7ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014d6e7e7ce0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000014d6e754c00;
T_6 ;
    %wait E_0000014d6e7a3850;
    %load/vec4 v0000014d6e7e7a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000014d6e7e7420_0;
    %load/vec4 v0000014d6e7e76a0_0;
    %add;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000014d6e7e7420_0;
    %load/vec4 v0000014d6e7e76a0_0;
    %sub;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000014d6e7e7420_0;
    %load/vec4 v0000014d6e7e76a0_0;
    %and;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000014d6e7e7420_0;
    %load/vec4 v0000014d6e7e76a0_0;
    %or;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000014d6e7e7420_0;
    %load/vec4 v0000014d6e7e76a0_0;
    %xor;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000014d6e7e7420_0;
    %load/vec4 v0000014d6e7e76a0_0;
    %or;
    %inv;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000014d6e7e7420_0;
    %load/vec4 v0000014d6e7e76a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000014d6e7e76a0_0;
    %load/vec4 v0000014d6e7e7420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000014d6e7e7420_0;
    %ix/getv 4, v0000014d6e7e76a0_0;
    %shiftl 4;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000014d6e7e7420_0;
    %ix/getv 4, v0000014d6e7e76a0_0;
    %shiftr 4;
    %assign/vec4 v0000014d6e7e68e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014d6e73ef20;
T_7 ;
    %wait E_0000014d6e7a3e10;
    %load/vec4 v0000014d6e7e7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000014d6e7e7e20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000014d6e7e6160, 4;
    %assign/vec4 v0000014d6e7e6fc0_0, 0;
T_7.0 ;
    %load/vec4 v0000014d6e7e6b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000014d6e7e7b00_0;
    %ix/getv 3, v0000014d6e7e7e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7e6160, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014d6e73ef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014d6e7e7ba0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000014d6e7e7ba0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014d6e7e7ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014d6e7e6160, 0, 4;
    %load/vec4 v0000014d6e7e7ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014d6e7e7ba0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000014d6e73ef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014d6e7e7ba0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000014d6e7e7ba0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000014d6e7e7ba0_0;
    %load/vec4a v0000014d6e7e6160, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000014d6e7e7ba0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000014d6e7e7ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014d6e7e7ba0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014d6e7af570;
T_10 ;
    %wait E_0000014d6e7a3450;
    %load/vec4 v0000014d6e7ec2d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014d6e7ec4b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014d6e7ec4b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000014d6e7ec4b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014d6e7af250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014d6e7ed590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014d6e7ec690_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000014d6e7af250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000014d6e7ed590_0;
    %inv;
    %assign/vec4 v0000014d6e7ed590_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014d6e7af250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014d6e7ec690_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014d6e7ec690_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000014d6e7eca50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
