{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551612359515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551612359521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 11:25:59 2019 " "Processing started: Sun Mar 03 11:25:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551612359521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1551612359521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1551612359521 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip " "Tcl Script File fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip " "set_global_assignment -name QIP_FILE fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551612359918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1551612359918 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fyp_gpio/fyp_gpio.qip " "Tcl Script File fyp_gpio/fyp_gpio.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fyp_gpio/fyp_gpio.qip " "set_global_assignment -name QIP_FILE fyp_gpio/fyp_gpio.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551612359918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1551612359918 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fyp_gpio/fyp_gpio.sip " "Tcl Script File fyp_gpio/fyp_gpio.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE fyp_gpio/fyp_gpio.sip " "set_global_assignment -name SIP_FILE fyp_gpio/fyp_gpio.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551612359918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1551612359918 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364485 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364486 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364486 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364487 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364487 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364488 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364488 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364489 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364489 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364490 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364491 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364491 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364492 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364492 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364493 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364493 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364494 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364495 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364495 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364496 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364496 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364498 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364498 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364499 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364499 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364500 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364500 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364501 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364501 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364502 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364502 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364503 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364503 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364504 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364504 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364505 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364505 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364506 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364506 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364507 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364507 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364508 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364508 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612364509 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364510 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364511 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364511 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364512 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364512 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364513 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364513 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364514 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364514 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364515 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364515 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364516 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364516 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364517 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364517 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364517 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364518 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364518 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364519 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364519 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364520 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364520 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364521 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364521 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364522 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364522 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364523 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364523 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364524 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364524 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364525 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364525 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364526 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364527 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364527 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364528 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364528 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364529 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364529 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364530 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364530 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364531 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364531 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364532 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364532 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612364533 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367838 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367839 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367840 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367841 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367842 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367842 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367843 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367844 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367845 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367846 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367848 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367849 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367849 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367850 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367851 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367852 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367853 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367853 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367854 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367855 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367856 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367857 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367858 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367858 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367859 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367860 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367861 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367862 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367863 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367864 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367864 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367865 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367866 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367866 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367867 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367867 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367868 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367869 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367869 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367870 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367870 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367871 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367871 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612367873 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367875 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367875 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367876 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367877 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367877 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367878 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367878 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367879 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367879 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367881 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367881 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367882 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367882 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367883 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367883 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367884 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367884 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367884 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367885 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367885 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367886 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367886 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367887 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367887 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367888 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367888 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367889 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367889 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367890 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367890 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367891 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367891 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367892 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367892 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367893 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367893 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367894 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367894 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367895 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367895 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367896 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367896 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367897 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612367898 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371174 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371174 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371175 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371187 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371187 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371188 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371188 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371189 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371189 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371190 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371190 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371191 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371191 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371192 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371192 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371193 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371193 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371194 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371195 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371195 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371196 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371196 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371197 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371197 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371198 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371198 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371199 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371200 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371201 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371201 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371202 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371202 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371203 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371203 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371204 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371204 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371205 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371205 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371206 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371206 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371207 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371207 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371208 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371208 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371209 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1551612371209 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371210 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371211 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371211 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371212 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371213 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371213 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371214 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371214 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371215 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371215 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371216 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371216 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371217 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371219 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371219 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371220 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371221 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371221 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371222 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371223 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371223 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371224 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371224 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371225 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371225 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371226 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371226 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371226 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371227 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371227 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371228 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371228 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371229 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371229 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371230 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371230 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371231 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371231 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371232 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371232 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371233 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371235 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1551612371235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 276 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 276 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551612371465 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 03 11:26:11 2019 " "Processing ended: Sun Mar 03 11:26:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551612371465 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551612371465 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551612371465 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1551612371465 ""}
