$date
	Mon Nov 10 13:26:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequence_test $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$var reg 8 % x [7:0] $end
$scope module FILT $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 8 & x [7:0] $end
$var wire 8 ' y [7:0] $end
$var reg 8 ( x_n [7:0] $end
$var reg 8 ) x_n_1 [7:0] $end
$scope module SEQ $end
$var wire 1 " clk $end
$var wire 1 # enable_start $end
$var wire 1 $ reset $end
$var wire 8 * x_n [7:0] $end
$var wire 8 + x_n_1 [7:0] $end
$var wire 8 , y [7:0] $end
$var wire 24 - mult_result [23:0] $end
$var parameter 8 . a $end
$var parameter 8 / aa $end
$var parameter 8 0 ab $end
$var parameter 8 1 b $end
$scope module MULT_AAY $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 8 2 multipliable_1 [7:0] $end
$var wire 8 3 multipliable_2 [7:0] $end
$var wire 1 $ reset $end
$var reg 32 4 mult_delay [31:0] $end
$var reg 8 5 mult_result [7:0] $end
$upscope $end
$scope module MULT_ABX $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 8 6 multipliable_1 [7:0] $end
$var wire 8 7 multipliable_2 [7:0] $end
$var wire 1 $ reset $end
$var reg 32 8 mult_delay [31:0] $end
$var reg 8 9 mult_result [7:0] $end
$upscope $end
$scope module MULT_BX $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 8 : multipliable_1 [7:0] $end
$var wire 8 ; multipliable_2 [7:0] $end
$var wire 1 $ reset $end
$var reg 32 < mult_delay [31:0] $end
$var reg 8 = mult_result [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 1
b110 0
b100 /
b10 .
$end
#0
$dumpvars
b0 =
b0 <
b0 ;
b11 :
b0 9
b0 8
b0 7
b110 6
b0 5
b0 4
b0 3
b100 2
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
1$
1#
0"
b0 !
$end
#50
1"
#100
b1 %
b1 &
0"
#150
b1 (
b1 *
b1 ;
1"
#200
b10 %
b10 &
0"
#250
b11 <
b1 )
b1 +
b1 7
b10 (
b10 *
b10 ;
1"
#300
b11 %
b11 &
0"
#350
b11 !
b11 '
b11 ,
b11 3
b10 )
b10 +
b10 7
b11 (
b11 *
b11 ;
b110000000000000000 -
b11 =
b110 <
b110 8
1"
#400
b100 %
b100 &
0"
#450
b1100 !
b1100 '
b1100 ,
b1100 3
b1100 4
b110 9
b1100 8
b1100000011000000000 -
b110 =
b1001 <
b11 )
b11 +
b11 7
b100 (
b100 *
b100 ;
1"
#500
b101 %
b101 &
0"
#550
b100001 !
b100001 '
b100001 ,
b100001 3
b100 )
b100 +
b100 7
b101 (
b101 *
b101 ;
b1001 =
b1100 <
b1100 9
b10010 8
b10010000110000001100 -
b1100 5
b110000 4
1"
#600
b110 %
b110 &
0"
#650
b1001110 !
b1001110 '
b1001110 ,
b1001110 3
b110000 5
b10000100 4
b10010 9
b11000 8
b11000001001000110000 -
b1100 =
b1111 <
b101 )
b101 +
b101 7
b110 (
b110 *
b110 ;
1"
#700
b111 %
b111 &
0"
#750
b10101011 !
b10101011 '
b10101011 ,
b10101011 3
b110 )
b110 +
b110 7
b111 (
b111 *
b111 ;
b1111 =
b10010 <
b11000 9
b11110 8
b11110001100010000100 -
b10000100 5
b100111000 4
1"
#800
b1000 %
b1000 &
0"
#850
b1101000 !
b1101000 '
b1101000 ,
b1101000 3
b111000 5
b1010101100 4
b11110 9
b100100 8
b100100001111000111000 -
b10010 =
b10101 <
b111 )
b111 +
b111 7
b1000 (
b1000 *
b1000 ;
1"
#900
b1001 %
b1001 &
0"
#910
b0 !
b0 '
b0 ,
b0 3
b0 )
b0 +
b0 7
b0 (
b0 *
b0 ;
b0 =
b0 <
b0 9
b0 8
b0 -
b0 5
b0 4
0$
#950
1"
#1000
b1010 %
b1010 &
0"
#1050
1"
#1100
b1011 %
b1011 &
0"
#1150
1"
#1200
b1100 %
b1100 &
0"
#1250
1"
#1300
b1101 %
b1101 &
0"
#1350
1"
#1400
b1110 %
b1110 &
0"
#1450
1"
#1500
b1111 %
b1111 &
0"
#1550
1"
#1600
b10000 %
b10000 &
0"
#1650
1"
#1700
b10001 %
b10001 &
0"
#1750
1"
#1800
b10010 %
b10010 &
0"
#1850
1"
#1900
b10011 %
b10011 &
0"
#1950
1"
#2000
b10100 %
b10100 &
0"
