// Seed: 1963167489
`timescale 1ps / 1 ps
module module_0;
  logic id_0;
  assign id_1[1] = id_0;
  logic id_2;
endmodule
