<html><body><samp><pre>
<!@TC:1394495355>
#Build: Synplify Pro G-2012.09-SP1 , Build 168R, Nov 26 2012
#install: C:\synopsys\fpga_G201209SP1
#OS: Windows 7 6.1
#Hostname: EEWS506A-027

#Implementation: rev_2

<a name=compilerReport42>$ Start of Compile</a>
#Mon Mar 10 23:49:15 2014

Synopsys VHDL Compiler, version comp201209rcp1, Build 124R, built Nov 27 2012
@N: : <!@TM:1394495356> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\synopsys\fpga_G201209SP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1394495356> | Setting time resolution to ns
@N: : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:30:7:30:10:@N::@XP_MSG">rcb.vhd(30)</a><!@TM:1394495356> | Top entity is set to rcb.
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\config_pack.vhd changed - recompiling
File C:\synopsys\fpga_G201209SP1\lib\vhd\std_textio.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\project_pack.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\pix_word_cache.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\helper_funcs.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd changed - recompiling
VHDL syntax check successful!
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:30:7:30:10:@N:CD630:@XP_MSG">rcb.vhd(30)</a><!@TM:1394495356> | Synthesizing work.rcb.rtl1 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:77:17:77:19:@N:CD231:@XP_MSG">rcb.vhd(77)</a><!@TM:1394495356> | Using onehot encoding for type state_type (s_error="10000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\pix_word_cache.vhd:9:7:9:21:@N:CD630:@XP_MSG">pix_word_cache.vhd(9)</a><!@TM:1394495356> | Synthesizing work.pix_word_cache.pwc 
Post processing for work.pix_word_cache.pwc
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:7:7:7:14:@N:CD630:@XP_MSG">ram_fsm.vhd(7)</a><!@TM:1394495356> | Synthesizing work.ram_fsm.synth 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:21:17:21:19:@N:CD233:@XP_MSG">ram_fsm.vhd(21)</a><!@TM:1394495356> | Using sequential encoding for type state_t
Post processing for work.ram_fsm.synth
Post processing for work.rcb.rtl1
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:1394495356> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:22:9:22:14:@N:CL201:@XP_MSG">ram_fsm.vhd(22)</a><!@TM:1394495356> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:78:8:78:13:@N:CL201:@XP_MSG">rcb.vhd(78)</a><!@TM:1394495356> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:122:2:122:6:@W:CL238:@XP_MSG">rcb.vhd(122)</a><!@TM:1394495356> | Latch state_transition.assert_sig0 enable evaluates to constant 0, optimized</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 10 23:49:16 2014

###########################################################]

</pre></samp></body></html>
Premap Report


</pre></samp></body></html>
<a name=mapperReport43>Synopsys Achronix Technology Pre-mapping, Version maprc, Build 1352R, Built Nov 27 2012 10:01:01</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Linked File: <a href="H:\Desktop\GitHub\VHDL\rev_2\proj_1_scck.rpt:@XP_FILE">proj_1_scck.rpt</a>
Printing clock  summary report in "H:\Desktop\GitHub\VHDL\rev_2\proj_1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1394495358> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1394495358> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 95MB)

Warning: Found 1 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd:414:1:414:3:@W:BN137:@XP_MSG">rcb.vhd(414)</a><!@TM:1394495358> | Found combinational loop during mapping at net ram_start</font>
1) instance ram_start (view:work.rcb(rtl1)), output net "ram_start" in work.rcb(rtl1)
    net        ram_state_machine.start
    input  pin ram_state_machine.delay/A[0]
    instance   ram_state_machine.delay (cell mux)
    output pin ram_state_machine.delay/OUT[0]
    net        ram_delay
    input  pin ram_delay_inv/I[0]
    instance   ram_delay_inv (cell inv)
    output pin ram_delay_inv/OUT[0]
    net        ram_delay_inv
    input  pin ram_start/B[0]
    instance   ram_start (cell mux)
    output pin ram_start/OUT[0]
    net        ram_start
End of loops


<a name=mapperReport44>Clock Summary</a>
**************

Start       Requested     Requested     Clock        Clock                
Clock       Frequency     Period        Type         Group                
--------------------------------------------------------------------------
rcb|clk     4.2 MHz       240.663       inferred     Autoconstr_clkgroup_0
==========================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:22:16:30:@W:MT529:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394495358> | Found inferred clock rcb|clk which controls 85 sequential elements including ram_state_machine.data_del[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

syn_allowed_resources : blockrams=1026  set on top level netlist rcb
Finished Pre Mapping Phase.Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 121MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 10 23:49:18 2014

###########################################################]

</pre></samp></body></html>
Map & Optimize Report


</pre></samp></body></html>
<a name=mapperReport45>Synopsys Achronix Technology Mapper, Version maprc, Build 1352R, Built Nov 27 2012 10:01:01</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1394495360> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1394495360> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 94MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 121MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd:414:1:414:3:@W:BN137:@XP_MSG">rcb.vhd(414)</a><!@TM:1394495360> | Found combinational loop during mapping at net ram_start</font>
1) instance ram_start (view:work.rcb(rtl1)), output net "ram_start" in work.rcb(rtl1)
    net        ram_state_machine.start
    input  pin ram_state_machine.delay/I[0]
    instance   ram_state_machine.delay (cell and)
    output pin ram_state_machine.delay/OUT
    net        ram_delay
    input  pin ram_delay_inv/I[0]
    instance   ram_delay_inv (cell inv)
    output pin ram_delay_inv/OUT[0]
    net        ram_delay_inv
    input  pin ram_start/I[0]
    instance   ram_start (cell and)
    output pin ram_start/OUT
    net        ram_start
End of loops
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1394495360> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 121MB)

Encoding state machine state[0:6] (view:work.rcb(rtl1))
original code -> new code
   00000010 -> 0000001
   00000100 -> 0000010
   00001000 -> 0000100
   00010000 -> 0001000
   00100000 -> 0010000
   01000000 -> 0100000
   10000000 -> 1000000
@N: : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd:93:8:93:20:@N::@XP_MSG">rcb.vhd(93)</a><!@TM:1394495360> | Found counter in view:work.rcb(rtl1) inst idle_counter[7:0]
Loop detected across counter idle_counter[7:0] - No Carry Save Implementation. 
Encoding state machine state[0:3] (view:work.ram_fsm(synth))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
<a name=error46><font color=red>@E:<a href="@E:BN242:@XP_HELP">BN242</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd:30:7:30:10:@E:BN242:@XP_MSG">rcb.vhd(30)</a><!@TM:1394495360> | Achronix does not allow combinational loops.</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 10 23:49:19 2014

###########################################################]

</pre></samp></body></html>
