m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/simulation/modelsim
vALU
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 11 definitions 0 22 ?;[g_S4UXWQ9gKXzcmHZZ3
DXx4 work 11 ALU_sv_unit 0 22 cOf4FiDk<Q::76lYRQZOh1
Z2 !s110 1614907136
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 D@=nn1bAODkQn57WG2`KU2
I^6zjim7T3JgKjDGUHEh9G2
!s105 ALU_sv_unit
S1
Z4 dC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code
Z5 w1614900754
Z6 8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv
Z7 FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv
!i122 8
L0 9 36
Z8 OV;L;2020.1;71
31
Z9 !s108 1614907135.000000
Z10 !s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
n@a@l@u
XALU_sv_unit
R0
R1
R2
VcOf4FiDk<Q::76lYRQZOh1
r1
!s85 0
!i10b 1
!s100 ^C6Z9VX=66bHb6dLnAIf[2
IcOf4FiDk<Q::76lYRQZOh1
!i103 1
S1
R4
R5
R6
R7
!i122 8
L0 8 0
R8
31
R9
R10
R11
!i113 1
R12
R13
n@a@l@u_sv_unit
vCtrl
R0
R1
DXx4 work 12 Ctrl_sv_unit 0 22 ^]CkE4:2MCDI27]3N;mKR0
R2
R3
r1
!s85 0
!i10b 1
!s100 E^1G4>BSJ<eVlKId7Tk@?2
InjcMQEdW`71L9GLiYezd10
!s105 Ctrl_sv_unit
S1
R4
Z14 w1614900312
Z15 8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv
Z16 FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv
!i122 9
Z17 L0 6 29
R8
31
Z18 !s108 1614907136.000000
Z19 !s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv|
!i113 1
R12
R13
n@ctrl
XCtrl_sv_unit
R0
R1
R2
V^]CkE4:2MCDI27]3N;mKR0
r1
!s85 0
!i10b 1
!s100 lhhg7h3mDEU`_Bkg05j_N3
I^]CkE4:2MCDI27]3N;mKR0
!i103 1
S1
R4
R14
R15
R16
!i122 9
L0 2 0
R8
31
R18
R19
R20
!i113 1
R12
R13
n@ctrl_sv_unit
vdata_mem
R0
R2
!i10b 1
!s100 AR?>O43cfnk:6zhoo`l253
Z21 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>979OzcG8hb5iNoZX3Zd:0
R3
S1
R4
w1614906137
8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv
FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv
!i122 10
R17
R8
r1
!s85 0
31
R18
!s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv|
!i113 1
R12
R13
Xdefinitions
R0
R2
!i10b 1
!s100 h?Ekd<aHPlQ904hOS6B7U0
R21
I?;[g_S4UXWQ9gKXzcmHZZ3
V?;[g_S4UXWQ9gKXzcmHZZ3
S1
R4
w1614902351
8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv
FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv
!i122 11
L0 3 0
R8
r1
!s85 0
31
R18
!s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv|
!i113 1
R12
R13
vencrypt_tb
R0
R2
!i10b 1
!s100 KoLERK1Mo5JlV55D7Cz^]3
R21
IhNCdDnN3>lU>F=LiTfZVI2
R3
S1
R4
w1614904753
8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv
FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv
!i122 15
L0 7 148
R8
r1
!s85 0
31
R18
!s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv|
!i113 1
R12
R13
vInstFetch
R0
R2
!i10b 1
!s100 @9aX6>9NW_0S>EZ59kc8A2
R21
I>bDX4]z>Z8fN;neH8Y^WA0
R3
S1
R4
w1614906444
8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv
FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv
!i122 12
L0 8 22
R8
r1
!s85 0
31
R18
!s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv|
!i113 1
R12
R13
n@inst@fetch
vInstROM
R0
R2
!i10b 1
!s100 5IdJ`kfZcm9czG[VDWnY<2
R21
I7jKW?XYz=6J@JMV_TgCHg0
R3
S1
R4
Z22 w1614898800
8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv
FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv
!i122 13
L0 11 14
R8
r1
!s85 0
31
R18
!s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv|
!i113 1
R12
R13
n@inst@r@o@m
vLUT
R0
R2
!i10b 1
!s100 NGjafEPm:=Jma<OoShR=83
R21
I^KN>b59hO1JOOTFTTDFkH1
R3
S1
R4
R22
8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/LUT.sv
FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/LUT.sv
!i122 14
L0 6 14
R8
r1
!s85 0
31
R18
!s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/LUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/LUT.sv|
!i113 1
R12
R13
n@l@u@t
vRegFile
R0
R1
DXx4 work 15 RegFile_sv_unit 0 22 PYImWQW:aGkTWa?2I<dz_1
Z23 !s110 1614907137
R3
r1
!s85 0
!i10b 1
!s100 2>GFZEF8nk[XSZih1?hIS0
If0;_][_d6a2EEaIR8^2fk0
!s105 RegFile_sv_unit
S1
R4
Z24 w1614899913
Z25 8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv
Z26 FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv
!i122 16
L0 11 41
R8
31
Z27 !s108 1614907137.000000
Z28 !s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv|
Z29 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv|
!i113 1
R12
R13
n@reg@file
XRegFile_sv_unit
R0
R1
R23
VPYImWQW:aGkTWa?2I<dz_1
r1
!s85 0
!i10b 1
!s100 <m`Yn6czBfNb=o=Q@J2DK1
IPYImWQW:aGkTWa?2I<dz_1
!i103 1
S1
R4
R24
R25
R26
!i122 16
L0 10 0
R8
31
R27
R28
R29
!i113 1
R12
R13
n@reg@file_sv_unit
vtop_level
R0
R1
DXx4 work 17 top_level_sv_unit 0 22 zhEB6BDT[HRTH79L95Z9>1
R23
R3
r1
!s85 0
!i10b 1
!s100 [B_>h;D7SHXhz`oDd]:K83
IBaS_mj14>n>7MZ8=d];DH0
!s105 top_level_sv_unit
S1
R4
Z30 w1614906515
Z31 8C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv
Z32 FC:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv
!i122 17
L0 7 108
R8
31
R27
!s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv|
Z33 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv|
!i113 1
R12
R13
Xtop_level_sv_unit
R0
R1
R23
VzhEB6BDT[HRTH79L95Z9>1
r1
!s85 0
!i10b 1
!s100 1`VkeX2n5=U>IGPf>387L3
IzhEB6BDT[HRTH79L95Z9>1
!i103 1
S1
R4
R30
R31
R32
!i122 17
L0 6 0
R8
31
R27
Z34 !s107 C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv|
R33
!i113 1
R12
R13
