
BFMC2024_BRUSHED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2a0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800d440  0800d440  0000e440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc04  0800dc04  0000f1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc04  0800dc04  0000ec04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc0c  0800dc0c  0000f1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc0c  0800dc0c  0000ec0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dc10  0800dc10  0000ec10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800dc14  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005fc  200001e8  0800ddfc  0000f1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007e4  0800ddfc  0000f7e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132ca  00000000  00000000  0000f218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bac  00000000  00000000  000224e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  00025090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ec6  00000000  00000000  00026360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004252  00000000  00000000  00027226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017699  00000000  00000000  0002b478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f91f  00000000  00000000  00042b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2430  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006664  00000000  00000000  000e2474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000e8ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d428 	.word	0x0800d428

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800d428 	.word	0x0800d428

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <DegreeSec2RPM>:
#include <DC_motor.h>

float DegreeSec2RPM(float speed_degsec){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	ed87 0a01 	vstr	s0, [r7, #4]
	float speed_rpm = speed_degsec * 60/360;
 8000ffe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001002:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800102c <DegreeSec2RPM+0x38>
 8001006:	ee27 7a87 	vmul.f32	s14, s15, s14
 800100a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001030 <DegreeSec2RPM+0x3c>
 800100e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001012:	edc7 7a03 	vstr	s15, [r7, #12]
	return speed_rpm;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	ee07 3a90 	vmov	s15, r3
}
 800101c:	eeb0 0a67 	vmov.f32	s0, s15
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	42700000 	.word	0x42700000
 8001030:	43b40000 	.word	0x43b40000

08001034 <Voltage2Duty>:

float Voltage2Duty(float u){
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	ed87 0a01 	vstr	s0, [r7, #4]

	float duty = 100*u/V_MAX;
 800103e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001042:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001098 <Voltage2Duty+0x64>
 8001046:	ee27 7a87 	vmul.f32	s14, s15, s14
 800104a:	eef1 6a0e 	vmov.f32	s13, #30	@ 0x40f00000  7.5
 800104e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001052:	edc7 7a03 	vstr	s15, [r7, #12]

	if(duty>100){
 8001056:	edd7 7a03 	vldr	s15, [r7, #12]
 800105a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001098 <Voltage2Duty+0x64>
 800105e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001066:	dd02      	ble.n	800106e <Voltage2Duty+0x3a>
		duty=100;
 8001068:	4b0c      	ldr	r3, [pc, #48]	@ (800109c <Voltage2Duty+0x68>)
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	e009      	b.n	8001082 <Voltage2Duty+0x4e>
	} else if(duty<0){
 800106e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001072:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107a:	d502      	bpl.n	8001082 <Voltage2Duty+0x4e>
		duty = 0;
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
	}

	return duty;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	ee07 3a90 	vmov	s15, r3
}
 8001088:	eeb0 0a67 	vmov.f32	s0, s15
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	42c80000 	.word	0x42c80000
 800109c:	42c80000 	.word	0x42c80000

080010a0 <set_PWM_and_dir>:
		dir = 1;
	}
	return dir;
}

void set_PWM_and_dir(uint32_t duty, uint8_t dir){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]

	TIM10->CCR1 = ((float)duty/100)*TIM10->ARR;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b6:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001104 <set_PWM_and_dir+0x64>
 80010ba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010be:	4b12      	ldr	r3, [pc, #72]	@ (8001108 <set_PWM_and_dir+0x68>)
 80010c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <set_PWM_and_dir+0x68>)
 80010d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010d4:	ee17 2a90 	vmov	r2, s15
 80010d8:	635a      	str	r2, [r3, #52]	@ 0x34

	if( dir == 0){
 80010da:	78fb      	ldrb	r3, [r7, #3]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d105      	bne.n	80010ec <set_PWM_and_dir+0x4c>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2101      	movs	r1, #1
 80010e4:	4809      	ldr	r0, [pc, #36]	@ (800110c <set_PWM_and_dir+0x6c>)
 80010e6:	f003 fceb 	bl	8004ac0 <HAL_GPIO_WritePin>
	}else if ( dir == 1){
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);
	}
}
 80010ea:	e007      	b.n	80010fc <set_PWM_and_dir+0x5c>
	}else if ( dir == 1){
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d104      	bne.n	80010fc <set_PWM_and_dir+0x5c>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);
 80010f2:	2201      	movs	r2, #1
 80010f4:	2101      	movs	r1, #1
 80010f6:	4805      	ldr	r0, [pc, #20]	@ (800110c <set_PWM_and_dir+0x6c>)
 80010f8:	f003 fce2 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	42c80000 	.word	0x42c80000
 8001108:	40014400 	.word	0x40014400
 800110c:	40020800 	.word	0x40020800

08001110 <init_PID>:
#include "PID.h"
#include <stdio.h>

void init_PID(PID* p, float Tc, float u_max, float u_min, float offset){
 8001110:	b480      	push	{r7}
 8001112:	b087      	sub	sp, #28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6178      	str	r0, [r7, #20]
 8001118:	ed87 0a04 	vstr	s0, [r7, #16]
 800111c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001120:	ed87 1a02 	vstr	s2, [r7, #8]
 8001124:	edc7 1a01 	vstr	s3, [r7, #4]
	p->Tc = Tc;
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	611a      	str	r2, [r3, #16]
	p->u_max = u_max;
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	68fa      	ldr	r2, [r7, #12]
 8001132:	615a      	str	r2, [r3, #20]
	p->u_min = u_min;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	68ba      	ldr	r2, [r7, #8]
 8001138:	619a      	str	r2, [r3, #24]
	p->Iterm = 0;
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	621a      	str	r2, [r3, #32]
	p->e_old = 0;
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
	p->offset = offset;
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001150:	bf00      	nop
 8001152:	371c      	adds	r7, #28
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <tune_PID>:

void tune_PID(PID*p, float Kp, float Ki, float Kd, float Kb){
 800115c:	b480      	push	{r7}
 800115e:	b087      	sub	sp, #28
 8001160:	af00      	add	r7, sp, #0
 8001162:	6178      	str	r0, [r7, #20]
 8001164:	ed87 0a04 	vstr	s0, [r7, #16]
 8001168:	edc7 0a03 	vstr	s1, [r7, #12]
 800116c:	ed87 1a02 	vstr	s2, [r7, #8]
 8001170:	edc7 1a01 	vstr	s3, [r7, #4]
	p->Kp = Kp;
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	601a      	str	r2, [r3, #0]
	p->Ki = Ki;
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	605a      	str	r2, [r3, #4]
	p->Kd = Kd;
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	609a      	str	r2, [r3, #8]
	p->Kb = Kb;
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	60da      	str	r2, [r3, #12]
}
 800118c:	bf00      	nop
 800118e:	371c      	adds	r7, #28
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <resetPID>:

void resetPID(PID* p){
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	p->Iterm = 0;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f04f 0200 	mov.w	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]
	p->e_old = 0;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f04f 0200 	mov.w	r2, #0
 80011ae:	61da      	str	r2, [r3, #28]
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <PID_controller>:

float PID_controller(PID* p , float y, float r){
 80011bc:	b480      	push	{r7}
 80011be:	b08d      	sub	sp, #52	@ 0x34
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	ed87 0a02 	vstr	s0, [r7, #8]
 80011c8:	edc7 0a01 	vstr	s1, [r7, #4]
	float u;
	float newIterm;
	float e = 0;
 80011cc:	f04f 0300 	mov.w	r3, #0
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24

	e = r-y;
 80011d2:	ed97 7a01 	vldr	s14, [r7, #4]
 80011d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80011da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	if (isinf(p->Iterm) || isnan(p->Iterm)) {
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	edd3 7a08 	vldr	s15, [r3, #32]
 80011e8:	eef0 7ae7 	vabs.f32	s15, s15
 80011ec:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800138c <PID_controller+0x1d0>
 80011f0:	eef4 7a47 	vcmp.f32	s15, s14
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	bfd4      	ite	le
 80011fa:	2301      	movle	r3, #1
 80011fc:	2300      	movgt	r3, #0
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	f083 0301 	eor.w	r3, r3, #1
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d107      	bne.n	800121a <PID_controller+0x5e>
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001210:	eef4 7a67 	vcmp.f32	s15, s15
 8001214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001218:	d707      	bvc.n	800122a <PID_controller+0x6e>
		p->Iterm = 0;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	621a      	str	r2, [r3, #32]
		p->e_old = 0;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	61da      	str	r2, [r3, #28]
	}


	float Pterm = p->Kp*e;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	edd3 7a00 	vldr	s15, [r3]
 8001230:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001234:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001238:	edc7 7a08 	vstr	s15, [r7, #32]
	newIterm = p->Iterm + (p->Ki)*p->Tc*p->e_old;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	edd3 6a01 	vldr	s13, [r3, #4]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	edd3 7a04 	vldr	s15, [r3, #16]
 800124e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	edd3 7a07 	vldr	s15, [r3, #28]
 8001258:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800125c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001260:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	float Dterm = (p->Kd/p->Tc)*(e - p->e_old);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	edd3 6a02 	vldr	s13, [r3, #8]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001270:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	edd3 7a07 	vldr	s15, [r3, #28]
 800127a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800127e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001286:	edc7 7a07 	vstr	s15, [r7, #28]

	p->e_old = e;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800128e:	61da      	str	r2, [r3, #28]


	u = Pterm + newIterm + Dterm + p->offset;
 8001290:	ed97 7a08 	vldr	s14, [r7, #32]
 8001294:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001298:	ee37 7a27 	vadd.f32	s14, s14, s15
 800129c:	edd7 7a07 	vldr	s15, [r7, #28]
 80012a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ae:	edc7 7a06 	vstr	s15, [r7, #24]

	if(p->offset == 0){
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c0:	d11a      	bne.n	80012f8 <PID_controller+0x13c>
		// ANTI-WINDUP DEL TERMINE INTEGRALE
		if(newIterm > p->u_max){
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	edd3 7a05 	vldr	s15, [r3, #20]
 80012c8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80012cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <PID_controller+0x122>
			newIterm = p->u_max;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012dc:	e00c      	b.n	80012f8 <PID_controller+0x13c>
		}
		else if(newIterm < p->u_min){
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80012e4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80012e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f0:	d502      	bpl.n	80012f8 <PID_controller+0x13c>
			newIterm = p->u_min;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
	}

		// saturazione con back-calculation
		float saturated_u = u;
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(saturated_u > p->u_max){
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	edd3 7a05 	vldr	s15, [r3, #20]
 8001302:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001306:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800130a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130e:	dd03      	ble.n	8001318 <PID_controller+0x15c>
			saturated_u = p->u_max;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	695b      	ldr	r3, [r3, #20]
 8001314:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001316:	e00c      	b.n	8001332 <PID_controller+0x176>
		}
		else if(saturated_u < p->u_min){
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	edd3 7a06 	vldr	s15, [r3, #24]
 800131e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001322:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132a:	d502      	bpl.n	8001332 <PID_controller+0x176>
			saturated_u = p->u_min;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	699b      	ldr	r3, [r3, #24]
 8001330:	62bb      	str	r3, [r7, #40]	@ 0x28
		}

		float correction = p->Kb * (saturated_u - u) * p->Ki * p->Tc;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	ed93 7a03 	vldr	s14, [r3, #12]
 8001338:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800133c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001340:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001344:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	edd3 7a01 	vldr	s15, [r3, #4]
 800134e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	edd3 7a04 	vldr	s15, [r3, #16]
 8001358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800135c:	edc7 7a05 	vstr	s15, [r7, #20]
		p->Iterm = newIterm + correction;
 8001360:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001364:	edd7 7a05 	vldr	s15, [r7, #20]
 8001368:	ee77 7a27 	vadd.f32	s15, s14, s15
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	edc3 7a08 	vstr	s15, [r3, #32]

		u = saturated_u;
 8001372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001374:	61bb      	str	r3, [r7, #24]

	if(p->offset == 0){
		//printf("%f;%f;%f\r\n", u, p->Iterm, correction);
	}

	return u;
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	ee07 3a90 	vmov	s15, r3
}
 800137c:	eeb0 0a67 	vmov.f32	s0, s15
 8001380:	3734      	adds	r7, #52	@ 0x34
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	7f7fffff 	.word	0x7f7fffff

08001390 <parseCSV>:


#define MAX_VALUES 3


void parseCSV(const char *csvString, float *values) {
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b087      	sub	sp, #28
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
    char *token;
    char *copy = strdup(csvString); // Make a copy of the string to avoid modifying the original
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f009 fb50 	bl	800aa40 <strdup>
 80013a0:	4603      	mov	r3, r0
 80013a2:	60fb      	str	r3, [r7, #12]
    int index = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	613b      	str	r3, [r7, #16]

    token = strtok(copy, ",");
 80013a8:	4912      	ldr	r1, [pc, #72]	@ (80013f4 <parseCSV+0x64>)
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f009 fb76 	bl	800aa9c <strtok>
 80013b0:	6178      	str	r0, [r7, #20]
    while (token != NULL && index < MAX_VALUES) {
 80013b2:	e012      	b.n	80013da <parseCSV+0x4a>
        values[index++] = strtof(token, NULL); // Convert token to float and store in the array
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	613a      	str	r2, [r7, #16]
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	18d4      	adds	r4, r2, r3
 80013c0:	2100      	movs	r1, #0
 80013c2:	6978      	ldr	r0, [r7, #20]
 80013c4:	f008 fa3a 	bl	800983c <strtof>
 80013c8:	eef0 7a40 	vmov.f32	s15, s0
 80013cc:	edc4 7a00 	vstr	s15, [r4]
        token = strtok(NULL, ",");
 80013d0:	4908      	ldr	r1, [pc, #32]	@ (80013f4 <parseCSV+0x64>)
 80013d2:	2000      	movs	r0, #0
 80013d4:	f009 fb62 	bl	800aa9c <strtok>
 80013d8:	6178      	str	r0, [r7, #20]
    while (token != NULL && index < MAX_VALUES) {
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d002      	beq.n	80013e6 <parseCSV+0x56>
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	dde6      	ble.n	80013b4 <parseCSV+0x24>
    }

    free(copy); // Free the dynamically allocated memory for the copied string
 80013e6:	68f8      	ldr	r0, [r7, #12]
 80013e8:	f007 fb6a 	bl	8008ac0 <free>
}
 80013ec:	bf00      	nop
 80013ee:	371c      	adds	r7, #28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd90      	pop	{r4, r7, pc}
 80013f4:	0800d440 	.word	0x0800d440

080013f8 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	4619      	mov	r1, r3
 8001406:	2007      	movs	r0, #7
 8001408:	f000 fb16 	bl	8001a38 <bno055_writeData>
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	4619      	mov	r1, r3
 8001422:	203d      	movs	r0, #61	@ 0x3d
 8001424:	f000 fb08 	bl	8001a38 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d103      	bne.n	8001436 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 800142e:	2013      	movs	r0, #19
 8001430:	f000 faf6 	bl	8001a20 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8001434:	e002      	b.n	800143c <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8001436:	2007      	movs	r0, #7
 8001438:	f000 faf2 	bl	8001a20 <bno055_delay>
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8001448:	2000      	movs	r0, #0
 800144a:	f7ff ffe3 	bl	8001414 <bno055_setOperationMode>
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}

08001452 <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8001452:	b580      	push	{r7, lr}
 8001454:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8001456:	200c      	movs	r0, #12
 8001458:	f7ff ffdc 	bl	8001414 <bno055_setOperationMode>
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}

08001460 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8001464:	2120      	movs	r1, #32
 8001466:	203f      	movs	r0, #63	@ 0x3f
 8001468:	f000 fae6 	bl	8001a38 <bno055_writeData>
  bno055_delay(700);
 800146c:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001470:	f000 fad6 	bl	8001a20 <bno055_delay>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}

08001478 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
  bno055_reset();
 800147e:	f7ff ffef 	bl	8001460 <bno055_reset>

  uint8_t id = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	2201      	movs	r2, #1
 800148a:	4619      	mov	r1, r3
 800148c:	2000      	movs	r0, #0
 800148e:	f000 fbbf 	bl	8001c10 <bno055_readData>
  if (id != BNO055_ID) {
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	2ba0      	cmp	r3, #160	@ 0xa0
 8001496:	d004      	beq.n	80014a2 <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	4619      	mov	r1, r3
 800149c:	4809      	ldr	r0, [pc, #36]	@ (80014c4 <bno055_setup+0x4c>)
 800149e:	f009 f95f 	bl	800a760 <iprintf>
  }
  bno055_setPage(0);
 80014a2:	2000      	movs	r0, #0
 80014a4:	f7ff ffa8 	bl	80013f8 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 80014a8:	2100      	movs	r1, #0
 80014aa:	203f      	movs	r0, #63	@ 0x3f
 80014ac:	f000 fac4 	bl	8001a38 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 80014b0:	f7ff ffc8 	bl	8001444 <bno055_setOperationModeConfig>
  bno055_delay(10);
 80014b4:	200a      	movs	r0, #10
 80014b6:	f000 fab3 	bl	8001a20 <bno055_delay>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	0800d444 	.word	0x0800d444

080014c8 <bno055_getSystemStatus>:
  uint8_t tmp;
  bno055_readData(BNO055_BL_REV_ID, &tmp, 1);
  return tmp;
}

uint8_t bno055_getSystemStatus() {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
  bno055_setPage(0);
 80014ce:	2000      	movs	r0, #0
 80014d0:	f7ff ff92 	bl	80013f8 <bno055_setPage>
  uint8_t tmp;
  bno055_readData(BNO055_SYS_STATUS, &tmp, 1);
 80014d4:	1dfb      	adds	r3, r7, #7
 80014d6:	2201      	movs	r2, #1
 80014d8:	4619      	mov	r1, r3
 80014da:	2039      	movs	r0, #57	@ 0x39
 80014dc:	f000 fb98 	bl	8001c10 <bno055_readData>
  return tmp;
 80014e0:	79fb      	ldrb	r3, [r7, #7]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <bno055_getCalibrationState>:
  uint8_t tmp;
  bno055_readData(BNO055_SYS_ERR, &tmp, 1);
  return tmp;
}

bno055_calibration_state_t bno055_getCalibrationState() {
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b084      	sub	sp, #16
 80014ee:	af00      	add	r7, sp, #0
  bno055_setPage(0);
 80014f0:	2000      	movs	r0, #0
 80014f2:	f7ff ff81 	bl	80013f8 <bno055_setPage>
  bno055_calibration_state_t cal = {.sys = 0, .gyro = 0, .mag = 0, .accel = 0};
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
  uint8_t calState = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CALIB_STAT, &calState, 1);
 80014fe:	1dfb      	adds	r3, r7, #7
 8001500:	2201      	movs	r2, #1
 8001502:	4619      	mov	r1, r3
 8001504:	2035      	movs	r0, #53	@ 0x35
 8001506:	f000 fb83 	bl	8001c10 <bno055_readData>
  cal.sys = (calState >> 6) & 0x03;
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	099b      	lsrs	r3, r3, #6
 800150e:	b2db      	uxtb	r3, r3
 8001510:	723b      	strb	r3, [r7, #8]
  cal.gyro = (calState >> 4) & 0x03;
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	091b      	lsrs	r3, r3, #4
 8001516:	b2db      	uxtb	r3, r3
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	727b      	strb	r3, [r7, #9]
  cal.accel = (calState >> 2) & 0x03;
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	089b      	lsrs	r3, r3, #2
 8001524:	b2db      	uxtb	r3, r3
 8001526:	f003 0303 	and.w	r3, r3, #3
 800152a:	b2db      	uxtb	r3, r3
 800152c:	72fb      	strb	r3, [r7, #11]
  cal.mag = calState & 0x03;
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	f003 0303 	and.w	r3, r3, #3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	72bb      	strb	r3, [r7, #10]
  return cal;
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	2300      	movs	r3, #0
 800153e:	7b3a      	ldrb	r2, [r7, #12]
 8001540:	f362 0307 	bfi	r3, r2, #0, #8
 8001544:	7b7a      	ldrb	r2, [r7, #13]
 8001546:	f362 230f 	bfi	r3, r2, #8, #8
 800154a:	7bba      	ldrb	r2, [r7, #14]
 800154c:	f362 4317 	bfi	r3, r2, #16, #8
 8001550:	7bfa      	ldrb	r2, [r7, #15]
 8001552:	f362 631f 	bfi	r3, r2, #24, #8
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8001560:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001564:	b09e      	sub	sp, #120	@ 0x78
 8001566:	af00      	add	r7, sp, #0
 8001568:	4603      	mov	r3, r0
 800156a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  bno055_setPage(0);
 800156e:	2000      	movs	r0, #0
 8001570:	f7ff ff42 	bl	80013f8 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8001574:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001578:	2b20      	cmp	r3, #32
 800157a:	d108      	bne.n	800158e <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 800157c:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001580:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001584:	2208      	movs	r2, #8
 8001586:	4618      	mov	r0, r3
 8001588:	f000 fb42 	bl	8001c10 <bno055_readData>
 800158c:	e007      	b.n	800159e <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 800158e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001592:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001596:	2206      	movs	r2, #6
 8001598:	4618      	mov	r0, r3
 800159a:	f000 fb39 	bl	8001c10 <bno055_readData>

  double scale = 1;
 800159e:	f04f 0200 	mov.w	r2, #0
 80015a2:	4b8b      	ldr	r3, [pc, #556]	@ (80017d0 <bno055_getVector+0x270>)
 80015a4:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 80015a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015ac:	2b0e      	cmp	r3, #14
 80015ae:	d109      	bne.n	80015c4 <bno055_getVector+0x64>
    scale = magScale;
 80015b0:	4b88      	ldr	r3, [pc, #544]	@ (80017d4 <bno055_getVector+0x274>)
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ffad 	bl	8000514 <__aeabi_ui2d>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 80015c2:	e03e      	b.n	8001642 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 80015c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015c8:	2b08      	cmp	r3, #8
 80015ca:	d007      	beq.n	80015dc <bno055_getVector+0x7c>
 80015cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015d0:	2b28      	cmp	r3, #40	@ 0x28
 80015d2:	d003      	beq.n	80015dc <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 80015d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80015da:	d109      	bne.n	80015f0 <bno055_getVector+0x90>
    scale = accelScale;
 80015dc:	4b7e      	ldr	r3, [pc, #504]	@ (80017d8 <bno055_getVector+0x278>)
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7fe ff97 	bl	8000514 <__aeabi_ui2d>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 80015ee:	e028      	b.n	8001642 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 80015f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015f4:	2b14      	cmp	r3, #20
 80015f6:	d109      	bne.n	800160c <bno055_getVector+0xac>
    scale = angularRateScale;
 80015f8:	4b78      	ldr	r3, [pc, #480]	@ (80017dc <bno055_getVector+0x27c>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe ff89 	bl	8000514 <__aeabi_ui2d>
 8001602:	4602      	mov	r2, r0
 8001604:	460b      	mov	r3, r1
 8001606:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 800160a:	e01a      	b.n	8001642 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 800160c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001610:	2b1a      	cmp	r3, #26
 8001612:	d109      	bne.n	8001628 <bno055_getVector+0xc8>
    scale = eulerScale;
 8001614:	4b72      	ldr	r3, [pc, #456]	@ (80017e0 <bno055_getVector+0x280>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ff7b 	bl	8000514 <__aeabi_ui2d>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 8001626:	e00c      	b.n	8001642 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8001628:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800162c:	2b20      	cmp	r3, #32
 800162e:	d108      	bne.n	8001642 <bno055_getVector+0xe2>
    scale = quaScale;
 8001630:	4b6c      	ldr	r3, [pc, #432]	@ (80017e4 <bno055_getVector+0x284>)
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff6d 	bl	8000514 <__aeabi_ui2d>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8001642:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001646:	2220      	movs	r2, #32
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f009 f9f0 	bl	800aa30 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8001650:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001654:	2b20      	cmp	r3, #32
 8001656:	d150      	bne.n	80016fa <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8001658:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800165c:	021b      	lsls	r3, r3, #8
 800165e:	b21a      	sxth	r2, r3
 8001660:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001664:	b21b      	sxth	r3, r3
 8001666:	4313      	orrs	r3, r2
 8001668:	b21b      	sxth	r3, r3
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff62 	bl	8000534 <__aeabi_i2d>
 8001670:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001674:	f7ff f8f2 	bl	800085c <__aeabi_ddiv>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001680:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	b21a      	sxth	r2, r3
 8001688:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800168c:	b21b      	sxth	r3, r3
 800168e:	4313      	orrs	r3, r2
 8001690:	b21b      	sxth	r3, r3
 8001692:	4618      	mov	r0, r3
 8001694:	f7fe ff4e 	bl	8000534 <__aeabi_i2d>
 8001698:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800169c:	f7ff f8de 	bl	800085c <__aeabi_ddiv>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 80016a8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b21b      	sxth	r3, r3
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe ff3a 	bl	8000534 <__aeabi_i2d>
 80016c0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80016c4:	f7ff f8ca 	bl	800085c <__aeabi_ddiv>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 80016d0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80016d4:	021b      	lsls	r3, r3, #8
 80016d6:	b21a      	sxth	r2, r3
 80016d8:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80016dc:	b21b      	sxth	r3, r3
 80016de:	4313      	orrs	r3, r2
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe ff26 	bl	8000534 <__aeabi_i2d>
 80016e8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80016ec:	f7ff f8b6 	bl	800085c <__aeabi_ddiv>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 80016f8:	e03b      	b.n	8001772 <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 80016fa:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80016fe:	021b      	lsls	r3, r3, #8
 8001700:	b21a      	sxth	r2, r3
 8001702:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001706:	b21b      	sxth	r3, r3
 8001708:	4313      	orrs	r3, r2
 800170a:	b21b      	sxth	r3, r3
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ff11 	bl	8000534 <__aeabi_i2d>
 8001712:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001716:	f7ff f8a1 	bl	800085c <__aeabi_ddiv>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001722:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001726:	021b      	lsls	r3, r3, #8
 8001728:	b21a      	sxth	r2, r3
 800172a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800172e:	b21b      	sxth	r3, r3
 8001730:	4313      	orrs	r3, r2
 8001732:	b21b      	sxth	r3, r3
 8001734:	4618      	mov	r0, r3
 8001736:	f7fe fefd 	bl	8000534 <__aeabi_i2d>
 800173a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800173e:	f7ff f88d 	bl	800085c <__aeabi_ddiv>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 800174a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800174e:	021b      	lsls	r3, r3, #8
 8001750:	b21a      	sxth	r2, r3
 8001752:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001756:	b21b      	sxth	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b21b      	sxth	r3, r3
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fee9 	bl	8000534 <__aeabi_i2d>
 8001762:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001766:	f7ff f879 	bl	800085c <__aeabi_ddiv>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  }

  return xyz;
 8001772:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8001776:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800177a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800177c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800177e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001782:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001786:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800178a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800178e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001792:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001796:	ec49 8b14 	vmov	d4, r8, r9
 800179a:	ec45 4b15 	vmov	d5, r4, r5
 800179e:	ec41 0b16 	vmov	d6, r0, r1
 80017a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80017a6:	eeb0 0a44 	vmov.f32	s0, s8
 80017aa:	eef0 0a64 	vmov.f32	s1, s9
 80017ae:	eeb0 1a45 	vmov.f32	s2, s10
 80017b2:	eef0 1a65 	vmov.f32	s3, s11
 80017b6:	eeb0 2a46 	vmov.f32	s4, s12
 80017ba:	eef0 2a66 	vmov.f32	s5, s13
 80017be:	eeb0 3a47 	vmov.f32	s6, s14
 80017c2:	eef0 3a67 	vmov.f32	s7, s15
 80017c6:	3778      	adds	r7, #120	@ 0x78
 80017c8:	46bd      	mov	sp, r7
 80017ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80017ce:	bf00      	nop
 80017d0:	3ff00000 	.word	0x3ff00000
 80017d4:	20000006 	.word	0x20000006
 80017d8:	20000000 	.word	0x20000000
 80017dc:	20000002 	.word	0x20000002
 80017e0:	20000004 	.word	0x20000004
 80017e4:	20000008 	.word	0x20000008

080017e8 <bno055_getVectorAccelerometer>:

bno055_vector_t bno055_getVectorAccelerometer() {
 80017e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017ec:	b090      	sub	sp, #64	@ 0x40
 80017ee:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
 80017f0:	2008      	movs	r0, #8
 80017f2:	f7ff feb5 	bl	8001560 <bno055_getVector>
 80017f6:	eeb0 4a40 	vmov.f32	s8, s0
 80017fa:	eef0 4a60 	vmov.f32	s9, s1
 80017fe:	eeb0 5a41 	vmov.f32	s10, s2
 8001802:	eef0 5a61 	vmov.f32	s11, s3
 8001806:	eeb0 6a42 	vmov.f32	s12, s4
 800180a:	eef0 6a62 	vmov.f32	s13, s5
 800180e:	eeb0 7a43 	vmov.f32	s14, s6
 8001812:	eef0 7a63 	vmov.f32	s15, s7
 8001816:	ed87 4b08 	vstr	d4, [r7, #32]
 800181a:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 800181e:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 8001822:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 8001826:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800182a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800182e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001832:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001836:	ec49 8b14 	vmov	d4, r8, r9
 800183a:	ec45 4b15 	vmov	d5, r4, r5
 800183e:	ec41 0b16 	vmov	d6, r0, r1
 8001842:	ec43 2b17 	vmov	d7, r2, r3
}
 8001846:	eeb0 0a44 	vmov.f32	s0, s8
 800184a:	eef0 0a64 	vmov.f32	s1, s9
 800184e:	eeb0 1a45 	vmov.f32	s2, s10
 8001852:	eef0 1a65 	vmov.f32	s3, s11
 8001856:	eeb0 2a46 	vmov.f32	s4, s12
 800185a:	eef0 2a66 	vmov.f32	s5, s13
 800185e:	eeb0 3a47 	vmov.f32	s6, s14
 8001862:	eef0 3a67 	vmov.f32	s7, s15
 8001866:	3740      	adds	r7, #64	@ 0x40
 8001868:	46bd      	mov	sp, r7
 800186a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800186e <bno055_getVectorMagnetometer>:
bno055_vector_t bno055_getVectorMagnetometer() {
 800186e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001872:	b090      	sub	sp, #64	@ 0x40
 8001874:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
 8001876:	200e      	movs	r0, #14
 8001878:	f7ff fe72 	bl	8001560 <bno055_getVector>
 800187c:	eeb0 4a40 	vmov.f32	s8, s0
 8001880:	eef0 4a60 	vmov.f32	s9, s1
 8001884:	eeb0 5a41 	vmov.f32	s10, s2
 8001888:	eef0 5a61 	vmov.f32	s11, s3
 800188c:	eeb0 6a42 	vmov.f32	s12, s4
 8001890:	eef0 6a62 	vmov.f32	s13, s5
 8001894:	eeb0 7a43 	vmov.f32	s14, s6
 8001898:	eef0 7a63 	vmov.f32	s15, s7
 800189c:	ed87 4b08 	vstr	d4, [r7, #32]
 80018a0:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 80018a4:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 80018a8:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 80018ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80018b0:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80018b4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80018b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80018bc:	ec49 8b14 	vmov	d4, r8, r9
 80018c0:	ec45 4b15 	vmov	d5, r4, r5
 80018c4:	ec41 0b16 	vmov	d6, r0, r1
 80018c8:	ec43 2b17 	vmov	d7, r2, r3
}
 80018cc:	eeb0 0a44 	vmov.f32	s0, s8
 80018d0:	eef0 0a64 	vmov.f32	s1, s9
 80018d4:	eeb0 1a45 	vmov.f32	s2, s10
 80018d8:	eef0 1a65 	vmov.f32	s3, s11
 80018dc:	eeb0 2a46 	vmov.f32	s4, s12
 80018e0:	eef0 2a66 	vmov.f32	s5, s13
 80018e4:	eeb0 3a47 	vmov.f32	s6, s14
 80018e8:	eef0 3a67 	vmov.f32	s7, s15
 80018ec:	3740      	adds	r7, #64	@ 0x40
 80018ee:	46bd      	mov	sp, r7
 80018f0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080018f4 <bno055_getVectorGyroscope>:
bno055_vector_t bno055_getVectorGyroscope() {
 80018f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018f8:	b090      	sub	sp, #64	@ 0x40
 80018fa:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 80018fc:	2014      	movs	r0, #20
 80018fe:	f7ff fe2f 	bl	8001560 <bno055_getVector>
 8001902:	eeb0 4a40 	vmov.f32	s8, s0
 8001906:	eef0 4a60 	vmov.f32	s9, s1
 800190a:	eeb0 5a41 	vmov.f32	s10, s2
 800190e:	eef0 5a61 	vmov.f32	s11, s3
 8001912:	eeb0 6a42 	vmov.f32	s12, s4
 8001916:	eef0 6a62 	vmov.f32	s13, s5
 800191a:	eeb0 7a43 	vmov.f32	s14, s6
 800191e:	eef0 7a63 	vmov.f32	s15, s7
 8001922:	ed87 4b08 	vstr	d4, [r7, #32]
 8001926:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 800192a:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 800192e:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 8001932:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001936:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800193a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800193e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001942:	ec49 8b14 	vmov	d4, r8, r9
 8001946:	ec45 4b15 	vmov	d5, r4, r5
 800194a:	ec41 0b16 	vmov	d6, r0, r1
 800194e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001952:	eeb0 0a44 	vmov.f32	s0, s8
 8001956:	eef0 0a64 	vmov.f32	s1, s9
 800195a:	eeb0 1a45 	vmov.f32	s2, s10
 800195e:	eef0 1a65 	vmov.f32	s3, s11
 8001962:	eeb0 2a46 	vmov.f32	s4, s12
 8001966:	eef0 2a66 	vmov.f32	s5, s13
 800196a:	eeb0 3a47 	vmov.f32	s6, s14
 800196e:	eef0 3a67 	vmov.f32	s7, s15
 8001972:	3740      	adds	r7, #64	@ 0x40
 8001974:	46bd      	mov	sp, r7
 8001976:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800197a <bno055_getVectorQuaternion>:
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
}
bno055_vector_t bno055_getVectorGravity() {
  return bno055_getVector(BNO055_VECTOR_GRAVITY);
}
bno055_vector_t bno055_getVectorQuaternion() {
 800197a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800197e:	b090      	sub	sp, #64	@ 0x40
 8001980:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_QUATERNION);
 8001982:	2020      	movs	r0, #32
 8001984:	f7ff fdec 	bl	8001560 <bno055_getVector>
 8001988:	eeb0 4a40 	vmov.f32	s8, s0
 800198c:	eef0 4a60 	vmov.f32	s9, s1
 8001990:	eeb0 5a41 	vmov.f32	s10, s2
 8001994:	eef0 5a61 	vmov.f32	s11, s3
 8001998:	eeb0 6a42 	vmov.f32	s12, s4
 800199c:	eef0 6a62 	vmov.f32	s13, s5
 80019a0:	eeb0 7a43 	vmov.f32	s14, s6
 80019a4:	eef0 7a63 	vmov.f32	s15, s7
 80019a8:	ed87 4b08 	vstr	d4, [r7, #32]
 80019ac:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 80019b0:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 80019b4:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 80019b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019bc:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80019c0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80019c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019c8:	ec49 8b14 	vmov	d4, r8, r9
 80019cc:	ec45 4b15 	vmov	d5, r4, r5
 80019d0:	ec41 0b16 	vmov	d6, r0, r1
 80019d4:	ec43 2b17 	vmov	d7, r2, r3
}
 80019d8:	eeb0 0a44 	vmov.f32	s0, s8
 80019dc:	eef0 0a64 	vmov.f32	s1, s9
 80019e0:	eeb0 1a45 	vmov.f32	s2, s10
 80019e4:	eef0 1a65 	vmov.f32	s3, s11
 80019e8:	eeb0 2a46 	vmov.f32	s4, s12
 80019ec:	eef0 2a66 	vmov.f32	s5, s13
 80019f0:	eeb0 3a47 	vmov.f32	s6, s14
 80019f4:	eef0 3a67 	vmov.f32	s7, s15
 80019f8:	3740      	adds	r7, #64	@ 0x40
 80019fa:	46bd      	mov	sp, r7
 80019fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001a00 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8001a08:	4a04      	ldr	r2, [pc, #16]	@ (8001a1c <bno055_assignI2C+0x1c>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6013      	str	r3, [r2, #0]
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20000204 	.word	0x20000204

08001a20 <bno055_delay>:

void bno055_delay(int time) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f001 ff10 	bl	8003850 <HAL_Delay>
#endif
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af02      	add	r7, sp, #8
 8001a3e:	4603      	mov	r3, r0
 8001a40:	460a      	mov	r2, r1
 8001a42:	71fb      	strb	r3, [r7, #7]
 8001a44:	4613      	mov	r3, r2
 8001a46:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	733b      	strb	r3, [r7, #12]
 8001a4c:	79bb      	ldrb	r3, [r7, #6]
 8001a4e:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 8001a50:	4b5a      	ldr	r3, [pc, #360]	@ (8001bbc <bno055_writeData+0x184>)
 8001a52:	6818      	ldr	r0, [r3, #0]
 8001a54:	f107 020c 	add.w	r2, r7, #12
 8001a58:	230a      	movs	r3, #10
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	2150      	movs	r1, #80	@ 0x50
 8001a60:	f003 f9a4 	bl	8004dac <HAL_I2C_Master_Transmit>
 8001a64:	4603      	mov	r3, r0
 8001a66:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 8001a68:	7dfb      	ldrb	r3, [r7, #23]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 80a0 	beq.w	8001bb0 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 8001a70:	7dfb      	ldrb	r3, [r7, #23]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d103      	bne.n	8001a7e <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8001a76:	4852      	ldr	r0, [pc, #328]	@ (8001bc0 <bno055_writeData+0x188>)
 8001a78:	f008 feda 	bl	800a830 <puts>
 8001a7c:	e012      	b.n	8001aa4 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 8001a7e:	7dfb      	ldrb	r3, [r7, #23]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d103      	bne.n	8001a8c <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8001a84:	484f      	ldr	r0, [pc, #316]	@ (8001bc4 <bno055_writeData+0x18c>)
 8001a86:	f008 fed3 	bl	800a830 <puts>
 8001a8a:	e00b      	b.n	8001aa4 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8001a8c:	7dfb      	ldrb	r3, [r7, #23]
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d103      	bne.n	8001a9a <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 8001a92:	484d      	ldr	r0, [pc, #308]	@ (8001bc8 <bno055_writeData+0x190>)
 8001a94:	f008 fecc 	bl	800a830 <puts>
 8001a98:	e004      	b.n	8001aa4 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8001a9a:	7dfb      	ldrb	r3, [r7, #23]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	484b      	ldr	r0, [pc, #300]	@ (8001bcc <bno055_writeData+0x194>)
 8001aa0:	f008 fe5e 	bl	800a760 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8001aa4:	4b45      	ldr	r3, [pc, #276]	@ (8001bbc <bno055_writeData+0x184>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f003 fcb1 	bl	8005410 <HAL_I2C_GetError>
 8001aae:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d07e      	beq.n	8001bb4 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d103      	bne.n	8001ac4 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8001abc:	4844      	ldr	r0, [pc, #272]	@ (8001bd0 <bno055_writeData+0x198>)
 8001abe:	f008 feb7 	bl	800a830 <puts>
 8001ac2:	e021      	b.n	8001b08 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d103      	bne.n	8001ad2 <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8001aca:	4842      	ldr	r0, [pc, #264]	@ (8001bd4 <bno055_writeData+0x19c>)
 8001acc:	f008 feb0 	bl	800a830 <puts>
 8001ad0:	e01a      	b.n	8001b08 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d103      	bne.n	8001ae0 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8001ad8:	483f      	ldr	r0, [pc, #252]	@ (8001bd8 <bno055_writeData+0x1a0>)
 8001ada:	f008 fea9 	bl	800a830 <puts>
 8001ade:	e013      	b.n	8001b08 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	2b08      	cmp	r3, #8
 8001ae4:	d103      	bne.n	8001aee <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 8001ae6:	483d      	ldr	r0, [pc, #244]	@ (8001bdc <bno055_writeData+0x1a4>)
 8001ae8:	f008 fea2 	bl	800a830 <puts>
 8001aec:	e00c      	b.n	8001b08 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	2b10      	cmp	r3, #16
 8001af2:	d103      	bne.n	8001afc <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8001af4:	483a      	ldr	r0, [pc, #232]	@ (8001be0 <bno055_writeData+0x1a8>)
 8001af6:	f008 fe9b 	bl	800a830 <puts>
 8001afa:	e005      	b.n	8001b08 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	2b20      	cmp	r3, #32
 8001b00:	d102      	bne.n	8001b08 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 8001b02:	4838      	ldr	r0, [pc, #224]	@ (8001be4 <bno055_writeData+0x1ac>)
 8001b04:	f008 fe94 	bl	800a830 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8001b08:	4b2c      	ldr	r3, [pc, #176]	@ (8001bbc <bno055_writeData+0x184>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f003 fc71 	bl	80053f4 <HAL_I2C_GetState>
 8001b12:	4603      	mov	r3, r0
 8001b14:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d103      	bne.n	8001b24 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8001b1c:	4832      	ldr	r0, [pc, #200]	@ (8001be8 <bno055_writeData+0x1b0>)
 8001b1e:	f008 fe87 	bl	800a830 <puts>
 8001b22:	e048      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	2b20      	cmp	r3, #32
 8001b28:	d103      	bne.n	8001b32 <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8001b2a:	482f      	ldr	r0, [pc, #188]	@ (8001be8 <bno055_writeData+0x1b0>)
 8001b2c:	f008 fe80 	bl	800a830 <puts>
 8001b30:	e041      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	2b24      	cmp	r3, #36	@ 0x24
 8001b36:	d103      	bne.n	8001b40 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8001b38:	482c      	ldr	r0, [pc, #176]	@ (8001bec <bno055_writeData+0x1b4>)
 8001b3a:	f008 fe79 	bl	800a830 <puts>
 8001b3e:	e03a      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	2b21      	cmp	r3, #33	@ 0x21
 8001b44:	d103      	bne.n	8001b4e <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 8001b46:	482a      	ldr	r0, [pc, #168]	@ (8001bf0 <bno055_writeData+0x1b8>)
 8001b48:	f008 fe72 	bl	800a830 <puts>
 8001b4c:	e033      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	2b22      	cmp	r3, #34	@ 0x22
 8001b52:	d103      	bne.n	8001b5c <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8001b54:	4827      	ldr	r0, [pc, #156]	@ (8001bf4 <bno055_writeData+0x1bc>)
 8001b56:	f008 fe6b 	bl	800a830 <puts>
 8001b5a:	e02c      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	2b28      	cmp	r3, #40	@ 0x28
 8001b60:	d103      	bne.n	8001b6a <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 8001b62:	4825      	ldr	r0, [pc, #148]	@ (8001bf8 <bno055_writeData+0x1c0>)
 8001b64:	f008 fe64 	bl	800a830 <puts>
 8001b68:	e025      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	2b29      	cmp	r3, #41	@ 0x29
 8001b6e:	d103      	bne.n	8001b78 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8001b70:	4822      	ldr	r0, [pc, #136]	@ (8001bfc <bno055_writeData+0x1c4>)
 8001b72:	f008 fe5d 	bl	800a830 <puts>
 8001b76:	e01e      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b7c:	d103      	bne.n	8001b86 <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8001b7e:	4820      	ldr	r0, [pc, #128]	@ (8001c00 <bno055_writeData+0x1c8>)
 8001b80:	f008 fe56 	bl	800a830 <puts>
 8001b84:	e017      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
 8001b88:	2b60      	cmp	r3, #96	@ 0x60
 8001b8a:	d103      	bne.n	8001b94 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8001b8c:	481d      	ldr	r0, [pc, #116]	@ (8001c04 <bno055_writeData+0x1cc>)
 8001b8e:	f008 fe4f 	bl	800a830 <puts>
 8001b92:	e010      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	2ba0      	cmp	r3, #160	@ 0xa0
 8001b98:	d103      	bne.n	8001ba2 <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8001b9a:	481b      	ldr	r0, [pc, #108]	@ (8001c08 <bno055_writeData+0x1d0>)
 8001b9c:	f008 fe48 	bl	800a830 <puts>
 8001ba0:	e009      	b.n	8001bb6 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 8001ba2:	7bfb      	ldrb	r3, [r7, #15]
 8001ba4:	2be0      	cmp	r3, #224	@ 0xe0
 8001ba6:	d106      	bne.n	8001bb6 <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8001ba8:	4818      	ldr	r0, [pc, #96]	@ (8001c0c <bno055_writeData+0x1d4>)
 8001baa:	f008 fe41 	bl	800a830 <puts>
 8001bae:	e002      	b.n	8001bb6 <bno055_writeData+0x17e>
    return;
 8001bb0:	bf00      	nop
 8001bb2:	e000      	b.n	8001bb6 <bno055_writeData+0x17e>
    return;
 8001bb4:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000204 	.word	0x20000204
 8001bc0:	0800d480 	.word	0x0800d480
 8001bc4:	0800d4a4 	.word	0x0800d4a4
 8001bc8:	0800d4cc 	.word	0x0800d4cc
 8001bcc:	0800d4f0 	.word	0x0800d4f0
 8001bd0:	0800d508 	.word	0x0800d508
 8001bd4:	0800d51c 	.word	0x0800d51c
 8001bd8:	0800d530 	.word	0x0800d530
 8001bdc:	0800d544 	.word	0x0800d544
 8001be0:	0800d558 	.word	0x0800d558
 8001be4:	0800d56c 	.word	0x0800d56c
 8001be8:	0800d584 	.word	0x0800d584
 8001bec:	0800d59c 	.word	0x0800d59c
 8001bf0:	0800d5b0 	.word	0x0800d5b0
 8001bf4:	0800d5c8 	.word	0x0800d5c8
 8001bf8:	0800d5e0 	.word	0x0800d5e0
 8001bfc:	0800d5f8 	.word	0x0800d5f8
 8001c00:	0800d618 	.word	0x0800d618
 8001c04:	0800d638 	.word	0x0800d638
 8001c08:	0800d650 	.word	0x0800d650
 8001c0c:	0800d668 	.word	0x0800d668

08001c10 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af02      	add	r7, sp, #8
 8001c16:	4603      	mov	r3, r0
 8001c18:	6039      	str	r1, [r7, #0]
 8001c1a:	71fb      	strb	r3, [r7, #7]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8001c20:	4b0b      	ldr	r3, [pc, #44]	@ (8001c50 <bno055_readData+0x40>)
 8001c22:	6818      	ldr	r0, [r3, #0]
 8001c24:	1dfa      	adds	r2, r7, #7
 8001c26:	2364      	movs	r3, #100	@ 0x64
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	2150      	movs	r1, #80	@ 0x50
 8001c2e:	f003 f8bd 	bl	8004dac <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8001c32:	4b07      	ldr	r3, [pc, #28]	@ (8001c50 <bno055_readData+0x40>)
 8001c34:	6818      	ldr	r0, [r3, #0]
 8001c36:	79bb      	ldrb	r3, [r7, #6]
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	2264      	movs	r2, #100	@ 0x64
 8001c3c:	9200      	str	r2, [sp, #0]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	2150      	movs	r1, #80	@ 0x50
 8001c42:	f003 f9b1 	bl	8004fa8 <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000204 	.word	0x20000204
 8001c54:	00000000 	.word	0x00000000

08001c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c5c:	b08d      	sub	sp, #52	@ 0x34
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c60:	f001 fd84 	bl	800376c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c64:	f000 fb3c 	bl	80022e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c68:	f000 fe02 	bl	8002870 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c6c:	f000 fde0 	bl	8002830 <MX_DMA_Init>
  MX_I2C1_Init();
 8001c70:	f000 fbf4 	bl	800245c <MX_I2C1_Init>
  MX_TIM1_Init();
 8001c74:	f000 fc20 	bl	80024b8 <MX_TIM1_Init>
  MX_TIM10_Init();
 8001c78:	f000 fd14 	bl	80026a4 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001c7c:	f000 fd60 	bl	8002740 <MX_TIM11_Init>
  MX_USART2_UART_Init();
 8001c80:	f000 fd82 	bl	8002788 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001c84:	f000 fcba 	bl	80025fc <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8001c88:	f000 fda8 	bl	80027dc <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001c8c:	f000 fb94 	bl	80023b8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	//RESET BNO055
	resetBNO055();
 8001c90:	f001 f8fa 	bl	8002e88 <resetBNO055>
	printf("BNO055 Resetted!\r\n");
 8001c94:	489e      	ldr	r0, [pc, #632]	@ (8001f10 <main+0x2b8>)
 8001c96:	f008 fdcb 	bl	800a830 <puts>

	printf("Starting BNO055!\r\n");
 8001c9a:	489e      	ldr	r0, [pc, #632]	@ (8001f14 <main+0x2bc>)
 8001c9c:	f008 fdc8 	bl	800a830 <puts>
	bno055_assignI2C(&hi2c1);
 8001ca0:	489d      	ldr	r0, [pc, #628]	@ (8001f18 <main+0x2c0>)
 8001ca2:	f7ff fead 	bl	8001a00 <bno055_assignI2C>
	bno055_setup();
 8001ca6:	f7ff fbe7 	bl	8001478 <bno055_setup>
	bno055_setOperationModeNDOF();
 8001caa:	f7ff fbd2 	bl	8001452 <bno055_setOperationModeNDOF>
	printf("BNO055 System Status: %i\r\n", bno055_getSystemStatus());
 8001cae:	f7ff fc0b 	bl	80014c8 <bno055_getSystemStatus>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4899      	ldr	r0, [pc, #612]	@ (8001f1c <main+0x2c4>)
 8001cb8:	f008 fd52 	bl	800a760 <iprintf>
	printf("BNO055 Initialization Completed!\r\n");
 8001cbc:	4898      	ldr	r0, [pc, #608]	@ (8001f20 <main+0x2c8>)
 8001cbe:	f008 fdb7 	bl	800a830 <puts>


	//attivo DMA per ricezione dati seriale
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuf, RxBuf_SIZE);
 8001cc2:	2232      	movs	r2, #50	@ 0x32
 8001cc4:	4997      	ldr	r1, [pc, #604]	@ (8001f24 <main+0x2cc>)
 8001cc6:	4898      	ldr	r0, [pc, #608]	@ (8001f28 <main+0x2d0>)
 8001cc8:	f005 fd9d 	bl	8007806 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 8001ccc:	4b97      	ldr	r3, [pc, #604]	@ (8001f2c <main+0x2d4>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	4b96      	ldr	r3, [pc, #600]	@ (8001f2c <main+0x2d4>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0208 	bic.w	r2, r2, #8
 8001cda:	601a      	str	r2, [r3, #0]
	//PWM Servo
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4894      	ldr	r0, [pc, #592]	@ (8001f30 <main+0x2d8>)
 8001ce0:	f004 fc74 	bl	80065cc <HAL_TIM_PWM_Start>
	//PWM DC motor
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4893      	ldr	r0, [pc, #588]	@ (8001f34 <main+0x2dc>)
 8001ce8:	f004 fc70 	bl	80065cc <HAL_TIM_PWM_Start>
	//ENCODER TIMER
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001cec:	213c      	movs	r1, #60	@ 0x3c
 8001cee:	4892      	ldr	r0, [pc, #584]	@ (8001f38 <main+0x2e0>)
 8001cf0:	f004 fdc2 	bl	8006878 <HAL_TIM_Encoder_Start>
	//10ms TIMER
	HAL_TIM_Base_Start_IT(&htim11);
 8001cf4:	4891      	ldr	r0, [pc, #580]	@ (8001f3c <main+0x2e4>)
 8001cf6:	f004 fbad 	bl	8006454 <HAL_TIM_Base_Start_IT>

	//PID traction
	init_PID(&pid_traction, TRACTION_SAMPLING_TIME, MAX_U_TRACTION, MIN_U_TRACTION, NEUTRAL_PWM);
 8001cfa:	eddf 1a91 	vldr	s3, [pc, #580]	@ 8001f40 <main+0x2e8>
 8001cfe:	ed9f 1a91 	vldr	s2, [pc, #580]	@ 8001f44 <main+0x2ec>
 8001d02:	eddf 0a91 	vldr	s1, [pc, #580]	@ 8001f48 <main+0x2f0>
 8001d06:	ed9f 0a91 	vldr	s0, [pc, #580]	@ 8001f4c <main+0x2f4>
 8001d0a:	4891      	ldr	r0, [pc, #580]	@ (8001f50 <main+0x2f8>)
 8001d0c:	f7ff fa00 	bl	8001110 <init_PID>
	tune_PID(&pid_traction, KP_TRACTION, KI_TRACTION, 0, 0);
 8001d10:	eddf 1a8b 	vldr	s3, [pc, #556]	@ 8001f40 <main+0x2e8>
 8001d14:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 8001f40 <main+0x2e8>
 8001d18:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 8001f54 <main+0x2fc>
 8001d1c:	ed9f 0a8e 	vldr	s0, [pc, #568]	@ 8001f58 <main+0x300>
 8001d20:	488b      	ldr	r0, [pc, #556]	@ (8001f50 <main+0x2f8>)
 8001d22:	f7ff fa1b 	bl	800115c <tune_PID>

	//PID steering
	init_PID(&pid_steering, STEERING_SAMPLING_TIME, MAX_U_STEERING, MIN_U_STEERING, 0);
 8001d26:	eddf 1a86 	vldr	s3, [pc, #536]	@ 8001f40 <main+0x2e8>
 8001d2a:	eebb 1a07 	vmov.f32	s2, #183	@ 0xc1b80000 -23.0
 8001d2e:	eef3 0a07 	vmov.f32	s1, #55	@ 0x41b80000  23.0
 8001d32:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 8001f4c <main+0x2f4>
 8001d36:	4889      	ldr	r0, [pc, #548]	@ (8001f5c <main+0x304>)
 8001d38:	f7ff f9ea 	bl	8001110 <init_PID>
	tune_PID(&pid_steering, KP_STEERING, KI_STEERING, 0, 17 ); //kb = 50
 8001d3c:	eef3 1a01 	vmov.f32	s3, #49	@ 0x41880000  17.0
 8001d40:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 8001f40 <main+0x2e8>
 8001d44:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8001f60 <main+0x308>
 8001d48:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8001d4c:	4883      	ldr	r0, [pc, #524]	@ (8001f5c <main+0x304>)
 8001d4e:	f7ff fa05 	bl	800115c <tune_PID>

	printf("Initialization Completed!\r\n");
 8001d52:	4884      	ldr	r0, [pc, #528]	@ (8001f64 <main+0x30c>)
 8001d54:	f008 fd6c 	bl	800a830 <puts>

	//Traction Motor Neutral
	set_PWM_and_dir(0, vehicleState.motor_direction_ref);
 8001d58:	4b83      	ldr	r3, [pc, #524]	@ (8001f68 <main+0x310>)
 8001d5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	2000      	movs	r0, #0
 8001d62:	f7ff f99d 	bl	80010a0 <set_PWM_and_dir>
	//Servo Neutral Position
	servo_motor(0);
 8001d66:	ed9f 0a76 	vldr	s0, [pc, #472]	@ 8001f40 <main+0x2e8>
 8001d6a:	f001 f8ad 	bl	8002ec8 <servo_motor>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		//-------------------------------------------------------------
		//Controllo
		if(bno055_getSystemStatus() != 5)
 8001d6e:	f7ff fbab 	bl	80014c8 <bno055_getSystemStatus>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b05      	cmp	r3, #5
 8001d76:	d001      	beq.n	8001d7c <main+0x124>
			HAL_NVIC_SystemReset();
 8001d78:	f002 f90b 	bl	8003f92 <HAL_NVIC_SystemReset>

		if (HardwareEnable == 1 && dataRX.enable == 1) {
 8001d7c:	4b7b      	ldr	r3, [pc, #492]	@ (8001f6c <main+0x314>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	f040 8287 	bne.w	8002294 <main+0x63c>
 8001d86:	4b7a      	ldr	r3, [pc, #488]	@ (8001f70 <main+0x318>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	f040 8282 	bne.w	8002294 <main+0x63c>
			if (Flag_10ms == 1) {
 8001d90:	4b78      	ldr	r3, [pc, #480]	@ (8001f74 <main+0x31c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	f040 8294 	bne.w	80022c2 <main+0x66a>
				Flag_10ms = 0;
 8001d9a:	4b76      	ldr	r3, [pc, #472]	@ (8001f74 <main+0x31c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
				//-------------------------------------------------------------

				//TRACTION control

				//Measure speed with encoder
				vehicleState.ref_count = TIM2->ARR / 2;
 8001da0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da6:	085b      	lsrs	r3, r3, #1
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b6f      	ldr	r3, [pc, #444]	@ (8001f68 <main+0x310>)
 8001dac:	605a      	str	r2, [r3, #4]
				vehicleState.delta_count = vehicleState.counts - vehicleState.ref_count;
 8001dae:	4b6e      	ldr	r3, [pc, #440]	@ (8001f68 <main+0x310>)
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	4b6d      	ldr	r3, [pc, #436]	@ (8001f68 <main+0x310>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	4a6b      	ldr	r2, [pc, #428]	@ (8001f68 <main+0x310>)
 8001dba:	6093      	str	r3, [r2, #8]

				vehicleState.delta_angle_deg = (vehicleState.delta_count * 360) / ((double) (ENCODER_PPR * ENCODER_COUNTING_MODE * GEARBOX_RATIO));
 8001dbc:	4b6a      	ldr	r3, [pc, #424]	@ (8001f68 <main+0x310>)
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8001dc4:	fb02 f303 	mul.w	r3, r2, r3
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbb3 	bl	8000534 <__aeabi_i2d>
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	4b69      	ldr	r3, [pc, #420]	@ (8001f78 <main+0x320>)
 8001dd4:	f7fe fd42 	bl	800085c <__aeabi_ddiv>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	f7fe ff0a 	bl	8000bf8 <__aeabi_d2f>
 8001de4:	4603      	mov	r3, r0
 8001de6:	4a60      	ldr	r2, [pc, #384]	@ (8001f68 <main+0x310>)
 8001de8:	60d3      	str	r3, [r2, #12]
				vehicleState.motor_speed_deg_sec = vehicleState.delta_angle_deg / ENCODER_SAMPLING_TIME;
 8001dea:	4b5f      	ldr	r3, [pc, #380]	@ (8001f68 <main+0x310>)
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fbb2 	bl	8000558 <__aeabi_f2d>
 8001df4:	a344      	add	r3, pc, #272	@ (adr r3, 8001f08 <main+0x2b0>)
 8001df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfa:	f7fe fd2f 	bl	800085c <__aeabi_ddiv>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4610      	mov	r0, r2
 8001e04:	4619      	mov	r1, r3
 8001e06:	f7fe fef7 	bl	8000bf8 <__aeabi_d2f>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4a56      	ldr	r2, [pc, #344]	@ (8001f68 <main+0x310>)
 8001e0e:	6113      	str	r3, [r2, #16]
				tempRPM = DegreeSec2RPM(vehicleState.motor_speed_deg_sec);
 8001e10:	4b55      	ldr	r3, [pc, #340]	@ (8001f68 <main+0x310>)
 8001e12:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e16:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1a:	f7ff f8eb 	bl	8000ff4 <DegreeSec2RPM>
 8001e1e:	eef0 7a40 	vmov.f32	s15, s0
 8001e22:	4b56      	ldr	r3, [pc, #344]	@ (8001f7c <main+0x324>)
 8001e24:	edc3 7a00 	vstr	s15, [r3]

				//Filtraggio della velocit
				ArrayRPM[PtrRPM] = tempRPM;
 8001e28:	4b55      	ldr	r3, [pc, #340]	@ (8001f80 <main+0x328>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a53      	ldr	r2, [pc, #332]	@ (8001f7c <main+0x324>)
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	4954      	ldr	r1, [pc, #336]	@ (8001f84 <main+0x32c>)
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	440b      	add	r3, r1
 8001e36:	601a      	str	r2, [r3, #0]
				MeanRPM = 0;
 8001e38:	4b53      	ldr	r3, [pc, #332]	@ (8001f88 <main+0x330>)
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
				for(int i = 0; i < MAX_RPM_VALUES; i++){
 8001e40:	2300      	movs	r3, #0
 8001e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e44:	e010      	b.n	8001e68 <main+0x210>
					MeanRPM += ArrayRPM[i];
 8001e46:	4a4f      	ldr	r2, [pc, #316]	@ (8001f84 <main+0x32c>)
 8001e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	ed93 7a00 	vldr	s14, [r3]
 8001e52:	4b4d      	ldr	r3, [pc, #308]	@ (8001f88 <main+0x330>)
 8001e54:	edd3 7a00 	vldr	s15, [r3]
 8001e58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001f88 <main+0x330>)
 8001e5e:	edc3 7a00 	vstr	s15, [r3]
				for(int i = 0; i < MAX_RPM_VALUES; i++){
 8001e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e64:	3301      	adds	r3, #1
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e6a:	2b09      	cmp	r3, #9
 8001e6c:	ddeb      	ble.n	8001e46 <main+0x1ee>
				}
				MeanRPM /= MAX_RPM_VALUES;
 8001e6e:	4b46      	ldr	r3, [pc, #280]	@ (8001f88 <main+0x330>)
 8001e70:	ed93 7a00 	vldr	s14, [r3]
 8001e74:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001e78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e7c:	4b42      	ldr	r3, [pc, #264]	@ (8001f88 <main+0x330>)
 8001e7e:	edc3 7a00 	vstr	s15, [r3]

				if(PtrRPM == MAX_RPM_VALUES-1)
 8001e82:	4b3f      	ldr	r3, [pc, #252]	@ (8001f80 <main+0x328>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2b09      	cmp	r3, #9
 8001e88:	d103      	bne.n	8001e92 <main+0x23a>
					PtrRPM = 0;
 8001e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f80 <main+0x328>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	e004      	b.n	8001e9c <main+0x244>
				else
					PtrRPM++;
 8001e92:	4b3b      	ldr	r3, [pc, #236]	@ (8001f80 <main+0x328>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	3301      	adds	r3, #1
 8001e98:	4a39      	ldr	r2, [pc, #228]	@ (8001f80 <main+0x328>)
 8001e9a:	6013      	str	r3, [r2, #0]
				vehicleState.motor_speed_RPM = MeanRPM;
 8001e9c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f88 <main+0x330>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a31      	ldr	r2, [pc, #196]	@ (8001f68 <main+0x310>)
 8001ea2:	6153      	str	r3, [r2, #20]

				//Speed reference for motor
				vehicleState.motor_speed_ref_RPM = dataRX.linear_speed_ref_m_s / RPM_2_m_s;
 8001ea4:	4b32      	ldr	r3, [pc, #200]	@ (8001f70 <main+0x318>)
 8001ea6:	edd3 6a01 	vldr	s13, [r3, #4]
 8001eaa:	4b38      	ldr	r3, [pc, #224]	@ (8001f8c <main+0x334>)
 8001eac:	ed93 7a00 	vldr	s14, [r3]
 8001eb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001f68 <main+0x310>)
 8001eb6:	edc3 7a07 	vstr	s15, [r3, #28]

				u_trazione = PID_controller(&pid_traction, vehicleState.motor_speed_RPM, vehicleState.motor_speed_ref_RPM);
 8001eba:	4b2b      	ldr	r3, [pc, #172]	@ (8001f68 <main+0x310>)
 8001ebc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ec0:	4b29      	ldr	r3, [pc, #164]	@ (8001f68 <main+0x310>)
 8001ec2:	ed93 7a07 	vldr	s14, [r3, #28]
 8001ec6:	eef0 0a47 	vmov.f32	s1, s14
 8001eca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ece:	4820      	ldr	r0, [pc, #128]	@ (8001f50 <main+0x2f8>)
 8001ed0:	f7ff f974 	bl	80011bc <PID_controller>
 8001ed4:	ee10 3a10 	vmov	r3, s0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe fb3d 	bl	8000558 <__aeabi_f2d>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	492b      	ldr	r1, [pc, #172]	@ (8001f90 <main+0x338>)
 8001ee4:	e9c1 2300 	strd	r2, r3, [r1]

				//Assegno il duty al motore
				if (vehicleState.motor_speed_ref_RPM == 0)
 8001ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f68 <main+0x310>)
 8001eea:	edd3 7a07 	vldr	s15, [r3, #28]
 8001eee:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef6:	d14d      	bne.n	8001f94 <main+0x33c>
					set_PWM_and_dir(0, vehicleState.motor_direction_ref);
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <main+0x310>)
 8001efa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001efe:	4619      	mov	r1, r3
 8001f00:	2000      	movs	r0, #0
 8001f02:	f7ff f8cd 	bl	80010a0 <set_PWM_and_dir>
 8001f06:	e05d      	b.n	8001fc4 <main+0x36c>
 8001f08:	47ae147b 	.word	0x47ae147b
 8001f0c:	3f847ae1 	.word	0x3f847ae1
 8001f10:	0800d680 	.word	0x0800d680
 8001f14:	0800d694 	.word	0x0800d694
 8001f18:	20000250 	.word	0x20000250
 8001f1c:	0800d6a8 	.word	0x0800d6a8
 8001f20:	0800d6c4 	.word	0x0800d6c4
 8001f24:	20000624 	.word	0x20000624
 8001f28:	20000408 	.word	0x20000408
 8001f2c:	2000044c 	.word	0x2000044c
 8001f30:	200002a4 	.word	0x200002a4
 8001f34:	20000334 	.word	0x20000334
 8001f38:	200002ec 	.word	0x200002ec
 8001f3c:	2000037c 	.word	0x2000037c
 8001f40:	00000000 	.word	0x00000000
 8001f44:	c0266666 	.word	0xc0266666
 8001f48:	40266666 	.word	0x40266666
 8001f4c:	3c23d70a 	.word	0x3c23d70a
 8001f50:	20000538 	.word	0x20000538
 8001f54:	3b9374bc 	.word	0x3b9374bc
 8001f58:	3a902de0 	.word	0x3a902de0
 8001f5c:	200005b0 	.word	0x200005b0
 8001f60:	437a0000 	.word	0x437a0000
 8001f64:	0800d6e8 	.word	0x0800d6e8
 8001f68:	200004f8 	.word	0x200004f8
 8001f6c:	200005ec 	.word	0x200005ec
 8001f70:	200004ac 	.word	0x200004ac
 8001f74:	200005e8 	.word	0x200005e8
 8001f78:	40c00000 	.word	0x40c00000
 8001f7c:	200005f0 	.word	0x200005f0
 8001f80:	200005f4 	.word	0x200005f4
 8001f84:	200005fc 	.word	0x200005fc
 8001f88:	200005f8 	.word	0x200005f8
 8001f8c:	20000010 	.word	0x20000010
 8001f90:	200005d8 	.word	0x200005d8
				else
					set_PWM_and_dir((uint32_t) Voltage2Duty(u_trazione), vehicleState.motor_direction_ref);
 8001f94:	4bb6      	ldr	r3, [pc, #728]	@ (8002270 <main+0x618>)
 8001f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9a:	4610      	mov	r0, r2
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f7fe fe2b 	bl	8000bf8 <__aeabi_d2f>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	ee00 3a10 	vmov	s0, r3
 8001fa8:	f7ff f844 	bl	8001034 <Voltage2Duty>
 8001fac:	eef0 7a40 	vmov.f32	s15, s0
 8001fb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fb4:	4baf      	ldr	r3, [pc, #700]	@ (8002274 <main+0x61c>)
 8001fb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	ee17 0a90 	vmov	r0, s15
 8001fc0:	f7ff f86e 	bl	80010a0 <set_PWM_and_dir>
				//-------------------------------------------------------------

				//STEERING control

				//Get yawrate from IMU
				bno055_vector_t v = bno055_getVectorGyroscope();
 8001fc4:	f7ff fc96 	bl	80018f4 <bno055_getVectorGyroscope>
 8001fc8:	eeb0 4a40 	vmov.f32	s8, s0
 8001fcc:	eef0 4a60 	vmov.f32	s9, s1
 8001fd0:	eeb0 5a41 	vmov.f32	s10, s2
 8001fd4:	eef0 5a61 	vmov.f32	s11, s3
 8001fd8:	eeb0 6a42 	vmov.f32	s12, s4
 8001fdc:	eef0 6a62 	vmov.f32	s13, s5
 8001fe0:	eeb0 7a43 	vmov.f32	s14, s6
 8001fe4:	eef0 7a63 	vmov.f32	s15, s7
 8001fe8:	ed87 4b00 	vstr	d4, [r7]
 8001fec:	ed87 5b02 	vstr	d5, [r7, #8]
 8001ff0:	ed87 6b04 	vstr	d6, [r7, #16]
 8001ff4:	ed87 7b06 	vstr	d7, [r7, #24]
				vehicleState.yaw_rate_deg_sec = v.z;
 8001ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ffc:	499d      	ldr	r1, [pc, #628]	@ (8002274 <main+0x61c>)
 8001ffe:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
				vehicleState.yaw_rate_rad_sec = (vehicleState.yaw_rate_deg_sec * M_PI) / 180;
 8002002:	4b9c      	ldr	r3, [pc, #624]	@ (8002274 <main+0x61c>)
 8002004:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002008:	a397      	add	r3, pc, #604	@ (adr r3, 8002268 <main+0x610>)
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	f7fe fafb 	bl	8000608 <__aeabi_dmul>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4610      	mov	r0, r2
 8002018:	4619      	mov	r1, r3
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	4b96      	ldr	r3, [pc, #600]	@ (8002278 <main+0x620>)
 8002020:	f7fe fc1c 	bl	800085c <__aeabi_ddiv>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	4992      	ldr	r1, [pc, #584]	@ (8002274 <main+0x61c>)
 800202a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
				last_read = dataRX.curvature_radius_ref_m;
 800202e:	4b93      	ldr	r3, [pc, #588]	@ (800227c <main+0x624>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a93      	ldr	r2, [pc, #588]	@ (8002280 <main+0x628>)
 8002034:	6013      	str	r3, [r2, #0]

				if (dataRX.curvature_radius_ref_m >= MAX_CURVATURE_RADIUS_FOR_STRAIGHT) {
 8002036:	4b91      	ldr	r3, [pc, #580]	@ (800227c <main+0x624>)
 8002038:	edd3 7a00 	vldr	s15, [r3]
 800203c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002040:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002048:	db38      	blt.n	80020bc <main+0x464>

					vehicleState.yaw_rate_ref_rad_sec = 0;
 800204a:	498a      	ldr	r1, [pc, #552]	@ (8002274 <main+0x61c>)
 800204c:	f04f 0200 	mov.w	r2, #0
 8002050:	f04f 0300 	mov.w	r3, #0
 8002054:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

					u_sterzo = PID_controller(&pid_steering, vehicleState.yaw_rate_rad_sec, vehicleState.yaw_rate_ref_rad_sec);
 8002058:	4b86      	ldr	r3, [pc, #536]	@ (8002274 <main+0x61c>)
 800205a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800205e:	4610      	mov	r0, r2
 8002060:	4619      	mov	r1, r3
 8002062:	f7fe fdc9 	bl	8000bf8 <__aeabi_d2f>
 8002066:	4606      	mov	r6, r0
 8002068:	4b82      	ldr	r3, [pc, #520]	@ (8002274 <main+0x61c>)
 800206a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800206e:	4610      	mov	r0, r2
 8002070:	4619      	mov	r1, r3
 8002072:	f7fe fdc1 	bl	8000bf8 <__aeabi_d2f>
 8002076:	4603      	mov	r3, r0
 8002078:	ee00 3a90 	vmov	s1, r3
 800207c:	ee00 6a10 	vmov	s0, r6
 8002080:	4880      	ldr	r0, [pc, #512]	@ (8002284 <main+0x62c>)
 8002082:	f7ff f89b 	bl	80011bc <PID_controller>
 8002086:	ee10 3a10 	vmov	r3, s0
 800208a:	4618      	mov	r0, r3
 800208c:	f7fe fa64 	bl	8000558 <__aeabi_f2d>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	497c      	ldr	r1, [pc, #496]	@ (8002288 <main+0x630>)
 8002096:	e9c1 2300 	strd	r2, r3, [r1]

					servo_motor(-u_sterzo); //Minus because yawrate and steering are opposite
 800209a:	4b7b      	ldr	r3, [pc, #492]	@ (8002288 <main+0x630>)
 800209c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a0:	4610      	mov	r0, r2
 80020a2:	4619      	mov	r1, r3
 80020a4:	f7fe fda8 	bl	8000bf8 <__aeabi_d2f>
 80020a8:	4603      	mov	r3, r0
 80020aa:	ee07 3a90 	vmov	s15, r3
 80020ae:	eef1 7a67 	vneg.f32	s15, s15
 80020b2:	eeb0 0a67 	vmov.f32	s0, s15
 80020b6:	f000 ff07 	bl	8002ec8 <servo_motor>
 80020ba:	e0c8      	b.n	800224e <main+0x5f6>
				} else {

					vehicleState.linear_speed_m_s = vehicleState.motor_speed_RPM * RPM_2_m_s;
 80020bc:	4b6d      	ldr	r3, [pc, #436]	@ (8002274 <main+0x61c>)
 80020be:	ed93 7a05 	vldr	s14, [r3, #20]
 80020c2:	4b72      	ldr	r3, [pc, #456]	@ (800228c <main+0x634>)
 80020c4:	edd3 7a00 	vldr	s15, [r3]
 80020c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020cc:	4b69      	ldr	r3, [pc, #420]	@ (8002274 <main+0x61c>)
 80020ce:	edc3 7a06 	vstr	s15, [r3, #24]
					if (dataRX.curvature_radius_ref_m == 0)
 80020d2:	4b6a      	ldr	r3, [pc, #424]	@ (800227c <main+0x624>)
 80020d4:	edd3 7a00 	vldr	s15, [r3]
 80020d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80020dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e0:	d107      	bne.n	80020f2 <main+0x49a>
						vehicleState.yaw_rate_ref_rad_sec = 0;
 80020e2:	4964      	ldr	r1, [pc, #400]	@ (8002274 <main+0x61c>)
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	f04f 0300 	mov.w	r3, #0
 80020ec:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 80020f0:	e010      	b.n	8002114 <main+0x4bc>
					else
						vehicleState.yaw_rate_ref_rad_sec = vehicleState.linear_speed_m_s / dataRX.curvature_radius_ref_m;
 80020f2:	4b60      	ldr	r3, [pc, #384]	@ (8002274 <main+0x61c>)
 80020f4:	ed93 7a06 	vldr	s14, [r3, #24]
 80020f8:	4b60      	ldr	r3, [pc, #384]	@ (800227c <main+0x624>)
 80020fa:	edd3 7a00 	vldr	s15, [r3]
 80020fe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002102:	ee16 0a90 	vmov	r0, s13
 8002106:	f7fe fa27 	bl	8000558 <__aeabi_f2d>
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4959      	ldr	r1, [pc, #356]	@ (8002274 <main+0x61c>)
 8002110:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

					float yaw_rate_ref_rad_sec_abs = vehicleState.yaw_rate_ref_rad_sec;
 8002114:	4b57      	ldr	r3, [pc, #348]	@ (8002274 <main+0x61c>)
 8002116:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800211a:	4610      	mov	r0, r2
 800211c:	4619      	mov	r1, r3
 800211e:	f7fe fd6b 	bl	8000bf8 <__aeabi_d2f>
 8002122:	4603      	mov	r3, r0
 8002124:	62bb      	str	r3, [r7, #40]	@ 0x28
					float yaw_rate_rad_sec_abs = vehicleState.yaw_rate_rad_sec;
 8002126:	4b53      	ldr	r3, [pc, #332]	@ (8002274 <main+0x61c>)
 8002128:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	f7fe fd62 	bl	8000bf8 <__aeabi_d2f>
 8002134:	4603      	mov	r3, r0
 8002136:	627b      	str	r3, [r7, #36]	@ 0x24
					if (vehicleState.yaw_rate_ref_rad_sec < 0)
 8002138:	4b4e      	ldr	r3, [pc, #312]	@ (8002274 <main+0x61c>)
 800213a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800213e:	f04f 0200 	mov.w	r2, #0
 8002142:	f04f 0300 	mov.w	r3, #0
 8002146:	f7fe fcd1 	bl	8000aec <__aeabi_dcmplt>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d00d      	beq.n	800216c <main+0x514>
						yaw_rate_ref_rad_sec_abs = -vehicleState.yaw_rate_ref_rad_sec;
 8002150:	4b48      	ldr	r3, [pc, #288]	@ (8002274 <main+0x61c>)
 8002152:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002156:	4610      	mov	r0, r2
 8002158:	4619      	mov	r1, r3
 800215a:	f7fe fd4d 	bl	8000bf8 <__aeabi_d2f>
 800215e:	4603      	mov	r3, r0
 8002160:	ee07 3a90 	vmov	s15, r3
 8002164:	eef1 7a67 	vneg.f32	s15, s15
 8002168:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
					if (vehicleState.yaw_rate_rad_sec < 0)
 800216c:	4b41      	ldr	r3, [pc, #260]	@ (8002274 <main+0x61c>)
 800216e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002172:	f04f 0200 	mov.w	r2, #0
 8002176:	f04f 0300 	mov.w	r3, #0
 800217a:	f7fe fcb7 	bl	8000aec <__aeabi_dcmplt>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d00d      	beq.n	80021a0 <main+0x548>
						yaw_rate_rad_sec_abs = -vehicleState.yaw_rate_rad_sec;
 8002184:	4b3b      	ldr	r3, [pc, #236]	@ (8002274 <main+0x61c>)
 8002186:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800218a:	4610      	mov	r0, r2
 800218c:	4619      	mov	r1, r3
 800218e:	f7fe fd33 	bl	8000bf8 <__aeabi_d2f>
 8002192:	4603      	mov	r3, r0
 8002194:	ee07 3a90 	vmov	s15, r3
 8002198:	eef1 7a67 	vneg.f32	s15, s15
 800219c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

					u_sterzo = PID_controller(&pid_steering, yaw_rate_rad_sec_abs, yaw_rate_ref_rad_sec_abs);
 80021a0:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80021a4:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80021a8:	4836      	ldr	r0, [pc, #216]	@ (8002284 <main+0x62c>)
 80021aa:	f7ff f807 	bl	80011bc <PID_controller>
 80021ae:	ee10 3a10 	vmov	r3, s0
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe f9d0 	bl	8000558 <__aeabi_f2d>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4932      	ldr	r1, [pc, #200]	@ (8002288 <main+0x630>)
 80021be:	e9c1 2300 	strd	r2, r3, [r1]

					//Minus because yawrate and steering are opposite
					if (dataRX.curvature_radius_ref_m >= 0 && u_sterzo > 0)
 80021c2:	4b2e      	ldr	r3, [pc, #184]	@ (800227c <main+0x624>)
 80021c4:	edd3 7a00 	vldr	s15, [r3]
 80021c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d0:	db14      	blt.n	80021fc <main+0x5a4>
 80021d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002288 <main+0x630>)
 80021d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021d8:	f04f 0200 	mov.w	r2, #0
 80021dc:	f04f 0300 	mov.w	r3, #0
 80021e0:	f7fe fca2 	bl	8000b28 <__aeabi_dcmpgt>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d008      	beq.n	80021fc <main+0x5a4>
						u_sterzo *= -1.0;
 80021ea:	4b27      	ldr	r3, [pc, #156]	@ (8002288 <main+0x630>)
 80021ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f0:	4614      	mov	r4, r2
 80021f2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80021f6:	4b24      	ldr	r3, [pc, #144]	@ (8002288 <main+0x630>)
 80021f8:	e9c3 4500 	strd	r4, r5, [r3]
					if (dataRX.curvature_radius_ref_m < 0 && u_sterzo < 0)
 80021fc:	4b1f      	ldr	r3, [pc, #124]	@ (800227c <main+0x624>)
 80021fe:	edd3 7a00 	vldr	s15, [r3]
 8002202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220a:	d514      	bpl.n	8002236 <main+0x5de>
 800220c:	4b1e      	ldr	r3, [pc, #120]	@ (8002288 <main+0x630>)
 800220e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	f7fe fc67 	bl	8000aec <__aeabi_dcmplt>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d008      	beq.n	8002236 <main+0x5de>
						u_sterzo *= -1.0;
 8002224:	4b18      	ldr	r3, [pc, #96]	@ (8002288 <main+0x630>)
 8002226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800222a:	4690      	mov	r8, r2
 800222c:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8002230:	4b15      	ldr	r3, [pc, #84]	@ (8002288 <main+0x630>)
 8002232:	e9c3 8900 	strd	r8, r9, [r3]

					servo_motor(u_sterzo);
 8002236:	4b14      	ldr	r3, [pc, #80]	@ (8002288 <main+0x630>)
 8002238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800223c:	4610      	mov	r0, r2
 800223e:	4619      	mov	r1, r3
 8002240:	f7fe fcda 	bl	8000bf8 <__aeabi_d2f>
 8002244:	4603      	mov	r3, r0
 8002246:	ee00 3a10 	vmov	s0, r3
 800224a:	f000 fe3d 	bl	8002ec8 <servo_motor>
				}
				dataTX.current_servo_angle_deg = u_sterzo;
 800224e:	4b0e      	ldr	r3, [pc, #56]	@ (8002288 <main+0x630>)
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	f7fe fcce 	bl	8000bf8 <__aeabi_d2f>
 800225c:	4603      	mov	r3, r0
 800225e:	4a0c      	ldr	r2, [pc, #48]	@ (8002290 <main+0x638>)
 8002260:	6053      	str	r3, [r2, #4]
			if (Flag_10ms == 1) {
 8002262:	e02e      	b.n	80022c2 <main+0x66a>
 8002264:	f3af 8000 	nop.w
 8002268:	54442d18 	.word	0x54442d18
 800226c:	400921fb 	.word	0x400921fb
 8002270:	200005d8 	.word	0x200005d8
 8002274:	200004f8 	.word	0x200004f8
 8002278:	40668000 	.word	0x40668000
 800227c:	200004ac 	.word	0x200004ac
 8002280:	20000688 	.word	0x20000688
 8002284:	200005b0 	.word	0x200005b0
 8002288:	200005e0 	.word	0x200005e0
 800228c:	20000010 	.word	0x20000010
 8002290:	200004b8 	.word	0x200004b8
			}
		} else {
			set_PWM_and_dir(0, vehicleState.motor_direction_ref);
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <main+0x670>)
 8002296:	f893 3020 	ldrb.w	r3, [r3, #32]
 800229a:	4619      	mov	r1, r3
 800229c:	2000      	movs	r0, #0
 800229e:	f7fe feff 	bl	80010a0 <set_PWM_and_dir>
			servo_motor(0);
 80022a2:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 80022cc <main+0x674>
 80022a6:	f000 fe0f 	bl	8002ec8 <servo_motor>

			// Reset dei pid
			resetPID(&pid_steering);
 80022aa:	4809      	ldr	r0, [pc, #36]	@ (80022d0 <main+0x678>)
 80022ac:	f7fe ff74 	bl	8001198 <resetPID>
			resetPID(&pid_traction);
 80022b0:	4808      	ldr	r0, [pc, #32]	@ (80022d4 <main+0x67c>)
 80022b2:	f7fe ff71 	bl	8001198 <resetPID>
			resetPID(&pid_traction_RWD);
 80022b6:	4808      	ldr	r0, [pc, #32]	@ (80022d8 <main+0x680>)
 80022b8:	f7fe ff6e 	bl	8001198 <resetPID>
			resetPID(&pid_traction_DESC);
 80022bc:	4807      	ldr	r0, [pc, #28]	@ (80022dc <main+0x684>)
 80022be:	f7fe ff6b 	bl	8001198 <resetPID>
		}

		TransmitTelemetry();
 80022c2:	f000 fca1 	bl	8002c08 <TransmitTelemetry>
		if(bno055_getSystemStatus() != 5)
 80022c6:	e552      	b.n	8001d6e <main+0x116>
 80022c8:	200004f8 	.word	0x200004f8
 80022cc:	00000000 	.word	0x00000000
 80022d0:	200005b0 	.word	0x200005b0
 80022d4:	20000538 	.word	0x20000538
 80022d8:	20000560 	.word	0x20000560
 80022dc:	20000588 	.word	0x20000588

080022e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b094      	sub	sp, #80	@ 0x50
 80022e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e6:	f107 0320 	add.w	r3, r7, #32
 80022ea:	2230      	movs	r2, #48	@ 0x30
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f008 fb9e 	bl	800aa30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f4:	f107 030c 	add.w	r3, r7, #12
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002304:	2300      	movs	r3, #0
 8002306:	60bb      	str	r3, [r7, #8]
 8002308:	4b29      	ldr	r3, [pc, #164]	@ (80023b0 <SystemClock_Config+0xd0>)
 800230a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230c:	4a28      	ldr	r2, [pc, #160]	@ (80023b0 <SystemClock_Config+0xd0>)
 800230e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002312:	6413      	str	r3, [r2, #64]	@ 0x40
 8002314:	4b26      	ldr	r3, [pc, #152]	@ (80023b0 <SystemClock_Config+0xd0>)
 8002316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002320:	2300      	movs	r3, #0
 8002322:	607b      	str	r3, [r7, #4]
 8002324:	4b23      	ldr	r3, [pc, #140]	@ (80023b4 <SystemClock_Config+0xd4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800232c:	4a21      	ldr	r2, [pc, #132]	@ (80023b4 <SystemClock_Config+0xd4>)
 800232e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	4b1f      	ldr	r3, [pc, #124]	@ (80023b4 <SystemClock_Config+0xd4>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800233c:	607b      	str	r3, [r7, #4]
 800233e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002340:	2302      	movs	r3, #2
 8002342:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002344:	2301      	movs	r3, #1
 8002346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002348:	2310      	movs	r3, #16
 800234a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800234c:	2302      	movs	r3, #2
 800234e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002350:	2300      	movs	r3, #0
 8002352:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002354:	2310      	movs	r3, #16
 8002356:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002358:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800235c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800235e:	2304      	movs	r3, #4
 8002360:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002362:	2307      	movs	r3, #7
 8002364:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002366:	f107 0320 	add.w	r3, r7, #32
 800236a:	4618      	mov	r0, r3
 800236c:	f003 fb8a 	bl	8005a84 <HAL_RCC_OscConfig>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002376:	f000 fda1 	bl	8002ebc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800237a:	230f      	movs	r3, #15
 800237c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800237e:	2302      	movs	r3, #2
 8002380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002386:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800238a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800238c:	2300      	movs	r3, #0
 800238e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002390:	f107 030c 	add.w	r3, r7, #12
 8002394:	2102      	movs	r1, #2
 8002396:	4618      	mov	r0, r3
 8002398:	f003 fdec 	bl	8005f74 <HAL_RCC_ClockConfig>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80023a2:	f000 fd8b 	bl	8002ebc <Error_Handler>
  }
}
 80023a6:	bf00      	nop
 80023a8:	3750      	adds	r7, #80	@ 0x50
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40007000 	.word	0x40007000

080023b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023be:	463b      	mov	r3, r7
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80023ca:	4b21      	ldr	r3, [pc, #132]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023cc:	4a21      	ldr	r2, [pc, #132]	@ (8002454 <MX_ADC1_Init+0x9c>)
 80023ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023da:	2200      	movs	r2, #0
 80023dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80023de:	4b1c      	ldr	r3, [pc, #112]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023ea:	4b19      	ldr	r3, [pc, #100]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80023f2:	4b17      	ldr	r3, [pc, #92]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023f8:	4b15      	ldr	r3, [pc, #84]	@ (8002450 <MX_ADC1_Init+0x98>)
 80023fa:	4a17      	ldr	r2, [pc, #92]	@ (8002458 <MX_ADC1_Init+0xa0>)
 80023fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023fe:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <MX_ADC1_Init+0x98>)
 8002400:	2200      	movs	r2, #0
 8002402:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002404:	4b12      	ldr	r3, [pc, #72]	@ (8002450 <MX_ADC1_Init+0x98>)
 8002406:	2201      	movs	r2, #1
 8002408:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800240a:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <MX_ADC1_Init+0x98>)
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002412:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <MX_ADC1_Init+0x98>)
 8002414:	2201      	movs	r2, #1
 8002416:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002418:	480d      	ldr	r0, [pc, #52]	@ (8002450 <MX_ADC1_Init+0x98>)
 800241a:	f001 fa3d 	bl	8003898 <HAL_ADC_Init>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002424:	f000 fd4a 	bl	8002ebc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002428:	230b      	movs	r3, #11
 800242a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800242c:	2301      	movs	r3, #1
 800242e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002430:	2300      	movs	r3, #0
 8002432:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002434:	463b      	mov	r3, r7
 8002436:	4619      	mov	r1, r3
 8002438:	4805      	ldr	r0, [pc, #20]	@ (8002450 <MX_ADC1_Init+0x98>)
 800243a:	f001 fa71 	bl	8003920 <HAL_ADC_ConfigChannel>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002444:	f000 fd3a 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002448:	bf00      	nop
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000208 	.word	0x20000208
 8002454:	40012000 	.word	0x40012000
 8002458:	0f000001 	.word	0x0f000001

0800245c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002460:	4b12      	ldr	r3, [pc, #72]	@ (80024ac <MX_I2C1_Init+0x50>)
 8002462:	4a13      	ldr	r2, [pc, #76]	@ (80024b0 <MX_I2C1_Init+0x54>)
 8002464:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002466:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <MX_I2C1_Init+0x50>)
 8002468:	4a12      	ldr	r2, [pc, #72]	@ (80024b4 <MX_I2C1_Init+0x58>)
 800246a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800246c:	4b0f      	ldr	r3, [pc, #60]	@ (80024ac <MX_I2C1_Init+0x50>)
 800246e:	2200      	movs	r2, #0
 8002470:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <MX_I2C1_Init+0x50>)
 8002474:	2200      	movs	r2, #0
 8002476:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <MX_I2C1_Init+0x50>)
 800247a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800247e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002480:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <MX_I2C1_Init+0x50>)
 8002482:	2200      	movs	r2, #0
 8002484:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002486:	4b09      	ldr	r3, [pc, #36]	@ (80024ac <MX_I2C1_Init+0x50>)
 8002488:	2200      	movs	r2, #0
 800248a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800248c:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <MX_I2C1_Init+0x50>)
 800248e:	2200      	movs	r2, #0
 8002490:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <MX_I2C1_Init+0x50>)
 8002494:	2200      	movs	r2, #0
 8002496:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002498:	4804      	ldr	r0, [pc, #16]	@ (80024ac <MX_I2C1_Init+0x50>)
 800249a:	f002 fb43 	bl	8004b24 <HAL_I2C_Init>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80024a4:	f000 fd0a 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20000250 	.word	0x20000250
 80024b0:	40005400 	.word	0x40005400
 80024b4:	00061a80 	.word	0x00061a80

080024b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b096      	sub	sp, #88	@ 0x58
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024be:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	605a      	str	r2, [r3, #4]
 80024c8:	609a      	str	r2, [r3, #8]
 80024ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024cc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	605a      	str	r2, [r3, #4]
 80024e0:	609a      	str	r2, [r3, #8]
 80024e2:	60da      	str	r2, [r3, #12]
 80024e4:	611a      	str	r2, [r3, #16]
 80024e6:	615a      	str	r2, [r3, #20]
 80024e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024ea:	1d3b      	adds	r3, r7, #4
 80024ec:	2220      	movs	r2, #32
 80024ee:	2100      	movs	r1, #0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f008 fa9d 	bl	800aa30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024f6:	4b3f      	ldr	r3, [pc, #252]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 80024f8:	4a3f      	ldr	r2, [pc, #252]	@ (80025f8 <MX_TIM1_Init+0x140>)
 80024fa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1681-1;
 80024fc:	4b3d      	ldr	r3, [pc, #244]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 80024fe:	f44f 62d2 	mov.w	r2, #1680	@ 0x690
 8002502:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002504:	4b3b      	ldr	r3, [pc, #236]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 8002506:	2200      	movs	r2, #0
 8002508:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1001-1;
 800250a:	4b3a      	ldr	r3, [pc, #232]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 800250c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002510:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002512:	4b38      	ldr	r3, [pc, #224]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 8002514:	2200      	movs	r2, #0
 8002516:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002518:	4b36      	ldr	r3, [pc, #216]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 800251a:	2200      	movs	r2, #0
 800251c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800251e:	4b35      	ldr	r3, [pc, #212]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 8002520:	2200      	movs	r2, #0
 8002522:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002524:	4833      	ldr	r0, [pc, #204]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 8002526:	f003 ff45 	bl	80063b4 <HAL_TIM_Base_Init>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002530:	f000 fcc4 	bl	8002ebc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002538:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800253a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800253e:	4619      	mov	r1, r3
 8002540:	482c      	ldr	r0, [pc, #176]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 8002542:	f004 fbf1 	bl	8006d28 <HAL_TIM_ConfigClockSource>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800254c:	f000 fcb6 	bl	8002ebc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002550:	4828      	ldr	r0, [pc, #160]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 8002552:	f003 ffe1 	bl	8006518 <HAL_TIM_PWM_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800255c:	f000 fcae 	bl	8002ebc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002560:	2300      	movs	r3, #0
 8002562:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002564:	2300      	movs	r3, #0
 8002566:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002568:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800256c:	4619      	mov	r1, r3
 800256e:	4821      	ldr	r0, [pc, #132]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 8002570:	f004 ff96 	bl	80074a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800257a:	f000 fc9f 	bl	8002ebc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800257e:	2360      	movs	r3, #96	@ 0x60
 8002580:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002586:	2300      	movs	r3, #0
 8002588:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800258a:	2300      	movs	r3, #0
 800258c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800258e:	2300      	movs	r3, #0
 8002590:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002596:	2300      	movs	r3, #0
 8002598:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800259a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800259e:	2200      	movs	r2, #0
 80025a0:	4619      	mov	r1, r3
 80025a2:	4814      	ldr	r0, [pc, #80]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 80025a4:	f004 fafe 	bl	8006ba4 <HAL_TIM_PWM_ConfigChannel>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80025ae:	f000 fc85 	bl	8002ebc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80025c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025ca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80025cc:	2300      	movs	r3, #0
 80025ce:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80025d0:	1d3b      	adds	r3, r7, #4
 80025d2:	4619      	mov	r1, r3
 80025d4:	4807      	ldr	r0, [pc, #28]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 80025d6:	f004 ffd1 	bl	800757c <HAL_TIMEx_ConfigBreakDeadTime>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80025e0:	f000 fc6c 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80025e4:	4803      	ldr	r0, [pc, #12]	@ (80025f4 <MX_TIM1_Init+0x13c>)
 80025e6:	f000 fe39 	bl	800325c <HAL_TIM_MspPostInit>

}
 80025ea:	bf00      	nop
 80025ec:	3758      	adds	r7, #88	@ 0x58
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	200002a4 	.word	0x200002a4
 80025f8:	40010000 	.word	0x40010000

080025fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08c      	sub	sp, #48	@ 0x30
 8002600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002602:	f107 030c 	add.w	r3, r7, #12
 8002606:	2224      	movs	r2, #36	@ 0x24
 8002608:	2100      	movs	r1, #0
 800260a:	4618      	mov	r0, r3
 800260c:	f008 fa10 	bl	800aa30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002610:	1d3b      	adds	r3, r7, #4
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002618:	4b21      	ldr	r3, [pc, #132]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 800261a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800261e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002620:	4b1f      	ldr	r3, [pc, #124]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 8002622:	2200      	movs	r2, #0
 8002624:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002626:	4b1e      	ldr	r3, [pc, #120]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295-1;
 800262c:	4b1c      	ldr	r3, [pc, #112]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 800262e:	f06f 0201 	mvn.w	r2, #1
 8002632:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002634:	4b1a      	ldr	r3, [pc, #104]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 8002636:	2200      	movs	r2, #0
 8002638:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800263a:	4b19      	ldr	r3, [pc, #100]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 800263c:	2200      	movs	r2, #0
 800263e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002640:	2303      	movs	r3, #3
 8002642:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002644:	2300      	movs	r3, #0
 8002646:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002648:	2301      	movs	r3, #1
 800264a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800264c:	2300      	movs	r3, #0
 800264e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002654:	2300      	movs	r3, #0
 8002656:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002658:	2301      	movs	r3, #1
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800265c:	2300      	movs	r3, #0
 800265e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002660:	2300      	movs	r3, #0
 8002662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002664:	f107 030c 	add.w	r3, r7, #12
 8002668:	4619      	mov	r1, r3
 800266a:	480d      	ldr	r0, [pc, #52]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 800266c:	f004 f85e 	bl	800672c <HAL_TIM_Encoder_Init>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002676:	f000 fc21 	bl	8002ebc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800267a:	2300      	movs	r3, #0
 800267c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267e:	2300      	movs	r3, #0
 8002680:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002682:	1d3b      	adds	r3, r7, #4
 8002684:	4619      	mov	r1, r3
 8002686:	4806      	ldr	r0, [pc, #24]	@ (80026a0 <MX_TIM2_Init+0xa4>)
 8002688:	f004 ff0a 	bl	80074a0 <HAL_TIMEx_MasterConfigSynchronization>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002692:	f000 fc13 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002696:	bf00      	nop
 8002698:	3730      	adds	r7, #48	@ 0x30
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200002ec 	.word	0x200002ec

080026a4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b088      	sub	sp, #32
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	60da      	str	r2, [r3, #12]
 80026b6:	611a      	str	r2, [r3, #16]
 80026b8:	615a      	str	r2, [r3, #20]
 80026ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80026bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026be:	4a1f      	ldr	r2, [pc, #124]	@ (800273c <MX_TIM10_Init+0x98>)
 80026c0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 84-1;
 80026c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026c4:	2253      	movs	r2, #83	@ 0x53
 80026c6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 80026ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026d0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80026d4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026d6:	4b18      	ldr	r3, [pc, #96]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026d8:	2200      	movs	r2, #0
 80026da:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026dc:	4b16      	ldr	r3, [pc, #88]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026de:	2200      	movs	r2, #0
 80026e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80026e2:	4815      	ldr	r0, [pc, #84]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026e4:	f003 fe66 	bl	80063b4 <HAL_TIM_Base_Init>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80026ee:	f000 fbe5 	bl	8002ebc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80026f2:	4811      	ldr	r0, [pc, #68]	@ (8002738 <MX_TIM10_Init+0x94>)
 80026f4:	f003 ff10 	bl	8006518 <HAL_TIM_PWM_Init>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80026fe:	f000 fbdd 	bl	8002ebc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002702:	2360      	movs	r3, #96	@ 0x60
 8002704:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800270a:	2300      	movs	r3, #0
 800270c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002712:	1d3b      	adds	r3, r7, #4
 8002714:	2200      	movs	r2, #0
 8002716:	4619      	mov	r1, r3
 8002718:	4807      	ldr	r0, [pc, #28]	@ (8002738 <MX_TIM10_Init+0x94>)
 800271a:	f004 fa43 	bl	8006ba4 <HAL_TIM_PWM_ConfigChannel>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002724:	f000 fbca 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002728:	4803      	ldr	r0, [pc, #12]	@ (8002738 <MX_TIM10_Init+0x94>)
 800272a:	f000 fd97 	bl	800325c <HAL_TIM_MspPostInit>

}
 800272e:	bf00      	nop
 8002730:	3720      	adds	r7, #32
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000334 	.word	0x20000334
 800273c:	40014400 	.word	0x40014400

08002740 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002744:	4b0e      	ldr	r3, [pc, #56]	@ (8002780 <MX_TIM11_Init+0x40>)
 8002746:	4a0f      	ldr	r2, [pc, #60]	@ (8002784 <MX_TIM11_Init+0x44>)
 8002748:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 120-1;
 800274a:	4b0d      	ldr	r3, [pc, #52]	@ (8002780 <MX_TIM11_Init+0x40>)
 800274c:	2277      	movs	r2, #119	@ 0x77
 800274e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002750:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <MX_TIM11_Init+0x40>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 7000-1;
 8002756:	4b0a      	ldr	r3, [pc, #40]	@ (8002780 <MX_TIM11_Init+0x40>)
 8002758:	f641 3257 	movw	r2, #6999	@ 0x1b57
 800275c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800275e:	4b08      	ldr	r3, [pc, #32]	@ (8002780 <MX_TIM11_Init+0x40>)
 8002760:	2200      	movs	r2, #0
 8002762:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002764:	4b06      	ldr	r3, [pc, #24]	@ (8002780 <MX_TIM11_Init+0x40>)
 8002766:	2200      	movs	r2, #0
 8002768:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800276a:	4805      	ldr	r0, [pc, #20]	@ (8002780 <MX_TIM11_Init+0x40>)
 800276c:	f003 fe22 	bl	80063b4 <HAL_TIM_Base_Init>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002776:	f000 fba1 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	2000037c 	.word	0x2000037c
 8002784:	40014800 	.word	0x40014800

08002788 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800278c:	4b11      	ldr	r3, [pc, #68]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 800278e:	4a12      	ldr	r2, [pc, #72]	@ (80027d8 <MX_USART2_UART_Init+0x50>)
 8002790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002792:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 8002794:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800279a:	4b0e      	ldr	r3, [pc, #56]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 800279c:	2200      	movs	r2, #0
 800279e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027a0:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027a6:	4b0b      	ldr	r3, [pc, #44]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027ac:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 80027ae:	220c      	movs	r2, #12
 80027b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027b2:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027b8:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027be:	4805      	ldr	r0, [pc, #20]	@ (80027d4 <MX_USART2_UART_Init+0x4c>)
 80027c0:	f004 ff42 	bl	8007648 <HAL_UART_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027ca:	f000 fb77 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	200003c4 	.word	0x200003c4
 80027d8:	40004400 	.word	0x40004400

080027dc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 80027e2:	4a12      	ldr	r2, [pc, #72]	@ (800282c <MX_USART6_UART_Init+0x50>)
 80027e4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80027e6:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 80027e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027ec:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80027ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80027f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80027fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002800:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 8002802:	220c      	movs	r2, #12
 8002804:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002806:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 8002808:	2200      	movs	r2, #0
 800280a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800280c:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 800280e:	2200      	movs	r2, #0
 8002810:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002812:	4805      	ldr	r0, [pc, #20]	@ (8002828 <MX_USART6_UART_Init+0x4c>)
 8002814:	f004 ff18 	bl	8007648 <HAL_UART_Init>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800281e:	f000 fb4d 	bl	8002ebc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002822:	bf00      	nop
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000408 	.word	0x20000408
 800282c:	40011400 	.word	0x40011400

08002830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	607b      	str	r3, [r7, #4]
 800283a:	4b0c      	ldr	r3, [pc, #48]	@ (800286c <MX_DMA_Init+0x3c>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	4a0b      	ldr	r2, [pc, #44]	@ (800286c <MX_DMA_Init+0x3c>)
 8002840:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002844:	6313      	str	r3, [r2, #48]	@ 0x30
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <MX_DMA_Init+0x3c>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800284e:	607b      	str	r3, [r7, #4]
 8002850:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002852:	2200      	movs	r2, #0
 8002854:	2100      	movs	r1, #0
 8002856:	2039      	movs	r0, #57	@ 0x39
 8002858:	f001 fb71 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800285c:	2039      	movs	r0, #57	@ 0x39
 800285e:	f001 fb8a 	bl	8003f76 <HAL_NVIC_EnableIRQ>

}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40023800 	.word	0x40023800

08002870 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08a      	sub	sp, #40	@ 0x28
 8002874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]
 8002884:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	4b49      	ldr	r3, [pc, #292]	@ (80029b0 <MX_GPIO_Init+0x140>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	4a48      	ldr	r2, [pc, #288]	@ (80029b0 <MX_GPIO_Init+0x140>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	6313      	str	r3, [r2, #48]	@ 0x30
 8002896:	4b46      	ldr	r3, [pc, #280]	@ (80029b0 <MX_GPIO_Init+0x140>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	4b42      	ldr	r3, [pc, #264]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a41      	ldr	r2, [pc, #260]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b3f      	ldr	r3, [pc, #252]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	4b3b      	ldr	r3, [pc, #236]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	4a3a      	ldr	r2, [pc, #232]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ce:	4b38      	ldr	r3, [pc, #224]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	607b      	str	r3, [r7, #4]
 80028de:	4b34      	ldr	r3, [pc, #208]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	4a33      	ldr	r2, [pc, #204]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ea:	4b31      	ldr	r3, [pc, #196]	@ (80029b0 <MX_GPIO_Init+0x140>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 80028f6:	2200      	movs	r2, #0
 80028f8:	2101      	movs	r1, #1
 80028fa:	482e      	ldr	r0, [pc, #184]	@ (80029b4 <MX_GPIO_Init+0x144>)
 80028fc:	f002 f8e0 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002900:	2200      	movs	r2, #0
 8002902:	2120      	movs	r1, #32
 8002904:	482c      	ldr	r0, [pc, #176]	@ (80029b8 <MX_GPIO_Init+0x148>)
 8002906:	f002 f8db 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_RESET_GPIO_Port, IMU_RESET_Pin, GPIO_PIN_SET);
 800290a:	2201      	movs	r2, #1
 800290c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002910:	4828      	ldr	r0, [pc, #160]	@ (80029b4 <MX_GPIO_Init+0x144>)
 8002912:	f002 f8d5 	bl	8004ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002916:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800291a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800291c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002926:	f107 0314 	add.w	r3, r7, #20
 800292a:	4619      	mov	r1, r3
 800292c:	4821      	ldr	r0, [pc, #132]	@ (80029b4 <MX_GPIO_Init+0x144>)
 800292e:	f001 ff43 	bl	80047b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_Pin IMU_RESET_Pin */
  GPIO_InitStruct.Pin = DIR_Pin|IMU_RESET_Pin;
 8002932:	f240 1301 	movw	r3, #257	@ 0x101
 8002936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002938:	2301      	movs	r3, #1
 800293a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002940:	2300      	movs	r3, #0
 8002942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002944:	f107 0314 	add.w	r3, r7, #20
 8002948:	4619      	mov	r1, r3
 800294a:	481a      	ldr	r0, [pc, #104]	@ (80029b4 <MX_GPIO_Init+0x144>)
 800294c:	f001 ff34 	bl	80047b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002950:	2320      	movs	r3, #32
 8002952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002954:	2301      	movs	r3, #1
 8002956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295c:	2300      	movs	r3, #0
 800295e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	4619      	mov	r1, r3
 8002966:	4814      	ldr	r0, [pc, #80]	@ (80029b8 <MX_GPIO_Init+0x148>)
 8002968:	f001 ff26 	bl	80047b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : External_button_Pin */
  GPIO_InitStruct.Pin = External_button_Pin;
 800296c:	2304      	movs	r3, #4
 800296e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002970:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(External_button_GPIO_Port, &GPIO_InitStruct);
 800297a:	f107 0314 	add.w	r3, r7, #20
 800297e:	4619      	mov	r1, r3
 8002980:	480e      	ldr	r0, [pc, #56]	@ (80029bc <MX_GPIO_Init+0x14c>)
 8002982:	f001 ff19 	bl	80047b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002986:	2200      	movs	r2, #0
 8002988:	2100      	movs	r1, #0
 800298a:	2008      	movs	r0, #8
 800298c:	f001 fad7 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002990:	2008      	movs	r0, #8
 8002992:	f001 faf0 	bl	8003f76 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002996:	2200      	movs	r2, #0
 8002998:	2100      	movs	r1, #0
 800299a:	2028      	movs	r0, #40	@ 0x28
 800299c:	f001 facf 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029a0:	2028      	movs	r0, #40	@ 0x28
 80029a2:	f001 fae8 	bl	8003f76 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029a6:	bf00      	nop
 80029a8:	3728      	adds	r7, #40	@ 0x28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40023800 	.word	0x40023800
 80029b4:	40020800 	.word	0x40020800
 80029b8:	40020000 	.word	0x40020000
 80029bc:	40020400 	.word	0x40020400

080029c0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//Timer11 for temporization
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
	if (htim == &htim11) {
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a19      	ldr	r2, [pc, #100]	@ (8002a30 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d12b      	bne.n	8002a28 <HAL_TIM_PeriodElapsedCallback+0x68>
		Flag_10ms = 1;
 80029d0:	4b18      	ldr	r3, [pc, #96]	@ (8002a34 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	601a      	str	r2, [r3, #0]

		if (dataRX.curvature_radius_ref_m == last_read){
 80029d6:	4b18      	ldr	r3, [pc, #96]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80029d8:	ed93 7a00 	vldr	s14, [r3]
 80029dc:	4b17      	ldr	r3, [pc, #92]	@ (8002a3c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80029de:	edd3 7a00 	vldr	s15, [r3]
 80029e2:	eeb4 7a67 	vcmp.f32	s14, s15
 80029e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ea:	d110      	bne.n	8002a0e <HAL_TIM_PeriodElapsedCallback+0x4e>
			cnt_DMA++;
 80029ec:	4b14      	ldr	r3, [pc, #80]	@ (8002a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	3301      	adds	r3, #1
 80029f2:	4a13      	ldr	r2, [pc, #76]	@ (8002a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80029f4:	6013      	str	r3, [r2, #0]
			if(cnt_DMA >= 5){
 80029f6:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	dd07      	ble.n	8002a0e <HAL_TIM_PeriodElapsedCallback+0x4e>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuf, RxBuf_SIZE);
 80029fe:	2232      	movs	r2, #50	@ 0x32
 8002a00:	4910      	ldr	r1, [pc, #64]	@ (8002a44 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002a02:	4811      	ldr	r0, [pc, #68]	@ (8002a48 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002a04:	f004 feff 	bl	8007806 <HAL_UARTEx_ReceiveToIdle_DMA>
				cnt_DMA = 0;
 8002a08:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
			}
		}

		//Encoder
		vehicleState.counts = TIM2->CNT;
 8002a0e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a14:	461a      	mov	r2, r3
 8002a16:	4b0d      	ldr	r3, [pc, #52]	@ (8002a4c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002a18:	601a      	str	r2, [r3, #0]
		TIM2->CNT = TIM2->ARR / 2;
 8002a1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a24:	085b      	lsrs	r3, r3, #1
 8002a26:	6253      	str	r3, [r2, #36]	@ 0x24
	}
}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	2000037c 	.word	0x2000037c
 8002a34:	200005e8 	.word	0x200005e8
 8002a38:	200004ac 	.word	0x200004ac
 8002a3c:	20000688 	.word	0x20000688
 8002a40:	2000068c 	.word	0x2000068c
 8002a44:	20000624 	.word	0x20000624
 8002a48:	20000408 	.word	0x20000408
 8002a4c:	200004f8 	.word	0x200004f8

08002a50 <__io_putchar>:

//USART2 -> ST_Link UART for DEBUG with USB (e.g. PUTTY)
int __io_putchar(int ch) {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF); //putty
 8002a58:	1d39      	adds	r1, r7, #4
 8002a5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a5e:	2201      	movs	r2, #1
 8002a60:	4807      	ldr	r0, [pc, #28]	@ (8002a80 <__io_putchar+0x30>)
 8002a62:	f004 fe3e 	bl	80076e2 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, (uint8_t*) &ch, 1, 0xFFFF); //rpi
 8002a66:	1d39      	adds	r1, r7, #4
 8002a68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	4805      	ldr	r0, [pc, #20]	@ (8002a84 <__io_putchar+0x34>)
 8002a70:	f004 fe37 	bl	80076e2 <HAL_UART_Transmit>
	return ch;
 8002a74:	687b      	ldr	r3, [r7, #4]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	200003c4 	.word	0x200003c4
 8002a84:	20000408 	.word	0x20000408

08002a88 <HAL_GPIO_EXTI_Callback>:

//-------------------------------------------------------------
//BLUE user button
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a98:	d114      	bne.n	8002ac4 <HAL_GPIO_EXTI_Callback+0x3c>
		if (HardwareEnable == 0) {
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002acc <HAL_GPIO_EXTI_Callback+0x44>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d108      	bne.n	8002ab4 <HAL_GPIO_EXTI_Callback+0x2c>
			HardwareEnable = 1;
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8002acc <HAL_GPIO_EXTI_Callback+0x44>)
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	2120      	movs	r1, #32
 8002aac:	4808      	ldr	r0, [pc, #32]	@ (8002ad0 <HAL_GPIO_EXTI_Callback+0x48>)
 8002aae:	f002 f807 	bl	8004ac0 <HAL_GPIO_WritePin>
		} else {
			HardwareEnable = 0;
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
		}
	}
}
 8002ab2:	e007      	b.n	8002ac4 <HAL_GPIO_EXTI_Callback+0x3c>
			HardwareEnable = 0;
 8002ab4:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <HAL_GPIO_EXTI_Callback+0x44>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2120      	movs	r1, #32
 8002abe:	4804      	ldr	r0, [pc, #16]	@ (8002ad0 <HAL_GPIO_EXTI_Callback+0x48>)
 8002ac0:	f001 fffe 	bl	8004ac0 <HAL_GPIO_WritePin>
}
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	200005ec 	.word	0x200005ec
 8002ad0:	40020000 	.word	0x40020000

08002ad4 <HAL_UARTEx_RxEventCallback>:

//-------------------------------------------------------------
// COMUNICAZIONE (RICEZIONE DATI)
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002ad4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	460b      	mov	r3, r1
 8002ae0:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6){
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a3e      	ldr	r2, [pc, #248]	@ (8002be0 <HAL_UARTEx_RxEventCallback+0x10c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d174      	bne.n	8002bd6 <HAL_UARTEx_RxEventCallback+0x102>
 8002aec:	466b      	mov	r3, sp
 8002aee:	461e      	mov	r6, r3
		memcpy(msg, RxBuf, Size);
 8002af0:	887b      	ldrh	r3, [r7, #2]
 8002af2:	461a      	mov	r2, r3
 8002af4:	493b      	ldr	r1, [pc, #236]	@ (8002be4 <HAL_UARTEx_RxEventCallback+0x110>)
 8002af6:	483c      	ldr	r0, [pc, #240]	@ (8002be8 <HAL_UARTEx_RxEventCallback+0x114>)
 8002af8:	f008 f8b3 	bl	800ac62 <memcpy>
		float floatArray[MAX_VALUES];
 8002afc:	4b3b      	ldr	r3, [pc, #236]	@ (8002bec <HAL_UARTEx_RxEventCallback+0x118>)
 8002afe:	6819      	ldr	r1, [r3, #0]
 8002b00:	1e4b      	subs	r3, r1, #1
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	460a      	mov	r2, r1
 8002b06:	2300      	movs	r3, #0
 8002b08:	4690      	mov	r8, r2
 8002b0a:	4699      	mov	r9, r3
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8002b18:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8002b1c:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8002b20:	460a      	mov	r2, r1
 8002b22:	2300      	movs	r3, #0
 8002b24:	4614      	mov	r4, r2
 8002b26:	461d      	mov	r5, r3
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	016b      	lsls	r3, r5, #5
 8002b32:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002b36:	0162      	lsls	r2, r4, #5
 8002b38:	460b      	mov	r3, r1
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	3307      	adds	r3, #7
 8002b3e:	08db      	lsrs	r3, r3, #3
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	ebad 0d03 	sub.w	sp, sp, r3
 8002b46:	466b      	mov	r3, sp
 8002b48:	3303      	adds	r3, #3
 8002b4a:	089b      	lsrs	r3, r3, #2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	60bb      	str	r3, [r7, #8]
		parseCSV(msg, floatArray);
 8002b50:	68b9      	ldr	r1, [r7, #8]
 8002b52:	4825      	ldr	r0, [pc, #148]	@ (8002be8 <HAL_UARTEx_RxEventCallback+0x114>)
 8002b54:	f7fe fc1c 	bl	8001390 <parseCSV>

		if(floatArray[0] == 0 || floatArray[0] == 1){
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	edd3 7a00 	vldr	s15, [r3]
 8002b5e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b66:	d009      	beq.n	8002b7c <HAL_UARTEx_RxEventCallback+0xa8>
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	edd3 7a00 	vldr	s15, [r3]
 8002b6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b72:	eef4 7a47 	vcmp.f32	s15, s14
 8002b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7a:	d110      	bne.n	8002b9e <HAL_UARTEx_RxEventCallback+0xca>
			dataRX.enable = floatArray[0];
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	edd3 7a00 	vldr	s15, [r3]
 8002b82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b86:	ee17 2a90 	vmov	r2, s15
 8002b8a:	4b19      	ldr	r3, [pc, #100]	@ (8002bf0 <HAL_UARTEx_RxEventCallback+0x11c>)
 8002b8c:	609a      	str	r2, [r3, #8]
			dataRX.linear_speed_ref_m_s = floatArray[1];
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	4a17      	ldr	r2, [pc, #92]	@ (8002bf0 <HAL_UARTEx_RxEventCallback+0x11c>)
 8002b94:	6053      	str	r3, [r2, #4]
			dataRX.curvature_radius_ref_m = floatArray[2];
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	4a15      	ldr	r2, [pc, #84]	@ (8002bf0 <HAL_UARTEx_RxEventCallback+0x11c>)
 8002b9c:	6013      	str	r3, [r2, #0]
		}

		if(floatArray[0] == 3){
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	edd3 7a00 	vldr	s15, [r3]
 8002ba4:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002ba8:	eef4 7a47 	vcmp.f32	s15, s14
 8002bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb0:	d10b      	bne.n	8002bca <HAL_UARTEx_RxEventCallback+0xf6>
			// Reset dei pid
			resetPID(&pid_steering);
 8002bb2:	4810      	ldr	r0, [pc, #64]	@ (8002bf4 <HAL_UARTEx_RxEventCallback+0x120>)
 8002bb4:	f7fe faf0 	bl	8001198 <resetPID>
			resetPID(&pid_traction);
 8002bb8:	480f      	ldr	r0, [pc, #60]	@ (8002bf8 <HAL_UARTEx_RxEventCallback+0x124>)
 8002bba:	f7fe faed 	bl	8001198 <resetPID>
			resetPID(&pid_traction_RWD);
 8002bbe:	480f      	ldr	r0, [pc, #60]	@ (8002bfc <HAL_UARTEx_RxEventCallback+0x128>)
 8002bc0:	f7fe faea 	bl	8001198 <resetPID>
			resetPID(&pid_traction_DESC);
 8002bc4:	480e      	ldr	r0, [pc, #56]	@ (8002c00 <HAL_UARTEx_RxEventCallback+0x12c>)
 8002bc6:	f7fe fae7 	bl	8001198 <resetPID>
			//printf("PID RESETTATO! (TASTO)\r\n");
		}

		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuf, RxBuf_SIZE);
 8002bca:	2232      	movs	r2, #50	@ 0x32
 8002bcc:	4905      	ldr	r1, [pc, #20]	@ (8002be4 <HAL_UARTEx_RxEventCallback+0x110>)
 8002bce:	480d      	ldr	r0, [pc, #52]	@ (8002c04 <HAL_UARTEx_RxEventCallback+0x130>)
 8002bd0:	f004 fe19 	bl	8007806 <HAL_UARTEx_ReceiveToIdle_DMA>
 8002bd4:	46b5      	mov	sp, r6
	}
}
 8002bd6:	bf00      	nop
 8002bd8:	3714      	adds	r7, #20
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002be0:	40011400 	.word	0x40011400
 8002be4:	20000624 	.word	0x20000624
 8002be8:	20000658 	.word	0x20000658
 8002bec:	2000000c 	.word	0x2000000c
 8002bf0:	200004ac 	.word	0x200004ac
 8002bf4:	200005b0 	.word	0x200005b0
 8002bf8:	20000538 	.word	0x20000538
 8002bfc:	20000560 	.word	0x20000560
 8002c00:	20000588 	.word	0x20000588
 8002c04:	20000408 	.word	0x20000408

08002c08 <TransmitTelemetry>:

// COMUNICAZIONE (TRASMISSIONE DATI)
void TransmitTelemetry(){
 8002c08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c0c:	ed2d 8b0a 	vpush	{d8-d12}
 8002c10:	b0b8      	sub	sp, #224	@ 0xe0
 8002c12:	af14      	add	r7, sp, #80	@ 0x50
	dataTX.current_speed_rpm = vehicleState.motor_speed_RPM;
 8002c14:	4b97      	ldr	r3, [pc, #604]	@ (8002e74 <TransmitTelemetry+0x26c>)
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	4a97      	ldr	r2, [pc, #604]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002c1a:	6013      	str	r3, [r2, #0]
	dataTX.current_yaw_rate_deg_sec = vehicleState.yaw_rate_deg_sec;
 8002c1c:	4b95      	ldr	r3, [pc, #596]	@ (8002e74 <TransmitTelemetry+0x26c>)
 8002c1e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002c22:	4610      	mov	r0, r2
 8002c24:	4619      	mov	r1, r3
 8002c26:	f7fd ffe7 	bl	8000bf8 <__aeabi_d2f>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	4a92      	ldr	r2, [pc, #584]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002c2e:	6093      	str	r3, [r2, #8]

	bno055_vector_t accel = bno055_getVectorAccelerometer();
 8002c30:	f7fe fdda 	bl	80017e8 <bno055_getVectorAccelerometer>
 8002c34:	eeb0 4a40 	vmov.f32	s8, s0
 8002c38:	eef0 4a60 	vmov.f32	s9, s1
 8002c3c:	eeb0 5a41 	vmov.f32	s10, s2
 8002c40:	eef0 5a61 	vmov.f32	s11, s3
 8002c44:	eeb0 6a42 	vmov.f32	s12, s4
 8002c48:	eef0 6a62 	vmov.f32	s13, s5
 8002c4c:	eeb0 7a43 	vmov.f32	s14, s6
 8002c50:	eef0 7a63 	vmov.f32	s15, s7
 8002c54:	ed87 4b1c 	vstr	d4, [r7, #112]	@ 0x70
 8002c58:	ed87 5b1e 	vstr	d5, [r7, #120]	@ 0x78
 8002c5c:	ed87 6b20 	vstr	d6, [r7, #128]	@ 0x80
 8002c60:	ed87 7b22 	vstr	d7, [r7, #136]	@ 0x88
	bno055_vector_t angle = bno055_getVectorGyroscope();
 8002c64:	f7fe fe46 	bl	80018f4 <bno055_getVectorGyroscope>
 8002c68:	eeb0 4a40 	vmov.f32	s8, s0
 8002c6c:	eef0 4a60 	vmov.f32	s9, s1
 8002c70:	eeb0 5a41 	vmov.f32	s10, s2
 8002c74:	eef0 5a61 	vmov.f32	s11, s3
 8002c78:	eeb0 6a42 	vmov.f32	s12, s4
 8002c7c:	eef0 6a62 	vmov.f32	s13, s5
 8002c80:	eeb0 7a43 	vmov.f32	s14, s6
 8002c84:	eef0 7a63 	vmov.f32	s15, s7
 8002c88:	ed87 4b14 	vstr	d4, [r7, #80]	@ 0x50
 8002c8c:	ed87 5b16 	vstr	d5, [r7, #88]	@ 0x58
 8002c90:	ed87 6b18 	vstr	d6, [r7, #96]	@ 0x60
 8002c94:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
	bno055_vector_t magne = bno055_getVectorMagnetometer();
 8002c98:	f7fe fde9 	bl	800186e <bno055_getVectorMagnetometer>
 8002c9c:	eeb0 4a40 	vmov.f32	s8, s0
 8002ca0:	eef0 4a60 	vmov.f32	s9, s1
 8002ca4:	eeb0 5a41 	vmov.f32	s10, s2
 8002ca8:	eef0 5a61 	vmov.f32	s11, s3
 8002cac:	eeb0 6a42 	vmov.f32	s12, s4
 8002cb0:	eef0 6a62 	vmov.f32	s13, s5
 8002cb4:	eeb0 7a43 	vmov.f32	s14, s6
 8002cb8:	eef0 7a63 	vmov.f32	s15, s7
 8002cbc:	ed87 4b0c 	vstr	d4, [r7, #48]	@ 0x30
 8002cc0:	ed87 5b0e 	vstr	d5, [r7, #56]	@ 0x38
 8002cc4:	ed87 6b10 	vstr	d6, [r7, #64]	@ 0x40
 8002cc8:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
	bno055_vector_t quat = bno055_getVectorQuaternion();
 8002ccc:	f7fe fe55 	bl	800197a <bno055_getVectorQuaternion>
 8002cd0:	eeb0 4a40 	vmov.f32	s8, s0
 8002cd4:	eef0 4a60 	vmov.f32	s9, s1
 8002cd8:	eeb0 5a41 	vmov.f32	s10, s2
 8002cdc:	eef0 5a61 	vmov.f32	s11, s3
 8002ce0:	eeb0 6a42 	vmov.f32	s12, s4
 8002ce4:	eef0 6a62 	vmov.f32	s13, s5
 8002ce8:	eeb0 7a43 	vmov.f32	s14, s6
 8002cec:	eef0 7a63 	vmov.f32	s15, s7
 8002cf0:	ed87 4b04 	vstr	d4, [r7, #16]
 8002cf4:	ed87 5b06 	vstr	d5, [r7, #24]
 8002cf8:	ed87 6b08 	vstr	d6, [r7, #32]
 8002cfc:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
	bno055_calibration_state_t cal = bno055_getCalibrationState();
 8002d00:	f7fe fbf3 	bl	80014ea <bno055_getCalibrationState>
 8002d04:	4603      	mov	r3, r0
 8002d06:	60fb      	str	r3, [r7, #12]
	dataTX.accel_x = accel.x;
 8002d08:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	4619      	mov	r1, r3
 8002d10:	f7fd ff72 	bl	8000bf8 <__aeabi_d2f>
 8002d14:	4603      	mov	r3, r0
 8002d16:	4a58      	ldr	r2, [pc, #352]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d18:	6293      	str	r3, [r2, #40]	@ 0x28
	dataTX.accel_y = accel.y;
 8002d1a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002d1e:	4610      	mov	r0, r2
 8002d20:	4619      	mov	r1, r3
 8002d22:	f7fd ff69 	bl	8000bf8 <__aeabi_d2f>
 8002d26:	4603      	mov	r3, r0
 8002d28:	4a53      	ldr	r2, [pc, #332]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
	dataTX.accel_z = accel.z;
 8002d2c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002d30:	4610      	mov	r0, r2
 8002d32:	4619      	mov	r1, r3
 8002d34:	f7fd ff60 	bl	8000bf8 <__aeabi_d2f>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	4a4f      	ldr	r2, [pc, #316]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d3c:	6313      	str	r3, [r2, #48]	@ 0x30
	dataTX.angle_x = angle.x;
 8002d3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d42:	4610      	mov	r0, r2
 8002d44:	4619      	mov	r1, r3
 8002d46:	f7fd ff57 	bl	8000bf8 <__aeabi_d2f>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	4a4a      	ldr	r2, [pc, #296]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d4e:	6353      	str	r3, [r2, #52]	@ 0x34
	dataTX.angle_y = angle.y;
 8002d50:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002d54:	4610      	mov	r0, r2
 8002d56:	4619      	mov	r1, r3
 8002d58:	f7fd ff4e 	bl	8000bf8 <__aeabi_d2f>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	4a46      	ldr	r2, [pc, #280]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d60:	6393      	str	r3, [r2, #56]	@ 0x38
	dataTX.angle_z = angle.z;
 8002d62:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002d66:	4610      	mov	r0, r2
 8002d68:	4619      	mov	r1, r3
 8002d6a:	f7fd ff45 	bl	8000bf8 <__aeabi_d2f>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4a41      	ldr	r2, [pc, #260]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d72:	63d3      	str	r3, [r2, #60]	@ 0x3c
	dataTX.magne_x = magne.x;
 8002d74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d78:	4610      	mov	r0, r2
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	f7fd ff3c 	bl	8000bf8 <__aeabi_d2f>
 8002d80:	4603      	mov	r3, r0
 8002d82:	4a3d      	ldr	r2, [pc, #244]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d84:	61d3      	str	r3, [r2, #28]
	dataTX.magne_y = magne.y;
 8002d86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d8a:	4610      	mov	r0, r2
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	f7fd ff33 	bl	8000bf8 <__aeabi_d2f>
 8002d92:	4603      	mov	r3, r0
 8002d94:	4a38      	ldr	r2, [pc, #224]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002d96:	6213      	str	r3, [r2, #32]
	dataTX.magne_z = magne.z;
 8002d98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d9c:	4610      	mov	r0, r2
 8002d9e:	4619      	mov	r1, r3
 8002da0:	f7fd ff2a 	bl	8000bf8 <__aeabi_d2f>
 8002da4:	4603      	mov	r3, r0
 8002da6:	4a34      	ldr	r2, [pc, #208]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002da8:	6253      	str	r3, [r2, #36]	@ 0x24
	dataTX.quaternion_x = quat.x;
 8002daa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dae:	4610      	mov	r0, r2
 8002db0:	4619      	mov	r1, r3
 8002db2:	f7fd ff21 	bl	8000bf8 <__aeabi_d2f>
 8002db6:	4603      	mov	r3, r0
 8002db8:	4a2f      	ldr	r2, [pc, #188]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002dba:	60d3      	str	r3, [r2, #12]
	dataTX.quaternion_y = quat.y;
 8002dbc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f7fd ff18 	bl	8000bf8 <__aeabi_d2f>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	4a2b      	ldr	r2, [pc, #172]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002dcc:	6113      	str	r3, [r2, #16]
	dataTX.quaternion_z = quat.z;
 8002dce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f7fd ff0f 	bl	8000bf8 <__aeabi_d2f>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	4a26      	ldr	r2, [pc, #152]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002dde:	6153      	str	r3, [r2, #20]
	dataTX.quaternion_w = quat.w;
 8002de0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002de4:	4610      	mov	r0, r2
 8002de6:	4619      	mov	r1, r3
 8002de8:	f7fd ff06 	bl	8000bf8 <__aeabi_d2f>
 8002dec:	4603      	mov	r3, r0
 8002dee:	4a22      	ldr	r2, [pc, #136]	@ (8002e78 <TransmitTelemetry+0x270>)
 8002df0:	6193      	str	r3, [r2, #24]
	//printf("%i, %.2f, %.2f\r\n", dataRX.enable, dataRX.linear_speed_ref_m_s, dataRX.curvature_radius_ref_m);
	printf("%+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %i \r\n", accel.x, accel.y, accel.z, angle.x, angle.y, angle.z, magne.x, magne.y, magne.z, tempRPM * RPM_2_m_s, cal.mag);
 8002df2:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8002df6:	ed87 7b00 	vstr	d7, [r7]
 8002dfa:	e9d7 ab20 	ldrd	sl, fp, [r7, #128]	@ 0x80
 8002dfe:	ed97 8b22 	vldr	d8, [r7, #136]	@ 0x88
 8002e02:	ed97 9b16 	vldr	d9, [r7, #88]	@ 0x58
 8002e06:	ed97 ab18 	vldr	d10, [r7, #96]	@ 0x60
 8002e0a:	ed97 bb1a 	vldr	d11, [r7, #104]	@ 0x68
 8002e0e:	ed97 cb0e 	vldr	d12, [r7, #56]	@ 0x38
 8002e12:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002e16:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002e1a:	4b18      	ldr	r3, [pc, #96]	@ (8002e7c <TransmitTelemetry+0x274>)
 8002e1c:	ed93 7a00 	vldr	s14, [r3]
 8002e20:	4b17      	ldr	r3, [pc, #92]	@ (8002e80 <TransmitTelemetry+0x278>)
 8002e22:	edd3 7a00 	vldr	s15, [r3]
 8002e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e2a:	ee17 0a90 	vmov	r0, s15
 8002e2e:	f7fd fb93 	bl	8000558 <__aeabi_f2d>
 8002e32:	7bbb      	ldrb	r3, [r7, #14]
 8002e34:	9312      	str	r3, [sp, #72]	@ 0x48
 8002e36:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002e3a:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 8002e3e:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8002e42:	ed8d cb0a 	vstr	d12, [sp, #40]	@ 0x28
 8002e46:	ed8d bb08 	vstr	d11, [sp, #32]
 8002e4a:	ed8d ab06 	vstr	d10, [sp, #24]
 8002e4e:	ed8d 9b04 	vstr	d9, [sp, #16]
 8002e52:	ed8d 8b02 	vstr	d8, [sp, #8]
 8002e56:	e9cd ab00 	strd	sl, fp, [sp]
 8002e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e5e:	4809      	ldr	r0, [pc, #36]	@ (8002e84 <TransmitTelemetry+0x27c>)
 8002e60:	f007 fc7e 	bl	800a760 <iprintf>
	//printf("%+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f, %+2.4f\r\n", accel.x, accel.y, accel.z, angle.x, angle.y, angle.z, quat.x, quat.y, quat.z, quat.w);
	//printf("X: %+2.4f, y: %+2.4f, z: %+2.4f", magne.x, magne.y, magne.z);
	//printf("%+2.4f,%+2.4f,%+2.4f,%i,%i\r\n", magne.x, magne.y, magne.z, cal.mag, cal.sys);


}
 8002e64:	bf00      	nop
 8002e66:	3790      	adds	r7, #144	@ 0x90
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	ecbd 8b0a 	vpop	{d8-d12}
 8002e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e72:	bf00      	nop
 8002e74:	200004f8 	.word	0x200004f8
 8002e78:	200004b8 	.word	0x200004b8
 8002e7c:	200005f0 	.word	0x200005f0
 8002e80:	20000010 	.word	0x20000010
 8002e84:	0800d704 	.word	0x0800d704

08002e88 <resetBNO055>:

void resetBNO055(){
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IMU_RESET_GPIO_Port, IMU_RESET_Pin, GPIO_PIN_RESET);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e92:	4809      	ldr	r0, [pc, #36]	@ (8002eb8 <resetBNO055+0x30>)
 8002e94:	f001 fe14 	bl	8004ac0 <HAL_GPIO_WritePin>
	HAL_Delay(800);
 8002e98:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8002e9c:	f000 fcd8 	bl	8003850 <HAL_Delay>
	HAL_GPIO_WritePin(IMU_RESET_GPIO_Port, IMU_RESET_Pin, GPIO_PIN_SET);
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002ea6:	4804      	ldr	r0, [pc, #16]	@ (8002eb8 <resetBNO055+0x30>)
 8002ea8:	f001 fe0a 	bl	8004ac0 <HAL_GPIO_WritePin>
	HAL_Delay(800);
 8002eac:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8002eb0:	f000 fcce 	bl	8003850 <HAL_Delay>
}
 8002eb4:	bf00      	nop
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40020800 	.word	0x40020800

08002ebc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ec0:	b672      	cpsid	i
}
 8002ec2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002ec4:	bf00      	nop
 8002ec6:	e7fd      	b.n	8002ec4 <Error_Handler+0x8>

08002ec8 <servo_motor>:
#include "servo_motor.h"



void servo_motor(float angolo)
{
 8002ec8:	b5b0      	push	{r4, r5, r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	ed87 0a01 	vstr	s0, [r7, #4]
	float tic;
	tic = 0.02;
 8002ed2:	4b2b      	ldr	r3, [pc, #172]	@ (8002f80 <servo_motor+0xb8>)
 8002ed4:	617b      	str	r3, [r7, #20]
	  float ccr;
	  float conv_angolo;

	  if(angolo < MIN_ANGOLO)
 8002ed6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002eda:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002f84 <servo_motor+0xbc>
 8002ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee6:	d502      	bpl.n	8002eee <servo_motor+0x26>

		   angolo = MIN_ANGOLO;
 8002ee8:	4b27      	ldr	r3, [pc, #156]	@ (8002f88 <servo_motor+0xc0>)
 8002eea:	607b      	str	r3, [r7, #4]
 8002eec:	e00a      	b.n	8002f04 <servo_motor+0x3c>

	  else if (angolo > MAX_ANGOLO)
 8002eee:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ef2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002f8c <servo_motor+0xc4>
 8002ef6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efe:	dd01      	ble.n	8002f04 <servo_motor+0x3c>

		   angolo = MAX_ANGOLO;
 8002f00:	4b23      	ldr	r3, [pc, #140]	@ (8002f90 <servo_motor+0xc8>)
 8002f02:	607b      	str	r3, [r7, #4]

	  conv_angolo = angolo + DRITTO;
 8002f04:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f08:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002f94 <servo_motor+0xcc>
 8002f0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f10:	edc7 7a04 	vstr	s15, [r7, #16]

	  ccr=(((0.01111*conv_angolo)+0.5)/tic);
 8002f14:	6938      	ldr	r0, [r7, #16]
 8002f16:	f7fd fb1f 	bl	8000558 <__aeabi_f2d>
 8002f1a:	a317      	add	r3, pc, #92	@ (adr r3, 8002f78 <servo_motor+0xb0>)
 8002f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f20:	f7fd fb72 	bl	8000608 <__aeabi_dmul>
 8002f24:	4602      	mov	r2, r0
 8002f26:	460b      	mov	r3, r1
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	4b19      	ldr	r3, [pc, #100]	@ (8002f98 <servo_motor+0xd0>)
 8002f32:	f7fd f9b3 	bl	800029c <__adddf3>
 8002f36:	4602      	mov	r2, r0
 8002f38:	460b      	mov	r3, r1
 8002f3a:	4614      	mov	r4, r2
 8002f3c:	461d      	mov	r5, r3
 8002f3e:	6978      	ldr	r0, [r7, #20]
 8002f40:	f7fd fb0a 	bl	8000558 <__aeabi_f2d>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	4620      	mov	r0, r4
 8002f4a:	4629      	mov	r1, r5
 8002f4c:	f7fd fc86 	bl	800085c <__aeabi_ddiv>
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	4610      	mov	r0, r2
 8002f56:	4619      	mov	r1, r3
 8002f58:	f7fd fe4e 	bl	8000bf8 <__aeabi_d2f>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60fb      	str	r3, [r7, #12]
	  TIM1->CCR1=ccr;
 8002f60:	4b0e      	ldr	r3, [pc, #56]	@ (8002f9c <servo_motor+0xd4>)
 8002f62:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f6a:	ee17 2a90 	vmov	r2, s15
 8002f6e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002f70:	bf00      	nop
 8002f72:	3718      	adds	r7, #24
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bdb0      	pop	{r4, r5, r7, pc}
 8002f78:	f544bb1b 	.word	0xf544bb1b
 8002f7c:	3f86c0d6 	.word	0x3f86c0d6
 8002f80:	3ca3d70a 	.word	0x3ca3d70a
 8002f84:	c2380000 	.word	0xc2380000
 8002f88:	c2380000 	.word	0xc2380000
 8002f8c:	42380000 	.word	0x42380000
 8002f90:	42380000 	.word	0x42380000
 8002f94:	42b40000 	.word	0x42b40000
 8002f98:	3fe00000 	.word	0x3fe00000
 8002f9c:	40010000 	.word	0x40010000

08002fa0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	607b      	str	r3, [r7, #4]
 8002faa:	4b10      	ldr	r3, [pc, #64]	@ (8002fec <HAL_MspInit+0x4c>)
 8002fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fae:	4a0f      	ldr	r2, [pc, #60]	@ (8002fec <HAL_MspInit+0x4c>)
 8002fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002fec <HAL_MspInit+0x4c>)
 8002fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fbe:	607b      	str	r3, [r7, #4]
 8002fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	603b      	str	r3, [r7, #0]
 8002fc6:	4b09      	ldr	r3, [pc, #36]	@ (8002fec <HAL_MspInit+0x4c>)
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	4a08      	ldr	r2, [pc, #32]	@ (8002fec <HAL_MspInit+0x4c>)
 8002fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fd2:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <HAL_MspInit+0x4c>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002fde:	2007      	movs	r0, #7
 8002fe0:	f000 ffa2 	bl	8003f28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40023800 	.word	0x40023800

08002ff0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08a      	sub	sp, #40	@ 0x28
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff8:	f107 0314 	add.w	r3, r7, #20
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a17      	ldr	r2, [pc, #92]	@ (800306c <HAL_ADC_MspInit+0x7c>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d127      	bne.n	8003062 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	4b16      	ldr	r3, [pc, #88]	@ (8003070 <HAL_ADC_MspInit+0x80>)
 8003018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301a:	4a15      	ldr	r2, [pc, #84]	@ (8003070 <HAL_ADC_MspInit+0x80>)
 800301c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003020:	6453      	str	r3, [r2, #68]	@ 0x44
 8003022:	4b13      	ldr	r3, [pc, #76]	@ (8003070 <HAL_ADC_MspInit+0x80>)
 8003024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800302a:	613b      	str	r3, [r7, #16]
 800302c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	4b0f      	ldr	r3, [pc, #60]	@ (8003070 <HAL_ADC_MspInit+0x80>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	4a0e      	ldr	r2, [pc, #56]	@ (8003070 <HAL_ADC_MspInit+0x80>)
 8003038:	f043 0304 	orr.w	r3, r3, #4
 800303c:	6313      	str	r3, [r2, #48]	@ 0x30
 800303e:	4b0c      	ldr	r3, [pc, #48]	@ (8003070 <HAL_ADC_MspInit+0x80>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	f003 0304 	and.w	r3, r3, #4
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800304a:	2302      	movs	r3, #2
 800304c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800304e:	2303      	movs	r3, #3
 8003050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003056:	f107 0314 	add.w	r3, r7, #20
 800305a:	4619      	mov	r1, r3
 800305c:	4805      	ldr	r0, [pc, #20]	@ (8003074 <HAL_ADC_MspInit+0x84>)
 800305e:	f001 fbab 	bl	80047b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003062:	bf00      	nop
 8003064:	3728      	adds	r7, #40	@ 0x28
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40012000 	.word	0x40012000
 8003070:	40023800 	.word	0x40023800
 8003074:	40020800 	.word	0x40020800

08003078 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08a      	sub	sp, #40	@ 0x28
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003080:	f107 0314 	add.w	r3, r7, #20
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	605a      	str	r2, [r3, #4]
 800308a:	609a      	str	r2, [r3, #8]
 800308c:	60da      	str	r2, [r3, #12]
 800308e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a19      	ldr	r2, [pc, #100]	@ (80030fc <HAL_I2C_MspInit+0x84>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d12b      	bne.n	80030f2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
 800309e:	4b18      	ldr	r3, [pc, #96]	@ (8003100 <HAL_I2C_MspInit+0x88>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a2:	4a17      	ldr	r2, [pc, #92]	@ (8003100 <HAL_I2C_MspInit+0x88>)
 80030a4:	f043 0302 	orr.w	r3, r3, #2
 80030a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030aa:	4b15      	ldr	r3, [pc, #84]	@ (8003100 <HAL_I2C_MspInit+0x88>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	613b      	str	r3, [r7, #16]
 80030b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_A_Pin|I2C_B_Pin;
 80030b6:	23c0      	movs	r3, #192	@ 0xc0
 80030b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030ba:	2312      	movs	r3, #18
 80030bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030be:	2300      	movs	r3, #0
 80030c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030c2:	2303      	movs	r3, #3
 80030c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030c6:	2304      	movs	r3, #4
 80030c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ca:	f107 0314 	add.w	r3, r7, #20
 80030ce:	4619      	mov	r1, r3
 80030d0:	480c      	ldr	r0, [pc, #48]	@ (8003104 <HAL_I2C_MspInit+0x8c>)
 80030d2:	f001 fb71 	bl	80047b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	4b09      	ldr	r3, [pc, #36]	@ (8003100 <HAL_I2C_MspInit+0x88>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	4a08      	ldr	r2, [pc, #32]	@ (8003100 <HAL_I2C_MspInit+0x88>)
 80030e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80030e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030e6:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <HAL_I2C_MspInit+0x88>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80030f2:	bf00      	nop
 80030f4:	3728      	adds	r7, #40	@ 0x28
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40005400 	.word	0x40005400
 8003100:	40023800 	.word	0x40023800
 8003104:	40020400 	.word	0x40020400

08003108 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a2a      	ldr	r2, [pc, #168]	@ (80031c0 <HAL_TIM_Base_MspInit+0xb8>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d11e      	bne.n	8003158 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800311a:	2300      	movs	r3, #0
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	4b29      	ldr	r3, [pc, #164]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 8003120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003122:	4a28      	ldr	r2, [pc, #160]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	6453      	str	r3, [r2, #68]	@ 0x44
 800312a:	4b26      	ldr	r3, [pc, #152]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 800312c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003136:	2200      	movs	r2, #0
 8003138:	2100      	movs	r1, #0
 800313a:	2018      	movs	r0, #24
 800313c:	f000 feff 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003140:	2018      	movs	r0, #24
 8003142:	f000 ff18 	bl	8003f76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003146:	2200      	movs	r2, #0
 8003148:	2100      	movs	r1, #0
 800314a:	201a      	movs	r0, #26
 800314c:	f000 fef7 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003150:	201a      	movs	r0, #26
 8003152:	f000 ff10 	bl	8003f76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003156:	e02e      	b.n	80031b6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a1a      	ldr	r2, [pc, #104]	@ (80031c8 <HAL_TIM_Base_MspInit+0xc0>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d10e      	bne.n	8003180 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	4b17      	ldr	r3, [pc, #92]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 8003168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316a:	4a16      	ldr	r2, [pc, #88]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 800316c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003170:	6453      	str	r3, [r2, #68]	@ 0x44
 8003172:	4b14      	ldr	r3, [pc, #80]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 8003174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]
}
 800317e:	e01a      	b.n	80031b6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a11      	ldr	r2, [pc, #68]	@ (80031cc <HAL_TIM_Base_MspInit+0xc4>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d115      	bne.n	80031b6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
 800318e:	4b0d      	ldr	r3, [pc, #52]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 8003190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003192:	4a0c      	ldr	r2, [pc, #48]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 8003194:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003198:	6453      	str	r3, [r2, #68]	@ 0x44
 800319a:	4b0a      	ldr	r3, [pc, #40]	@ (80031c4 <HAL_TIM_Base_MspInit+0xbc>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80031a6:	2200      	movs	r2, #0
 80031a8:	2100      	movs	r1, #0
 80031aa:	201a      	movs	r0, #26
 80031ac:	f000 fec7 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80031b0:	201a      	movs	r0, #26
 80031b2:	f000 fee0 	bl	8003f76 <HAL_NVIC_EnableIRQ>
}
 80031b6:	bf00      	nop
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40010000 	.word	0x40010000
 80031c4:	40023800 	.word	0x40023800
 80031c8:	40014400 	.word	0x40014400
 80031cc:	40014800 	.word	0x40014800

080031d0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08a      	sub	sp, #40	@ 0x28
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 0314 	add.w	r3, r7, #20
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031f0:	d12b      	bne.n	800324a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	4b17      	ldr	r3, [pc, #92]	@ (8003254 <HAL_TIM_Encoder_MspInit+0x84>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	4a16      	ldr	r2, [pc, #88]	@ (8003254 <HAL_TIM_Encoder_MspInit+0x84>)
 80031fc:	f043 0301 	orr.w	r3, r3, #1
 8003200:	6413      	str	r3, [r2, #64]	@ 0x40
 8003202:	4b14      	ldr	r3, [pc, #80]	@ (8003254 <HAL_TIM_Encoder_MspInit+0x84>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	613b      	str	r3, [r7, #16]
 800320c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	4b10      	ldr	r3, [pc, #64]	@ (8003254 <HAL_TIM_Encoder_MspInit+0x84>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003216:	4a0f      	ldr	r2, [pc, #60]	@ (8003254 <HAL_TIM_Encoder_MspInit+0x84>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6313      	str	r3, [r2, #48]	@ 0x30
 800321e:	4b0d      	ldr	r3, [pc, #52]	@ (8003254 <HAL_TIM_Encoder_MspInit+0x84>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	60fb      	str	r3, [r7, #12]
 8003228:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 800322a:	2303      	movs	r3, #3
 800322c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322e:	2302      	movs	r3, #2
 8003230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003236:	2300      	movs	r3, #0
 8003238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800323a:	2301      	movs	r3, #1
 800323c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323e:	f107 0314 	add.w	r3, r7, #20
 8003242:	4619      	mov	r1, r3
 8003244:	4804      	ldr	r0, [pc, #16]	@ (8003258 <HAL_TIM_Encoder_MspInit+0x88>)
 8003246:	f001 fab7 	bl	80047b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800324a:	bf00      	nop
 800324c:	3728      	adds	r7, #40	@ 0x28
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40023800 	.word	0x40023800
 8003258:	40020000 	.word	0x40020000

0800325c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08a      	sub	sp, #40	@ 0x28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003264:	f107 0314 	add.w	r3, r7, #20
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	605a      	str	r2, [r3, #4]
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	60da      	str	r2, [r3, #12]
 8003272:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a25      	ldr	r2, [pc, #148]	@ (8003310 <HAL_TIM_MspPostInit+0xb4>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d11f      	bne.n	80032be <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	4b24      	ldr	r3, [pc, #144]	@ (8003314 <HAL_TIM_MspPostInit+0xb8>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003286:	4a23      	ldr	r2, [pc, #140]	@ (8003314 <HAL_TIM_MspPostInit+0xb8>)
 8003288:	f043 0301 	orr.w	r3, r3, #1
 800328c:	6313      	str	r3, [r2, #48]	@ 0x30
 800328e:	4b21      	ldr	r3, [pc, #132]	@ (8003314 <HAL_TIM_MspPostInit+0xb8>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWM_SERVO_Pin;
 800329a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800329e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a0:	2302      	movs	r3, #2
 80032a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a8:	2300      	movs	r3, #0
 80032aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80032ac:	2301      	movs	r3, #1
 80032ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_SERVO_GPIO_Port, &GPIO_InitStruct);
 80032b0:	f107 0314 	add.w	r3, r7, #20
 80032b4:	4619      	mov	r1, r3
 80032b6:	4818      	ldr	r0, [pc, #96]	@ (8003318 <HAL_TIM_MspPostInit+0xbc>)
 80032b8:	f001 fa7e 	bl	80047b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 80032bc:	e023      	b.n	8003306 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM10)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a16      	ldr	r2, [pc, #88]	@ (800331c <HAL_TIM_MspPostInit+0xc0>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d11e      	bne.n	8003306 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032c8:	2300      	movs	r3, #0
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	4b11      	ldr	r3, [pc, #68]	@ (8003314 <HAL_TIM_MspPostInit+0xb8>)
 80032ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d0:	4a10      	ldr	r2, [pc, #64]	@ (8003314 <HAL_TIM_MspPostInit+0xb8>)
 80032d2:	f043 0302 	orr.w	r3, r3, #2
 80032d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80032d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003314 <HAL_TIM_MspPostInit+0xb8>)
 80032da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_MOTORE_Pin;
 80032e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ea:	2302      	movs	r3, #2
 80032ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f2:	2300      	movs	r3, #0
 80032f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80032f6:	2303      	movs	r3, #3
 80032f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MOTORE_GPIO_Port, &GPIO_InitStruct);
 80032fa:	f107 0314 	add.w	r3, r7, #20
 80032fe:	4619      	mov	r1, r3
 8003300:	4807      	ldr	r0, [pc, #28]	@ (8003320 <HAL_TIM_MspPostInit+0xc4>)
 8003302:	f001 fa59 	bl	80047b8 <HAL_GPIO_Init>
}
 8003306:	bf00      	nop
 8003308:	3728      	adds	r7, #40	@ 0x28
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	40010000 	.word	0x40010000
 8003314:	40023800 	.word	0x40023800
 8003318:	40020000 	.word	0x40020000
 800331c:	40014400 	.word	0x40014400
 8003320:	40020400 	.word	0x40020400

08003324 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08c      	sub	sp, #48	@ 0x30
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800332c:	f107 031c 	add.w	r3, r7, #28
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	609a      	str	r2, [r3, #8]
 8003338:	60da      	str	r2, [r3, #12]
 800333a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a4d      	ldr	r2, [pc, #308]	@ (8003478 <HAL_UART_MspInit+0x154>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d12c      	bne.n	80033a0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	4b4c      	ldr	r3, [pc, #304]	@ (800347c <HAL_UART_MspInit+0x158>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	4a4b      	ldr	r2, [pc, #300]	@ (800347c <HAL_UART_MspInit+0x158>)
 8003350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003354:	6413      	str	r3, [r2, #64]	@ 0x40
 8003356:	4b49      	ldr	r3, [pc, #292]	@ (800347c <HAL_UART_MspInit+0x158>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335e:	61bb      	str	r3, [r7, #24]
 8003360:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	4b45      	ldr	r3, [pc, #276]	@ (800347c <HAL_UART_MspInit+0x158>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336a:	4a44      	ldr	r2, [pc, #272]	@ (800347c <HAL_UART_MspInit+0x158>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	6313      	str	r3, [r2, #48]	@ 0x30
 8003372:	4b42      	ldr	r3, [pc, #264]	@ (800347c <HAL_UART_MspInit+0x158>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_1_Pin|USART_2_Pin;
 800337e:	230c      	movs	r3, #12
 8003380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003382:	2302      	movs	r3, #2
 8003384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003386:	2300      	movs	r3, #0
 8003388:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800338a:	2303      	movs	r3, #3
 800338c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800338e:	2307      	movs	r3, #7
 8003390:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003392:	f107 031c 	add.w	r3, r7, #28
 8003396:	4619      	mov	r1, r3
 8003398:	4839      	ldr	r0, [pc, #228]	@ (8003480 <HAL_UART_MspInit+0x15c>)
 800339a:	f001 fa0d 	bl	80047b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800339e:	e066      	b.n	800346e <HAL_UART_MspInit+0x14a>
  else if(huart->Instance==USART6)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a37      	ldr	r2, [pc, #220]	@ (8003484 <HAL_UART_MspInit+0x160>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d161      	bne.n	800346e <HAL_UART_MspInit+0x14a>
    __HAL_RCC_USART6_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	4b33      	ldr	r3, [pc, #204]	@ (800347c <HAL_UART_MspInit+0x158>)
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	4a32      	ldr	r2, [pc, #200]	@ (800347c <HAL_UART_MspInit+0x158>)
 80033b4:	f043 0320 	orr.w	r3, r3, #32
 80033b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ba:	4b30      	ldr	r3, [pc, #192]	@ (800347c <HAL_UART_MspInit+0x158>)
 80033bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033be:	f003 0320 	and.w	r3, r3, #32
 80033c2:	613b      	str	r3, [r7, #16]
 80033c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033c6:	2300      	movs	r3, #0
 80033c8:	60fb      	str	r3, [r7, #12]
 80033ca:	4b2c      	ldr	r3, [pc, #176]	@ (800347c <HAL_UART_MspInit+0x158>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ce:	4a2b      	ldr	r2, [pc, #172]	@ (800347c <HAL_UART_MspInit+0x158>)
 80033d0:	f043 0304 	orr.w	r3, r3, #4
 80033d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033d6:	4b29      	ldr	r3, [pc, #164]	@ (800347c <HAL_UART_MspInit+0x158>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033e2:	23c0      	movs	r3, #192	@ 0xc0
 80033e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e6:	2302      	movs	r3, #2
 80033e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ea:	2300      	movs	r3, #0
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ee:	2303      	movs	r3, #3
 80033f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80033f2:	2308      	movs	r3, #8
 80033f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033f6:	f107 031c 	add.w	r3, r7, #28
 80033fa:	4619      	mov	r1, r3
 80033fc:	4822      	ldr	r0, [pc, #136]	@ (8003488 <HAL_UART_MspInit+0x164>)
 80033fe:	f001 f9db 	bl	80047b8 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003402:	4b22      	ldr	r3, [pc, #136]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003404:	4a22      	ldr	r2, [pc, #136]	@ (8003490 <HAL_UART_MspInit+0x16c>)
 8003406:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003408:	4b20      	ldr	r3, [pc, #128]	@ (800348c <HAL_UART_MspInit+0x168>)
 800340a:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800340e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003410:	4b1e      	ldr	r3, [pc, #120]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003412:	2200      	movs	r2, #0
 8003414:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003416:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003418:	2200      	movs	r2, #0
 800341a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800341c:	4b1b      	ldr	r3, [pc, #108]	@ (800348c <HAL_UART_MspInit+0x168>)
 800341e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003422:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003424:	4b19      	ldr	r3, [pc, #100]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003426:	2200      	movs	r2, #0
 8003428:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800342a:	4b18      	ldr	r3, [pc, #96]	@ (800348c <HAL_UART_MspInit+0x168>)
 800342c:	2200      	movs	r2, #0
 800342e:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8003430:	4b16      	ldr	r3, [pc, #88]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003432:	2200      	movs	r2, #0
 8003434:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003436:	4b15      	ldr	r3, [pc, #84]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003438:	2200      	movs	r2, #0
 800343a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800343c:	4b13      	ldr	r3, [pc, #76]	@ (800348c <HAL_UART_MspInit+0x168>)
 800343e:	2200      	movs	r2, #0
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003442:	4812      	ldr	r0, [pc, #72]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003444:	f000 fdb6 	bl	8003fb4 <HAL_DMA_Init>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_UART_MspInit+0x12e>
      Error_Handler();
 800344e:	f7ff fd35 	bl	8002ebc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a0d      	ldr	r2, [pc, #52]	@ (800348c <HAL_UART_MspInit+0x168>)
 8003456:	639a      	str	r2, [r3, #56]	@ 0x38
 8003458:	4a0c      	ldr	r2, [pc, #48]	@ (800348c <HAL_UART_MspInit+0x168>)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800345e:	2200      	movs	r2, #0
 8003460:	2100      	movs	r1, #0
 8003462:	2047      	movs	r0, #71	@ 0x47
 8003464:	f000 fd6b 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003468:	2047      	movs	r0, #71	@ 0x47
 800346a:	f000 fd84 	bl	8003f76 <HAL_NVIC_EnableIRQ>
}
 800346e:	bf00      	nop
 8003470:	3730      	adds	r7, #48	@ 0x30
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40004400 	.word	0x40004400
 800347c:	40023800 	.word	0x40023800
 8003480:	40020000 	.word	0x40020000
 8003484:	40011400 	.word	0x40011400
 8003488:	40020800 	.word	0x40020800
 800348c:	2000044c 	.word	0x2000044c
 8003490:	40026428 	.word	0x40026428

08003494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003498:	bf00      	nop
 800349a:	e7fd      	b.n	8003498 <NMI_Handler+0x4>

0800349c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <HardFault_Handler+0x4>

080034a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <MemManage_Handler+0x4>

080034ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034b0:	bf00      	nop
 80034b2:	e7fd      	b.n	80034b0 <BusFault_Handler+0x4>

080034b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b8:	bf00      	nop
 80034ba:	e7fd      	b.n	80034b8 <UsageFault_Handler+0x4>

080034bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034c0:	bf00      	nop
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr

080034ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034ca:	b480      	push	{r7}
 80034cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034ce:	bf00      	nop
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034dc:	bf00      	nop
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034ea:	f000 f991 	bl	8003810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034ee:	bf00      	nop
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(External_button_Pin);
 80034f6:	2004      	movs	r0, #4
 80034f8:	f001 fafc 	bl	8004af4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80034fc:	bf00      	nop
 80034fe:	bd80      	pop	{r7, pc}

08003500 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003504:	4802      	ldr	r0, [pc, #8]	@ (8003510 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003506:	f003 fa45 	bl	8006994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800350a:	bf00      	nop
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	200002a4 	.word	0x200002a4

08003514 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003518:	4803      	ldr	r0, [pc, #12]	@ (8003528 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800351a:	f003 fa3b 	bl	8006994 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800351e:	4803      	ldr	r0, [pc, #12]	@ (800352c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003520:	f003 fa38 	bl	8006994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003524:	bf00      	nop
 8003526:	bd80      	pop	{r7, pc}
 8003528:	200002a4 	.word	0x200002a4
 800352c:	2000037c 	.word	0x2000037c

08003530 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003534:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003538:	f001 fadc 	bl	8004af4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800353c:	bf00      	nop
 800353e:	bd80      	pop	{r7, pc}

08003540 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003544:	4802      	ldr	r0, [pc, #8]	@ (8003550 <DMA2_Stream1_IRQHandler+0x10>)
 8003546:	f000 fecd 	bl	80042e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	2000044c 	.word	0x2000044c

08003554 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003558:	4802      	ldr	r0, [pc, #8]	@ (8003564 <USART6_IRQHandler+0x10>)
 800355a:	f004 f9b9 	bl	80078d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20000408 	.word	0x20000408

08003568 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return 1;
 800356c:	2301      	movs	r3, #1
}
 800356e:	4618      	mov	r0, r3
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <_kill>:

int _kill(int pid, int sig)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003582:	f007 fb41 	bl	800ac08 <__errno>
 8003586:	4603      	mov	r3, r0
 8003588:	2216      	movs	r2, #22
 800358a:	601a      	str	r2, [r3, #0]
  return -1;
 800358c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003590:	4618      	mov	r0, r3
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <_exit>:

void _exit (int status)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035a0:	f04f 31ff 	mov.w	r1, #4294967295
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7ff ffe7 	bl	8003578 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035aa:	bf00      	nop
 80035ac:	e7fd      	b.n	80035aa <_exit+0x12>

080035ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b086      	sub	sp, #24
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	60f8      	str	r0, [r7, #12]
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	e00a      	b.n	80035d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035c0:	f3af 8000 	nop.w
 80035c4:	4601      	mov	r1, r0
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	1c5a      	adds	r2, r3, #1
 80035ca:	60ba      	str	r2, [r7, #8]
 80035cc:	b2ca      	uxtb	r2, r1
 80035ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	3301      	adds	r3, #1
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	429a      	cmp	r2, r3
 80035dc:	dbf0      	blt.n	80035c0 <_read+0x12>
  }

  return len;
 80035de:	687b      	ldr	r3, [r7, #4]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3718      	adds	r7, #24
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035f4:	2300      	movs	r3, #0
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	e009      	b.n	800360e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	60ba      	str	r2, [r7, #8]
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff fa24 	bl	8002a50 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	3301      	adds	r3, #1
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	429a      	cmp	r2, r3
 8003614:	dbf1      	blt.n	80035fa <_write+0x12>
  }
  return len;
 8003616:	687b      	ldr	r3, [r7, #4]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <_close>:

int _close(int file)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003628:	f04f 33ff 	mov.w	r3, #4294967295
}
 800362c:	4618      	mov	r0, r3
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003648:	605a      	str	r2, [r3, #4]
  return 0;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <_isatty>:

int _isatty(int file)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003660:	2301      	movs	r3, #1
}
 8003662:	4618      	mov	r0, r3
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800366e:	b480      	push	{r7}
 8003670:	b085      	sub	sp, #20
 8003672:	af00      	add	r7, sp, #0
 8003674:	60f8      	str	r0, [r7, #12]
 8003676:	60b9      	str	r1, [r7, #8]
 8003678:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003690:	4a14      	ldr	r2, [pc, #80]	@ (80036e4 <_sbrk+0x5c>)
 8003692:	4b15      	ldr	r3, [pc, #84]	@ (80036e8 <_sbrk+0x60>)
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800369c:	4b13      	ldr	r3, [pc, #76]	@ (80036ec <_sbrk+0x64>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d102      	bne.n	80036aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036a4:	4b11      	ldr	r3, [pc, #68]	@ (80036ec <_sbrk+0x64>)
 80036a6:	4a12      	ldr	r2, [pc, #72]	@ (80036f0 <_sbrk+0x68>)
 80036a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036aa:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <_sbrk+0x64>)
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4413      	add	r3, r2
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d207      	bcs.n	80036c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b8:	f007 faa6 	bl	800ac08 <__errno>
 80036bc:	4603      	mov	r3, r0
 80036be:	220c      	movs	r2, #12
 80036c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036c2:	f04f 33ff 	mov.w	r3, #4294967295
 80036c6:	e009      	b.n	80036dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c8:	4b08      	ldr	r3, [pc, #32]	@ (80036ec <_sbrk+0x64>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ce:	4b07      	ldr	r3, [pc, #28]	@ (80036ec <_sbrk+0x64>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4413      	add	r3, r2
 80036d6:	4a05      	ldr	r2, [pc, #20]	@ (80036ec <_sbrk+0x64>)
 80036d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036da:	68fb      	ldr	r3, [r7, #12]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3718      	adds	r7, #24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20018000 	.word	0x20018000
 80036e8:	00000400 	.word	0x00000400
 80036ec:	20000690 	.word	0x20000690
 80036f0:	200007e8 	.word	0x200007e8

080036f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036f8:	4b06      	ldr	r3, [pc, #24]	@ (8003714 <SystemInit+0x20>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fe:	4a05      	ldr	r2, [pc, #20]	@ (8003714 <SystemInit+0x20>)
 8003700:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003704:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	e000ed00 	.word	0xe000ed00

08003718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003718:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003750 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800371c:	480d      	ldr	r0, [pc, #52]	@ (8003754 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800371e:	490e      	ldr	r1, [pc, #56]	@ (8003758 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003720:	4a0e      	ldr	r2, [pc, #56]	@ (800375c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003724:	e002      	b.n	800372c <LoopCopyDataInit>

08003726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800372a:	3304      	adds	r3, #4

0800372c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800372c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800372e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003730:	d3f9      	bcc.n	8003726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003732:	4a0b      	ldr	r2, [pc, #44]	@ (8003760 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003734:	4c0b      	ldr	r4, [pc, #44]	@ (8003764 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003738:	e001      	b.n	800373e <LoopFillZerobss>

0800373a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800373a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800373c:	3204      	adds	r2, #4

0800373e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800373e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003740:	d3fb      	bcc.n	800373a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003742:	f7ff ffd7 	bl	80036f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003746:	f007 fa65 	bl	800ac14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800374a:	f7fe fa85 	bl	8001c58 <main>
  bx  lr    
 800374e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003750:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003758:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800375c:	0800dc14 	.word	0x0800dc14
  ldr r2, =_sbss
 8003760:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003764:	200007e4 	.word	0x200007e4

08003768 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003768:	e7fe      	b.n	8003768 <ADC_IRQHandler>
	...

0800376c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003770:	4b0e      	ldr	r3, [pc, #56]	@ (80037ac <HAL_Init+0x40>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a0d      	ldr	r2, [pc, #52]	@ (80037ac <HAL_Init+0x40>)
 8003776:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800377a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800377c:	4b0b      	ldr	r3, [pc, #44]	@ (80037ac <HAL_Init+0x40>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <HAL_Init+0x40>)
 8003782:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003786:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003788:	4b08      	ldr	r3, [pc, #32]	@ (80037ac <HAL_Init+0x40>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a07      	ldr	r2, [pc, #28]	@ (80037ac <HAL_Init+0x40>)
 800378e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003792:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003794:	2003      	movs	r0, #3
 8003796:	f000 fbc7 	bl	8003f28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800379a:	2000      	movs	r0, #0
 800379c:	f000 f808 	bl	80037b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037a0:	f7ff fbfe 	bl	8002fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40023c00 	.word	0x40023c00

080037b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037b8:	4b12      	ldr	r3, [pc, #72]	@ (8003804 <HAL_InitTick+0x54>)
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	4b12      	ldr	r3, [pc, #72]	@ (8003808 <HAL_InitTick+0x58>)
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	4619      	mov	r1, r3
 80037c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fbe3 	bl	8003f9a <HAL_SYSTICK_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e00e      	b.n	80037fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	d80a      	bhi.n	80037fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037e4:	2200      	movs	r2, #0
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	f04f 30ff 	mov.w	r0, #4294967295
 80037ec:	f000 fba7 	bl	8003f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037f0:	4a06      	ldr	r2, [pc, #24]	@ (800380c <HAL_InitTick+0x5c>)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
 80037f8:	e000      	b.n	80037fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	20000014 	.word	0x20000014
 8003808:	2000001c 	.word	0x2000001c
 800380c:	20000018 	.word	0x20000018

08003810 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003810:	b480      	push	{r7}
 8003812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003814:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <HAL_IncTick+0x20>)
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	461a      	mov	r2, r3
 800381a:	4b06      	ldr	r3, [pc, #24]	@ (8003834 <HAL_IncTick+0x24>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4413      	add	r3, r2
 8003820:	4a04      	ldr	r2, [pc, #16]	@ (8003834 <HAL_IncTick+0x24>)
 8003822:	6013      	str	r3, [r2, #0]
}
 8003824:	bf00      	nop
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	2000001c 	.word	0x2000001c
 8003834:	20000694 	.word	0x20000694

08003838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  return uwTick;
 800383c:	4b03      	ldr	r3, [pc, #12]	@ (800384c <HAL_GetTick+0x14>)
 800383e:	681b      	ldr	r3, [r3, #0]
}
 8003840:	4618      	mov	r0, r3
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	20000694 	.word	0x20000694

08003850 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003858:	f7ff ffee 	bl	8003838 <HAL_GetTick>
 800385c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003868:	d005      	beq.n	8003876 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800386a:	4b0a      	ldr	r3, [pc, #40]	@ (8003894 <HAL_Delay+0x44>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4413      	add	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003876:	bf00      	nop
 8003878:	f7ff ffde 	bl	8003838 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	429a      	cmp	r2, r3
 8003886:	d8f7      	bhi.n	8003878 <HAL_Delay+0x28>
  {
  }
}
 8003888:	bf00      	nop
 800388a:	bf00      	nop
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	2000001c 	.word	0x2000001c

08003898 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038a0:	2300      	movs	r3, #0
 80038a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e033      	b.n	8003916 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7ff fb9a 	bl	8002ff0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	f003 0310 	and.w	r3, r3, #16
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d118      	bne.n	8003908 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80038de:	f023 0302 	bic.w	r3, r3, #2
 80038e2:	f043 0202 	orr.w	r2, r3, #2
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f93a 	bl	8003b64 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fa:	f023 0303 	bic.w	r3, r3, #3
 80038fe:	f043 0201 	orr.w	r2, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	641a      	str	r2, [r3, #64]	@ 0x40
 8003906:	e001      	b.n	800390c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003914:	7bfb      	ldrb	r3, [r7, #15]
}
 8003916:	4618      	mov	r0, r3
 8003918:	3710      	adds	r7, #16
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
	...

08003920 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003934:	2b01      	cmp	r3, #1
 8003936:	d101      	bne.n	800393c <HAL_ADC_ConfigChannel+0x1c>
 8003938:	2302      	movs	r3, #2
 800393a:	e105      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x228>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b09      	cmp	r3, #9
 800394a:	d925      	bls.n	8003998 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68d9      	ldr	r1, [r3, #12]
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	b29b      	uxth	r3, r3
 8003958:	461a      	mov	r2, r3
 800395a:	4613      	mov	r3, r2
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	4413      	add	r3, r2
 8003960:	3b1e      	subs	r3, #30
 8003962:	2207      	movs	r2, #7
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	43da      	mvns	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	400a      	ands	r2, r1
 8003970:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68d9      	ldr	r1, [r3, #12]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	b29b      	uxth	r3, r3
 8003982:	4618      	mov	r0, r3
 8003984:	4603      	mov	r3, r0
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	4403      	add	r3, r0
 800398a:	3b1e      	subs	r3, #30
 800398c:	409a      	lsls	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	60da      	str	r2, [r3, #12]
 8003996:	e022      	b.n	80039de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	6919      	ldr	r1, [r3, #16]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	461a      	mov	r2, r3
 80039a6:	4613      	mov	r3, r2
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	4413      	add	r3, r2
 80039ac:	2207      	movs	r2, #7
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	43da      	mvns	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	400a      	ands	r2, r1
 80039ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6919      	ldr	r1, [r3, #16]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	4618      	mov	r0, r3
 80039ce:	4603      	mov	r3, r0
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4403      	add	r3, r0
 80039d4:	409a      	lsls	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b06      	cmp	r3, #6
 80039e4:	d824      	bhi.n	8003a30 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685a      	ldr	r2, [r3, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	3b05      	subs	r3, #5
 80039f8:	221f      	movs	r2, #31
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43da      	mvns	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	400a      	ands	r2, r1
 8003a06:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	4618      	mov	r0, r3
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4413      	add	r3, r2
 8003a20:	3b05      	subs	r3, #5
 8003a22:	fa00 f203 	lsl.w	r2, r0, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a2e:	e04c      	b.n	8003aca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	2b0c      	cmp	r3, #12
 8003a36:	d824      	bhi.n	8003a82 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685a      	ldr	r2, [r3, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4413      	add	r3, r2
 8003a48:	3b23      	subs	r3, #35	@ 0x23
 8003a4a:	221f      	movs	r2, #31
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	43da      	mvns	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	400a      	ands	r2, r1
 8003a58:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	4618      	mov	r0, r3
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	4413      	add	r3, r2
 8003a72:	3b23      	subs	r3, #35	@ 0x23
 8003a74:	fa00 f203 	lsl.w	r2, r0, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a80:	e023      	b.n	8003aca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	4413      	add	r3, r2
 8003a92:	3b41      	subs	r3, #65	@ 0x41
 8003a94:	221f      	movs	r2, #31
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43da      	mvns	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	400a      	ands	r2, r1
 8003aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	3b41      	subs	r3, #65	@ 0x41
 8003abe:	fa00 f203 	lsl.w	r2, r0, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003aca:	4b22      	ldr	r3, [pc, #136]	@ (8003b54 <HAL_ADC_ConfigChannel+0x234>)
 8003acc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a21      	ldr	r2, [pc, #132]	@ (8003b58 <HAL_ADC_ConfigChannel+0x238>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d109      	bne.n	8003aec <HAL_ADC_ConfigChannel+0x1cc>
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b12      	cmp	r3, #18
 8003ade:	d105      	bne.n	8003aec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a19      	ldr	r2, [pc, #100]	@ (8003b58 <HAL_ADC_ConfigChannel+0x238>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d123      	bne.n	8003b3e <HAL_ADC_ConfigChannel+0x21e>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2b10      	cmp	r3, #16
 8003afc:	d003      	beq.n	8003b06 <HAL_ADC_ConfigChannel+0x1e6>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2b11      	cmp	r3, #17
 8003b04:	d11b      	bne.n	8003b3e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b10      	cmp	r3, #16
 8003b18:	d111      	bne.n	8003b3e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003b1a:	4b10      	ldr	r3, [pc, #64]	@ (8003b5c <HAL_ADC_ConfigChannel+0x23c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a10      	ldr	r2, [pc, #64]	@ (8003b60 <HAL_ADC_ConfigChannel+0x240>)
 8003b20:	fba2 2303 	umull	r2, r3, r2, r3
 8003b24:	0c9a      	lsrs	r2, r3, #18
 8003b26:	4613      	mov	r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	4413      	add	r3, r2
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003b30:	e002      	b.n	8003b38 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	3b01      	subs	r3, #1
 8003b36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1f9      	bne.n	8003b32 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3714      	adds	r7, #20
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr
 8003b54:	40012300 	.word	0x40012300
 8003b58:	40012000 	.word	0x40012000
 8003b5c:	20000014 	.word	0x20000014
 8003b60:	431bde83 	.word	0x431bde83

08003b64 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b6c:	4b79      	ldr	r3, [pc, #484]	@ (8003d54 <ADC_Init+0x1f0>)
 8003b6e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	431a      	orrs	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	6859      	ldr	r1, [r3, #4]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	021a      	lsls	r2, r3, #8
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003bbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6859      	ldr	r1, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bde:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6899      	ldr	r1, [r3, #8]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68da      	ldr	r2, [r3, #12]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf6:	4a58      	ldr	r2, [pc, #352]	@ (8003d58 <ADC_Init+0x1f4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d022      	beq.n	8003c42 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c0a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6899      	ldr	r1, [r3, #8]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6899      	ldr	r1, [r3, #8]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	609a      	str	r2, [r3, #8]
 8003c40:	e00f      	b.n	8003c62 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	689a      	ldr	r2, [r3, #8]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c60:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0202 	bic.w	r2, r2, #2
 8003c70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6899      	ldr	r1, [r3, #8]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	7e1b      	ldrb	r3, [r3, #24]
 8003c7c:	005a      	lsls	r2, r3, #1
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d01b      	beq.n	8003cc8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c9e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685a      	ldr	r2, [r3, #4]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003cae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6859      	ldr	r1, [r3, #4]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	035a      	lsls	r2, r3, #13
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	605a      	str	r2, [r3, #4]
 8003cc6:	e007      	b.n	8003cd8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cd6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69db      	ldr	r3, [r3, #28]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	051a      	lsls	r2, r3, #20
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003d0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6899      	ldr	r1, [r3, #8]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003d1a:	025a      	lsls	r2, r3, #9
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6899      	ldr	r1, [r3, #8]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	029a      	lsls	r2, r3, #10
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	609a      	str	r2, [r3, #8]
}
 8003d48:	bf00      	nop
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	40012300 	.word	0x40012300
 8003d58:	0f000001 	.word	0x0f000001

08003d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003da0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d8e:	4a04      	ldr	r2, [pc, #16]	@ (8003da0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	60d3      	str	r3, [r2, #12]
}
 8003d94:	bf00      	nop
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	e000ed00 	.word	0xe000ed00

08003da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003da8:	4b04      	ldr	r3, [pc, #16]	@ (8003dbc <__NVIC_GetPriorityGrouping+0x18>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	0a1b      	lsrs	r3, r3, #8
 8003dae:	f003 0307 	and.w	r3, r3, #7
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	e000ed00 	.word	0xe000ed00

08003dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	db0b      	blt.n	8003dea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	f003 021f 	and.w	r2, r3, #31
 8003dd8:	4907      	ldr	r1, [pc, #28]	@ (8003df8 <__NVIC_EnableIRQ+0x38>)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	2001      	movs	r0, #1
 8003de2:	fa00 f202 	lsl.w	r2, r0, r2
 8003de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	e000e100 	.word	0xe000e100

08003dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	4603      	mov	r3, r0
 8003e04:	6039      	str	r1, [r7, #0]
 8003e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	db0a      	blt.n	8003e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	490c      	ldr	r1, [pc, #48]	@ (8003e48 <__NVIC_SetPriority+0x4c>)
 8003e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1a:	0112      	lsls	r2, r2, #4
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	440b      	add	r3, r1
 8003e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e24:	e00a      	b.n	8003e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	4908      	ldr	r1, [pc, #32]	@ (8003e4c <__NVIC_SetPriority+0x50>)
 8003e2c:	79fb      	ldrb	r3, [r7, #7]
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	3b04      	subs	r3, #4
 8003e34:	0112      	lsls	r2, r2, #4
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	440b      	add	r3, r1
 8003e3a:	761a      	strb	r2, [r3, #24]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000e100 	.word	0xe000e100
 8003e4c:	e000ed00 	.word	0xe000ed00

08003e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b089      	sub	sp, #36	@ 0x24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f1c3 0307 	rsb	r3, r3, #7
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	bf28      	it	cs
 8003e6e:	2304      	movcs	r3, #4
 8003e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	3304      	adds	r3, #4
 8003e76:	2b06      	cmp	r3, #6
 8003e78:	d902      	bls.n	8003e80 <NVIC_EncodePriority+0x30>
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	3b03      	subs	r3, #3
 8003e7e:	e000      	b.n	8003e82 <NVIC_EncodePriority+0x32>
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e84:	f04f 32ff 	mov.w	r2, #4294967295
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	43da      	mvns	r2, r3
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	401a      	ands	r2, r3
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e98:	f04f 31ff 	mov.w	r1, #4294967295
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea2:	43d9      	mvns	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ea8:	4313      	orrs	r3, r2
         );
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3724      	adds	r7, #36	@ 0x24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
	...

08003eb8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ebc:	f3bf 8f4f 	dsb	sy
}
 8003ec0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003ec2:	4b06      	ldr	r3, [pc, #24]	@ (8003edc <__NVIC_SystemReset+0x24>)
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003eca:	4904      	ldr	r1, [pc, #16]	@ (8003edc <__NVIC_SystemReset+0x24>)
 8003ecc:	4b04      	ldr	r3, [pc, #16]	@ (8003ee0 <__NVIC_SystemReset+0x28>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ed2:	f3bf 8f4f 	dsb	sy
}
 8003ed6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003ed8:	bf00      	nop
 8003eda:	e7fd      	b.n	8003ed8 <__NVIC_SystemReset+0x20>
 8003edc:	e000ed00 	.word	0xe000ed00
 8003ee0:	05fa0004 	.word	0x05fa0004

08003ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ef4:	d301      	bcc.n	8003efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e00f      	b.n	8003f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003efa:	4a0a      	ldr	r2, [pc, #40]	@ (8003f24 <SysTick_Config+0x40>)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3b01      	subs	r3, #1
 8003f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f02:	210f      	movs	r1, #15
 8003f04:	f04f 30ff 	mov.w	r0, #4294967295
 8003f08:	f7ff ff78 	bl	8003dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f0c:	4b05      	ldr	r3, [pc, #20]	@ (8003f24 <SysTick_Config+0x40>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f12:	4b04      	ldr	r3, [pc, #16]	@ (8003f24 <SysTick_Config+0x40>)
 8003f14:	2207      	movs	r2, #7
 8003f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	e000e010 	.word	0xe000e010

08003f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff ff13 	bl	8003d5c <__NVIC_SetPriorityGrouping>
}
 8003f36:	bf00      	nop
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b086      	sub	sp, #24
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	4603      	mov	r3, r0
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f50:	f7ff ff28 	bl	8003da4 <__NVIC_GetPriorityGrouping>
 8003f54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	68b9      	ldr	r1, [r7, #8]
 8003f5a:	6978      	ldr	r0, [r7, #20]
 8003f5c:	f7ff ff78 	bl	8003e50 <NVIC_EncodePriority>
 8003f60:	4602      	mov	r2, r0
 8003f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f66:	4611      	mov	r1, r2
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7ff ff47 	bl	8003dfc <__NVIC_SetPriority>
}
 8003f6e:	bf00      	nop
 8003f70:	3718      	adds	r7, #24
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7ff ff1b 	bl	8003dc0 <__NVIC_EnableIRQ>
}
 8003f8a:	bf00      	nop
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003f96:	f7ff ff8f 	bl	8003eb8 <__NVIC_SystemReset>

08003f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b082      	sub	sp, #8
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7ff ff9e 	bl	8003ee4 <SysTick_Config>
 8003fa8:	4603      	mov	r3, r0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fc0:	f7ff fc3a 	bl	8003838 <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d101      	bne.n	8003fd0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e099      	b.n	8004104 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0201 	bic.w	r2, r2, #1
 8003fee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ff0:	e00f      	b.n	8004012 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ff2:	f7ff fc21 	bl	8003838 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b05      	cmp	r3, #5
 8003ffe:	d908      	bls.n	8004012 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2220      	movs	r2, #32
 8004004:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2203      	movs	r2, #3
 800400a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e078      	b.n	8004104 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b00      	cmp	r3, #0
 800401e:	d1e8      	bne.n	8003ff2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4b38      	ldr	r3, [pc, #224]	@ (800410c <HAL_DMA_Init+0x158>)
 800402c:	4013      	ands	r3, r2
 800402e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800403e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004056:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	4313      	orrs	r3, r2
 8004062:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004068:	2b04      	cmp	r3, #4
 800406a:	d107      	bne.n	800407c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004074:	4313      	orrs	r3, r2
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	4313      	orrs	r3, r2
 800407a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f023 0307 	bic.w	r3, r3, #7
 8004092:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	4313      	orrs	r3, r2
 800409c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a2:	2b04      	cmp	r3, #4
 80040a4:	d117      	bne.n	80040d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00e      	beq.n	80040d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 fb01 	bl	80046c0 <DMA_CheckFifoParam>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d008      	beq.n	80040d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2240      	movs	r2, #64	@ 0x40
 80040c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80040d2:	2301      	movs	r3, #1
 80040d4:	e016      	b.n	8004104 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 fab8 	bl	8004654 <DMA_CalcBaseAndBitshift>
 80040e4:	4603      	mov	r3, r0
 80040e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ec:	223f      	movs	r2, #63	@ 0x3f
 80040ee:	409a      	lsls	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	f010803f 	.word	0xf010803f

08004110 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004126:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800412e:	2b01      	cmp	r3, #1
 8004130:	d101      	bne.n	8004136 <HAL_DMA_Start_IT+0x26>
 8004132:	2302      	movs	r3, #2
 8004134:	e040      	b.n	80041b8 <HAL_DMA_Start_IT+0xa8>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b01      	cmp	r3, #1
 8004148:	d12f      	bne.n	80041aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2202      	movs	r2, #2
 800414e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	68b9      	ldr	r1, [r7, #8]
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 fa4a 	bl	80045f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004168:	223f      	movs	r2, #63	@ 0x3f
 800416a:	409a      	lsls	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0216 	orr.w	r2, r2, #22
 800417e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004184:	2b00      	cmp	r3, #0
 8004186:	d007      	beq.n	8004198 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0208 	orr.w	r2, r2, #8
 8004196:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0201 	orr.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	e005      	b.n	80041b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041b2:	2302      	movs	r3, #2
 80041b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041ce:	f7ff fb33 	bl	8003838 <HAL_GetTick>
 80041d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d008      	beq.n	80041f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2280      	movs	r2, #128	@ 0x80
 80041e4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e052      	b.n	8004298 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0216 	bic.w	r2, r2, #22
 8004200:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695a      	ldr	r2, [r3, #20]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004210:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	2b00      	cmp	r3, #0
 8004218:	d103      	bne.n	8004222 <HAL_DMA_Abort+0x62>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800421e:	2b00      	cmp	r3, #0
 8004220:	d007      	beq.n	8004232 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0208 	bic.w	r2, r2, #8
 8004230:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0201 	bic.w	r2, r2, #1
 8004240:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004242:	e013      	b.n	800426c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004244:	f7ff faf8 	bl	8003838 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b05      	cmp	r3, #5
 8004250:	d90c      	bls.n	800426c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2203      	movs	r2, #3
 800425c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e015      	b.n	8004298 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1e4      	bne.n	8004244 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427e:	223f      	movs	r2, #63	@ 0x3f
 8004280:	409a      	lsls	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d004      	beq.n	80042be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2280      	movs	r2, #128	@ 0x80
 80042b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e00c      	b.n	80042d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2205      	movs	r2, #5
 80042c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0201 	bic.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042f0:	4b8e      	ldr	r3, [pc, #568]	@ (800452c <HAL_DMA_IRQHandler+0x248>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a8e      	ldr	r2, [pc, #568]	@ (8004530 <HAL_DMA_IRQHandler+0x24c>)
 80042f6:	fba2 2303 	umull	r2, r3, r2, r3
 80042fa:	0a9b      	lsrs	r3, r3, #10
 80042fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004302:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430e:	2208      	movs	r2, #8
 8004310:	409a      	lsls	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d01a      	beq.n	8004350 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	2b00      	cmp	r3, #0
 8004326:	d013      	beq.n	8004350 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0204 	bic.w	r2, r2, #4
 8004336:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433c:	2208      	movs	r2, #8
 800433e:	409a      	lsls	r2, r3
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004348:	f043 0201 	orr.w	r2, r3, #1
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004354:	2201      	movs	r2, #1
 8004356:	409a      	lsls	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4013      	ands	r3, r2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d012      	beq.n	8004386 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00b      	beq.n	8004386 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004372:	2201      	movs	r2, #1
 8004374:	409a      	lsls	r2, r3
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800437e:	f043 0202 	orr.w	r2, r3, #2
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438a:	2204      	movs	r2, #4
 800438c:	409a      	lsls	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	4013      	ands	r3, r2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d012      	beq.n	80043bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00b      	beq.n	80043bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a8:	2204      	movs	r2, #4
 80043aa:	409a      	lsls	r2, r3
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b4:	f043 0204 	orr.w	r2, r3, #4
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c0:	2210      	movs	r2, #16
 80043c2:	409a      	lsls	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	4013      	ands	r3, r2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d043      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d03c      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043de:	2210      	movs	r2, #16
 80043e0:	409a      	lsls	r2, r3
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d018      	beq.n	8004426 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d108      	bne.n	8004414 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d024      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	4798      	blx	r3
 8004412:	e01f      	b.n	8004454 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01b      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	4798      	blx	r3
 8004424:	e016      	b.n	8004454 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004430:	2b00      	cmp	r3, #0
 8004432:	d107      	bne.n	8004444 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0208 	bic.w	r2, r2, #8
 8004442:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	2220      	movs	r2, #32
 800445a:	409a      	lsls	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4013      	ands	r3, r2
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 808f 	beq.w	8004584 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0310 	and.w	r3, r3, #16
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 8087 	beq.w	8004584 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447a:	2220      	movs	r2, #32
 800447c:	409a      	lsls	r2, r3
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b05      	cmp	r3, #5
 800448c:	d136      	bne.n	80044fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 0216 	bic.w	r2, r2, #22
 800449c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	695a      	ldr	r2, [r3, #20]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d103      	bne.n	80044be <HAL_DMA_IRQHandler+0x1da>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d007      	beq.n	80044ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 0208 	bic.w	r2, r2, #8
 80044cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d2:	223f      	movs	r2, #63	@ 0x3f
 80044d4:	409a      	lsls	r2, r3
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d07e      	beq.n	80045f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	4798      	blx	r3
        }
        return;
 80044fa:	e079      	b.n	80045f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d01d      	beq.n	8004546 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10d      	bne.n	8004534 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451c:	2b00      	cmp	r3, #0
 800451e:	d031      	beq.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	4798      	blx	r3
 8004528:	e02c      	b.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
 800452a:	bf00      	nop
 800452c:	20000014 	.word	0x20000014
 8004530:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004538:	2b00      	cmp	r3, #0
 800453a:	d023      	beq.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	4798      	blx	r3
 8004544:	e01e      	b.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10f      	bne.n	8004574 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 0210 	bic.w	r2, r2, #16
 8004562:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004588:	2b00      	cmp	r3, #0
 800458a:	d032      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	d022      	beq.n	80045de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2205      	movs	r2, #5
 800459c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0201 	bic.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	3301      	adds	r3, #1
 80045b4:	60bb      	str	r3, [r7, #8]
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d307      	bcc.n	80045cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f2      	bne.n	80045b0 <HAL_DMA_IRQHandler+0x2cc>
 80045ca:	e000      	b.n	80045ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d005      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	4798      	blx	r3
 80045ee:	e000      	b.n	80045f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80045f0:	bf00      	nop
    }
  }
}
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
 8004604:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004614:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	2b40      	cmp	r3, #64	@ 0x40
 8004624:	d108      	bne.n	8004638 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004636:	e007      	b.n	8004648 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	60da      	str	r2, [r3, #12]
}
 8004648:	bf00      	nop
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	b2db      	uxtb	r3, r3
 8004662:	3b10      	subs	r3, #16
 8004664:	4a14      	ldr	r2, [pc, #80]	@ (80046b8 <DMA_CalcBaseAndBitshift+0x64>)
 8004666:	fba2 2303 	umull	r2, r3, r2, r3
 800466a:	091b      	lsrs	r3, r3, #4
 800466c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800466e:	4a13      	ldr	r2, [pc, #76]	@ (80046bc <DMA_CalcBaseAndBitshift+0x68>)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4413      	add	r3, r2
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	461a      	mov	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2b03      	cmp	r3, #3
 8004680:	d909      	bls.n	8004696 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800468a:	f023 0303 	bic.w	r3, r3, #3
 800468e:	1d1a      	adds	r2, r3, #4
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	659a      	str	r2, [r3, #88]	@ 0x58
 8004694:	e007      	b.n	80046a6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800469e:	f023 0303 	bic.w	r3, r3, #3
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	aaaaaaab 	.word	0xaaaaaaab
 80046bc:	0800d774 	.word	0x0800d774

080046c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d11f      	bne.n	800471a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2b03      	cmp	r3, #3
 80046de:	d856      	bhi.n	800478e <DMA_CheckFifoParam+0xce>
 80046e0:	a201      	add	r2, pc, #4	@ (adr r2, 80046e8 <DMA_CheckFifoParam+0x28>)
 80046e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e6:	bf00      	nop
 80046e8:	080046f9 	.word	0x080046f9
 80046ec:	0800470b 	.word	0x0800470b
 80046f0:	080046f9 	.word	0x080046f9
 80046f4:	0800478f 	.word	0x0800478f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d046      	beq.n	8004792 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004708:	e043      	b.n	8004792 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004712:	d140      	bne.n	8004796 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004718:	e03d      	b.n	8004796 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004722:	d121      	bne.n	8004768 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	2b03      	cmp	r3, #3
 8004728:	d837      	bhi.n	800479a <DMA_CheckFifoParam+0xda>
 800472a:	a201      	add	r2, pc, #4	@ (adr r2, 8004730 <DMA_CheckFifoParam+0x70>)
 800472c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004730:	08004741 	.word	0x08004741
 8004734:	08004747 	.word	0x08004747
 8004738:	08004741 	.word	0x08004741
 800473c:	08004759 	.word	0x08004759
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
      break;
 8004744:	e030      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d025      	beq.n	800479e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004756:	e022      	b.n	800479e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004760:	d11f      	bne.n	80047a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004766:	e01c      	b.n	80047a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b02      	cmp	r3, #2
 800476c:	d903      	bls.n	8004776 <DMA_CheckFifoParam+0xb6>
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b03      	cmp	r3, #3
 8004772:	d003      	beq.n	800477c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004774:	e018      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	73fb      	strb	r3, [r7, #15]
      break;
 800477a:	e015      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004780:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00e      	beq.n	80047a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	73fb      	strb	r3, [r7, #15]
      break;
 800478c:	e00b      	b.n	80047a6 <DMA_CheckFifoParam+0xe6>
      break;
 800478e:	bf00      	nop
 8004790:	e00a      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      break;
 8004792:	bf00      	nop
 8004794:	e008      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      break;
 8004796:	bf00      	nop
 8004798:	e006      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      break;
 800479a:	bf00      	nop
 800479c:	e004      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      break;
 800479e:	bf00      	nop
 80047a0:	e002      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80047a2:	bf00      	nop
 80047a4:	e000      	b.n	80047a8 <DMA_CheckFifoParam+0xe8>
      break;
 80047a6:	bf00      	nop
    }
  } 
  
  return status; 
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3714      	adds	r7, #20
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop

080047b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b089      	sub	sp, #36	@ 0x24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047ca:	2300      	movs	r3, #0
 80047cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047ce:	2300      	movs	r3, #0
 80047d0:	61fb      	str	r3, [r7, #28]
 80047d2:	e159      	b.n	8004a88 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047d4:	2201      	movs	r2, #1
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	4013      	ands	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	f040 8148 	bne.w	8004a82 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f003 0303 	and.w	r3, r3, #3
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d005      	beq.n	800480a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004806:	2b02      	cmp	r3, #2
 8004808:	d130      	bne.n	800486c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	2203      	movs	r2, #3
 8004816:	fa02 f303 	lsl.w	r3, r2, r3
 800481a:	43db      	mvns	r3, r3
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	4013      	ands	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	fa02 f303 	lsl.w	r3, r2, r3
 800482e:	69ba      	ldr	r2, [r7, #24]
 8004830:	4313      	orrs	r3, r2
 8004832:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004840:	2201      	movs	r2, #1
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	fa02 f303 	lsl.w	r3, r2, r3
 8004848:	43db      	mvns	r3, r3
 800484a:	69ba      	ldr	r2, [r7, #24]
 800484c:	4013      	ands	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	091b      	lsrs	r3, r3, #4
 8004856:	f003 0201 	and.w	r2, r3, #1
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	fa02 f303 	lsl.w	r3, r2, r3
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	4313      	orrs	r3, r2
 8004864:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	69ba      	ldr	r2, [r7, #24]
 800486a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f003 0303 	and.w	r3, r3, #3
 8004874:	2b03      	cmp	r3, #3
 8004876:	d017      	beq.n	80048a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	2203      	movs	r2, #3
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	43db      	mvns	r3, r3
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	4013      	ands	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	005b      	lsls	r3, r3, #1
 8004898:	fa02 f303 	lsl.w	r3, r2, r3
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	4313      	orrs	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f003 0303 	and.w	r3, r3, #3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d123      	bne.n	80048fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	08da      	lsrs	r2, r3, #3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3208      	adds	r2, #8
 80048bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	220f      	movs	r2, #15
 80048cc:	fa02 f303 	lsl.w	r3, r2, r3
 80048d0:	43db      	mvns	r3, r3
 80048d2:	69ba      	ldr	r2, [r7, #24]
 80048d4:	4013      	ands	r3, r2
 80048d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	08da      	lsrs	r2, r3, #3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	3208      	adds	r2, #8
 80048f6:	69b9      	ldr	r1, [r7, #24]
 80048f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	2203      	movs	r2, #3
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	43db      	mvns	r3, r3
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	4013      	ands	r3, r2
 8004912:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	f003 0203 	and.w	r2, r3, #3
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	fa02 f303 	lsl.w	r3, r2, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4313      	orrs	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69ba      	ldr	r2, [r7, #24]
 800492e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 80a2 	beq.w	8004a82 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800493e:	2300      	movs	r3, #0
 8004940:	60fb      	str	r3, [r7, #12]
 8004942:	4b57      	ldr	r3, [pc, #348]	@ (8004aa0 <HAL_GPIO_Init+0x2e8>)
 8004944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004946:	4a56      	ldr	r2, [pc, #344]	@ (8004aa0 <HAL_GPIO_Init+0x2e8>)
 8004948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800494c:	6453      	str	r3, [r2, #68]	@ 0x44
 800494e:	4b54      	ldr	r3, [pc, #336]	@ (8004aa0 <HAL_GPIO_Init+0x2e8>)
 8004950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004956:	60fb      	str	r3, [r7, #12]
 8004958:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800495a:	4a52      	ldr	r2, [pc, #328]	@ (8004aa4 <HAL_GPIO_Init+0x2ec>)
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	089b      	lsrs	r3, r3, #2
 8004960:	3302      	adds	r3, #2
 8004962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004966:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	f003 0303 	and.w	r3, r3, #3
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	220f      	movs	r2, #15
 8004972:	fa02 f303 	lsl.w	r3, r2, r3
 8004976:	43db      	mvns	r3, r3
 8004978:	69ba      	ldr	r2, [r7, #24]
 800497a:	4013      	ands	r3, r2
 800497c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a49      	ldr	r2, [pc, #292]	@ (8004aa8 <HAL_GPIO_Init+0x2f0>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d019      	beq.n	80049ba <HAL_GPIO_Init+0x202>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a48      	ldr	r2, [pc, #288]	@ (8004aac <HAL_GPIO_Init+0x2f4>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d013      	beq.n	80049b6 <HAL_GPIO_Init+0x1fe>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a47      	ldr	r2, [pc, #284]	@ (8004ab0 <HAL_GPIO_Init+0x2f8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d00d      	beq.n	80049b2 <HAL_GPIO_Init+0x1fa>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a46      	ldr	r2, [pc, #280]	@ (8004ab4 <HAL_GPIO_Init+0x2fc>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d007      	beq.n	80049ae <HAL_GPIO_Init+0x1f6>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a45      	ldr	r2, [pc, #276]	@ (8004ab8 <HAL_GPIO_Init+0x300>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d101      	bne.n	80049aa <HAL_GPIO_Init+0x1f2>
 80049a6:	2304      	movs	r3, #4
 80049a8:	e008      	b.n	80049bc <HAL_GPIO_Init+0x204>
 80049aa:	2307      	movs	r3, #7
 80049ac:	e006      	b.n	80049bc <HAL_GPIO_Init+0x204>
 80049ae:	2303      	movs	r3, #3
 80049b0:	e004      	b.n	80049bc <HAL_GPIO_Init+0x204>
 80049b2:	2302      	movs	r3, #2
 80049b4:	e002      	b.n	80049bc <HAL_GPIO_Init+0x204>
 80049b6:	2301      	movs	r3, #1
 80049b8:	e000      	b.n	80049bc <HAL_GPIO_Init+0x204>
 80049ba:	2300      	movs	r3, #0
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	f002 0203 	and.w	r2, r2, #3
 80049c2:	0092      	lsls	r2, r2, #2
 80049c4:	4093      	lsls	r3, r2
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049cc:	4935      	ldr	r1, [pc, #212]	@ (8004aa4 <HAL_GPIO_Init+0x2ec>)
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	089b      	lsrs	r3, r3, #2
 80049d2:	3302      	adds	r3, #2
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049da:	4b38      	ldr	r3, [pc, #224]	@ (8004abc <HAL_GPIO_Init+0x304>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049fe:	4a2f      	ldr	r2, [pc, #188]	@ (8004abc <HAL_GPIO_Init+0x304>)
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a04:	4b2d      	ldr	r3, [pc, #180]	@ (8004abc <HAL_GPIO_Init+0x304>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4013      	ands	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a28:	4a24      	ldr	r2, [pc, #144]	@ (8004abc <HAL_GPIO_Init+0x304>)
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a2e:	4b23      	ldr	r3, [pc, #140]	@ (8004abc <HAL_GPIO_Init+0x304>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	43db      	mvns	r3, r3
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a52:	4a1a      	ldr	r2, [pc, #104]	@ (8004abc <HAL_GPIO_Init+0x304>)
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a58:	4b18      	ldr	r3, [pc, #96]	@ (8004abc <HAL_GPIO_Init+0x304>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	43db      	mvns	r3, r3
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	4013      	ands	r3, r2
 8004a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a7c:	4a0f      	ldr	r2, [pc, #60]	@ (8004abc <HAL_GPIO_Init+0x304>)
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	3301      	adds	r3, #1
 8004a86:	61fb      	str	r3, [r7, #28]
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	2b0f      	cmp	r3, #15
 8004a8c:	f67f aea2 	bls.w	80047d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a90:	bf00      	nop
 8004a92:	bf00      	nop
 8004a94:	3724      	adds	r7, #36	@ 0x24
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40023800 	.word	0x40023800
 8004aa4:	40013800 	.word	0x40013800
 8004aa8:	40020000 	.word	0x40020000
 8004aac:	40020400 	.word	0x40020400
 8004ab0:	40020800 	.word	0x40020800
 8004ab4:	40020c00 	.word	0x40020c00
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	40013c00 	.word	0x40013c00

08004ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	807b      	strh	r3, [r7, #2]
 8004acc:	4613      	mov	r3, r2
 8004ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ad0:	787b      	ldrb	r3, [r7, #1]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ad6:	887a      	ldrh	r2, [r7, #2]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004adc:	e003      	b.n	8004ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ade:	887b      	ldrh	r3, [r7, #2]
 8004ae0:	041a      	lsls	r2, r3, #16
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	619a      	str	r2, [r3, #24]
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
	...

08004af4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	4603      	mov	r3, r0
 8004afc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004afe:	4b08      	ldr	r3, [pc, #32]	@ (8004b20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b00:	695a      	ldr	r2, [r3, #20]
 8004b02:	88fb      	ldrh	r3, [r7, #6]
 8004b04:	4013      	ands	r3, r2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d006      	beq.n	8004b18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b0a:	4a05      	ldr	r2, [pc, #20]	@ (8004b20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b0c:	88fb      	ldrh	r3, [r7, #6]
 8004b0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b10:	88fb      	ldrh	r3, [r7, #6]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fd ffb8 	bl	8002a88 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b18:	bf00      	nop
 8004b1a:	3708      	adds	r7, #8
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40013c00 	.word	0x40013c00

08004b24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e12b      	b.n	8004d8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d106      	bne.n	8004b50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fe fa94 	bl	8003078 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2224      	movs	r2, #36	@ 0x24
 8004b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0201 	bic.w	r2, r2, #1
 8004b66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b88:	f001 fbec 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 8004b8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	4a81      	ldr	r2, [pc, #516]	@ (8004d98 <HAL_I2C_Init+0x274>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d807      	bhi.n	8004ba8 <HAL_I2C_Init+0x84>
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	4a80      	ldr	r2, [pc, #512]	@ (8004d9c <HAL_I2C_Init+0x278>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	bf94      	ite	ls
 8004ba0:	2301      	movls	r3, #1
 8004ba2:	2300      	movhi	r3, #0
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	e006      	b.n	8004bb6 <HAL_I2C_Init+0x92>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4a7d      	ldr	r2, [pc, #500]	@ (8004da0 <HAL_I2C_Init+0x27c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	bf94      	ite	ls
 8004bb0:	2301      	movls	r3, #1
 8004bb2:	2300      	movhi	r3, #0
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e0e7      	b.n	8004d8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4a78      	ldr	r2, [pc, #480]	@ (8004da4 <HAL_I2C_Init+0x280>)
 8004bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc6:	0c9b      	lsrs	r3, r3, #18
 8004bc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	4a6a      	ldr	r2, [pc, #424]	@ (8004d98 <HAL_I2C_Init+0x274>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d802      	bhi.n	8004bf8 <HAL_I2C_Init+0xd4>
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	e009      	b.n	8004c0c <HAL_I2C_Init+0xe8>
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004bfe:	fb02 f303 	mul.w	r3, r2, r3
 8004c02:	4a69      	ldr	r2, [pc, #420]	@ (8004da8 <HAL_I2C_Init+0x284>)
 8004c04:	fba2 2303 	umull	r2, r3, r2, r3
 8004c08:	099b      	lsrs	r3, r3, #6
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6812      	ldr	r2, [r2, #0]
 8004c10:	430b      	orrs	r3, r1
 8004c12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004c1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	495c      	ldr	r1, [pc, #368]	@ (8004d98 <HAL_I2C_Init+0x274>)
 8004c28:	428b      	cmp	r3, r1
 8004c2a:	d819      	bhi.n	8004c60 <HAL_I2C_Init+0x13c>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	1e59      	subs	r1, r3, #1
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c3a:	1c59      	adds	r1, r3, #1
 8004c3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004c40:	400b      	ands	r3, r1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00a      	beq.n	8004c5c <HAL_I2C_Init+0x138>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	1e59      	subs	r1, r3, #1
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	005b      	lsls	r3, r3, #1
 8004c50:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c54:	3301      	adds	r3, #1
 8004c56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c5a:	e051      	b.n	8004d00 <HAL_I2C_Init+0x1dc>
 8004c5c:	2304      	movs	r3, #4
 8004c5e:	e04f      	b.n	8004d00 <HAL_I2C_Init+0x1dc>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d111      	bne.n	8004c8c <HAL_I2C_Init+0x168>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	1e58      	subs	r0, r3, #1
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6859      	ldr	r1, [r3, #4]
 8004c70:	460b      	mov	r3, r1
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	440b      	add	r3, r1
 8004c76:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	bf0c      	ite	eq
 8004c84:	2301      	moveq	r3, #1
 8004c86:	2300      	movne	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	e012      	b.n	8004cb2 <HAL_I2C_Init+0x18e>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	1e58      	subs	r0, r3, #1
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6859      	ldr	r1, [r3, #4]
 8004c94:	460b      	mov	r3, r1
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	0099      	lsls	r1, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	bf0c      	ite	eq
 8004cac:	2301      	moveq	r3, #1
 8004cae:	2300      	movne	r3, #0
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <HAL_I2C_Init+0x196>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e022      	b.n	8004d00 <HAL_I2C_Init+0x1dc>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10e      	bne.n	8004ce0 <HAL_I2C_Init+0x1bc>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	1e58      	subs	r0, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6859      	ldr	r1, [r3, #4]
 8004cca:	460b      	mov	r3, r1
 8004ccc:	005b      	lsls	r3, r3, #1
 8004cce:	440b      	add	r3, r1
 8004cd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cde:	e00f      	b.n	8004d00 <HAL_I2C_Init+0x1dc>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	1e58      	subs	r0, r3, #1
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6859      	ldr	r1, [r3, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	0099      	lsls	r1, r3, #2
 8004cf0:	440b      	add	r3, r1
 8004cf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cfc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	6809      	ldr	r1, [r1, #0]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	69da      	ldr	r2, [r3, #28]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	430a      	orrs	r2, r1
 8004d22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004d2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6911      	ldr	r1, [r2, #16]
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	68d2      	ldr	r2, [r2, #12]
 8004d3a:	4311      	orrs	r1, r2
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	430b      	orrs	r3, r1
 8004d42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695a      	ldr	r2, [r3, #20]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	699b      	ldr	r3, [r3, #24]
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2220      	movs	r2, #32
 8004d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	000186a0 	.word	0x000186a0
 8004d9c:	001e847f 	.word	0x001e847f
 8004da0:	003d08ff 	.word	0x003d08ff
 8004da4:	431bde83 	.word	0x431bde83
 8004da8:	10624dd3 	.word	0x10624dd3

08004dac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af02      	add	r7, sp, #8
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	607a      	str	r2, [r7, #4]
 8004db6:	461a      	mov	r2, r3
 8004db8:	460b      	mov	r3, r1
 8004dba:	817b      	strh	r3, [r7, #10]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dc0:	f7fe fd3a 	bl	8003838 <HAL_GetTick>
 8004dc4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b20      	cmp	r3, #32
 8004dd0:	f040 80e0 	bne.w	8004f94 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	2319      	movs	r3, #25
 8004dda:	2201      	movs	r2, #1
 8004ddc:	4970      	ldr	r1, [pc, #448]	@ (8004fa0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fc72 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d001      	beq.n	8004dee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004dea:	2302      	movs	r3, #2
 8004dec:	e0d3      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_I2C_Master_Transmit+0x50>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e0cc      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d007      	beq.n	8004e22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f042 0201 	orr.w	r2, r2, #1
 8004e20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2221      	movs	r2, #33	@ 0x21
 8004e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2210      	movs	r2, #16
 8004e3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	893a      	ldrh	r2, [r7, #8]
 8004e52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e58:	b29a      	uxth	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4a50      	ldr	r2, [pc, #320]	@ (8004fa4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e64:	8979      	ldrh	r1, [r7, #10]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	6a3a      	ldr	r2, [r7, #32]
 8004e6a:	68f8      	ldr	r0, [r7, #12]
 8004e6c:	f000 fadc 	bl	8005428 <I2C_MasterRequestWrite>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e08d      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e90:	e066      	b.n	8004f60 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	6a39      	ldr	r1, [r7, #32]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 fcec 	bl	8005874 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00d      	beq.n	8004ebe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	2b04      	cmp	r3, #4
 8004ea8:	d107      	bne.n	8004eba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e06b      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec2:	781a      	ldrb	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d11b      	bne.n	8004f34 <HAL_I2C_Master_Transmit+0x188>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d017      	beq.n	8004f34 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f08:	781a      	ldrb	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	6a39      	ldr	r1, [r7, #32]
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 fcdc 	bl	80058f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00d      	beq.n	8004f60 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d107      	bne.n	8004f5c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f5a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e01a      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d194      	bne.n	8004e92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	e000      	b.n	8004f96 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f94:	2302      	movs	r3, #2
  }
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	00100002 	.word	0x00100002
 8004fa4:	ffff0000 	.word	0xffff0000

08004fa8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08c      	sub	sp, #48	@ 0x30
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	607a      	str	r2, [r7, #4]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	817b      	strh	r3, [r7, #10]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fbc:	f7fe fc3c 	bl	8003838 <HAL_GetTick>
 8004fc0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b20      	cmp	r3, #32
 8004fcc:	f040 820b 	bne.w	80053e6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	2319      	movs	r3, #25
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	497c      	ldr	r1, [pc, #496]	@ (80051cc <HAL_I2C_Master_Receive+0x224>)
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f000 fb74 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	e1fe      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_I2C_Master_Receive+0x50>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e1f7      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b01      	cmp	r3, #1
 800500c:	d007      	beq.n	800501e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0201 	orr.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800502c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2222      	movs	r2, #34	@ 0x22
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2210      	movs	r2, #16
 800503a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	893a      	ldrh	r2, [r7, #8]
 800504e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005054:	b29a      	uxth	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	4a5c      	ldr	r2, [pc, #368]	@ (80051d0 <HAL_I2C_Master_Receive+0x228>)
 800505e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005060:	8979      	ldrh	r1, [r7, #10]
 8005062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f000 fa60 	bl	800552c <I2C_MasterRequestRead>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e1b8      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507a:	2b00      	cmp	r3, #0
 800507c:	d113      	bne.n	80050a6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800507e:	2300      	movs	r3, #0
 8005080:	623b      	str	r3, [r7, #32]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	695b      	ldr	r3, [r3, #20]
 8005088:	623b      	str	r3, [r7, #32]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	623b      	str	r3, [r7, #32]
 8005092:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050a2:	601a      	str	r2, [r3, #0]
 80050a4:	e18c      	b.n	80053c0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d11b      	bne.n	80050e6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050be:	2300      	movs	r3, #0
 80050c0:	61fb      	str	r3, [r7, #28]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	695b      	ldr	r3, [r3, #20]
 80050c8:	61fb      	str	r3, [r7, #28]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	61fb      	str	r3, [r7, #28]
 80050d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	e16c      	b.n	80053c0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d11b      	bne.n	8005126 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800510c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800510e:	2300      	movs	r3, #0
 8005110:	61bb      	str	r3, [r7, #24]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	61bb      	str	r3, [r7, #24]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	61bb      	str	r3, [r7, #24]
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	e14c      	b.n	80053c0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005134:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800514c:	e138      	b.n	80053c0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005152:	2b03      	cmp	r3, #3
 8005154:	f200 80f1 	bhi.w	800533a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800515c:	2b01      	cmp	r3, #1
 800515e:	d123      	bne.n	80051a8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005162:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 fc07 	bl	8005978 <I2C_WaitOnRXNEFlagUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e139      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	691a      	ldr	r2, [r3, #16]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517e:	b2d2      	uxtb	r2, r2
 8005180:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	3b01      	subs	r3, #1
 80051a0:	b29a      	uxth	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051a6:	e10b      	b.n	80053c0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d14e      	bne.n	800524e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b6:	2200      	movs	r2, #0
 80051b8:	4906      	ldr	r1, [pc, #24]	@ (80051d4 <HAL_I2C_Master_Receive+0x22c>)
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f000 fa84 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d008      	beq.n	80051d8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e10e      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
 80051ca:	bf00      	nop
 80051cc:	00100002 	.word	0x00100002
 80051d0:	ffff0000 	.word	0xffff0000
 80051d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	691a      	ldr	r2, [r3, #16]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005204:	3b01      	subs	r3, #1
 8005206:	b29a      	uxth	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005210:	b29b      	uxth	r3, r3
 8005212:	3b01      	subs	r3, #1
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	691a      	ldr	r2, [r3, #16]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	b2d2      	uxtb	r2, r2
 8005226:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	1c5a      	adds	r2, r3, #1
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005236:	3b01      	subs	r3, #1
 8005238:	b29a      	uxth	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005242:	b29b      	uxth	r3, r3
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800524c:	e0b8      	b.n	80053c0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005250:	9300      	str	r3, [sp, #0]
 8005252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005254:	2200      	movs	r2, #0
 8005256:	4966      	ldr	r1, [pc, #408]	@ (80053f0 <HAL_I2C_Master_Receive+0x448>)
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 fa35 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e0bf      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005276:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691a      	ldr	r2, [r3, #16]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005294:	3b01      	subs	r3, #1
 8005296:	b29a      	uxth	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	3b01      	subs	r3, #1
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	2200      	movs	r2, #0
 80052b2:	494f      	ldr	r1, [pc, #316]	@ (80053f0 <HAL_I2C_Master_Receive+0x448>)
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 fa07 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e091      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691a      	ldr	r2, [r3, #16]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	691a      	ldr	r2, [r3, #16]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005310:	b2d2      	uxtb	r2, r2
 8005312:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	1c5a      	adds	r2, r3, #1
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005322:	3b01      	subs	r3, #1
 8005324:	b29a      	uxth	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532e:	b29b      	uxth	r3, r3
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005338:	e042      	b.n	80053c0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800533a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800533c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f000 fb1a 	bl	8005978 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e04c      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	691a      	ldr	r2, [r3, #16]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536a:	3b01      	subs	r3, #1
 800536c:	b29a      	uxth	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005376:	b29b      	uxth	r3, r3
 8005378:	3b01      	subs	r3, #1
 800537a:	b29a      	uxth	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f003 0304 	and.w	r3, r3, #4
 800538a:	2b04      	cmp	r3, #4
 800538c:	d118      	bne.n	80053c0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	691a      	ldr	r2, [r3, #16]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a0:	1c5a      	adds	r2, r3, #1
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053aa:	3b01      	subs	r3, #1
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	3b01      	subs	r3, #1
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f47f aec2 	bne.w	800514e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2220      	movs	r2, #32
 80053ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053e2:	2300      	movs	r3, #0
 80053e4:	e000      	b.n	80053e8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80053e6:	2302      	movs	r3, #2
  }
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3728      	adds	r7, #40	@ 0x28
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	00010004 	.word	0x00010004

080053f4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005402:	b2db      	uxtb	r3, r3
}
 8005404:	4618      	mov	r0, r3
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800541c:	4618      	mov	r0, r3
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af02      	add	r7, sp, #8
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	607a      	str	r2, [r7, #4]
 8005432:	603b      	str	r3, [r7, #0]
 8005434:	460b      	mov	r3, r1
 8005436:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2b08      	cmp	r3, #8
 8005442:	d006      	beq.n	8005452 <I2C_MasterRequestWrite+0x2a>
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d003      	beq.n	8005452 <I2C_MasterRequestWrite+0x2a>
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005450:	d108      	bne.n	8005464 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005460:	601a      	str	r2, [r3, #0]
 8005462:	e00b      	b.n	800547c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005468:	2b12      	cmp	r3, #18
 800546a:	d107      	bne.n	800547c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800547a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	9300      	str	r3, [sp, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f000 f91d 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00d      	beq.n	80054b0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800549e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054a2:	d103      	bne.n	80054ac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e035      	b.n	800551c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054b8:	d108      	bne.n	80054cc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054ba:	897b      	ldrh	r3, [r7, #10]
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	461a      	mov	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80054c8:	611a      	str	r2, [r3, #16]
 80054ca:	e01b      	b.n	8005504 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80054cc:	897b      	ldrh	r3, [r7, #10]
 80054ce:	11db      	asrs	r3, r3, #7
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	f003 0306 	and.w	r3, r3, #6
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	f063 030f 	orn	r3, r3, #15
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	490e      	ldr	r1, [pc, #56]	@ (8005524 <I2C_MasterRequestWrite+0xfc>)
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f000 f943 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e010      	b.n	800551c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80054fa:	897b      	ldrh	r3, [r7, #10]
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	4907      	ldr	r1, [pc, #28]	@ (8005528 <I2C_MasterRequestWrite+0x100>)
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 f933 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e000      	b.n	800551c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	00010008 	.word	0x00010008
 8005528:	00010002 	.word	0x00010002

0800552c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b088      	sub	sp, #32
 8005530:	af02      	add	r7, sp, #8
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	607a      	str	r2, [r7, #4]
 8005536:	603b      	str	r3, [r7, #0]
 8005538:	460b      	mov	r3, r1
 800553a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005540:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005550:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	2b08      	cmp	r3, #8
 8005556:	d006      	beq.n	8005566 <I2C_MasterRequestRead+0x3a>
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d003      	beq.n	8005566 <I2C_MasterRequestRead+0x3a>
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005564:	d108      	bne.n	8005578 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005574:	601a      	str	r2, [r3, #0]
 8005576:	e00b      	b.n	8005590 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800557c:	2b11      	cmp	r3, #17
 800557e:	d107      	bne.n	8005590 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800558e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 f893 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00d      	beq.n	80055c4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055b6:	d103      	bne.n	80055c0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e079      	b.n	80056b8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055cc:	d108      	bne.n	80055e0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80055ce:	897b      	ldrh	r3, [r7, #10]
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	f043 0301 	orr.w	r3, r3, #1
 80055d6:	b2da      	uxtb	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	611a      	str	r2, [r3, #16]
 80055de:	e05f      	b.n	80056a0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80055e0:	897b      	ldrh	r3, [r7, #10]
 80055e2:	11db      	asrs	r3, r3, #7
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	f003 0306 	and.w	r3, r3, #6
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	f063 030f 	orn	r3, r3, #15
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	4930      	ldr	r1, [pc, #192]	@ (80056c0 <I2C_MasterRequestRead+0x194>)
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 f8b9 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e054      	b.n	80056b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800560e:	897b      	ldrh	r3, [r7, #10]
 8005610:	b2da      	uxtb	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	4929      	ldr	r1, [pc, #164]	@ (80056c4 <I2C_MasterRequestRead+0x198>)
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f000 f8a9 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e044      	b.n	80056b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800562e:	2300      	movs	r3, #0
 8005630:	613b      	str	r3, [r7, #16]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	613b      	str	r3, [r7, #16]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	613b      	str	r3, [r7, #16]
 8005642:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005652:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f000 f831 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00d      	beq.n	8005688 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800567a:	d103      	bne.n	8005684 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005682:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e017      	b.n	80056b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005688:	897b      	ldrh	r3, [r7, #10]
 800568a:	11db      	asrs	r3, r3, #7
 800568c:	b2db      	uxtb	r3, r3
 800568e:	f003 0306 	and.w	r3, r3, #6
 8005692:	b2db      	uxtb	r3, r3
 8005694:	f063 030e 	orn	r3, r3, #14
 8005698:	b2da      	uxtb	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	4907      	ldr	r1, [pc, #28]	@ (80056c4 <I2C_MasterRequestRead+0x198>)
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 f865 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e000      	b.n	80056b8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3718      	adds	r7, #24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	00010008 	.word	0x00010008
 80056c4:	00010002 	.word	0x00010002

080056c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	603b      	str	r3, [r7, #0]
 80056d4:	4613      	mov	r3, r2
 80056d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056d8:	e025      	b.n	8005726 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e0:	d021      	beq.n	8005726 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e2:	f7fe f8a9 	bl	8003838 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d302      	bcc.n	80056f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d116      	bne.n	8005726 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2220      	movs	r2, #32
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005712:	f043 0220 	orr.w	r2, r3, #32
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e023      	b.n	800576e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	0c1b      	lsrs	r3, r3, #16
 800572a:	b2db      	uxtb	r3, r3
 800572c:	2b01      	cmp	r3, #1
 800572e:	d10d      	bne.n	800574c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	43da      	mvns	r2, r3
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	4013      	ands	r3, r2
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	bf0c      	ite	eq
 8005742:	2301      	moveq	r3, #1
 8005744:	2300      	movne	r3, #0
 8005746:	b2db      	uxtb	r3, r3
 8005748:	461a      	mov	r2, r3
 800574a:	e00c      	b.n	8005766 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	43da      	mvns	r2, r3
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	4013      	ands	r3, r2
 8005758:	b29b      	uxth	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	bf0c      	ite	eq
 800575e:	2301      	moveq	r3, #1
 8005760:	2300      	movne	r3, #0
 8005762:	b2db      	uxtb	r3, r3
 8005764:	461a      	mov	r2, r3
 8005766:	79fb      	ldrb	r3, [r7, #7]
 8005768:	429a      	cmp	r2, r3
 800576a:	d0b6      	beq.n	80056da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b084      	sub	sp, #16
 800577a:	af00      	add	r7, sp, #0
 800577c:	60f8      	str	r0, [r7, #12]
 800577e:	60b9      	str	r1, [r7, #8]
 8005780:	607a      	str	r2, [r7, #4]
 8005782:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005784:	e051      	b.n	800582a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005790:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005794:	d123      	bne.n	80057de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ca:	f043 0204 	orr.w	r2, r3, #4
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e046      	b.n	800586c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057e4:	d021      	beq.n	800582a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057e6:	f7fe f827 	bl	8003838 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d302      	bcc.n	80057fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d116      	bne.n	800582a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2220      	movs	r2, #32
 8005806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005816:	f043 0220 	orr.w	r2, r3, #32
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e020      	b.n	800586c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	0c1b      	lsrs	r3, r3, #16
 800582e:	b2db      	uxtb	r3, r3
 8005830:	2b01      	cmp	r3, #1
 8005832:	d10c      	bne.n	800584e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	43da      	mvns	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4013      	ands	r3, r2
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	bf14      	ite	ne
 8005846:	2301      	movne	r3, #1
 8005848:	2300      	moveq	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	e00b      	b.n	8005866 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	43da      	mvns	r2, r3
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	4013      	ands	r3, r2
 800585a:	b29b      	uxth	r3, r3
 800585c:	2b00      	cmp	r3, #0
 800585e:	bf14      	ite	ne
 8005860:	2301      	movne	r3, #1
 8005862:	2300      	moveq	r3, #0
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d18d      	bne.n	8005786 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005880:	e02d      	b.n	80058de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 f8ce 	bl	8005a24 <I2C_IsAcknowledgeFailed>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e02d      	b.n	80058ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005898:	d021      	beq.n	80058de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800589a:	f7fd ffcd 	bl	8003838 <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	68ba      	ldr	r2, [r7, #8]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d302      	bcc.n	80058b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d116      	bne.n	80058de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2220      	movs	r2, #32
 80058ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ca:	f043 0220 	orr.w	r2, r3, #32
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e007      	b.n	80058ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e8:	2b80      	cmp	r3, #128	@ 0x80
 80058ea:	d1ca      	bne.n	8005882 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005902:	e02d      	b.n	8005960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f000 f88d 	bl	8005a24 <I2C_IsAcknowledgeFailed>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e02d      	b.n	8005970 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591a:	d021      	beq.n	8005960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800591c:	f7fd ff8c 	bl	8003838 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	429a      	cmp	r2, r3
 800592a:	d302      	bcc.n	8005932 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d116      	bne.n	8005960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594c:	f043 0220 	orr.w	r2, r3, #32
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e007      	b.n	8005970 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	f003 0304 	and.w	r3, r3, #4
 800596a:	2b04      	cmp	r3, #4
 800596c:	d1ca      	bne.n	8005904 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005984:	e042      	b.n	8005a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	695b      	ldr	r3, [r3, #20]
 800598c:	f003 0310 	and.w	r3, r3, #16
 8005990:	2b10      	cmp	r3, #16
 8005992:	d119      	bne.n	80059c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f06f 0210 	mvn.w	r2, #16
 800599c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2220      	movs	r2, #32
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e029      	b.n	8005a1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059c8:	f7fd ff36 	bl	8003838 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d302      	bcc.n	80059de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d116      	bne.n	8005a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2220      	movs	r2, #32
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f8:	f043 0220 	orr.w	r2, r3, #32
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e007      	b.n	8005a1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a16:	2b40      	cmp	r3, #64	@ 0x40
 8005a18:	d1b5      	bne.n	8005986 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3a:	d11b      	bne.n	8005a74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a60:	f043 0204 	orr.w	r2, r3, #4
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e000      	b.n	8005a76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
	...

08005a84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e267      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d075      	beq.n	8005b8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005aa2:	4b88      	ldr	r3, [pc, #544]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f003 030c 	and.w	r3, r3, #12
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d00c      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aae:	4b85      	ldr	r3, [pc, #532]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ab6:	2b08      	cmp	r3, #8
 8005ab8:	d112      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aba:	4b82      	ldr	r3, [pc, #520]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ac2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ac6:	d10b      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ac8:	4b7e      	ldr	r3, [pc, #504]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d05b      	beq.n	8005b8c <HAL_RCC_OscConfig+0x108>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d157      	bne.n	8005b8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e242      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ae8:	d106      	bne.n	8005af8 <HAL_RCC_OscConfig+0x74>
 8005aea:	4b76      	ldr	r3, [pc, #472]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a75      	ldr	r2, [pc, #468]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005af4:	6013      	str	r3, [r2, #0]
 8005af6:	e01d      	b.n	8005b34 <HAL_RCC_OscConfig+0xb0>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b00:	d10c      	bne.n	8005b1c <HAL_RCC_OscConfig+0x98>
 8005b02:	4b70      	ldr	r3, [pc, #448]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a6f      	ldr	r2, [pc, #444]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b0c:	6013      	str	r3, [r2, #0]
 8005b0e:	4b6d      	ldr	r3, [pc, #436]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a6c      	ldr	r2, [pc, #432]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	e00b      	b.n	8005b34 <HAL_RCC_OscConfig+0xb0>
 8005b1c:	4b69      	ldr	r3, [pc, #420]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a68      	ldr	r2, [pc, #416]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b26:	6013      	str	r3, [r2, #0]
 8005b28:	4b66      	ldr	r3, [pc, #408]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a65      	ldr	r2, [pc, #404]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d013      	beq.n	8005b64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b3c:	f7fd fe7c 	bl	8003838 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b44:	f7fd fe78 	bl	8003838 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b64      	cmp	r3, #100	@ 0x64
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e207      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b56:	4b5b      	ldr	r3, [pc, #364]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d0f0      	beq.n	8005b44 <HAL_RCC_OscConfig+0xc0>
 8005b62:	e014      	b.n	8005b8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b64:	f7fd fe68 	bl	8003838 <HAL_GetTick>
 8005b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b6c:	f7fd fe64 	bl	8003838 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b64      	cmp	r3, #100	@ 0x64
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e1f3      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b7e:	4b51      	ldr	r3, [pc, #324]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1f0      	bne.n	8005b6c <HAL_RCC_OscConfig+0xe8>
 8005b8a:	e000      	b.n	8005b8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d063      	beq.n	8005c62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b9a:	4b4a      	ldr	r3, [pc, #296]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f003 030c 	and.w	r3, r3, #12
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00b      	beq.n	8005bbe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ba6:	4b47      	ldr	r3, [pc, #284]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005bae:	2b08      	cmp	r3, #8
 8005bb0:	d11c      	bne.n	8005bec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bb2:	4b44      	ldr	r3, [pc, #272]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d116      	bne.n	8005bec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bbe:	4b41      	ldr	r3, [pc, #260]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d005      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x152>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d001      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e1c7      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bd6:	4b3b      	ldr	r3, [pc, #236]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	4937      	ldr	r1, [pc, #220]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bea:	e03a      	b.n	8005c62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d020      	beq.n	8005c36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bf4:	4b34      	ldr	r3, [pc, #208]	@ (8005cc8 <HAL_RCC_OscConfig+0x244>)
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfa:	f7fd fe1d 	bl	8003838 <HAL_GetTick>
 8005bfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c00:	e008      	b.n	8005c14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c02:	f7fd fe19 	bl	8003838 <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	d901      	bls.n	8005c14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e1a8      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c14:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d0f0      	beq.n	8005c02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c20:	4b28      	ldr	r3, [pc, #160]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	4925      	ldr	r1, [pc, #148]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	600b      	str	r3, [r1, #0]
 8005c34:	e015      	b.n	8005c62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c36:	4b24      	ldr	r3, [pc, #144]	@ (8005cc8 <HAL_RCC_OscConfig+0x244>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c3c:	f7fd fdfc 	bl	8003838 <HAL_GetTick>
 8005c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c42:	e008      	b.n	8005c56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c44:	f7fd fdf8 	bl	8003838 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e187      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c56:	4b1b      	ldr	r3, [pc, #108]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1f0      	bne.n	8005c44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0308 	and.w	r3, r3, #8
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d036      	beq.n	8005cdc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d016      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c76:	4b15      	ldr	r3, [pc, #84]	@ (8005ccc <HAL_RCC_OscConfig+0x248>)
 8005c78:	2201      	movs	r2, #1
 8005c7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c7c:	f7fd fddc 	bl	8003838 <HAL_GetTick>
 8005c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c82:	e008      	b.n	8005c96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c84:	f7fd fdd8 	bl	8003838 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e167      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c96:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc4 <HAL_RCC_OscConfig+0x240>)
 8005c98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d0f0      	beq.n	8005c84 <HAL_RCC_OscConfig+0x200>
 8005ca2:	e01b      	b.n	8005cdc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ca4:	4b09      	ldr	r3, [pc, #36]	@ (8005ccc <HAL_RCC_OscConfig+0x248>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005caa:	f7fd fdc5 	bl	8003838 <HAL_GetTick>
 8005cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cb0:	e00e      	b.n	8005cd0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cb2:	f7fd fdc1 	bl	8003838 <HAL_GetTick>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d907      	bls.n	8005cd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e150      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
 8005cc4:	40023800 	.word	0x40023800
 8005cc8:	42470000 	.word	0x42470000
 8005ccc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cd0:	4b88      	ldr	r3, [pc, #544]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d1ea      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f000 8097 	beq.w	8005e18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cea:	2300      	movs	r3, #0
 8005cec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cee:	4b81      	ldr	r3, [pc, #516]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10f      	bne.n	8005d1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60bb      	str	r3, [r7, #8]
 8005cfe:	4b7d      	ldr	r3, [pc, #500]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d02:	4a7c      	ldr	r2, [pc, #496]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d0a:	4b7a      	ldr	r3, [pc, #488]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d12:	60bb      	str	r3, [r7, #8]
 8005d14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d16:	2301      	movs	r3, #1
 8005d18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d1a:	4b77      	ldr	r3, [pc, #476]	@ (8005ef8 <HAL_RCC_OscConfig+0x474>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d118      	bne.n	8005d58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d26:	4b74      	ldr	r3, [pc, #464]	@ (8005ef8 <HAL_RCC_OscConfig+0x474>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a73      	ldr	r2, [pc, #460]	@ (8005ef8 <HAL_RCC_OscConfig+0x474>)
 8005d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d32:	f7fd fd81 	bl	8003838 <HAL_GetTick>
 8005d36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d38:	e008      	b.n	8005d4c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d3a:	f7fd fd7d 	bl	8003838 <HAL_GetTick>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	2b02      	cmp	r3, #2
 8005d46:	d901      	bls.n	8005d4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e10c      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d4c:	4b6a      	ldr	r3, [pc, #424]	@ (8005ef8 <HAL_RCC_OscConfig+0x474>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d0f0      	beq.n	8005d3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d106      	bne.n	8005d6e <HAL_RCC_OscConfig+0x2ea>
 8005d60:	4b64      	ldr	r3, [pc, #400]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d64:	4a63      	ldr	r2, [pc, #396]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d66:	f043 0301 	orr.w	r3, r3, #1
 8005d6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d6c:	e01c      	b.n	8005da8 <HAL_RCC_OscConfig+0x324>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	2b05      	cmp	r3, #5
 8005d74:	d10c      	bne.n	8005d90 <HAL_RCC_OscConfig+0x30c>
 8005d76:	4b5f      	ldr	r3, [pc, #380]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d7a:	4a5e      	ldr	r2, [pc, #376]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d7c:	f043 0304 	orr.w	r3, r3, #4
 8005d80:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d82:	4b5c      	ldr	r3, [pc, #368]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d86:	4a5b      	ldr	r2, [pc, #364]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d88:	f043 0301 	orr.w	r3, r3, #1
 8005d8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d8e:	e00b      	b.n	8005da8 <HAL_RCC_OscConfig+0x324>
 8005d90:	4b58      	ldr	r3, [pc, #352]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d94:	4a57      	ldr	r2, [pc, #348]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d96:	f023 0301 	bic.w	r3, r3, #1
 8005d9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d9c:	4b55      	ldr	r3, [pc, #340]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da0:	4a54      	ldr	r2, [pc, #336]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005da2:	f023 0304 	bic.w	r3, r3, #4
 8005da6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d015      	beq.n	8005ddc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005db0:	f7fd fd42 	bl	8003838 <HAL_GetTick>
 8005db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005db6:	e00a      	b.n	8005dce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005db8:	f7fd fd3e 	bl	8003838 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e0cb      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dce:	4b49      	ldr	r3, [pc, #292]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d0ee      	beq.n	8005db8 <HAL_RCC_OscConfig+0x334>
 8005dda:	e014      	b.n	8005e06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ddc:	f7fd fd2c 	bl	8003838 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005de2:	e00a      	b.n	8005dfa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005de4:	f7fd fd28 	bl	8003838 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e0b5      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dfe:	f003 0302 	and.w	r3, r3, #2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1ee      	bne.n	8005de4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e06:	7dfb      	ldrb	r3, [r7, #23]
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d105      	bne.n	8005e18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e0c:	4b39      	ldr	r3, [pc, #228]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e10:	4a38      	ldr	r2, [pc, #224]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005e12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 80a1 	beq.w	8005f64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e22:	4b34      	ldr	r3, [pc, #208]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 030c 	and.w	r3, r3, #12
 8005e2a:	2b08      	cmp	r3, #8
 8005e2c:	d05c      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d141      	bne.n	8005eba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e36:	4b31      	ldr	r3, [pc, #196]	@ (8005efc <HAL_RCC_OscConfig+0x478>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e3c:	f7fd fcfc 	bl	8003838 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e44:	f7fd fcf8 	bl	8003838 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e087      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e56:	4b27      	ldr	r3, [pc, #156]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1f0      	bne.n	8005e44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	69da      	ldr	r2, [r3, #28]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e70:	019b      	lsls	r3, r3, #6
 8005e72:	431a      	orrs	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e78:	085b      	lsrs	r3, r3, #1
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	041b      	lsls	r3, r3, #16
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e84:	061b      	lsls	r3, r3, #24
 8005e86:	491b      	ldr	r1, [pc, #108]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005efc <HAL_RCC_OscConfig+0x478>)
 8005e8e:	2201      	movs	r2, #1
 8005e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e92:	f7fd fcd1 	bl	8003838 <HAL_GetTick>
 8005e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e98:	e008      	b.n	8005eac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e9a:	f7fd fccd 	bl	8003838 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d901      	bls.n	8005eac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e05c      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eac:	4b11      	ldr	r3, [pc, #68]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d0f0      	beq.n	8005e9a <HAL_RCC_OscConfig+0x416>
 8005eb8:	e054      	b.n	8005f64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eba:	4b10      	ldr	r3, [pc, #64]	@ (8005efc <HAL_RCC_OscConfig+0x478>)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec0:	f7fd fcba 	bl	8003838 <HAL_GetTick>
 8005ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ec6:	e008      	b.n	8005eda <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ec8:	f7fd fcb6 	bl	8003838 <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d901      	bls.n	8005eda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e045      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eda:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <HAL_RCC_OscConfig+0x470>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1f0      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x444>
 8005ee6:	e03d      	b.n	8005f64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d107      	bne.n	8005f00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e038      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
 8005ef4:	40023800 	.word	0x40023800
 8005ef8:	40007000 	.word	0x40007000
 8005efc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f00:	4b1b      	ldr	r3, [pc, #108]	@ (8005f70 <HAL_RCC_OscConfig+0x4ec>)
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	699b      	ldr	r3, [r3, #24]
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d028      	beq.n	8005f60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d121      	bne.n	8005f60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d11a      	bne.n	8005f60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f2a:	68fa      	ldr	r2, [r7, #12]
 8005f2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f30:	4013      	ands	r3, r2
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d111      	bne.n	8005f60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f46:	085b      	lsrs	r3, r3, #1
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d107      	bne.n	8005f60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d001      	beq.n	8005f64 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e000      	b.n	8005f66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	40023800 	.word	0x40023800

08005f74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e0cc      	b.n	8006122 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f88:	4b68      	ldr	r3, [pc, #416]	@ (800612c <HAL_RCC_ClockConfig+0x1b8>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0307 	and.w	r3, r3, #7
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d90c      	bls.n	8005fb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f96:	4b65      	ldr	r3, [pc, #404]	@ (800612c <HAL_RCC_ClockConfig+0x1b8>)
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	b2d2      	uxtb	r2, r2
 8005f9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f9e:	4b63      	ldr	r3, [pc, #396]	@ (800612c <HAL_RCC_ClockConfig+0x1b8>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0307 	and.w	r3, r3, #7
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d001      	beq.n	8005fb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e0b8      	b.n	8006122 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0302 	and.w	r3, r3, #2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d020      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d005      	beq.n	8005fd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fc8:	4b59      	ldr	r3, [pc, #356]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	4a58      	ldr	r2, [pc, #352]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8005fce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0308 	and.w	r3, r3, #8
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d005      	beq.n	8005fec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fe0:	4b53      	ldr	r3, [pc, #332]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	4a52      	ldr	r2, [pc, #328]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005fea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fec:	4b50      	ldr	r3, [pc, #320]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	494d      	ldr	r1, [pc, #308]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0301 	and.w	r3, r3, #1
 8006006:	2b00      	cmp	r3, #0
 8006008:	d044      	beq.n	8006094 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	2b01      	cmp	r3, #1
 8006010:	d107      	bne.n	8006022 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006012:	4b47      	ldr	r3, [pc, #284]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d119      	bne.n	8006052 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e07f      	b.n	8006122 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b02      	cmp	r3, #2
 8006028:	d003      	beq.n	8006032 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800602e:	2b03      	cmp	r3, #3
 8006030:	d107      	bne.n	8006042 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006032:	4b3f      	ldr	r3, [pc, #252]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d109      	bne.n	8006052 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e06f      	b.n	8006122 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006042:	4b3b      	ldr	r3, [pc, #236]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0302 	and.w	r3, r3, #2
 800604a:	2b00      	cmp	r3, #0
 800604c:	d101      	bne.n	8006052 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e067      	b.n	8006122 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006052:	4b37      	ldr	r3, [pc, #220]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f023 0203 	bic.w	r2, r3, #3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	4934      	ldr	r1, [pc, #208]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8006060:	4313      	orrs	r3, r2
 8006062:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006064:	f7fd fbe8 	bl	8003838 <HAL_GetTick>
 8006068:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800606a:	e00a      	b.n	8006082 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800606c:	f7fd fbe4 	bl	8003838 <HAL_GetTick>
 8006070:	4602      	mov	r2, r0
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800607a:	4293      	cmp	r3, r2
 800607c:	d901      	bls.n	8006082 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e04f      	b.n	8006122 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006082:	4b2b      	ldr	r3, [pc, #172]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f003 020c 	and.w	r2, r3, #12
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	429a      	cmp	r2, r3
 8006092:	d1eb      	bne.n	800606c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006094:	4b25      	ldr	r3, [pc, #148]	@ (800612c <HAL_RCC_ClockConfig+0x1b8>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0307 	and.w	r3, r3, #7
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d20c      	bcs.n	80060bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060a2:	4b22      	ldr	r3, [pc, #136]	@ (800612c <HAL_RCC_ClockConfig+0x1b8>)
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	b2d2      	uxtb	r2, r2
 80060a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060aa:	4b20      	ldr	r3, [pc, #128]	@ (800612c <HAL_RCC_ClockConfig+0x1b8>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0307 	and.w	r3, r3, #7
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d001      	beq.n	80060bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e032      	b.n	8006122 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0304 	and.w	r3, r3, #4
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d008      	beq.n	80060da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060c8:	4b19      	ldr	r3, [pc, #100]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	4916      	ldr	r1, [pc, #88]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0308 	and.w	r3, r3, #8
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d009      	beq.n	80060fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060e6:	4b12      	ldr	r3, [pc, #72]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	00db      	lsls	r3, r3, #3
 80060f4:	490e      	ldr	r1, [pc, #56]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80060fa:	f000 f821 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 80060fe:	4602      	mov	r2, r0
 8006100:	4b0b      	ldr	r3, [pc, #44]	@ (8006130 <HAL_RCC_ClockConfig+0x1bc>)
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	091b      	lsrs	r3, r3, #4
 8006106:	f003 030f 	and.w	r3, r3, #15
 800610a:	490a      	ldr	r1, [pc, #40]	@ (8006134 <HAL_RCC_ClockConfig+0x1c0>)
 800610c:	5ccb      	ldrb	r3, [r1, r3]
 800610e:	fa22 f303 	lsr.w	r3, r2, r3
 8006112:	4a09      	ldr	r2, [pc, #36]	@ (8006138 <HAL_RCC_ClockConfig+0x1c4>)
 8006114:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006116:	4b09      	ldr	r3, [pc, #36]	@ (800613c <HAL_RCC_ClockConfig+0x1c8>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4618      	mov	r0, r3
 800611c:	f7fd fb48 	bl	80037b0 <HAL_InitTick>

  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3710      	adds	r7, #16
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	40023c00 	.word	0x40023c00
 8006130:	40023800 	.word	0x40023800
 8006134:	0800d75c 	.word	0x0800d75c
 8006138:	20000014 	.word	0x20000014
 800613c:	20000018 	.word	0x20000018

08006140 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006144:	b094      	sub	sp, #80	@ 0x50
 8006146:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	647b      	str	r3, [r7, #68]	@ 0x44
 800614c:	2300      	movs	r3, #0
 800614e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006150:	2300      	movs	r3, #0
 8006152:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006154:	2300      	movs	r3, #0
 8006156:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006158:	4b79      	ldr	r3, [pc, #484]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x200>)
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 030c 	and.w	r3, r3, #12
 8006160:	2b08      	cmp	r3, #8
 8006162:	d00d      	beq.n	8006180 <HAL_RCC_GetSysClockFreq+0x40>
 8006164:	2b08      	cmp	r3, #8
 8006166:	f200 80e1 	bhi.w	800632c <HAL_RCC_GetSysClockFreq+0x1ec>
 800616a:	2b00      	cmp	r3, #0
 800616c:	d002      	beq.n	8006174 <HAL_RCC_GetSysClockFreq+0x34>
 800616e:	2b04      	cmp	r3, #4
 8006170:	d003      	beq.n	800617a <HAL_RCC_GetSysClockFreq+0x3a>
 8006172:	e0db      	b.n	800632c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006174:	4b73      	ldr	r3, [pc, #460]	@ (8006344 <HAL_RCC_GetSysClockFreq+0x204>)
 8006176:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006178:	e0db      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800617a:	4b73      	ldr	r3, [pc, #460]	@ (8006348 <HAL_RCC_GetSysClockFreq+0x208>)
 800617c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800617e:	e0d8      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006180:	4b6f      	ldr	r3, [pc, #444]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x200>)
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006188:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800618a:	4b6d      	ldr	r3, [pc, #436]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x200>)
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d063      	beq.n	800625e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006196:	4b6a      	ldr	r3, [pc, #424]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x200>)
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	099b      	lsrs	r3, r3, #6
 800619c:	2200      	movs	r2, #0
 800619e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80061a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80061aa:	2300      	movs	r3, #0
 80061ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80061ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80061b2:	4622      	mov	r2, r4
 80061b4:	462b      	mov	r3, r5
 80061b6:	f04f 0000 	mov.w	r0, #0
 80061ba:	f04f 0100 	mov.w	r1, #0
 80061be:	0159      	lsls	r1, r3, #5
 80061c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061c4:	0150      	lsls	r0, r2, #5
 80061c6:	4602      	mov	r2, r0
 80061c8:	460b      	mov	r3, r1
 80061ca:	4621      	mov	r1, r4
 80061cc:	1a51      	subs	r1, r2, r1
 80061ce:	6139      	str	r1, [r7, #16]
 80061d0:	4629      	mov	r1, r5
 80061d2:	eb63 0301 	sbc.w	r3, r3, r1
 80061d6:	617b      	str	r3, [r7, #20]
 80061d8:	f04f 0200 	mov.w	r2, #0
 80061dc:	f04f 0300 	mov.w	r3, #0
 80061e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061e4:	4659      	mov	r1, fp
 80061e6:	018b      	lsls	r3, r1, #6
 80061e8:	4651      	mov	r1, sl
 80061ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061ee:	4651      	mov	r1, sl
 80061f0:	018a      	lsls	r2, r1, #6
 80061f2:	4651      	mov	r1, sl
 80061f4:	ebb2 0801 	subs.w	r8, r2, r1
 80061f8:	4659      	mov	r1, fp
 80061fa:	eb63 0901 	sbc.w	r9, r3, r1
 80061fe:	f04f 0200 	mov.w	r2, #0
 8006202:	f04f 0300 	mov.w	r3, #0
 8006206:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800620a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800620e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006212:	4690      	mov	r8, r2
 8006214:	4699      	mov	r9, r3
 8006216:	4623      	mov	r3, r4
 8006218:	eb18 0303 	adds.w	r3, r8, r3
 800621c:	60bb      	str	r3, [r7, #8]
 800621e:	462b      	mov	r3, r5
 8006220:	eb49 0303 	adc.w	r3, r9, r3
 8006224:	60fb      	str	r3, [r7, #12]
 8006226:	f04f 0200 	mov.w	r2, #0
 800622a:	f04f 0300 	mov.w	r3, #0
 800622e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006232:	4629      	mov	r1, r5
 8006234:	024b      	lsls	r3, r1, #9
 8006236:	4621      	mov	r1, r4
 8006238:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800623c:	4621      	mov	r1, r4
 800623e:	024a      	lsls	r2, r1, #9
 8006240:	4610      	mov	r0, r2
 8006242:	4619      	mov	r1, r3
 8006244:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006246:	2200      	movs	r2, #0
 8006248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800624a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800624c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006250:	f7fa fd22 	bl	8000c98 <__aeabi_uldivmod>
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	4613      	mov	r3, r2
 800625a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800625c:	e058      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800625e:	4b38      	ldr	r3, [pc, #224]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x200>)
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	099b      	lsrs	r3, r3, #6
 8006264:	2200      	movs	r2, #0
 8006266:	4618      	mov	r0, r3
 8006268:	4611      	mov	r1, r2
 800626a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800626e:	623b      	str	r3, [r7, #32]
 8006270:	2300      	movs	r3, #0
 8006272:	627b      	str	r3, [r7, #36]	@ 0x24
 8006274:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006278:	4642      	mov	r2, r8
 800627a:	464b      	mov	r3, r9
 800627c:	f04f 0000 	mov.w	r0, #0
 8006280:	f04f 0100 	mov.w	r1, #0
 8006284:	0159      	lsls	r1, r3, #5
 8006286:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800628a:	0150      	lsls	r0, r2, #5
 800628c:	4602      	mov	r2, r0
 800628e:	460b      	mov	r3, r1
 8006290:	4641      	mov	r1, r8
 8006292:	ebb2 0a01 	subs.w	sl, r2, r1
 8006296:	4649      	mov	r1, r9
 8006298:	eb63 0b01 	sbc.w	fp, r3, r1
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80062a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80062ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80062b0:	ebb2 040a 	subs.w	r4, r2, sl
 80062b4:	eb63 050b 	sbc.w	r5, r3, fp
 80062b8:	f04f 0200 	mov.w	r2, #0
 80062bc:	f04f 0300 	mov.w	r3, #0
 80062c0:	00eb      	lsls	r3, r5, #3
 80062c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062c6:	00e2      	lsls	r2, r4, #3
 80062c8:	4614      	mov	r4, r2
 80062ca:	461d      	mov	r5, r3
 80062cc:	4643      	mov	r3, r8
 80062ce:	18e3      	adds	r3, r4, r3
 80062d0:	603b      	str	r3, [r7, #0]
 80062d2:	464b      	mov	r3, r9
 80062d4:	eb45 0303 	adc.w	r3, r5, r3
 80062d8:	607b      	str	r3, [r7, #4]
 80062da:	f04f 0200 	mov.w	r2, #0
 80062de:	f04f 0300 	mov.w	r3, #0
 80062e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062e6:	4629      	mov	r1, r5
 80062e8:	028b      	lsls	r3, r1, #10
 80062ea:	4621      	mov	r1, r4
 80062ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062f0:	4621      	mov	r1, r4
 80062f2:	028a      	lsls	r2, r1, #10
 80062f4:	4610      	mov	r0, r2
 80062f6:	4619      	mov	r1, r3
 80062f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062fa:	2200      	movs	r2, #0
 80062fc:	61bb      	str	r3, [r7, #24]
 80062fe:	61fa      	str	r2, [r7, #28]
 8006300:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006304:	f7fa fcc8 	bl	8000c98 <__aeabi_uldivmod>
 8006308:	4602      	mov	r2, r0
 800630a:	460b      	mov	r3, r1
 800630c:	4613      	mov	r3, r2
 800630e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006310:	4b0b      	ldr	r3, [pc, #44]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x200>)
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	0c1b      	lsrs	r3, r3, #16
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	3301      	adds	r3, #1
 800631c:	005b      	lsls	r3, r3, #1
 800631e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006320:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006324:	fbb2 f3f3 	udiv	r3, r2, r3
 8006328:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800632a:	e002      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800632c:	4b05      	ldr	r3, [pc, #20]	@ (8006344 <HAL_RCC_GetSysClockFreq+0x204>)
 800632e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006330:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006332:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006334:	4618      	mov	r0, r3
 8006336:	3750      	adds	r7, #80	@ 0x50
 8006338:	46bd      	mov	sp, r7
 800633a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800633e:	bf00      	nop
 8006340:	40023800 	.word	0x40023800
 8006344:	00f42400 	.word	0x00f42400
 8006348:	007a1200 	.word	0x007a1200

0800634c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800634c:	b480      	push	{r7}
 800634e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006350:	4b03      	ldr	r3, [pc, #12]	@ (8006360 <HAL_RCC_GetHCLKFreq+0x14>)
 8006352:	681b      	ldr	r3, [r3, #0]
}
 8006354:	4618      	mov	r0, r3
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	20000014 	.word	0x20000014

08006364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006368:	f7ff fff0 	bl	800634c <HAL_RCC_GetHCLKFreq>
 800636c:	4602      	mov	r2, r0
 800636e:	4b05      	ldr	r3, [pc, #20]	@ (8006384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	0a9b      	lsrs	r3, r3, #10
 8006374:	f003 0307 	and.w	r3, r3, #7
 8006378:	4903      	ldr	r1, [pc, #12]	@ (8006388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800637a:	5ccb      	ldrb	r3, [r1, r3]
 800637c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006380:	4618      	mov	r0, r3
 8006382:	bd80      	pop	{r7, pc}
 8006384:	40023800 	.word	0x40023800
 8006388:	0800d76c 	.word	0x0800d76c

0800638c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006390:	f7ff ffdc 	bl	800634c <HAL_RCC_GetHCLKFreq>
 8006394:	4602      	mov	r2, r0
 8006396:	4b05      	ldr	r3, [pc, #20]	@ (80063ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	0b5b      	lsrs	r3, r3, #13
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	4903      	ldr	r1, [pc, #12]	@ (80063b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063a2:	5ccb      	ldrb	r3, [r1, r3]
 80063a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	40023800 	.word	0x40023800
 80063b0:	0800d76c 	.word	0x0800d76c

080063b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e041      	b.n	800644a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d106      	bne.n	80063e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7fc fe94 	bl	8003108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2202      	movs	r2, #2
 80063e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4619      	mov	r1, r3
 80063f2:	4610      	mov	r0, r2
 80063f4:	f000 fd88 	bl	8006f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b01      	cmp	r3, #1
 8006466:	d001      	beq.n	800646c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e044      	b.n	80064f6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2202      	movs	r2, #2
 8006470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0201 	orr.w	r2, r2, #1
 8006482:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a1e      	ldr	r2, [pc, #120]	@ (8006504 <HAL_TIM_Base_Start_IT+0xb0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d018      	beq.n	80064c0 <HAL_TIM_Base_Start_IT+0x6c>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006496:	d013      	beq.n	80064c0 <HAL_TIM_Base_Start_IT+0x6c>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a1a      	ldr	r2, [pc, #104]	@ (8006508 <HAL_TIM_Base_Start_IT+0xb4>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d00e      	beq.n	80064c0 <HAL_TIM_Base_Start_IT+0x6c>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a19      	ldr	r2, [pc, #100]	@ (800650c <HAL_TIM_Base_Start_IT+0xb8>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d009      	beq.n	80064c0 <HAL_TIM_Base_Start_IT+0x6c>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a17      	ldr	r2, [pc, #92]	@ (8006510 <HAL_TIM_Base_Start_IT+0xbc>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d004      	beq.n	80064c0 <HAL_TIM_Base_Start_IT+0x6c>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a16      	ldr	r2, [pc, #88]	@ (8006514 <HAL_TIM_Base_Start_IT+0xc0>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d111      	bne.n	80064e4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2b06      	cmp	r3, #6
 80064d0:	d010      	beq.n	80064f4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f042 0201 	orr.w	r2, r2, #1
 80064e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064e2:	e007      	b.n	80064f4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0201 	orr.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	40010000 	.word	0x40010000
 8006508:	40000400 	.word	0x40000400
 800650c:	40000800 	.word	0x40000800
 8006510:	40000c00 	.word	0x40000c00
 8006514:	40014000 	.word	0x40014000

08006518 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e041      	b.n	80065ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b00      	cmp	r3, #0
 8006534:	d106      	bne.n	8006544 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f839 	bl	80065b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2202      	movs	r2, #2
 8006548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	3304      	adds	r3, #4
 8006554:	4619      	mov	r1, r3
 8006556:	4610      	mov	r0, r2
 8006558:	f000 fcd6 	bl	8006f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3708      	adds	r7, #8
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80065be:	bf00      	nop
 80065c0:	370c      	adds	r7, #12
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
	...

080065cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d109      	bne.n	80065f0 <HAL_TIM_PWM_Start+0x24>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	bf14      	ite	ne
 80065e8:	2301      	movne	r3, #1
 80065ea:	2300      	moveq	r3, #0
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	e022      	b.n	8006636 <HAL_TIM_PWM_Start+0x6a>
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	2b04      	cmp	r3, #4
 80065f4:	d109      	bne.n	800660a <HAL_TIM_PWM_Start+0x3e>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b01      	cmp	r3, #1
 8006600:	bf14      	ite	ne
 8006602:	2301      	movne	r3, #1
 8006604:	2300      	moveq	r3, #0
 8006606:	b2db      	uxtb	r3, r3
 8006608:	e015      	b.n	8006636 <HAL_TIM_PWM_Start+0x6a>
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b08      	cmp	r3, #8
 800660e:	d109      	bne.n	8006624 <HAL_TIM_PWM_Start+0x58>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b01      	cmp	r3, #1
 800661a:	bf14      	ite	ne
 800661c:	2301      	movne	r3, #1
 800661e:	2300      	moveq	r3, #0
 8006620:	b2db      	uxtb	r3, r3
 8006622:	e008      	b.n	8006636 <HAL_TIM_PWM_Start+0x6a>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800662a:	b2db      	uxtb	r3, r3
 800662c:	2b01      	cmp	r3, #1
 800662e:	bf14      	ite	ne
 8006630:	2301      	movne	r3, #1
 8006632:	2300      	moveq	r3, #0
 8006634:	b2db      	uxtb	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e068      	b.n	8006710 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d104      	bne.n	800664e <HAL_TIM_PWM_Start+0x82>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800664c:	e013      	b.n	8006676 <HAL_TIM_PWM_Start+0xaa>
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	2b04      	cmp	r3, #4
 8006652:	d104      	bne.n	800665e <HAL_TIM_PWM_Start+0x92>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2202      	movs	r2, #2
 8006658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800665c:	e00b      	b.n	8006676 <HAL_TIM_PWM_Start+0xaa>
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	2b08      	cmp	r3, #8
 8006662:	d104      	bne.n	800666e <HAL_TIM_PWM_Start+0xa2>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800666c:	e003      	b.n	8006676 <HAL_TIM_PWM_Start+0xaa>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2202      	movs	r2, #2
 8006672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2201      	movs	r2, #1
 800667c:	6839      	ldr	r1, [r7, #0]
 800667e:	4618      	mov	r0, r3
 8006680:	f000 fee8 	bl	8007454 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a23      	ldr	r2, [pc, #140]	@ (8006718 <HAL_TIM_PWM_Start+0x14c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d107      	bne.n	800669e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800669c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006718 <HAL_TIM_PWM_Start+0x14c>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d018      	beq.n	80066da <HAL_TIM_PWM_Start+0x10e>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066b0:	d013      	beq.n	80066da <HAL_TIM_PWM_Start+0x10e>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a19      	ldr	r2, [pc, #100]	@ (800671c <HAL_TIM_PWM_Start+0x150>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d00e      	beq.n	80066da <HAL_TIM_PWM_Start+0x10e>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a17      	ldr	r2, [pc, #92]	@ (8006720 <HAL_TIM_PWM_Start+0x154>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d009      	beq.n	80066da <HAL_TIM_PWM_Start+0x10e>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a16      	ldr	r2, [pc, #88]	@ (8006724 <HAL_TIM_PWM_Start+0x158>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d004      	beq.n	80066da <HAL_TIM_PWM_Start+0x10e>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a14      	ldr	r2, [pc, #80]	@ (8006728 <HAL_TIM_PWM_Start+0x15c>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d111      	bne.n	80066fe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f003 0307 	and.w	r3, r3, #7
 80066e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2b06      	cmp	r3, #6
 80066ea:	d010      	beq.n	800670e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f042 0201 	orr.w	r2, r2, #1
 80066fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066fc:	e007      	b.n	800670e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f042 0201 	orr.w	r2, r2, #1
 800670c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	40010000 	.word	0x40010000
 800671c:	40000400 	.word	0x40000400
 8006720:	40000800 	.word	0x40000800
 8006724:	40000c00 	.word	0x40000c00
 8006728:	40014000 	.word	0x40014000

0800672c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b086      	sub	sp, #24
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d101      	bne.n	8006740 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e097      	b.n	8006870 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006746:	b2db      	uxtb	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d106      	bne.n	800675a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f7fc fd3b 	bl	80031d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2202      	movs	r2, #2
 800675e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	6812      	ldr	r2, [r2, #0]
 800676c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006770:	f023 0307 	bic.w	r3, r3, #7
 8006774:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	3304      	adds	r3, #4
 800677e:	4619      	mov	r1, r3
 8006780:	4610      	mov	r0, r2
 8006782:	f000 fbc1 	bl	8006f08 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067ae:	f023 0303 	bic.w	r3, r3, #3
 80067b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	689a      	ldr	r2, [r3, #8]
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	021b      	lsls	r3, r3, #8
 80067be:	4313      	orrs	r3, r2
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80067cc:	f023 030c 	bic.w	r3, r3, #12
 80067d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	68da      	ldr	r2, [r3, #12]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	021b      	lsls	r3, r3, #8
 80067e8:	4313      	orrs	r3, r2
 80067ea:	693a      	ldr	r2, [r7, #16]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	011a      	lsls	r2, r3, #4
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	031b      	lsls	r3, r3, #12
 80067fc:	4313      	orrs	r3, r2
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	4313      	orrs	r3, r2
 8006802:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800680a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006812:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	685a      	ldr	r2, [r3, #4]
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	695b      	ldr	r3, [r3, #20]
 800681c:	011b      	lsls	r3, r3, #4
 800681e:	4313      	orrs	r3, r2
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	4313      	orrs	r3, r2
 8006824:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800686e:	2300      	movs	r3, #0
}
 8006870:	4618      	mov	r0, r3
 8006872:	3718      	adds	r7, #24
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006888:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006890:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006898:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80068a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d110      	bne.n	80068ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d102      	bne.n	80068b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80068ae:	7b7b      	ldrb	r3, [r7, #13]
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d001      	beq.n	80068b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e069      	b.n	800698c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2202      	movs	r2, #2
 80068bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2202      	movs	r2, #2
 80068c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068c8:	e031      	b.n	800692e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b04      	cmp	r3, #4
 80068ce:	d110      	bne.n	80068f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80068d0:	7bbb      	ldrb	r3, [r7, #14]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d102      	bne.n	80068dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80068d6:	7b3b      	ldrb	r3, [r7, #12]
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d001      	beq.n	80068e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e055      	b.n	800698c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2202      	movs	r2, #2
 80068ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068f0:	e01d      	b.n	800692e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068f2:	7bfb      	ldrb	r3, [r7, #15]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d108      	bne.n	800690a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80068f8:	7bbb      	ldrb	r3, [r7, #14]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d105      	bne.n	800690a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068fe:	7b7b      	ldrb	r3, [r7, #13]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d102      	bne.n	800690a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006904:	7b3b      	ldrb	r3, [r7, #12]
 8006906:	2b01      	cmp	r3, #1
 8006908:	d001      	beq.n	800690e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	e03e      	b.n	800698c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2202      	movs	r2, #2
 8006912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2202      	movs	r2, #2
 800691a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2202      	movs	r2, #2
 8006922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2202      	movs	r2, #2
 800692a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d003      	beq.n	800693c <HAL_TIM_Encoder_Start+0xc4>
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	2b04      	cmp	r3, #4
 8006938:	d008      	beq.n	800694c <HAL_TIM_Encoder_Start+0xd4>
 800693a:	e00f      	b.n	800695c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2201      	movs	r2, #1
 8006942:	2100      	movs	r1, #0
 8006944:	4618      	mov	r0, r3
 8006946:	f000 fd85 	bl	8007454 <TIM_CCxChannelCmd>
      break;
 800694a:	e016      	b.n	800697a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2201      	movs	r2, #1
 8006952:	2104      	movs	r1, #4
 8006954:	4618      	mov	r0, r3
 8006956:	f000 fd7d 	bl	8007454 <TIM_CCxChannelCmd>
      break;
 800695a:	e00e      	b.n	800697a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2201      	movs	r2, #1
 8006962:	2100      	movs	r1, #0
 8006964:	4618      	mov	r0, r3
 8006966:	f000 fd75 	bl	8007454 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2201      	movs	r2, #1
 8006970:	2104      	movs	r1, #4
 8006972:	4618      	mov	r0, r3
 8006974:	f000 fd6e 	bl	8007454 <TIM_CCxChannelCmd>
      break;
 8006978:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f042 0201 	orr.w	r2, r2, #1
 8006988:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	f003 0302 	and.w	r3, r3, #2
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d122      	bne.n	80069f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	f003 0302 	and.w	r3, r3, #2
 80069b4:	2b02      	cmp	r3, #2
 80069b6:	d11b      	bne.n	80069f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f06f 0202 	mvn.w	r2, #2
 80069c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	699b      	ldr	r3, [r3, #24]
 80069ce:	f003 0303 	and.w	r3, r3, #3
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d003      	beq.n	80069de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fa77 	bl	8006eca <HAL_TIM_IC_CaptureCallback>
 80069dc:	e005      	b.n	80069ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fa69 	bl	8006eb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fa7a 	bl	8006ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	691b      	ldr	r3, [r3, #16]
 80069f6:	f003 0304 	and.w	r3, r3, #4
 80069fa:	2b04      	cmp	r3, #4
 80069fc:	d122      	bne.n	8006a44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	f003 0304 	and.w	r3, r3, #4
 8006a08:	2b04      	cmp	r3, #4
 8006a0a:	d11b      	bne.n	8006a44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f06f 0204 	mvn.w	r2, #4
 8006a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2202      	movs	r2, #2
 8006a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	699b      	ldr	r3, [r3, #24]
 8006a22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 fa4d 	bl	8006eca <HAL_TIM_IC_CaptureCallback>
 8006a30:	e005      	b.n	8006a3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fa3f 	bl	8006eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fa50 	bl	8006ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	f003 0308 	and.w	r3, r3, #8
 8006a4e:	2b08      	cmp	r3, #8
 8006a50:	d122      	bne.n	8006a98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	f003 0308 	and.w	r3, r3, #8
 8006a5c:	2b08      	cmp	r3, #8
 8006a5e:	d11b      	bne.n	8006a98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f06f 0208 	mvn.w	r2, #8
 8006a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2204      	movs	r2, #4
 8006a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	f003 0303 	and.w	r3, r3, #3
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d003      	beq.n	8006a86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 fa23 	bl	8006eca <HAL_TIM_IC_CaptureCallback>
 8006a84:	e005      	b.n	8006a92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 fa15 	bl	8006eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 fa26 	bl	8006ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	f003 0310 	and.w	r3, r3, #16
 8006aa2:	2b10      	cmp	r3, #16
 8006aa4:	d122      	bne.n	8006aec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	f003 0310 	and.w	r3, r3, #16
 8006ab0:	2b10      	cmp	r3, #16
 8006ab2:	d11b      	bne.n	8006aec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f06f 0210 	mvn.w	r2, #16
 8006abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2208      	movs	r2, #8
 8006ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d003      	beq.n	8006ada <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f9f9 	bl	8006eca <HAL_TIM_IC_CaptureCallback>
 8006ad8:	e005      	b.n	8006ae6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 f9eb 	bl	8006eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 f9fc 	bl	8006ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d10e      	bne.n	8006b18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d107      	bne.n	8006b18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f06f 0201 	mvn.w	r2, #1
 8006b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f7fb ff54 	bl	80029c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b22:	2b80      	cmp	r3, #128	@ 0x80
 8006b24:	d10e      	bne.n	8006b44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b30:	2b80      	cmp	r3, #128	@ 0x80
 8006b32:	d107      	bne.n	8006b44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 fd78 	bl	8007634 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b4e:	2b40      	cmp	r3, #64	@ 0x40
 8006b50:	d10e      	bne.n	8006b70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b5c:	2b40      	cmp	r3, #64	@ 0x40
 8006b5e:	d107      	bne.n	8006b70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f9c1 	bl	8006ef2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	f003 0320 	and.w	r3, r3, #32
 8006b7a:	2b20      	cmp	r3, #32
 8006b7c:	d10e      	bne.n	8006b9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	f003 0320 	and.w	r3, r3, #32
 8006b88:	2b20      	cmp	r3, #32
 8006b8a:	d107      	bne.n	8006b9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f06f 0220 	mvn.w	r2, #32
 8006b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 fd42 	bl	8007620 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b9c:	bf00      	nop
 8006b9e:	3708      	adds	r7, #8
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b086      	sub	sp, #24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d101      	bne.n	8006bc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bbe:	2302      	movs	r3, #2
 8006bc0:	e0ae      	b.n	8006d20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2b0c      	cmp	r3, #12
 8006bce:	f200 809f 	bhi.w	8006d10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006c0d 	.word	0x08006c0d
 8006bdc:	08006d11 	.word	0x08006d11
 8006be0:	08006d11 	.word	0x08006d11
 8006be4:	08006d11 	.word	0x08006d11
 8006be8:	08006c4d 	.word	0x08006c4d
 8006bec:	08006d11 	.word	0x08006d11
 8006bf0:	08006d11 	.word	0x08006d11
 8006bf4:	08006d11 	.word	0x08006d11
 8006bf8:	08006c8f 	.word	0x08006c8f
 8006bfc:	08006d11 	.word	0x08006d11
 8006c00:	08006d11 	.word	0x08006d11
 8006c04:	08006d11 	.word	0x08006d11
 8006c08:	08006ccf 	.word	0x08006ccf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68b9      	ldr	r1, [r7, #8]
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 f9f8 	bl	8007008 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	699a      	ldr	r2, [r3, #24]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f042 0208 	orr.w	r2, r2, #8
 8006c26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	699a      	ldr	r2, [r3, #24]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0204 	bic.w	r2, r2, #4
 8006c36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	6999      	ldr	r1, [r3, #24]
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	691a      	ldr	r2, [r3, #16]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	619a      	str	r2, [r3, #24]
      break;
 8006c4a:	e064      	b.n	8006d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68b9      	ldr	r1, [r7, #8]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 fa3e 	bl	80070d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	699a      	ldr	r2, [r3, #24]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	699a      	ldr	r2, [r3, #24]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6999      	ldr	r1, [r3, #24]
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	021a      	lsls	r2, r3, #8
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	619a      	str	r2, [r3, #24]
      break;
 8006c8c:	e043      	b.n	8006d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68b9      	ldr	r1, [r7, #8]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f000 fa89 	bl	80071ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	69da      	ldr	r2, [r3, #28]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f042 0208 	orr.w	r2, r2, #8
 8006ca8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	69da      	ldr	r2, [r3, #28]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0204 	bic.w	r2, r2, #4
 8006cb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	69d9      	ldr	r1, [r3, #28]
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	691a      	ldr	r2, [r3, #16]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	430a      	orrs	r2, r1
 8006cca:	61da      	str	r2, [r3, #28]
      break;
 8006ccc:	e023      	b.n	8006d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68b9      	ldr	r1, [r7, #8]
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f000 fad3 	bl	8007280 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69da      	ldr	r2, [r3, #28]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	69da      	ldr	r2, [r3, #28]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	69d9      	ldr	r1, [r3, #28]
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	021a      	lsls	r2, r3, #8
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	430a      	orrs	r2, r1
 8006d0c:	61da      	str	r2, [r3, #28]
      break;
 8006d0e:	e002      	b.n	8006d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	75fb      	strb	r3, [r7, #23]
      break;
 8006d14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3718      	adds	r7, #24
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d101      	bne.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c>
 8006d40:	2302      	movs	r3, #2
 8006d42:	e0b4      	b.n	8006eae <HAL_TIM_ConfigClockSource+0x186>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006d62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d7c:	d03e      	beq.n	8006dfc <HAL_TIM_ConfigClockSource+0xd4>
 8006d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d82:	f200 8087 	bhi.w	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d8a:	f000 8086 	beq.w	8006e9a <HAL_TIM_ConfigClockSource+0x172>
 8006d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d92:	d87f      	bhi.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006d94:	2b70      	cmp	r3, #112	@ 0x70
 8006d96:	d01a      	beq.n	8006dce <HAL_TIM_ConfigClockSource+0xa6>
 8006d98:	2b70      	cmp	r3, #112	@ 0x70
 8006d9a:	d87b      	bhi.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006d9c:	2b60      	cmp	r3, #96	@ 0x60
 8006d9e:	d050      	beq.n	8006e42 <HAL_TIM_ConfigClockSource+0x11a>
 8006da0:	2b60      	cmp	r3, #96	@ 0x60
 8006da2:	d877      	bhi.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006da4:	2b50      	cmp	r3, #80	@ 0x50
 8006da6:	d03c      	beq.n	8006e22 <HAL_TIM_ConfigClockSource+0xfa>
 8006da8:	2b50      	cmp	r3, #80	@ 0x50
 8006daa:	d873      	bhi.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006dac:	2b40      	cmp	r3, #64	@ 0x40
 8006dae:	d058      	beq.n	8006e62 <HAL_TIM_ConfigClockSource+0x13a>
 8006db0:	2b40      	cmp	r3, #64	@ 0x40
 8006db2:	d86f      	bhi.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006db4:	2b30      	cmp	r3, #48	@ 0x30
 8006db6:	d064      	beq.n	8006e82 <HAL_TIM_ConfigClockSource+0x15a>
 8006db8:	2b30      	cmp	r3, #48	@ 0x30
 8006dba:	d86b      	bhi.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006dbc:	2b20      	cmp	r3, #32
 8006dbe:	d060      	beq.n	8006e82 <HAL_TIM_ConfigClockSource+0x15a>
 8006dc0:	2b20      	cmp	r3, #32
 8006dc2:	d867      	bhi.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d05c      	beq.n	8006e82 <HAL_TIM_ConfigClockSource+0x15a>
 8006dc8:	2b10      	cmp	r3, #16
 8006dca:	d05a      	beq.n	8006e82 <HAL_TIM_ConfigClockSource+0x15a>
 8006dcc:	e062      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6818      	ldr	r0, [r3, #0]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	6899      	ldr	r1, [r3, #8]
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	685a      	ldr	r2, [r3, #4]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	f000 fb19 	bl	8007414 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006df0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68ba      	ldr	r2, [r7, #8]
 8006df8:	609a      	str	r2, [r3, #8]
      break;
 8006dfa:	e04f      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6818      	ldr	r0, [r3, #0]
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	6899      	ldr	r1, [r3, #8]
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	f000 fb02 	bl	8007414 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689a      	ldr	r2, [r3, #8]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e1e:	609a      	str	r2, [r3, #8]
      break;
 8006e20:	e03c      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6818      	ldr	r0, [r3, #0]
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	6859      	ldr	r1, [r3, #4]
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	f000 fa76 	bl	8007320 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2150      	movs	r1, #80	@ 0x50
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f000 facf 	bl	80073de <TIM_ITRx_SetConfig>
      break;
 8006e40:	e02c      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6818      	ldr	r0, [r3, #0]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	6859      	ldr	r1, [r3, #4]
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f000 fa95 	bl	800737e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2160      	movs	r1, #96	@ 0x60
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f000 fabf 	bl	80073de <TIM_ITRx_SetConfig>
      break;
 8006e60:	e01c      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6818      	ldr	r0, [r3, #0]
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	6859      	ldr	r1, [r3, #4]
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	461a      	mov	r2, r3
 8006e70:	f000 fa56 	bl	8007320 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2140      	movs	r1, #64	@ 0x40
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 faaf 	bl	80073de <TIM_ITRx_SetConfig>
      break;
 8006e80:	e00c      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	f000 faa6 	bl	80073de <TIM_ITRx_SetConfig>
      break;
 8006e92:	e003      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	73fb      	strb	r3, [r7, #15]
      break;
 8006e98:	e000      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}

08006eb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b083      	sub	sp, #12
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ebe:	bf00      	nop
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b083      	sub	sp, #12
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ed2:	bf00      	nop
 8006ed4:	370c      	adds	r7, #12
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr

08006ede <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b083      	sub	sp, #12
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ee6:	bf00      	nop
 8006ee8:	370c      	adds	r7, #12
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr

08006ef2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b083      	sub	sp, #12
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006efa:	bf00      	nop
 8006efc:	370c      	adds	r7, #12
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
	...

08006f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4a34      	ldr	r2, [pc, #208]	@ (8006fec <TIM_Base_SetConfig+0xe4>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d00f      	beq.n	8006f40 <TIM_Base_SetConfig+0x38>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f26:	d00b      	beq.n	8006f40 <TIM_Base_SetConfig+0x38>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4a31      	ldr	r2, [pc, #196]	@ (8006ff0 <TIM_Base_SetConfig+0xe8>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d007      	beq.n	8006f40 <TIM_Base_SetConfig+0x38>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4a30      	ldr	r2, [pc, #192]	@ (8006ff4 <TIM_Base_SetConfig+0xec>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d003      	beq.n	8006f40 <TIM_Base_SetConfig+0x38>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	4a2f      	ldr	r2, [pc, #188]	@ (8006ff8 <TIM_Base_SetConfig+0xf0>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d108      	bne.n	8006f52 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a25      	ldr	r2, [pc, #148]	@ (8006fec <TIM_Base_SetConfig+0xe4>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d01b      	beq.n	8006f92 <TIM_Base_SetConfig+0x8a>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f60:	d017      	beq.n	8006f92 <TIM_Base_SetConfig+0x8a>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a22      	ldr	r2, [pc, #136]	@ (8006ff0 <TIM_Base_SetConfig+0xe8>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d013      	beq.n	8006f92 <TIM_Base_SetConfig+0x8a>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a21      	ldr	r2, [pc, #132]	@ (8006ff4 <TIM_Base_SetConfig+0xec>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d00f      	beq.n	8006f92 <TIM_Base_SetConfig+0x8a>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a20      	ldr	r2, [pc, #128]	@ (8006ff8 <TIM_Base_SetConfig+0xf0>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d00b      	beq.n	8006f92 <TIM_Base_SetConfig+0x8a>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8006ffc <TIM_Base_SetConfig+0xf4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d007      	beq.n	8006f92 <TIM_Base_SetConfig+0x8a>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a1e      	ldr	r2, [pc, #120]	@ (8007000 <TIM_Base_SetConfig+0xf8>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d003      	beq.n	8006f92 <TIM_Base_SetConfig+0x8a>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8007004 <TIM_Base_SetConfig+0xfc>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d108      	bne.n	8006fa4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	689a      	ldr	r2, [r3, #8]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a08      	ldr	r2, [pc, #32]	@ (8006fec <TIM_Base_SetConfig+0xe4>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d103      	bne.n	8006fd8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	691a      	ldr	r2, [r3, #16]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	615a      	str	r2, [r3, #20]
}
 8006fde:	bf00      	nop
 8006fe0:	3714      	adds	r7, #20
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr
 8006fea:	bf00      	nop
 8006fec:	40010000 	.word	0x40010000
 8006ff0:	40000400 	.word	0x40000400
 8006ff4:	40000800 	.word	0x40000800
 8006ff8:	40000c00 	.word	0x40000c00
 8006ffc:	40014000 	.word	0x40014000
 8007000:	40014400 	.word	0x40014400
 8007004:	40014800 	.word	0x40014800

08007008 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007008:	b480      	push	{r7}
 800700a:	b087      	sub	sp, #28
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	f023 0201 	bic.w	r2, r3, #1
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a1b      	ldr	r3, [r3, #32]
 8007022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	699b      	ldr	r3, [r3, #24]
 800702e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f023 0303 	bic.w	r3, r3, #3
 800703e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	4313      	orrs	r3, r2
 8007048:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	f023 0302 	bic.w	r3, r3, #2
 8007050:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	4313      	orrs	r3, r2
 800705a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a1c      	ldr	r2, [pc, #112]	@ (80070d0 <TIM_OC1_SetConfig+0xc8>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d10c      	bne.n	800707e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	f023 0308 	bic.w	r3, r3, #8
 800706a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	4313      	orrs	r3, r2
 8007074:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	f023 0304 	bic.w	r3, r3, #4
 800707c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a13      	ldr	r2, [pc, #76]	@ (80070d0 <TIM_OC1_SetConfig+0xc8>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d111      	bne.n	80070aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800708c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	693a      	ldr	r2, [r7, #16]
 800709c:	4313      	orrs	r3, r2
 800709e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	693a      	ldr	r2, [r7, #16]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	621a      	str	r2, [r3, #32]
}
 80070c4:	bf00      	nop
 80070c6:	371c      	adds	r7, #28
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	40010000 	.word	0x40010000

080070d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b087      	sub	sp, #28
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	f023 0210 	bic.w	r2, r3, #16
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a1b      	ldr	r3, [r3, #32]
 80070ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800710a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	021b      	lsls	r3, r3, #8
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	4313      	orrs	r3, r2
 8007116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	f023 0320 	bic.w	r3, r3, #32
 800711e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	011b      	lsls	r3, r3, #4
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	4313      	orrs	r3, r2
 800712a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a1e      	ldr	r2, [pc, #120]	@ (80071a8 <TIM_OC2_SetConfig+0xd4>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d10d      	bne.n	8007150 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800713a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	697a      	ldr	r2, [r7, #20]
 8007144:	4313      	orrs	r3, r2
 8007146:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800714e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a15      	ldr	r2, [pc, #84]	@ (80071a8 <TIM_OC2_SetConfig+0xd4>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d113      	bne.n	8007180 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800715e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007166:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	695b      	ldr	r3, [r3, #20]
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	4313      	orrs	r3, r2
 8007172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	4313      	orrs	r3, r2
 800717e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	697a      	ldr	r2, [r7, #20]
 8007198:	621a      	str	r2, [r3, #32]
}
 800719a:	bf00      	nop
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	40010000 	.word	0x40010000

080071ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b087      	sub	sp, #28
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a1b      	ldr	r3, [r3, #32]
 80071ba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	69db      	ldr	r3, [r3, #28]
 80071d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f023 0303 	bic.w	r3, r3, #3
 80071e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80071f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	021b      	lsls	r3, r3, #8
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	4313      	orrs	r3, r2
 8007200:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a1d      	ldr	r2, [pc, #116]	@ (800727c <TIM_OC3_SetConfig+0xd0>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d10d      	bne.n	8007226 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007210:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	021b      	lsls	r3, r3, #8
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	4313      	orrs	r3, r2
 800721c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007224:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a14      	ldr	r2, [pc, #80]	@ (800727c <TIM_OC3_SetConfig+0xd0>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d113      	bne.n	8007256 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007234:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800723c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	011b      	lsls	r3, r3, #4
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	4313      	orrs	r3, r2
 8007248:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	699b      	ldr	r3, [r3, #24]
 800724e:	011b      	lsls	r3, r3, #4
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	4313      	orrs	r3, r2
 8007254:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	693a      	ldr	r2, [r7, #16]
 800725a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	685a      	ldr	r2, [r3, #4]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	697a      	ldr	r2, [r7, #20]
 800726e:	621a      	str	r2, [r3, #32]
}
 8007270:	bf00      	nop
 8007272:	371c      	adds	r7, #28
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr
 800727c:	40010000 	.word	0x40010000

08007280 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007280:	b480      	push	{r7}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	69db      	ldr	r3, [r3, #28]
 80072a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	021b      	lsls	r3, r3, #8
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80072ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	031b      	lsls	r3, r3, #12
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a10      	ldr	r2, [pc, #64]	@ (800731c <TIM_OC4_SetConfig+0x9c>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d109      	bne.n	80072f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	695b      	ldr	r3, [r3, #20]
 80072ec:	019b      	lsls	r3, r3, #6
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	697a      	ldr	r2, [r7, #20]
 80072f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	685a      	ldr	r2, [r3, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	621a      	str	r2, [r3, #32]
}
 800730e:	bf00      	nop
 8007310:	371c      	adds	r7, #28
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	40010000 	.word	0x40010000

08007320 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007320:	b480      	push	{r7}
 8007322:	b087      	sub	sp, #28
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6a1b      	ldr	r3, [r3, #32]
 8007330:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6a1b      	ldr	r3, [r3, #32]
 8007336:	f023 0201 	bic.w	r2, r3, #1
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800734a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	011b      	lsls	r3, r3, #4
 8007350:	693a      	ldr	r2, [r7, #16]
 8007352:	4313      	orrs	r3, r2
 8007354:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f023 030a 	bic.w	r3, r3, #10
 800735c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	4313      	orrs	r3, r2
 8007364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	697a      	ldr	r2, [r7, #20]
 8007370:	621a      	str	r2, [r3, #32]
}
 8007372:	bf00      	nop
 8007374:	371c      	adds	r7, #28
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800737e:	b480      	push	{r7}
 8007380:	b087      	sub	sp, #28
 8007382:	af00      	add	r7, sp, #0
 8007384:	60f8      	str	r0, [r7, #12]
 8007386:	60b9      	str	r1, [r7, #8]
 8007388:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	f023 0210 	bic.w	r2, r3, #16
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6a1b      	ldr	r3, [r3, #32]
 80073a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	031b      	lsls	r3, r3, #12
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	011b      	lsls	r3, r3, #4
 80073c0:	693a      	ldr	r2, [r7, #16]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	697a      	ldr	r2, [r7, #20]
 80073ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	621a      	str	r2, [r3, #32]
}
 80073d2:	bf00      	nop
 80073d4:	371c      	adds	r7, #28
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073de:	b480      	push	{r7}
 80073e0:	b085      	sub	sp, #20
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
 80073e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073f6:	683a      	ldr	r2, [r7, #0]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	f043 0307 	orr.w	r3, r3, #7
 8007400:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	609a      	str	r2, [r3, #8]
}
 8007408:	bf00      	nop
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007414:	b480      	push	{r7}
 8007416:	b087      	sub	sp, #28
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
 8007420:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800742e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	021a      	lsls	r2, r3, #8
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	431a      	orrs	r2, r3
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	4313      	orrs	r3, r2
 800743c:	697a      	ldr	r2, [r7, #20]
 800743e:	4313      	orrs	r3, r2
 8007440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	697a      	ldr	r2, [r7, #20]
 8007446:	609a      	str	r2, [r3, #8]
}
 8007448:	bf00      	nop
 800744a:	371c      	adds	r7, #28
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007454:	b480      	push	{r7}
 8007456:	b087      	sub	sp, #28
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	f003 031f 	and.w	r3, r3, #31
 8007466:	2201      	movs	r2, #1
 8007468:	fa02 f303 	lsl.w	r3, r2, r3
 800746c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6a1a      	ldr	r2, [r3, #32]
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	43db      	mvns	r3, r3
 8007476:	401a      	ands	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6a1a      	ldr	r2, [r3, #32]
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	f003 031f 	and.w	r3, r3, #31
 8007486:	6879      	ldr	r1, [r7, #4]
 8007488:	fa01 f303 	lsl.w	r3, r1, r3
 800748c:	431a      	orrs	r2, r3
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	621a      	str	r2, [r3, #32]
}
 8007492:	bf00      	nop
 8007494:	371c      	adds	r7, #28
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
	...

080074a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d101      	bne.n	80074b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074b4:	2302      	movs	r3, #2
 80074b6:	e050      	b.n	800755a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68fa      	ldr	r2, [r7, #12]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a1c      	ldr	r2, [pc, #112]	@ (8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d018      	beq.n	800752e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007504:	d013      	beq.n	800752e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a18      	ldr	r2, [pc, #96]	@ (800756c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d00e      	beq.n	800752e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a16      	ldr	r2, [pc, #88]	@ (8007570 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d009      	beq.n	800752e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a15      	ldr	r2, [pc, #84]	@ (8007574 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d004      	beq.n	800752e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a13      	ldr	r2, [pc, #76]	@ (8007578 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d10c      	bne.n	8007548 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007534:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	68ba      	ldr	r2, [r7, #8]
 800753c:	4313      	orrs	r3, r2
 800753e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3714      	adds	r7, #20
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	40010000 	.word	0x40010000
 800756c:	40000400 	.word	0x40000400
 8007570:	40000800 	.word	0x40000800
 8007574:	40000c00 	.word	0x40000c00
 8007578:	40014000 	.word	0x40014000

0800757c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007586:	2300      	movs	r3, #0
 8007588:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007590:	2b01      	cmp	r3, #1
 8007592:	d101      	bne.n	8007598 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007594:	2302      	movs	r3, #2
 8007596:	e03d      	b.n	8007614 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	4313      	orrs	r3, r2
 80075ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	69db      	ldr	r3, [r3, #28]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007612:	2300      	movs	r3, #0
}
 8007614:	4618      	mov	r0, r3
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007620:	b480      	push	{r7}
 8007622:	b083      	sub	sp, #12
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007628:	bf00      	nop
 800762a:	370c      	adds	r7, #12
 800762c:	46bd      	mov	sp, r7
 800762e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007632:	4770      	bx	lr

08007634 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e03f      	b.n	80076da <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d106      	bne.n	8007674 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f7fb fe58 	bl	8003324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2224      	movs	r2, #36	@ 0x24
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68da      	ldr	r2, [r3, #12]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800768a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f000 ff9b 	bl	80085c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	691a      	ldr	r2, [r3, #16]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	695a      	ldr	r2, [r3, #20]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	68da      	ldr	r2, [r3, #12]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2220      	movs	r2, #32
 80076cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2220      	movs	r2, #32
 80076d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3708      	adds	r7, #8
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b08a      	sub	sp, #40	@ 0x28
 80076e6:	af02      	add	r7, sp, #8
 80076e8:	60f8      	str	r0, [r7, #12]
 80076ea:	60b9      	str	r1, [r7, #8]
 80076ec:	603b      	str	r3, [r7, #0]
 80076ee:	4613      	mov	r3, r2
 80076f0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80076f2:	2300      	movs	r3, #0
 80076f4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	2b20      	cmp	r3, #32
 8007700:	d17c      	bne.n	80077fc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d002      	beq.n	800770e <HAL_UART_Transmit+0x2c>
 8007708:	88fb      	ldrh	r3, [r7, #6]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d101      	bne.n	8007712 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e075      	b.n	80077fe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007718:	2b01      	cmp	r3, #1
 800771a:	d101      	bne.n	8007720 <HAL_UART_Transmit+0x3e>
 800771c:	2302      	movs	r3, #2
 800771e:	e06e      	b.n	80077fe <HAL_UART_Transmit+0x11c>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2200      	movs	r2, #0
 800772c:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2221      	movs	r2, #33	@ 0x21
 8007732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007736:	f7fc f87f 	bl	8003838 <HAL_GetTick>
 800773a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	88fa      	ldrh	r2, [r7, #6]
 8007740:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	88fa      	ldrh	r2, [r7, #6]
 8007746:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007750:	d108      	bne.n	8007764 <HAL_UART_Transmit+0x82>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d104      	bne.n	8007764 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800775a:	2300      	movs	r3, #0
 800775c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	61bb      	str	r3, [r7, #24]
 8007762:	e003      	b.n	800776c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007768:	2300      	movs	r3, #0
 800776a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007774:	e02a      	b.n	80077cc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	9300      	str	r3, [sp, #0]
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	2200      	movs	r2, #0
 800777e:	2180      	movs	r1, #128	@ 0x80
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f000 fc53 	bl	800802c <UART_WaitOnFlagUntilTimeout>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d001      	beq.n	8007790 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800778c:	2303      	movs	r3, #3
 800778e:	e036      	b.n	80077fe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d10b      	bne.n	80077ae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	881b      	ldrh	r3, [r3, #0]
 800779a:	461a      	mov	r2, r3
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	3302      	adds	r3, #2
 80077aa:	61bb      	str	r3, [r7, #24]
 80077ac:	e007      	b.n	80077be <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	781a      	ldrb	r2, [r3, #0]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	3301      	adds	r3, #1
 80077bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	3b01      	subs	r3, #1
 80077c6:	b29a      	uxth	r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1cf      	bne.n	8007776 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	9300      	str	r3, [sp, #0]
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	2200      	movs	r2, #0
 80077de:	2140      	movs	r1, #64	@ 0x40
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 fc23 	bl	800802c <UART_WaitOnFlagUntilTimeout>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d001      	beq.n	80077f0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e006      	b.n	80077fe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2220      	movs	r2, #32
 80077f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80077f8:	2300      	movs	r3, #0
 80077fa:	e000      	b.n	80077fe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80077fc:	2302      	movs	r3, #2
  }
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3720      	adds	r7, #32
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}

08007806 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007806:	b580      	push	{r7, lr}
 8007808:	b08c      	sub	sp, #48	@ 0x30
 800780a:	af00      	add	r7, sp, #0
 800780c:	60f8      	str	r0, [r7, #12]
 800780e:	60b9      	str	r1, [r7, #8]
 8007810:	4613      	mov	r3, r2
 8007812:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b20      	cmp	r3, #32
 800781e:	d152      	bne.n	80078c6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d002      	beq.n	800782c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007826:	88fb      	ldrh	r3, [r7, #6]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d101      	bne.n	8007830 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e04b      	b.n	80078c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007836:	2b01      	cmp	r3, #1
 8007838:	d101      	bne.n	800783e <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800783a:	2302      	movs	r3, #2
 800783c:	e044      	b.n	80078c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2201      	movs	r2, #1
 8007842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2201      	movs	r2, #1
 800784a:	631a      	str	r2, [r3, #48]	@ 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800784c:	88fb      	ldrh	r3, [r7, #6]
 800784e:	461a      	mov	r2, r3
 8007850:	68b9      	ldr	r1, [r7, #8]
 8007852:	68f8      	ldr	r0, [r7, #12]
 8007854:	f000 fc58 	bl	8008108 <UART_Start_Receive_DMA>
 8007858:	4603      	mov	r3, r0
 800785a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800785e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007862:	2b00      	cmp	r3, #0
 8007864:	d12c      	bne.n	80078c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800786a:	2b01      	cmp	r3, #1
 800786c:	d125      	bne.n	80078ba <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800786e:	2300      	movs	r3, #0
 8007870:	613b      	str	r3, [r7, #16]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	613b      	str	r3, [r7, #16]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	613b      	str	r3, [r7, #16]
 8007882:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	330c      	adds	r3, #12
 800788a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	e853 3f00 	ldrex	r3, [r3]
 8007892:	617b      	str	r3, [r7, #20]
   return(result);
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	f043 0310 	orr.w	r3, r3, #16
 800789a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	330c      	adds	r3, #12
 80078a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80078a6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a8:	6a39      	ldr	r1, [r7, #32]
 80078aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078ac:	e841 2300 	strex	r3, r2, [r1]
 80078b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1e5      	bne.n	8007884 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80078b8:	e002      	b.n	80078c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80078c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078c4:	e000      	b.n	80078c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80078c6:	2302      	movs	r3, #2
  }
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3730      	adds	r7, #48	@ 0x30
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b0ba      	sub	sp, #232	@ 0xe8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80078fc:	2300      	movs	r3, #0
 80078fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007906:	f003 030f 	and.w	r3, r3, #15
 800790a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800790e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007912:	2b00      	cmp	r3, #0
 8007914:	d10f      	bne.n	8007936 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800791a:	f003 0320 	and.w	r3, r3, #32
 800791e:	2b00      	cmp	r3, #0
 8007920:	d009      	beq.n	8007936 <HAL_UART_IRQHandler+0x66>
 8007922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007926:	f003 0320 	and.w	r3, r3, #32
 800792a:	2b00      	cmp	r3, #0
 800792c:	d003      	beq.n	8007936 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 fd8f 	bl	8008452 <UART_Receive_IT>
      return;
 8007934:	e256      	b.n	8007de4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007936:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800793a:	2b00      	cmp	r3, #0
 800793c:	f000 80de 	beq.w	8007afc <HAL_UART_IRQHandler+0x22c>
 8007940:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007944:	f003 0301 	and.w	r3, r3, #1
 8007948:	2b00      	cmp	r3, #0
 800794a:	d106      	bne.n	800795a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800794c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007950:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 80d1 	beq.w	8007afc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800795a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00b      	beq.n	800797e <HAL_UART_IRQHandler+0xae>
 8007966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800796a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800796e:	2b00      	cmp	r3, #0
 8007970:	d005      	beq.n	800797e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007976:	f043 0201 	orr.w	r2, r3, #1
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800797e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007982:	f003 0304 	and.w	r3, r3, #4
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00b      	beq.n	80079a2 <HAL_UART_IRQHandler+0xd2>
 800798a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	2b00      	cmp	r3, #0
 8007994:	d005      	beq.n	80079a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799a:	f043 0202 	orr.w	r2, r3, #2
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079a6:	f003 0302 	and.w	r3, r3, #2
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00b      	beq.n	80079c6 <HAL_UART_IRQHandler+0xf6>
 80079ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d005      	beq.n	80079c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079be:	f043 0204 	orr.w	r2, r3, #4
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80079c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ca:	f003 0308 	and.w	r3, r3, #8
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d011      	beq.n	80079f6 <HAL_UART_IRQHandler+0x126>
 80079d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079d6:	f003 0320 	and.w	r3, r3, #32
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d105      	bne.n	80079ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80079de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d005      	beq.n	80079f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ee:	f043 0208 	orr.w	r2, r3, #8
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f000 81ed 	beq.w	8007dda <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a04:	f003 0320 	and.w	r3, r3, #32
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d008      	beq.n	8007a1e <HAL_UART_IRQHandler+0x14e>
 8007a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a10:	f003 0320 	and.w	r3, r3, #32
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d002      	beq.n	8007a1e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 fd1a 	bl	8008452 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a28:	2b40      	cmp	r3, #64	@ 0x40
 8007a2a:	bf0c      	ite	eq
 8007a2c:	2301      	moveq	r3, #1
 8007a2e:	2300      	movne	r3, #0
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3a:	f003 0308 	and.w	r3, r3, #8
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d103      	bne.n	8007a4a <HAL_UART_IRQHandler+0x17a>
 8007a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d04f      	beq.n	8007aea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 fc22 	bl	8008294 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a5a:	2b40      	cmp	r3, #64	@ 0x40
 8007a5c:	d141      	bne.n	8007ae2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3314      	adds	r3, #20
 8007a64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3314      	adds	r3, #20
 8007a86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a8a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007a9a:	e841 2300 	strex	r3, r2, [r1]
 8007a9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007aa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1d9      	bne.n	8007a5e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d013      	beq.n	8007ada <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab6:	4a7d      	ldr	r2, [pc, #500]	@ (8007cac <HAL_UART_IRQHandler+0x3dc>)
 8007ab8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7fc fbee 	bl	80042a0 <HAL_DMA_Abort_IT>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d016      	beq.n	8007af8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ace:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007ad4:	4610      	mov	r0, r2
 8007ad6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ad8:	e00e      	b.n	8007af8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f000 f9a4 	bl	8007e28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae0:	e00a      	b.n	8007af8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 f9a0 	bl	8007e28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae8:	e006      	b.n	8007af8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 f99c 	bl	8007e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007af6:	e170      	b.n	8007dda <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af8:	bf00      	nop
    return;
 8007afa:	e16e      	b.n	8007dda <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	f040 814a 	bne.w	8007d9a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b0a:	f003 0310 	and.w	r3, r3, #16
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 8143 	beq.w	8007d9a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b18:	f003 0310 	and.w	r3, r3, #16
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f000 813c 	beq.w	8007d9a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b22:	2300      	movs	r3, #0
 8007b24:	60bb      	str	r3, [r7, #8]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	60bb      	str	r3, [r7, #8]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	60bb      	str	r3, [r7, #8]
 8007b36:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	695b      	ldr	r3, [r3, #20]
 8007b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b42:	2b40      	cmp	r3, #64	@ 0x40
 8007b44:	f040 80b4 	bne.w	8007cb0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b54:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 8140 	beq.w	8007dde <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b66:	429a      	cmp	r2, r3
 8007b68:	f080 8139 	bcs.w	8007dde <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b72:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b78:	69db      	ldr	r3, [r3, #28]
 8007b7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b7e:	f000 8088 	beq.w	8007c92 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	330c      	adds	r3, #12
 8007b88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b90:	e853 3f00 	ldrex	r3, [r3]
 8007b94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007b98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ba0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	330c      	adds	r3, #12
 8007baa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007bae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007bb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007bba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007bbe:	e841 2300 	strex	r3, r2, [r1]
 8007bc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007bc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d1d9      	bne.n	8007b82 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	3314      	adds	r3, #20
 8007bd4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bd8:	e853 3f00 	ldrex	r3, [r3]
 8007bdc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007bde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007be0:	f023 0301 	bic.w	r3, r3, #1
 8007be4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	3314      	adds	r3, #20
 8007bee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007bf2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007bf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007bfa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007bfe:	e841 2300 	strex	r3, r2, [r1]
 8007c02:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007c04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1e1      	bne.n	8007bce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	3314      	adds	r3, #20
 8007c10:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c14:	e853 3f00 	ldrex	r3, [r3]
 8007c18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007c1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	3314      	adds	r3, #20
 8007c2a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007c2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007c30:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c32:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007c34:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c36:	e841 2300 	strex	r3, r2, [r1]
 8007c3a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007c3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1e3      	bne.n	8007c0a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2220      	movs	r2, #32
 8007c46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	330c      	adds	r3, #12
 8007c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c5a:	e853 3f00 	ldrex	r3, [r3]
 8007c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c62:	f023 0310 	bic.w	r3, r3, #16
 8007c66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	330c      	adds	r3, #12
 8007c70:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007c74:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007c76:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e3      	bne.n	8007c50 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f7fc fa97 	bl	80041c0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	1ad3      	subs	r3, r2, r3
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f7fa ff16 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ca8:	e099      	b.n	8007dde <HAL_UART_IRQHandler+0x50e>
 8007caa:	bf00      	nop
 8007cac:	0800835b 	.word	0x0800835b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	1ad3      	subs	r3, r2, r3
 8007cbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f000 808b 	beq.w	8007de2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007ccc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f000 8086 	beq.w	8007de2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	330c      	adds	r3, #12
 8007cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce0:	e853 3f00 	ldrex	r3, [r3]
 8007ce4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ce8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	330c      	adds	r3, #12
 8007cf6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007cfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8007cfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d02:	e841 2300 	strex	r3, r2, [r1]
 8007d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d1e3      	bne.n	8007cd6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	3314      	adds	r3, #20
 8007d14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d18:	e853 3f00 	ldrex	r3, [r3]
 8007d1c:	623b      	str	r3, [r7, #32]
   return(result);
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	f023 0301 	bic.w	r3, r3, #1
 8007d24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3314      	adds	r3, #20
 8007d2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007d32:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d3a:	e841 2300 	strex	r3, r2, [r1]
 8007d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1e3      	bne.n	8007d0e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	330c      	adds	r3, #12
 8007d5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	e853 3f00 	ldrex	r3, [r3]
 8007d62:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0310 	bic.w	r3, r3, #16
 8007d6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	330c      	adds	r3, #12
 8007d74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007d78:	61fa      	str	r2, [r7, #28]
 8007d7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7c:	69b9      	ldr	r1, [r7, #24]
 8007d7e:	69fa      	ldr	r2, [r7, #28]
 8007d80:	e841 2300 	strex	r3, r2, [r1]
 8007d84:	617b      	str	r3, [r7, #20]
   return(result);
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1e3      	bne.n	8007d54 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f7fa fe9e 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d98:	e023      	b.n	8007de2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d009      	beq.n	8007dba <HAL_UART_IRQHandler+0x4ea>
 8007da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d003      	beq.n	8007dba <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 fae5 	bl	8008382 <UART_Transmit_IT>
    return;
 8007db8:	e014      	b.n	8007de4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00e      	beq.n	8007de4 <HAL_UART_IRQHandler+0x514>
 8007dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d008      	beq.n	8007de4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f000 fb25 	bl	8008422 <UART_EndTransmit_IT>
    return;
 8007dd8:	e004      	b.n	8007de4 <HAL_UART_IRQHandler+0x514>
    return;
 8007dda:	bf00      	nop
 8007ddc:	e002      	b.n	8007de4 <HAL_UART_IRQHandler+0x514>
      return;
 8007dde:	bf00      	nop
 8007de0:	e000      	b.n	8007de4 <HAL_UART_IRQHandler+0x514>
      return;
 8007de2:	bf00      	nop
  }
}
 8007de4:	37e8      	adds	r7, #232	@ 0xe8
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop

08007dec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007df4:	bf00      	nop
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007e08:	bf00      	nop
 8007e0a:	370c      	adds	r7, #12
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007e1c:	bf00      	nop
 8007e1e:	370c      	adds	r7, #12
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007e30:	bf00      	nop
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b09c      	sub	sp, #112	@ 0x70
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e48:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d172      	bne.n	8007f3e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	330c      	adds	r3, #12
 8007e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e68:	e853 3f00 	ldrex	r3, [r3]
 8007e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	330c      	adds	r3, #12
 8007e7c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007e7e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007e80:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e86:	e841 2300 	strex	r3, r2, [r1]
 8007e8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d1e5      	bne.n	8007e5e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	3314      	adds	r3, #20
 8007e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e9c:	e853 3f00 	ldrex	r3, [r3]
 8007ea0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea4:	f023 0301 	bic.w	r3, r3, #1
 8007ea8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007eaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	3314      	adds	r3, #20
 8007eb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007eb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007eb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007eb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e5      	bne.n	8007e92 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3314      	adds	r3, #20
 8007ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed0:	e853 3f00 	ldrex	r3, [r3]
 8007ed4:	623b      	str	r3, [r7, #32]
   return(result);
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007edc:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	3314      	adds	r3, #20
 8007ee4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007ee6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eee:	e841 2300 	strex	r3, r2, [r1]
 8007ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1e5      	bne.n	8007ec6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007efc:	2220      	movs	r2, #32
 8007efe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d119      	bne.n	8007f3e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	330c      	adds	r3, #12
 8007f10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	e853 3f00 	ldrex	r3, [r3]
 8007f18:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f023 0310 	bic.w	r3, r3, #16
 8007f20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	330c      	adds	r3, #12
 8007f28:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007f2a:	61fa      	str	r2, [r7, #28]
 8007f2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2e:	69b9      	ldr	r1, [r7, #24]
 8007f30:	69fa      	ldr	r2, [r7, #28]
 8007f32:	e841 2300 	strex	r3, r2, [r1]
 8007f36:	617b      	str	r3, [r7, #20]
   return(result);
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1e5      	bne.n	8007f0a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d106      	bne.n	8007f54 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f4e:	f7fa fdc1 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f52:	e002      	b.n	8007f5a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007f54:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f56:	f7ff ff53 	bl	8007e00 <HAL_UART_RxCpltCallback>
}
 8007f5a:	bf00      	nop
 8007f5c:	3770      	adds	r7, #112	@ 0x70
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}

08007f62 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f62:	b580      	push	{r7, lr}
 8007f64:	b084      	sub	sp, #16
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d108      	bne.n	8007f8a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f7c:	085b      	lsrs	r3, r3, #1
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	4619      	mov	r1, r3
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	f7fa fda6 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f88:	e002      	b.n	8007f90 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007f8a:	68f8      	ldr	r0, [r7, #12]
 8007f8c:	f7ff ff42 	bl	8007e14 <HAL_UART_RxHalfCpltCallback>
}
 8007f90:	bf00      	nop
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	695b      	ldr	r3, [r3, #20]
 8007fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fb4:	2b80      	cmp	r3, #128	@ 0x80
 8007fb6:	bf0c      	ite	eq
 8007fb8:	2301      	moveq	r3, #1
 8007fba:	2300      	movne	r3, #0
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b21      	cmp	r3, #33	@ 0x21
 8007fca:	d108      	bne.n	8007fde <UART_DMAError+0x46>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d005      	beq.n	8007fde <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007fd8:	68b8      	ldr	r0, [r7, #8]
 8007fda:	f000 f933 	bl	8008244 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	695b      	ldr	r3, [r3, #20]
 8007fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fe8:	2b40      	cmp	r3, #64	@ 0x40
 8007fea:	bf0c      	ite	eq
 8007fec:	2301      	moveq	r3, #1
 8007fee:	2300      	movne	r3, #0
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	2b22      	cmp	r3, #34	@ 0x22
 8007ffe:	d108      	bne.n	8008012 <UART_DMAError+0x7a>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d005      	beq.n	8008012 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	2200      	movs	r2, #0
 800800a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800800c:	68b8      	ldr	r0, [r7, #8]
 800800e:	f000 f941 	bl	8008294 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008016:	f043 0210 	orr.w	r2, r3, #16
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800801e:	68b8      	ldr	r0, [r7, #8]
 8008020:	f7ff ff02 	bl	8007e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008024:	bf00      	nop
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b090      	sub	sp, #64	@ 0x40
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	603b      	str	r3, [r7, #0]
 8008038:	4613      	mov	r3, r2
 800803a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800803c:	e050      	b.n	80080e0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800803e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008044:	d04c      	beq.n	80080e0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008048:	2b00      	cmp	r3, #0
 800804a:	d007      	beq.n	800805c <UART_WaitOnFlagUntilTimeout+0x30>
 800804c:	f7fb fbf4 	bl	8003838 <HAL_GetTick>
 8008050:	4602      	mov	r2, r0
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	1ad3      	subs	r3, r2, r3
 8008056:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008058:	429a      	cmp	r2, r3
 800805a:	d241      	bcs.n	80080e0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	330c      	adds	r3, #12
 8008062:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008066:	e853 3f00 	ldrex	r3, [r3]
 800806a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800806c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008072:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	330c      	adds	r3, #12
 800807a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800807c:	637a      	str	r2, [r7, #52]	@ 0x34
 800807e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008080:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008082:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008084:	e841 2300 	strex	r3, r2, [r1]
 8008088:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800808a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800808c:	2b00      	cmp	r3, #0
 800808e:	d1e5      	bne.n	800805c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	3314      	adds	r3, #20
 8008096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	e853 3f00 	ldrex	r3, [r3]
 800809e:	613b      	str	r3, [r7, #16]
   return(result);
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	f023 0301 	bic.w	r3, r3, #1
 80080a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3314      	adds	r3, #20
 80080ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080b0:	623a      	str	r2, [r7, #32]
 80080b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b4:	69f9      	ldr	r1, [r7, #28]
 80080b6:	6a3a      	ldr	r2, [r7, #32]
 80080b8:	e841 2300 	strex	r3, r2, [r1]
 80080bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1e5      	bne.n	8008090 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2220      	movs	r2, #32
 80080c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2220      	movs	r2, #32
 80080d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 80080dc:	2303      	movs	r3, #3
 80080de:	e00f      	b.n	8008100 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	4013      	ands	r3, r2
 80080ea:	68ba      	ldr	r2, [r7, #8]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	bf0c      	ite	eq
 80080f0:	2301      	moveq	r3, #1
 80080f2:	2300      	movne	r3, #0
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	461a      	mov	r2, r3
 80080f8:	79fb      	ldrb	r3, [r7, #7]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d09f      	beq.n	800803e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3740      	adds	r7, #64	@ 0x40
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b098      	sub	sp, #96	@ 0x60
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	4613      	mov	r3, r2
 8008114:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008116:	68ba      	ldr	r2, [r7, #8]
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	88fa      	ldrh	r2, [r7, #6]
 8008120:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2222      	movs	r2, #34	@ 0x22
 800812c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008134:	4a40      	ldr	r2, [pc, #256]	@ (8008238 <UART_Start_Receive_DMA+0x130>)
 8008136:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813c:	4a3f      	ldr	r2, [pc, #252]	@ (800823c <UART_Start_Receive_DMA+0x134>)
 800813e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008144:	4a3e      	ldr	r2, [pc, #248]	@ (8008240 <UART_Start_Receive_DMA+0x138>)
 8008146:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800814c:	2200      	movs	r2, #0
 800814e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008150:	f107 0308 	add.w	r3, r7, #8
 8008154:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	3304      	adds	r3, #4
 8008160:	4619      	mov	r1, r3
 8008162:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	88fb      	ldrh	r3, [r7, #6]
 8008168:	f7fb ffd2 	bl	8004110 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800816c:	2300      	movs	r3, #0
 800816e:	613b      	str	r3, [r7, #16]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	613b      	str	r3, [r7, #16]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	613b      	str	r3, [r7, #16]
 8008180:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d019      	beq.n	80081c6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	330c      	adds	r3, #12
 8008198:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800819c:	e853 3f00 	ldrex	r3, [r3]
 80081a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	330c      	adds	r3, #12
 80081b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081b2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80081b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80081b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081ba:	e841 2300 	strex	r3, r2, [r1]
 80081be:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80081c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1e5      	bne.n	8008192 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	3314      	adds	r3, #20
 80081cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d0:	e853 3f00 	ldrex	r3, [r3]
 80081d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d8:	f043 0301 	orr.w	r3, r3, #1
 80081dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	3314      	adds	r3, #20
 80081e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80081e6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80081e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80081ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80081ee:	e841 2300 	strex	r3, r2, [r1]
 80081f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1e5      	bne.n	80081c6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	3314      	adds	r3, #20
 8008200:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008202:	69bb      	ldr	r3, [r7, #24]
 8008204:	e853 3f00 	ldrex	r3, [r3]
 8008208:	617b      	str	r3, [r7, #20]
   return(result);
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008210:	653b      	str	r3, [r7, #80]	@ 0x50
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3314      	adds	r3, #20
 8008218:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800821a:	627a      	str	r2, [r7, #36]	@ 0x24
 800821c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821e:	6a39      	ldr	r1, [r7, #32]
 8008220:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008222:	e841 2300 	strex	r3, r2, [r1]
 8008226:	61fb      	str	r3, [r7, #28]
   return(result);
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d1e5      	bne.n	80081fa <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3760      	adds	r7, #96	@ 0x60
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	08007e3d 	.word	0x08007e3d
 800823c:	08007f63 	.word	0x08007f63
 8008240:	08007f99 	.word	0x08007f99

08008244 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008244:	b480      	push	{r7}
 8008246:	b089      	sub	sp, #36	@ 0x24
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	330c      	adds	r3, #12
 8008252:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	e853 3f00 	ldrex	r3, [r3]
 800825a:	60bb      	str	r3, [r7, #8]
   return(result);
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008262:	61fb      	str	r3, [r7, #28]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	330c      	adds	r3, #12
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	61ba      	str	r2, [r7, #24]
 800826e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008270:	6979      	ldr	r1, [r7, #20]
 8008272:	69ba      	ldr	r2, [r7, #24]
 8008274:	e841 2300 	strex	r3, r2, [r1]
 8008278:	613b      	str	r3, [r7, #16]
   return(result);
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d1e5      	bne.n	800824c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2220      	movs	r2, #32
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8008288:	bf00      	nop
 800828a:	3724      	adds	r7, #36	@ 0x24
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008294:	b480      	push	{r7}
 8008296:	b095      	sub	sp, #84	@ 0x54
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	330c      	adds	r3, #12
 80082a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a6:	e853 3f00 	ldrex	r3, [r3]
 80082aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	330c      	adds	r3, #12
 80082ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80082bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80082be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082c4:	e841 2300 	strex	r3, r2, [r1]
 80082c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1e5      	bne.n	800829c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3314      	adds	r3, #20
 80082d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d8:	6a3b      	ldr	r3, [r7, #32]
 80082da:	e853 3f00 	ldrex	r3, [r3]
 80082de:	61fb      	str	r3, [r7, #28]
   return(result);
 80082e0:	69fb      	ldr	r3, [r7, #28]
 80082e2:	f023 0301 	bic.w	r3, r3, #1
 80082e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3314      	adds	r3, #20
 80082ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80082f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082f8:	e841 2300 	strex	r3, r2, [r1]
 80082fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e5      	bne.n	80082d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008308:	2b01      	cmp	r3, #1
 800830a:	d119      	bne.n	8008340 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	330c      	adds	r3, #12
 8008312:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	e853 3f00 	ldrex	r3, [r3]
 800831a:	60bb      	str	r3, [r7, #8]
   return(result);
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	f023 0310 	bic.w	r3, r3, #16
 8008322:	647b      	str	r3, [r7, #68]	@ 0x44
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	330c      	adds	r3, #12
 800832a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800832c:	61ba      	str	r2, [r7, #24]
 800832e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008330:	6979      	ldr	r1, [r7, #20]
 8008332:	69ba      	ldr	r2, [r7, #24]
 8008334:	e841 2300 	strex	r3, r2, [r1]
 8008338:	613b      	str	r3, [r7, #16]
   return(result);
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1e5      	bne.n	800830c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2220      	movs	r2, #32
 8008344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800834e:	bf00      	nop
 8008350:	3754      	adds	r7, #84	@ 0x54
 8008352:	46bd      	mov	sp, r7
 8008354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008358:	4770      	bx	lr

0800835a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008366:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008374:	68f8      	ldr	r0, [r7, #12]
 8008376:	f7ff fd57 	bl	8007e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800837a:	bf00      	nop
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008382:	b480      	push	{r7}
 8008384:	b085      	sub	sp, #20
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b21      	cmp	r3, #33	@ 0x21
 8008394:	d13e      	bne.n	8008414 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800839e:	d114      	bne.n	80083ca <UART_Transmit_IT+0x48>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d110      	bne.n	80083ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6a1b      	ldr	r3, [r3, #32]
 80083ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	881b      	ldrh	r3, [r3, #0]
 80083b2:	461a      	mov	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a1b      	ldr	r3, [r3, #32]
 80083c2:	1c9a      	adds	r2, r3, #2
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	621a      	str	r2, [r3, #32]
 80083c8:	e008      	b.n	80083dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
 80083ce:	1c59      	adds	r1, r3, #1
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	6211      	str	r1, [r2, #32]
 80083d4:	781a      	ldrb	r2, [r3, #0]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	3b01      	subs	r3, #1
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	4619      	mov	r1, r3
 80083ea:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d10f      	bne.n	8008410 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68da      	ldr	r2, [r3, #12]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80083fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	68da      	ldr	r2, [r3, #12]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800840e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008410:	2300      	movs	r3, #0
 8008412:	e000      	b.n	8008416 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008414:	2302      	movs	r3, #2
  }
}
 8008416:	4618      	mov	r0, r3
 8008418:	3714      	adds	r7, #20
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr

08008422 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008422:	b580      	push	{r7, lr}
 8008424:	b082      	sub	sp, #8
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	68da      	ldr	r2, [r3, #12]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008438:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2220      	movs	r2, #32
 800843e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7ff fcd2 	bl	8007dec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008448:	2300      	movs	r3, #0
}
 800844a:	4618      	mov	r0, r3
 800844c:	3708      	adds	r7, #8
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b08c      	sub	sp, #48	@ 0x30
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008460:	b2db      	uxtb	r3, r3
 8008462:	2b22      	cmp	r3, #34	@ 0x22
 8008464:	f040 80ab 	bne.w	80085be <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008470:	d117      	bne.n	80084a2 <UART_Receive_IT+0x50>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d113      	bne.n	80084a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800847a:	2300      	movs	r3, #0
 800847c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008482:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	b29b      	uxth	r3, r3
 800848c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008490:	b29a      	uxth	r2, r3
 8008492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008494:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800849a:	1c9a      	adds	r2, r3, #2
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	629a      	str	r2, [r3, #40]	@ 0x28
 80084a0:	e026      	b.n	80084f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80084a8:	2300      	movs	r3, #0
 80084aa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084b4:	d007      	beq.n	80084c6 <UART_Receive_IT+0x74>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d10a      	bne.n	80084d4 <UART_Receive_IT+0x82>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	691b      	ldr	r3, [r3, #16]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d106      	bne.n	80084d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	b2da      	uxtb	r2, r3
 80084ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084d0:	701a      	strb	r2, [r3, #0]
 80084d2:	e008      	b.n	80084e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084e0:	b2da      	uxtb	r2, r3
 80084e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ea:	1c5a      	adds	r2, r3, #1
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	3b01      	subs	r3, #1
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	4619      	mov	r1, r3
 80084fe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008500:	2b00      	cmp	r3, #0
 8008502:	d15a      	bne.n	80085ba <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	68da      	ldr	r2, [r3, #12]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f022 0220 	bic.w	r2, r2, #32
 8008512:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	68da      	ldr	r2, [r3, #12]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008522:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	695a      	ldr	r2, [r3, #20]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f022 0201 	bic.w	r2, r2, #1
 8008532:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2220      	movs	r2, #32
 8008538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008540:	2b01      	cmp	r3, #1
 8008542:	d135      	bne.n	80085b0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	330c      	adds	r3, #12
 8008550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	613b      	str	r3, [r7, #16]
   return(result);
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	f023 0310 	bic.w	r3, r3, #16
 8008560:	627b      	str	r3, [r7, #36]	@ 0x24
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	330c      	adds	r3, #12
 8008568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800856a:	623a      	str	r2, [r7, #32]
 800856c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	69f9      	ldr	r1, [r7, #28]
 8008570:	6a3a      	ldr	r2, [r7, #32]
 8008572:	e841 2300 	strex	r3, r2, [r1]
 8008576:	61bb      	str	r3, [r7, #24]
   return(result);
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1e5      	bne.n	800854a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f003 0310 	and.w	r3, r3, #16
 8008588:	2b10      	cmp	r3, #16
 800858a:	d10a      	bne.n	80085a2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800858c:	2300      	movs	r3, #0
 800858e:	60fb      	str	r3, [r7, #12]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	60fb      	str	r3, [r7, #12]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	60fb      	str	r3, [r7, #12]
 80085a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80085a6:	4619      	mov	r1, r3
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f7fa fa93 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
 80085ae:	e002      	b.n	80085b6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f7ff fc25 	bl	8007e00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80085b6:	2300      	movs	r3, #0
 80085b8:	e002      	b.n	80085c0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80085ba:	2300      	movs	r3, #0
 80085bc:	e000      	b.n	80085c0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80085be:	2302      	movs	r3, #2
  }
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3730      	adds	r7, #48	@ 0x30
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80085cc:	b0c0      	sub	sp, #256	@ 0x100
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	691b      	ldr	r3, [r3, #16]
 80085dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80085e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085e4:	68d9      	ldr	r1, [r3, #12]
 80085e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	ea40 0301 	orr.w	r3, r0, r1
 80085f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80085f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085f6:	689a      	ldr	r2, [r3, #8]
 80085f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085fc:	691b      	ldr	r3, [r3, #16]
 80085fe:	431a      	orrs	r2, r3
 8008600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008604:	695b      	ldr	r3, [r3, #20]
 8008606:	431a      	orrs	r2, r3
 8008608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800860c:	69db      	ldr	r3, [r3, #28]
 800860e:	4313      	orrs	r3, r2
 8008610:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008620:	f021 010c 	bic.w	r1, r1, #12
 8008624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800862e:	430b      	orrs	r3, r1
 8008630:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800863e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008642:	6999      	ldr	r1, [r3, #24]
 8008644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	ea40 0301 	orr.w	r3, r0, r1
 800864e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	4b8f      	ldr	r3, [pc, #572]	@ (8008894 <UART_SetConfig+0x2cc>)
 8008658:	429a      	cmp	r2, r3
 800865a:	d005      	beq.n	8008668 <UART_SetConfig+0xa0>
 800865c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	4b8d      	ldr	r3, [pc, #564]	@ (8008898 <UART_SetConfig+0x2d0>)
 8008664:	429a      	cmp	r2, r3
 8008666:	d104      	bne.n	8008672 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008668:	f7fd fe90 	bl	800638c <HAL_RCC_GetPCLK2Freq>
 800866c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008670:	e003      	b.n	800867a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008672:	f7fd fe77 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 8008676:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800867a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008684:	f040 810c 	bne.w	80088a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008688:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800868c:	2200      	movs	r2, #0
 800868e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008692:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008696:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800869a:	4622      	mov	r2, r4
 800869c:	462b      	mov	r3, r5
 800869e:	1891      	adds	r1, r2, r2
 80086a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80086a2:	415b      	adcs	r3, r3
 80086a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80086aa:	4621      	mov	r1, r4
 80086ac:	eb12 0801 	adds.w	r8, r2, r1
 80086b0:	4629      	mov	r1, r5
 80086b2:	eb43 0901 	adc.w	r9, r3, r1
 80086b6:	f04f 0200 	mov.w	r2, #0
 80086ba:	f04f 0300 	mov.w	r3, #0
 80086be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80086c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80086ca:	4690      	mov	r8, r2
 80086cc:	4699      	mov	r9, r3
 80086ce:	4623      	mov	r3, r4
 80086d0:	eb18 0303 	adds.w	r3, r8, r3
 80086d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80086d8:	462b      	mov	r3, r5
 80086da:	eb49 0303 	adc.w	r3, r9, r3
 80086de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80086e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80086ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80086f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80086f6:	460b      	mov	r3, r1
 80086f8:	18db      	adds	r3, r3, r3
 80086fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80086fc:	4613      	mov	r3, r2
 80086fe:	eb42 0303 	adc.w	r3, r2, r3
 8008702:	657b      	str	r3, [r7, #84]	@ 0x54
 8008704:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008708:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800870c:	f7f8 fac4 	bl	8000c98 <__aeabi_uldivmod>
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	4b61      	ldr	r3, [pc, #388]	@ (800889c <UART_SetConfig+0x2d4>)
 8008716:	fba3 2302 	umull	r2, r3, r3, r2
 800871a:	095b      	lsrs	r3, r3, #5
 800871c:	011c      	lsls	r4, r3, #4
 800871e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008722:	2200      	movs	r2, #0
 8008724:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008728:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800872c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008730:	4642      	mov	r2, r8
 8008732:	464b      	mov	r3, r9
 8008734:	1891      	adds	r1, r2, r2
 8008736:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008738:	415b      	adcs	r3, r3
 800873a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800873c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008740:	4641      	mov	r1, r8
 8008742:	eb12 0a01 	adds.w	sl, r2, r1
 8008746:	4649      	mov	r1, r9
 8008748:	eb43 0b01 	adc.w	fp, r3, r1
 800874c:	f04f 0200 	mov.w	r2, #0
 8008750:	f04f 0300 	mov.w	r3, #0
 8008754:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008758:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800875c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008760:	4692      	mov	sl, r2
 8008762:	469b      	mov	fp, r3
 8008764:	4643      	mov	r3, r8
 8008766:	eb1a 0303 	adds.w	r3, sl, r3
 800876a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800876e:	464b      	mov	r3, r9
 8008770:	eb4b 0303 	adc.w	r3, fp, r3
 8008774:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008784:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008788:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800878c:	460b      	mov	r3, r1
 800878e:	18db      	adds	r3, r3, r3
 8008790:	643b      	str	r3, [r7, #64]	@ 0x40
 8008792:	4613      	mov	r3, r2
 8008794:	eb42 0303 	adc.w	r3, r2, r3
 8008798:	647b      	str	r3, [r7, #68]	@ 0x44
 800879a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800879e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80087a2:	f7f8 fa79 	bl	8000c98 <__aeabi_uldivmod>
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	4611      	mov	r1, r2
 80087ac:	4b3b      	ldr	r3, [pc, #236]	@ (800889c <UART_SetConfig+0x2d4>)
 80087ae:	fba3 2301 	umull	r2, r3, r3, r1
 80087b2:	095b      	lsrs	r3, r3, #5
 80087b4:	2264      	movs	r2, #100	@ 0x64
 80087b6:	fb02 f303 	mul.w	r3, r2, r3
 80087ba:	1acb      	subs	r3, r1, r3
 80087bc:	00db      	lsls	r3, r3, #3
 80087be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80087c2:	4b36      	ldr	r3, [pc, #216]	@ (800889c <UART_SetConfig+0x2d4>)
 80087c4:	fba3 2302 	umull	r2, r3, r3, r2
 80087c8:	095b      	lsrs	r3, r3, #5
 80087ca:	005b      	lsls	r3, r3, #1
 80087cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80087d0:	441c      	add	r4, r3
 80087d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087d6:	2200      	movs	r2, #0
 80087d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80087dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80087e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80087e4:	4642      	mov	r2, r8
 80087e6:	464b      	mov	r3, r9
 80087e8:	1891      	adds	r1, r2, r2
 80087ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80087ec:	415b      	adcs	r3, r3
 80087ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80087f4:	4641      	mov	r1, r8
 80087f6:	1851      	adds	r1, r2, r1
 80087f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80087fa:	4649      	mov	r1, r9
 80087fc:	414b      	adcs	r3, r1
 80087fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008800:	f04f 0200 	mov.w	r2, #0
 8008804:	f04f 0300 	mov.w	r3, #0
 8008808:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800880c:	4659      	mov	r1, fp
 800880e:	00cb      	lsls	r3, r1, #3
 8008810:	4651      	mov	r1, sl
 8008812:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008816:	4651      	mov	r1, sl
 8008818:	00ca      	lsls	r2, r1, #3
 800881a:	4610      	mov	r0, r2
 800881c:	4619      	mov	r1, r3
 800881e:	4603      	mov	r3, r0
 8008820:	4642      	mov	r2, r8
 8008822:	189b      	adds	r3, r3, r2
 8008824:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008828:	464b      	mov	r3, r9
 800882a:	460a      	mov	r2, r1
 800882c:	eb42 0303 	adc.w	r3, r2, r3
 8008830:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008840:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008844:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008848:	460b      	mov	r3, r1
 800884a:	18db      	adds	r3, r3, r3
 800884c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800884e:	4613      	mov	r3, r2
 8008850:	eb42 0303 	adc.w	r3, r2, r3
 8008854:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008856:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800885a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800885e:	f7f8 fa1b 	bl	8000c98 <__aeabi_uldivmod>
 8008862:	4602      	mov	r2, r0
 8008864:	460b      	mov	r3, r1
 8008866:	4b0d      	ldr	r3, [pc, #52]	@ (800889c <UART_SetConfig+0x2d4>)
 8008868:	fba3 1302 	umull	r1, r3, r3, r2
 800886c:	095b      	lsrs	r3, r3, #5
 800886e:	2164      	movs	r1, #100	@ 0x64
 8008870:	fb01 f303 	mul.w	r3, r1, r3
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	00db      	lsls	r3, r3, #3
 8008878:	3332      	adds	r3, #50	@ 0x32
 800887a:	4a08      	ldr	r2, [pc, #32]	@ (800889c <UART_SetConfig+0x2d4>)
 800887c:	fba2 2303 	umull	r2, r3, r2, r3
 8008880:	095b      	lsrs	r3, r3, #5
 8008882:	f003 0207 	and.w	r2, r3, #7
 8008886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4422      	add	r2, r4
 800888e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008890:	e106      	b.n	8008aa0 <UART_SetConfig+0x4d8>
 8008892:	bf00      	nop
 8008894:	40011000 	.word	0x40011000
 8008898:	40011400 	.word	0x40011400
 800889c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80088a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088a4:	2200      	movs	r2, #0
 80088a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80088aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80088ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80088b2:	4642      	mov	r2, r8
 80088b4:	464b      	mov	r3, r9
 80088b6:	1891      	adds	r1, r2, r2
 80088b8:	6239      	str	r1, [r7, #32]
 80088ba:	415b      	adcs	r3, r3
 80088bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80088be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80088c2:	4641      	mov	r1, r8
 80088c4:	1854      	adds	r4, r2, r1
 80088c6:	4649      	mov	r1, r9
 80088c8:	eb43 0501 	adc.w	r5, r3, r1
 80088cc:	f04f 0200 	mov.w	r2, #0
 80088d0:	f04f 0300 	mov.w	r3, #0
 80088d4:	00eb      	lsls	r3, r5, #3
 80088d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80088da:	00e2      	lsls	r2, r4, #3
 80088dc:	4614      	mov	r4, r2
 80088de:	461d      	mov	r5, r3
 80088e0:	4643      	mov	r3, r8
 80088e2:	18e3      	adds	r3, r4, r3
 80088e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80088e8:	464b      	mov	r3, r9
 80088ea:	eb45 0303 	adc.w	r3, r5, r3
 80088ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80088f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008902:	f04f 0200 	mov.w	r2, #0
 8008906:	f04f 0300 	mov.w	r3, #0
 800890a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800890e:	4629      	mov	r1, r5
 8008910:	008b      	lsls	r3, r1, #2
 8008912:	4621      	mov	r1, r4
 8008914:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008918:	4621      	mov	r1, r4
 800891a:	008a      	lsls	r2, r1, #2
 800891c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008920:	f7f8 f9ba 	bl	8000c98 <__aeabi_uldivmod>
 8008924:	4602      	mov	r2, r0
 8008926:	460b      	mov	r3, r1
 8008928:	4b60      	ldr	r3, [pc, #384]	@ (8008aac <UART_SetConfig+0x4e4>)
 800892a:	fba3 2302 	umull	r2, r3, r3, r2
 800892e:	095b      	lsrs	r3, r3, #5
 8008930:	011c      	lsls	r4, r3, #4
 8008932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008936:	2200      	movs	r2, #0
 8008938:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800893c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008940:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008944:	4642      	mov	r2, r8
 8008946:	464b      	mov	r3, r9
 8008948:	1891      	adds	r1, r2, r2
 800894a:	61b9      	str	r1, [r7, #24]
 800894c:	415b      	adcs	r3, r3
 800894e:	61fb      	str	r3, [r7, #28]
 8008950:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008954:	4641      	mov	r1, r8
 8008956:	1851      	adds	r1, r2, r1
 8008958:	6139      	str	r1, [r7, #16]
 800895a:	4649      	mov	r1, r9
 800895c:	414b      	adcs	r3, r1
 800895e:	617b      	str	r3, [r7, #20]
 8008960:	f04f 0200 	mov.w	r2, #0
 8008964:	f04f 0300 	mov.w	r3, #0
 8008968:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800896c:	4659      	mov	r1, fp
 800896e:	00cb      	lsls	r3, r1, #3
 8008970:	4651      	mov	r1, sl
 8008972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008976:	4651      	mov	r1, sl
 8008978:	00ca      	lsls	r2, r1, #3
 800897a:	4610      	mov	r0, r2
 800897c:	4619      	mov	r1, r3
 800897e:	4603      	mov	r3, r0
 8008980:	4642      	mov	r2, r8
 8008982:	189b      	adds	r3, r3, r2
 8008984:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008988:	464b      	mov	r3, r9
 800898a:	460a      	mov	r2, r1
 800898c:	eb42 0303 	adc.w	r3, r2, r3
 8008990:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800899e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80089a0:	f04f 0200 	mov.w	r2, #0
 80089a4:	f04f 0300 	mov.w	r3, #0
 80089a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80089ac:	4649      	mov	r1, r9
 80089ae:	008b      	lsls	r3, r1, #2
 80089b0:	4641      	mov	r1, r8
 80089b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089b6:	4641      	mov	r1, r8
 80089b8:	008a      	lsls	r2, r1, #2
 80089ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80089be:	f7f8 f96b 	bl	8000c98 <__aeabi_uldivmod>
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	4611      	mov	r1, r2
 80089c8:	4b38      	ldr	r3, [pc, #224]	@ (8008aac <UART_SetConfig+0x4e4>)
 80089ca:	fba3 2301 	umull	r2, r3, r3, r1
 80089ce:	095b      	lsrs	r3, r3, #5
 80089d0:	2264      	movs	r2, #100	@ 0x64
 80089d2:	fb02 f303 	mul.w	r3, r2, r3
 80089d6:	1acb      	subs	r3, r1, r3
 80089d8:	011b      	lsls	r3, r3, #4
 80089da:	3332      	adds	r3, #50	@ 0x32
 80089dc:	4a33      	ldr	r2, [pc, #204]	@ (8008aac <UART_SetConfig+0x4e4>)
 80089de:	fba2 2303 	umull	r2, r3, r2, r3
 80089e2:	095b      	lsrs	r3, r3, #5
 80089e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80089e8:	441c      	add	r4, r3
 80089ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089ee:	2200      	movs	r2, #0
 80089f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80089f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80089f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80089f8:	4642      	mov	r2, r8
 80089fa:	464b      	mov	r3, r9
 80089fc:	1891      	adds	r1, r2, r2
 80089fe:	60b9      	str	r1, [r7, #8]
 8008a00:	415b      	adcs	r3, r3
 8008a02:	60fb      	str	r3, [r7, #12]
 8008a04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a08:	4641      	mov	r1, r8
 8008a0a:	1851      	adds	r1, r2, r1
 8008a0c:	6039      	str	r1, [r7, #0]
 8008a0e:	4649      	mov	r1, r9
 8008a10:	414b      	adcs	r3, r1
 8008a12:	607b      	str	r3, [r7, #4]
 8008a14:	f04f 0200 	mov.w	r2, #0
 8008a18:	f04f 0300 	mov.w	r3, #0
 8008a1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008a20:	4659      	mov	r1, fp
 8008a22:	00cb      	lsls	r3, r1, #3
 8008a24:	4651      	mov	r1, sl
 8008a26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a2a:	4651      	mov	r1, sl
 8008a2c:	00ca      	lsls	r2, r1, #3
 8008a2e:	4610      	mov	r0, r2
 8008a30:	4619      	mov	r1, r3
 8008a32:	4603      	mov	r3, r0
 8008a34:	4642      	mov	r2, r8
 8008a36:	189b      	adds	r3, r3, r2
 8008a38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008a3a:	464b      	mov	r3, r9
 8008a3c:	460a      	mov	r2, r1
 8008a3e:	eb42 0303 	adc.w	r3, r2, r3
 8008a42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a4e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008a50:	f04f 0200 	mov.w	r2, #0
 8008a54:	f04f 0300 	mov.w	r3, #0
 8008a58:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008a5c:	4649      	mov	r1, r9
 8008a5e:	008b      	lsls	r3, r1, #2
 8008a60:	4641      	mov	r1, r8
 8008a62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a66:	4641      	mov	r1, r8
 8008a68:	008a      	lsls	r2, r1, #2
 8008a6a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008a6e:	f7f8 f913 	bl	8000c98 <__aeabi_uldivmod>
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	4b0d      	ldr	r3, [pc, #52]	@ (8008aac <UART_SetConfig+0x4e4>)
 8008a78:	fba3 1302 	umull	r1, r3, r3, r2
 8008a7c:	095b      	lsrs	r3, r3, #5
 8008a7e:	2164      	movs	r1, #100	@ 0x64
 8008a80:	fb01 f303 	mul.w	r3, r1, r3
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	011b      	lsls	r3, r3, #4
 8008a88:	3332      	adds	r3, #50	@ 0x32
 8008a8a:	4a08      	ldr	r2, [pc, #32]	@ (8008aac <UART_SetConfig+0x4e4>)
 8008a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8008a90:	095b      	lsrs	r3, r3, #5
 8008a92:	f003 020f 	and.w	r2, r3, #15
 8008a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4422      	add	r2, r4
 8008a9e:	609a      	str	r2, [r3, #8]
}
 8008aa0:	bf00      	nop
 8008aa2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008aac:	51eb851f 	.word	0x51eb851f

08008ab0 <malloc>:
 8008ab0:	4b02      	ldr	r3, [pc, #8]	@ (8008abc <malloc+0xc>)
 8008ab2:	4601      	mov	r1, r0
 8008ab4:	6818      	ldr	r0, [r3, #0]
 8008ab6:	f000 b82d 	b.w	8008b14 <_malloc_r>
 8008aba:	bf00      	nop
 8008abc:	20000198 	.word	0x20000198

08008ac0 <free>:
 8008ac0:	4b02      	ldr	r3, [pc, #8]	@ (8008acc <free+0xc>)
 8008ac2:	4601      	mov	r1, r0
 8008ac4:	6818      	ldr	r0, [r3, #0]
 8008ac6:	f002 bf53 	b.w	800b970 <_free_r>
 8008aca:	bf00      	nop
 8008acc:	20000198 	.word	0x20000198

08008ad0 <sbrk_aligned>:
 8008ad0:	b570      	push	{r4, r5, r6, lr}
 8008ad2:	4e0f      	ldr	r6, [pc, #60]	@ (8008b10 <sbrk_aligned+0x40>)
 8008ad4:	460c      	mov	r4, r1
 8008ad6:	6831      	ldr	r1, [r6, #0]
 8008ad8:	4605      	mov	r5, r0
 8008ada:	b911      	cbnz	r1, 8008ae2 <sbrk_aligned+0x12>
 8008adc:	f002 f872 	bl	800abc4 <_sbrk_r>
 8008ae0:	6030      	str	r0, [r6, #0]
 8008ae2:	4621      	mov	r1, r4
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	f002 f86d 	bl	800abc4 <_sbrk_r>
 8008aea:	1c43      	adds	r3, r0, #1
 8008aec:	d103      	bne.n	8008af6 <sbrk_aligned+0x26>
 8008aee:	f04f 34ff 	mov.w	r4, #4294967295
 8008af2:	4620      	mov	r0, r4
 8008af4:	bd70      	pop	{r4, r5, r6, pc}
 8008af6:	1cc4      	adds	r4, r0, #3
 8008af8:	f024 0403 	bic.w	r4, r4, #3
 8008afc:	42a0      	cmp	r0, r4
 8008afe:	d0f8      	beq.n	8008af2 <sbrk_aligned+0x22>
 8008b00:	1a21      	subs	r1, r4, r0
 8008b02:	4628      	mov	r0, r5
 8008b04:	f002 f85e 	bl	800abc4 <_sbrk_r>
 8008b08:	3001      	adds	r0, #1
 8008b0a:	d1f2      	bne.n	8008af2 <sbrk_aligned+0x22>
 8008b0c:	e7ef      	b.n	8008aee <sbrk_aligned+0x1e>
 8008b0e:	bf00      	nop
 8008b10:	20000698 	.word	0x20000698

08008b14 <_malloc_r>:
 8008b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b18:	1ccd      	adds	r5, r1, #3
 8008b1a:	f025 0503 	bic.w	r5, r5, #3
 8008b1e:	3508      	adds	r5, #8
 8008b20:	2d0c      	cmp	r5, #12
 8008b22:	bf38      	it	cc
 8008b24:	250c      	movcc	r5, #12
 8008b26:	2d00      	cmp	r5, #0
 8008b28:	4606      	mov	r6, r0
 8008b2a:	db01      	blt.n	8008b30 <_malloc_r+0x1c>
 8008b2c:	42a9      	cmp	r1, r5
 8008b2e:	d904      	bls.n	8008b3a <_malloc_r+0x26>
 8008b30:	230c      	movs	r3, #12
 8008b32:	6033      	str	r3, [r6, #0]
 8008b34:	2000      	movs	r0, #0
 8008b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c10 <_malloc_r+0xfc>
 8008b3e:	f000 f869 	bl	8008c14 <__malloc_lock>
 8008b42:	f8d8 3000 	ldr.w	r3, [r8]
 8008b46:	461c      	mov	r4, r3
 8008b48:	bb44      	cbnz	r4, 8008b9c <_malloc_r+0x88>
 8008b4a:	4629      	mov	r1, r5
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	f7ff ffbf 	bl	8008ad0 <sbrk_aligned>
 8008b52:	1c43      	adds	r3, r0, #1
 8008b54:	4604      	mov	r4, r0
 8008b56:	d158      	bne.n	8008c0a <_malloc_r+0xf6>
 8008b58:	f8d8 4000 	ldr.w	r4, [r8]
 8008b5c:	4627      	mov	r7, r4
 8008b5e:	2f00      	cmp	r7, #0
 8008b60:	d143      	bne.n	8008bea <_malloc_r+0xd6>
 8008b62:	2c00      	cmp	r4, #0
 8008b64:	d04b      	beq.n	8008bfe <_malloc_r+0xea>
 8008b66:	6823      	ldr	r3, [r4, #0]
 8008b68:	4639      	mov	r1, r7
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	eb04 0903 	add.w	r9, r4, r3
 8008b70:	f002 f828 	bl	800abc4 <_sbrk_r>
 8008b74:	4581      	cmp	r9, r0
 8008b76:	d142      	bne.n	8008bfe <_malloc_r+0xea>
 8008b78:	6821      	ldr	r1, [r4, #0]
 8008b7a:	1a6d      	subs	r5, r5, r1
 8008b7c:	4629      	mov	r1, r5
 8008b7e:	4630      	mov	r0, r6
 8008b80:	f7ff ffa6 	bl	8008ad0 <sbrk_aligned>
 8008b84:	3001      	adds	r0, #1
 8008b86:	d03a      	beq.n	8008bfe <_malloc_r+0xea>
 8008b88:	6823      	ldr	r3, [r4, #0]
 8008b8a:	442b      	add	r3, r5
 8008b8c:	6023      	str	r3, [r4, #0]
 8008b8e:	f8d8 3000 	ldr.w	r3, [r8]
 8008b92:	685a      	ldr	r2, [r3, #4]
 8008b94:	bb62      	cbnz	r2, 8008bf0 <_malloc_r+0xdc>
 8008b96:	f8c8 7000 	str.w	r7, [r8]
 8008b9a:	e00f      	b.n	8008bbc <_malloc_r+0xa8>
 8008b9c:	6822      	ldr	r2, [r4, #0]
 8008b9e:	1b52      	subs	r2, r2, r5
 8008ba0:	d420      	bmi.n	8008be4 <_malloc_r+0xd0>
 8008ba2:	2a0b      	cmp	r2, #11
 8008ba4:	d917      	bls.n	8008bd6 <_malloc_r+0xc2>
 8008ba6:	1961      	adds	r1, r4, r5
 8008ba8:	42a3      	cmp	r3, r4
 8008baa:	6025      	str	r5, [r4, #0]
 8008bac:	bf18      	it	ne
 8008bae:	6059      	strne	r1, [r3, #4]
 8008bb0:	6863      	ldr	r3, [r4, #4]
 8008bb2:	bf08      	it	eq
 8008bb4:	f8c8 1000 	streq.w	r1, [r8]
 8008bb8:	5162      	str	r2, [r4, r5]
 8008bba:	604b      	str	r3, [r1, #4]
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	f000 f82f 	bl	8008c20 <__malloc_unlock>
 8008bc2:	f104 000b 	add.w	r0, r4, #11
 8008bc6:	1d23      	adds	r3, r4, #4
 8008bc8:	f020 0007 	bic.w	r0, r0, #7
 8008bcc:	1ac2      	subs	r2, r0, r3
 8008bce:	bf1c      	itt	ne
 8008bd0:	1a1b      	subne	r3, r3, r0
 8008bd2:	50a3      	strne	r3, [r4, r2]
 8008bd4:	e7af      	b.n	8008b36 <_malloc_r+0x22>
 8008bd6:	6862      	ldr	r2, [r4, #4]
 8008bd8:	42a3      	cmp	r3, r4
 8008bda:	bf0c      	ite	eq
 8008bdc:	f8c8 2000 	streq.w	r2, [r8]
 8008be0:	605a      	strne	r2, [r3, #4]
 8008be2:	e7eb      	b.n	8008bbc <_malloc_r+0xa8>
 8008be4:	4623      	mov	r3, r4
 8008be6:	6864      	ldr	r4, [r4, #4]
 8008be8:	e7ae      	b.n	8008b48 <_malloc_r+0x34>
 8008bea:	463c      	mov	r4, r7
 8008bec:	687f      	ldr	r7, [r7, #4]
 8008bee:	e7b6      	b.n	8008b5e <_malloc_r+0x4a>
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	42a3      	cmp	r3, r4
 8008bf6:	d1fb      	bne.n	8008bf0 <_malloc_r+0xdc>
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	6053      	str	r3, [r2, #4]
 8008bfc:	e7de      	b.n	8008bbc <_malloc_r+0xa8>
 8008bfe:	230c      	movs	r3, #12
 8008c00:	6033      	str	r3, [r6, #0]
 8008c02:	4630      	mov	r0, r6
 8008c04:	f000 f80c 	bl	8008c20 <__malloc_unlock>
 8008c08:	e794      	b.n	8008b34 <_malloc_r+0x20>
 8008c0a:	6005      	str	r5, [r0, #0]
 8008c0c:	e7d6      	b.n	8008bbc <_malloc_r+0xa8>
 8008c0e:	bf00      	nop
 8008c10:	2000069c 	.word	0x2000069c

08008c14 <__malloc_lock>:
 8008c14:	4801      	ldr	r0, [pc, #4]	@ (8008c1c <__malloc_lock+0x8>)
 8008c16:	f002 b822 	b.w	800ac5e <__retarget_lock_acquire_recursive>
 8008c1a:	bf00      	nop
 8008c1c:	200007e0 	.word	0x200007e0

08008c20 <__malloc_unlock>:
 8008c20:	4801      	ldr	r0, [pc, #4]	@ (8008c28 <__malloc_unlock+0x8>)
 8008c22:	f002 b81d 	b.w	800ac60 <__retarget_lock_release_recursive>
 8008c26:	bf00      	nop
 8008c28:	200007e0 	.word	0x200007e0

08008c2c <sulp>:
 8008c2c:	b570      	push	{r4, r5, r6, lr}
 8008c2e:	4604      	mov	r4, r0
 8008c30:	460d      	mov	r5, r1
 8008c32:	ec45 4b10 	vmov	d0, r4, r5
 8008c36:	4616      	mov	r6, r2
 8008c38:	f003 fda4 	bl	800c784 <__ulp>
 8008c3c:	ec51 0b10 	vmov	r0, r1, d0
 8008c40:	b17e      	cbz	r6, 8008c62 <sulp+0x36>
 8008c42:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008c46:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	dd09      	ble.n	8008c62 <sulp+0x36>
 8008c4e:	051b      	lsls	r3, r3, #20
 8008c50:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008c54:	2400      	movs	r4, #0
 8008c56:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008c5a:	4622      	mov	r2, r4
 8008c5c:	462b      	mov	r3, r5
 8008c5e:	f7f7 fcd3 	bl	8000608 <__aeabi_dmul>
 8008c62:	ec41 0b10 	vmov	d0, r0, r1
 8008c66:	bd70      	pop	{r4, r5, r6, pc}

08008c68 <_strtod_l>:
 8008c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6c:	b09f      	sub	sp, #124	@ 0x7c
 8008c6e:	460c      	mov	r4, r1
 8008c70:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008c72:	2200      	movs	r2, #0
 8008c74:	921a      	str	r2, [sp, #104]	@ 0x68
 8008c76:	9005      	str	r0, [sp, #20]
 8008c78:	f04f 0a00 	mov.w	sl, #0
 8008c7c:	f04f 0b00 	mov.w	fp, #0
 8008c80:	460a      	mov	r2, r1
 8008c82:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c84:	7811      	ldrb	r1, [r2, #0]
 8008c86:	292b      	cmp	r1, #43	@ 0x2b
 8008c88:	d04a      	beq.n	8008d20 <_strtod_l+0xb8>
 8008c8a:	d838      	bhi.n	8008cfe <_strtod_l+0x96>
 8008c8c:	290d      	cmp	r1, #13
 8008c8e:	d832      	bhi.n	8008cf6 <_strtod_l+0x8e>
 8008c90:	2908      	cmp	r1, #8
 8008c92:	d832      	bhi.n	8008cfa <_strtod_l+0x92>
 8008c94:	2900      	cmp	r1, #0
 8008c96:	d03b      	beq.n	8008d10 <_strtod_l+0xa8>
 8008c98:	2200      	movs	r2, #0
 8008c9a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008c9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008c9e:	782a      	ldrb	r2, [r5, #0]
 8008ca0:	2a30      	cmp	r2, #48	@ 0x30
 8008ca2:	f040 80b3 	bne.w	8008e0c <_strtod_l+0x1a4>
 8008ca6:	786a      	ldrb	r2, [r5, #1]
 8008ca8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008cac:	2a58      	cmp	r2, #88	@ 0x58
 8008cae:	d16e      	bne.n	8008d8e <_strtod_l+0x126>
 8008cb0:	9302      	str	r3, [sp, #8]
 8008cb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cb4:	9301      	str	r3, [sp, #4]
 8008cb6:	ab1a      	add	r3, sp, #104	@ 0x68
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	4a8e      	ldr	r2, [pc, #568]	@ (8008ef4 <_strtod_l+0x28c>)
 8008cbc:	9805      	ldr	r0, [sp, #20]
 8008cbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008cc0:	a919      	add	r1, sp, #100	@ 0x64
 8008cc2:	f002 ff07 	bl	800bad4 <__gethex>
 8008cc6:	f010 060f 	ands.w	r6, r0, #15
 8008cca:	4604      	mov	r4, r0
 8008ccc:	d005      	beq.n	8008cda <_strtod_l+0x72>
 8008cce:	2e06      	cmp	r6, #6
 8008cd0:	d128      	bne.n	8008d24 <_strtod_l+0xbc>
 8008cd2:	3501      	adds	r5, #1
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	9519      	str	r5, [sp, #100]	@ 0x64
 8008cd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	f040 858e 	bne.w	80097fe <_strtod_l+0xb96>
 8008ce2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ce4:	b1cb      	cbz	r3, 8008d1a <_strtod_l+0xb2>
 8008ce6:	4652      	mov	r2, sl
 8008ce8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008cec:	ec43 2b10 	vmov	d0, r2, r3
 8008cf0:	b01f      	add	sp, #124	@ 0x7c
 8008cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf6:	2920      	cmp	r1, #32
 8008cf8:	d1ce      	bne.n	8008c98 <_strtod_l+0x30>
 8008cfa:	3201      	adds	r2, #1
 8008cfc:	e7c1      	b.n	8008c82 <_strtod_l+0x1a>
 8008cfe:	292d      	cmp	r1, #45	@ 0x2d
 8008d00:	d1ca      	bne.n	8008c98 <_strtod_l+0x30>
 8008d02:	2101      	movs	r1, #1
 8008d04:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008d06:	1c51      	adds	r1, r2, #1
 8008d08:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d0a:	7852      	ldrb	r2, [r2, #1]
 8008d0c:	2a00      	cmp	r2, #0
 8008d0e:	d1c5      	bne.n	8008c9c <_strtod_l+0x34>
 8008d10:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d12:	9419      	str	r4, [sp, #100]	@ 0x64
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f040 8570 	bne.w	80097fa <_strtod_l+0xb92>
 8008d1a:	4652      	mov	r2, sl
 8008d1c:	465b      	mov	r3, fp
 8008d1e:	e7e5      	b.n	8008cec <_strtod_l+0x84>
 8008d20:	2100      	movs	r1, #0
 8008d22:	e7ef      	b.n	8008d04 <_strtod_l+0x9c>
 8008d24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008d26:	b13a      	cbz	r2, 8008d38 <_strtod_l+0xd0>
 8008d28:	2135      	movs	r1, #53	@ 0x35
 8008d2a:	a81c      	add	r0, sp, #112	@ 0x70
 8008d2c:	f003 fe24 	bl	800c978 <__copybits>
 8008d30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d32:	9805      	ldr	r0, [sp, #20]
 8008d34:	f003 f9f2 	bl	800c11c <_Bfree>
 8008d38:	3e01      	subs	r6, #1
 8008d3a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008d3c:	2e04      	cmp	r6, #4
 8008d3e:	d806      	bhi.n	8008d4e <_strtod_l+0xe6>
 8008d40:	e8df f006 	tbb	[pc, r6]
 8008d44:	201d0314 	.word	0x201d0314
 8008d48:	14          	.byte	0x14
 8008d49:	00          	.byte	0x00
 8008d4a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008d4e:	05e1      	lsls	r1, r4, #23
 8008d50:	bf48      	it	mi
 8008d52:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008d56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d5a:	0d1b      	lsrs	r3, r3, #20
 8008d5c:	051b      	lsls	r3, r3, #20
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1bb      	bne.n	8008cda <_strtod_l+0x72>
 8008d62:	f001 ff51 	bl	800ac08 <__errno>
 8008d66:	2322      	movs	r3, #34	@ 0x22
 8008d68:	6003      	str	r3, [r0, #0]
 8008d6a:	e7b6      	b.n	8008cda <_strtod_l+0x72>
 8008d6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008d70:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008d74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008d78:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008d7c:	e7e7      	b.n	8008d4e <_strtod_l+0xe6>
 8008d7e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008efc <_strtod_l+0x294>
 8008d82:	e7e4      	b.n	8008d4e <_strtod_l+0xe6>
 8008d84:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008d88:	f04f 3aff 	mov.w	sl, #4294967295
 8008d8c:	e7df      	b.n	8008d4e <_strtod_l+0xe6>
 8008d8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d90:	1c5a      	adds	r2, r3, #1
 8008d92:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d94:	785b      	ldrb	r3, [r3, #1]
 8008d96:	2b30      	cmp	r3, #48	@ 0x30
 8008d98:	d0f9      	beq.n	8008d8e <_strtod_l+0x126>
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d09d      	beq.n	8008cda <_strtod_l+0x72>
 8008d9e:	2301      	movs	r3, #1
 8008da0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008da2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008da4:	930c      	str	r3, [sp, #48]	@ 0x30
 8008da6:	2300      	movs	r3, #0
 8008da8:	9308      	str	r3, [sp, #32]
 8008daa:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dac:	461f      	mov	r7, r3
 8008dae:	220a      	movs	r2, #10
 8008db0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008db2:	7805      	ldrb	r5, [r0, #0]
 8008db4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008db8:	b2d9      	uxtb	r1, r3
 8008dba:	2909      	cmp	r1, #9
 8008dbc:	d928      	bls.n	8008e10 <_strtod_l+0x1a8>
 8008dbe:	494e      	ldr	r1, [pc, #312]	@ (8008ef8 <_strtod_l+0x290>)
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	f001 fe58 	bl	800aa76 <strncmp>
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	d032      	beq.n	8008e30 <_strtod_l+0x1c8>
 8008dca:	2000      	movs	r0, #0
 8008dcc:	462a      	mov	r2, r5
 8008dce:	4681      	mov	r9, r0
 8008dd0:	463d      	mov	r5, r7
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2a65      	cmp	r2, #101	@ 0x65
 8008dd6:	d001      	beq.n	8008ddc <_strtod_l+0x174>
 8008dd8:	2a45      	cmp	r2, #69	@ 0x45
 8008dda:	d114      	bne.n	8008e06 <_strtod_l+0x19e>
 8008ddc:	b91d      	cbnz	r5, 8008de6 <_strtod_l+0x17e>
 8008dde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008de0:	4302      	orrs	r2, r0
 8008de2:	d095      	beq.n	8008d10 <_strtod_l+0xa8>
 8008de4:	2500      	movs	r5, #0
 8008de6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008de8:	1c62      	adds	r2, r4, #1
 8008dea:	9219      	str	r2, [sp, #100]	@ 0x64
 8008dec:	7862      	ldrb	r2, [r4, #1]
 8008dee:	2a2b      	cmp	r2, #43	@ 0x2b
 8008df0:	d077      	beq.n	8008ee2 <_strtod_l+0x27a>
 8008df2:	2a2d      	cmp	r2, #45	@ 0x2d
 8008df4:	d07b      	beq.n	8008eee <_strtod_l+0x286>
 8008df6:	f04f 0c00 	mov.w	ip, #0
 8008dfa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008dfe:	2909      	cmp	r1, #9
 8008e00:	f240 8082 	bls.w	8008f08 <_strtod_l+0x2a0>
 8008e04:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e06:	f04f 0800 	mov.w	r8, #0
 8008e0a:	e0a2      	b.n	8008f52 <_strtod_l+0x2ea>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	e7c7      	b.n	8008da0 <_strtod_l+0x138>
 8008e10:	2f08      	cmp	r7, #8
 8008e12:	bfd5      	itete	le
 8008e14:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008e16:	9908      	ldrgt	r1, [sp, #32]
 8008e18:	fb02 3301 	mlale	r3, r2, r1, r3
 8008e1c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008e20:	f100 0001 	add.w	r0, r0, #1
 8008e24:	bfd4      	ite	le
 8008e26:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008e28:	9308      	strgt	r3, [sp, #32]
 8008e2a:	3701      	adds	r7, #1
 8008e2c:	9019      	str	r0, [sp, #100]	@ 0x64
 8008e2e:	e7bf      	b.n	8008db0 <_strtod_l+0x148>
 8008e30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e32:	1c5a      	adds	r2, r3, #1
 8008e34:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e36:	785a      	ldrb	r2, [r3, #1]
 8008e38:	b37f      	cbz	r7, 8008e9a <_strtod_l+0x232>
 8008e3a:	4681      	mov	r9, r0
 8008e3c:	463d      	mov	r5, r7
 8008e3e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008e42:	2b09      	cmp	r3, #9
 8008e44:	d912      	bls.n	8008e6c <_strtod_l+0x204>
 8008e46:	2301      	movs	r3, #1
 8008e48:	e7c4      	b.n	8008dd4 <_strtod_l+0x16c>
 8008e4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e4c:	1c5a      	adds	r2, r3, #1
 8008e4e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e50:	785a      	ldrb	r2, [r3, #1]
 8008e52:	3001      	adds	r0, #1
 8008e54:	2a30      	cmp	r2, #48	@ 0x30
 8008e56:	d0f8      	beq.n	8008e4a <_strtod_l+0x1e2>
 8008e58:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008e5c:	2b08      	cmp	r3, #8
 8008e5e:	f200 84d3 	bhi.w	8009808 <_strtod_l+0xba0>
 8008e62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e64:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e66:	4681      	mov	r9, r0
 8008e68:	2000      	movs	r0, #0
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	3a30      	subs	r2, #48	@ 0x30
 8008e6e:	f100 0301 	add.w	r3, r0, #1
 8008e72:	d02a      	beq.n	8008eca <_strtod_l+0x262>
 8008e74:	4499      	add	r9, r3
 8008e76:	eb00 0c05 	add.w	ip, r0, r5
 8008e7a:	462b      	mov	r3, r5
 8008e7c:	210a      	movs	r1, #10
 8008e7e:	4563      	cmp	r3, ip
 8008e80:	d10d      	bne.n	8008e9e <_strtod_l+0x236>
 8008e82:	1c69      	adds	r1, r5, #1
 8008e84:	4401      	add	r1, r0
 8008e86:	4428      	add	r0, r5
 8008e88:	2808      	cmp	r0, #8
 8008e8a:	dc16      	bgt.n	8008eba <_strtod_l+0x252>
 8008e8c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008e8e:	230a      	movs	r3, #10
 8008e90:	fb03 2300 	mla	r3, r3, r0, r2
 8008e94:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e96:	2300      	movs	r3, #0
 8008e98:	e018      	b.n	8008ecc <_strtod_l+0x264>
 8008e9a:	4638      	mov	r0, r7
 8008e9c:	e7da      	b.n	8008e54 <_strtod_l+0x1ec>
 8008e9e:	2b08      	cmp	r3, #8
 8008ea0:	f103 0301 	add.w	r3, r3, #1
 8008ea4:	dc03      	bgt.n	8008eae <_strtod_l+0x246>
 8008ea6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008ea8:	434e      	muls	r6, r1
 8008eaa:	960a      	str	r6, [sp, #40]	@ 0x28
 8008eac:	e7e7      	b.n	8008e7e <_strtod_l+0x216>
 8008eae:	2b10      	cmp	r3, #16
 8008eb0:	bfde      	ittt	le
 8008eb2:	9e08      	ldrle	r6, [sp, #32]
 8008eb4:	434e      	mulle	r6, r1
 8008eb6:	9608      	strle	r6, [sp, #32]
 8008eb8:	e7e1      	b.n	8008e7e <_strtod_l+0x216>
 8008eba:	280f      	cmp	r0, #15
 8008ebc:	dceb      	bgt.n	8008e96 <_strtod_l+0x22e>
 8008ebe:	9808      	ldr	r0, [sp, #32]
 8008ec0:	230a      	movs	r3, #10
 8008ec2:	fb03 2300 	mla	r3, r3, r0, r2
 8008ec6:	9308      	str	r3, [sp, #32]
 8008ec8:	e7e5      	b.n	8008e96 <_strtod_l+0x22e>
 8008eca:	4629      	mov	r1, r5
 8008ecc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ece:	1c50      	adds	r0, r2, #1
 8008ed0:	9019      	str	r0, [sp, #100]	@ 0x64
 8008ed2:	7852      	ldrb	r2, [r2, #1]
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	460d      	mov	r5, r1
 8008ed8:	e7b1      	b.n	8008e3e <_strtod_l+0x1d6>
 8008eda:	f04f 0900 	mov.w	r9, #0
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e77d      	b.n	8008dde <_strtod_l+0x176>
 8008ee2:	f04f 0c00 	mov.w	ip, #0
 8008ee6:	1ca2      	adds	r2, r4, #2
 8008ee8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008eea:	78a2      	ldrb	r2, [r4, #2]
 8008eec:	e785      	b.n	8008dfa <_strtod_l+0x192>
 8008eee:	f04f 0c01 	mov.w	ip, #1
 8008ef2:	e7f8      	b.n	8008ee6 <_strtod_l+0x27e>
 8008ef4:	0800d794 	.word	0x0800d794
 8008ef8:	0800d77c 	.word	0x0800d77c
 8008efc:	7ff00000 	.word	0x7ff00000
 8008f00:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f02:	1c51      	adds	r1, r2, #1
 8008f04:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f06:	7852      	ldrb	r2, [r2, #1]
 8008f08:	2a30      	cmp	r2, #48	@ 0x30
 8008f0a:	d0f9      	beq.n	8008f00 <_strtod_l+0x298>
 8008f0c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008f10:	2908      	cmp	r1, #8
 8008f12:	f63f af78 	bhi.w	8008e06 <_strtod_l+0x19e>
 8008f16:	3a30      	subs	r2, #48	@ 0x30
 8008f18:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f1c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008f1e:	f04f 080a 	mov.w	r8, #10
 8008f22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f24:	1c56      	adds	r6, r2, #1
 8008f26:	9619      	str	r6, [sp, #100]	@ 0x64
 8008f28:	7852      	ldrb	r2, [r2, #1]
 8008f2a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008f2e:	f1be 0f09 	cmp.w	lr, #9
 8008f32:	d939      	bls.n	8008fa8 <_strtod_l+0x340>
 8008f34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008f36:	1a76      	subs	r6, r6, r1
 8008f38:	2e08      	cmp	r6, #8
 8008f3a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008f3e:	dc03      	bgt.n	8008f48 <_strtod_l+0x2e0>
 8008f40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008f42:	4588      	cmp	r8, r1
 8008f44:	bfa8      	it	ge
 8008f46:	4688      	movge	r8, r1
 8008f48:	f1bc 0f00 	cmp.w	ip, #0
 8008f4c:	d001      	beq.n	8008f52 <_strtod_l+0x2ea>
 8008f4e:	f1c8 0800 	rsb	r8, r8, #0
 8008f52:	2d00      	cmp	r5, #0
 8008f54:	d14e      	bne.n	8008ff4 <_strtod_l+0x38c>
 8008f56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f58:	4308      	orrs	r0, r1
 8008f5a:	f47f aebe 	bne.w	8008cda <_strtod_l+0x72>
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f47f aed6 	bne.w	8008d10 <_strtod_l+0xa8>
 8008f64:	2a69      	cmp	r2, #105	@ 0x69
 8008f66:	d028      	beq.n	8008fba <_strtod_l+0x352>
 8008f68:	dc25      	bgt.n	8008fb6 <_strtod_l+0x34e>
 8008f6a:	2a49      	cmp	r2, #73	@ 0x49
 8008f6c:	d025      	beq.n	8008fba <_strtod_l+0x352>
 8008f6e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008f70:	f47f aece 	bne.w	8008d10 <_strtod_l+0xa8>
 8008f74:	499b      	ldr	r1, [pc, #620]	@ (80091e4 <_strtod_l+0x57c>)
 8008f76:	a819      	add	r0, sp, #100	@ 0x64
 8008f78:	f002 ffce 	bl	800bf18 <__match>
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	f43f aec7 	beq.w	8008d10 <_strtod_l+0xa8>
 8008f82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	2b28      	cmp	r3, #40	@ 0x28
 8008f88:	d12e      	bne.n	8008fe8 <_strtod_l+0x380>
 8008f8a:	4997      	ldr	r1, [pc, #604]	@ (80091e8 <_strtod_l+0x580>)
 8008f8c:	aa1c      	add	r2, sp, #112	@ 0x70
 8008f8e:	a819      	add	r0, sp, #100	@ 0x64
 8008f90:	f002 ffd6 	bl	800bf40 <__hexnan>
 8008f94:	2805      	cmp	r0, #5
 8008f96:	d127      	bne.n	8008fe8 <_strtod_l+0x380>
 8008f98:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008f9a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008f9e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008fa2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008fa6:	e698      	b.n	8008cda <_strtod_l+0x72>
 8008fa8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008faa:	fb08 2101 	mla	r1, r8, r1, r2
 8008fae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008fb2:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fb4:	e7b5      	b.n	8008f22 <_strtod_l+0x2ba>
 8008fb6:	2a6e      	cmp	r2, #110	@ 0x6e
 8008fb8:	e7da      	b.n	8008f70 <_strtod_l+0x308>
 8008fba:	498c      	ldr	r1, [pc, #560]	@ (80091ec <_strtod_l+0x584>)
 8008fbc:	a819      	add	r0, sp, #100	@ 0x64
 8008fbe:	f002 ffab 	bl	800bf18 <__match>
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	f43f aea4 	beq.w	8008d10 <_strtod_l+0xa8>
 8008fc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fca:	4989      	ldr	r1, [pc, #548]	@ (80091f0 <_strtod_l+0x588>)
 8008fcc:	3b01      	subs	r3, #1
 8008fce:	a819      	add	r0, sp, #100	@ 0x64
 8008fd0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008fd2:	f002 ffa1 	bl	800bf18 <__match>
 8008fd6:	b910      	cbnz	r0, 8008fde <_strtod_l+0x376>
 8008fd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fda:	3301      	adds	r3, #1
 8008fdc:	9319      	str	r3, [sp, #100]	@ 0x64
 8008fde:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009200 <_strtod_l+0x598>
 8008fe2:	f04f 0a00 	mov.w	sl, #0
 8008fe6:	e678      	b.n	8008cda <_strtod_l+0x72>
 8008fe8:	4882      	ldr	r0, [pc, #520]	@ (80091f4 <_strtod_l+0x58c>)
 8008fea:	f001 fe49 	bl	800ac80 <nan>
 8008fee:	ec5b ab10 	vmov	sl, fp, d0
 8008ff2:	e672      	b.n	8008cda <_strtod_l+0x72>
 8008ff4:	eba8 0309 	sub.w	r3, r8, r9
 8008ff8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008ffa:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ffc:	2f00      	cmp	r7, #0
 8008ffe:	bf08      	it	eq
 8009000:	462f      	moveq	r7, r5
 8009002:	2d10      	cmp	r5, #16
 8009004:	462c      	mov	r4, r5
 8009006:	bfa8      	it	ge
 8009008:	2410      	movge	r4, #16
 800900a:	f7f7 fa83 	bl	8000514 <__aeabi_ui2d>
 800900e:	2d09      	cmp	r5, #9
 8009010:	4682      	mov	sl, r0
 8009012:	468b      	mov	fp, r1
 8009014:	dc13      	bgt.n	800903e <_strtod_l+0x3d6>
 8009016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009018:	2b00      	cmp	r3, #0
 800901a:	f43f ae5e 	beq.w	8008cda <_strtod_l+0x72>
 800901e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009020:	dd78      	ble.n	8009114 <_strtod_l+0x4ac>
 8009022:	2b16      	cmp	r3, #22
 8009024:	dc5f      	bgt.n	80090e6 <_strtod_l+0x47e>
 8009026:	4974      	ldr	r1, [pc, #464]	@ (80091f8 <_strtod_l+0x590>)
 8009028:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800902c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009030:	4652      	mov	r2, sl
 8009032:	465b      	mov	r3, fp
 8009034:	f7f7 fae8 	bl	8000608 <__aeabi_dmul>
 8009038:	4682      	mov	sl, r0
 800903a:	468b      	mov	fp, r1
 800903c:	e64d      	b.n	8008cda <_strtod_l+0x72>
 800903e:	4b6e      	ldr	r3, [pc, #440]	@ (80091f8 <_strtod_l+0x590>)
 8009040:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009044:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009048:	f7f7 fade 	bl	8000608 <__aeabi_dmul>
 800904c:	4682      	mov	sl, r0
 800904e:	9808      	ldr	r0, [sp, #32]
 8009050:	468b      	mov	fp, r1
 8009052:	f7f7 fa5f 	bl	8000514 <__aeabi_ui2d>
 8009056:	4602      	mov	r2, r0
 8009058:	460b      	mov	r3, r1
 800905a:	4650      	mov	r0, sl
 800905c:	4659      	mov	r1, fp
 800905e:	f7f7 f91d 	bl	800029c <__adddf3>
 8009062:	2d0f      	cmp	r5, #15
 8009064:	4682      	mov	sl, r0
 8009066:	468b      	mov	fp, r1
 8009068:	ddd5      	ble.n	8009016 <_strtod_l+0x3ae>
 800906a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800906c:	1b2c      	subs	r4, r5, r4
 800906e:	441c      	add	r4, r3
 8009070:	2c00      	cmp	r4, #0
 8009072:	f340 8096 	ble.w	80091a2 <_strtod_l+0x53a>
 8009076:	f014 030f 	ands.w	r3, r4, #15
 800907a:	d00a      	beq.n	8009092 <_strtod_l+0x42a>
 800907c:	495e      	ldr	r1, [pc, #376]	@ (80091f8 <_strtod_l+0x590>)
 800907e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009082:	4652      	mov	r2, sl
 8009084:	465b      	mov	r3, fp
 8009086:	e9d1 0100 	ldrd	r0, r1, [r1]
 800908a:	f7f7 fabd 	bl	8000608 <__aeabi_dmul>
 800908e:	4682      	mov	sl, r0
 8009090:	468b      	mov	fp, r1
 8009092:	f034 040f 	bics.w	r4, r4, #15
 8009096:	d073      	beq.n	8009180 <_strtod_l+0x518>
 8009098:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800909c:	dd48      	ble.n	8009130 <_strtod_l+0x4c8>
 800909e:	2400      	movs	r4, #0
 80090a0:	46a0      	mov	r8, r4
 80090a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80090a4:	46a1      	mov	r9, r4
 80090a6:	9a05      	ldr	r2, [sp, #20]
 80090a8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009200 <_strtod_l+0x598>
 80090ac:	2322      	movs	r3, #34	@ 0x22
 80090ae:	6013      	str	r3, [r2, #0]
 80090b0:	f04f 0a00 	mov.w	sl, #0
 80090b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	f43f ae0f 	beq.w	8008cda <_strtod_l+0x72>
 80090bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090be:	9805      	ldr	r0, [sp, #20]
 80090c0:	f003 f82c 	bl	800c11c <_Bfree>
 80090c4:	9805      	ldr	r0, [sp, #20]
 80090c6:	4649      	mov	r1, r9
 80090c8:	f003 f828 	bl	800c11c <_Bfree>
 80090cc:	9805      	ldr	r0, [sp, #20]
 80090ce:	4641      	mov	r1, r8
 80090d0:	f003 f824 	bl	800c11c <_Bfree>
 80090d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090d6:	9805      	ldr	r0, [sp, #20]
 80090d8:	f003 f820 	bl	800c11c <_Bfree>
 80090dc:	9805      	ldr	r0, [sp, #20]
 80090de:	4621      	mov	r1, r4
 80090e0:	f003 f81c 	bl	800c11c <_Bfree>
 80090e4:	e5f9      	b.n	8008cda <_strtod_l+0x72>
 80090e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80090ec:	4293      	cmp	r3, r2
 80090ee:	dbbc      	blt.n	800906a <_strtod_l+0x402>
 80090f0:	4c41      	ldr	r4, [pc, #260]	@ (80091f8 <_strtod_l+0x590>)
 80090f2:	f1c5 050f 	rsb	r5, r5, #15
 80090f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80090fa:	4652      	mov	r2, sl
 80090fc:	465b      	mov	r3, fp
 80090fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009102:	f7f7 fa81 	bl	8000608 <__aeabi_dmul>
 8009106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009108:	1b5d      	subs	r5, r3, r5
 800910a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800910e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009112:	e78f      	b.n	8009034 <_strtod_l+0x3cc>
 8009114:	3316      	adds	r3, #22
 8009116:	dba8      	blt.n	800906a <_strtod_l+0x402>
 8009118:	4b37      	ldr	r3, [pc, #220]	@ (80091f8 <_strtod_l+0x590>)
 800911a:	eba9 0808 	sub.w	r8, r9, r8
 800911e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009122:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009126:	4650      	mov	r0, sl
 8009128:	4659      	mov	r1, fp
 800912a:	f7f7 fb97 	bl	800085c <__aeabi_ddiv>
 800912e:	e783      	b.n	8009038 <_strtod_l+0x3d0>
 8009130:	4b32      	ldr	r3, [pc, #200]	@ (80091fc <_strtod_l+0x594>)
 8009132:	9308      	str	r3, [sp, #32]
 8009134:	2300      	movs	r3, #0
 8009136:	1124      	asrs	r4, r4, #4
 8009138:	4650      	mov	r0, sl
 800913a:	4659      	mov	r1, fp
 800913c:	461e      	mov	r6, r3
 800913e:	2c01      	cmp	r4, #1
 8009140:	dc21      	bgt.n	8009186 <_strtod_l+0x51e>
 8009142:	b10b      	cbz	r3, 8009148 <_strtod_l+0x4e0>
 8009144:	4682      	mov	sl, r0
 8009146:	468b      	mov	fp, r1
 8009148:	492c      	ldr	r1, [pc, #176]	@ (80091fc <_strtod_l+0x594>)
 800914a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800914e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009152:	4652      	mov	r2, sl
 8009154:	465b      	mov	r3, fp
 8009156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800915a:	f7f7 fa55 	bl	8000608 <__aeabi_dmul>
 800915e:	4b28      	ldr	r3, [pc, #160]	@ (8009200 <_strtod_l+0x598>)
 8009160:	460a      	mov	r2, r1
 8009162:	400b      	ands	r3, r1
 8009164:	4927      	ldr	r1, [pc, #156]	@ (8009204 <_strtod_l+0x59c>)
 8009166:	428b      	cmp	r3, r1
 8009168:	4682      	mov	sl, r0
 800916a:	d898      	bhi.n	800909e <_strtod_l+0x436>
 800916c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009170:	428b      	cmp	r3, r1
 8009172:	bf86      	itte	hi
 8009174:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009208 <_strtod_l+0x5a0>
 8009178:	f04f 3aff 	movhi.w	sl, #4294967295
 800917c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009180:	2300      	movs	r3, #0
 8009182:	9308      	str	r3, [sp, #32]
 8009184:	e07a      	b.n	800927c <_strtod_l+0x614>
 8009186:	07e2      	lsls	r2, r4, #31
 8009188:	d505      	bpl.n	8009196 <_strtod_l+0x52e>
 800918a:	9b08      	ldr	r3, [sp, #32]
 800918c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009190:	f7f7 fa3a 	bl	8000608 <__aeabi_dmul>
 8009194:	2301      	movs	r3, #1
 8009196:	9a08      	ldr	r2, [sp, #32]
 8009198:	3208      	adds	r2, #8
 800919a:	3601      	adds	r6, #1
 800919c:	1064      	asrs	r4, r4, #1
 800919e:	9208      	str	r2, [sp, #32]
 80091a0:	e7cd      	b.n	800913e <_strtod_l+0x4d6>
 80091a2:	d0ed      	beq.n	8009180 <_strtod_l+0x518>
 80091a4:	4264      	negs	r4, r4
 80091a6:	f014 020f 	ands.w	r2, r4, #15
 80091aa:	d00a      	beq.n	80091c2 <_strtod_l+0x55a>
 80091ac:	4b12      	ldr	r3, [pc, #72]	@ (80091f8 <_strtod_l+0x590>)
 80091ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091b2:	4650      	mov	r0, sl
 80091b4:	4659      	mov	r1, fp
 80091b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ba:	f7f7 fb4f 	bl	800085c <__aeabi_ddiv>
 80091be:	4682      	mov	sl, r0
 80091c0:	468b      	mov	fp, r1
 80091c2:	1124      	asrs	r4, r4, #4
 80091c4:	d0dc      	beq.n	8009180 <_strtod_l+0x518>
 80091c6:	2c1f      	cmp	r4, #31
 80091c8:	dd20      	ble.n	800920c <_strtod_l+0x5a4>
 80091ca:	2400      	movs	r4, #0
 80091cc:	46a0      	mov	r8, r4
 80091ce:	940a      	str	r4, [sp, #40]	@ 0x28
 80091d0:	46a1      	mov	r9, r4
 80091d2:	9a05      	ldr	r2, [sp, #20]
 80091d4:	2322      	movs	r3, #34	@ 0x22
 80091d6:	f04f 0a00 	mov.w	sl, #0
 80091da:	f04f 0b00 	mov.w	fp, #0
 80091de:	6013      	str	r3, [r2, #0]
 80091e0:	e768      	b.n	80090b4 <_strtod_l+0x44c>
 80091e2:	bf00      	nop
 80091e4:	0800d7dd 	.word	0x0800d7dd
 80091e8:	0800d780 	.word	0x0800d780
 80091ec:	0800d7d5 	.word	0x0800d7d5
 80091f0:	0800d8c1 	.word	0x0800d8c1
 80091f4:	0800d8bd 	.word	0x0800d8bd
 80091f8:	0800da28 	.word	0x0800da28
 80091fc:	0800da00 	.word	0x0800da00
 8009200:	7ff00000 	.word	0x7ff00000
 8009204:	7ca00000 	.word	0x7ca00000
 8009208:	7fefffff 	.word	0x7fefffff
 800920c:	f014 0310 	ands.w	r3, r4, #16
 8009210:	bf18      	it	ne
 8009212:	236a      	movne	r3, #106	@ 0x6a
 8009214:	4ea9      	ldr	r6, [pc, #676]	@ (80094bc <_strtod_l+0x854>)
 8009216:	9308      	str	r3, [sp, #32]
 8009218:	4650      	mov	r0, sl
 800921a:	4659      	mov	r1, fp
 800921c:	2300      	movs	r3, #0
 800921e:	07e2      	lsls	r2, r4, #31
 8009220:	d504      	bpl.n	800922c <_strtod_l+0x5c4>
 8009222:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009226:	f7f7 f9ef 	bl	8000608 <__aeabi_dmul>
 800922a:	2301      	movs	r3, #1
 800922c:	1064      	asrs	r4, r4, #1
 800922e:	f106 0608 	add.w	r6, r6, #8
 8009232:	d1f4      	bne.n	800921e <_strtod_l+0x5b6>
 8009234:	b10b      	cbz	r3, 800923a <_strtod_l+0x5d2>
 8009236:	4682      	mov	sl, r0
 8009238:	468b      	mov	fp, r1
 800923a:	9b08      	ldr	r3, [sp, #32]
 800923c:	b1b3      	cbz	r3, 800926c <_strtod_l+0x604>
 800923e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009242:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009246:	2b00      	cmp	r3, #0
 8009248:	4659      	mov	r1, fp
 800924a:	dd0f      	ble.n	800926c <_strtod_l+0x604>
 800924c:	2b1f      	cmp	r3, #31
 800924e:	dd55      	ble.n	80092fc <_strtod_l+0x694>
 8009250:	2b34      	cmp	r3, #52	@ 0x34
 8009252:	bfde      	ittt	le
 8009254:	f04f 33ff 	movle.w	r3, #4294967295
 8009258:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800925c:	4093      	lslle	r3, r2
 800925e:	f04f 0a00 	mov.w	sl, #0
 8009262:	bfcc      	ite	gt
 8009264:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009268:	ea03 0b01 	andle.w	fp, r3, r1
 800926c:	2200      	movs	r2, #0
 800926e:	2300      	movs	r3, #0
 8009270:	4650      	mov	r0, sl
 8009272:	4659      	mov	r1, fp
 8009274:	f7f7 fc30 	bl	8000ad8 <__aeabi_dcmpeq>
 8009278:	2800      	cmp	r0, #0
 800927a:	d1a6      	bne.n	80091ca <_strtod_l+0x562>
 800927c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800927e:	9300      	str	r3, [sp, #0]
 8009280:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009282:	9805      	ldr	r0, [sp, #20]
 8009284:	462b      	mov	r3, r5
 8009286:	463a      	mov	r2, r7
 8009288:	f002 ffb0 	bl	800c1ec <__s2b>
 800928c:	900a      	str	r0, [sp, #40]	@ 0x28
 800928e:	2800      	cmp	r0, #0
 8009290:	f43f af05 	beq.w	800909e <_strtod_l+0x436>
 8009294:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009296:	2a00      	cmp	r2, #0
 8009298:	eba9 0308 	sub.w	r3, r9, r8
 800929c:	bfa8      	it	ge
 800929e:	2300      	movge	r3, #0
 80092a0:	9312      	str	r3, [sp, #72]	@ 0x48
 80092a2:	2400      	movs	r4, #0
 80092a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80092a8:	9316      	str	r3, [sp, #88]	@ 0x58
 80092aa:	46a0      	mov	r8, r4
 80092ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092ae:	9805      	ldr	r0, [sp, #20]
 80092b0:	6859      	ldr	r1, [r3, #4]
 80092b2:	f002 fef3 	bl	800c09c <_Balloc>
 80092b6:	4681      	mov	r9, r0
 80092b8:	2800      	cmp	r0, #0
 80092ba:	f43f aef4 	beq.w	80090a6 <_strtod_l+0x43e>
 80092be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092c0:	691a      	ldr	r2, [r3, #16]
 80092c2:	3202      	adds	r2, #2
 80092c4:	f103 010c 	add.w	r1, r3, #12
 80092c8:	0092      	lsls	r2, r2, #2
 80092ca:	300c      	adds	r0, #12
 80092cc:	f001 fcc9 	bl	800ac62 <memcpy>
 80092d0:	ec4b ab10 	vmov	d0, sl, fp
 80092d4:	9805      	ldr	r0, [sp, #20]
 80092d6:	aa1c      	add	r2, sp, #112	@ 0x70
 80092d8:	a91b      	add	r1, sp, #108	@ 0x6c
 80092da:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80092de:	f003 fac1 	bl	800c864 <__d2b>
 80092e2:	901a      	str	r0, [sp, #104]	@ 0x68
 80092e4:	2800      	cmp	r0, #0
 80092e6:	f43f aede 	beq.w	80090a6 <_strtod_l+0x43e>
 80092ea:	9805      	ldr	r0, [sp, #20]
 80092ec:	2101      	movs	r1, #1
 80092ee:	f003 f813 	bl	800c318 <__i2b>
 80092f2:	4680      	mov	r8, r0
 80092f4:	b948      	cbnz	r0, 800930a <_strtod_l+0x6a2>
 80092f6:	f04f 0800 	mov.w	r8, #0
 80092fa:	e6d4      	b.n	80090a6 <_strtod_l+0x43e>
 80092fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009300:	fa02 f303 	lsl.w	r3, r2, r3
 8009304:	ea03 0a0a 	and.w	sl, r3, sl
 8009308:	e7b0      	b.n	800926c <_strtod_l+0x604>
 800930a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800930c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800930e:	2d00      	cmp	r5, #0
 8009310:	bfab      	itete	ge
 8009312:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009314:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009316:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009318:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800931a:	bfac      	ite	ge
 800931c:	18ef      	addge	r7, r5, r3
 800931e:	1b5e      	sublt	r6, r3, r5
 8009320:	9b08      	ldr	r3, [sp, #32]
 8009322:	1aed      	subs	r5, r5, r3
 8009324:	4415      	add	r5, r2
 8009326:	4b66      	ldr	r3, [pc, #408]	@ (80094c0 <_strtod_l+0x858>)
 8009328:	3d01      	subs	r5, #1
 800932a:	429d      	cmp	r5, r3
 800932c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009330:	da50      	bge.n	80093d4 <_strtod_l+0x76c>
 8009332:	1b5b      	subs	r3, r3, r5
 8009334:	2b1f      	cmp	r3, #31
 8009336:	eba2 0203 	sub.w	r2, r2, r3
 800933a:	f04f 0101 	mov.w	r1, #1
 800933e:	dc3d      	bgt.n	80093bc <_strtod_l+0x754>
 8009340:	fa01 f303 	lsl.w	r3, r1, r3
 8009344:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009346:	2300      	movs	r3, #0
 8009348:	9310      	str	r3, [sp, #64]	@ 0x40
 800934a:	18bd      	adds	r5, r7, r2
 800934c:	9b08      	ldr	r3, [sp, #32]
 800934e:	42af      	cmp	r7, r5
 8009350:	4416      	add	r6, r2
 8009352:	441e      	add	r6, r3
 8009354:	463b      	mov	r3, r7
 8009356:	bfa8      	it	ge
 8009358:	462b      	movge	r3, r5
 800935a:	42b3      	cmp	r3, r6
 800935c:	bfa8      	it	ge
 800935e:	4633      	movge	r3, r6
 8009360:	2b00      	cmp	r3, #0
 8009362:	bfc2      	ittt	gt
 8009364:	1aed      	subgt	r5, r5, r3
 8009366:	1af6      	subgt	r6, r6, r3
 8009368:	1aff      	subgt	r7, r7, r3
 800936a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800936c:	2b00      	cmp	r3, #0
 800936e:	dd16      	ble.n	800939e <_strtod_l+0x736>
 8009370:	4641      	mov	r1, r8
 8009372:	9805      	ldr	r0, [sp, #20]
 8009374:	461a      	mov	r2, r3
 8009376:	f003 f88f 	bl	800c498 <__pow5mult>
 800937a:	4680      	mov	r8, r0
 800937c:	2800      	cmp	r0, #0
 800937e:	d0ba      	beq.n	80092f6 <_strtod_l+0x68e>
 8009380:	4601      	mov	r1, r0
 8009382:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009384:	9805      	ldr	r0, [sp, #20]
 8009386:	f002 ffdd 	bl	800c344 <__multiply>
 800938a:	900e      	str	r0, [sp, #56]	@ 0x38
 800938c:	2800      	cmp	r0, #0
 800938e:	f43f ae8a 	beq.w	80090a6 <_strtod_l+0x43e>
 8009392:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009394:	9805      	ldr	r0, [sp, #20]
 8009396:	f002 fec1 	bl	800c11c <_Bfree>
 800939a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800939c:	931a      	str	r3, [sp, #104]	@ 0x68
 800939e:	2d00      	cmp	r5, #0
 80093a0:	dc1d      	bgt.n	80093de <_strtod_l+0x776>
 80093a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	dd23      	ble.n	80093f0 <_strtod_l+0x788>
 80093a8:	4649      	mov	r1, r9
 80093aa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80093ac:	9805      	ldr	r0, [sp, #20]
 80093ae:	f003 f873 	bl	800c498 <__pow5mult>
 80093b2:	4681      	mov	r9, r0
 80093b4:	b9e0      	cbnz	r0, 80093f0 <_strtod_l+0x788>
 80093b6:	f04f 0900 	mov.w	r9, #0
 80093ba:	e674      	b.n	80090a6 <_strtod_l+0x43e>
 80093bc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80093c0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80093c4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80093c8:	35e2      	adds	r5, #226	@ 0xe2
 80093ca:	fa01 f305 	lsl.w	r3, r1, r5
 80093ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80093d0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80093d2:	e7ba      	b.n	800934a <_strtod_l+0x6e2>
 80093d4:	2300      	movs	r3, #0
 80093d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80093d8:	2301      	movs	r3, #1
 80093da:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093dc:	e7b5      	b.n	800934a <_strtod_l+0x6e2>
 80093de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093e0:	9805      	ldr	r0, [sp, #20]
 80093e2:	462a      	mov	r2, r5
 80093e4:	f003 f8b2 	bl	800c54c <__lshift>
 80093e8:	901a      	str	r0, [sp, #104]	@ 0x68
 80093ea:	2800      	cmp	r0, #0
 80093ec:	d1d9      	bne.n	80093a2 <_strtod_l+0x73a>
 80093ee:	e65a      	b.n	80090a6 <_strtod_l+0x43e>
 80093f0:	2e00      	cmp	r6, #0
 80093f2:	dd07      	ble.n	8009404 <_strtod_l+0x79c>
 80093f4:	4649      	mov	r1, r9
 80093f6:	9805      	ldr	r0, [sp, #20]
 80093f8:	4632      	mov	r2, r6
 80093fa:	f003 f8a7 	bl	800c54c <__lshift>
 80093fe:	4681      	mov	r9, r0
 8009400:	2800      	cmp	r0, #0
 8009402:	d0d8      	beq.n	80093b6 <_strtod_l+0x74e>
 8009404:	2f00      	cmp	r7, #0
 8009406:	dd08      	ble.n	800941a <_strtod_l+0x7b2>
 8009408:	4641      	mov	r1, r8
 800940a:	9805      	ldr	r0, [sp, #20]
 800940c:	463a      	mov	r2, r7
 800940e:	f003 f89d 	bl	800c54c <__lshift>
 8009412:	4680      	mov	r8, r0
 8009414:	2800      	cmp	r0, #0
 8009416:	f43f ae46 	beq.w	80090a6 <_strtod_l+0x43e>
 800941a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800941c:	9805      	ldr	r0, [sp, #20]
 800941e:	464a      	mov	r2, r9
 8009420:	f003 f91c 	bl	800c65c <__mdiff>
 8009424:	4604      	mov	r4, r0
 8009426:	2800      	cmp	r0, #0
 8009428:	f43f ae3d 	beq.w	80090a6 <_strtod_l+0x43e>
 800942c:	68c3      	ldr	r3, [r0, #12]
 800942e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009430:	2300      	movs	r3, #0
 8009432:	60c3      	str	r3, [r0, #12]
 8009434:	4641      	mov	r1, r8
 8009436:	f003 f8f5 	bl	800c624 <__mcmp>
 800943a:	2800      	cmp	r0, #0
 800943c:	da46      	bge.n	80094cc <_strtod_l+0x864>
 800943e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009440:	ea53 030a 	orrs.w	r3, r3, sl
 8009444:	d16c      	bne.n	8009520 <_strtod_l+0x8b8>
 8009446:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800944a:	2b00      	cmp	r3, #0
 800944c:	d168      	bne.n	8009520 <_strtod_l+0x8b8>
 800944e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009452:	0d1b      	lsrs	r3, r3, #20
 8009454:	051b      	lsls	r3, r3, #20
 8009456:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800945a:	d961      	bls.n	8009520 <_strtod_l+0x8b8>
 800945c:	6963      	ldr	r3, [r4, #20]
 800945e:	b913      	cbnz	r3, 8009466 <_strtod_l+0x7fe>
 8009460:	6923      	ldr	r3, [r4, #16]
 8009462:	2b01      	cmp	r3, #1
 8009464:	dd5c      	ble.n	8009520 <_strtod_l+0x8b8>
 8009466:	4621      	mov	r1, r4
 8009468:	2201      	movs	r2, #1
 800946a:	9805      	ldr	r0, [sp, #20]
 800946c:	f003 f86e 	bl	800c54c <__lshift>
 8009470:	4641      	mov	r1, r8
 8009472:	4604      	mov	r4, r0
 8009474:	f003 f8d6 	bl	800c624 <__mcmp>
 8009478:	2800      	cmp	r0, #0
 800947a:	dd51      	ble.n	8009520 <_strtod_l+0x8b8>
 800947c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009480:	9a08      	ldr	r2, [sp, #32]
 8009482:	0d1b      	lsrs	r3, r3, #20
 8009484:	051b      	lsls	r3, r3, #20
 8009486:	2a00      	cmp	r2, #0
 8009488:	d06b      	beq.n	8009562 <_strtod_l+0x8fa>
 800948a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800948e:	d868      	bhi.n	8009562 <_strtod_l+0x8fa>
 8009490:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009494:	f67f ae9d 	bls.w	80091d2 <_strtod_l+0x56a>
 8009498:	4b0a      	ldr	r3, [pc, #40]	@ (80094c4 <_strtod_l+0x85c>)
 800949a:	4650      	mov	r0, sl
 800949c:	4659      	mov	r1, fp
 800949e:	2200      	movs	r2, #0
 80094a0:	f7f7 f8b2 	bl	8000608 <__aeabi_dmul>
 80094a4:	4b08      	ldr	r3, [pc, #32]	@ (80094c8 <_strtod_l+0x860>)
 80094a6:	400b      	ands	r3, r1
 80094a8:	4682      	mov	sl, r0
 80094aa:	468b      	mov	fp, r1
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	f47f ae05 	bne.w	80090bc <_strtod_l+0x454>
 80094b2:	9a05      	ldr	r2, [sp, #20]
 80094b4:	2322      	movs	r3, #34	@ 0x22
 80094b6:	6013      	str	r3, [r2, #0]
 80094b8:	e600      	b.n	80090bc <_strtod_l+0x454>
 80094ba:	bf00      	nop
 80094bc:	0800d7a8 	.word	0x0800d7a8
 80094c0:	fffffc02 	.word	0xfffffc02
 80094c4:	39500000 	.word	0x39500000
 80094c8:	7ff00000 	.word	0x7ff00000
 80094cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80094d0:	d165      	bne.n	800959e <_strtod_l+0x936>
 80094d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80094d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80094d8:	b35a      	cbz	r2, 8009532 <_strtod_l+0x8ca>
 80094da:	4a9f      	ldr	r2, [pc, #636]	@ (8009758 <_strtod_l+0xaf0>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d12b      	bne.n	8009538 <_strtod_l+0x8d0>
 80094e0:	9b08      	ldr	r3, [sp, #32]
 80094e2:	4651      	mov	r1, sl
 80094e4:	b303      	cbz	r3, 8009528 <_strtod_l+0x8c0>
 80094e6:	4b9d      	ldr	r3, [pc, #628]	@ (800975c <_strtod_l+0xaf4>)
 80094e8:	465a      	mov	r2, fp
 80094ea:	4013      	ands	r3, r2
 80094ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80094f0:	f04f 32ff 	mov.w	r2, #4294967295
 80094f4:	d81b      	bhi.n	800952e <_strtod_l+0x8c6>
 80094f6:	0d1b      	lsrs	r3, r3, #20
 80094f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80094fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009500:	4299      	cmp	r1, r3
 8009502:	d119      	bne.n	8009538 <_strtod_l+0x8d0>
 8009504:	4b96      	ldr	r3, [pc, #600]	@ (8009760 <_strtod_l+0xaf8>)
 8009506:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009508:	429a      	cmp	r2, r3
 800950a:	d102      	bne.n	8009512 <_strtod_l+0x8aa>
 800950c:	3101      	adds	r1, #1
 800950e:	f43f adca 	beq.w	80090a6 <_strtod_l+0x43e>
 8009512:	4b92      	ldr	r3, [pc, #584]	@ (800975c <_strtod_l+0xaf4>)
 8009514:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009516:	401a      	ands	r2, r3
 8009518:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800951c:	f04f 0a00 	mov.w	sl, #0
 8009520:	9b08      	ldr	r3, [sp, #32]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1b8      	bne.n	8009498 <_strtod_l+0x830>
 8009526:	e5c9      	b.n	80090bc <_strtod_l+0x454>
 8009528:	f04f 33ff 	mov.w	r3, #4294967295
 800952c:	e7e8      	b.n	8009500 <_strtod_l+0x898>
 800952e:	4613      	mov	r3, r2
 8009530:	e7e6      	b.n	8009500 <_strtod_l+0x898>
 8009532:	ea53 030a 	orrs.w	r3, r3, sl
 8009536:	d0a1      	beq.n	800947c <_strtod_l+0x814>
 8009538:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800953a:	b1db      	cbz	r3, 8009574 <_strtod_l+0x90c>
 800953c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800953e:	4213      	tst	r3, r2
 8009540:	d0ee      	beq.n	8009520 <_strtod_l+0x8b8>
 8009542:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009544:	9a08      	ldr	r2, [sp, #32]
 8009546:	4650      	mov	r0, sl
 8009548:	4659      	mov	r1, fp
 800954a:	b1bb      	cbz	r3, 800957c <_strtod_l+0x914>
 800954c:	f7ff fb6e 	bl	8008c2c <sulp>
 8009550:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009554:	ec53 2b10 	vmov	r2, r3, d0
 8009558:	f7f6 fea0 	bl	800029c <__adddf3>
 800955c:	4682      	mov	sl, r0
 800955e:	468b      	mov	fp, r1
 8009560:	e7de      	b.n	8009520 <_strtod_l+0x8b8>
 8009562:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009566:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800956a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800956e:	f04f 3aff 	mov.w	sl, #4294967295
 8009572:	e7d5      	b.n	8009520 <_strtod_l+0x8b8>
 8009574:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009576:	ea13 0f0a 	tst.w	r3, sl
 800957a:	e7e1      	b.n	8009540 <_strtod_l+0x8d8>
 800957c:	f7ff fb56 	bl	8008c2c <sulp>
 8009580:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009584:	ec53 2b10 	vmov	r2, r3, d0
 8009588:	f7f6 fe86 	bl	8000298 <__aeabi_dsub>
 800958c:	2200      	movs	r2, #0
 800958e:	2300      	movs	r3, #0
 8009590:	4682      	mov	sl, r0
 8009592:	468b      	mov	fp, r1
 8009594:	f7f7 faa0 	bl	8000ad8 <__aeabi_dcmpeq>
 8009598:	2800      	cmp	r0, #0
 800959a:	d0c1      	beq.n	8009520 <_strtod_l+0x8b8>
 800959c:	e619      	b.n	80091d2 <_strtod_l+0x56a>
 800959e:	4641      	mov	r1, r8
 80095a0:	4620      	mov	r0, r4
 80095a2:	f003 f9b7 	bl	800c914 <__ratio>
 80095a6:	ec57 6b10 	vmov	r6, r7, d0
 80095aa:	2200      	movs	r2, #0
 80095ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80095b0:	4630      	mov	r0, r6
 80095b2:	4639      	mov	r1, r7
 80095b4:	f7f7 faa4 	bl	8000b00 <__aeabi_dcmple>
 80095b8:	2800      	cmp	r0, #0
 80095ba:	d06f      	beq.n	800969c <_strtod_l+0xa34>
 80095bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d17a      	bne.n	80096b8 <_strtod_l+0xa50>
 80095c2:	f1ba 0f00 	cmp.w	sl, #0
 80095c6:	d158      	bne.n	800967a <_strtod_l+0xa12>
 80095c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d15a      	bne.n	8009688 <_strtod_l+0xa20>
 80095d2:	4b64      	ldr	r3, [pc, #400]	@ (8009764 <_strtod_l+0xafc>)
 80095d4:	2200      	movs	r2, #0
 80095d6:	4630      	mov	r0, r6
 80095d8:	4639      	mov	r1, r7
 80095da:	f7f7 fa87 	bl	8000aec <__aeabi_dcmplt>
 80095de:	2800      	cmp	r0, #0
 80095e0:	d159      	bne.n	8009696 <_strtod_l+0xa2e>
 80095e2:	4630      	mov	r0, r6
 80095e4:	4639      	mov	r1, r7
 80095e6:	4b60      	ldr	r3, [pc, #384]	@ (8009768 <_strtod_l+0xb00>)
 80095e8:	2200      	movs	r2, #0
 80095ea:	f7f7 f80d 	bl	8000608 <__aeabi_dmul>
 80095ee:	4606      	mov	r6, r0
 80095f0:	460f      	mov	r7, r1
 80095f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80095f6:	9606      	str	r6, [sp, #24]
 80095f8:	9307      	str	r3, [sp, #28]
 80095fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095fe:	4d57      	ldr	r5, [pc, #348]	@ (800975c <_strtod_l+0xaf4>)
 8009600:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009604:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009606:	401d      	ands	r5, r3
 8009608:	4b58      	ldr	r3, [pc, #352]	@ (800976c <_strtod_l+0xb04>)
 800960a:	429d      	cmp	r5, r3
 800960c:	f040 80b2 	bne.w	8009774 <_strtod_l+0xb0c>
 8009610:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009612:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009616:	ec4b ab10 	vmov	d0, sl, fp
 800961a:	f003 f8b3 	bl	800c784 <__ulp>
 800961e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009622:	ec51 0b10 	vmov	r0, r1, d0
 8009626:	f7f6 ffef 	bl	8000608 <__aeabi_dmul>
 800962a:	4652      	mov	r2, sl
 800962c:	465b      	mov	r3, fp
 800962e:	f7f6 fe35 	bl	800029c <__adddf3>
 8009632:	460b      	mov	r3, r1
 8009634:	4949      	ldr	r1, [pc, #292]	@ (800975c <_strtod_l+0xaf4>)
 8009636:	4a4e      	ldr	r2, [pc, #312]	@ (8009770 <_strtod_l+0xb08>)
 8009638:	4019      	ands	r1, r3
 800963a:	4291      	cmp	r1, r2
 800963c:	4682      	mov	sl, r0
 800963e:	d942      	bls.n	80096c6 <_strtod_l+0xa5e>
 8009640:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009642:	4b47      	ldr	r3, [pc, #284]	@ (8009760 <_strtod_l+0xaf8>)
 8009644:	429a      	cmp	r2, r3
 8009646:	d103      	bne.n	8009650 <_strtod_l+0x9e8>
 8009648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800964a:	3301      	adds	r3, #1
 800964c:	f43f ad2b 	beq.w	80090a6 <_strtod_l+0x43e>
 8009650:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009760 <_strtod_l+0xaf8>
 8009654:	f04f 3aff 	mov.w	sl, #4294967295
 8009658:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800965a:	9805      	ldr	r0, [sp, #20]
 800965c:	f002 fd5e 	bl	800c11c <_Bfree>
 8009660:	9805      	ldr	r0, [sp, #20]
 8009662:	4649      	mov	r1, r9
 8009664:	f002 fd5a 	bl	800c11c <_Bfree>
 8009668:	9805      	ldr	r0, [sp, #20]
 800966a:	4641      	mov	r1, r8
 800966c:	f002 fd56 	bl	800c11c <_Bfree>
 8009670:	9805      	ldr	r0, [sp, #20]
 8009672:	4621      	mov	r1, r4
 8009674:	f002 fd52 	bl	800c11c <_Bfree>
 8009678:	e618      	b.n	80092ac <_strtod_l+0x644>
 800967a:	f1ba 0f01 	cmp.w	sl, #1
 800967e:	d103      	bne.n	8009688 <_strtod_l+0xa20>
 8009680:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009682:	2b00      	cmp	r3, #0
 8009684:	f43f ada5 	beq.w	80091d2 <_strtod_l+0x56a>
 8009688:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009738 <_strtod_l+0xad0>
 800968c:	4f35      	ldr	r7, [pc, #212]	@ (8009764 <_strtod_l+0xafc>)
 800968e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009692:	2600      	movs	r6, #0
 8009694:	e7b1      	b.n	80095fa <_strtod_l+0x992>
 8009696:	4f34      	ldr	r7, [pc, #208]	@ (8009768 <_strtod_l+0xb00>)
 8009698:	2600      	movs	r6, #0
 800969a:	e7aa      	b.n	80095f2 <_strtod_l+0x98a>
 800969c:	4b32      	ldr	r3, [pc, #200]	@ (8009768 <_strtod_l+0xb00>)
 800969e:	4630      	mov	r0, r6
 80096a0:	4639      	mov	r1, r7
 80096a2:	2200      	movs	r2, #0
 80096a4:	f7f6 ffb0 	bl	8000608 <__aeabi_dmul>
 80096a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096aa:	4606      	mov	r6, r0
 80096ac:	460f      	mov	r7, r1
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d09f      	beq.n	80095f2 <_strtod_l+0x98a>
 80096b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80096b6:	e7a0      	b.n	80095fa <_strtod_l+0x992>
 80096b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009740 <_strtod_l+0xad8>
 80096bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096c0:	ec57 6b17 	vmov	r6, r7, d7
 80096c4:	e799      	b.n	80095fa <_strtod_l+0x992>
 80096c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80096ca:	9b08      	ldr	r3, [sp, #32]
 80096cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d1c1      	bne.n	8009658 <_strtod_l+0x9f0>
 80096d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80096d8:	0d1b      	lsrs	r3, r3, #20
 80096da:	051b      	lsls	r3, r3, #20
 80096dc:	429d      	cmp	r5, r3
 80096de:	d1bb      	bne.n	8009658 <_strtod_l+0x9f0>
 80096e0:	4630      	mov	r0, r6
 80096e2:	4639      	mov	r1, r7
 80096e4:	f7f7 faf0 	bl	8000cc8 <__aeabi_d2lz>
 80096e8:	f7f6 ff60 	bl	80005ac <__aeabi_l2d>
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	4630      	mov	r0, r6
 80096f2:	4639      	mov	r1, r7
 80096f4:	f7f6 fdd0 	bl	8000298 <__aeabi_dsub>
 80096f8:	460b      	mov	r3, r1
 80096fa:	4602      	mov	r2, r0
 80096fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009700:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009706:	ea46 060a 	orr.w	r6, r6, sl
 800970a:	431e      	orrs	r6, r3
 800970c:	d06f      	beq.n	80097ee <_strtod_l+0xb86>
 800970e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009748 <_strtod_l+0xae0>)
 8009710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009714:	f7f7 f9ea 	bl	8000aec <__aeabi_dcmplt>
 8009718:	2800      	cmp	r0, #0
 800971a:	f47f accf 	bne.w	80090bc <_strtod_l+0x454>
 800971e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009750 <_strtod_l+0xae8>)
 8009720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009724:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009728:	f7f7 f9fe 	bl	8000b28 <__aeabi_dcmpgt>
 800972c:	2800      	cmp	r0, #0
 800972e:	d093      	beq.n	8009658 <_strtod_l+0x9f0>
 8009730:	e4c4      	b.n	80090bc <_strtod_l+0x454>
 8009732:	bf00      	nop
 8009734:	f3af 8000 	nop.w
 8009738:	00000000 	.word	0x00000000
 800973c:	bff00000 	.word	0xbff00000
 8009740:	00000000 	.word	0x00000000
 8009744:	3ff00000 	.word	0x3ff00000
 8009748:	94a03595 	.word	0x94a03595
 800974c:	3fdfffff 	.word	0x3fdfffff
 8009750:	35afe535 	.word	0x35afe535
 8009754:	3fe00000 	.word	0x3fe00000
 8009758:	000fffff 	.word	0x000fffff
 800975c:	7ff00000 	.word	0x7ff00000
 8009760:	7fefffff 	.word	0x7fefffff
 8009764:	3ff00000 	.word	0x3ff00000
 8009768:	3fe00000 	.word	0x3fe00000
 800976c:	7fe00000 	.word	0x7fe00000
 8009770:	7c9fffff 	.word	0x7c9fffff
 8009774:	9b08      	ldr	r3, [sp, #32]
 8009776:	b323      	cbz	r3, 80097c2 <_strtod_l+0xb5a>
 8009778:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800977c:	d821      	bhi.n	80097c2 <_strtod_l+0xb5a>
 800977e:	a328      	add	r3, pc, #160	@ (adr r3, 8009820 <_strtod_l+0xbb8>)
 8009780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009784:	4630      	mov	r0, r6
 8009786:	4639      	mov	r1, r7
 8009788:	f7f7 f9ba 	bl	8000b00 <__aeabi_dcmple>
 800978c:	b1a0      	cbz	r0, 80097b8 <_strtod_l+0xb50>
 800978e:	4639      	mov	r1, r7
 8009790:	4630      	mov	r0, r6
 8009792:	f7f7 fa11 	bl	8000bb8 <__aeabi_d2uiz>
 8009796:	2801      	cmp	r0, #1
 8009798:	bf38      	it	cc
 800979a:	2001      	movcc	r0, #1
 800979c:	f7f6 feba 	bl	8000514 <__aeabi_ui2d>
 80097a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097a2:	4606      	mov	r6, r0
 80097a4:	460f      	mov	r7, r1
 80097a6:	b9fb      	cbnz	r3, 80097e8 <_strtod_l+0xb80>
 80097a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80097ac:	9014      	str	r0, [sp, #80]	@ 0x50
 80097ae:	9315      	str	r3, [sp, #84]	@ 0x54
 80097b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80097b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80097b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80097be:	1b5b      	subs	r3, r3, r5
 80097c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80097c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80097c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80097ca:	f002 ffdb 	bl	800c784 <__ulp>
 80097ce:	4650      	mov	r0, sl
 80097d0:	ec53 2b10 	vmov	r2, r3, d0
 80097d4:	4659      	mov	r1, fp
 80097d6:	f7f6 ff17 	bl	8000608 <__aeabi_dmul>
 80097da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80097de:	f7f6 fd5d 	bl	800029c <__adddf3>
 80097e2:	4682      	mov	sl, r0
 80097e4:	468b      	mov	fp, r1
 80097e6:	e770      	b.n	80096ca <_strtod_l+0xa62>
 80097e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80097ec:	e7e0      	b.n	80097b0 <_strtod_l+0xb48>
 80097ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8009828 <_strtod_l+0xbc0>)
 80097f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f4:	f7f7 f97a 	bl	8000aec <__aeabi_dcmplt>
 80097f8:	e798      	b.n	800972c <_strtod_l+0xac4>
 80097fa:	2300      	movs	r3, #0
 80097fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009800:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009802:	6013      	str	r3, [r2, #0]
 8009804:	f7ff ba6d 	b.w	8008ce2 <_strtod_l+0x7a>
 8009808:	2a65      	cmp	r2, #101	@ 0x65
 800980a:	f43f ab66 	beq.w	8008eda <_strtod_l+0x272>
 800980e:	2a45      	cmp	r2, #69	@ 0x45
 8009810:	f43f ab63 	beq.w	8008eda <_strtod_l+0x272>
 8009814:	2301      	movs	r3, #1
 8009816:	f7ff bb9e 	b.w	8008f56 <_strtod_l+0x2ee>
 800981a:	bf00      	nop
 800981c:	f3af 8000 	nop.w
 8009820:	ffc00000 	.word	0xffc00000
 8009824:	41dfffff 	.word	0x41dfffff
 8009828:	94a03595 	.word	0x94a03595
 800982c:	3fcfffff 	.word	0x3fcfffff

08009830 <_strtod_r>:
 8009830:	4b01      	ldr	r3, [pc, #4]	@ (8009838 <_strtod_r+0x8>)
 8009832:	f7ff ba19 	b.w	8008c68 <_strtod_l>
 8009836:	bf00      	nop
 8009838:	2000002c 	.word	0x2000002c

0800983c <strtof>:
 800983c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009840:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8009900 <strtof+0xc4>
 8009844:	4b29      	ldr	r3, [pc, #164]	@ (80098ec <strtof+0xb0>)
 8009846:	460a      	mov	r2, r1
 8009848:	ed2d 8b02 	vpush	{d8}
 800984c:	4601      	mov	r1, r0
 800984e:	f8d8 0000 	ldr.w	r0, [r8]
 8009852:	f7ff fa09 	bl	8008c68 <_strtod_l>
 8009856:	ec55 4b10 	vmov	r4, r5, d0
 800985a:	4622      	mov	r2, r4
 800985c:	462b      	mov	r3, r5
 800985e:	4620      	mov	r0, r4
 8009860:	4629      	mov	r1, r5
 8009862:	f7f7 f96b 	bl	8000b3c <__aeabi_dcmpun>
 8009866:	b190      	cbz	r0, 800988e <strtof+0x52>
 8009868:	2d00      	cmp	r5, #0
 800986a:	4821      	ldr	r0, [pc, #132]	@ (80098f0 <strtof+0xb4>)
 800986c:	da09      	bge.n	8009882 <strtof+0x46>
 800986e:	f001 fa0f 	bl	800ac90 <nanf>
 8009872:	eeb1 8a40 	vneg.f32	s16, s0
 8009876:	eeb0 0a48 	vmov.f32	s0, s16
 800987a:	ecbd 8b02 	vpop	{d8}
 800987e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009882:	ecbd 8b02 	vpop	{d8}
 8009886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800988a:	f001 ba01 	b.w	800ac90 <nanf>
 800988e:	4620      	mov	r0, r4
 8009890:	4629      	mov	r1, r5
 8009892:	f7f7 f9b1 	bl	8000bf8 <__aeabi_d2f>
 8009896:	ee08 0a10 	vmov	s16, r0
 800989a:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80098f4 <strtof+0xb8>
 800989e:	eeb0 7ac8 	vabs.f32	s14, s16
 80098a2:	eeb4 7a67 	vcmp.f32	s14, s15
 80098a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098aa:	dd11      	ble.n	80098d0 <strtof+0x94>
 80098ac:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80098b0:	4b11      	ldr	r3, [pc, #68]	@ (80098f8 <strtof+0xbc>)
 80098b2:	f04f 32ff 	mov.w	r2, #4294967295
 80098b6:	4620      	mov	r0, r4
 80098b8:	4639      	mov	r1, r7
 80098ba:	f7f7 f93f 	bl	8000b3c <__aeabi_dcmpun>
 80098be:	b980      	cbnz	r0, 80098e2 <strtof+0xa6>
 80098c0:	4b0d      	ldr	r3, [pc, #52]	@ (80098f8 <strtof+0xbc>)
 80098c2:	f04f 32ff 	mov.w	r2, #4294967295
 80098c6:	4620      	mov	r0, r4
 80098c8:	4639      	mov	r1, r7
 80098ca:	f7f7 f919 	bl	8000b00 <__aeabi_dcmple>
 80098ce:	b940      	cbnz	r0, 80098e2 <strtof+0xa6>
 80098d0:	ee18 3a10 	vmov	r3, s16
 80098d4:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80098d8:	d1cd      	bne.n	8009876 <strtof+0x3a>
 80098da:	4b08      	ldr	r3, [pc, #32]	@ (80098fc <strtof+0xc0>)
 80098dc:	402b      	ands	r3, r5
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d0c9      	beq.n	8009876 <strtof+0x3a>
 80098e2:	f8d8 3000 	ldr.w	r3, [r8]
 80098e6:	2222      	movs	r2, #34	@ 0x22
 80098e8:	601a      	str	r2, [r3, #0]
 80098ea:	e7c4      	b.n	8009876 <strtof+0x3a>
 80098ec:	2000002c 	.word	0x2000002c
 80098f0:	0800d8bd 	.word	0x0800d8bd
 80098f4:	7f7fffff 	.word	0x7f7fffff
 80098f8:	7fefffff 	.word	0x7fefffff
 80098fc:	7ff00000 	.word	0x7ff00000
 8009900:	20000198 	.word	0x20000198

08009904 <__cvt>:
 8009904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009908:	ec57 6b10 	vmov	r6, r7, d0
 800990c:	2f00      	cmp	r7, #0
 800990e:	460c      	mov	r4, r1
 8009910:	4619      	mov	r1, r3
 8009912:	463b      	mov	r3, r7
 8009914:	bfbb      	ittet	lt
 8009916:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800991a:	461f      	movlt	r7, r3
 800991c:	2300      	movge	r3, #0
 800991e:	232d      	movlt	r3, #45	@ 0x2d
 8009920:	700b      	strb	r3, [r1, #0]
 8009922:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009924:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009928:	4691      	mov	r9, r2
 800992a:	f023 0820 	bic.w	r8, r3, #32
 800992e:	bfbc      	itt	lt
 8009930:	4632      	movlt	r2, r6
 8009932:	4616      	movlt	r6, r2
 8009934:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009938:	d005      	beq.n	8009946 <__cvt+0x42>
 800993a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800993e:	d100      	bne.n	8009942 <__cvt+0x3e>
 8009940:	3401      	adds	r4, #1
 8009942:	2102      	movs	r1, #2
 8009944:	e000      	b.n	8009948 <__cvt+0x44>
 8009946:	2103      	movs	r1, #3
 8009948:	ab03      	add	r3, sp, #12
 800994a:	9301      	str	r3, [sp, #4]
 800994c:	ab02      	add	r3, sp, #8
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	ec47 6b10 	vmov	d0, r6, r7
 8009954:	4653      	mov	r3, sl
 8009956:	4622      	mov	r2, r4
 8009958:	f001 fa46 	bl	800ade8 <_dtoa_r>
 800995c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009960:	4605      	mov	r5, r0
 8009962:	d119      	bne.n	8009998 <__cvt+0x94>
 8009964:	f019 0f01 	tst.w	r9, #1
 8009968:	d00e      	beq.n	8009988 <__cvt+0x84>
 800996a:	eb00 0904 	add.w	r9, r0, r4
 800996e:	2200      	movs	r2, #0
 8009970:	2300      	movs	r3, #0
 8009972:	4630      	mov	r0, r6
 8009974:	4639      	mov	r1, r7
 8009976:	f7f7 f8af 	bl	8000ad8 <__aeabi_dcmpeq>
 800997a:	b108      	cbz	r0, 8009980 <__cvt+0x7c>
 800997c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009980:	2230      	movs	r2, #48	@ 0x30
 8009982:	9b03      	ldr	r3, [sp, #12]
 8009984:	454b      	cmp	r3, r9
 8009986:	d31e      	bcc.n	80099c6 <__cvt+0xc2>
 8009988:	9b03      	ldr	r3, [sp, #12]
 800998a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800998c:	1b5b      	subs	r3, r3, r5
 800998e:	4628      	mov	r0, r5
 8009990:	6013      	str	r3, [r2, #0]
 8009992:	b004      	add	sp, #16
 8009994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009998:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800999c:	eb00 0904 	add.w	r9, r0, r4
 80099a0:	d1e5      	bne.n	800996e <__cvt+0x6a>
 80099a2:	7803      	ldrb	r3, [r0, #0]
 80099a4:	2b30      	cmp	r3, #48	@ 0x30
 80099a6:	d10a      	bne.n	80099be <__cvt+0xba>
 80099a8:	2200      	movs	r2, #0
 80099aa:	2300      	movs	r3, #0
 80099ac:	4630      	mov	r0, r6
 80099ae:	4639      	mov	r1, r7
 80099b0:	f7f7 f892 	bl	8000ad8 <__aeabi_dcmpeq>
 80099b4:	b918      	cbnz	r0, 80099be <__cvt+0xba>
 80099b6:	f1c4 0401 	rsb	r4, r4, #1
 80099ba:	f8ca 4000 	str.w	r4, [sl]
 80099be:	f8da 3000 	ldr.w	r3, [sl]
 80099c2:	4499      	add	r9, r3
 80099c4:	e7d3      	b.n	800996e <__cvt+0x6a>
 80099c6:	1c59      	adds	r1, r3, #1
 80099c8:	9103      	str	r1, [sp, #12]
 80099ca:	701a      	strb	r2, [r3, #0]
 80099cc:	e7d9      	b.n	8009982 <__cvt+0x7e>

080099ce <__exponent>:
 80099ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099d0:	2900      	cmp	r1, #0
 80099d2:	bfba      	itte	lt
 80099d4:	4249      	neglt	r1, r1
 80099d6:	232d      	movlt	r3, #45	@ 0x2d
 80099d8:	232b      	movge	r3, #43	@ 0x2b
 80099da:	2909      	cmp	r1, #9
 80099dc:	7002      	strb	r2, [r0, #0]
 80099de:	7043      	strb	r3, [r0, #1]
 80099e0:	dd29      	ble.n	8009a36 <__exponent+0x68>
 80099e2:	f10d 0307 	add.w	r3, sp, #7
 80099e6:	461d      	mov	r5, r3
 80099e8:	270a      	movs	r7, #10
 80099ea:	461a      	mov	r2, r3
 80099ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80099f0:	fb07 1416 	mls	r4, r7, r6, r1
 80099f4:	3430      	adds	r4, #48	@ 0x30
 80099f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80099fa:	460c      	mov	r4, r1
 80099fc:	2c63      	cmp	r4, #99	@ 0x63
 80099fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8009a02:	4631      	mov	r1, r6
 8009a04:	dcf1      	bgt.n	80099ea <__exponent+0x1c>
 8009a06:	3130      	adds	r1, #48	@ 0x30
 8009a08:	1e94      	subs	r4, r2, #2
 8009a0a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009a0e:	1c41      	adds	r1, r0, #1
 8009a10:	4623      	mov	r3, r4
 8009a12:	42ab      	cmp	r3, r5
 8009a14:	d30a      	bcc.n	8009a2c <__exponent+0x5e>
 8009a16:	f10d 0309 	add.w	r3, sp, #9
 8009a1a:	1a9b      	subs	r3, r3, r2
 8009a1c:	42ac      	cmp	r4, r5
 8009a1e:	bf88      	it	hi
 8009a20:	2300      	movhi	r3, #0
 8009a22:	3302      	adds	r3, #2
 8009a24:	4403      	add	r3, r0
 8009a26:	1a18      	subs	r0, r3, r0
 8009a28:	b003      	add	sp, #12
 8009a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a2c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009a30:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009a34:	e7ed      	b.n	8009a12 <__exponent+0x44>
 8009a36:	2330      	movs	r3, #48	@ 0x30
 8009a38:	3130      	adds	r1, #48	@ 0x30
 8009a3a:	7083      	strb	r3, [r0, #2]
 8009a3c:	70c1      	strb	r1, [r0, #3]
 8009a3e:	1d03      	adds	r3, r0, #4
 8009a40:	e7f1      	b.n	8009a26 <__exponent+0x58>
	...

08009a44 <_printf_float>:
 8009a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a48:	b08d      	sub	sp, #52	@ 0x34
 8009a4a:	460c      	mov	r4, r1
 8009a4c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009a50:	4616      	mov	r6, r2
 8009a52:	461f      	mov	r7, r3
 8009a54:	4605      	mov	r5, r0
 8009a56:	f001 f87d 	bl	800ab54 <_localeconv_r>
 8009a5a:	6803      	ldr	r3, [r0, #0]
 8009a5c:	9304      	str	r3, [sp, #16]
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7f6 fc0e 	bl	8000280 <strlen>
 8009a64:	2300      	movs	r3, #0
 8009a66:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a68:	f8d8 3000 	ldr.w	r3, [r8]
 8009a6c:	9005      	str	r0, [sp, #20]
 8009a6e:	3307      	adds	r3, #7
 8009a70:	f023 0307 	bic.w	r3, r3, #7
 8009a74:	f103 0208 	add.w	r2, r3, #8
 8009a78:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a7c:	f8d4 b000 	ldr.w	fp, [r4]
 8009a80:	f8c8 2000 	str.w	r2, [r8]
 8009a84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009a8c:	9307      	str	r3, [sp, #28]
 8009a8e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a9a:	4b9c      	ldr	r3, [pc, #624]	@ (8009d0c <_printf_float+0x2c8>)
 8009a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8009aa0:	f7f7 f84c 	bl	8000b3c <__aeabi_dcmpun>
 8009aa4:	bb70      	cbnz	r0, 8009b04 <_printf_float+0xc0>
 8009aa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009aaa:	4b98      	ldr	r3, [pc, #608]	@ (8009d0c <_printf_float+0x2c8>)
 8009aac:	f04f 32ff 	mov.w	r2, #4294967295
 8009ab0:	f7f7 f826 	bl	8000b00 <__aeabi_dcmple>
 8009ab4:	bb30      	cbnz	r0, 8009b04 <_printf_float+0xc0>
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	2300      	movs	r3, #0
 8009aba:	4640      	mov	r0, r8
 8009abc:	4649      	mov	r1, r9
 8009abe:	f7f7 f815 	bl	8000aec <__aeabi_dcmplt>
 8009ac2:	b110      	cbz	r0, 8009aca <_printf_float+0x86>
 8009ac4:	232d      	movs	r3, #45	@ 0x2d
 8009ac6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009aca:	4a91      	ldr	r2, [pc, #580]	@ (8009d10 <_printf_float+0x2cc>)
 8009acc:	4b91      	ldr	r3, [pc, #580]	@ (8009d14 <_printf_float+0x2d0>)
 8009ace:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009ad2:	bf94      	ite	ls
 8009ad4:	4690      	movls	r8, r2
 8009ad6:	4698      	movhi	r8, r3
 8009ad8:	2303      	movs	r3, #3
 8009ada:	6123      	str	r3, [r4, #16]
 8009adc:	f02b 0304 	bic.w	r3, fp, #4
 8009ae0:	6023      	str	r3, [r4, #0]
 8009ae2:	f04f 0900 	mov.w	r9, #0
 8009ae6:	9700      	str	r7, [sp, #0]
 8009ae8:	4633      	mov	r3, r6
 8009aea:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009aec:	4621      	mov	r1, r4
 8009aee:	4628      	mov	r0, r5
 8009af0:	f000 f9d2 	bl	8009e98 <_printf_common>
 8009af4:	3001      	adds	r0, #1
 8009af6:	f040 808d 	bne.w	8009c14 <_printf_float+0x1d0>
 8009afa:	f04f 30ff 	mov.w	r0, #4294967295
 8009afe:	b00d      	add	sp, #52	@ 0x34
 8009b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b04:	4642      	mov	r2, r8
 8009b06:	464b      	mov	r3, r9
 8009b08:	4640      	mov	r0, r8
 8009b0a:	4649      	mov	r1, r9
 8009b0c:	f7f7 f816 	bl	8000b3c <__aeabi_dcmpun>
 8009b10:	b140      	cbz	r0, 8009b24 <_printf_float+0xe0>
 8009b12:	464b      	mov	r3, r9
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	bfbc      	itt	lt
 8009b18:	232d      	movlt	r3, #45	@ 0x2d
 8009b1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009b1e:	4a7e      	ldr	r2, [pc, #504]	@ (8009d18 <_printf_float+0x2d4>)
 8009b20:	4b7e      	ldr	r3, [pc, #504]	@ (8009d1c <_printf_float+0x2d8>)
 8009b22:	e7d4      	b.n	8009ace <_printf_float+0x8a>
 8009b24:	6863      	ldr	r3, [r4, #4]
 8009b26:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009b2a:	9206      	str	r2, [sp, #24]
 8009b2c:	1c5a      	adds	r2, r3, #1
 8009b2e:	d13b      	bne.n	8009ba8 <_printf_float+0x164>
 8009b30:	2306      	movs	r3, #6
 8009b32:	6063      	str	r3, [r4, #4]
 8009b34:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009b38:	2300      	movs	r3, #0
 8009b3a:	6022      	str	r2, [r4, #0]
 8009b3c:	9303      	str	r3, [sp, #12]
 8009b3e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009b40:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009b44:	ab09      	add	r3, sp, #36	@ 0x24
 8009b46:	9300      	str	r3, [sp, #0]
 8009b48:	6861      	ldr	r1, [r4, #4]
 8009b4a:	ec49 8b10 	vmov	d0, r8, r9
 8009b4e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009b52:	4628      	mov	r0, r5
 8009b54:	f7ff fed6 	bl	8009904 <__cvt>
 8009b58:	9b06      	ldr	r3, [sp, #24]
 8009b5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b5c:	2b47      	cmp	r3, #71	@ 0x47
 8009b5e:	4680      	mov	r8, r0
 8009b60:	d129      	bne.n	8009bb6 <_printf_float+0x172>
 8009b62:	1cc8      	adds	r0, r1, #3
 8009b64:	db02      	blt.n	8009b6c <_printf_float+0x128>
 8009b66:	6863      	ldr	r3, [r4, #4]
 8009b68:	4299      	cmp	r1, r3
 8009b6a:	dd41      	ble.n	8009bf0 <_printf_float+0x1ac>
 8009b6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b70:	fa5f fa8a 	uxtb.w	sl, sl
 8009b74:	3901      	subs	r1, #1
 8009b76:	4652      	mov	r2, sl
 8009b78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b7c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b7e:	f7ff ff26 	bl	80099ce <__exponent>
 8009b82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b84:	1813      	adds	r3, r2, r0
 8009b86:	2a01      	cmp	r2, #1
 8009b88:	4681      	mov	r9, r0
 8009b8a:	6123      	str	r3, [r4, #16]
 8009b8c:	dc02      	bgt.n	8009b94 <_printf_float+0x150>
 8009b8e:	6822      	ldr	r2, [r4, #0]
 8009b90:	07d2      	lsls	r2, r2, #31
 8009b92:	d501      	bpl.n	8009b98 <_printf_float+0x154>
 8009b94:	3301      	adds	r3, #1
 8009b96:	6123      	str	r3, [r4, #16]
 8009b98:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d0a2      	beq.n	8009ae6 <_printf_float+0xa2>
 8009ba0:	232d      	movs	r3, #45	@ 0x2d
 8009ba2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ba6:	e79e      	b.n	8009ae6 <_printf_float+0xa2>
 8009ba8:	9a06      	ldr	r2, [sp, #24]
 8009baa:	2a47      	cmp	r2, #71	@ 0x47
 8009bac:	d1c2      	bne.n	8009b34 <_printf_float+0xf0>
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d1c0      	bne.n	8009b34 <_printf_float+0xf0>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e7bd      	b.n	8009b32 <_printf_float+0xee>
 8009bb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009bba:	d9db      	bls.n	8009b74 <_printf_float+0x130>
 8009bbc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009bc0:	d118      	bne.n	8009bf4 <_printf_float+0x1b0>
 8009bc2:	2900      	cmp	r1, #0
 8009bc4:	6863      	ldr	r3, [r4, #4]
 8009bc6:	dd0b      	ble.n	8009be0 <_printf_float+0x19c>
 8009bc8:	6121      	str	r1, [r4, #16]
 8009bca:	b913      	cbnz	r3, 8009bd2 <_printf_float+0x18e>
 8009bcc:	6822      	ldr	r2, [r4, #0]
 8009bce:	07d0      	lsls	r0, r2, #31
 8009bd0:	d502      	bpl.n	8009bd8 <_printf_float+0x194>
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	440b      	add	r3, r1
 8009bd6:	6123      	str	r3, [r4, #16]
 8009bd8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009bda:	f04f 0900 	mov.w	r9, #0
 8009bde:	e7db      	b.n	8009b98 <_printf_float+0x154>
 8009be0:	b913      	cbnz	r3, 8009be8 <_printf_float+0x1a4>
 8009be2:	6822      	ldr	r2, [r4, #0]
 8009be4:	07d2      	lsls	r2, r2, #31
 8009be6:	d501      	bpl.n	8009bec <_printf_float+0x1a8>
 8009be8:	3302      	adds	r3, #2
 8009bea:	e7f4      	b.n	8009bd6 <_printf_float+0x192>
 8009bec:	2301      	movs	r3, #1
 8009bee:	e7f2      	b.n	8009bd6 <_printf_float+0x192>
 8009bf0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bf6:	4299      	cmp	r1, r3
 8009bf8:	db05      	blt.n	8009c06 <_printf_float+0x1c2>
 8009bfa:	6823      	ldr	r3, [r4, #0]
 8009bfc:	6121      	str	r1, [r4, #16]
 8009bfe:	07d8      	lsls	r0, r3, #31
 8009c00:	d5ea      	bpl.n	8009bd8 <_printf_float+0x194>
 8009c02:	1c4b      	adds	r3, r1, #1
 8009c04:	e7e7      	b.n	8009bd6 <_printf_float+0x192>
 8009c06:	2900      	cmp	r1, #0
 8009c08:	bfd4      	ite	le
 8009c0a:	f1c1 0202 	rsble	r2, r1, #2
 8009c0e:	2201      	movgt	r2, #1
 8009c10:	4413      	add	r3, r2
 8009c12:	e7e0      	b.n	8009bd6 <_printf_float+0x192>
 8009c14:	6823      	ldr	r3, [r4, #0]
 8009c16:	055a      	lsls	r2, r3, #21
 8009c18:	d407      	bmi.n	8009c2a <_printf_float+0x1e6>
 8009c1a:	6923      	ldr	r3, [r4, #16]
 8009c1c:	4642      	mov	r2, r8
 8009c1e:	4631      	mov	r1, r6
 8009c20:	4628      	mov	r0, r5
 8009c22:	47b8      	blx	r7
 8009c24:	3001      	adds	r0, #1
 8009c26:	d12b      	bne.n	8009c80 <_printf_float+0x23c>
 8009c28:	e767      	b.n	8009afa <_printf_float+0xb6>
 8009c2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c2e:	f240 80dd 	bls.w	8009dec <_printf_float+0x3a8>
 8009c32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009c36:	2200      	movs	r2, #0
 8009c38:	2300      	movs	r3, #0
 8009c3a:	f7f6 ff4d 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d033      	beq.n	8009caa <_printf_float+0x266>
 8009c42:	4a37      	ldr	r2, [pc, #220]	@ (8009d20 <_printf_float+0x2dc>)
 8009c44:	2301      	movs	r3, #1
 8009c46:	4631      	mov	r1, r6
 8009c48:	4628      	mov	r0, r5
 8009c4a:	47b8      	blx	r7
 8009c4c:	3001      	adds	r0, #1
 8009c4e:	f43f af54 	beq.w	8009afa <_printf_float+0xb6>
 8009c52:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009c56:	4543      	cmp	r3, r8
 8009c58:	db02      	blt.n	8009c60 <_printf_float+0x21c>
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	07d8      	lsls	r0, r3, #31
 8009c5e:	d50f      	bpl.n	8009c80 <_printf_float+0x23c>
 8009c60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c64:	4631      	mov	r1, r6
 8009c66:	4628      	mov	r0, r5
 8009c68:	47b8      	blx	r7
 8009c6a:	3001      	adds	r0, #1
 8009c6c:	f43f af45 	beq.w	8009afa <_printf_float+0xb6>
 8009c70:	f04f 0900 	mov.w	r9, #0
 8009c74:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c78:	f104 0a1a 	add.w	sl, r4, #26
 8009c7c:	45c8      	cmp	r8, r9
 8009c7e:	dc09      	bgt.n	8009c94 <_printf_float+0x250>
 8009c80:	6823      	ldr	r3, [r4, #0]
 8009c82:	079b      	lsls	r3, r3, #30
 8009c84:	f100 8103 	bmi.w	8009e8e <_printf_float+0x44a>
 8009c88:	68e0      	ldr	r0, [r4, #12]
 8009c8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c8c:	4298      	cmp	r0, r3
 8009c8e:	bfb8      	it	lt
 8009c90:	4618      	movlt	r0, r3
 8009c92:	e734      	b.n	8009afe <_printf_float+0xba>
 8009c94:	2301      	movs	r3, #1
 8009c96:	4652      	mov	r2, sl
 8009c98:	4631      	mov	r1, r6
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	47b8      	blx	r7
 8009c9e:	3001      	adds	r0, #1
 8009ca0:	f43f af2b 	beq.w	8009afa <_printf_float+0xb6>
 8009ca4:	f109 0901 	add.w	r9, r9, #1
 8009ca8:	e7e8      	b.n	8009c7c <_printf_float+0x238>
 8009caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	dc39      	bgt.n	8009d24 <_printf_float+0x2e0>
 8009cb0:	4a1b      	ldr	r2, [pc, #108]	@ (8009d20 <_printf_float+0x2dc>)
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	4631      	mov	r1, r6
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	47b8      	blx	r7
 8009cba:	3001      	adds	r0, #1
 8009cbc:	f43f af1d 	beq.w	8009afa <_printf_float+0xb6>
 8009cc0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009cc4:	ea59 0303 	orrs.w	r3, r9, r3
 8009cc8:	d102      	bne.n	8009cd0 <_printf_float+0x28c>
 8009cca:	6823      	ldr	r3, [r4, #0]
 8009ccc:	07d9      	lsls	r1, r3, #31
 8009cce:	d5d7      	bpl.n	8009c80 <_printf_float+0x23c>
 8009cd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cd4:	4631      	mov	r1, r6
 8009cd6:	4628      	mov	r0, r5
 8009cd8:	47b8      	blx	r7
 8009cda:	3001      	adds	r0, #1
 8009cdc:	f43f af0d 	beq.w	8009afa <_printf_float+0xb6>
 8009ce0:	f04f 0a00 	mov.w	sl, #0
 8009ce4:	f104 0b1a 	add.w	fp, r4, #26
 8009ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cea:	425b      	negs	r3, r3
 8009cec:	4553      	cmp	r3, sl
 8009cee:	dc01      	bgt.n	8009cf4 <_printf_float+0x2b0>
 8009cf0:	464b      	mov	r3, r9
 8009cf2:	e793      	b.n	8009c1c <_printf_float+0x1d8>
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	465a      	mov	r2, fp
 8009cf8:	4631      	mov	r1, r6
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	47b8      	blx	r7
 8009cfe:	3001      	adds	r0, #1
 8009d00:	f43f aefb 	beq.w	8009afa <_printf_float+0xb6>
 8009d04:	f10a 0a01 	add.w	sl, sl, #1
 8009d08:	e7ee      	b.n	8009ce8 <_printf_float+0x2a4>
 8009d0a:	bf00      	nop
 8009d0c:	7fefffff 	.word	0x7fefffff
 8009d10:	0800d7d0 	.word	0x0800d7d0
 8009d14:	0800d7d4 	.word	0x0800d7d4
 8009d18:	0800d7d8 	.word	0x0800d7d8
 8009d1c:	0800d7dc 	.word	0x0800d7dc
 8009d20:	0800d7e0 	.word	0x0800d7e0
 8009d24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009d2a:	4553      	cmp	r3, sl
 8009d2c:	bfa8      	it	ge
 8009d2e:	4653      	movge	r3, sl
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	4699      	mov	r9, r3
 8009d34:	dc36      	bgt.n	8009da4 <_printf_float+0x360>
 8009d36:	f04f 0b00 	mov.w	fp, #0
 8009d3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d3e:	f104 021a 	add.w	r2, r4, #26
 8009d42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d44:	9306      	str	r3, [sp, #24]
 8009d46:	eba3 0309 	sub.w	r3, r3, r9
 8009d4a:	455b      	cmp	r3, fp
 8009d4c:	dc31      	bgt.n	8009db2 <_printf_float+0x36e>
 8009d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d50:	459a      	cmp	sl, r3
 8009d52:	dc3a      	bgt.n	8009dca <_printf_float+0x386>
 8009d54:	6823      	ldr	r3, [r4, #0]
 8009d56:	07da      	lsls	r2, r3, #31
 8009d58:	d437      	bmi.n	8009dca <_printf_float+0x386>
 8009d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d5c:	ebaa 0903 	sub.w	r9, sl, r3
 8009d60:	9b06      	ldr	r3, [sp, #24]
 8009d62:	ebaa 0303 	sub.w	r3, sl, r3
 8009d66:	4599      	cmp	r9, r3
 8009d68:	bfa8      	it	ge
 8009d6a:	4699      	movge	r9, r3
 8009d6c:	f1b9 0f00 	cmp.w	r9, #0
 8009d70:	dc33      	bgt.n	8009dda <_printf_float+0x396>
 8009d72:	f04f 0800 	mov.w	r8, #0
 8009d76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d7a:	f104 0b1a 	add.w	fp, r4, #26
 8009d7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d80:	ebaa 0303 	sub.w	r3, sl, r3
 8009d84:	eba3 0309 	sub.w	r3, r3, r9
 8009d88:	4543      	cmp	r3, r8
 8009d8a:	f77f af79 	ble.w	8009c80 <_printf_float+0x23c>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	465a      	mov	r2, fp
 8009d92:	4631      	mov	r1, r6
 8009d94:	4628      	mov	r0, r5
 8009d96:	47b8      	blx	r7
 8009d98:	3001      	adds	r0, #1
 8009d9a:	f43f aeae 	beq.w	8009afa <_printf_float+0xb6>
 8009d9e:	f108 0801 	add.w	r8, r8, #1
 8009da2:	e7ec      	b.n	8009d7e <_printf_float+0x33a>
 8009da4:	4642      	mov	r2, r8
 8009da6:	4631      	mov	r1, r6
 8009da8:	4628      	mov	r0, r5
 8009daa:	47b8      	blx	r7
 8009dac:	3001      	adds	r0, #1
 8009dae:	d1c2      	bne.n	8009d36 <_printf_float+0x2f2>
 8009db0:	e6a3      	b.n	8009afa <_printf_float+0xb6>
 8009db2:	2301      	movs	r3, #1
 8009db4:	4631      	mov	r1, r6
 8009db6:	4628      	mov	r0, r5
 8009db8:	9206      	str	r2, [sp, #24]
 8009dba:	47b8      	blx	r7
 8009dbc:	3001      	adds	r0, #1
 8009dbe:	f43f ae9c 	beq.w	8009afa <_printf_float+0xb6>
 8009dc2:	9a06      	ldr	r2, [sp, #24]
 8009dc4:	f10b 0b01 	add.w	fp, fp, #1
 8009dc8:	e7bb      	b.n	8009d42 <_printf_float+0x2fe>
 8009dca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dce:	4631      	mov	r1, r6
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	47b8      	blx	r7
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	d1c0      	bne.n	8009d5a <_printf_float+0x316>
 8009dd8:	e68f      	b.n	8009afa <_printf_float+0xb6>
 8009dda:	9a06      	ldr	r2, [sp, #24]
 8009ddc:	464b      	mov	r3, r9
 8009dde:	4442      	add	r2, r8
 8009de0:	4631      	mov	r1, r6
 8009de2:	4628      	mov	r0, r5
 8009de4:	47b8      	blx	r7
 8009de6:	3001      	adds	r0, #1
 8009de8:	d1c3      	bne.n	8009d72 <_printf_float+0x32e>
 8009dea:	e686      	b.n	8009afa <_printf_float+0xb6>
 8009dec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009df0:	f1ba 0f01 	cmp.w	sl, #1
 8009df4:	dc01      	bgt.n	8009dfa <_printf_float+0x3b6>
 8009df6:	07db      	lsls	r3, r3, #31
 8009df8:	d536      	bpl.n	8009e68 <_printf_float+0x424>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	4642      	mov	r2, r8
 8009dfe:	4631      	mov	r1, r6
 8009e00:	4628      	mov	r0, r5
 8009e02:	47b8      	blx	r7
 8009e04:	3001      	adds	r0, #1
 8009e06:	f43f ae78 	beq.w	8009afa <_printf_float+0xb6>
 8009e0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e0e:	4631      	mov	r1, r6
 8009e10:	4628      	mov	r0, r5
 8009e12:	47b8      	blx	r7
 8009e14:	3001      	adds	r0, #1
 8009e16:	f43f ae70 	beq.w	8009afa <_printf_float+0xb6>
 8009e1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e1e:	2200      	movs	r2, #0
 8009e20:	2300      	movs	r3, #0
 8009e22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e26:	f7f6 fe57 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e2a:	b9c0      	cbnz	r0, 8009e5e <_printf_float+0x41a>
 8009e2c:	4653      	mov	r3, sl
 8009e2e:	f108 0201 	add.w	r2, r8, #1
 8009e32:	4631      	mov	r1, r6
 8009e34:	4628      	mov	r0, r5
 8009e36:	47b8      	blx	r7
 8009e38:	3001      	adds	r0, #1
 8009e3a:	d10c      	bne.n	8009e56 <_printf_float+0x412>
 8009e3c:	e65d      	b.n	8009afa <_printf_float+0xb6>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	465a      	mov	r2, fp
 8009e42:	4631      	mov	r1, r6
 8009e44:	4628      	mov	r0, r5
 8009e46:	47b8      	blx	r7
 8009e48:	3001      	adds	r0, #1
 8009e4a:	f43f ae56 	beq.w	8009afa <_printf_float+0xb6>
 8009e4e:	f108 0801 	add.w	r8, r8, #1
 8009e52:	45d0      	cmp	r8, sl
 8009e54:	dbf3      	blt.n	8009e3e <_printf_float+0x3fa>
 8009e56:	464b      	mov	r3, r9
 8009e58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009e5c:	e6df      	b.n	8009c1e <_printf_float+0x1da>
 8009e5e:	f04f 0800 	mov.w	r8, #0
 8009e62:	f104 0b1a 	add.w	fp, r4, #26
 8009e66:	e7f4      	b.n	8009e52 <_printf_float+0x40e>
 8009e68:	2301      	movs	r3, #1
 8009e6a:	4642      	mov	r2, r8
 8009e6c:	e7e1      	b.n	8009e32 <_printf_float+0x3ee>
 8009e6e:	2301      	movs	r3, #1
 8009e70:	464a      	mov	r2, r9
 8009e72:	4631      	mov	r1, r6
 8009e74:	4628      	mov	r0, r5
 8009e76:	47b8      	blx	r7
 8009e78:	3001      	adds	r0, #1
 8009e7a:	f43f ae3e 	beq.w	8009afa <_printf_float+0xb6>
 8009e7e:	f108 0801 	add.w	r8, r8, #1
 8009e82:	68e3      	ldr	r3, [r4, #12]
 8009e84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e86:	1a5b      	subs	r3, r3, r1
 8009e88:	4543      	cmp	r3, r8
 8009e8a:	dcf0      	bgt.n	8009e6e <_printf_float+0x42a>
 8009e8c:	e6fc      	b.n	8009c88 <_printf_float+0x244>
 8009e8e:	f04f 0800 	mov.w	r8, #0
 8009e92:	f104 0919 	add.w	r9, r4, #25
 8009e96:	e7f4      	b.n	8009e82 <_printf_float+0x43e>

08009e98 <_printf_common>:
 8009e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e9c:	4616      	mov	r6, r2
 8009e9e:	4698      	mov	r8, r3
 8009ea0:	688a      	ldr	r2, [r1, #8]
 8009ea2:	690b      	ldr	r3, [r1, #16]
 8009ea4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	bfb8      	it	lt
 8009eac:	4613      	movlt	r3, r2
 8009eae:	6033      	str	r3, [r6, #0]
 8009eb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009eb4:	4607      	mov	r7, r0
 8009eb6:	460c      	mov	r4, r1
 8009eb8:	b10a      	cbz	r2, 8009ebe <_printf_common+0x26>
 8009eba:	3301      	adds	r3, #1
 8009ebc:	6033      	str	r3, [r6, #0]
 8009ebe:	6823      	ldr	r3, [r4, #0]
 8009ec0:	0699      	lsls	r1, r3, #26
 8009ec2:	bf42      	ittt	mi
 8009ec4:	6833      	ldrmi	r3, [r6, #0]
 8009ec6:	3302      	addmi	r3, #2
 8009ec8:	6033      	strmi	r3, [r6, #0]
 8009eca:	6825      	ldr	r5, [r4, #0]
 8009ecc:	f015 0506 	ands.w	r5, r5, #6
 8009ed0:	d106      	bne.n	8009ee0 <_printf_common+0x48>
 8009ed2:	f104 0a19 	add.w	sl, r4, #25
 8009ed6:	68e3      	ldr	r3, [r4, #12]
 8009ed8:	6832      	ldr	r2, [r6, #0]
 8009eda:	1a9b      	subs	r3, r3, r2
 8009edc:	42ab      	cmp	r3, r5
 8009ede:	dc26      	bgt.n	8009f2e <_printf_common+0x96>
 8009ee0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ee4:	6822      	ldr	r2, [r4, #0]
 8009ee6:	3b00      	subs	r3, #0
 8009ee8:	bf18      	it	ne
 8009eea:	2301      	movne	r3, #1
 8009eec:	0692      	lsls	r2, r2, #26
 8009eee:	d42b      	bmi.n	8009f48 <_printf_common+0xb0>
 8009ef0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ef4:	4641      	mov	r1, r8
 8009ef6:	4638      	mov	r0, r7
 8009ef8:	47c8      	blx	r9
 8009efa:	3001      	adds	r0, #1
 8009efc:	d01e      	beq.n	8009f3c <_printf_common+0xa4>
 8009efe:	6823      	ldr	r3, [r4, #0]
 8009f00:	6922      	ldr	r2, [r4, #16]
 8009f02:	f003 0306 	and.w	r3, r3, #6
 8009f06:	2b04      	cmp	r3, #4
 8009f08:	bf02      	ittt	eq
 8009f0a:	68e5      	ldreq	r5, [r4, #12]
 8009f0c:	6833      	ldreq	r3, [r6, #0]
 8009f0e:	1aed      	subeq	r5, r5, r3
 8009f10:	68a3      	ldr	r3, [r4, #8]
 8009f12:	bf0c      	ite	eq
 8009f14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f18:	2500      	movne	r5, #0
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	bfc4      	itt	gt
 8009f1e:	1a9b      	subgt	r3, r3, r2
 8009f20:	18ed      	addgt	r5, r5, r3
 8009f22:	2600      	movs	r6, #0
 8009f24:	341a      	adds	r4, #26
 8009f26:	42b5      	cmp	r5, r6
 8009f28:	d11a      	bne.n	8009f60 <_printf_common+0xc8>
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	e008      	b.n	8009f40 <_printf_common+0xa8>
 8009f2e:	2301      	movs	r3, #1
 8009f30:	4652      	mov	r2, sl
 8009f32:	4641      	mov	r1, r8
 8009f34:	4638      	mov	r0, r7
 8009f36:	47c8      	blx	r9
 8009f38:	3001      	adds	r0, #1
 8009f3a:	d103      	bne.n	8009f44 <_printf_common+0xac>
 8009f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f44:	3501      	adds	r5, #1
 8009f46:	e7c6      	b.n	8009ed6 <_printf_common+0x3e>
 8009f48:	18e1      	adds	r1, r4, r3
 8009f4a:	1c5a      	adds	r2, r3, #1
 8009f4c:	2030      	movs	r0, #48	@ 0x30
 8009f4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f52:	4422      	add	r2, r4
 8009f54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f5c:	3302      	adds	r3, #2
 8009f5e:	e7c7      	b.n	8009ef0 <_printf_common+0x58>
 8009f60:	2301      	movs	r3, #1
 8009f62:	4622      	mov	r2, r4
 8009f64:	4641      	mov	r1, r8
 8009f66:	4638      	mov	r0, r7
 8009f68:	47c8      	blx	r9
 8009f6a:	3001      	adds	r0, #1
 8009f6c:	d0e6      	beq.n	8009f3c <_printf_common+0xa4>
 8009f6e:	3601      	adds	r6, #1
 8009f70:	e7d9      	b.n	8009f26 <_printf_common+0x8e>
	...

08009f74 <_printf_i>:
 8009f74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f78:	7e0f      	ldrb	r7, [r1, #24]
 8009f7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f7c:	2f78      	cmp	r7, #120	@ 0x78
 8009f7e:	4691      	mov	r9, r2
 8009f80:	4680      	mov	r8, r0
 8009f82:	460c      	mov	r4, r1
 8009f84:	469a      	mov	sl, r3
 8009f86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f8a:	d807      	bhi.n	8009f9c <_printf_i+0x28>
 8009f8c:	2f62      	cmp	r7, #98	@ 0x62
 8009f8e:	d80a      	bhi.n	8009fa6 <_printf_i+0x32>
 8009f90:	2f00      	cmp	r7, #0
 8009f92:	f000 80d2 	beq.w	800a13a <_printf_i+0x1c6>
 8009f96:	2f58      	cmp	r7, #88	@ 0x58
 8009f98:	f000 80b9 	beq.w	800a10e <_printf_i+0x19a>
 8009f9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fa0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009fa4:	e03a      	b.n	800a01c <_printf_i+0xa8>
 8009fa6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009faa:	2b15      	cmp	r3, #21
 8009fac:	d8f6      	bhi.n	8009f9c <_printf_i+0x28>
 8009fae:	a101      	add	r1, pc, #4	@ (adr r1, 8009fb4 <_printf_i+0x40>)
 8009fb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fb4:	0800a00d 	.word	0x0800a00d
 8009fb8:	0800a021 	.word	0x0800a021
 8009fbc:	08009f9d 	.word	0x08009f9d
 8009fc0:	08009f9d 	.word	0x08009f9d
 8009fc4:	08009f9d 	.word	0x08009f9d
 8009fc8:	08009f9d 	.word	0x08009f9d
 8009fcc:	0800a021 	.word	0x0800a021
 8009fd0:	08009f9d 	.word	0x08009f9d
 8009fd4:	08009f9d 	.word	0x08009f9d
 8009fd8:	08009f9d 	.word	0x08009f9d
 8009fdc:	08009f9d 	.word	0x08009f9d
 8009fe0:	0800a121 	.word	0x0800a121
 8009fe4:	0800a04b 	.word	0x0800a04b
 8009fe8:	0800a0db 	.word	0x0800a0db
 8009fec:	08009f9d 	.word	0x08009f9d
 8009ff0:	08009f9d 	.word	0x08009f9d
 8009ff4:	0800a143 	.word	0x0800a143
 8009ff8:	08009f9d 	.word	0x08009f9d
 8009ffc:	0800a04b 	.word	0x0800a04b
 800a000:	08009f9d 	.word	0x08009f9d
 800a004:	08009f9d 	.word	0x08009f9d
 800a008:	0800a0e3 	.word	0x0800a0e3
 800a00c:	6833      	ldr	r3, [r6, #0]
 800a00e:	1d1a      	adds	r2, r3, #4
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	6032      	str	r2, [r6, #0]
 800a014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a018:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a01c:	2301      	movs	r3, #1
 800a01e:	e09d      	b.n	800a15c <_printf_i+0x1e8>
 800a020:	6833      	ldr	r3, [r6, #0]
 800a022:	6820      	ldr	r0, [r4, #0]
 800a024:	1d19      	adds	r1, r3, #4
 800a026:	6031      	str	r1, [r6, #0]
 800a028:	0606      	lsls	r6, r0, #24
 800a02a:	d501      	bpl.n	800a030 <_printf_i+0xbc>
 800a02c:	681d      	ldr	r5, [r3, #0]
 800a02e:	e003      	b.n	800a038 <_printf_i+0xc4>
 800a030:	0645      	lsls	r5, r0, #25
 800a032:	d5fb      	bpl.n	800a02c <_printf_i+0xb8>
 800a034:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a038:	2d00      	cmp	r5, #0
 800a03a:	da03      	bge.n	800a044 <_printf_i+0xd0>
 800a03c:	232d      	movs	r3, #45	@ 0x2d
 800a03e:	426d      	negs	r5, r5
 800a040:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a044:	4859      	ldr	r0, [pc, #356]	@ (800a1ac <_printf_i+0x238>)
 800a046:	230a      	movs	r3, #10
 800a048:	e011      	b.n	800a06e <_printf_i+0xfa>
 800a04a:	6821      	ldr	r1, [r4, #0]
 800a04c:	6833      	ldr	r3, [r6, #0]
 800a04e:	0608      	lsls	r0, r1, #24
 800a050:	f853 5b04 	ldr.w	r5, [r3], #4
 800a054:	d402      	bmi.n	800a05c <_printf_i+0xe8>
 800a056:	0649      	lsls	r1, r1, #25
 800a058:	bf48      	it	mi
 800a05a:	b2ad      	uxthmi	r5, r5
 800a05c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a05e:	4853      	ldr	r0, [pc, #332]	@ (800a1ac <_printf_i+0x238>)
 800a060:	6033      	str	r3, [r6, #0]
 800a062:	bf14      	ite	ne
 800a064:	230a      	movne	r3, #10
 800a066:	2308      	moveq	r3, #8
 800a068:	2100      	movs	r1, #0
 800a06a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a06e:	6866      	ldr	r6, [r4, #4]
 800a070:	60a6      	str	r6, [r4, #8]
 800a072:	2e00      	cmp	r6, #0
 800a074:	bfa2      	ittt	ge
 800a076:	6821      	ldrge	r1, [r4, #0]
 800a078:	f021 0104 	bicge.w	r1, r1, #4
 800a07c:	6021      	strge	r1, [r4, #0]
 800a07e:	b90d      	cbnz	r5, 800a084 <_printf_i+0x110>
 800a080:	2e00      	cmp	r6, #0
 800a082:	d04b      	beq.n	800a11c <_printf_i+0x1a8>
 800a084:	4616      	mov	r6, r2
 800a086:	fbb5 f1f3 	udiv	r1, r5, r3
 800a08a:	fb03 5711 	mls	r7, r3, r1, r5
 800a08e:	5dc7      	ldrb	r7, [r0, r7]
 800a090:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a094:	462f      	mov	r7, r5
 800a096:	42bb      	cmp	r3, r7
 800a098:	460d      	mov	r5, r1
 800a09a:	d9f4      	bls.n	800a086 <_printf_i+0x112>
 800a09c:	2b08      	cmp	r3, #8
 800a09e:	d10b      	bne.n	800a0b8 <_printf_i+0x144>
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	07df      	lsls	r7, r3, #31
 800a0a4:	d508      	bpl.n	800a0b8 <_printf_i+0x144>
 800a0a6:	6923      	ldr	r3, [r4, #16]
 800a0a8:	6861      	ldr	r1, [r4, #4]
 800a0aa:	4299      	cmp	r1, r3
 800a0ac:	bfde      	ittt	le
 800a0ae:	2330      	movle	r3, #48	@ 0x30
 800a0b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a0b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0b8:	1b92      	subs	r2, r2, r6
 800a0ba:	6122      	str	r2, [r4, #16]
 800a0bc:	f8cd a000 	str.w	sl, [sp]
 800a0c0:	464b      	mov	r3, r9
 800a0c2:	aa03      	add	r2, sp, #12
 800a0c4:	4621      	mov	r1, r4
 800a0c6:	4640      	mov	r0, r8
 800a0c8:	f7ff fee6 	bl	8009e98 <_printf_common>
 800a0cc:	3001      	adds	r0, #1
 800a0ce:	d14a      	bne.n	800a166 <_printf_i+0x1f2>
 800a0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d4:	b004      	add	sp, #16
 800a0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0da:	6823      	ldr	r3, [r4, #0]
 800a0dc:	f043 0320 	orr.w	r3, r3, #32
 800a0e0:	6023      	str	r3, [r4, #0]
 800a0e2:	4833      	ldr	r0, [pc, #204]	@ (800a1b0 <_printf_i+0x23c>)
 800a0e4:	2778      	movs	r7, #120	@ 0x78
 800a0e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a0ea:	6823      	ldr	r3, [r4, #0]
 800a0ec:	6831      	ldr	r1, [r6, #0]
 800a0ee:	061f      	lsls	r7, r3, #24
 800a0f0:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0f4:	d402      	bmi.n	800a0fc <_printf_i+0x188>
 800a0f6:	065f      	lsls	r7, r3, #25
 800a0f8:	bf48      	it	mi
 800a0fa:	b2ad      	uxthmi	r5, r5
 800a0fc:	6031      	str	r1, [r6, #0]
 800a0fe:	07d9      	lsls	r1, r3, #31
 800a100:	bf44      	itt	mi
 800a102:	f043 0320 	orrmi.w	r3, r3, #32
 800a106:	6023      	strmi	r3, [r4, #0]
 800a108:	b11d      	cbz	r5, 800a112 <_printf_i+0x19e>
 800a10a:	2310      	movs	r3, #16
 800a10c:	e7ac      	b.n	800a068 <_printf_i+0xf4>
 800a10e:	4827      	ldr	r0, [pc, #156]	@ (800a1ac <_printf_i+0x238>)
 800a110:	e7e9      	b.n	800a0e6 <_printf_i+0x172>
 800a112:	6823      	ldr	r3, [r4, #0]
 800a114:	f023 0320 	bic.w	r3, r3, #32
 800a118:	6023      	str	r3, [r4, #0]
 800a11a:	e7f6      	b.n	800a10a <_printf_i+0x196>
 800a11c:	4616      	mov	r6, r2
 800a11e:	e7bd      	b.n	800a09c <_printf_i+0x128>
 800a120:	6833      	ldr	r3, [r6, #0]
 800a122:	6825      	ldr	r5, [r4, #0]
 800a124:	6961      	ldr	r1, [r4, #20]
 800a126:	1d18      	adds	r0, r3, #4
 800a128:	6030      	str	r0, [r6, #0]
 800a12a:	062e      	lsls	r6, r5, #24
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	d501      	bpl.n	800a134 <_printf_i+0x1c0>
 800a130:	6019      	str	r1, [r3, #0]
 800a132:	e002      	b.n	800a13a <_printf_i+0x1c6>
 800a134:	0668      	lsls	r0, r5, #25
 800a136:	d5fb      	bpl.n	800a130 <_printf_i+0x1bc>
 800a138:	8019      	strh	r1, [r3, #0]
 800a13a:	2300      	movs	r3, #0
 800a13c:	6123      	str	r3, [r4, #16]
 800a13e:	4616      	mov	r6, r2
 800a140:	e7bc      	b.n	800a0bc <_printf_i+0x148>
 800a142:	6833      	ldr	r3, [r6, #0]
 800a144:	1d1a      	adds	r2, r3, #4
 800a146:	6032      	str	r2, [r6, #0]
 800a148:	681e      	ldr	r6, [r3, #0]
 800a14a:	6862      	ldr	r2, [r4, #4]
 800a14c:	2100      	movs	r1, #0
 800a14e:	4630      	mov	r0, r6
 800a150:	f7f6 f846 	bl	80001e0 <memchr>
 800a154:	b108      	cbz	r0, 800a15a <_printf_i+0x1e6>
 800a156:	1b80      	subs	r0, r0, r6
 800a158:	6060      	str	r0, [r4, #4]
 800a15a:	6863      	ldr	r3, [r4, #4]
 800a15c:	6123      	str	r3, [r4, #16]
 800a15e:	2300      	movs	r3, #0
 800a160:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a164:	e7aa      	b.n	800a0bc <_printf_i+0x148>
 800a166:	6923      	ldr	r3, [r4, #16]
 800a168:	4632      	mov	r2, r6
 800a16a:	4649      	mov	r1, r9
 800a16c:	4640      	mov	r0, r8
 800a16e:	47d0      	blx	sl
 800a170:	3001      	adds	r0, #1
 800a172:	d0ad      	beq.n	800a0d0 <_printf_i+0x15c>
 800a174:	6823      	ldr	r3, [r4, #0]
 800a176:	079b      	lsls	r3, r3, #30
 800a178:	d413      	bmi.n	800a1a2 <_printf_i+0x22e>
 800a17a:	68e0      	ldr	r0, [r4, #12]
 800a17c:	9b03      	ldr	r3, [sp, #12]
 800a17e:	4298      	cmp	r0, r3
 800a180:	bfb8      	it	lt
 800a182:	4618      	movlt	r0, r3
 800a184:	e7a6      	b.n	800a0d4 <_printf_i+0x160>
 800a186:	2301      	movs	r3, #1
 800a188:	4632      	mov	r2, r6
 800a18a:	4649      	mov	r1, r9
 800a18c:	4640      	mov	r0, r8
 800a18e:	47d0      	blx	sl
 800a190:	3001      	adds	r0, #1
 800a192:	d09d      	beq.n	800a0d0 <_printf_i+0x15c>
 800a194:	3501      	adds	r5, #1
 800a196:	68e3      	ldr	r3, [r4, #12]
 800a198:	9903      	ldr	r1, [sp, #12]
 800a19a:	1a5b      	subs	r3, r3, r1
 800a19c:	42ab      	cmp	r3, r5
 800a19e:	dcf2      	bgt.n	800a186 <_printf_i+0x212>
 800a1a0:	e7eb      	b.n	800a17a <_printf_i+0x206>
 800a1a2:	2500      	movs	r5, #0
 800a1a4:	f104 0619 	add.w	r6, r4, #25
 800a1a8:	e7f5      	b.n	800a196 <_printf_i+0x222>
 800a1aa:	bf00      	nop
 800a1ac:	0800d7e2 	.word	0x0800d7e2
 800a1b0:	0800d7f3 	.word	0x0800d7f3

0800a1b4 <_scanf_float>:
 800a1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b8:	b087      	sub	sp, #28
 800a1ba:	4617      	mov	r7, r2
 800a1bc:	9303      	str	r3, [sp, #12]
 800a1be:	688b      	ldr	r3, [r1, #8]
 800a1c0:	1e5a      	subs	r2, r3, #1
 800a1c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a1c6:	bf81      	itttt	hi
 800a1c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a1cc:	eb03 0b05 	addhi.w	fp, r3, r5
 800a1d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a1d4:	608b      	strhi	r3, [r1, #8]
 800a1d6:	680b      	ldr	r3, [r1, #0]
 800a1d8:	460a      	mov	r2, r1
 800a1da:	f04f 0500 	mov.w	r5, #0
 800a1de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a1e2:	f842 3b1c 	str.w	r3, [r2], #28
 800a1e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a1ea:	4680      	mov	r8, r0
 800a1ec:	460c      	mov	r4, r1
 800a1ee:	bf98      	it	ls
 800a1f0:	f04f 0b00 	movls.w	fp, #0
 800a1f4:	9201      	str	r2, [sp, #4]
 800a1f6:	4616      	mov	r6, r2
 800a1f8:	46aa      	mov	sl, r5
 800a1fa:	46a9      	mov	r9, r5
 800a1fc:	9502      	str	r5, [sp, #8]
 800a1fe:	68a2      	ldr	r2, [r4, #8]
 800a200:	b152      	cbz	r2, 800a218 <_scanf_float+0x64>
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	781b      	ldrb	r3, [r3, #0]
 800a206:	2b4e      	cmp	r3, #78	@ 0x4e
 800a208:	d864      	bhi.n	800a2d4 <_scanf_float+0x120>
 800a20a:	2b40      	cmp	r3, #64	@ 0x40
 800a20c:	d83c      	bhi.n	800a288 <_scanf_float+0xd4>
 800a20e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a212:	b2c8      	uxtb	r0, r1
 800a214:	280e      	cmp	r0, #14
 800a216:	d93a      	bls.n	800a28e <_scanf_float+0xda>
 800a218:	f1b9 0f00 	cmp.w	r9, #0
 800a21c:	d003      	beq.n	800a226 <_scanf_float+0x72>
 800a21e:	6823      	ldr	r3, [r4, #0]
 800a220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a224:	6023      	str	r3, [r4, #0]
 800a226:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a22a:	f1ba 0f01 	cmp.w	sl, #1
 800a22e:	f200 8117 	bhi.w	800a460 <_scanf_float+0x2ac>
 800a232:	9b01      	ldr	r3, [sp, #4]
 800a234:	429e      	cmp	r6, r3
 800a236:	f200 8108 	bhi.w	800a44a <_scanf_float+0x296>
 800a23a:	2001      	movs	r0, #1
 800a23c:	b007      	add	sp, #28
 800a23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a242:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a246:	2a0d      	cmp	r2, #13
 800a248:	d8e6      	bhi.n	800a218 <_scanf_float+0x64>
 800a24a:	a101      	add	r1, pc, #4	@ (adr r1, 800a250 <_scanf_float+0x9c>)
 800a24c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a250:	0800a397 	.word	0x0800a397
 800a254:	0800a219 	.word	0x0800a219
 800a258:	0800a219 	.word	0x0800a219
 800a25c:	0800a219 	.word	0x0800a219
 800a260:	0800a3f7 	.word	0x0800a3f7
 800a264:	0800a3cf 	.word	0x0800a3cf
 800a268:	0800a219 	.word	0x0800a219
 800a26c:	0800a219 	.word	0x0800a219
 800a270:	0800a3a5 	.word	0x0800a3a5
 800a274:	0800a219 	.word	0x0800a219
 800a278:	0800a219 	.word	0x0800a219
 800a27c:	0800a219 	.word	0x0800a219
 800a280:	0800a219 	.word	0x0800a219
 800a284:	0800a35d 	.word	0x0800a35d
 800a288:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a28c:	e7db      	b.n	800a246 <_scanf_float+0x92>
 800a28e:	290e      	cmp	r1, #14
 800a290:	d8c2      	bhi.n	800a218 <_scanf_float+0x64>
 800a292:	a001      	add	r0, pc, #4	@ (adr r0, 800a298 <_scanf_float+0xe4>)
 800a294:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a298:	0800a34d 	.word	0x0800a34d
 800a29c:	0800a219 	.word	0x0800a219
 800a2a0:	0800a34d 	.word	0x0800a34d
 800a2a4:	0800a3e3 	.word	0x0800a3e3
 800a2a8:	0800a219 	.word	0x0800a219
 800a2ac:	0800a2f5 	.word	0x0800a2f5
 800a2b0:	0800a333 	.word	0x0800a333
 800a2b4:	0800a333 	.word	0x0800a333
 800a2b8:	0800a333 	.word	0x0800a333
 800a2bc:	0800a333 	.word	0x0800a333
 800a2c0:	0800a333 	.word	0x0800a333
 800a2c4:	0800a333 	.word	0x0800a333
 800a2c8:	0800a333 	.word	0x0800a333
 800a2cc:	0800a333 	.word	0x0800a333
 800a2d0:	0800a333 	.word	0x0800a333
 800a2d4:	2b6e      	cmp	r3, #110	@ 0x6e
 800a2d6:	d809      	bhi.n	800a2ec <_scanf_float+0x138>
 800a2d8:	2b60      	cmp	r3, #96	@ 0x60
 800a2da:	d8b2      	bhi.n	800a242 <_scanf_float+0x8e>
 800a2dc:	2b54      	cmp	r3, #84	@ 0x54
 800a2de:	d07b      	beq.n	800a3d8 <_scanf_float+0x224>
 800a2e0:	2b59      	cmp	r3, #89	@ 0x59
 800a2e2:	d199      	bne.n	800a218 <_scanf_float+0x64>
 800a2e4:	2d07      	cmp	r5, #7
 800a2e6:	d197      	bne.n	800a218 <_scanf_float+0x64>
 800a2e8:	2508      	movs	r5, #8
 800a2ea:	e02c      	b.n	800a346 <_scanf_float+0x192>
 800a2ec:	2b74      	cmp	r3, #116	@ 0x74
 800a2ee:	d073      	beq.n	800a3d8 <_scanf_float+0x224>
 800a2f0:	2b79      	cmp	r3, #121	@ 0x79
 800a2f2:	e7f6      	b.n	800a2e2 <_scanf_float+0x12e>
 800a2f4:	6821      	ldr	r1, [r4, #0]
 800a2f6:	05c8      	lsls	r0, r1, #23
 800a2f8:	d51b      	bpl.n	800a332 <_scanf_float+0x17e>
 800a2fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a2fe:	6021      	str	r1, [r4, #0]
 800a300:	f109 0901 	add.w	r9, r9, #1
 800a304:	f1bb 0f00 	cmp.w	fp, #0
 800a308:	d003      	beq.n	800a312 <_scanf_float+0x15e>
 800a30a:	3201      	adds	r2, #1
 800a30c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a310:	60a2      	str	r2, [r4, #8]
 800a312:	68a3      	ldr	r3, [r4, #8]
 800a314:	3b01      	subs	r3, #1
 800a316:	60a3      	str	r3, [r4, #8]
 800a318:	6923      	ldr	r3, [r4, #16]
 800a31a:	3301      	adds	r3, #1
 800a31c:	6123      	str	r3, [r4, #16]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	3b01      	subs	r3, #1
 800a322:	2b00      	cmp	r3, #0
 800a324:	607b      	str	r3, [r7, #4]
 800a326:	f340 8087 	ble.w	800a438 <_scanf_float+0x284>
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	3301      	adds	r3, #1
 800a32e:	603b      	str	r3, [r7, #0]
 800a330:	e765      	b.n	800a1fe <_scanf_float+0x4a>
 800a332:	eb1a 0105 	adds.w	r1, sl, r5
 800a336:	f47f af6f 	bne.w	800a218 <_scanf_float+0x64>
 800a33a:	6822      	ldr	r2, [r4, #0]
 800a33c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a340:	6022      	str	r2, [r4, #0]
 800a342:	460d      	mov	r5, r1
 800a344:	468a      	mov	sl, r1
 800a346:	f806 3b01 	strb.w	r3, [r6], #1
 800a34a:	e7e2      	b.n	800a312 <_scanf_float+0x15e>
 800a34c:	6822      	ldr	r2, [r4, #0]
 800a34e:	0610      	lsls	r0, r2, #24
 800a350:	f57f af62 	bpl.w	800a218 <_scanf_float+0x64>
 800a354:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a358:	6022      	str	r2, [r4, #0]
 800a35a:	e7f4      	b.n	800a346 <_scanf_float+0x192>
 800a35c:	f1ba 0f00 	cmp.w	sl, #0
 800a360:	d10e      	bne.n	800a380 <_scanf_float+0x1cc>
 800a362:	f1b9 0f00 	cmp.w	r9, #0
 800a366:	d10e      	bne.n	800a386 <_scanf_float+0x1d2>
 800a368:	6822      	ldr	r2, [r4, #0]
 800a36a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a36e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a372:	d108      	bne.n	800a386 <_scanf_float+0x1d2>
 800a374:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a378:	6022      	str	r2, [r4, #0]
 800a37a:	f04f 0a01 	mov.w	sl, #1
 800a37e:	e7e2      	b.n	800a346 <_scanf_float+0x192>
 800a380:	f1ba 0f02 	cmp.w	sl, #2
 800a384:	d055      	beq.n	800a432 <_scanf_float+0x27e>
 800a386:	2d01      	cmp	r5, #1
 800a388:	d002      	beq.n	800a390 <_scanf_float+0x1dc>
 800a38a:	2d04      	cmp	r5, #4
 800a38c:	f47f af44 	bne.w	800a218 <_scanf_float+0x64>
 800a390:	3501      	adds	r5, #1
 800a392:	b2ed      	uxtb	r5, r5
 800a394:	e7d7      	b.n	800a346 <_scanf_float+0x192>
 800a396:	f1ba 0f01 	cmp.w	sl, #1
 800a39a:	f47f af3d 	bne.w	800a218 <_scanf_float+0x64>
 800a39e:	f04f 0a02 	mov.w	sl, #2
 800a3a2:	e7d0      	b.n	800a346 <_scanf_float+0x192>
 800a3a4:	b97d      	cbnz	r5, 800a3c6 <_scanf_float+0x212>
 800a3a6:	f1b9 0f00 	cmp.w	r9, #0
 800a3aa:	f47f af38 	bne.w	800a21e <_scanf_float+0x6a>
 800a3ae:	6822      	ldr	r2, [r4, #0]
 800a3b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a3b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a3b8:	f040 8108 	bne.w	800a5cc <_scanf_float+0x418>
 800a3bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a3c0:	6022      	str	r2, [r4, #0]
 800a3c2:	2501      	movs	r5, #1
 800a3c4:	e7bf      	b.n	800a346 <_scanf_float+0x192>
 800a3c6:	2d03      	cmp	r5, #3
 800a3c8:	d0e2      	beq.n	800a390 <_scanf_float+0x1dc>
 800a3ca:	2d05      	cmp	r5, #5
 800a3cc:	e7de      	b.n	800a38c <_scanf_float+0x1d8>
 800a3ce:	2d02      	cmp	r5, #2
 800a3d0:	f47f af22 	bne.w	800a218 <_scanf_float+0x64>
 800a3d4:	2503      	movs	r5, #3
 800a3d6:	e7b6      	b.n	800a346 <_scanf_float+0x192>
 800a3d8:	2d06      	cmp	r5, #6
 800a3da:	f47f af1d 	bne.w	800a218 <_scanf_float+0x64>
 800a3de:	2507      	movs	r5, #7
 800a3e0:	e7b1      	b.n	800a346 <_scanf_float+0x192>
 800a3e2:	6822      	ldr	r2, [r4, #0]
 800a3e4:	0591      	lsls	r1, r2, #22
 800a3e6:	f57f af17 	bpl.w	800a218 <_scanf_float+0x64>
 800a3ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a3ee:	6022      	str	r2, [r4, #0]
 800a3f0:	f8cd 9008 	str.w	r9, [sp, #8]
 800a3f4:	e7a7      	b.n	800a346 <_scanf_float+0x192>
 800a3f6:	6822      	ldr	r2, [r4, #0]
 800a3f8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a3fc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a400:	d006      	beq.n	800a410 <_scanf_float+0x25c>
 800a402:	0550      	lsls	r0, r2, #21
 800a404:	f57f af08 	bpl.w	800a218 <_scanf_float+0x64>
 800a408:	f1b9 0f00 	cmp.w	r9, #0
 800a40c:	f000 80de 	beq.w	800a5cc <_scanf_float+0x418>
 800a410:	0591      	lsls	r1, r2, #22
 800a412:	bf58      	it	pl
 800a414:	9902      	ldrpl	r1, [sp, #8]
 800a416:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a41a:	bf58      	it	pl
 800a41c:	eba9 0101 	subpl.w	r1, r9, r1
 800a420:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a424:	bf58      	it	pl
 800a426:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a42a:	6022      	str	r2, [r4, #0]
 800a42c:	f04f 0900 	mov.w	r9, #0
 800a430:	e789      	b.n	800a346 <_scanf_float+0x192>
 800a432:	f04f 0a03 	mov.w	sl, #3
 800a436:	e786      	b.n	800a346 <_scanf_float+0x192>
 800a438:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a43c:	4639      	mov	r1, r7
 800a43e:	4640      	mov	r0, r8
 800a440:	4798      	blx	r3
 800a442:	2800      	cmp	r0, #0
 800a444:	f43f aedb 	beq.w	800a1fe <_scanf_float+0x4a>
 800a448:	e6e6      	b.n	800a218 <_scanf_float+0x64>
 800a44a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a44e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a452:	463a      	mov	r2, r7
 800a454:	4640      	mov	r0, r8
 800a456:	4798      	blx	r3
 800a458:	6923      	ldr	r3, [r4, #16]
 800a45a:	3b01      	subs	r3, #1
 800a45c:	6123      	str	r3, [r4, #16]
 800a45e:	e6e8      	b.n	800a232 <_scanf_float+0x7e>
 800a460:	1e6b      	subs	r3, r5, #1
 800a462:	2b06      	cmp	r3, #6
 800a464:	d824      	bhi.n	800a4b0 <_scanf_float+0x2fc>
 800a466:	2d02      	cmp	r5, #2
 800a468:	d836      	bhi.n	800a4d8 <_scanf_float+0x324>
 800a46a:	9b01      	ldr	r3, [sp, #4]
 800a46c:	429e      	cmp	r6, r3
 800a46e:	f67f aee4 	bls.w	800a23a <_scanf_float+0x86>
 800a472:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a476:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a47a:	463a      	mov	r2, r7
 800a47c:	4640      	mov	r0, r8
 800a47e:	4798      	blx	r3
 800a480:	6923      	ldr	r3, [r4, #16]
 800a482:	3b01      	subs	r3, #1
 800a484:	6123      	str	r3, [r4, #16]
 800a486:	e7f0      	b.n	800a46a <_scanf_float+0x2b6>
 800a488:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a48c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a490:	463a      	mov	r2, r7
 800a492:	4640      	mov	r0, r8
 800a494:	4798      	blx	r3
 800a496:	6923      	ldr	r3, [r4, #16]
 800a498:	3b01      	subs	r3, #1
 800a49a:	6123      	str	r3, [r4, #16]
 800a49c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a4a0:	fa5f fa8a 	uxtb.w	sl, sl
 800a4a4:	f1ba 0f02 	cmp.w	sl, #2
 800a4a8:	d1ee      	bne.n	800a488 <_scanf_float+0x2d4>
 800a4aa:	3d03      	subs	r5, #3
 800a4ac:	b2ed      	uxtb	r5, r5
 800a4ae:	1b76      	subs	r6, r6, r5
 800a4b0:	6823      	ldr	r3, [r4, #0]
 800a4b2:	05da      	lsls	r2, r3, #23
 800a4b4:	d530      	bpl.n	800a518 <_scanf_float+0x364>
 800a4b6:	055b      	lsls	r3, r3, #21
 800a4b8:	d511      	bpl.n	800a4de <_scanf_float+0x32a>
 800a4ba:	9b01      	ldr	r3, [sp, #4]
 800a4bc:	429e      	cmp	r6, r3
 800a4be:	f67f aebc 	bls.w	800a23a <_scanf_float+0x86>
 800a4c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a4ca:	463a      	mov	r2, r7
 800a4cc:	4640      	mov	r0, r8
 800a4ce:	4798      	blx	r3
 800a4d0:	6923      	ldr	r3, [r4, #16]
 800a4d2:	3b01      	subs	r3, #1
 800a4d4:	6123      	str	r3, [r4, #16]
 800a4d6:	e7f0      	b.n	800a4ba <_scanf_float+0x306>
 800a4d8:	46aa      	mov	sl, r5
 800a4da:	46b3      	mov	fp, r6
 800a4dc:	e7de      	b.n	800a49c <_scanf_float+0x2e8>
 800a4de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a4e2:	6923      	ldr	r3, [r4, #16]
 800a4e4:	2965      	cmp	r1, #101	@ 0x65
 800a4e6:	f103 33ff 	add.w	r3, r3, #4294967295
 800a4ea:	f106 35ff 	add.w	r5, r6, #4294967295
 800a4ee:	6123      	str	r3, [r4, #16]
 800a4f0:	d00c      	beq.n	800a50c <_scanf_float+0x358>
 800a4f2:	2945      	cmp	r1, #69	@ 0x45
 800a4f4:	d00a      	beq.n	800a50c <_scanf_float+0x358>
 800a4f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4fa:	463a      	mov	r2, r7
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	4798      	blx	r3
 800a500:	6923      	ldr	r3, [r4, #16]
 800a502:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a506:	3b01      	subs	r3, #1
 800a508:	1eb5      	subs	r5, r6, #2
 800a50a:	6123      	str	r3, [r4, #16]
 800a50c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a510:	463a      	mov	r2, r7
 800a512:	4640      	mov	r0, r8
 800a514:	4798      	blx	r3
 800a516:	462e      	mov	r6, r5
 800a518:	6822      	ldr	r2, [r4, #0]
 800a51a:	f012 0210 	ands.w	r2, r2, #16
 800a51e:	d001      	beq.n	800a524 <_scanf_float+0x370>
 800a520:	2000      	movs	r0, #0
 800a522:	e68b      	b.n	800a23c <_scanf_float+0x88>
 800a524:	7032      	strb	r2, [r6, #0]
 800a526:	6823      	ldr	r3, [r4, #0]
 800a528:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a52c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a530:	d11c      	bne.n	800a56c <_scanf_float+0x3b8>
 800a532:	9b02      	ldr	r3, [sp, #8]
 800a534:	454b      	cmp	r3, r9
 800a536:	eba3 0209 	sub.w	r2, r3, r9
 800a53a:	d123      	bne.n	800a584 <_scanf_float+0x3d0>
 800a53c:	9901      	ldr	r1, [sp, #4]
 800a53e:	2200      	movs	r2, #0
 800a540:	4640      	mov	r0, r8
 800a542:	f7ff f975 	bl	8009830 <_strtod_r>
 800a546:	9b03      	ldr	r3, [sp, #12]
 800a548:	6821      	ldr	r1, [r4, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f011 0f02 	tst.w	r1, #2
 800a550:	ec57 6b10 	vmov	r6, r7, d0
 800a554:	f103 0204 	add.w	r2, r3, #4
 800a558:	d01f      	beq.n	800a59a <_scanf_float+0x3e6>
 800a55a:	9903      	ldr	r1, [sp, #12]
 800a55c:	600a      	str	r2, [r1, #0]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	e9c3 6700 	strd	r6, r7, [r3]
 800a564:	68e3      	ldr	r3, [r4, #12]
 800a566:	3301      	adds	r3, #1
 800a568:	60e3      	str	r3, [r4, #12]
 800a56a:	e7d9      	b.n	800a520 <_scanf_float+0x36c>
 800a56c:	9b04      	ldr	r3, [sp, #16]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d0e4      	beq.n	800a53c <_scanf_float+0x388>
 800a572:	9905      	ldr	r1, [sp, #20]
 800a574:	230a      	movs	r3, #10
 800a576:	3101      	adds	r1, #1
 800a578:	4640      	mov	r0, r8
 800a57a:	f002 fabb 	bl	800caf4 <_strtol_r>
 800a57e:	9b04      	ldr	r3, [sp, #16]
 800a580:	9e05      	ldr	r6, [sp, #20]
 800a582:	1ac2      	subs	r2, r0, r3
 800a584:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a588:	429e      	cmp	r6, r3
 800a58a:	bf28      	it	cs
 800a58c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a590:	4910      	ldr	r1, [pc, #64]	@ (800a5d4 <_scanf_float+0x420>)
 800a592:	4630      	mov	r0, r6
 800a594:	f000 f954 	bl	800a840 <siprintf>
 800a598:	e7d0      	b.n	800a53c <_scanf_float+0x388>
 800a59a:	f011 0f04 	tst.w	r1, #4
 800a59e:	9903      	ldr	r1, [sp, #12]
 800a5a0:	600a      	str	r2, [r1, #0]
 800a5a2:	d1dc      	bne.n	800a55e <_scanf_float+0x3aa>
 800a5a4:	681d      	ldr	r5, [r3, #0]
 800a5a6:	4632      	mov	r2, r6
 800a5a8:	463b      	mov	r3, r7
 800a5aa:	4630      	mov	r0, r6
 800a5ac:	4639      	mov	r1, r7
 800a5ae:	f7f6 fac5 	bl	8000b3c <__aeabi_dcmpun>
 800a5b2:	b128      	cbz	r0, 800a5c0 <_scanf_float+0x40c>
 800a5b4:	4808      	ldr	r0, [pc, #32]	@ (800a5d8 <_scanf_float+0x424>)
 800a5b6:	f000 fb6b 	bl	800ac90 <nanf>
 800a5ba:	ed85 0a00 	vstr	s0, [r5]
 800a5be:	e7d1      	b.n	800a564 <_scanf_float+0x3b0>
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	4639      	mov	r1, r7
 800a5c4:	f7f6 fb18 	bl	8000bf8 <__aeabi_d2f>
 800a5c8:	6028      	str	r0, [r5, #0]
 800a5ca:	e7cb      	b.n	800a564 <_scanf_float+0x3b0>
 800a5cc:	f04f 0900 	mov.w	r9, #0
 800a5d0:	e629      	b.n	800a226 <_scanf_float+0x72>
 800a5d2:	bf00      	nop
 800a5d4:	0800d804 	.word	0x0800d804
 800a5d8:	0800d8bd 	.word	0x0800d8bd

0800a5dc <std>:
 800a5dc:	2300      	movs	r3, #0
 800a5de:	b510      	push	{r4, lr}
 800a5e0:	4604      	mov	r4, r0
 800a5e2:	e9c0 3300 	strd	r3, r3, [r0]
 800a5e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5ea:	6083      	str	r3, [r0, #8]
 800a5ec:	8181      	strh	r1, [r0, #12]
 800a5ee:	6643      	str	r3, [r0, #100]	@ 0x64
 800a5f0:	81c2      	strh	r2, [r0, #14]
 800a5f2:	6183      	str	r3, [r0, #24]
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	2208      	movs	r2, #8
 800a5f8:	305c      	adds	r0, #92	@ 0x5c
 800a5fa:	f000 fa19 	bl	800aa30 <memset>
 800a5fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a634 <std+0x58>)
 800a600:	6263      	str	r3, [r4, #36]	@ 0x24
 800a602:	4b0d      	ldr	r3, [pc, #52]	@ (800a638 <std+0x5c>)
 800a604:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a606:	4b0d      	ldr	r3, [pc, #52]	@ (800a63c <std+0x60>)
 800a608:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a60a:	4b0d      	ldr	r3, [pc, #52]	@ (800a640 <std+0x64>)
 800a60c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a60e:	4b0d      	ldr	r3, [pc, #52]	@ (800a644 <std+0x68>)
 800a610:	6224      	str	r4, [r4, #32]
 800a612:	429c      	cmp	r4, r3
 800a614:	d006      	beq.n	800a624 <std+0x48>
 800a616:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a61a:	4294      	cmp	r4, r2
 800a61c:	d002      	beq.n	800a624 <std+0x48>
 800a61e:	33d0      	adds	r3, #208	@ 0xd0
 800a620:	429c      	cmp	r4, r3
 800a622:	d105      	bne.n	800a630 <std+0x54>
 800a624:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a62c:	f000 bb16 	b.w	800ac5c <__retarget_lock_init_recursive>
 800a630:	bd10      	pop	{r4, pc}
 800a632:	bf00      	nop
 800a634:	0800a881 	.word	0x0800a881
 800a638:	0800a8a3 	.word	0x0800a8a3
 800a63c:	0800a8db 	.word	0x0800a8db
 800a640:	0800a8ff 	.word	0x0800a8ff
 800a644:	200006a0 	.word	0x200006a0

0800a648 <stdio_exit_handler>:
 800a648:	4a02      	ldr	r2, [pc, #8]	@ (800a654 <stdio_exit_handler+0xc>)
 800a64a:	4903      	ldr	r1, [pc, #12]	@ (800a658 <stdio_exit_handler+0x10>)
 800a64c:	4803      	ldr	r0, [pc, #12]	@ (800a65c <stdio_exit_handler+0x14>)
 800a64e:	f000 b869 	b.w	800a724 <_fwalk_sglue>
 800a652:	bf00      	nop
 800a654:	20000020 	.word	0x20000020
 800a658:	0800d14d 	.word	0x0800d14d
 800a65c:	2000019c 	.word	0x2000019c

0800a660 <cleanup_stdio>:
 800a660:	6841      	ldr	r1, [r0, #4]
 800a662:	4b0c      	ldr	r3, [pc, #48]	@ (800a694 <cleanup_stdio+0x34>)
 800a664:	4299      	cmp	r1, r3
 800a666:	b510      	push	{r4, lr}
 800a668:	4604      	mov	r4, r0
 800a66a:	d001      	beq.n	800a670 <cleanup_stdio+0x10>
 800a66c:	f002 fd6e 	bl	800d14c <_fflush_r>
 800a670:	68a1      	ldr	r1, [r4, #8]
 800a672:	4b09      	ldr	r3, [pc, #36]	@ (800a698 <cleanup_stdio+0x38>)
 800a674:	4299      	cmp	r1, r3
 800a676:	d002      	beq.n	800a67e <cleanup_stdio+0x1e>
 800a678:	4620      	mov	r0, r4
 800a67a:	f002 fd67 	bl	800d14c <_fflush_r>
 800a67e:	68e1      	ldr	r1, [r4, #12]
 800a680:	4b06      	ldr	r3, [pc, #24]	@ (800a69c <cleanup_stdio+0x3c>)
 800a682:	4299      	cmp	r1, r3
 800a684:	d004      	beq.n	800a690 <cleanup_stdio+0x30>
 800a686:	4620      	mov	r0, r4
 800a688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a68c:	f002 bd5e 	b.w	800d14c <_fflush_r>
 800a690:	bd10      	pop	{r4, pc}
 800a692:	bf00      	nop
 800a694:	200006a0 	.word	0x200006a0
 800a698:	20000708 	.word	0x20000708
 800a69c:	20000770 	.word	0x20000770

0800a6a0 <global_stdio_init.part.0>:
 800a6a0:	b510      	push	{r4, lr}
 800a6a2:	4b0b      	ldr	r3, [pc, #44]	@ (800a6d0 <global_stdio_init.part.0+0x30>)
 800a6a4:	4c0b      	ldr	r4, [pc, #44]	@ (800a6d4 <global_stdio_init.part.0+0x34>)
 800a6a6:	4a0c      	ldr	r2, [pc, #48]	@ (800a6d8 <global_stdio_init.part.0+0x38>)
 800a6a8:	601a      	str	r2, [r3, #0]
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	2104      	movs	r1, #4
 800a6b0:	f7ff ff94 	bl	800a5dc <std>
 800a6b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a6b8:	2201      	movs	r2, #1
 800a6ba:	2109      	movs	r1, #9
 800a6bc:	f7ff ff8e 	bl	800a5dc <std>
 800a6c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a6c4:	2202      	movs	r2, #2
 800a6c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6ca:	2112      	movs	r1, #18
 800a6cc:	f7ff bf86 	b.w	800a5dc <std>
 800a6d0:	200007d8 	.word	0x200007d8
 800a6d4:	200006a0 	.word	0x200006a0
 800a6d8:	0800a649 	.word	0x0800a649

0800a6dc <__sfp_lock_acquire>:
 800a6dc:	4801      	ldr	r0, [pc, #4]	@ (800a6e4 <__sfp_lock_acquire+0x8>)
 800a6de:	f000 babe 	b.w	800ac5e <__retarget_lock_acquire_recursive>
 800a6e2:	bf00      	nop
 800a6e4:	200007e1 	.word	0x200007e1

0800a6e8 <__sfp_lock_release>:
 800a6e8:	4801      	ldr	r0, [pc, #4]	@ (800a6f0 <__sfp_lock_release+0x8>)
 800a6ea:	f000 bab9 	b.w	800ac60 <__retarget_lock_release_recursive>
 800a6ee:	bf00      	nop
 800a6f0:	200007e1 	.word	0x200007e1

0800a6f4 <__sinit>:
 800a6f4:	b510      	push	{r4, lr}
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	f7ff fff0 	bl	800a6dc <__sfp_lock_acquire>
 800a6fc:	6a23      	ldr	r3, [r4, #32]
 800a6fe:	b11b      	cbz	r3, 800a708 <__sinit+0x14>
 800a700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a704:	f7ff bff0 	b.w	800a6e8 <__sfp_lock_release>
 800a708:	4b04      	ldr	r3, [pc, #16]	@ (800a71c <__sinit+0x28>)
 800a70a:	6223      	str	r3, [r4, #32]
 800a70c:	4b04      	ldr	r3, [pc, #16]	@ (800a720 <__sinit+0x2c>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d1f5      	bne.n	800a700 <__sinit+0xc>
 800a714:	f7ff ffc4 	bl	800a6a0 <global_stdio_init.part.0>
 800a718:	e7f2      	b.n	800a700 <__sinit+0xc>
 800a71a:	bf00      	nop
 800a71c:	0800a661 	.word	0x0800a661
 800a720:	200007d8 	.word	0x200007d8

0800a724 <_fwalk_sglue>:
 800a724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a728:	4607      	mov	r7, r0
 800a72a:	4688      	mov	r8, r1
 800a72c:	4614      	mov	r4, r2
 800a72e:	2600      	movs	r6, #0
 800a730:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a734:	f1b9 0901 	subs.w	r9, r9, #1
 800a738:	d505      	bpl.n	800a746 <_fwalk_sglue+0x22>
 800a73a:	6824      	ldr	r4, [r4, #0]
 800a73c:	2c00      	cmp	r4, #0
 800a73e:	d1f7      	bne.n	800a730 <_fwalk_sglue+0xc>
 800a740:	4630      	mov	r0, r6
 800a742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a746:	89ab      	ldrh	r3, [r5, #12]
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d907      	bls.n	800a75c <_fwalk_sglue+0x38>
 800a74c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a750:	3301      	adds	r3, #1
 800a752:	d003      	beq.n	800a75c <_fwalk_sglue+0x38>
 800a754:	4629      	mov	r1, r5
 800a756:	4638      	mov	r0, r7
 800a758:	47c0      	blx	r8
 800a75a:	4306      	orrs	r6, r0
 800a75c:	3568      	adds	r5, #104	@ 0x68
 800a75e:	e7e9      	b.n	800a734 <_fwalk_sglue+0x10>

0800a760 <iprintf>:
 800a760:	b40f      	push	{r0, r1, r2, r3}
 800a762:	b507      	push	{r0, r1, r2, lr}
 800a764:	4906      	ldr	r1, [pc, #24]	@ (800a780 <iprintf+0x20>)
 800a766:	ab04      	add	r3, sp, #16
 800a768:	6808      	ldr	r0, [r1, #0]
 800a76a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a76e:	6881      	ldr	r1, [r0, #8]
 800a770:	9301      	str	r3, [sp, #4]
 800a772:	f002 fb4f 	bl	800ce14 <_vfiprintf_r>
 800a776:	b003      	add	sp, #12
 800a778:	f85d eb04 	ldr.w	lr, [sp], #4
 800a77c:	b004      	add	sp, #16
 800a77e:	4770      	bx	lr
 800a780:	20000198 	.word	0x20000198

0800a784 <_puts_r>:
 800a784:	6a03      	ldr	r3, [r0, #32]
 800a786:	b570      	push	{r4, r5, r6, lr}
 800a788:	6884      	ldr	r4, [r0, #8]
 800a78a:	4605      	mov	r5, r0
 800a78c:	460e      	mov	r6, r1
 800a78e:	b90b      	cbnz	r3, 800a794 <_puts_r+0x10>
 800a790:	f7ff ffb0 	bl	800a6f4 <__sinit>
 800a794:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a796:	07db      	lsls	r3, r3, #31
 800a798:	d405      	bmi.n	800a7a6 <_puts_r+0x22>
 800a79a:	89a3      	ldrh	r3, [r4, #12]
 800a79c:	0598      	lsls	r0, r3, #22
 800a79e:	d402      	bmi.n	800a7a6 <_puts_r+0x22>
 800a7a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7a2:	f000 fa5c 	bl	800ac5e <__retarget_lock_acquire_recursive>
 800a7a6:	89a3      	ldrh	r3, [r4, #12]
 800a7a8:	0719      	lsls	r1, r3, #28
 800a7aa:	d502      	bpl.n	800a7b2 <_puts_r+0x2e>
 800a7ac:	6923      	ldr	r3, [r4, #16]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d135      	bne.n	800a81e <_puts_r+0x9a>
 800a7b2:	4621      	mov	r1, r4
 800a7b4:	4628      	mov	r0, r5
 800a7b6:	f000 f8e5 	bl	800a984 <__swsetup_r>
 800a7ba:	b380      	cbz	r0, 800a81e <_puts_r+0x9a>
 800a7bc:	f04f 35ff 	mov.w	r5, #4294967295
 800a7c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7c2:	07da      	lsls	r2, r3, #31
 800a7c4:	d405      	bmi.n	800a7d2 <_puts_r+0x4e>
 800a7c6:	89a3      	ldrh	r3, [r4, #12]
 800a7c8:	059b      	lsls	r3, r3, #22
 800a7ca:	d402      	bmi.n	800a7d2 <_puts_r+0x4e>
 800a7cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7ce:	f000 fa47 	bl	800ac60 <__retarget_lock_release_recursive>
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	bd70      	pop	{r4, r5, r6, pc}
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	da04      	bge.n	800a7e4 <_puts_r+0x60>
 800a7da:	69a2      	ldr	r2, [r4, #24]
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	dc17      	bgt.n	800a810 <_puts_r+0x8c>
 800a7e0:	290a      	cmp	r1, #10
 800a7e2:	d015      	beq.n	800a810 <_puts_r+0x8c>
 800a7e4:	6823      	ldr	r3, [r4, #0]
 800a7e6:	1c5a      	adds	r2, r3, #1
 800a7e8:	6022      	str	r2, [r4, #0]
 800a7ea:	7019      	strb	r1, [r3, #0]
 800a7ec:	68a3      	ldr	r3, [r4, #8]
 800a7ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	60a3      	str	r3, [r4, #8]
 800a7f6:	2900      	cmp	r1, #0
 800a7f8:	d1ed      	bne.n	800a7d6 <_puts_r+0x52>
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	da11      	bge.n	800a822 <_puts_r+0x9e>
 800a7fe:	4622      	mov	r2, r4
 800a800:	210a      	movs	r1, #10
 800a802:	4628      	mov	r0, r5
 800a804:	f000 f87f 	bl	800a906 <__swbuf_r>
 800a808:	3001      	adds	r0, #1
 800a80a:	d0d7      	beq.n	800a7bc <_puts_r+0x38>
 800a80c:	250a      	movs	r5, #10
 800a80e:	e7d7      	b.n	800a7c0 <_puts_r+0x3c>
 800a810:	4622      	mov	r2, r4
 800a812:	4628      	mov	r0, r5
 800a814:	f000 f877 	bl	800a906 <__swbuf_r>
 800a818:	3001      	adds	r0, #1
 800a81a:	d1e7      	bne.n	800a7ec <_puts_r+0x68>
 800a81c:	e7ce      	b.n	800a7bc <_puts_r+0x38>
 800a81e:	3e01      	subs	r6, #1
 800a820:	e7e4      	b.n	800a7ec <_puts_r+0x68>
 800a822:	6823      	ldr	r3, [r4, #0]
 800a824:	1c5a      	adds	r2, r3, #1
 800a826:	6022      	str	r2, [r4, #0]
 800a828:	220a      	movs	r2, #10
 800a82a:	701a      	strb	r2, [r3, #0]
 800a82c:	e7ee      	b.n	800a80c <_puts_r+0x88>
	...

0800a830 <puts>:
 800a830:	4b02      	ldr	r3, [pc, #8]	@ (800a83c <puts+0xc>)
 800a832:	4601      	mov	r1, r0
 800a834:	6818      	ldr	r0, [r3, #0]
 800a836:	f7ff bfa5 	b.w	800a784 <_puts_r>
 800a83a:	bf00      	nop
 800a83c:	20000198 	.word	0x20000198

0800a840 <siprintf>:
 800a840:	b40e      	push	{r1, r2, r3}
 800a842:	b500      	push	{lr}
 800a844:	b09c      	sub	sp, #112	@ 0x70
 800a846:	ab1d      	add	r3, sp, #116	@ 0x74
 800a848:	9002      	str	r0, [sp, #8]
 800a84a:	9006      	str	r0, [sp, #24]
 800a84c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a850:	4809      	ldr	r0, [pc, #36]	@ (800a878 <siprintf+0x38>)
 800a852:	9107      	str	r1, [sp, #28]
 800a854:	9104      	str	r1, [sp, #16]
 800a856:	4909      	ldr	r1, [pc, #36]	@ (800a87c <siprintf+0x3c>)
 800a858:	f853 2b04 	ldr.w	r2, [r3], #4
 800a85c:	9105      	str	r1, [sp, #20]
 800a85e:	6800      	ldr	r0, [r0, #0]
 800a860:	9301      	str	r3, [sp, #4]
 800a862:	a902      	add	r1, sp, #8
 800a864:	f002 f9b0 	bl	800cbc8 <_svfiprintf_r>
 800a868:	9b02      	ldr	r3, [sp, #8]
 800a86a:	2200      	movs	r2, #0
 800a86c:	701a      	strb	r2, [r3, #0]
 800a86e:	b01c      	add	sp, #112	@ 0x70
 800a870:	f85d eb04 	ldr.w	lr, [sp], #4
 800a874:	b003      	add	sp, #12
 800a876:	4770      	bx	lr
 800a878:	20000198 	.word	0x20000198
 800a87c:	ffff0208 	.word	0xffff0208

0800a880 <__sread>:
 800a880:	b510      	push	{r4, lr}
 800a882:	460c      	mov	r4, r1
 800a884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a888:	f000 f98a 	bl	800aba0 <_read_r>
 800a88c:	2800      	cmp	r0, #0
 800a88e:	bfab      	itete	ge
 800a890:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a892:	89a3      	ldrhlt	r3, [r4, #12]
 800a894:	181b      	addge	r3, r3, r0
 800a896:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a89a:	bfac      	ite	ge
 800a89c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a89e:	81a3      	strhlt	r3, [r4, #12]
 800a8a0:	bd10      	pop	{r4, pc}

0800a8a2 <__swrite>:
 800a8a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8a6:	461f      	mov	r7, r3
 800a8a8:	898b      	ldrh	r3, [r1, #12]
 800a8aa:	05db      	lsls	r3, r3, #23
 800a8ac:	4605      	mov	r5, r0
 800a8ae:	460c      	mov	r4, r1
 800a8b0:	4616      	mov	r6, r2
 800a8b2:	d505      	bpl.n	800a8c0 <__swrite+0x1e>
 800a8b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8b8:	2302      	movs	r3, #2
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f000 f95e 	bl	800ab7c <_lseek_r>
 800a8c0:	89a3      	ldrh	r3, [r4, #12]
 800a8c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8ca:	81a3      	strh	r3, [r4, #12]
 800a8cc:	4632      	mov	r2, r6
 800a8ce:	463b      	mov	r3, r7
 800a8d0:	4628      	mov	r0, r5
 800a8d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8d6:	f000 b985 	b.w	800abe4 <_write_r>

0800a8da <__sseek>:
 800a8da:	b510      	push	{r4, lr}
 800a8dc:	460c      	mov	r4, r1
 800a8de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8e2:	f000 f94b 	bl	800ab7c <_lseek_r>
 800a8e6:	1c43      	adds	r3, r0, #1
 800a8e8:	89a3      	ldrh	r3, [r4, #12]
 800a8ea:	bf15      	itete	ne
 800a8ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a8ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a8f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a8f6:	81a3      	strheq	r3, [r4, #12]
 800a8f8:	bf18      	it	ne
 800a8fa:	81a3      	strhne	r3, [r4, #12]
 800a8fc:	bd10      	pop	{r4, pc}

0800a8fe <__sclose>:
 800a8fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a902:	f000 b92b 	b.w	800ab5c <_close_r>

0800a906 <__swbuf_r>:
 800a906:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a908:	460e      	mov	r6, r1
 800a90a:	4614      	mov	r4, r2
 800a90c:	4605      	mov	r5, r0
 800a90e:	b118      	cbz	r0, 800a918 <__swbuf_r+0x12>
 800a910:	6a03      	ldr	r3, [r0, #32]
 800a912:	b90b      	cbnz	r3, 800a918 <__swbuf_r+0x12>
 800a914:	f7ff feee 	bl	800a6f4 <__sinit>
 800a918:	69a3      	ldr	r3, [r4, #24]
 800a91a:	60a3      	str	r3, [r4, #8]
 800a91c:	89a3      	ldrh	r3, [r4, #12]
 800a91e:	071a      	lsls	r2, r3, #28
 800a920:	d501      	bpl.n	800a926 <__swbuf_r+0x20>
 800a922:	6923      	ldr	r3, [r4, #16]
 800a924:	b943      	cbnz	r3, 800a938 <__swbuf_r+0x32>
 800a926:	4621      	mov	r1, r4
 800a928:	4628      	mov	r0, r5
 800a92a:	f000 f82b 	bl	800a984 <__swsetup_r>
 800a92e:	b118      	cbz	r0, 800a938 <__swbuf_r+0x32>
 800a930:	f04f 37ff 	mov.w	r7, #4294967295
 800a934:	4638      	mov	r0, r7
 800a936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a938:	6823      	ldr	r3, [r4, #0]
 800a93a:	6922      	ldr	r2, [r4, #16]
 800a93c:	1a98      	subs	r0, r3, r2
 800a93e:	6963      	ldr	r3, [r4, #20]
 800a940:	b2f6      	uxtb	r6, r6
 800a942:	4283      	cmp	r3, r0
 800a944:	4637      	mov	r7, r6
 800a946:	dc05      	bgt.n	800a954 <__swbuf_r+0x4e>
 800a948:	4621      	mov	r1, r4
 800a94a:	4628      	mov	r0, r5
 800a94c:	f002 fbfe 	bl	800d14c <_fflush_r>
 800a950:	2800      	cmp	r0, #0
 800a952:	d1ed      	bne.n	800a930 <__swbuf_r+0x2a>
 800a954:	68a3      	ldr	r3, [r4, #8]
 800a956:	3b01      	subs	r3, #1
 800a958:	60a3      	str	r3, [r4, #8]
 800a95a:	6823      	ldr	r3, [r4, #0]
 800a95c:	1c5a      	adds	r2, r3, #1
 800a95e:	6022      	str	r2, [r4, #0]
 800a960:	701e      	strb	r6, [r3, #0]
 800a962:	6962      	ldr	r2, [r4, #20]
 800a964:	1c43      	adds	r3, r0, #1
 800a966:	429a      	cmp	r2, r3
 800a968:	d004      	beq.n	800a974 <__swbuf_r+0x6e>
 800a96a:	89a3      	ldrh	r3, [r4, #12]
 800a96c:	07db      	lsls	r3, r3, #31
 800a96e:	d5e1      	bpl.n	800a934 <__swbuf_r+0x2e>
 800a970:	2e0a      	cmp	r6, #10
 800a972:	d1df      	bne.n	800a934 <__swbuf_r+0x2e>
 800a974:	4621      	mov	r1, r4
 800a976:	4628      	mov	r0, r5
 800a978:	f002 fbe8 	bl	800d14c <_fflush_r>
 800a97c:	2800      	cmp	r0, #0
 800a97e:	d0d9      	beq.n	800a934 <__swbuf_r+0x2e>
 800a980:	e7d6      	b.n	800a930 <__swbuf_r+0x2a>
	...

0800a984 <__swsetup_r>:
 800a984:	b538      	push	{r3, r4, r5, lr}
 800a986:	4b29      	ldr	r3, [pc, #164]	@ (800aa2c <__swsetup_r+0xa8>)
 800a988:	4605      	mov	r5, r0
 800a98a:	6818      	ldr	r0, [r3, #0]
 800a98c:	460c      	mov	r4, r1
 800a98e:	b118      	cbz	r0, 800a998 <__swsetup_r+0x14>
 800a990:	6a03      	ldr	r3, [r0, #32]
 800a992:	b90b      	cbnz	r3, 800a998 <__swsetup_r+0x14>
 800a994:	f7ff feae 	bl	800a6f4 <__sinit>
 800a998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a99c:	0719      	lsls	r1, r3, #28
 800a99e:	d422      	bmi.n	800a9e6 <__swsetup_r+0x62>
 800a9a0:	06da      	lsls	r2, r3, #27
 800a9a2:	d407      	bmi.n	800a9b4 <__swsetup_r+0x30>
 800a9a4:	2209      	movs	r2, #9
 800a9a6:	602a      	str	r2, [r5, #0]
 800a9a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9ac:	81a3      	strh	r3, [r4, #12]
 800a9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b2:	e033      	b.n	800aa1c <__swsetup_r+0x98>
 800a9b4:	0758      	lsls	r0, r3, #29
 800a9b6:	d512      	bpl.n	800a9de <__swsetup_r+0x5a>
 800a9b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9ba:	b141      	cbz	r1, 800a9ce <__swsetup_r+0x4a>
 800a9bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a9c0:	4299      	cmp	r1, r3
 800a9c2:	d002      	beq.n	800a9ca <__swsetup_r+0x46>
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	f000 ffd3 	bl	800b970 <_free_r>
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9ce:	89a3      	ldrh	r3, [r4, #12]
 800a9d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a9d4:	81a3      	strh	r3, [r4, #12]
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	6063      	str	r3, [r4, #4]
 800a9da:	6923      	ldr	r3, [r4, #16]
 800a9dc:	6023      	str	r3, [r4, #0]
 800a9de:	89a3      	ldrh	r3, [r4, #12]
 800a9e0:	f043 0308 	orr.w	r3, r3, #8
 800a9e4:	81a3      	strh	r3, [r4, #12]
 800a9e6:	6923      	ldr	r3, [r4, #16]
 800a9e8:	b94b      	cbnz	r3, 800a9fe <__swsetup_r+0x7a>
 800a9ea:	89a3      	ldrh	r3, [r4, #12]
 800a9ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a9f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9f4:	d003      	beq.n	800a9fe <__swsetup_r+0x7a>
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	4628      	mov	r0, r5
 800a9fa:	f002 fc07 	bl	800d20c <__smakebuf_r>
 800a9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa02:	f013 0201 	ands.w	r2, r3, #1
 800aa06:	d00a      	beq.n	800aa1e <__swsetup_r+0x9a>
 800aa08:	2200      	movs	r2, #0
 800aa0a:	60a2      	str	r2, [r4, #8]
 800aa0c:	6962      	ldr	r2, [r4, #20]
 800aa0e:	4252      	negs	r2, r2
 800aa10:	61a2      	str	r2, [r4, #24]
 800aa12:	6922      	ldr	r2, [r4, #16]
 800aa14:	b942      	cbnz	r2, 800aa28 <__swsetup_r+0xa4>
 800aa16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aa1a:	d1c5      	bne.n	800a9a8 <__swsetup_r+0x24>
 800aa1c:	bd38      	pop	{r3, r4, r5, pc}
 800aa1e:	0799      	lsls	r1, r3, #30
 800aa20:	bf58      	it	pl
 800aa22:	6962      	ldrpl	r2, [r4, #20]
 800aa24:	60a2      	str	r2, [r4, #8]
 800aa26:	e7f4      	b.n	800aa12 <__swsetup_r+0x8e>
 800aa28:	2000      	movs	r0, #0
 800aa2a:	e7f7      	b.n	800aa1c <__swsetup_r+0x98>
 800aa2c:	20000198 	.word	0x20000198

0800aa30 <memset>:
 800aa30:	4402      	add	r2, r0
 800aa32:	4603      	mov	r3, r0
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d100      	bne.n	800aa3a <memset+0xa>
 800aa38:	4770      	bx	lr
 800aa3a:	f803 1b01 	strb.w	r1, [r3], #1
 800aa3e:	e7f9      	b.n	800aa34 <memset+0x4>

0800aa40 <strdup>:
 800aa40:	4b02      	ldr	r3, [pc, #8]	@ (800aa4c <strdup+0xc>)
 800aa42:	4601      	mov	r1, r0
 800aa44:	6818      	ldr	r0, [r3, #0]
 800aa46:	f000 b803 	b.w	800aa50 <_strdup_r>
 800aa4a:	bf00      	nop
 800aa4c:	20000198 	.word	0x20000198

0800aa50 <_strdup_r>:
 800aa50:	b570      	push	{r4, r5, r6, lr}
 800aa52:	4604      	mov	r4, r0
 800aa54:	4608      	mov	r0, r1
 800aa56:	460d      	mov	r5, r1
 800aa58:	f7f5 fc12 	bl	8000280 <strlen>
 800aa5c:	1c46      	adds	r6, r0, #1
 800aa5e:	4631      	mov	r1, r6
 800aa60:	4620      	mov	r0, r4
 800aa62:	f7fe f857 	bl	8008b14 <_malloc_r>
 800aa66:	4604      	mov	r4, r0
 800aa68:	b118      	cbz	r0, 800aa72 <_strdup_r+0x22>
 800aa6a:	4632      	mov	r2, r6
 800aa6c:	4629      	mov	r1, r5
 800aa6e:	f000 f8f8 	bl	800ac62 <memcpy>
 800aa72:	4620      	mov	r0, r4
 800aa74:	bd70      	pop	{r4, r5, r6, pc}

0800aa76 <strncmp>:
 800aa76:	b510      	push	{r4, lr}
 800aa78:	b16a      	cbz	r2, 800aa96 <strncmp+0x20>
 800aa7a:	3901      	subs	r1, #1
 800aa7c:	1884      	adds	r4, r0, r2
 800aa7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa82:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d103      	bne.n	800aa92 <strncmp+0x1c>
 800aa8a:	42a0      	cmp	r0, r4
 800aa8c:	d001      	beq.n	800aa92 <strncmp+0x1c>
 800aa8e:	2a00      	cmp	r2, #0
 800aa90:	d1f5      	bne.n	800aa7e <strncmp+0x8>
 800aa92:	1ad0      	subs	r0, r2, r3
 800aa94:	bd10      	pop	{r4, pc}
 800aa96:	4610      	mov	r0, r2
 800aa98:	e7fc      	b.n	800aa94 <strncmp+0x1e>
	...

0800aa9c <strtok>:
 800aa9c:	4b16      	ldr	r3, [pc, #88]	@ (800aaf8 <strtok+0x5c>)
 800aa9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa2:	681f      	ldr	r7, [r3, #0]
 800aaa4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800aaa6:	4605      	mov	r5, r0
 800aaa8:	460e      	mov	r6, r1
 800aaaa:	b9ec      	cbnz	r4, 800aae8 <strtok+0x4c>
 800aaac:	2050      	movs	r0, #80	@ 0x50
 800aaae:	f7fd ffff 	bl	8008ab0 <malloc>
 800aab2:	4602      	mov	r2, r0
 800aab4:	6478      	str	r0, [r7, #68]	@ 0x44
 800aab6:	b920      	cbnz	r0, 800aac2 <strtok+0x26>
 800aab8:	4b10      	ldr	r3, [pc, #64]	@ (800aafc <strtok+0x60>)
 800aaba:	4811      	ldr	r0, [pc, #68]	@ (800ab00 <strtok+0x64>)
 800aabc:	215b      	movs	r1, #91	@ 0x5b
 800aabe:	f000 f8ed 	bl	800ac9c <__assert_func>
 800aac2:	e9c0 4400 	strd	r4, r4, [r0]
 800aac6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800aaca:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800aace:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800aad2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800aad6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800aada:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800aade:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800aae2:	6184      	str	r4, [r0, #24]
 800aae4:	7704      	strb	r4, [r0, #28]
 800aae6:	6244      	str	r4, [r0, #36]	@ 0x24
 800aae8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aaea:	4631      	mov	r1, r6
 800aaec:	4628      	mov	r0, r5
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aaf4:	f000 b806 	b.w	800ab04 <__strtok_r>
 800aaf8:	20000198 	.word	0x20000198
 800aafc:	0800d809 	.word	0x0800d809
 800ab00:	0800d820 	.word	0x0800d820

0800ab04 <__strtok_r>:
 800ab04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab06:	4604      	mov	r4, r0
 800ab08:	b908      	cbnz	r0, 800ab0e <__strtok_r+0xa>
 800ab0a:	6814      	ldr	r4, [r2, #0]
 800ab0c:	b144      	cbz	r4, 800ab20 <__strtok_r+0x1c>
 800ab0e:	4620      	mov	r0, r4
 800ab10:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ab14:	460f      	mov	r7, r1
 800ab16:	f817 6b01 	ldrb.w	r6, [r7], #1
 800ab1a:	b91e      	cbnz	r6, 800ab24 <__strtok_r+0x20>
 800ab1c:	b965      	cbnz	r5, 800ab38 <__strtok_r+0x34>
 800ab1e:	6015      	str	r5, [r2, #0]
 800ab20:	2000      	movs	r0, #0
 800ab22:	e005      	b.n	800ab30 <__strtok_r+0x2c>
 800ab24:	42b5      	cmp	r5, r6
 800ab26:	d1f6      	bne.n	800ab16 <__strtok_r+0x12>
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d1f0      	bne.n	800ab0e <__strtok_r+0xa>
 800ab2c:	6014      	str	r4, [r2, #0]
 800ab2e:	7003      	strb	r3, [r0, #0]
 800ab30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab32:	461c      	mov	r4, r3
 800ab34:	e00c      	b.n	800ab50 <__strtok_r+0x4c>
 800ab36:	b915      	cbnz	r5, 800ab3e <__strtok_r+0x3a>
 800ab38:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ab3c:	460e      	mov	r6, r1
 800ab3e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800ab42:	42ab      	cmp	r3, r5
 800ab44:	d1f7      	bne.n	800ab36 <__strtok_r+0x32>
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d0f3      	beq.n	800ab32 <__strtok_r+0x2e>
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ab50:	6014      	str	r4, [r2, #0]
 800ab52:	e7ed      	b.n	800ab30 <__strtok_r+0x2c>

0800ab54 <_localeconv_r>:
 800ab54:	4800      	ldr	r0, [pc, #0]	@ (800ab58 <_localeconv_r+0x4>)
 800ab56:	4770      	bx	lr
 800ab58:	2000011c 	.word	0x2000011c

0800ab5c <_close_r>:
 800ab5c:	b538      	push	{r3, r4, r5, lr}
 800ab5e:	4d06      	ldr	r5, [pc, #24]	@ (800ab78 <_close_r+0x1c>)
 800ab60:	2300      	movs	r3, #0
 800ab62:	4604      	mov	r4, r0
 800ab64:	4608      	mov	r0, r1
 800ab66:	602b      	str	r3, [r5, #0]
 800ab68:	f7f8 fd5a 	bl	8003620 <_close>
 800ab6c:	1c43      	adds	r3, r0, #1
 800ab6e:	d102      	bne.n	800ab76 <_close_r+0x1a>
 800ab70:	682b      	ldr	r3, [r5, #0]
 800ab72:	b103      	cbz	r3, 800ab76 <_close_r+0x1a>
 800ab74:	6023      	str	r3, [r4, #0]
 800ab76:	bd38      	pop	{r3, r4, r5, pc}
 800ab78:	200007dc 	.word	0x200007dc

0800ab7c <_lseek_r>:
 800ab7c:	b538      	push	{r3, r4, r5, lr}
 800ab7e:	4d07      	ldr	r5, [pc, #28]	@ (800ab9c <_lseek_r+0x20>)
 800ab80:	4604      	mov	r4, r0
 800ab82:	4608      	mov	r0, r1
 800ab84:	4611      	mov	r1, r2
 800ab86:	2200      	movs	r2, #0
 800ab88:	602a      	str	r2, [r5, #0]
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	f7f8 fd6f 	bl	800366e <_lseek>
 800ab90:	1c43      	adds	r3, r0, #1
 800ab92:	d102      	bne.n	800ab9a <_lseek_r+0x1e>
 800ab94:	682b      	ldr	r3, [r5, #0]
 800ab96:	b103      	cbz	r3, 800ab9a <_lseek_r+0x1e>
 800ab98:	6023      	str	r3, [r4, #0]
 800ab9a:	bd38      	pop	{r3, r4, r5, pc}
 800ab9c:	200007dc 	.word	0x200007dc

0800aba0 <_read_r>:
 800aba0:	b538      	push	{r3, r4, r5, lr}
 800aba2:	4d07      	ldr	r5, [pc, #28]	@ (800abc0 <_read_r+0x20>)
 800aba4:	4604      	mov	r4, r0
 800aba6:	4608      	mov	r0, r1
 800aba8:	4611      	mov	r1, r2
 800abaa:	2200      	movs	r2, #0
 800abac:	602a      	str	r2, [r5, #0]
 800abae:	461a      	mov	r2, r3
 800abb0:	f7f8 fcfd 	bl	80035ae <_read>
 800abb4:	1c43      	adds	r3, r0, #1
 800abb6:	d102      	bne.n	800abbe <_read_r+0x1e>
 800abb8:	682b      	ldr	r3, [r5, #0]
 800abba:	b103      	cbz	r3, 800abbe <_read_r+0x1e>
 800abbc:	6023      	str	r3, [r4, #0]
 800abbe:	bd38      	pop	{r3, r4, r5, pc}
 800abc0:	200007dc 	.word	0x200007dc

0800abc4 <_sbrk_r>:
 800abc4:	b538      	push	{r3, r4, r5, lr}
 800abc6:	4d06      	ldr	r5, [pc, #24]	@ (800abe0 <_sbrk_r+0x1c>)
 800abc8:	2300      	movs	r3, #0
 800abca:	4604      	mov	r4, r0
 800abcc:	4608      	mov	r0, r1
 800abce:	602b      	str	r3, [r5, #0]
 800abd0:	f7f8 fd5a 	bl	8003688 <_sbrk>
 800abd4:	1c43      	adds	r3, r0, #1
 800abd6:	d102      	bne.n	800abde <_sbrk_r+0x1a>
 800abd8:	682b      	ldr	r3, [r5, #0]
 800abda:	b103      	cbz	r3, 800abde <_sbrk_r+0x1a>
 800abdc:	6023      	str	r3, [r4, #0]
 800abde:	bd38      	pop	{r3, r4, r5, pc}
 800abe0:	200007dc 	.word	0x200007dc

0800abe4 <_write_r>:
 800abe4:	b538      	push	{r3, r4, r5, lr}
 800abe6:	4d07      	ldr	r5, [pc, #28]	@ (800ac04 <_write_r+0x20>)
 800abe8:	4604      	mov	r4, r0
 800abea:	4608      	mov	r0, r1
 800abec:	4611      	mov	r1, r2
 800abee:	2200      	movs	r2, #0
 800abf0:	602a      	str	r2, [r5, #0]
 800abf2:	461a      	mov	r2, r3
 800abf4:	f7f8 fcf8 	bl	80035e8 <_write>
 800abf8:	1c43      	adds	r3, r0, #1
 800abfa:	d102      	bne.n	800ac02 <_write_r+0x1e>
 800abfc:	682b      	ldr	r3, [r5, #0]
 800abfe:	b103      	cbz	r3, 800ac02 <_write_r+0x1e>
 800ac00:	6023      	str	r3, [r4, #0]
 800ac02:	bd38      	pop	{r3, r4, r5, pc}
 800ac04:	200007dc 	.word	0x200007dc

0800ac08 <__errno>:
 800ac08:	4b01      	ldr	r3, [pc, #4]	@ (800ac10 <__errno+0x8>)
 800ac0a:	6818      	ldr	r0, [r3, #0]
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	20000198 	.word	0x20000198

0800ac14 <__libc_init_array>:
 800ac14:	b570      	push	{r4, r5, r6, lr}
 800ac16:	4d0d      	ldr	r5, [pc, #52]	@ (800ac4c <__libc_init_array+0x38>)
 800ac18:	4c0d      	ldr	r4, [pc, #52]	@ (800ac50 <__libc_init_array+0x3c>)
 800ac1a:	1b64      	subs	r4, r4, r5
 800ac1c:	10a4      	asrs	r4, r4, #2
 800ac1e:	2600      	movs	r6, #0
 800ac20:	42a6      	cmp	r6, r4
 800ac22:	d109      	bne.n	800ac38 <__libc_init_array+0x24>
 800ac24:	4d0b      	ldr	r5, [pc, #44]	@ (800ac54 <__libc_init_array+0x40>)
 800ac26:	4c0c      	ldr	r4, [pc, #48]	@ (800ac58 <__libc_init_array+0x44>)
 800ac28:	f002 fbfe 	bl	800d428 <_init>
 800ac2c:	1b64      	subs	r4, r4, r5
 800ac2e:	10a4      	asrs	r4, r4, #2
 800ac30:	2600      	movs	r6, #0
 800ac32:	42a6      	cmp	r6, r4
 800ac34:	d105      	bne.n	800ac42 <__libc_init_array+0x2e>
 800ac36:	bd70      	pop	{r4, r5, r6, pc}
 800ac38:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac3c:	4798      	blx	r3
 800ac3e:	3601      	adds	r6, #1
 800ac40:	e7ee      	b.n	800ac20 <__libc_init_array+0xc>
 800ac42:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac46:	4798      	blx	r3
 800ac48:	3601      	adds	r6, #1
 800ac4a:	e7f2      	b.n	800ac32 <__libc_init_array+0x1e>
 800ac4c:	0800dc0c 	.word	0x0800dc0c
 800ac50:	0800dc0c 	.word	0x0800dc0c
 800ac54:	0800dc0c 	.word	0x0800dc0c
 800ac58:	0800dc10 	.word	0x0800dc10

0800ac5c <__retarget_lock_init_recursive>:
 800ac5c:	4770      	bx	lr

0800ac5e <__retarget_lock_acquire_recursive>:
 800ac5e:	4770      	bx	lr

0800ac60 <__retarget_lock_release_recursive>:
 800ac60:	4770      	bx	lr

0800ac62 <memcpy>:
 800ac62:	440a      	add	r2, r1
 800ac64:	4291      	cmp	r1, r2
 800ac66:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac6a:	d100      	bne.n	800ac6e <memcpy+0xc>
 800ac6c:	4770      	bx	lr
 800ac6e:	b510      	push	{r4, lr}
 800ac70:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac74:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac78:	4291      	cmp	r1, r2
 800ac7a:	d1f9      	bne.n	800ac70 <memcpy+0xe>
 800ac7c:	bd10      	pop	{r4, pc}
	...

0800ac80 <nan>:
 800ac80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ac88 <nan+0x8>
 800ac84:	4770      	bx	lr
 800ac86:	bf00      	nop
 800ac88:	00000000 	.word	0x00000000
 800ac8c:	7ff80000 	.word	0x7ff80000

0800ac90 <nanf>:
 800ac90:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ac98 <nanf+0x8>
 800ac94:	4770      	bx	lr
 800ac96:	bf00      	nop
 800ac98:	7fc00000 	.word	0x7fc00000

0800ac9c <__assert_func>:
 800ac9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac9e:	4614      	mov	r4, r2
 800aca0:	461a      	mov	r2, r3
 800aca2:	4b09      	ldr	r3, [pc, #36]	@ (800acc8 <__assert_func+0x2c>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4605      	mov	r5, r0
 800aca8:	68d8      	ldr	r0, [r3, #12]
 800acaa:	b954      	cbnz	r4, 800acc2 <__assert_func+0x26>
 800acac:	4b07      	ldr	r3, [pc, #28]	@ (800accc <__assert_func+0x30>)
 800acae:	461c      	mov	r4, r3
 800acb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800acb4:	9100      	str	r1, [sp, #0]
 800acb6:	462b      	mov	r3, r5
 800acb8:	4905      	ldr	r1, [pc, #20]	@ (800acd0 <__assert_func+0x34>)
 800acba:	f002 fa6f 	bl	800d19c <fiprintf>
 800acbe:	f002 fb1d 	bl	800d2fc <abort>
 800acc2:	4b04      	ldr	r3, [pc, #16]	@ (800acd4 <__assert_func+0x38>)
 800acc4:	e7f4      	b.n	800acb0 <__assert_func+0x14>
 800acc6:	bf00      	nop
 800acc8:	20000198 	.word	0x20000198
 800accc:	0800d8bd 	.word	0x0800d8bd
 800acd0:	0800d88f 	.word	0x0800d88f
 800acd4:	0800d882 	.word	0x0800d882

0800acd8 <quorem>:
 800acd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acdc:	6903      	ldr	r3, [r0, #16]
 800acde:	690c      	ldr	r4, [r1, #16]
 800ace0:	42a3      	cmp	r3, r4
 800ace2:	4607      	mov	r7, r0
 800ace4:	db7e      	blt.n	800ade4 <quorem+0x10c>
 800ace6:	3c01      	subs	r4, #1
 800ace8:	f101 0814 	add.w	r8, r1, #20
 800acec:	00a3      	lsls	r3, r4, #2
 800acee:	f100 0514 	add.w	r5, r0, #20
 800acf2:	9300      	str	r3, [sp, #0]
 800acf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acf8:	9301      	str	r3, [sp, #4]
 800acfa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800acfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad02:	3301      	adds	r3, #1
 800ad04:	429a      	cmp	r2, r3
 800ad06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad0a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad0e:	d32e      	bcc.n	800ad6e <quorem+0x96>
 800ad10:	f04f 0a00 	mov.w	sl, #0
 800ad14:	46c4      	mov	ip, r8
 800ad16:	46ae      	mov	lr, r5
 800ad18:	46d3      	mov	fp, sl
 800ad1a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad1e:	b298      	uxth	r0, r3
 800ad20:	fb06 a000 	mla	r0, r6, r0, sl
 800ad24:	0c02      	lsrs	r2, r0, #16
 800ad26:	0c1b      	lsrs	r3, r3, #16
 800ad28:	fb06 2303 	mla	r3, r6, r3, r2
 800ad2c:	f8de 2000 	ldr.w	r2, [lr]
 800ad30:	b280      	uxth	r0, r0
 800ad32:	b292      	uxth	r2, r2
 800ad34:	1a12      	subs	r2, r2, r0
 800ad36:	445a      	add	r2, fp
 800ad38:	f8de 0000 	ldr.w	r0, [lr]
 800ad3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ad46:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ad4a:	b292      	uxth	r2, r2
 800ad4c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ad50:	45e1      	cmp	r9, ip
 800ad52:	f84e 2b04 	str.w	r2, [lr], #4
 800ad56:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ad5a:	d2de      	bcs.n	800ad1a <quorem+0x42>
 800ad5c:	9b00      	ldr	r3, [sp, #0]
 800ad5e:	58eb      	ldr	r3, [r5, r3]
 800ad60:	b92b      	cbnz	r3, 800ad6e <quorem+0x96>
 800ad62:	9b01      	ldr	r3, [sp, #4]
 800ad64:	3b04      	subs	r3, #4
 800ad66:	429d      	cmp	r5, r3
 800ad68:	461a      	mov	r2, r3
 800ad6a:	d32f      	bcc.n	800adcc <quorem+0xf4>
 800ad6c:	613c      	str	r4, [r7, #16]
 800ad6e:	4638      	mov	r0, r7
 800ad70:	f001 fc58 	bl	800c624 <__mcmp>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	db25      	blt.n	800adc4 <quorem+0xec>
 800ad78:	4629      	mov	r1, r5
 800ad7a:	2000      	movs	r0, #0
 800ad7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad80:	f8d1 c000 	ldr.w	ip, [r1]
 800ad84:	fa1f fe82 	uxth.w	lr, r2
 800ad88:	fa1f f38c 	uxth.w	r3, ip
 800ad8c:	eba3 030e 	sub.w	r3, r3, lr
 800ad90:	4403      	add	r3, r0
 800ad92:	0c12      	lsrs	r2, r2, #16
 800ad94:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ad98:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ada2:	45c1      	cmp	r9, r8
 800ada4:	f841 3b04 	str.w	r3, [r1], #4
 800ada8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800adac:	d2e6      	bcs.n	800ad7c <quorem+0xa4>
 800adae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adb6:	b922      	cbnz	r2, 800adc2 <quorem+0xea>
 800adb8:	3b04      	subs	r3, #4
 800adba:	429d      	cmp	r5, r3
 800adbc:	461a      	mov	r2, r3
 800adbe:	d30b      	bcc.n	800add8 <quorem+0x100>
 800adc0:	613c      	str	r4, [r7, #16]
 800adc2:	3601      	adds	r6, #1
 800adc4:	4630      	mov	r0, r6
 800adc6:	b003      	add	sp, #12
 800adc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adcc:	6812      	ldr	r2, [r2, #0]
 800adce:	3b04      	subs	r3, #4
 800add0:	2a00      	cmp	r2, #0
 800add2:	d1cb      	bne.n	800ad6c <quorem+0x94>
 800add4:	3c01      	subs	r4, #1
 800add6:	e7c6      	b.n	800ad66 <quorem+0x8e>
 800add8:	6812      	ldr	r2, [r2, #0]
 800adda:	3b04      	subs	r3, #4
 800addc:	2a00      	cmp	r2, #0
 800adde:	d1ef      	bne.n	800adc0 <quorem+0xe8>
 800ade0:	3c01      	subs	r4, #1
 800ade2:	e7ea      	b.n	800adba <quorem+0xe2>
 800ade4:	2000      	movs	r0, #0
 800ade6:	e7ee      	b.n	800adc6 <quorem+0xee>

0800ade8 <_dtoa_r>:
 800ade8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adec:	69c7      	ldr	r7, [r0, #28]
 800adee:	b099      	sub	sp, #100	@ 0x64
 800adf0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800adf4:	ec55 4b10 	vmov	r4, r5, d0
 800adf8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800adfa:	9109      	str	r1, [sp, #36]	@ 0x24
 800adfc:	4683      	mov	fp, r0
 800adfe:	920e      	str	r2, [sp, #56]	@ 0x38
 800ae00:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae02:	b97f      	cbnz	r7, 800ae24 <_dtoa_r+0x3c>
 800ae04:	2010      	movs	r0, #16
 800ae06:	f7fd fe53 	bl	8008ab0 <malloc>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	f8cb 001c 	str.w	r0, [fp, #28]
 800ae10:	b920      	cbnz	r0, 800ae1c <_dtoa_r+0x34>
 800ae12:	4ba7      	ldr	r3, [pc, #668]	@ (800b0b0 <_dtoa_r+0x2c8>)
 800ae14:	21ef      	movs	r1, #239	@ 0xef
 800ae16:	48a7      	ldr	r0, [pc, #668]	@ (800b0b4 <_dtoa_r+0x2cc>)
 800ae18:	f7ff ff40 	bl	800ac9c <__assert_func>
 800ae1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ae20:	6007      	str	r7, [r0, #0]
 800ae22:	60c7      	str	r7, [r0, #12]
 800ae24:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ae28:	6819      	ldr	r1, [r3, #0]
 800ae2a:	b159      	cbz	r1, 800ae44 <_dtoa_r+0x5c>
 800ae2c:	685a      	ldr	r2, [r3, #4]
 800ae2e:	604a      	str	r2, [r1, #4]
 800ae30:	2301      	movs	r3, #1
 800ae32:	4093      	lsls	r3, r2
 800ae34:	608b      	str	r3, [r1, #8]
 800ae36:	4658      	mov	r0, fp
 800ae38:	f001 f970 	bl	800c11c <_Bfree>
 800ae3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ae40:	2200      	movs	r2, #0
 800ae42:	601a      	str	r2, [r3, #0]
 800ae44:	1e2b      	subs	r3, r5, #0
 800ae46:	bfb9      	ittee	lt
 800ae48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ae4c:	9303      	strlt	r3, [sp, #12]
 800ae4e:	2300      	movge	r3, #0
 800ae50:	6033      	strge	r3, [r6, #0]
 800ae52:	9f03      	ldr	r7, [sp, #12]
 800ae54:	4b98      	ldr	r3, [pc, #608]	@ (800b0b8 <_dtoa_r+0x2d0>)
 800ae56:	bfbc      	itt	lt
 800ae58:	2201      	movlt	r2, #1
 800ae5a:	6032      	strlt	r2, [r6, #0]
 800ae5c:	43bb      	bics	r3, r7
 800ae5e:	d112      	bne.n	800ae86 <_dtoa_r+0x9e>
 800ae60:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ae62:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ae66:	6013      	str	r3, [r2, #0]
 800ae68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ae6c:	4323      	orrs	r3, r4
 800ae6e:	f000 854d 	beq.w	800b90c <_dtoa_r+0xb24>
 800ae72:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae74:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b0cc <_dtoa_r+0x2e4>
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	f000 854f 	beq.w	800b91c <_dtoa_r+0xb34>
 800ae7e:	f10a 0303 	add.w	r3, sl, #3
 800ae82:	f000 bd49 	b.w	800b918 <_dtoa_r+0xb30>
 800ae86:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	ec51 0b17 	vmov	r0, r1, d7
 800ae90:	2300      	movs	r3, #0
 800ae92:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ae96:	f7f5 fe1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae9a:	4680      	mov	r8, r0
 800ae9c:	b158      	cbz	r0, 800aeb6 <_dtoa_r+0xce>
 800ae9e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aea0:	2301      	movs	r3, #1
 800aea2:	6013      	str	r3, [r2, #0]
 800aea4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aea6:	b113      	cbz	r3, 800aeae <_dtoa_r+0xc6>
 800aea8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aeaa:	4b84      	ldr	r3, [pc, #528]	@ (800b0bc <_dtoa_r+0x2d4>)
 800aeac:	6013      	str	r3, [r2, #0]
 800aeae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b0d0 <_dtoa_r+0x2e8>
 800aeb2:	f000 bd33 	b.w	800b91c <_dtoa_r+0xb34>
 800aeb6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800aeba:	aa16      	add	r2, sp, #88	@ 0x58
 800aebc:	a917      	add	r1, sp, #92	@ 0x5c
 800aebe:	4658      	mov	r0, fp
 800aec0:	f001 fcd0 	bl	800c864 <__d2b>
 800aec4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aec8:	4681      	mov	r9, r0
 800aeca:	2e00      	cmp	r6, #0
 800aecc:	d077      	beq.n	800afbe <_dtoa_r+0x1d6>
 800aece:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aed0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800aed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aed8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aedc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aee0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aee4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aee8:	4619      	mov	r1, r3
 800aeea:	2200      	movs	r2, #0
 800aeec:	4b74      	ldr	r3, [pc, #464]	@ (800b0c0 <_dtoa_r+0x2d8>)
 800aeee:	f7f5 f9d3 	bl	8000298 <__aeabi_dsub>
 800aef2:	a369      	add	r3, pc, #420	@ (adr r3, 800b098 <_dtoa_r+0x2b0>)
 800aef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef8:	f7f5 fb86 	bl	8000608 <__aeabi_dmul>
 800aefc:	a368      	add	r3, pc, #416	@ (adr r3, 800b0a0 <_dtoa_r+0x2b8>)
 800aefe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af02:	f7f5 f9cb 	bl	800029c <__adddf3>
 800af06:	4604      	mov	r4, r0
 800af08:	4630      	mov	r0, r6
 800af0a:	460d      	mov	r5, r1
 800af0c:	f7f5 fb12 	bl	8000534 <__aeabi_i2d>
 800af10:	a365      	add	r3, pc, #404	@ (adr r3, 800b0a8 <_dtoa_r+0x2c0>)
 800af12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af16:	f7f5 fb77 	bl	8000608 <__aeabi_dmul>
 800af1a:	4602      	mov	r2, r0
 800af1c:	460b      	mov	r3, r1
 800af1e:	4620      	mov	r0, r4
 800af20:	4629      	mov	r1, r5
 800af22:	f7f5 f9bb 	bl	800029c <__adddf3>
 800af26:	4604      	mov	r4, r0
 800af28:	460d      	mov	r5, r1
 800af2a:	f7f5 fe1d 	bl	8000b68 <__aeabi_d2iz>
 800af2e:	2200      	movs	r2, #0
 800af30:	4607      	mov	r7, r0
 800af32:	2300      	movs	r3, #0
 800af34:	4620      	mov	r0, r4
 800af36:	4629      	mov	r1, r5
 800af38:	f7f5 fdd8 	bl	8000aec <__aeabi_dcmplt>
 800af3c:	b140      	cbz	r0, 800af50 <_dtoa_r+0x168>
 800af3e:	4638      	mov	r0, r7
 800af40:	f7f5 faf8 	bl	8000534 <__aeabi_i2d>
 800af44:	4622      	mov	r2, r4
 800af46:	462b      	mov	r3, r5
 800af48:	f7f5 fdc6 	bl	8000ad8 <__aeabi_dcmpeq>
 800af4c:	b900      	cbnz	r0, 800af50 <_dtoa_r+0x168>
 800af4e:	3f01      	subs	r7, #1
 800af50:	2f16      	cmp	r7, #22
 800af52:	d851      	bhi.n	800aff8 <_dtoa_r+0x210>
 800af54:	4b5b      	ldr	r3, [pc, #364]	@ (800b0c4 <_dtoa_r+0x2dc>)
 800af56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af62:	f7f5 fdc3 	bl	8000aec <__aeabi_dcmplt>
 800af66:	2800      	cmp	r0, #0
 800af68:	d048      	beq.n	800affc <_dtoa_r+0x214>
 800af6a:	3f01      	subs	r7, #1
 800af6c:	2300      	movs	r3, #0
 800af6e:	9312      	str	r3, [sp, #72]	@ 0x48
 800af70:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800af72:	1b9b      	subs	r3, r3, r6
 800af74:	1e5a      	subs	r2, r3, #1
 800af76:	bf44      	itt	mi
 800af78:	f1c3 0801 	rsbmi	r8, r3, #1
 800af7c:	2300      	movmi	r3, #0
 800af7e:	9208      	str	r2, [sp, #32]
 800af80:	bf54      	ite	pl
 800af82:	f04f 0800 	movpl.w	r8, #0
 800af86:	9308      	strmi	r3, [sp, #32]
 800af88:	2f00      	cmp	r7, #0
 800af8a:	db39      	blt.n	800b000 <_dtoa_r+0x218>
 800af8c:	9b08      	ldr	r3, [sp, #32]
 800af8e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800af90:	443b      	add	r3, r7
 800af92:	9308      	str	r3, [sp, #32]
 800af94:	2300      	movs	r3, #0
 800af96:	930a      	str	r3, [sp, #40]	@ 0x28
 800af98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af9a:	2b09      	cmp	r3, #9
 800af9c:	d864      	bhi.n	800b068 <_dtoa_r+0x280>
 800af9e:	2b05      	cmp	r3, #5
 800afa0:	bfc4      	itt	gt
 800afa2:	3b04      	subgt	r3, #4
 800afa4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800afa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afa8:	f1a3 0302 	sub.w	r3, r3, #2
 800afac:	bfcc      	ite	gt
 800afae:	2400      	movgt	r4, #0
 800afb0:	2401      	movle	r4, #1
 800afb2:	2b03      	cmp	r3, #3
 800afb4:	d863      	bhi.n	800b07e <_dtoa_r+0x296>
 800afb6:	e8df f003 	tbb	[pc, r3]
 800afba:	372a      	.short	0x372a
 800afbc:	5535      	.short	0x5535
 800afbe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800afc2:	441e      	add	r6, r3
 800afc4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800afc8:	2b20      	cmp	r3, #32
 800afca:	bfc1      	itttt	gt
 800afcc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800afd0:	409f      	lslgt	r7, r3
 800afd2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800afd6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800afda:	bfd6      	itet	le
 800afdc:	f1c3 0320 	rsble	r3, r3, #32
 800afe0:	ea47 0003 	orrgt.w	r0, r7, r3
 800afe4:	fa04 f003 	lslle.w	r0, r4, r3
 800afe8:	f7f5 fa94 	bl	8000514 <__aeabi_ui2d>
 800afec:	2201      	movs	r2, #1
 800afee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800aff2:	3e01      	subs	r6, #1
 800aff4:	9214      	str	r2, [sp, #80]	@ 0x50
 800aff6:	e777      	b.n	800aee8 <_dtoa_r+0x100>
 800aff8:	2301      	movs	r3, #1
 800affa:	e7b8      	b.n	800af6e <_dtoa_r+0x186>
 800affc:	9012      	str	r0, [sp, #72]	@ 0x48
 800affe:	e7b7      	b.n	800af70 <_dtoa_r+0x188>
 800b000:	427b      	negs	r3, r7
 800b002:	930a      	str	r3, [sp, #40]	@ 0x28
 800b004:	2300      	movs	r3, #0
 800b006:	eba8 0807 	sub.w	r8, r8, r7
 800b00a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b00c:	e7c4      	b.n	800af98 <_dtoa_r+0x1b0>
 800b00e:	2300      	movs	r3, #0
 800b010:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b012:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b014:	2b00      	cmp	r3, #0
 800b016:	dc35      	bgt.n	800b084 <_dtoa_r+0x29c>
 800b018:	2301      	movs	r3, #1
 800b01a:	9300      	str	r3, [sp, #0]
 800b01c:	9307      	str	r3, [sp, #28]
 800b01e:	461a      	mov	r2, r3
 800b020:	920e      	str	r2, [sp, #56]	@ 0x38
 800b022:	e00b      	b.n	800b03c <_dtoa_r+0x254>
 800b024:	2301      	movs	r3, #1
 800b026:	e7f3      	b.n	800b010 <_dtoa_r+0x228>
 800b028:	2300      	movs	r3, #0
 800b02a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b02c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b02e:	18fb      	adds	r3, r7, r3
 800b030:	9300      	str	r3, [sp, #0]
 800b032:	3301      	adds	r3, #1
 800b034:	2b01      	cmp	r3, #1
 800b036:	9307      	str	r3, [sp, #28]
 800b038:	bfb8      	it	lt
 800b03a:	2301      	movlt	r3, #1
 800b03c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b040:	2100      	movs	r1, #0
 800b042:	2204      	movs	r2, #4
 800b044:	f102 0514 	add.w	r5, r2, #20
 800b048:	429d      	cmp	r5, r3
 800b04a:	d91f      	bls.n	800b08c <_dtoa_r+0x2a4>
 800b04c:	6041      	str	r1, [r0, #4]
 800b04e:	4658      	mov	r0, fp
 800b050:	f001 f824 	bl	800c09c <_Balloc>
 800b054:	4682      	mov	sl, r0
 800b056:	2800      	cmp	r0, #0
 800b058:	d13c      	bne.n	800b0d4 <_dtoa_r+0x2ec>
 800b05a:	4b1b      	ldr	r3, [pc, #108]	@ (800b0c8 <_dtoa_r+0x2e0>)
 800b05c:	4602      	mov	r2, r0
 800b05e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b062:	e6d8      	b.n	800ae16 <_dtoa_r+0x2e>
 800b064:	2301      	movs	r3, #1
 800b066:	e7e0      	b.n	800b02a <_dtoa_r+0x242>
 800b068:	2401      	movs	r4, #1
 800b06a:	2300      	movs	r3, #0
 800b06c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b06e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b070:	f04f 33ff 	mov.w	r3, #4294967295
 800b074:	9300      	str	r3, [sp, #0]
 800b076:	9307      	str	r3, [sp, #28]
 800b078:	2200      	movs	r2, #0
 800b07a:	2312      	movs	r3, #18
 800b07c:	e7d0      	b.n	800b020 <_dtoa_r+0x238>
 800b07e:	2301      	movs	r3, #1
 800b080:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b082:	e7f5      	b.n	800b070 <_dtoa_r+0x288>
 800b084:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b086:	9300      	str	r3, [sp, #0]
 800b088:	9307      	str	r3, [sp, #28]
 800b08a:	e7d7      	b.n	800b03c <_dtoa_r+0x254>
 800b08c:	3101      	adds	r1, #1
 800b08e:	0052      	lsls	r2, r2, #1
 800b090:	e7d8      	b.n	800b044 <_dtoa_r+0x25c>
 800b092:	bf00      	nop
 800b094:	f3af 8000 	nop.w
 800b098:	636f4361 	.word	0x636f4361
 800b09c:	3fd287a7 	.word	0x3fd287a7
 800b0a0:	8b60c8b3 	.word	0x8b60c8b3
 800b0a4:	3fc68a28 	.word	0x3fc68a28
 800b0a8:	509f79fb 	.word	0x509f79fb
 800b0ac:	3fd34413 	.word	0x3fd34413
 800b0b0:	0800d809 	.word	0x0800d809
 800b0b4:	0800d8cb 	.word	0x0800d8cb
 800b0b8:	7ff00000 	.word	0x7ff00000
 800b0bc:	0800d7e1 	.word	0x0800d7e1
 800b0c0:	3ff80000 	.word	0x3ff80000
 800b0c4:	0800da28 	.word	0x0800da28
 800b0c8:	0800d923 	.word	0x0800d923
 800b0cc:	0800d8c7 	.word	0x0800d8c7
 800b0d0:	0800d7e0 	.word	0x0800d7e0
 800b0d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b0d8:	6018      	str	r0, [r3, #0]
 800b0da:	9b07      	ldr	r3, [sp, #28]
 800b0dc:	2b0e      	cmp	r3, #14
 800b0de:	f200 80a4 	bhi.w	800b22a <_dtoa_r+0x442>
 800b0e2:	2c00      	cmp	r4, #0
 800b0e4:	f000 80a1 	beq.w	800b22a <_dtoa_r+0x442>
 800b0e8:	2f00      	cmp	r7, #0
 800b0ea:	dd33      	ble.n	800b154 <_dtoa_r+0x36c>
 800b0ec:	4bad      	ldr	r3, [pc, #692]	@ (800b3a4 <_dtoa_r+0x5bc>)
 800b0ee:	f007 020f 	and.w	r2, r7, #15
 800b0f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0f6:	ed93 7b00 	vldr	d7, [r3]
 800b0fa:	05f8      	lsls	r0, r7, #23
 800b0fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b100:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b104:	d516      	bpl.n	800b134 <_dtoa_r+0x34c>
 800b106:	4ba8      	ldr	r3, [pc, #672]	@ (800b3a8 <_dtoa_r+0x5c0>)
 800b108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b10c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b110:	f7f5 fba4 	bl	800085c <__aeabi_ddiv>
 800b114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b118:	f004 040f 	and.w	r4, r4, #15
 800b11c:	2603      	movs	r6, #3
 800b11e:	4da2      	ldr	r5, [pc, #648]	@ (800b3a8 <_dtoa_r+0x5c0>)
 800b120:	b954      	cbnz	r4, 800b138 <_dtoa_r+0x350>
 800b122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b12a:	f7f5 fb97 	bl	800085c <__aeabi_ddiv>
 800b12e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b132:	e028      	b.n	800b186 <_dtoa_r+0x39e>
 800b134:	2602      	movs	r6, #2
 800b136:	e7f2      	b.n	800b11e <_dtoa_r+0x336>
 800b138:	07e1      	lsls	r1, r4, #31
 800b13a:	d508      	bpl.n	800b14e <_dtoa_r+0x366>
 800b13c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b140:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b144:	f7f5 fa60 	bl	8000608 <__aeabi_dmul>
 800b148:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b14c:	3601      	adds	r6, #1
 800b14e:	1064      	asrs	r4, r4, #1
 800b150:	3508      	adds	r5, #8
 800b152:	e7e5      	b.n	800b120 <_dtoa_r+0x338>
 800b154:	f000 80d2 	beq.w	800b2fc <_dtoa_r+0x514>
 800b158:	427c      	negs	r4, r7
 800b15a:	4b92      	ldr	r3, [pc, #584]	@ (800b3a4 <_dtoa_r+0x5bc>)
 800b15c:	4d92      	ldr	r5, [pc, #584]	@ (800b3a8 <_dtoa_r+0x5c0>)
 800b15e:	f004 020f 	and.w	r2, r4, #15
 800b162:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b16a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b16e:	f7f5 fa4b 	bl	8000608 <__aeabi_dmul>
 800b172:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b176:	1124      	asrs	r4, r4, #4
 800b178:	2300      	movs	r3, #0
 800b17a:	2602      	movs	r6, #2
 800b17c:	2c00      	cmp	r4, #0
 800b17e:	f040 80b2 	bne.w	800b2e6 <_dtoa_r+0x4fe>
 800b182:	2b00      	cmp	r3, #0
 800b184:	d1d3      	bne.n	800b12e <_dtoa_r+0x346>
 800b186:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b188:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	f000 80b7 	beq.w	800b300 <_dtoa_r+0x518>
 800b192:	4b86      	ldr	r3, [pc, #536]	@ (800b3ac <_dtoa_r+0x5c4>)
 800b194:	2200      	movs	r2, #0
 800b196:	4620      	mov	r0, r4
 800b198:	4629      	mov	r1, r5
 800b19a:	f7f5 fca7 	bl	8000aec <__aeabi_dcmplt>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	f000 80ae 	beq.w	800b300 <_dtoa_r+0x518>
 800b1a4:	9b07      	ldr	r3, [sp, #28]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	f000 80aa 	beq.w	800b300 <_dtoa_r+0x518>
 800b1ac:	9b00      	ldr	r3, [sp, #0]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	dd37      	ble.n	800b222 <_dtoa_r+0x43a>
 800b1b2:	1e7b      	subs	r3, r7, #1
 800b1b4:	9304      	str	r3, [sp, #16]
 800b1b6:	4620      	mov	r0, r4
 800b1b8:	4b7d      	ldr	r3, [pc, #500]	@ (800b3b0 <_dtoa_r+0x5c8>)
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	4629      	mov	r1, r5
 800b1be:	f7f5 fa23 	bl	8000608 <__aeabi_dmul>
 800b1c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1c6:	9c00      	ldr	r4, [sp, #0]
 800b1c8:	3601      	adds	r6, #1
 800b1ca:	4630      	mov	r0, r6
 800b1cc:	f7f5 f9b2 	bl	8000534 <__aeabi_i2d>
 800b1d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1d4:	f7f5 fa18 	bl	8000608 <__aeabi_dmul>
 800b1d8:	4b76      	ldr	r3, [pc, #472]	@ (800b3b4 <_dtoa_r+0x5cc>)
 800b1da:	2200      	movs	r2, #0
 800b1dc:	f7f5 f85e 	bl	800029c <__adddf3>
 800b1e0:	4605      	mov	r5, r0
 800b1e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b1e6:	2c00      	cmp	r4, #0
 800b1e8:	f040 808d 	bne.w	800b306 <_dtoa_r+0x51e>
 800b1ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1f0:	4b71      	ldr	r3, [pc, #452]	@ (800b3b8 <_dtoa_r+0x5d0>)
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f7f5 f850 	bl	8000298 <__aeabi_dsub>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	460b      	mov	r3, r1
 800b1fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b200:	462a      	mov	r2, r5
 800b202:	4633      	mov	r3, r6
 800b204:	f7f5 fc90 	bl	8000b28 <__aeabi_dcmpgt>
 800b208:	2800      	cmp	r0, #0
 800b20a:	f040 828b 	bne.w	800b724 <_dtoa_r+0x93c>
 800b20e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b212:	462a      	mov	r2, r5
 800b214:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b218:	f7f5 fc68 	bl	8000aec <__aeabi_dcmplt>
 800b21c:	2800      	cmp	r0, #0
 800b21e:	f040 8128 	bne.w	800b472 <_dtoa_r+0x68a>
 800b222:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b226:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b22a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	f2c0 815a 	blt.w	800b4e6 <_dtoa_r+0x6fe>
 800b232:	2f0e      	cmp	r7, #14
 800b234:	f300 8157 	bgt.w	800b4e6 <_dtoa_r+0x6fe>
 800b238:	4b5a      	ldr	r3, [pc, #360]	@ (800b3a4 <_dtoa_r+0x5bc>)
 800b23a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b23e:	ed93 7b00 	vldr	d7, [r3]
 800b242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b244:	2b00      	cmp	r3, #0
 800b246:	ed8d 7b00 	vstr	d7, [sp]
 800b24a:	da03      	bge.n	800b254 <_dtoa_r+0x46c>
 800b24c:	9b07      	ldr	r3, [sp, #28]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	f340 8101 	ble.w	800b456 <_dtoa_r+0x66e>
 800b254:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b258:	4656      	mov	r6, sl
 800b25a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b25e:	4620      	mov	r0, r4
 800b260:	4629      	mov	r1, r5
 800b262:	f7f5 fafb 	bl	800085c <__aeabi_ddiv>
 800b266:	f7f5 fc7f 	bl	8000b68 <__aeabi_d2iz>
 800b26a:	4680      	mov	r8, r0
 800b26c:	f7f5 f962 	bl	8000534 <__aeabi_i2d>
 800b270:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b274:	f7f5 f9c8 	bl	8000608 <__aeabi_dmul>
 800b278:	4602      	mov	r2, r0
 800b27a:	460b      	mov	r3, r1
 800b27c:	4620      	mov	r0, r4
 800b27e:	4629      	mov	r1, r5
 800b280:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b284:	f7f5 f808 	bl	8000298 <__aeabi_dsub>
 800b288:	f806 4b01 	strb.w	r4, [r6], #1
 800b28c:	9d07      	ldr	r5, [sp, #28]
 800b28e:	eba6 040a 	sub.w	r4, r6, sl
 800b292:	42a5      	cmp	r5, r4
 800b294:	4602      	mov	r2, r0
 800b296:	460b      	mov	r3, r1
 800b298:	f040 8117 	bne.w	800b4ca <_dtoa_r+0x6e2>
 800b29c:	f7f4 fffe 	bl	800029c <__adddf3>
 800b2a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2a4:	4604      	mov	r4, r0
 800b2a6:	460d      	mov	r5, r1
 800b2a8:	f7f5 fc3e 	bl	8000b28 <__aeabi_dcmpgt>
 800b2ac:	2800      	cmp	r0, #0
 800b2ae:	f040 80f9 	bne.w	800b4a4 <_dtoa_r+0x6bc>
 800b2b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	4629      	mov	r1, r5
 800b2ba:	f7f5 fc0d 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2be:	b118      	cbz	r0, 800b2c8 <_dtoa_r+0x4e0>
 800b2c0:	f018 0f01 	tst.w	r8, #1
 800b2c4:	f040 80ee 	bne.w	800b4a4 <_dtoa_r+0x6bc>
 800b2c8:	4649      	mov	r1, r9
 800b2ca:	4658      	mov	r0, fp
 800b2cc:	f000 ff26 	bl	800c11c <_Bfree>
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	7033      	strb	r3, [r6, #0]
 800b2d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b2d6:	3701      	adds	r7, #1
 800b2d8:	601f      	str	r7, [r3, #0]
 800b2da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	f000 831d 	beq.w	800b91c <_dtoa_r+0xb34>
 800b2e2:	601e      	str	r6, [r3, #0]
 800b2e4:	e31a      	b.n	800b91c <_dtoa_r+0xb34>
 800b2e6:	07e2      	lsls	r2, r4, #31
 800b2e8:	d505      	bpl.n	800b2f6 <_dtoa_r+0x50e>
 800b2ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b2ee:	f7f5 f98b 	bl	8000608 <__aeabi_dmul>
 800b2f2:	3601      	adds	r6, #1
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	1064      	asrs	r4, r4, #1
 800b2f8:	3508      	adds	r5, #8
 800b2fa:	e73f      	b.n	800b17c <_dtoa_r+0x394>
 800b2fc:	2602      	movs	r6, #2
 800b2fe:	e742      	b.n	800b186 <_dtoa_r+0x39e>
 800b300:	9c07      	ldr	r4, [sp, #28]
 800b302:	9704      	str	r7, [sp, #16]
 800b304:	e761      	b.n	800b1ca <_dtoa_r+0x3e2>
 800b306:	4b27      	ldr	r3, [pc, #156]	@ (800b3a4 <_dtoa_r+0x5bc>)
 800b308:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b30a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b30e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b312:	4454      	add	r4, sl
 800b314:	2900      	cmp	r1, #0
 800b316:	d053      	beq.n	800b3c0 <_dtoa_r+0x5d8>
 800b318:	4928      	ldr	r1, [pc, #160]	@ (800b3bc <_dtoa_r+0x5d4>)
 800b31a:	2000      	movs	r0, #0
 800b31c:	f7f5 fa9e 	bl	800085c <__aeabi_ddiv>
 800b320:	4633      	mov	r3, r6
 800b322:	462a      	mov	r2, r5
 800b324:	f7f4 ffb8 	bl	8000298 <__aeabi_dsub>
 800b328:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b32c:	4656      	mov	r6, sl
 800b32e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b332:	f7f5 fc19 	bl	8000b68 <__aeabi_d2iz>
 800b336:	4605      	mov	r5, r0
 800b338:	f7f5 f8fc 	bl	8000534 <__aeabi_i2d>
 800b33c:	4602      	mov	r2, r0
 800b33e:	460b      	mov	r3, r1
 800b340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b344:	f7f4 ffa8 	bl	8000298 <__aeabi_dsub>
 800b348:	3530      	adds	r5, #48	@ 0x30
 800b34a:	4602      	mov	r2, r0
 800b34c:	460b      	mov	r3, r1
 800b34e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b352:	f806 5b01 	strb.w	r5, [r6], #1
 800b356:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b35a:	f7f5 fbc7 	bl	8000aec <__aeabi_dcmplt>
 800b35e:	2800      	cmp	r0, #0
 800b360:	d171      	bne.n	800b446 <_dtoa_r+0x65e>
 800b362:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b366:	4911      	ldr	r1, [pc, #68]	@ (800b3ac <_dtoa_r+0x5c4>)
 800b368:	2000      	movs	r0, #0
 800b36a:	f7f4 ff95 	bl	8000298 <__aeabi_dsub>
 800b36e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b372:	f7f5 fbbb 	bl	8000aec <__aeabi_dcmplt>
 800b376:	2800      	cmp	r0, #0
 800b378:	f040 8095 	bne.w	800b4a6 <_dtoa_r+0x6be>
 800b37c:	42a6      	cmp	r6, r4
 800b37e:	f43f af50 	beq.w	800b222 <_dtoa_r+0x43a>
 800b382:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b386:	4b0a      	ldr	r3, [pc, #40]	@ (800b3b0 <_dtoa_r+0x5c8>)
 800b388:	2200      	movs	r2, #0
 800b38a:	f7f5 f93d 	bl	8000608 <__aeabi_dmul>
 800b38e:	4b08      	ldr	r3, [pc, #32]	@ (800b3b0 <_dtoa_r+0x5c8>)
 800b390:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b394:	2200      	movs	r2, #0
 800b396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b39a:	f7f5 f935 	bl	8000608 <__aeabi_dmul>
 800b39e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3a2:	e7c4      	b.n	800b32e <_dtoa_r+0x546>
 800b3a4:	0800da28 	.word	0x0800da28
 800b3a8:	0800da00 	.word	0x0800da00
 800b3ac:	3ff00000 	.word	0x3ff00000
 800b3b0:	40240000 	.word	0x40240000
 800b3b4:	401c0000 	.word	0x401c0000
 800b3b8:	40140000 	.word	0x40140000
 800b3bc:	3fe00000 	.word	0x3fe00000
 800b3c0:	4631      	mov	r1, r6
 800b3c2:	4628      	mov	r0, r5
 800b3c4:	f7f5 f920 	bl	8000608 <__aeabi_dmul>
 800b3c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b3cc:	9415      	str	r4, [sp, #84]	@ 0x54
 800b3ce:	4656      	mov	r6, sl
 800b3d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3d4:	f7f5 fbc8 	bl	8000b68 <__aeabi_d2iz>
 800b3d8:	4605      	mov	r5, r0
 800b3da:	f7f5 f8ab 	bl	8000534 <__aeabi_i2d>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3e6:	f7f4 ff57 	bl	8000298 <__aeabi_dsub>
 800b3ea:	3530      	adds	r5, #48	@ 0x30
 800b3ec:	f806 5b01 	strb.w	r5, [r6], #1
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	460b      	mov	r3, r1
 800b3f4:	42a6      	cmp	r6, r4
 800b3f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b3fa:	f04f 0200 	mov.w	r2, #0
 800b3fe:	d124      	bne.n	800b44a <_dtoa_r+0x662>
 800b400:	4bac      	ldr	r3, [pc, #688]	@ (800b6b4 <_dtoa_r+0x8cc>)
 800b402:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b406:	f7f4 ff49 	bl	800029c <__adddf3>
 800b40a:	4602      	mov	r2, r0
 800b40c:	460b      	mov	r3, r1
 800b40e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b412:	f7f5 fb89 	bl	8000b28 <__aeabi_dcmpgt>
 800b416:	2800      	cmp	r0, #0
 800b418:	d145      	bne.n	800b4a6 <_dtoa_r+0x6be>
 800b41a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b41e:	49a5      	ldr	r1, [pc, #660]	@ (800b6b4 <_dtoa_r+0x8cc>)
 800b420:	2000      	movs	r0, #0
 800b422:	f7f4 ff39 	bl	8000298 <__aeabi_dsub>
 800b426:	4602      	mov	r2, r0
 800b428:	460b      	mov	r3, r1
 800b42a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b42e:	f7f5 fb5d 	bl	8000aec <__aeabi_dcmplt>
 800b432:	2800      	cmp	r0, #0
 800b434:	f43f aef5 	beq.w	800b222 <_dtoa_r+0x43a>
 800b438:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b43a:	1e73      	subs	r3, r6, #1
 800b43c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b43e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b442:	2b30      	cmp	r3, #48	@ 0x30
 800b444:	d0f8      	beq.n	800b438 <_dtoa_r+0x650>
 800b446:	9f04      	ldr	r7, [sp, #16]
 800b448:	e73e      	b.n	800b2c8 <_dtoa_r+0x4e0>
 800b44a:	4b9b      	ldr	r3, [pc, #620]	@ (800b6b8 <_dtoa_r+0x8d0>)
 800b44c:	f7f5 f8dc 	bl	8000608 <__aeabi_dmul>
 800b450:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b454:	e7bc      	b.n	800b3d0 <_dtoa_r+0x5e8>
 800b456:	d10c      	bne.n	800b472 <_dtoa_r+0x68a>
 800b458:	4b98      	ldr	r3, [pc, #608]	@ (800b6bc <_dtoa_r+0x8d4>)
 800b45a:	2200      	movs	r2, #0
 800b45c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b460:	f7f5 f8d2 	bl	8000608 <__aeabi_dmul>
 800b464:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b468:	f7f5 fb54 	bl	8000b14 <__aeabi_dcmpge>
 800b46c:	2800      	cmp	r0, #0
 800b46e:	f000 8157 	beq.w	800b720 <_dtoa_r+0x938>
 800b472:	2400      	movs	r4, #0
 800b474:	4625      	mov	r5, r4
 800b476:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b478:	43db      	mvns	r3, r3
 800b47a:	9304      	str	r3, [sp, #16]
 800b47c:	4656      	mov	r6, sl
 800b47e:	2700      	movs	r7, #0
 800b480:	4621      	mov	r1, r4
 800b482:	4658      	mov	r0, fp
 800b484:	f000 fe4a 	bl	800c11c <_Bfree>
 800b488:	2d00      	cmp	r5, #0
 800b48a:	d0dc      	beq.n	800b446 <_dtoa_r+0x65e>
 800b48c:	b12f      	cbz	r7, 800b49a <_dtoa_r+0x6b2>
 800b48e:	42af      	cmp	r7, r5
 800b490:	d003      	beq.n	800b49a <_dtoa_r+0x6b2>
 800b492:	4639      	mov	r1, r7
 800b494:	4658      	mov	r0, fp
 800b496:	f000 fe41 	bl	800c11c <_Bfree>
 800b49a:	4629      	mov	r1, r5
 800b49c:	4658      	mov	r0, fp
 800b49e:	f000 fe3d 	bl	800c11c <_Bfree>
 800b4a2:	e7d0      	b.n	800b446 <_dtoa_r+0x65e>
 800b4a4:	9704      	str	r7, [sp, #16]
 800b4a6:	4633      	mov	r3, r6
 800b4a8:	461e      	mov	r6, r3
 800b4aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4ae:	2a39      	cmp	r2, #57	@ 0x39
 800b4b0:	d107      	bne.n	800b4c2 <_dtoa_r+0x6da>
 800b4b2:	459a      	cmp	sl, r3
 800b4b4:	d1f8      	bne.n	800b4a8 <_dtoa_r+0x6c0>
 800b4b6:	9a04      	ldr	r2, [sp, #16]
 800b4b8:	3201      	adds	r2, #1
 800b4ba:	9204      	str	r2, [sp, #16]
 800b4bc:	2230      	movs	r2, #48	@ 0x30
 800b4be:	f88a 2000 	strb.w	r2, [sl]
 800b4c2:	781a      	ldrb	r2, [r3, #0]
 800b4c4:	3201      	adds	r2, #1
 800b4c6:	701a      	strb	r2, [r3, #0]
 800b4c8:	e7bd      	b.n	800b446 <_dtoa_r+0x65e>
 800b4ca:	4b7b      	ldr	r3, [pc, #492]	@ (800b6b8 <_dtoa_r+0x8d0>)
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f7f5 f89b 	bl	8000608 <__aeabi_dmul>
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	4604      	mov	r4, r0
 800b4d8:	460d      	mov	r5, r1
 800b4da:	f7f5 fafd 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	f43f aebb 	beq.w	800b25a <_dtoa_r+0x472>
 800b4e4:	e6f0      	b.n	800b2c8 <_dtoa_r+0x4e0>
 800b4e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b4e8:	2a00      	cmp	r2, #0
 800b4ea:	f000 80db 	beq.w	800b6a4 <_dtoa_r+0x8bc>
 800b4ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4f0:	2a01      	cmp	r2, #1
 800b4f2:	f300 80bf 	bgt.w	800b674 <_dtoa_r+0x88c>
 800b4f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b4f8:	2a00      	cmp	r2, #0
 800b4fa:	f000 80b7 	beq.w	800b66c <_dtoa_r+0x884>
 800b4fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b502:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b504:	4646      	mov	r6, r8
 800b506:	9a08      	ldr	r2, [sp, #32]
 800b508:	2101      	movs	r1, #1
 800b50a:	441a      	add	r2, r3
 800b50c:	4658      	mov	r0, fp
 800b50e:	4498      	add	r8, r3
 800b510:	9208      	str	r2, [sp, #32]
 800b512:	f000 ff01 	bl	800c318 <__i2b>
 800b516:	4605      	mov	r5, r0
 800b518:	b15e      	cbz	r6, 800b532 <_dtoa_r+0x74a>
 800b51a:	9b08      	ldr	r3, [sp, #32]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	dd08      	ble.n	800b532 <_dtoa_r+0x74a>
 800b520:	42b3      	cmp	r3, r6
 800b522:	9a08      	ldr	r2, [sp, #32]
 800b524:	bfa8      	it	ge
 800b526:	4633      	movge	r3, r6
 800b528:	eba8 0803 	sub.w	r8, r8, r3
 800b52c:	1af6      	subs	r6, r6, r3
 800b52e:	1ad3      	subs	r3, r2, r3
 800b530:	9308      	str	r3, [sp, #32]
 800b532:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b534:	b1f3      	cbz	r3, 800b574 <_dtoa_r+0x78c>
 800b536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b538:	2b00      	cmp	r3, #0
 800b53a:	f000 80b7 	beq.w	800b6ac <_dtoa_r+0x8c4>
 800b53e:	b18c      	cbz	r4, 800b564 <_dtoa_r+0x77c>
 800b540:	4629      	mov	r1, r5
 800b542:	4622      	mov	r2, r4
 800b544:	4658      	mov	r0, fp
 800b546:	f000 ffa7 	bl	800c498 <__pow5mult>
 800b54a:	464a      	mov	r2, r9
 800b54c:	4601      	mov	r1, r0
 800b54e:	4605      	mov	r5, r0
 800b550:	4658      	mov	r0, fp
 800b552:	f000 fef7 	bl	800c344 <__multiply>
 800b556:	4649      	mov	r1, r9
 800b558:	9004      	str	r0, [sp, #16]
 800b55a:	4658      	mov	r0, fp
 800b55c:	f000 fdde 	bl	800c11c <_Bfree>
 800b560:	9b04      	ldr	r3, [sp, #16]
 800b562:	4699      	mov	r9, r3
 800b564:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b566:	1b1a      	subs	r2, r3, r4
 800b568:	d004      	beq.n	800b574 <_dtoa_r+0x78c>
 800b56a:	4649      	mov	r1, r9
 800b56c:	4658      	mov	r0, fp
 800b56e:	f000 ff93 	bl	800c498 <__pow5mult>
 800b572:	4681      	mov	r9, r0
 800b574:	2101      	movs	r1, #1
 800b576:	4658      	mov	r0, fp
 800b578:	f000 fece 	bl	800c318 <__i2b>
 800b57c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b57e:	4604      	mov	r4, r0
 800b580:	2b00      	cmp	r3, #0
 800b582:	f000 81cf 	beq.w	800b924 <_dtoa_r+0xb3c>
 800b586:	461a      	mov	r2, r3
 800b588:	4601      	mov	r1, r0
 800b58a:	4658      	mov	r0, fp
 800b58c:	f000 ff84 	bl	800c498 <__pow5mult>
 800b590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b592:	2b01      	cmp	r3, #1
 800b594:	4604      	mov	r4, r0
 800b596:	f300 8095 	bgt.w	800b6c4 <_dtoa_r+0x8dc>
 800b59a:	9b02      	ldr	r3, [sp, #8]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f040 8087 	bne.w	800b6b0 <_dtoa_r+0x8c8>
 800b5a2:	9b03      	ldr	r3, [sp, #12]
 800b5a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	f040 8089 	bne.w	800b6c0 <_dtoa_r+0x8d8>
 800b5ae:	9b03      	ldr	r3, [sp, #12]
 800b5b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b5b4:	0d1b      	lsrs	r3, r3, #20
 800b5b6:	051b      	lsls	r3, r3, #20
 800b5b8:	b12b      	cbz	r3, 800b5c6 <_dtoa_r+0x7de>
 800b5ba:	9b08      	ldr	r3, [sp, #32]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	9308      	str	r3, [sp, #32]
 800b5c0:	f108 0801 	add.w	r8, r8, #1
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	f000 81b0 	beq.w	800b930 <_dtoa_r+0xb48>
 800b5d0:	6923      	ldr	r3, [r4, #16]
 800b5d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b5d6:	6918      	ldr	r0, [r3, #16]
 800b5d8:	f000 fe52 	bl	800c280 <__hi0bits>
 800b5dc:	f1c0 0020 	rsb	r0, r0, #32
 800b5e0:	9b08      	ldr	r3, [sp, #32]
 800b5e2:	4418      	add	r0, r3
 800b5e4:	f010 001f 	ands.w	r0, r0, #31
 800b5e8:	d077      	beq.n	800b6da <_dtoa_r+0x8f2>
 800b5ea:	f1c0 0320 	rsb	r3, r0, #32
 800b5ee:	2b04      	cmp	r3, #4
 800b5f0:	dd6b      	ble.n	800b6ca <_dtoa_r+0x8e2>
 800b5f2:	9b08      	ldr	r3, [sp, #32]
 800b5f4:	f1c0 001c 	rsb	r0, r0, #28
 800b5f8:	4403      	add	r3, r0
 800b5fa:	4480      	add	r8, r0
 800b5fc:	4406      	add	r6, r0
 800b5fe:	9308      	str	r3, [sp, #32]
 800b600:	f1b8 0f00 	cmp.w	r8, #0
 800b604:	dd05      	ble.n	800b612 <_dtoa_r+0x82a>
 800b606:	4649      	mov	r1, r9
 800b608:	4642      	mov	r2, r8
 800b60a:	4658      	mov	r0, fp
 800b60c:	f000 ff9e 	bl	800c54c <__lshift>
 800b610:	4681      	mov	r9, r0
 800b612:	9b08      	ldr	r3, [sp, #32]
 800b614:	2b00      	cmp	r3, #0
 800b616:	dd05      	ble.n	800b624 <_dtoa_r+0x83c>
 800b618:	4621      	mov	r1, r4
 800b61a:	461a      	mov	r2, r3
 800b61c:	4658      	mov	r0, fp
 800b61e:	f000 ff95 	bl	800c54c <__lshift>
 800b622:	4604      	mov	r4, r0
 800b624:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b626:	2b00      	cmp	r3, #0
 800b628:	d059      	beq.n	800b6de <_dtoa_r+0x8f6>
 800b62a:	4621      	mov	r1, r4
 800b62c:	4648      	mov	r0, r9
 800b62e:	f000 fff9 	bl	800c624 <__mcmp>
 800b632:	2800      	cmp	r0, #0
 800b634:	da53      	bge.n	800b6de <_dtoa_r+0x8f6>
 800b636:	1e7b      	subs	r3, r7, #1
 800b638:	9304      	str	r3, [sp, #16]
 800b63a:	4649      	mov	r1, r9
 800b63c:	2300      	movs	r3, #0
 800b63e:	220a      	movs	r2, #10
 800b640:	4658      	mov	r0, fp
 800b642:	f000 fd8d 	bl	800c160 <__multadd>
 800b646:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b648:	4681      	mov	r9, r0
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	f000 8172 	beq.w	800b934 <_dtoa_r+0xb4c>
 800b650:	2300      	movs	r3, #0
 800b652:	4629      	mov	r1, r5
 800b654:	220a      	movs	r2, #10
 800b656:	4658      	mov	r0, fp
 800b658:	f000 fd82 	bl	800c160 <__multadd>
 800b65c:	9b00      	ldr	r3, [sp, #0]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	4605      	mov	r5, r0
 800b662:	dc67      	bgt.n	800b734 <_dtoa_r+0x94c>
 800b664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b666:	2b02      	cmp	r3, #2
 800b668:	dc41      	bgt.n	800b6ee <_dtoa_r+0x906>
 800b66a:	e063      	b.n	800b734 <_dtoa_r+0x94c>
 800b66c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b66e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b672:	e746      	b.n	800b502 <_dtoa_r+0x71a>
 800b674:	9b07      	ldr	r3, [sp, #28]
 800b676:	1e5c      	subs	r4, r3, #1
 800b678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b67a:	42a3      	cmp	r3, r4
 800b67c:	bfbf      	itttt	lt
 800b67e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b680:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b682:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b684:	1ae3      	sublt	r3, r4, r3
 800b686:	bfb4      	ite	lt
 800b688:	18d2      	addlt	r2, r2, r3
 800b68a:	1b1c      	subge	r4, r3, r4
 800b68c:	9b07      	ldr	r3, [sp, #28]
 800b68e:	bfbc      	itt	lt
 800b690:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b692:	2400      	movlt	r4, #0
 800b694:	2b00      	cmp	r3, #0
 800b696:	bfb5      	itete	lt
 800b698:	eba8 0603 	sublt.w	r6, r8, r3
 800b69c:	9b07      	ldrge	r3, [sp, #28]
 800b69e:	2300      	movlt	r3, #0
 800b6a0:	4646      	movge	r6, r8
 800b6a2:	e730      	b.n	800b506 <_dtoa_r+0x71e>
 800b6a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b6a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b6a8:	4646      	mov	r6, r8
 800b6aa:	e735      	b.n	800b518 <_dtoa_r+0x730>
 800b6ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b6ae:	e75c      	b.n	800b56a <_dtoa_r+0x782>
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	e788      	b.n	800b5c6 <_dtoa_r+0x7de>
 800b6b4:	3fe00000 	.word	0x3fe00000
 800b6b8:	40240000 	.word	0x40240000
 800b6bc:	40140000 	.word	0x40140000
 800b6c0:	9b02      	ldr	r3, [sp, #8]
 800b6c2:	e780      	b.n	800b5c6 <_dtoa_r+0x7de>
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6c8:	e782      	b.n	800b5d0 <_dtoa_r+0x7e8>
 800b6ca:	d099      	beq.n	800b600 <_dtoa_r+0x818>
 800b6cc:	9a08      	ldr	r2, [sp, #32]
 800b6ce:	331c      	adds	r3, #28
 800b6d0:	441a      	add	r2, r3
 800b6d2:	4498      	add	r8, r3
 800b6d4:	441e      	add	r6, r3
 800b6d6:	9208      	str	r2, [sp, #32]
 800b6d8:	e792      	b.n	800b600 <_dtoa_r+0x818>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	e7f6      	b.n	800b6cc <_dtoa_r+0x8e4>
 800b6de:	9b07      	ldr	r3, [sp, #28]
 800b6e0:	9704      	str	r7, [sp, #16]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	dc20      	bgt.n	800b728 <_dtoa_r+0x940>
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ea:	2b02      	cmp	r3, #2
 800b6ec:	dd1e      	ble.n	800b72c <_dtoa_r+0x944>
 800b6ee:	9b00      	ldr	r3, [sp, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f47f aec0 	bne.w	800b476 <_dtoa_r+0x68e>
 800b6f6:	4621      	mov	r1, r4
 800b6f8:	2205      	movs	r2, #5
 800b6fa:	4658      	mov	r0, fp
 800b6fc:	f000 fd30 	bl	800c160 <__multadd>
 800b700:	4601      	mov	r1, r0
 800b702:	4604      	mov	r4, r0
 800b704:	4648      	mov	r0, r9
 800b706:	f000 ff8d 	bl	800c624 <__mcmp>
 800b70a:	2800      	cmp	r0, #0
 800b70c:	f77f aeb3 	ble.w	800b476 <_dtoa_r+0x68e>
 800b710:	4656      	mov	r6, sl
 800b712:	2331      	movs	r3, #49	@ 0x31
 800b714:	f806 3b01 	strb.w	r3, [r6], #1
 800b718:	9b04      	ldr	r3, [sp, #16]
 800b71a:	3301      	adds	r3, #1
 800b71c:	9304      	str	r3, [sp, #16]
 800b71e:	e6ae      	b.n	800b47e <_dtoa_r+0x696>
 800b720:	9c07      	ldr	r4, [sp, #28]
 800b722:	9704      	str	r7, [sp, #16]
 800b724:	4625      	mov	r5, r4
 800b726:	e7f3      	b.n	800b710 <_dtoa_r+0x928>
 800b728:	9b07      	ldr	r3, [sp, #28]
 800b72a:	9300      	str	r3, [sp, #0]
 800b72c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b72e:	2b00      	cmp	r3, #0
 800b730:	f000 8104 	beq.w	800b93c <_dtoa_r+0xb54>
 800b734:	2e00      	cmp	r6, #0
 800b736:	dd05      	ble.n	800b744 <_dtoa_r+0x95c>
 800b738:	4629      	mov	r1, r5
 800b73a:	4632      	mov	r2, r6
 800b73c:	4658      	mov	r0, fp
 800b73e:	f000 ff05 	bl	800c54c <__lshift>
 800b742:	4605      	mov	r5, r0
 800b744:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b746:	2b00      	cmp	r3, #0
 800b748:	d05a      	beq.n	800b800 <_dtoa_r+0xa18>
 800b74a:	6869      	ldr	r1, [r5, #4]
 800b74c:	4658      	mov	r0, fp
 800b74e:	f000 fca5 	bl	800c09c <_Balloc>
 800b752:	4606      	mov	r6, r0
 800b754:	b928      	cbnz	r0, 800b762 <_dtoa_r+0x97a>
 800b756:	4b84      	ldr	r3, [pc, #528]	@ (800b968 <_dtoa_r+0xb80>)
 800b758:	4602      	mov	r2, r0
 800b75a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b75e:	f7ff bb5a 	b.w	800ae16 <_dtoa_r+0x2e>
 800b762:	692a      	ldr	r2, [r5, #16]
 800b764:	3202      	adds	r2, #2
 800b766:	0092      	lsls	r2, r2, #2
 800b768:	f105 010c 	add.w	r1, r5, #12
 800b76c:	300c      	adds	r0, #12
 800b76e:	f7ff fa78 	bl	800ac62 <memcpy>
 800b772:	2201      	movs	r2, #1
 800b774:	4631      	mov	r1, r6
 800b776:	4658      	mov	r0, fp
 800b778:	f000 fee8 	bl	800c54c <__lshift>
 800b77c:	f10a 0301 	add.w	r3, sl, #1
 800b780:	9307      	str	r3, [sp, #28]
 800b782:	9b00      	ldr	r3, [sp, #0]
 800b784:	4453      	add	r3, sl
 800b786:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b788:	9b02      	ldr	r3, [sp, #8]
 800b78a:	f003 0301 	and.w	r3, r3, #1
 800b78e:	462f      	mov	r7, r5
 800b790:	930a      	str	r3, [sp, #40]	@ 0x28
 800b792:	4605      	mov	r5, r0
 800b794:	9b07      	ldr	r3, [sp, #28]
 800b796:	4621      	mov	r1, r4
 800b798:	3b01      	subs	r3, #1
 800b79a:	4648      	mov	r0, r9
 800b79c:	9300      	str	r3, [sp, #0]
 800b79e:	f7ff fa9b 	bl	800acd8 <quorem>
 800b7a2:	4639      	mov	r1, r7
 800b7a4:	9002      	str	r0, [sp, #8]
 800b7a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b7aa:	4648      	mov	r0, r9
 800b7ac:	f000 ff3a 	bl	800c624 <__mcmp>
 800b7b0:	462a      	mov	r2, r5
 800b7b2:	9008      	str	r0, [sp, #32]
 800b7b4:	4621      	mov	r1, r4
 800b7b6:	4658      	mov	r0, fp
 800b7b8:	f000 ff50 	bl	800c65c <__mdiff>
 800b7bc:	68c2      	ldr	r2, [r0, #12]
 800b7be:	4606      	mov	r6, r0
 800b7c0:	bb02      	cbnz	r2, 800b804 <_dtoa_r+0xa1c>
 800b7c2:	4601      	mov	r1, r0
 800b7c4:	4648      	mov	r0, r9
 800b7c6:	f000 ff2d 	bl	800c624 <__mcmp>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	4631      	mov	r1, r6
 800b7ce:	4658      	mov	r0, fp
 800b7d0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b7d2:	f000 fca3 	bl	800c11c <_Bfree>
 800b7d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7da:	9e07      	ldr	r6, [sp, #28]
 800b7dc:	ea43 0102 	orr.w	r1, r3, r2
 800b7e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7e2:	4319      	orrs	r1, r3
 800b7e4:	d110      	bne.n	800b808 <_dtoa_r+0xa20>
 800b7e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b7ea:	d029      	beq.n	800b840 <_dtoa_r+0xa58>
 800b7ec:	9b08      	ldr	r3, [sp, #32]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	dd02      	ble.n	800b7f8 <_dtoa_r+0xa10>
 800b7f2:	9b02      	ldr	r3, [sp, #8]
 800b7f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b7f8:	9b00      	ldr	r3, [sp, #0]
 800b7fa:	f883 8000 	strb.w	r8, [r3]
 800b7fe:	e63f      	b.n	800b480 <_dtoa_r+0x698>
 800b800:	4628      	mov	r0, r5
 800b802:	e7bb      	b.n	800b77c <_dtoa_r+0x994>
 800b804:	2201      	movs	r2, #1
 800b806:	e7e1      	b.n	800b7cc <_dtoa_r+0x9e4>
 800b808:	9b08      	ldr	r3, [sp, #32]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	db04      	blt.n	800b818 <_dtoa_r+0xa30>
 800b80e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b810:	430b      	orrs	r3, r1
 800b812:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b814:	430b      	orrs	r3, r1
 800b816:	d120      	bne.n	800b85a <_dtoa_r+0xa72>
 800b818:	2a00      	cmp	r2, #0
 800b81a:	dded      	ble.n	800b7f8 <_dtoa_r+0xa10>
 800b81c:	4649      	mov	r1, r9
 800b81e:	2201      	movs	r2, #1
 800b820:	4658      	mov	r0, fp
 800b822:	f000 fe93 	bl	800c54c <__lshift>
 800b826:	4621      	mov	r1, r4
 800b828:	4681      	mov	r9, r0
 800b82a:	f000 fefb 	bl	800c624 <__mcmp>
 800b82e:	2800      	cmp	r0, #0
 800b830:	dc03      	bgt.n	800b83a <_dtoa_r+0xa52>
 800b832:	d1e1      	bne.n	800b7f8 <_dtoa_r+0xa10>
 800b834:	f018 0f01 	tst.w	r8, #1
 800b838:	d0de      	beq.n	800b7f8 <_dtoa_r+0xa10>
 800b83a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b83e:	d1d8      	bne.n	800b7f2 <_dtoa_r+0xa0a>
 800b840:	9a00      	ldr	r2, [sp, #0]
 800b842:	2339      	movs	r3, #57	@ 0x39
 800b844:	7013      	strb	r3, [r2, #0]
 800b846:	4633      	mov	r3, r6
 800b848:	461e      	mov	r6, r3
 800b84a:	3b01      	subs	r3, #1
 800b84c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b850:	2a39      	cmp	r2, #57	@ 0x39
 800b852:	d052      	beq.n	800b8fa <_dtoa_r+0xb12>
 800b854:	3201      	adds	r2, #1
 800b856:	701a      	strb	r2, [r3, #0]
 800b858:	e612      	b.n	800b480 <_dtoa_r+0x698>
 800b85a:	2a00      	cmp	r2, #0
 800b85c:	dd07      	ble.n	800b86e <_dtoa_r+0xa86>
 800b85e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b862:	d0ed      	beq.n	800b840 <_dtoa_r+0xa58>
 800b864:	9a00      	ldr	r2, [sp, #0]
 800b866:	f108 0301 	add.w	r3, r8, #1
 800b86a:	7013      	strb	r3, [r2, #0]
 800b86c:	e608      	b.n	800b480 <_dtoa_r+0x698>
 800b86e:	9b07      	ldr	r3, [sp, #28]
 800b870:	9a07      	ldr	r2, [sp, #28]
 800b872:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b878:	4293      	cmp	r3, r2
 800b87a:	d028      	beq.n	800b8ce <_dtoa_r+0xae6>
 800b87c:	4649      	mov	r1, r9
 800b87e:	2300      	movs	r3, #0
 800b880:	220a      	movs	r2, #10
 800b882:	4658      	mov	r0, fp
 800b884:	f000 fc6c 	bl	800c160 <__multadd>
 800b888:	42af      	cmp	r7, r5
 800b88a:	4681      	mov	r9, r0
 800b88c:	f04f 0300 	mov.w	r3, #0
 800b890:	f04f 020a 	mov.w	r2, #10
 800b894:	4639      	mov	r1, r7
 800b896:	4658      	mov	r0, fp
 800b898:	d107      	bne.n	800b8aa <_dtoa_r+0xac2>
 800b89a:	f000 fc61 	bl	800c160 <__multadd>
 800b89e:	4607      	mov	r7, r0
 800b8a0:	4605      	mov	r5, r0
 800b8a2:	9b07      	ldr	r3, [sp, #28]
 800b8a4:	3301      	adds	r3, #1
 800b8a6:	9307      	str	r3, [sp, #28]
 800b8a8:	e774      	b.n	800b794 <_dtoa_r+0x9ac>
 800b8aa:	f000 fc59 	bl	800c160 <__multadd>
 800b8ae:	4629      	mov	r1, r5
 800b8b0:	4607      	mov	r7, r0
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	220a      	movs	r2, #10
 800b8b6:	4658      	mov	r0, fp
 800b8b8:	f000 fc52 	bl	800c160 <__multadd>
 800b8bc:	4605      	mov	r5, r0
 800b8be:	e7f0      	b.n	800b8a2 <_dtoa_r+0xaba>
 800b8c0:	9b00      	ldr	r3, [sp, #0]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	bfcc      	ite	gt
 800b8c6:	461e      	movgt	r6, r3
 800b8c8:	2601      	movle	r6, #1
 800b8ca:	4456      	add	r6, sl
 800b8cc:	2700      	movs	r7, #0
 800b8ce:	4649      	mov	r1, r9
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	4658      	mov	r0, fp
 800b8d4:	f000 fe3a 	bl	800c54c <__lshift>
 800b8d8:	4621      	mov	r1, r4
 800b8da:	4681      	mov	r9, r0
 800b8dc:	f000 fea2 	bl	800c624 <__mcmp>
 800b8e0:	2800      	cmp	r0, #0
 800b8e2:	dcb0      	bgt.n	800b846 <_dtoa_r+0xa5e>
 800b8e4:	d102      	bne.n	800b8ec <_dtoa_r+0xb04>
 800b8e6:	f018 0f01 	tst.w	r8, #1
 800b8ea:	d1ac      	bne.n	800b846 <_dtoa_r+0xa5e>
 800b8ec:	4633      	mov	r3, r6
 800b8ee:	461e      	mov	r6, r3
 800b8f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8f4:	2a30      	cmp	r2, #48	@ 0x30
 800b8f6:	d0fa      	beq.n	800b8ee <_dtoa_r+0xb06>
 800b8f8:	e5c2      	b.n	800b480 <_dtoa_r+0x698>
 800b8fa:	459a      	cmp	sl, r3
 800b8fc:	d1a4      	bne.n	800b848 <_dtoa_r+0xa60>
 800b8fe:	9b04      	ldr	r3, [sp, #16]
 800b900:	3301      	adds	r3, #1
 800b902:	9304      	str	r3, [sp, #16]
 800b904:	2331      	movs	r3, #49	@ 0x31
 800b906:	f88a 3000 	strb.w	r3, [sl]
 800b90a:	e5b9      	b.n	800b480 <_dtoa_r+0x698>
 800b90c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b90e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b96c <_dtoa_r+0xb84>
 800b912:	b11b      	cbz	r3, 800b91c <_dtoa_r+0xb34>
 800b914:	f10a 0308 	add.w	r3, sl, #8
 800b918:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b91a:	6013      	str	r3, [r2, #0]
 800b91c:	4650      	mov	r0, sl
 800b91e:	b019      	add	sp, #100	@ 0x64
 800b920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b926:	2b01      	cmp	r3, #1
 800b928:	f77f ae37 	ble.w	800b59a <_dtoa_r+0x7b2>
 800b92c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b92e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b930:	2001      	movs	r0, #1
 800b932:	e655      	b.n	800b5e0 <_dtoa_r+0x7f8>
 800b934:	9b00      	ldr	r3, [sp, #0]
 800b936:	2b00      	cmp	r3, #0
 800b938:	f77f aed6 	ble.w	800b6e8 <_dtoa_r+0x900>
 800b93c:	4656      	mov	r6, sl
 800b93e:	4621      	mov	r1, r4
 800b940:	4648      	mov	r0, r9
 800b942:	f7ff f9c9 	bl	800acd8 <quorem>
 800b946:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b94a:	f806 8b01 	strb.w	r8, [r6], #1
 800b94e:	9b00      	ldr	r3, [sp, #0]
 800b950:	eba6 020a 	sub.w	r2, r6, sl
 800b954:	4293      	cmp	r3, r2
 800b956:	ddb3      	ble.n	800b8c0 <_dtoa_r+0xad8>
 800b958:	4649      	mov	r1, r9
 800b95a:	2300      	movs	r3, #0
 800b95c:	220a      	movs	r2, #10
 800b95e:	4658      	mov	r0, fp
 800b960:	f000 fbfe 	bl	800c160 <__multadd>
 800b964:	4681      	mov	r9, r0
 800b966:	e7ea      	b.n	800b93e <_dtoa_r+0xb56>
 800b968:	0800d923 	.word	0x0800d923
 800b96c:	0800d8be 	.word	0x0800d8be

0800b970 <_free_r>:
 800b970:	b538      	push	{r3, r4, r5, lr}
 800b972:	4605      	mov	r5, r0
 800b974:	2900      	cmp	r1, #0
 800b976:	d041      	beq.n	800b9fc <_free_r+0x8c>
 800b978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b97c:	1f0c      	subs	r4, r1, #4
 800b97e:	2b00      	cmp	r3, #0
 800b980:	bfb8      	it	lt
 800b982:	18e4      	addlt	r4, r4, r3
 800b984:	f7fd f946 	bl	8008c14 <__malloc_lock>
 800b988:	4a1d      	ldr	r2, [pc, #116]	@ (800ba00 <_free_r+0x90>)
 800b98a:	6813      	ldr	r3, [r2, #0]
 800b98c:	b933      	cbnz	r3, 800b99c <_free_r+0x2c>
 800b98e:	6063      	str	r3, [r4, #4]
 800b990:	6014      	str	r4, [r2, #0]
 800b992:	4628      	mov	r0, r5
 800b994:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b998:	f7fd b942 	b.w	8008c20 <__malloc_unlock>
 800b99c:	42a3      	cmp	r3, r4
 800b99e:	d908      	bls.n	800b9b2 <_free_r+0x42>
 800b9a0:	6820      	ldr	r0, [r4, #0]
 800b9a2:	1821      	adds	r1, r4, r0
 800b9a4:	428b      	cmp	r3, r1
 800b9a6:	bf01      	itttt	eq
 800b9a8:	6819      	ldreq	r1, [r3, #0]
 800b9aa:	685b      	ldreq	r3, [r3, #4]
 800b9ac:	1809      	addeq	r1, r1, r0
 800b9ae:	6021      	streq	r1, [r4, #0]
 800b9b0:	e7ed      	b.n	800b98e <_free_r+0x1e>
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	685b      	ldr	r3, [r3, #4]
 800b9b6:	b10b      	cbz	r3, 800b9bc <_free_r+0x4c>
 800b9b8:	42a3      	cmp	r3, r4
 800b9ba:	d9fa      	bls.n	800b9b2 <_free_r+0x42>
 800b9bc:	6811      	ldr	r1, [r2, #0]
 800b9be:	1850      	adds	r0, r2, r1
 800b9c0:	42a0      	cmp	r0, r4
 800b9c2:	d10b      	bne.n	800b9dc <_free_r+0x6c>
 800b9c4:	6820      	ldr	r0, [r4, #0]
 800b9c6:	4401      	add	r1, r0
 800b9c8:	1850      	adds	r0, r2, r1
 800b9ca:	4283      	cmp	r3, r0
 800b9cc:	6011      	str	r1, [r2, #0]
 800b9ce:	d1e0      	bne.n	800b992 <_free_r+0x22>
 800b9d0:	6818      	ldr	r0, [r3, #0]
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	6053      	str	r3, [r2, #4]
 800b9d6:	4408      	add	r0, r1
 800b9d8:	6010      	str	r0, [r2, #0]
 800b9da:	e7da      	b.n	800b992 <_free_r+0x22>
 800b9dc:	d902      	bls.n	800b9e4 <_free_r+0x74>
 800b9de:	230c      	movs	r3, #12
 800b9e0:	602b      	str	r3, [r5, #0]
 800b9e2:	e7d6      	b.n	800b992 <_free_r+0x22>
 800b9e4:	6820      	ldr	r0, [r4, #0]
 800b9e6:	1821      	adds	r1, r4, r0
 800b9e8:	428b      	cmp	r3, r1
 800b9ea:	bf04      	itt	eq
 800b9ec:	6819      	ldreq	r1, [r3, #0]
 800b9ee:	685b      	ldreq	r3, [r3, #4]
 800b9f0:	6063      	str	r3, [r4, #4]
 800b9f2:	bf04      	itt	eq
 800b9f4:	1809      	addeq	r1, r1, r0
 800b9f6:	6021      	streq	r1, [r4, #0]
 800b9f8:	6054      	str	r4, [r2, #4]
 800b9fa:	e7ca      	b.n	800b992 <_free_r+0x22>
 800b9fc:	bd38      	pop	{r3, r4, r5, pc}
 800b9fe:	bf00      	nop
 800ba00:	2000069c 	.word	0x2000069c

0800ba04 <rshift>:
 800ba04:	6903      	ldr	r3, [r0, #16]
 800ba06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba12:	f100 0414 	add.w	r4, r0, #20
 800ba16:	dd45      	ble.n	800baa4 <rshift+0xa0>
 800ba18:	f011 011f 	ands.w	r1, r1, #31
 800ba1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba24:	d10c      	bne.n	800ba40 <rshift+0x3c>
 800ba26:	f100 0710 	add.w	r7, r0, #16
 800ba2a:	4629      	mov	r1, r5
 800ba2c:	42b1      	cmp	r1, r6
 800ba2e:	d334      	bcc.n	800ba9a <rshift+0x96>
 800ba30:	1a9b      	subs	r3, r3, r2
 800ba32:	009b      	lsls	r3, r3, #2
 800ba34:	1eea      	subs	r2, r5, #3
 800ba36:	4296      	cmp	r6, r2
 800ba38:	bf38      	it	cc
 800ba3a:	2300      	movcc	r3, #0
 800ba3c:	4423      	add	r3, r4
 800ba3e:	e015      	b.n	800ba6c <rshift+0x68>
 800ba40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba44:	f1c1 0820 	rsb	r8, r1, #32
 800ba48:	40cf      	lsrs	r7, r1
 800ba4a:	f105 0e04 	add.w	lr, r5, #4
 800ba4e:	46a1      	mov	r9, r4
 800ba50:	4576      	cmp	r6, lr
 800ba52:	46f4      	mov	ip, lr
 800ba54:	d815      	bhi.n	800ba82 <rshift+0x7e>
 800ba56:	1a9a      	subs	r2, r3, r2
 800ba58:	0092      	lsls	r2, r2, #2
 800ba5a:	3a04      	subs	r2, #4
 800ba5c:	3501      	adds	r5, #1
 800ba5e:	42ae      	cmp	r6, r5
 800ba60:	bf38      	it	cc
 800ba62:	2200      	movcc	r2, #0
 800ba64:	18a3      	adds	r3, r4, r2
 800ba66:	50a7      	str	r7, [r4, r2]
 800ba68:	b107      	cbz	r7, 800ba6c <rshift+0x68>
 800ba6a:	3304      	adds	r3, #4
 800ba6c:	1b1a      	subs	r2, r3, r4
 800ba6e:	42a3      	cmp	r3, r4
 800ba70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba74:	bf08      	it	eq
 800ba76:	2300      	moveq	r3, #0
 800ba78:	6102      	str	r2, [r0, #16]
 800ba7a:	bf08      	it	eq
 800ba7c:	6143      	streq	r3, [r0, #20]
 800ba7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba82:	f8dc c000 	ldr.w	ip, [ip]
 800ba86:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba8a:	ea4c 0707 	orr.w	r7, ip, r7
 800ba8e:	f849 7b04 	str.w	r7, [r9], #4
 800ba92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba96:	40cf      	lsrs	r7, r1
 800ba98:	e7da      	b.n	800ba50 <rshift+0x4c>
 800ba9a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ba9e:	f847 cf04 	str.w	ip, [r7, #4]!
 800baa2:	e7c3      	b.n	800ba2c <rshift+0x28>
 800baa4:	4623      	mov	r3, r4
 800baa6:	e7e1      	b.n	800ba6c <rshift+0x68>

0800baa8 <__hexdig_fun>:
 800baa8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800baac:	2b09      	cmp	r3, #9
 800baae:	d802      	bhi.n	800bab6 <__hexdig_fun+0xe>
 800bab0:	3820      	subs	r0, #32
 800bab2:	b2c0      	uxtb	r0, r0
 800bab4:	4770      	bx	lr
 800bab6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800baba:	2b05      	cmp	r3, #5
 800babc:	d801      	bhi.n	800bac2 <__hexdig_fun+0x1a>
 800babe:	3847      	subs	r0, #71	@ 0x47
 800bac0:	e7f7      	b.n	800bab2 <__hexdig_fun+0xa>
 800bac2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bac6:	2b05      	cmp	r3, #5
 800bac8:	d801      	bhi.n	800bace <__hexdig_fun+0x26>
 800baca:	3827      	subs	r0, #39	@ 0x27
 800bacc:	e7f1      	b.n	800bab2 <__hexdig_fun+0xa>
 800bace:	2000      	movs	r0, #0
 800bad0:	4770      	bx	lr
	...

0800bad4 <__gethex>:
 800bad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad8:	b085      	sub	sp, #20
 800bada:	468a      	mov	sl, r1
 800badc:	9302      	str	r3, [sp, #8]
 800bade:	680b      	ldr	r3, [r1, #0]
 800bae0:	9001      	str	r0, [sp, #4]
 800bae2:	4690      	mov	r8, r2
 800bae4:	1c9c      	adds	r4, r3, #2
 800bae6:	46a1      	mov	r9, r4
 800bae8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800baec:	2830      	cmp	r0, #48	@ 0x30
 800baee:	d0fa      	beq.n	800bae6 <__gethex+0x12>
 800baf0:	eba9 0303 	sub.w	r3, r9, r3
 800baf4:	f1a3 0b02 	sub.w	fp, r3, #2
 800baf8:	f7ff ffd6 	bl	800baa8 <__hexdig_fun>
 800bafc:	4605      	mov	r5, r0
 800bafe:	2800      	cmp	r0, #0
 800bb00:	d168      	bne.n	800bbd4 <__gethex+0x100>
 800bb02:	49a0      	ldr	r1, [pc, #640]	@ (800bd84 <__gethex+0x2b0>)
 800bb04:	2201      	movs	r2, #1
 800bb06:	4648      	mov	r0, r9
 800bb08:	f7fe ffb5 	bl	800aa76 <strncmp>
 800bb0c:	4607      	mov	r7, r0
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	d167      	bne.n	800bbe2 <__gethex+0x10e>
 800bb12:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bb16:	4626      	mov	r6, r4
 800bb18:	f7ff ffc6 	bl	800baa8 <__hexdig_fun>
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	d062      	beq.n	800bbe6 <__gethex+0x112>
 800bb20:	4623      	mov	r3, r4
 800bb22:	7818      	ldrb	r0, [r3, #0]
 800bb24:	2830      	cmp	r0, #48	@ 0x30
 800bb26:	4699      	mov	r9, r3
 800bb28:	f103 0301 	add.w	r3, r3, #1
 800bb2c:	d0f9      	beq.n	800bb22 <__gethex+0x4e>
 800bb2e:	f7ff ffbb 	bl	800baa8 <__hexdig_fun>
 800bb32:	fab0 f580 	clz	r5, r0
 800bb36:	096d      	lsrs	r5, r5, #5
 800bb38:	f04f 0b01 	mov.w	fp, #1
 800bb3c:	464a      	mov	r2, r9
 800bb3e:	4616      	mov	r6, r2
 800bb40:	3201      	adds	r2, #1
 800bb42:	7830      	ldrb	r0, [r6, #0]
 800bb44:	f7ff ffb0 	bl	800baa8 <__hexdig_fun>
 800bb48:	2800      	cmp	r0, #0
 800bb4a:	d1f8      	bne.n	800bb3e <__gethex+0x6a>
 800bb4c:	498d      	ldr	r1, [pc, #564]	@ (800bd84 <__gethex+0x2b0>)
 800bb4e:	2201      	movs	r2, #1
 800bb50:	4630      	mov	r0, r6
 800bb52:	f7fe ff90 	bl	800aa76 <strncmp>
 800bb56:	2800      	cmp	r0, #0
 800bb58:	d13f      	bne.n	800bbda <__gethex+0x106>
 800bb5a:	b944      	cbnz	r4, 800bb6e <__gethex+0x9a>
 800bb5c:	1c74      	adds	r4, r6, #1
 800bb5e:	4622      	mov	r2, r4
 800bb60:	4616      	mov	r6, r2
 800bb62:	3201      	adds	r2, #1
 800bb64:	7830      	ldrb	r0, [r6, #0]
 800bb66:	f7ff ff9f 	bl	800baa8 <__hexdig_fun>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	d1f8      	bne.n	800bb60 <__gethex+0x8c>
 800bb6e:	1ba4      	subs	r4, r4, r6
 800bb70:	00a7      	lsls	r7, r4, #2
 800bb72:	7833      	ldrb	r3, [r6, #0]
 800bb74:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bb78:	2b50      	cmp	r3, #80	@ 0x50
 800bb7a:	d13e      	bne.n	800bbfa <__gethex+0x126>
 800bb7c:	7873      	ldrb	r3, [r6, #1]
 800bb7e:	2b2b      	cmp	r3, #43	@ 0x2b
 800bb80:	d033      	beq.n	800bbea <__gethex+0x116>
 800bb82:	2b2d      	cmp	r3, #45	@ 0x2d
 800bb84:	d034      	beq.n	800bbf0 <__gethex+0x11c>
 800bb86:	1c71      	adds	r1, r6, #1
 800bb88:	2400      	movs	r4, #0
 800bb8a:	7808      	ldrb	r0, [r1, #0]
 800bb8c:	f7ff ff8c 	bl	800baa8 <__hexdig_fun>
 800bb90:	1e43      	subs	r3, r0, #1
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	2b18      	cmp	r3, #24
 800bb96:	d830      	bhi.n	800bbfa <__gethex+0x126>
 800bb98:	f1a0 0210 	sub.w	r2, r0, #16
 800bb9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bba0:	f7ff ff82 	bl	800baa8 <__hexdig_fun>
 800bba4:	f100 3cff 	add.w	ip, r0, #4294967295
 800bba8:	fa5f fc8c 	uxtb.w	ip, ip
 800bbac:	f1bc 0f18 	cmp.w	ip, #24
 800bbb0:	f04f 030a 	mov.w	r3, #10
 800bbb4:	d91e      	bls.n	800bbf4 <__gethex+0x120>
 800bbb6:	b104      	cbz	r4, 800bbba <__gethex+0xe6>
 800bbb8:	4252      	negs	r2, r2
 800bbba:	4417      	add	r7, r2
 800bbbc:	f8ca 1000 	str.w	r1, [sl]
 800bbc0:	b1ed      	cbz	r5, 800bbfe <__gethex+0x12a>
 800bbc2:	f1bb 0f00 	cmp.w	fp, #0
 800bbc6:	bf0c      	ite	eq
 800bbc8:	2506      	moveq	r5, #6
 800bbca:	2500      	movne	r5, #0
 800bbcc:	4628      	mov	r0, r5
 800bbce:	b005      	add	sp, #20
 800bbd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd4:	2500      	movs	r5, #0
 800bbd6:	462c      	mov	r4, r5
 800bbd8:	e7b0      	b.n	800bb3c <__gethex+0x68>
 800bbda:	2c00      	cmp	r4, #0
 800bbdc:	d1c7      	bne.n	800bb6e <__gethex+0x9a>
 800bbde:	4627      	mov	r7, r4
 800bbe0:	e7c7      	b.n	800bb72 <__gethex+0x9e>
 800bbe2:	464e      	mov	r6, r9
 800bbe4:	462f      	mov	r7, r5
 800bbe6:	2501      	movs	r5, #1
 800bbe8:	e7c3      	b.n	800bb72 <__gethex+0x9e>
 800bbea:	2400      	movs	r4, #0
 800bbec:	1cb1      	adds	r1, r6, #2
 800bbee:	e7cc      	b.n	800bb8a <__gethex+0xb6>
 800bbf0:	2401      	movs	r4, #1
 800bbf2:	e7fb      	b.n	800bbec <__gethex+0x118>
 800bbf4:	fb03 0002 	mla	r0, r3, r2, r0
 800bbf8:	e7ce      	b.n	800bb98 <__gethex+0xc4>
 800bbfa:	4631      	mov	r1, r6
 800bbfc:	e7de      	b.n	800bbbc <__gethex+0xe8>
 800bbfe:	eba6 0309 	sub.w	r3, r6, r9
 800bc02:	3b01      	subs	r3, #1
 800bc04:	4629      	mov	r1, r5
 800bc06:	2b07      	cmp	r3, #7
 800bc08:	dc0a      	bgt.n	800bc20 <__gethex+0x14c>
 800bc0a:	9801      	ldr	r0, [sp, #4]
 800bc0c:	f000 fa46 	bl	800c09c <_Balloc>
 800bc10:	4604      	mov	r4, r0
 800bc12:	b940      	cbnz	r0, 800bc26 <__gethex+0x152>
 800bc14:	4b5c      	ldr	r3, [pc, #368]	@ (800bd88 <__gethex+0x2b4>)
 800bc16:	4602      	mov	r2, r0
 800bc18:	21e4      	movs	r1, #228	@ 0xe4
 800bc1a:	485c      	ldr	r0, [pc, #368]	@ (800bd8c <__gethex+0x2b8>)
 800bc1c:	f7ff f83e 	bl	800ac9c <__assert_func>
 800bc20:	3101      	adds	r1, #1
 800bc22:	105b      	asrs	r3, r3, #1
 800bc24:	e7ef      	b.n	800bc06 <__gethex+0x132>
 800bc26:	f100 0a14 	add.w	sl, r0, #20
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	4655      	mov	r5, sl
 800bc2e:	469b      	mov	fp, r3
 800bc30:	45b1      	cmp	r9, r6
 800bc32:	d337      	bcc.n	800bca4 <__gethex+0x1d0>
 800bc34:	f845 bb04 	str.w	fp, [r5], #4
 800bc38:	eba5 050a 	sub.w	r5, r5, sl
 800bc3c:	10ad      	asrs	r5, r5, #2
 800bc3e:	6125      	str	r5, [r4, #16]
 800bc40:	4658      	mov	r0, fp
 800bc42:	f000 fb1d 	bl	800c280 <__hi0bits>
 800bc46:	016d      	lsls	r5, r5, #5
 800bc48:	f8d8 6000 	ldr.w	r6, [r8]
 800bc4c:	1a2d      	subs	r5, r5, r0
 800bc4e:	42b5      	cmp	r5, r6
 800bc50:	dd54      	ble.n	800bcfc <__gethex+0x228>
 800bc52:	1bad      	subs	r5, r5, r6
 800bc54:	4629      	mov	r1, r5
 800bc56:	4620      	mov	r0, r4
 800bc58:	f000 feb1 	bl	800c9be <__any_on>
 800bc5c:	4681      	mov	r9, r0
 800bc5e:	b178      	cbz	r0, 800bc80 <__gethex+0x1ac>
 800bc60:	1e6b      	subs	r3, r5, #1
 800bc62:	1159      	asrs	r1, r3, #5
 800bc64:	f003 021f 	and.w	r2, r3, #31
 800bc68:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bc6c:	f04f 0901 	mov.w	r9, #1
 800bc70:	fa09 f202 	lsl.w	r2, r9, r2
 800bc74:	420a      	tst	r2, r1
 800bc76:	d003      	beq.n	800bc80 <__gethex+0x1ac>
 800bc78:	454b      	cmp	r3, r9
 800bc7a:	dc36      	bgt.n	800bcea <__gethex+0x216>
 800bc7c:	f04f 0902 	mov.w	r9, #2
 800bc80:	4629      	mov	r1, r5
 800bc82:	4620      	mov	r0, r4
 800bc84:	f7ff febe 	bl	800ba04 <rshift>
 800bc88:	442f      	add	r7, r5
 800bc8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc8e:	42bb      	cmp	r3, r7
 800bc90:	da42      	bge.n	800bd18 <__gethex+0x244>
 800bc92:	9801      	ldr	r0, [sp, #4]
 800bc94:	4621      	mov	r1, r4
 800bc96:	f000 fa41 	bl	800c11c <_Bfree>
 800bc9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	6013      	str	r3, [r2, #0]
 800bca0:	25a3      	movs	r5, #163	@ 0xa3
 800bca2:	e793      	b.n	800bbcc <__gethex+0xf8>
 800bca4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bca8:	2a2e      	cmp	r2, #46	@ 0x2e
 800bcaa:	d012      	beq.n	800bcd2 <__gethex+0x1fe>
 800bcac:	2b20      	cmp	r3, #32
 800bcae:	d104      	bne.n	800bcba <__gethex+0x1e6>
 800bcb0:	f845 bb04 	str.w	fp, [r5], #4
 800bcb4:	f04f 0b00 	mov.w	fp, #0
 800bcb8:	465b      	mov	r3, fp
 800bcba:	7830      	ldrb	r0, [r6, #0]
 800bcbc:	9303      	str	r3, [sp, #12]
 800bcbe:	f7ff fef3 	bl	800baa8 <__hexdig_fun>
 800bcc2:	9b03      	ldr	r3, [sp, #12]
 800bcc4:	f000 000f 	and.w	r0, r0, #15
 800bcc8:	4098      	lsls	r0, r3
 800bcca:	ea4b 0b00 	orr.w	fp, fp, r0
 800bcce:	3304      	adds	r3, #4
 800bcd0:	e7ae      	b.n	800bc30 <__gethex+0x15c>
 800bcd2:	45b1      	cmp	r9, r6
 800bcd4:	d8ea      	bhi.n	800bcac <__gethex+0x1d8>
 800bcd6:	492b      	ldr	r1, [pc, #172]	@ (800bd84 <__gethex+0x2b0>)
 800bcd8:	9303      	str	r3, [sp, #12]
 800bcda:	2201      	movs	r2, #1
 800bcdc:	4630      	mov	r0, r6
 800bcde:	f7fe feca 	bl	800aa76 <strncmp>
 800bce2:	9b03      	ldr	r3, [sp, #12]
 800bce4:	2800      	cmp	r0, #0
 800bce6:	d1e1      	bne.n	800bcac <__gethex+0x1d8>
 800bce8:	e7a2      	b.n	800bc30 <__gethex+0x15c>
 800bcea:	1ea9      	subs	r1, r5, #2
 800bcec:	4620      	mov	r0, r4
 800bcee:	f000 fe66 	bl	800c9be <__any_on>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	d0c2      	beq.n	800bc7c <__gethex+0x1a8>
 800bcf6:	f04f 0903 	mov.w	r9, #3
 800bcfa:	e7c1      	b.n	800bc80 <__gethex+0x1ac>
 800bcfc:	da09      	bge.n	800bd12 <__gethex+0x23e>
 800bcfe:	1b75      	subs	r5, r6, r5
 800bd00:	4621      	mov	r1, r4
 800bd02:	9801      	ldr	r0, [sp, #4]
 800bd04:	462a      	mov	r2, r5
 800bd06:	f000 fc21 	bl	800c54c <__lshift>
 800bd0a:	1b7f      	subs	r7, r7, r5
 800bd0c:	4604      	mov	r4, r0
 800bd0e:	f100 0a14 	add.w	sl, r0, #20
 800bd12:	f04f 0900 	mov.w	r9, #0
 800bd16:	e7b8      	b.n	800bc8a <__gethex+0x1b6>
 800bd18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd1c:	42bd      	cmp	r5, r7
 800bd1e:	dd6f      	ble.n	800be00 <__gethex+0x32c>
 800bd20:	1bed      	subs	r5, r5, r7
 800bd22:	42ae      	cmp	r6, r5
 800bd24:	dc34      	bgt.n	800bd90 <__gethex+0x2bc>
 800bd26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd2a:	2b02      	cmp	r3, #2
 800bd2c:	d022      	beq.n	800bd74 <__gethex+0x2a0>
 800bd2e:	2b03      	cmp	r3, #3
 800bd30:	d024      	beq.n	800bd7c <__gethex+0x2a8>
 800bd32:	2b01      	cmp	r3, #1
 800bd34:	d115      	bne.n	800bd62 <__gethex+0x28e>
 800bd36:	42ae      	cmp	r6, r5
 800bd38:	d113      	bne.n	800bd62 <__gethex+0x28e>
 800bd3a:	2e01      	cmp	r6, #1
 800bd3c:	d10b      	bne.n	800bd56 <__gethex+0x282>
 800bd3e:	9a02      	ldr	r2, [sp, #8]
 800bd40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd44:	6013      	str	r3, [r2, #0]
 800bd46:	2301      	movs	r3, #1
 800bd48:	6123      	str	r3, [r4, #16]
 800bd4a:	f8ca 3000 	str.w	r3, [sl]
 800bd4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd50:	2562      	movs	r5, #98	@ 0x62
 800bd52:	601c      	str	r4, [r3, #0]
 800bd54:	e73a      	b.n	800bbcc <__gethex+0xf8>
 800bd56:	1e71      	subs	r1, r6, #1
 800bd58:	4620      	mov	r0, r4
 800bd5a:	f000 fe30 	bl	800c9be <__any_on>
 800bd5e:	2800      	cmp	r0, #0
 800bd60:	d1ed      	bne.n	800bd3e <__gethex+0x26a>
 800bd62:	9801      	ldr	r0, [sp, #4]
 800bd64:	4621      	mov	r1, r4
 800bd66:	f000 f9d9 	bl	800c11c <_Bfree>
 800bd6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6013      	str	r3, [r2, #0]
 800bd70:	2550      	movs	r5, #80	@ 0x50
 800bd72:	e72b      	b.n	800bbcc <__gethex+0xf8>
 800bd74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1f3      	bne.n	800bd62 <__gethex+0x28e>
 800bd7a:	e7e0      	b.n	800bd3e <__gethex+0x26a>
 800bd7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d1dd      	bne.n	800bd3e <__gethex+0x26a>
 800bd82:	e7ee      	b.n	800bd62 <__gethex+0x28e>
 800bd84:	0800d77c 	.word	0x0800d77c
 800bd88:	0800d923 	.word	0x0800d923
 800bd8c:	0800d934 	.word	0x0800d934
 800bd90:	1e6f      	subs	r7, r5, #1
 800bd92:	f1b9 0f00 	cmp.w	r9, #0
 800bd96:	d130      	bne.n	800bdfa <__gethex+0x326>
 800bd98:	b127      	cbz	r7, 800bda4 <__gethex+0x2d0>
 800bd9a:	4639      	mov	r1, r7
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	f000 fe0e 	bl	800c9be <__any_on>
 800bda2:	4681      	mov	r9, r0
 800bda4:	117a      	asrs	r2, r7, #5
 800bda6:	2301      	movs	r3, #1
 800bda8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bdac:	f007 071f 	and.w	r7, r7, #31
 800bdb0:	40bb      	lsls	r3, r7
 800bdb2:	4213      	tst	r3, r2
 800bdb4:	4629      	mov	r1, r5
 800bdb6:	4620      	mov	r0, r4
 800bdb8:	bf18      	it	ne
 800bdba:	f049 0902 	orrne.w	r9, r9, #2
 800bdbe:	f7ff fe21 	bl	800ba04 <rshift>
 800bdc2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bdc6:	1b76      	subs	r6, r6, r5
 800bdc8:	2502      	movs	r5, #2
 800bdca:	f1b9 0f00 	cmp.w	r9, #0
 800bdce:	d047      	beq.n	800be60 <__gethex+0x38c>
 800bdd0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bdd4:	2b02      	cmp	r3, #2
 800bdd6:	d015      	beq.n	800be04 <__gethex+0x330>
 800bdd8:	2b03      	cmp	r3, #3
 800bdda:	d017      	beq.n	800be0c <__gethex+0x338>
 800bddc:	2b01      	cmp	r3, #1
 800bdde:	d109      	bne.n	800bdf4 <__gethex+0x320>
 800bde0:	f019 0f02 	tst.w	r9, #2
 800bde4:	d006      	beq.n	800bdf4 <__gethex+0x320>
 800bde6:	f8da 3000 	ldr.w	r3, [sl]
 800bdea:	ea49 0903 	orr.w	r9, r9, r3
 800bdee:	f019 0f01 	tst.w	r9, #1
 800bdf2:	d10e      	bne.n	800be12 <__gethex+0x33e>
 800bdf4:	f045 0510 	orr.w	r5, r5, #16
 800bdf8:	e032      	b.n	800be60 <__gethex+0x38c>
 800bdfa:	f04f 0901 	mov.w	r9, #1
 800bdfe:	e7d1      	b.n	800bda4 <__gethex+0x2d0>
 800be00:	2501      	movs	r5, #1
 800be02:	e7e2      	b.n	800bdca <__gethex+0x2f6>
 800be04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be06:	f1c3 0301 	rsb	r3, r3, #1
 800be0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d0f0      	beq.n	800bdf4 <__gethex+0x320>
 800be12:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be16:	f104 0314 	add.w	r3, r4, #20
 800be1a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be1e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be22:	f04f 0c00 	mov.w	ip, #0
 800be26:	4618      	mov	r0, r3
 800be28:	f853 2b04 	ldr.w	r2, [r3], #4
 800be2c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be30:	d01b      	beq.n	800be6a <__gethex+0x396>
 800be32:	3201      	adds	r2, #1
 800be34:	6002      	str	r2, [r0, #0]
 800be36:	2d02      	cmp	r5, #2
 800be38:	f104 0314 	add.w	r3, r4, #20
 800be3c:	d13c      	bne.n	800beb8 <__gethex+0x3e4>
 800be3e:	f8d8 2000 	ldr.w	r2, [r8]
 800be42:	3a01      	subs	r2, #1
 800be44:	42b2      	cmp	r2, r6
 800be46:	d109      	bne.n	800be5c <__gethex+0x388>
 800be48:	1171      	asrs	r1, r6, #5
 800be4a:	2201      	movs	r2, #1
 800be4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be50:	f006 061f 	and.w	r6, r6, #31
 800be54:	fa02 f606 	lsl.w	r6, r2, r6
 800be58:	421e      	tst	r6, r3
 800be5a:	d13a      	bne.n	800bed2 <__gethex+0x3fe>
 800be5c:	f045 0520 	orr.w	r5, r5, #32
 800be60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be62:	601c      	str	r4, [r3, #0]
 800be64:	9b02      	ldr	r3, [sp, #8]
 800be66:	601f      	str	r7, [r3, #0]
 800be68:	e6b0      	b.n	800bbcc <__gethex+0xf8>
 800be6a:	4299      	cmp	r1, r3
 800be6c:	f843 cc04 	str.w	ip, [r3, #-4]
 800be70:	d8d9      	bhi.n	800be26 <__gethex+0x352>
 800be72:	68a3      	ldr	r3, [r4, #8]
 800be74:	459b      	cmp	fp, r3
 800be76:	db17      	blt.n	800bea8 <__gethex+0x3d4>
 800be78:	6861      	ldr	r1, [r4, #4]
 800be7a:	9801      	ldr	r0, [sp, #4]
 800be7c:	3101      	adds	r1, #1
 800be7e:	f000 f90d 	bl	800c09c <_Balloc>
 800be82:	4681      	mov	r9, r0
 800be84:	b918      	cbnz	r0, 800be8e <__gethex+0x3ba>
 800be86:	4b1a      	ldr	r3, [pc, #104]	@ (800bef0 <__gethex+0x41c>)
 800be88:	4602      	mov	r2, r0
 800be8a:	2184      	movs	r1, #132	@ 0x84
 800be8c:	e6c5      	b.n	800bc1a <__gethex+0x146>
 800be8e:	6922      	ldr	r2, [r4, #16]
 800be90:	3202      	adds	r2, #2
 800be92:	f104 010c 	add.w	r1, r4, #12
 800be96:	0092      	lsls	r2, r2, #2
 800be98:	300c      	adds	r0, #12
 800be9a:	f7fe fee2 	bl	800ac62 <memcpy>
 800be9e:	4621      	mov	r1, r4
 800bea0:	9801      	ldr	r0, [sp, #4]
 800bea2:	f000 f93b 	bl	800c11c <_Bfree>
 800bea6:	464c      	mov	r4, r9
 800bea8:	6923      	ldr	r3, [r4, #16]
 800beaa:	1c5a      	adds	r2, r3, #1
 800beac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800beb0:	6122      	str	r2, [r4, #16]
 800beb2:	2201      	movs	r2, #1
 800beb4:	615a      	str	r2, [r3, #20]
 800beb6:	e7be      	b.n	800be36 <__gethex+0x362>
 800beb8:	6922      	ldr	r2, [r4, #16]
 800beba:	455a      	cmp	r2, fp
 800bebc:	dd0b      	ble.n	800bed6 <__gethex+0x402>
 800bebe:	2101      	movs	r1, #1
 800bec0:	4620      	mov	r0, r4
 800bec2:	f7ff fd9f 	bl	800ba04 <rshift>
 800bec6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800beca:	3701      	adds	r7, #1
 800becc:	42bb      	cmp	r3, r7
 800bece:	f6ff aee0 	blt.w	800bc92 <__gethex+0x1be>
 800bed2:	2501      	movs	r5, #1
 800bed4:	e7c2      	b.n	800be5c <__gethex+0x388>
 800bed6:	f016 061f 	ands.w	r6, r6, #31
 800beda:	d0fa      	beq.n	800bed2 <__gethex+0x3fe>
 800bedc:	4453      	add	r3, sl
 800bede:	f1c6 0620 	rsb	r6, r6, #32
 800bee2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bee6:	f000 f9cb 	bl	800c280 <__hi0bits>
 800beea:	42b0      	cmp	r0, r6
 800beec:	dbe7      	blt.n	800bebe <__gethex+0x3ea>
 800beee:	e7f0      	b.n	800bed2 <__gethex+0x3fe>
 800bef0:	0800d923 	.word	0x0800d923

0800bef4 <L_shift>:
 800bef4:	f1c2 0208 	rsb	r2, r2, #8
 800bef8:	0092      	lsls	r2, r2, #2
 800befa:	b570      	push	{r4, r5, r6, lr}
 800befc:	f1c2 0620 	rsb	r6, r2, #32
 800bf00:	6843      	ldr	r3, [r0, #4]
 800bf02:	6804      	ldr	r4, [r0, #0]
 800bf04:	fa03 f506 	lsl.w	r5, r3, r6
 800bf08:	432c      	orrs	r4, r5
 800bf0a:	40d3      	lsrs	r3, r2
 800bf0c:	6004      	str	r4, [r0, #0]
 800bf0e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf12:	4288      	cmp	r0, r1
 800bf14:	d3f4      	bcc.n	800bf00 <L_shift+0xc>
 800bf16:	bd70      	pop	{r4, r5, r6, pc}

0800bf18 <__match>:
 800bf18:	b530      	push	{r4, r5, lr}
 800bf1a:	6803      	ldr	r3, [r0, #0]
 800bf1c:	3301      	adds	r3, #1
 800bf1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf22:	b914      	cbnz	r4, 800bf2a <__match+0x12>
 800bf24:	6003      	str	r3, [r0, #0]
 800bf26:	2001      	movs	r0, #1
 800bf28:	bd30      	pop	{r4, r5, pc}
 800bf2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf2e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bf32:	2d19      	cmp	r5, #25
 800bf34:	bf98      	it	ls
 800bf36:	3220      	addls	r2, #32
 800bf38:	42a2      	cmp	r2, r4
 800bf3a:	d0f0      	beq.n	800bf1e <__match+0x6>
 800bf3c:	2000      	movs	r0, #0
 800bf3e:	e7f3      	b.n	800bf28 <__match+0x10>

0800bf40 <__hexnan>:
 800bf40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf44:	680b      	ldr	r3, [r1, #0]
 800bf46:	6801      	ldr	r1, [r0, #0]
 800bf48:	115e      	asrs	r6, r3, #5
 800bf4a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf4e:	f013 031f 	ands.w	r3, r3, #31
 800bf52:	b087      	sub	sp, #28
 800bf54:	bf18      	it	ne
 800bf56:	3604      	addne	r6, #4
 800bf58:	2500      	movs	r5, #0
 800bf5a:	1f37      	subs	r7, r6, #4
 800bf5c:	4682      	mov	sl, r0
 800bf5e:	4690      	mov	r8, r2
 800bf60:	9301      	str	r3, [sp, #4]
 800bf62:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf66:	46b9      	mov	r9, r7
 800bf68:	463c      	mov	r4, r7
 800bf6a:	9502      	str	r5, [sp, #8]
 800bf6c:	46ab      	mov	fp, r5
 800bf6e:	784a      	ldrb	r2, [r1, #1]
 800bf70:	1c4b      	adds	r3, r1, #1
 800bf72:	9303      	str	r3, [sp, #12]
 800bf74:	b342      	cbz	r2, 800bfc8 <__hexnan+0x88>
 800bf76:	4610      	mov	r0, r2
 800bf78:	9105      	str	r1, [sp, #20]
 800bf7a:	9204      	str	r2, [sp, #16]
 800bf7c:	f7ff fd94 	bl	800baa8 <__hexdig_fun>
 800bf80:	2800      	cmp	r0, #0
 800bf82:	d151      	bne.n	800c028 <__hexnan+0xe8>
 800bf84:	9a04      	ldr	r2, [sp, #16]
 800bf86:	9905      	ldr	r1, [sp, #20]
 800bf88:	2a20      	cmp	r2, #32
 800bf8a:	d818      	bhi.n	800bfbe <__hexnan+0x7e>
 800bf8c:	9b02      	ldr	r3, [sp, #8]
 800bf8e:	459b      	cmp	fp, r3
 800bf90:	dd13      	ble.n	800bfba <__hexnan+0x7a>
 800bf92:	454c      	cmp	r4, r9
 800bf94:	d206      	bcs.n	800bfa4 <__hexnan+0x64>
 800bf96:	2d07      	cmp	r5, #7
 800bf98:	dc04      	bgt.n	800bfa4 <__hexnan+0x64>
 800bf9a:	462a      	mov	r2, r5
 800bf9c:	4649      	mov	r1, r9
 800bf9e:	4620      	mov	r0, r4
 800bfa0:	f7ff ffa8 	bl	800bef4 <L_shift>
 800bfa4:	4544      	cmp	r4, r8
 800bfa6:	d952      	bls.n	800c04e <__hexnan+0x10e>
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	f1a4 0904 	sub.w	r9, r4, #4
 800bfae:	f844 3c04 	str.w	r3, [r4, #-4]
 800bfb2:	f8cd b008 	str.w	fp, [sp, #8]
 800bfb6:	464c      	mov	r4, r9
 800bfb8:	461d      	mov	r5, r3
 800bfba:	9903      	ldr	r1, [sp, #12]
 800bfbc:	e7d7      	b.n	800bf6e <__hexnan+0x2e>
 800bfbe:	2a29      	cmp	r2, #41	@ 0x29
 800bfc0:	d157      	bne.n	800c072 <__hexnan+0x132>
 800bfc2:	3102      	adds	r1, #2
 800bfc4:	f8ca 1000 	str.w	r1, [sl]
 800bfc8:	f1bb 0f00 	cmp.w	fp, #0
 800bfcc:	d051      	beq.n	800c072 <__hexnan+0x132>
 800bfce:	454c      	cmp	r4, r9
 800bfd0:	d206      	bcs.n	800bfe0 <__hexnan+0xa0>
 800bfd2:	2d07      	cmp	r5, #7
 800bfd4:	dc04      	bgt.n	800bfe0 <__hexnan+0xa0>
 800bfd6:	462a      	mov	r2, r5
 800bfd8:	4649      	mov	r1, r9
 800bfda:	4620      	mov	r0, r4
 800bfdc:	f7ff ff8a 	bl	800bef4 <L_shift>
 800bfe0:	4544      	cmp	r4, r8
 800bfe2:	d936      	bls.n	800c052 <__hexnan+0x112>
 800bfe4:	f1a8 0204 	sub.w	r2, r8, #4
 800bfe8:	4623      	mov	r3, r4
 800bfea:	f853 1b04 	ldr.w	r1, [r3], #4
 800bfee:	f842 1f04 	str.w	r1, [r2, #4]!
 800bff2:	429f      	cmp	r7, r3
 800bff4:	d2f9      	bcs.n	800bfea <__hexnan+0xaa>
 800bff6:	1b3b      	subs	r3, r7, r4
 800bff8:	f023 0303 	bic.w	r3, r3, #3
 800bffc:	3304      	adds	r3, #4
 800bffe:	3401      	adds	r4, #1
 800c000:	3e03      	subs	r6, #3
 800c002:	42b4      	cmp	r4, r6
 800c004:	bf88      	it	hi
 800c006:	2304      	movhi	r3, #4
 800c008:	4443      	add	r3, r8
 800c00a:	2200      	movs	r2, #0
 800c00c:	f843 2b04 	str.w	r2, [r3], #4
 800c010:	429f      	cmp	r7, r3
 800c012:	d2fb      	bcs.n	800c00c <__hexnan+0xcc>
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	b91b      	cbnz	r3, 800c020 <__hexnan+0xe0>
 800c018:	4547      	cmp	r7, r8
 800c01a:	d128      	bne.n	800c06e <__hexnan+0x12e>
 800c01c:	2301      	movs	r3, #1
 800c01e:	603b      	str	r3, [r7, #0]
 800c020:	2005      	movs	r0, #5
 800c022:	b007      	add	sp, #28
 800c024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c028:	3501      	adds	r5, #1
 800c02a:	2d08      	cmp	r5, #8
 800c02c:	f10b 0b01 	add.w	fp, fp, #1
 800c030:	dd06      	ble.n	800c040 <__hexnan+0x100>
 800c032:	4544      	cmp	r4, r8
 800c034:	d9c1      	bls.n	800bfba <__hexnan+0x7a>
 800c036:	2300      	movs	r3, #0
 800c038:	f844 3c04 	str.w	r3, [r4, #-4]
 800c03c:	2501      	movs	r5, #1
 800c03e:	3c04      	subs	r4, #4
 800c040:	6822      	ldr	r2, [r4, #0]
 800c042:	f000 000f 	and.w	r0, r0, #15
 800c046:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c04a:	6020      	str	r0, [r4, #0]
 800c04c:	e7b5      	b.n	800bfba <__hexnan+0x7a>
 800c04e:	2508      	movs	r5, #8
 800c050:	e7b3      	b.n	800bfba <__hexnan+0x7a>
 800c052:	9b01      	ldr	r3, [sp, #4]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d0dd      	beq.n	800c014 <__hexnan+0xd4>
 800c058:	f1c3 0320 	rsb	r3, r3, #32
 800c05c:	f04f 32ff 	mov.w	r2, #4294967295
 800c060:	40da      	lsrs	r2, r3
 800c062:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c066:	4013      	ands	r3, r2
 800c068:	f846 3c04 	str.w	r3, [r6, #-4]
 800c06c:	e7d2      	b.n	800c014 <__hexnan+0xd4>
 800c06e:	3f04      	subs	r7, #4
 800c070:	e7d0      	b.n	800c014 <__hexnan+0xd4>
 800c072:	2004      	movs	r0, #4
 800c074:	e7d5      	b.n	800c022 <__hexnan+0xe2>

0800c076 <__ascii_mbtowc>:
 800c076:	b082      	sub	sp, #8
 800c078:	b901      	cbnz	r1, 800c07c <__ascii_mbtowc+0x6>
 800c07a:	a901      	add	r1, sp, #4
 800c07c:	b142      	cbz	r2, 800c090 <__ascii_mbtowc+0x1a>
 800c07e:	b14b      	cbz	r3, 800c094 <__ascii_mbtowc+0x1e>
 800c080:	7813      	ldrb	r3, [r2, #0]
 800c082:	600b      	str	r3, [r1, #0]
 800c084:	7812      	ldrb	r2, [r2, #0]
 800c086:	1e10      	subs	r0, r2, #0
 800c088:	bf18      	it	ne
 800c08a:	2001      	movne	r0, #1
 800c08c:	b002      	add	sp, #8
 800c08e:	4770      	bx	lr
 800c090:	4610      	mov	r0, r2
 800c092:	e7fb      	b.n	800c08c <__ascii_mbtowc+0x16>
 800c094:	f06f 0001 	mvn.w	r0, #1
 800c098:	e7f8      	b.n	800c08c <__ascii_mbtowc+0x16>
	...

0800c09c <_Balloc>:
 800c09c:	b570      	push	{r4, r5, r6, lr}
 800c09e:	69c6      	ldr	r6, [r0, #28]
 800c0a0:	4604      	mov	r4, r0
 800c0a2:	460d      	mov	r5, r1
 800c0a4:	b976      	cbnz	r6, 800c0c4 <_Balloc+0x28>
 800c0a6:	2010      	movs	r0, #16
 800c0a8:	f7fc fd02 	bl	8008ab0 <malloc>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	61e0      	str	r0, [r4, #28]
 800c0b0:	b920      	cbnz	r0, 800c0bc <_Balloc+0x20>
 800c0b2:	4b18      	ldr	r3, [pc, #96]	@ (800c114 <_Balloc+0x78>)
 800c0b4:	4818      	ldr	r0, [pc, #96]	@ (800c118 <_Balloc+0x7c>)
 800c0b6:	216b      	movs	r1, #107	@ 0x6b
 800c0b8:	f7fe fdf0 	bl	800ac9c <__assert_func>
 800c0bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0c0:	6006      	str	r6, [r0, #0]
 800c0c2:	60c6      	str	r6, [r0, #12]
 800c0c4:	69e6      	ldr	r6, [r4, #28]
 800c0c6:	68f3      	ldr	r3, [r6, #12]
 800c0c8:	b183      	cbz	r3, 800c0ec <_Balloc+0x50>
 800c0ca:	69e3      	ldr	r3, [r4, #28]
 800c0cc:	68db      	ldr	r3, [r3, #12]
 800c0ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c0d2:	b9b8      	cbnz	r0, 800c104 <_Balloc+0x68>
 800c0d4:	2101      	movs	r1, #1
 800c0d6:	fa01 f605 	lsl.w	r6, r1, r5
 800c0da:	1d72      	adds	r2, r6, #5
 800c0dc:	0092      	lsls	r2, r2, #2
 800c0de:	4620      	mov	r0, r4
 800c0e0:	f001 f913 	bl	800d30a <_calloc_r>
 800c0e4:	b160      	cbz	r0, 800c100 <_Balloc+0x64>
 800c0e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c0ea:	e00e      	b.n	800c10a <_Balloc+0x6e>
 800c0ec:	2221      	movs	r2, #33	@ 0x21
 800c0ee:	2104      	movs	r1, #4
 800c0f0:	4620      	mov	r0, r4
 800c0f2:	f001 f90a 	bl	800d30a <_calloc_r>
 800c0f6:	69e3      	ldr	r3, [r4, #28]
 800c0f8:	60f0      	str	r0, [r6, #12]
 800c0fa:	68db      	ldr	r3, [r3, #12]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d1e4      	bne.n	800c0ca <_Balloc+0x2e>
 800c100:	2000      	movs	r0, #0
 800c102:	bd70      	pop	{r4, r5, r6, pc}
 800c104:	6802      	ldr	r2, [r0, #0]
 800c106:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c10a:	2300      	movs	r3, #0
 800c10c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c110:	e7f7      	b.n	800c102 <_Balloc+0x66>
 800c112:	bf00      	nop
 800c114:	0800d809 	.word	0x0800d809
 800c118:	0800d994 	.word	0x0800d994

0800c11c <_Bfree>:
 800c11c:	b570      	push	{r4, r5, r6, lr}
 800c11e:	69c6      	ldr	r6, [r0, #28]
 800c120:	4605      	mov	r5, r0
 800c122:	460c      	mov	r4, r1
 800c124:	b976      	cbnz	r6, 800c144 <_Bfree+0x28>
 800c126:	2010      	movs	r0, #16
 800c128:	f7fc fcc2 	bl	8008ab0 <malloc>
 800c12c:	4602      	mov	r2, r0
 800c12e:	61e8      	str	r0, [r5, #28]
 800c130:	b920      	cbnz	r0, 800c13c <_Bfree+0x20>
 800c132:	4b09      	ldr	r3, [pc, #36]	@ (800c158 <_Bfree+0x3c>)
 800c134:	4809      	ldr	r0, [pc, #36]	@ (800c15c <_Bfree+0x40>)
 800c136:	218f      	movs	r1, #143	@ 0x8f
 800c138:	f7fe fdb0 	bl	800ac9c <__assert_func>
 800c13c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c140:	6006      	str	r6, [r0, #0]
 800c142:	60c6      	str	r6, [r0, #12]
 800c144:	b13c      	cbz	r4, 800c156 <_Bfree+0x3a>
 800c146:	69eb      	ldr	r3, [r5, #28]
 800c148:	6862      	ldr	r2, [r4, #4]
 800c14a:	68db      	ldr	r3, [r3, #12]
 800c14c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c150:	6021      	str	r1, [r4, #0]
 800c152:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c156:	bd70      	pop	{r4, r5, r6, pc}
 800c158:	0800d809 	.word	0x0800d809
 800c15c:	0800d994 	.word	0x0800d994

0800c160 <__multadd>:
 800c160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c164:	690d      	ldr	r5, [r1, #16]
 800c166:	4607      	mov	r7, r0
 800c168:	460c      	mov	r4, r1
 800c16a:	461e      	mov	r6, r3
 800c16c:	f101 0c14 	add.w	ip, r1, #20
 800c170:	2000      	movs	r0, #0
 800c172:	f8dc 3000 	ldr.w	r3, [ip]
 800c176:	b299      	uxth	r1, r3
 800c178:	fb02 6101 	mla	r1, r2, r1, r6
 800c17c:	0c1e      	lsrs	r6, r3, #16
 800c17e:	0c0b      	lsrs	r3, r1, #16
 800c180:	fb02 3306 	mla	r3, r2, r6, r3
 800c184:	b289      	uxth	r1, r1
 800c186:	3001      	adds	r0, #1
 800c188:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c18c:	4285      	cmp	r5, r0
 800c18e:	f84c 1b04 	str.w	r1, [ip], #4
 800c192:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c196:	dcec      	bgt.n	800c172 <__multadd+0x12>
 800c198:	b30e      	cbz	r6, 800c1de <__multadd+0x7e>
 800c19a:	68a3      	ldr	r3, [r4, #8]
 800c19c:	42ab      	cmp	r3, r5
 800c19e:	dc19      	bgt.n	800c1d4 <__multadd+0x74>
 800c1a0:	6861      	ldr	r1, [r4, #4]
 800c1a2:	4638      	mov	r0, r7
 800c1a4:	3101      	adds	r1, #1
 800c1a6:	f7ff ff79 	bl	800c09c <_Balloc>
 800c1aa:	4680      	mov	r8, r0
 800c1ac:	b928      	cbnz	r0, 800c1ba <__multadd+0x5a>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	4b0c      	ldr	r3, [pc, #48]	@ (800c1e4 <__multadd+0x84>)
 800c1b2:	480d      	ldr	r0, [pc, #52]	@ (800c1e8 <__multadd+0x88>)
 800c1b4:	21ba      	movs	r1, #186	@ 0xba
 800c1b6:	f7fe fd71 	bl	800ac9c <__assert_func>
 800c1ba:	6922      	ldr	r2, [r4, #16]
 800c1bc:	3202      	adds	r2, #2
 800c1be:	f104 010c 	add.w	r1, r4, #12
 800c1c2:	0092      	lsls	r2, r2, #2
 800c1c4:	300c      	adds	r0, #12
 800c1c6:	f7fe fd4c 	bl	800ac62 <memcpy>
 800c1ca:	4621      	mov	r1, r4
 800c1cc:	4638      	mov	r0, r7
 800c1ce:	f7ff ffa5 	bl	800c11c <_Bfree>
 800c1d2:	4644      	mov	r4, r8
 800c1d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c1d8:	3501      	adds	r5, #1
 800c1da:	615e      	str	r6, [r3, #20]
 800c1dc:	6125      	str	r5, [r4, #16]
 800c1de:	4620      	mov	r0, r4
 800c1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1e4:	0800d923 	.word	0x0800d923
 800c1e8:	0800d994 	.word	0x0800d994

0800c1ec <__s2b>:
 800c1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1f0:	460c      	mov	r4, r1
 800c1f2:	4615      	mov	r5, r2
 800c1f4:	461f      	mov	r7, r3
 800c1f6:	2209      	movs	r2, #9
 800c1f8:	3308      	adds	r3, #8
 800c1fa:	4606      	mov	r6, r0
 800c1fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800c200:	2100      	movs	r1, #0
 800c202:	2201      	movs	r2, #1
 800c204:	429a      	cmp	r2, r3
 800c206:	db09      	blt.n	800c21c <__s2b+0x30>
 800c208:	4630      	mov	r0, r6
 800c20a:	f7ff ff47 	bl	800c09c <_Balloc>
 800c20e:	b940      	cbnz	r0, 800c222 <__s2b+0x36>
 800c210:	4602      	mov	r2, r0
 800c212:	4b19      	ldr	r3, [pc, #100]	@ (800c278 <__s2b+0x8c>)
 800c214:	4819      	ldr	r0, [pc, #100]	@ (800c27c <__s2b+0x90>)
 800c216:	21d3      	movs	r1, #211	@ 0xd3
 800c218:	f7fe fd40 	bl	800ac9c <__assert_func>
 800c21c:	0052      	lsls	r2, r2, #1
 800c21e:	3101      	adds	r1, #1
 800c220:	e7f0      	b.n	800c204 <__s2b+0x18>
 800c222:	9b08      	ldr	r3, [sp, #32]
 800c224:	6143      	str	r3, [r0, #20]
 800c226:	2d09      	cmp	r5, #9
 800c228:	f04f 0301 	mov.w	r3, #1
 800c22c:	6103      	str	r3, [r0, #16]
 800c22e:	dd16      	ble.n	800c25e <__s2b+0x72>
 800c230:	f104 0909 	add.w	r9, r4, #9
 800c234:	46c8      	mov	r8, r9
 800c236:	442c      	add	r4, r5
 800c238:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c23c:	4601      	mov	r1, r0
 800c23e:	3b30      	subs	r3, #48	@ 0x30
 800c240:	220a      	movs	r2, #10
 800c242:	4630      	mov	r0, r6
 800c244:	f7ff ff8c 	bl	800c160 <__multadd>
 800c248:	45a0      	cmp	r8, r4
 800c24a:	d1f5      	bne.n	800c238 <__s2b+0x4c>
 800c24c:	f1a5 0408 	sub.w	r4, r5, #8
 800c250:	444c      	add	r4, r9
 800c252:	1b2d      	subs	r5, r5, r4
 800c254:	1963      	adds	r3, r4, r5
 800c256:	42bb      	cmp	r3, r7
 800c258:	db04      	blt.n	800c264 <__s2b+0x78>
 800c25a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c25e:	340a      	adds	r4, #10
 800c260:	2509      	movs	r5, #9
 800c262:	e7f6      	b.n	800c252 <__s2b+0x66>
 800c264:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c268:	4601      	mov	r1, r0
 800c26a:	3b30      	subs	r3, #48	@ 0x30
 800c26c:	220a      	movs	r2, #10
 800c26e:	4630      	mov	r0, r6
 800c270:	f7ff ff76 	bl	800c160 <__multadd>
 800c274:	e7ee      	b.n	800c254 <__s2b+0x68>
 800c276:	bf00      	nop
 800c278:	0800d923 	.word	0x0800d923
 800c27c:	0800d994 	.word	0x0800d994

0800c280 <__hi0bits>:
 800c280:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c284:	4603      	mov	r3, r0
 800c286:	bf36      	itet	cc
 800c288:	0403      	lslcc	r3, r0, #16
 800c28a:	2000      	movcs	r0, #0
 800c28c:	2010      	movcc	r0, #16
 800c28e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c292:	bf3c      	itt	cc
 800c294:	021b      	lslcc	r3, r3, #8
 800c296:	3008      	addcc	r0, #8
 800c298:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c29c:	bf3c      	itt	cc
 800c29e:	011b      	lslcc	r3, r3, #4
 800c2a0:	3004      	addcc	r0, #4
 800c2a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2a6:	bf3c      	itt	cc
 800c2a8:	009b      	lslcc	r3, r3, #2
 800c2aa:	3002      	addcc	r0, #2
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	db05      	blt.n	800c2bc <__hi0bits+0x3c>
 800c2b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c2b4:	f100 0001 	add.w	r0, r0, #1
 800c2b8:	bf08      	it	eq
 800c2ba:	2020      	moveq	r0, #32
 800c2bc:	4770      	bx	lr

0800c2be <__lo0bits>:
 800c2be:	6803      	ldr	r3, [r0, #0]
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	f013 0007 	ands.w	r0, r3, #7
 800c2c6:	d00b      	beq.n	800c2e0 <__lo0bits+0x22>
 800c2c8:	07d9      	lsls	r1, r3, #31
 800c2ca:	d421      	bmi.n	800c310 <__lo0bits+0x52>
 800c2cc:	0798      	lsls	r0, r3, #30
 800c2ce:	bf49      	itett	mi
 800c2d0:	085b      	lsrmi	r3, r3, #1
 800c2d2:	089b      	lsrpl	r3, r3, #2
 800c2d4:	2001      	movmi	r0, #1
 800c2d6:	6013      	strmi	r3, [r2, #0]
 800c2d8:	bf5c      	itt	pl
 800c2da:	6013      	strpl	r3, [r2, #0]
 800c2dc:	2002      	movpl	r0, #2
 800c2de:	4770      	bx	lr
 800c2e0:	b299      	uxth	r1, r3
 800c2e2:	b909      	cbnz	r1, 800c2e8 <__lo0bits+0x2a>
 800c2e4:	0c1b      	lsrs	r3, r3, #16
 800c2e6:	2010      	movs	r0, #16
 800c2e8:	b2d9      	uxtb	r1, r3
 800c2ea:	b909      	cbnz	r1, 800c2f0 <__lo0bits+0x32>
 800c2ec:	3008      	adds	r0, #8
 800c2ee:	0a1b      	lsrs	r3, r3, #8
 800c2f0:	0719      	lsls	r1, r3, #28
 800c2f2:	bf04      	itt	eq
 800c2f4:	091b      	lsreq	r3, r3, #4
 800c2f6:	3004      	addeq	r0, #4
 800c2f8:	0799      	lsls	r1, r3, #30
 800c2fa:	bf04      	itt	eq
 800c2fc:	089b      	lsreq	r3, r3, #2
 800c2fe:	3002      	addeq	r0, #2
 800c300:	07d9      	lsls	r1, r3, #31
 800c302:	d403      	bmi.n	800c30c <__lo0bits+0x4e>
 800c304:	085b      	lsrs	r3, r3, #1
 800c306:	f100 0001 	add.w	r0, r0, #1
 800c30a:	d003      	beq.n	800c314 <__lo0bits+0x56>
 800c30c:	6013      	str	r3, [r2, #0]
 800c30e:	4770      	bx	lr
 800c310:	2000      	movs	r0, #0
 800c312:	4770      	bx	lr
 800c314:	2020      	movs	r0, #32
 800c316:	4770      	bx	lr

0800c318 <__i2b>:
 800c318:	b510      	push	{r4, lr}
 800c31a:	460c      	mov	r4, r1
 800c31c:	2101      	movs	r1, #1
 800c31e:	f7ff febd 	bl	800c09c <_Balloc>
 800c322:	4602      	mov	r2, r0
 800c324:	b928      	cbnz	r0, 800c332 <__i2b+0x1a>
 800c326:	4b05      	ldr	r3, [pc, #20]	@ (800c33c <__i2b+0x24>)
 800c328:	4805      	ldr	r0, [pc, #20]	@ (800c340 <__i2b+0x28>)
 800c32a:	f240 1145 	movw	r1, #325	@ 0x145
 800c32e:	f7fe fcb5 	bl	800ac9c <__assert_func>
 800c332:	2301      	movs	r3, #1
 800c334:	6144      	str	r4, [r0, #20]
 800c336:	6103      	str	r3, [r0, #16]
 800c338:	bd10      	pop	{r4, pc}
 800c33a:	bf00      	nop
 800c33c:	0800d923 	.word	0x0800d923
 800c340:	0800d994 	.word	0x0800d994

0800c344 <__multiply>:
 800c344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c348:	4614      	mov	r4, r2
 800c34a:	690a      	ldr	r2, [r1, #16]
 800c34c:	6923      	ldr	r3, [r4, #16]
 800c34e:	429a      	cmp	r2, r3
 800c350:	bfa8      	it	ge
 800c352:	4623      	movge	r3, r4
 800c354:	460f      	mov	r7, r1
 800c356:	bfa4      	itt	ge
 800c358:	460c      	movge	r4, r1
 800c35a:	461f      	movge	r7, r3
 800c35c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c360:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c364:	68a3      	ldr	r3, [r4, #8]
 800c366:	6861      	ldr	r1, [r4, #4]
 800c368:	eb0a 0609 	add.w	r6, sl, r9
 800c36c:	42b3      	cmp	r3, r6
 800c36e:	b085      	sub	sp, #20
 800c370:	bfb8      	it	lt
 800c372:	3101      	addlt	r1, #1
 800c374:	f7ff fe92 	bl	800c09c <_Balloc>
 800c378:	b930      	cbnz	r0, 800c388 <__multiply+0x44>
 800c37a:	4602      	mov	r2, r0
 800c37c:	4b44      	ldr	r3, [pc, #272]	@ (800c490 <__multiply+0x14c>)
 800c37e:	4845      	ldr	r0, [pc, #276]	@ (800c494 <__multiply+0x150>)
 800c380:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c384:	f7fe fc8a 	bl	800ac9c <__assert_func>
 800c388:	f100 0514 	add.w	r5, r0, #20
 800c38c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c390:	462b      	mov	r3, r5
 800c392:	2200      	movs	r2, #0
 800c394:	4543      	cmp	r3, r8
 800c396:	d321      	bcc.n	800c3dc <__multiply+0x98>
 800c398:	f107 0114 	add.w	r1, r7, #20
 800c39c:	f104 0214 	add.w	r2, r4, #20
 800c3a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c3a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c3a8:	9302      	str	r3, [sp, #8]
 800c3aa:	1b13      	subs	r3, r2, r4
 800c3ac:	3b15      	subs	r3, #21
 800c3ae:	f023 0303 	bic.w	r3, r3, #3
 800c3b2:	3304      	adds	r3, #4
 800c3b4:	f104 0715 	add.w	r7, r4, #21
 800c3b8:	42ba      	cmp	r2, r7
 800c3ba:	bf38      	it	cc
 800c3bc:	2304      	movcc	r3, #4
 800c3be:	9301      	str	r3, [sp, #4]
 800c3c0:	9b02      	ldr	r3, [sp, #8]
 800c3c2:	9103      	str	r1, [sp, #12]
 800c3c4:	428b      	cmp	r3, r1
 800c3c6:	d80c      	bhi.n	800c3e2 <__multiply+0x9e>
 800c3c8:	2e00      	cmp	r6, #0
 800c3ca:	dd03      	ble.n	800c3d4 <__multiply+0x90>
 800c3cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d05b      	beq.n	800c48c <__multiply+0x148>
 800c3d4:	6106      	str	r6, [r0, #16]
 800c3d6:	b005      	add	sp, #20
 800c3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3dc:	f843 2b04 	str.w	r2, [r3], #4
 800c3e0:	e7d8      	b.n	800c394 <__multiply+0x50>
 800c3e2:	f8b1 a000 	ldrh.w	sl, [r1]
 800c3e6:	f1ba 0f00 	cmp.w	sl, #0
 800c3ea:	d024      	beq.n	800c436 <__multiply+0xf2>
 800c3ec:	f104 0e14 	add.w	lr, r4, #20
 800c3f0:	46a9      	mov	r9, r5
 800c3f2:	f04f 0c00 	mov.w	ip, #0
 800c3f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c3fa:	f8d9 3000 	ldr.w	r3, [r9]
 800c3fe:	fa1f fb87 	uxth.w	fp, r7
 800c402:	b29b      	uxth	r3, r3
 800c404:	fb0a 330b 	mla	r3, sl, fp, r3
 800c408:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c40c:	f8d9 7000 	ldr.w	r7, [r9]
 800c410:	4463      	add	r3, ip
 800c412:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c416:	fb0a c70b 	mla	r7, sl, fp, ip
 800c41a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c41e:	b29b      	uxth	r3, r3
 800c420:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c424:	4572      	cmp	r2, lr
 800c426:	f849 3b04 	str.w	r3, [r9], #4
 800c42a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c42e:	d8e2      	bhi.n	800c3f6 <__multiply+0xb2>
 800c430:	9b01      	ldr	r3, [sp, #4]
 800c432:	f845 c003 	str.w	ip, [r5, r3]
 800c436:	9b03      	ldr	r3, [sp, #12]
 800c438:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c43c:	3104      	adds	r1, #4
 800c43e:	f1b9 0f00 	cmp.w	r9, #0
 800c442:	d021      	beq.n	800c488 <__multiply+0x144>
 800c444:	682b      	ldr	r3, [r5, #0]
 800c446:	f104 0c14 	add.w	ip, r4, #20
 800c44a:	46ae      	mov	lr, r5
 800c44c:	f04f 0a00 	mov.w	sl, #0
 800c450:	f8bc b000 	ldrh.w	fp, [ip]
 800c454:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c458:	fb09 770b 	mla	r7, r9, fp, r7
 800c45c:	4457      	add	r7, sl
 800c45e:	b29b      	uxth	r3, r3
 800c460:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c464:	f84e 3b04 	str.w	r3, [lr], #4
 800c468:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c46c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c470:	f8be 3000 	ldrh.w	r3, [lr]
 800c474:	fb09 330a 	mla	r3, r9, sl, r3
 800c478:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c47c:	4562      	cmp	r2, ip
 800c47e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c482:	d8e5      	bhi.n	800c450 <__multiply+0x10c>
 800c484:	9f01      	ldr	r7, [sp, #4]
 800c486:	51eb      	str	r3, [r5, r7]
 800c488:	3504      	adds	r5, #4
 800c48a:	e799      	b.n	800c3c0 <__multiply+0x7c>
 800c48c:	3e01      	subs	r6, #1
 800c48e:	e79b      	b.n	800c3c8 <__multiply+0x84>
 800c490:	0800d923 	.word	0x0800d923
 800c494:	0800d994 	.word	0x0800d994

0800c498 <__pow5mult>:
 800c498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c49c:	4615      	mov	r5, r2
 800c49e:	f012 0203 	ands.w	r2, r2, #3
 800c4a2:	4607      	mov	r7, r0
 800c4a4:	460e      	mov	r6, r1
 800c4a6:	d007      	beq.n	800c4b8 <__pow5mult+0x20>
 800c4a8:	4c25      	ldr	r4, [pc, #148]	@ (800c540 <__pow5mult+0xa8>)
 800c4aa:	3a01      	subs	r2, #1
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4b2:	f7ff fe55 	bl	800c160 <__multadd>
 800c4b6:	4606      	mov	r6, r0
 800c4b8:	10ad      	asrs	r5, r5, #2
 800c4ba:	d03d      	beq.n	800c538 <__pow5mult+0xa0>
 800c4bc:	69fc      	ldr	r4, [r7, #28]
 800c4be:	b97c      	cbnz	r4, 800c4e0 <__pow5mult+0x48>
 800c4c0:	2010      	movs	r0, #16
 800c4c2:	f7fc faf5 	bl	8008ab0 <malloc>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	61f8      	str	r0, [r7, #28]
 800c4ca:	b928      	cbnz	r0, 800c4d8 <__pow5mult+0x40>
 800c4cc:	4b1d      	ldr	r3, [pc, #116]	@ (800c544 <__pow5mult+0xac>)
 800c4ce:	481e      	ldr	r0, [pc, #120]	@ (800c548 <__pow5mult+0xb0>)
 800c4d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c4d4:	f7fe fbe2 	bl	800ac9c <__assert_func>
 800c4d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c4dc:	6004      	str	r4, [r0, #0]
 800c4de:	60c4      	str	r4, [r0, #12]
 800c4e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c4e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c4e8:	b94c      	cbnz	r4, 800c4fe <__pow5mult+0x66>
 800c4ea:	f240 2171 	movw	r1, #625	@ 0x271
 800c4ee:	4638      	mov	r0, r7
 800c4f0:	f7ff ff12 	bl	800c318 <__i2b>
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c4fa:	4604      	mov	r4, r0
 800c4fc:	6003      	str	r3, [r0, #0]
 800c4fe:	f04f 0900 	mov.w	r9, #0
 800c502:	07eb      	lsls	r3, r5, #31
 800c504:	d50a      	bpl.n	800c51c <__pow5mult+0x84>
 800c506:	4631      	mov	r1, r6
 800c508:	4622      	mov	r2, r4
 800c50a:	4638      	mov	r0, r7
 800c50c:	f7ff ff1a 	bl	800c344 <__multiply>
 800c510:	4631      	mov	r1, r6
 800c512:	4680      	mov	r8, r0
 800c514:	4638      	mov	r0, r7
 800c516:	f7ff fe01 	bl	800c11c <_Bfree>
 800c51a:	4646      	mov	r6, r8
 800c51c:	106d      	asrs	r5, r5, #1
 800c51e:	d00b      	beq.n	800c538 <__pow5mult+0xa0>
 800c520:	6820      	ldr	r0, [r4, #0]
 800c522:	b938      	cbnz	r0, 800c534 <__pow5mult+0x9c>
 800c524:	4622      	mov	r2, r4
 800c526:	4621      	mov	r1, r4
 800c528:	4638      	mov	r0, r7
 800c52a:	f7ff ff0b 	bl	800c344 <__multiply>
 800c52e:	6020      	str	r0, [r4, #0]
 800c530:	f8c0 9000 	str.w	r9, [r0]
 800c534:	4604      	mov	r4, r0
 800c536:	e7e4      	b.n	800c502 <__pow5mult+0x6a>
 800c538:	4630      	mov	r0, r6
 800c53a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c53e:	bf00      	nop
 800c540:	0800d9f0 	.word	0x0800d9f0
 800c544:	0800d809 	.word	0x0800d809
 800c548:	0800d994 	.word	0x0800d994

0800c54c <__lshift>:
 800c54c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c550:	460c      	mov	r4, r1
 800c552:	6849      	ldr	r1, [r1, #4]
 800c554:	6923      	ldr	r3, [r4, #16]
 800c556:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c55a:	68a3      	ldr	r3, [r4, #8]
 800c55c:	4607      	mov	r7, r0
 800c55e:	4691      	mov	r9, r2
 800c560:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c564:	f108 0601 	add.w	r6, r8, #1
 800c568:	42b3      	cmp	r3, r6
 800c56a:	db0b      	blt.n	800c584 <__lshift+0x38>
 800c56c:	4638      	mov	r0, r7
 800c56e:	f7ff fd95 	bl	800c09c <_Balloc>
 800c572:	4605      	mov	r5, r0
 800c574:	b948      	cbnz	r0, 800c58a <__lshift+0x3e>
 800c576:	4602      	mov	r2, r0
 800c578:	4b28      	ldr	r3, [pc, #160]	@ (800c61c <__lshift+0xd0>)
 800c57a:	4829      	ldr	r0, [pc, #164]	@ (800c620 <__lshift+0xd4>)
 800c57c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c580:	f7fe fb8c 	bl	800ac9c <__assert_func>
 800c584:	3101      	adds	r1, #1
 800c586:	005b      	lsls	r3, r3, #1
 800c588:	e7ee      	b.n	800c568 <__lshift+0x1c>
 800c58a:	2300      	movs	r3, #0
 800c58c:	f100 0114 	add.w	r1, r0, #20
 800c590:	f100 0210 	add.w	r2, r0, #16
 800c594:	4618      	mov	r0, r3
 800c596:	4553      	cmp	r3, sl
 800c598:	db33      	blt.n	800c602 <__lshift+0xb6>
 800c59a:	6920      	ldr	r0, [r4, #16]
 800c59c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5a0:	f104 0314 	add.w	r3, r4, #20
 800c5a4:	f019 091f 	ands.w	r9, r9, #31
 800c5a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c5b0:	d02b      	beq.n	800c60a <__lshift+0xbe>
 800c5b2:	f1c9 0e20 	rsb	lr, r9, #32
 800c5b6:	468a      	mov	sl, r1
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	6818      	ldr	r0, [r3, #0]
 800c5bc:	fa00 f009 	lsl.w	r0, r0, r9
 800c5c0:	4310      	orrs	r0, r2
 800c5c2:	f84a 0b04 	str.w	r0, [sl], #4
 800c5c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5ca:	459c      	cmp	ip, r3
 800c5cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c5d0:	d8f3      	bhi.n	800c5ba <__lshift+0x6e>
 800c5d2:	ebac 0304 	sub.w	r3, ip, r4
 800c5d6:	3b15      	subs	r3, #21
 800c5d8:	f023 0303 	bic.w	r3, r3, #3
 800c5dc:	3304      	adds	r3, #4
 800c5de:	f104 0015 	add.w	r0, r4, #21
 800c5e2:	4584      	cmp	ip, r0
 800c5e4:	bf38      	it	cc
 800c5e6:	2304      	movcc	r3, #4
 800c5e8:	50ca      	str	r2, [r1, r3]
 800c5ea:	b10a      	cbz	r2, 800c5f0 <__lshift+0xa4>
 800c5ec:	f108 0602 	add.w	r6, r8, #2
 800c5f0:	3e01      	subs	r6, #1
 800c5f2:	4638      	mov	r0, r7
 800c5f4:	612e      	str	r6, [r5, #16]
 800c5f6:	4621      	mov	r1, r4
 800c5f8:	f7ff fd90 	bl	800c11c <_Bfree>
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c602:	f842 0f04 	str.w	r0, [r2, #4]!
 800c606:	3301      	adds	r3, #1
 800c608:	e7c5      	b.n	800c596 <__lshift+0x4a>
 800c60a:	3904      	subs	r1, #4
 800c60c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c610:	f841 2f04 	str.w	r2, [r1, #4]!
 800c614:	459c      	cmp	ip, r3
 800c616:	d8f9      	bhi.n	800c60c <__lshift+0xc0>
 800c618:	e7ea      	b.n	800c5f0 <__lshift+0xa4>
 800c61a:	bf00      	nop
 800c61c:	0800d923 	.word	0x0800d923
 800c620:	0800d994 	.word	0x0800d994

0800c624 <__mcmp>:
 800c624:	690a      	ldr	r2, [r1, #16]
 800c626:	4603      	mov	r3, r0
 800c628:	6900      	ldr	r0, [r0, #16]
 800c62a:	1a80      	subs	r0, r0, r2
 800c62c:	b530      	push	{r4, r5, lr}
 800c62e:	d10e      	bne.n	800c64e <__mcmp+0x2a>
 800c630:	3314      	adds	r3, #20
 800c632:	3114      	adds	r1, #20
 800c634:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c638:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c63c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c640:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c644:	4295      	cmp	r5, r2
 800c646:	d003      	beq.n	800c650 <__mcmp+0x2c>
 800c648:	d205      	bcs.n	800c656 <__mcmp+0x32>
 800c64a:	f04f 30ff 	mov.w	r0, #4294967295
 800c64e:	bd30      	pop	{r4, r5, pc}
 800c650:	42a3      	cmp	r3, r4
 800c652:	d3f3      	bcc.n	800c63c <__mcmp+0x18>
 800c654:	e7fb      	b.n	800c64e <__mcmp+0x2a>
 800c656:	2001      	movs	r0, #1
 800c658:	e7f9      	b.n	800c64e <__mcmp+0x2a>
	...

0800c65c <__mdiff>:
 800c65c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c660:	4689      	mov	r9, r1
 800c662:	4606      	mov	r6, r0
 800c664:	4611      	mov	r1, r2
 800c666:	4648      	mov	r0, r9
 800c668:	4614      	mov	r4, r2
 800c66a:	f7ff ffdb 	bl	800c624 <__mcmp>
 800c66e:	1e05      	subs	r5, r0, #0
 800c670:	d112      	bne.n	800c698 <__mdiff+0x3c>
 800c672:	4629      	mov	r1, r5
 800c674:	4630      	mov	r0, r6
 800c676:	f7ff fd11 	bl	800c09c <_Balloc>
 800c67a:	4602      	mov	r2, r0
 800c67c:	b928      	cbnz	r0, 800c68a <__mdiff+0x2e>
 800c67e:	4b3f      	ldr	r3, [pc, #252]	@ (800c77c <__mdiff+0x120>)
 800c680:	f240 2137 	movw	r1, #567	@ 0x237
 800c684:	483e      	ldr	r0, [pc, #248]	@ (800c780 <__mdiff+0x124>)
 800c686:	f7fe fb09 	bl	800ac9c <__assert_func>
 800c68a:	2301      	movs	r3, #1
 800c68c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c690:	4610      	mov	r0, r2
 800c692:	b003      	add	sp, #12
 800c694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c698:	bfbc      	itt	lt
 800c69a:	464b      	movlt	r3, r9
 800c69c:	46a1      	movlt	r9, r4
 800c69e:	4630      	mov	r0, r6
 800c6a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c6a4:	bfba      	itte	lt
 800c6a6:	461c      	movlt	r4, r3
 800c6a8:	2501      	movlt	r5, #1
 800c6aa:	2500      	movge	r5, #0
 800c6ac:	f7ff fcf6 	bl	800c09c <_Balloc>
 800c6b0:	4602      	mov	r2, r0
 800c6b2:	b918      	cbnz	r0, 800c6bc <__mdiff+0x60>
 800c6b4:	4b31      	ldr	r3, [pc, #196]	@ (800c77c <__mdiff+0x120>)
 800c6b6:	f240 2145 	movw	r1, #581	@ 0x245
 800c6ba:	e7e3      	b.n	800c684 <__mdiff+0x28>
 800c6bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c6c0:	6926      	ldr	r6, [r4, #16]
 800c6c2:	60c5      	str	r5, [r0, #12]
 800c6c4:	f109 0310 	add.w	r3, r9, #16
 800c6c8:	f109 0514 	add.w	r5, r9, #20
 800c6cc:	f104 0e14 	add.w	lr, r4, #20
 800c6d0:	f100 0b14 	add.w	fp, r0, #20
 800c6d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c6d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c6dc:	9301      	str	r3, [sp, #4]
 800c6de:	46d9      	mov	r9, fp
 800c6e0:	f04f 0c00 	mov.w	ip, #0
 800c6e4:	9b01      	ldr	r3, [sp, #4]
 800c6e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c6ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c6ee:	9301      	str	r3, [sp, #4]
 800c6f0:	fa1f f38a 	uxth.w	r3, sl
 800c6f4:	4619      	mov	r1, r3
 800c6f6:	b283      	uxth	r3, r0
 800c6f8:	1acb      	subs	r3, r1, r3
 800c6fa:	0c00      	lsrs	r0, r0, #16
 800c6fc:	4463      	add	r3, ip
 800c6fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c702:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c706:	b29b      	uxth	r3, r3
 800c708:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c70c:	4576      	cmp	r6, lr
 800c70e:	f849 3b04 	str.w	r3, [r9], #4
 800c712:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c716:	d8e5      	bhi.n	800c6e4 <__mdiff+0x88>
 800c718:	1b33      	subs	r3, r6, r4
 800c71a:	3b15      	subs	r3, #21
 800c71c:	f023 0303 	bic.w	r3, r3, #3
 800c720:	3415      	adds	r4, #21
 800c722:	3304      	adds	r3, #4
 800c724:	42a6      	cmp	r6, r4
 800c726:	bf38      	it	cc
 800c728:	2304      	movcc	r3, #4
 800c72a:	441d      	add	r5, r3
 800c72c:	445b      	add	r3, fp
 800c72e:	461e      	mov	r6, r3
 800c730:	462c      	mov	r4, r5
 800c732:	4544      	cmp	r4, r8
 800c734:	d30e      	bcc.n	800c754 <__mdiff+0xf8>
 800c736:	f108 0103 	add.w	r1, r8, #3
 800c73a:	1b49      	subs	r1, r1, r5
 800c73c:	f021 0103 	bic.w	r1, r1, #3
 800c740:	3d03      	subs	r5, #3
 800c742:	45a8      	cmp	r8, r5
 800c744:	bf38      	it	cc
 800c746:	2100      	movcc	r1, #0
 800c748:	440b      	add	r3, r1
 800c74a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c74e:	b191      	cbz	r1, 800c776 <__mdiff+0x11a>
 800c750:	6117      	str	r7, [r2, #16]
 800c752:	e79d      	b.n	800c690 <__mdiff+0x34>
 800c754:	f854 1b04 	ldr.w	r1, [r4], #4
 800c758:	46e6      	mov	lr, ip
 800c75a:	0c08      	lsrs	r0, r1, #16
 800c75c:	fa1c fc81 	uxtah	ip, ip, r1
 800c760:	4471      	add	r1, lr
 800c762:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c766:	b289      	uxth	r1, r1
 800c768:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c76c:	f846 1b04 	str.w	r1, [r6], #4
 800c770:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c774:	e7dd      	b.n	800c732 <__mdiff+0xd6>
 800c776:	3f01      	subs	r7, #1
 800c778:	e7e7      	b.n	800c74a <__mdiff+0xee>
 800c77a:	bf00      	nop
 800c77c:	0800d923 	.word	0x0800d923
 800c780:	0800d994 	.word	0x0800d994

0800c784 <__ulp>:
 800c784:	b082      	sub	sp, #8
 800c786:	ed8d 0b00 	vstr	d0, [sp]
 800c78a:	9a01      	ldr	r2, [sp, #4]
 800c78c:	4b0f      	ldr	r3, [pc, #60]	@ (800c7cc <__ulp+0x48>)
 800c78e:	4013      	ands	r3, r2
 800c790:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c794:	2b00      	cmp	r3, #0
 800c796:	dc08      	bgt.n	800c7aa <__ulp+0x26>
 800c798:	425b      	negs	r3, r3
 800c79a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c79e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c7a2:	da04      	bge.n	800c7ae <__ulp+0x2a>
 800c7a4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c7a8:	4113      	asrs	r3, r2
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	e008      	b.n	800c7c0 <__ulp+0x3c>
 800c7ae:	f1a2 0314 	sub.w	r3, r2, #20
 800c7b2:	2b1e      	cmp	r3, #30
 800c7b4:	bfda      	itte	le
 800c7b6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c7ba:	40da      	lsrle	r2, r3
 800c7bc:	2201      	movgt	r2, #1
 800c7be:	2300      	movs	r3, #0
 800c7c0:	4619      	mov	r1, r3
 800c7c2:	4610      	mov	r0, r2
 800c7c4:	ec41 0b10 	vmov	d0, r0, r1
 800c7c8:	b002      	add	sp, #8
 800c7ca:	4770      	bx	lr
 800c7cc:	7ff00000 	.word	0x7ff00000

0800c7d0 <__b2d>:
 800c7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7d4:	6906      	ldr	r6, [r0, #16]
 800c7d6:	f100 0814 	add.w	r8, r0, #20
 800c7da:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c7de:	1f37      	subs	r7, r6, #4
 800c7e0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c7e4:	4610      	mov	r0, r2
 800c7e6:	f7ff fd4b 	bl	800c280 <__hi0bits>
 800c7ea:	f1c0 0320 	rsb	r3, r0, #32
 800c7ee:	280a      	cmp	r0, #10
 800c7f0:	600b      	str	r3, [r1, #0]
 800c7f2:	491b      	ldr	r1, [pc, #108]	@ (800c860 <__b2d+0x90>)
 800c7f4:	dc15      	bgt.n	800c822 <__b2d+0x52>
 800c7f6:	f1c0 0c0b 	rsb	ip, r0, #11
 800c7fa:	fa22 f30c 	lsr.w	r3, r2, ip
 800c7fe:	45b8      	cmp	r8, r7
 800c800:	ea43 0501 	orr.w	r5, r3, r1
 800c804:	bf34      	ite	cc
 800c806:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c80a:	2300      	movcs	r3, #0
 800c80c:	3015      	adds	r0, #21
 800c80e:	fa02 f000 	lsl.w	r0, r2, r0
 800c812:	fa23 f30c 	lsr.w	r3, r3, ip
 800c816:	4303      	orrs	r3, r0
 800c818:	461c      	mov	r4, r3
 800c81a:	ec45 4b10 	vmov	d0, r4, r5
 800c81e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c822:	45b8      	cmp	r8, r7
 800c824:	bf3a      	itte	cc
 800c826:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c82a:	f1a6 0708 	subcc.w	r7, r6, #8
 800c82e:	2300      	movcs	r3, #0
 800c830:	380b      	subs	r0, #11
 800c832:	d012      	beq.n	800c85a <__b2d+0x8a>
 800c834:	f1c0 0120 	rsb	r1, r0, #32
 800c838:	fa23 f401 	lsr.w	r4, r3, r1
 800c83c:	4082      	lsls	r2, r0
 800c83e:	4322      	orrs	r2, r4
 800c840:	4547      	cmp	r7, r8
 800c842:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c846:	bf8c      	ite	hi
 800c848:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c84c:	2200      	movls	r2, #0
 800c84e:	4083      	lsls	r3, r0
 800c850:	40ca      	lsrs	r2, r1
 800c852:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c856:	4313      	orrs	r3, r2
 800c858:	e7de      	b.n	800c818 <__b2d+0x48>
 800c85a:	ea42 0501 	orr.w	r5, r2, r1
 800c85e:	e7db      	b.n	800c818 <__b2d+0x48>
 800c860:	3ff00000 	.word	0x3ff00000

0800c864 <__d2b>:
 800c864:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c868:	460f      	mov	r7, r1
 800c86a:	2101      	movs	r1, #1
 800c86c:	ec59 8b10 	vmov	r8, r9, d0
 800c870:	4616      	mov	r6, r2
 800c872:	f7ff fc13 	bl	800c09c <_Balloc>
 800c876:	4604      	mov	r4, r0
 800c878:	b930      	cbnz	r0, 800c888 <__d2b+0x24>
 800c87a:	4602      	mov	r2, r0
 800c87c:	4b23      	ldr	r3, [pc, #140]	@ (800c90c <__d2b+0xa8>)
 800c87e:	4824      	ldr	r0, [pc, #144]	@ (800c910 <__d2b+0xac>)
 800c880:	f240 310f 	movw	r1, #783	@ 0x30f
 800c884:	f7fe fa0a 	bl	800ac9c <__assert_func>
 800c888:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c88c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c890:	b10d      	cbz	r5, 800c896 <__d2b+0x32>
 800c892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c896:	9301      	str	r3, [sp, #4]
 800c898:	f1b8 0300 	subs.w	r3, r8, #0
 800c89c:	d023      	beq.n	800c8e6 <__d2b+0x82>
 800c89e:	4668      	mov	r0, sp
 800c8a0:	9300      	str	r3, [sp, #0]
 800c8a2:	f7ff fd0c 	bl	800c2be <__lo0bits>
 800c8a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c8aa:	b1d0      	cbz	r0, 800c8e2 <__d2b+0x7e>
 800c8ac:	f1c0 0320 	rsb	r3, r0, #32
 800c8b0:	fa02 f303 	lsl.w	r3, r2, r3
 800c8b4:	430b      	orrs	r3, r1
 800c8b6:	40c2      	lsrs	r2, r0
 800c8b8:	6163      	str	r3, [r4, #20]
 800c8ba:	9201      	str	r2, [sp, #4]
 800c8bc:	9b01      	ldr	r3, [sp, #4]
 800c8be:	61a3      	str	r3, [r4, #24]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	bf0c      	ite	eq
 800c8c4:	2201      	moveq	r2, #1
 800c8c6:	2202      	movne	r2, #2
 800c8c8:	6122      	str	r2, [r4, #16]
 800c8ca:	b1a5      	cbz	r5, 800c8f6 <__d2b+0x92>
 800c8cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c8d0:	4405      	add	r5, r0
 800c8d2:	603d      	str	r5, [r7, #0]
 800c8d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c8d8:	6030      	str	r0, [r6, #0]
 800c8da:	4620      	mov	r0, r4
 800c8dc:	b003      	add	sp, #12
 800c8de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8e2:	6161      	str	r1, [r4, #20]
 800c8e4:	e7ea      	b.n	800c8bc <__d2b+0x58>
 800c8e6:	a801      	add	r0, sp, #4
 800c8e8:	f7ff fce9 	bl	800c2be <__lo0bits>
 800c8ec:	9b01      	ldr	r3, [sp, #4]
 800c8ee:	6163      	str	r3, [r4, #20]
 800c8f0:	3020      	adds	r0, #32
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	e7e8      	b.n	800c8c8 <__d2b+0x64>
 800c8f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c8fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c8fe:	6038      	str	r0, [r7, #0]
 800c900:	6918      	ldr	r0, [r3, #16]
 800c902:	f7ff fcbd 	bl	800c280 <__hi0bits>
 800c906:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c90a:	e7e5      	b.n	800c8d8 <__d2b+0x74>
 800c90c:	0800d923 	.word	0x0800d923
 800c910:	0800d994 	.word	0x0800d994

0800c914 <__ratio>:
 800c914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c918:	b085      	sub	sp, #20
 800c91a:	e9cd 1000 	strd	r1, r0, [sp]
 800c91e:	a902      	add	r1, sp, #8
 800c920:	f7ff ff56 	bl	800c7d0 <__b2d>
 800c924:	9800      	ldr	r0, [sp, #0]
 800c926:	a903      	add	r1, sp, #12
 800c928:	ec55 4b10 	vmov	r4, r5, d0
 800c92c:	f7ff ff50 	bl	800c7d0 <__b2d>
 800c930:	9b01      	ldr	r3, [sp, #4]
 800c932:	6919      	ldr	r1, [r3, #16]
 800c934:	9b00      	ldr	r3, [sp, #0]
 800c936:	691b      	ldr	r3, [r3, #16]
 800c938:	1ac9      	subs	r1, r1, r3
 800c93a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c93e:	1a9b      	subs	r3, r3, r2
 800c940:	ec5b ab10 	vmov	sl, fp, d0
 800c944:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c948:	2b00      	cmp	r3, #0
 800c94a:	bfce      	itee	gt
 800c94c:	462a      	movgt	r2, r5
 800c94e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c952:	465a      	movle	r2, fp
 800c954:	462f      	mov	r7, r5
 800c956:	46d9      	mov	r9, fp
 800c958:	bfcc      	ite	gt
 800c95a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c95e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c962:	464b      	mov	r3, r9
 800c964:	4652      	mov	r2, sl
 800c966:	4620      	mov	r0, r4
 800c968:	4639      	mov	r1, r7
 800c96a:	f7f3 ff77 	bl	800085c <__aeabi_ddiv>
 800c96e:	ec41 0b10 	vmov	d0, r0, r1
 800c972:	b005      	add	sp, #20
 800c974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c978 <__copybits>:
 800c978:	3901      	subs	r1, #1
 800c97a:	b570      	push	{r4, r5, r6, lr}
 800c97c:	1149      	asrs	r1, r1, #5
 800c97e:	6914      	ldr	r4, [r2, #16]
 800c980:	3101      	adds	r1, #1
 800c982:	f102 0314 	add.w	r3, r2, #20
 800c986:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c98a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c98e:	1f05      	subs	r5, r0, #4
 800c990:	42a3      	cmp	r3, r4
 800c992:	d30c      	bcc.n	800c9ae <__copybits+0x36>
 800c994:	1aa3      	subs	r3, r4, r2
 800c996:	3b11      	subs	r3, #17
 800c998:	f023 0303 	bic.w	r3, r3, #3
 800c99c:	3211      	adds	r2, #17
 800c99e:	42a2      	cmp	r2, r4
 800c9a0:	bf88      	it	hi
 800c9a2:	2300      	movhi	r3, #0
 800c9a4:	4418      	add	r0, r3
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	4288      	cmp	r0, r1
 800c9aa:	d305      	bcc.n	800c9b8 <__copybits+0x40>
 800c9ac:	bd70      	pop	{r4, r5, r6, pc}
 800c9ae:	f853 6b04 	ldr.w	r6, [r3], #4
 800c9b2:	f845 6f04 	str.w	r6, [r5, #4]!
 800c9b6:	e7eb      	b.n	800c990 <__copybits+0x18>
 800c9b8:	f840 3b04 	str.w	r3, [r0], #4
 800c9bc:	e7f4      	b.n	800c9a8 <__copybits+0x30>

0800c9be <__any_on>:
 800c9be:	f100 0214 	add.w	r2, r0, #20
 800c9c2:	6900      	ldr	r0, [r0, #16]
 800c9c4:	114b      	asrs	r3, r1, #5
 800c9c6:	4298      	cmp	r0, r3
 800c9c8:	b510      	push	{r4, lr}
 800c9ca:	db11      	blt.n	800c9f0 <__any_on+0x32>
 800c9cc:	dd0a      	ble.n	800c9e4 <__any_on+0x26>
 800c9ce:	f011 011f 	ands.w	r1, r1, #31
 800c9d2:	d007      	beq.n	800c9e4 <__any_on+0x26>
 800c9d4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c9d8:	fa24 f001 	lsr.w	r0, r4, r1
 800c9dc:	fa00 f101 	lsl.w	r1, r0, r1
 800c9e0:	428c      	cmp	r4, r1
 800c9e2:	d10b      	bne.n	800c9fc <__any_on+0x3e>
 800c9e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c9e8:	4293      	cmp	r3, r2
 800c9ea:	d803      	bhi.n	800c9f4 <__any_on+0x36>
 800c9ec:	2000      	movs	r0, #0
 800c9ee:	bd10      	pop	{r4, pc}
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	e7f7      	b.n	800c9e4 <__any_on+0x26>
 800c9f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c9f8:	2900      	cmp	r1, #0
 800c9fa:	d0f5      	beq.n	800c9e8 <__any_on+0x2a>
 800c9fc:	2001      	movs	r0, #1
 800c9fe:	e7f6      	b.n	800c9ee <__any_on+0x30>

0800ca00 <_strtol_l.constprop.0>:
 800ca00:	2b24      	cmp	r3, #36	@ 0x24
 800ca02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca06:	4686      	mov	lr, r0
 800ca08:	4690      	mov	r8, r2
 800ca0a:	d801      	bhi.n	800ca10 <_strtol_l.constprop.0+0x10>
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d106      	bne.n	800ca1e <_strtol_l.constprop.0+0x1e>
 800ca10:	f7fe f8fa 	bl	800ac08 <__errno>
 800ca14:	2316      	movs	r3, #22
 800ca16:	6003      	str	r3, [r0, #0]
 800ca18:	2000      	movs	r0, #0
 800ca1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca1e:	4834      	ldr	r0, [pc, #208]	@ (800caf0 <_strtol_l.constprop.0+0xf0>)
 800ca20:	460d      	mov	r5, r1
 800ca22:	462a      	mov	r2, r5
 800ca24:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca28:	5d06      	ldrb	r6, [r0, r4]
 800ca2a:	f016 0608 	ands.w	r6, r6, #8
 800ca2e:	d1f8      	bne.n	800ca22 <_strtol_l.constprop.0+0x22>
 800ca30:	2c2d      	cmp	r4, #45	@ 0x2d
 800ca32:	d12d      	bne.n	800ca90 <_strtol_l.constprop.0+0x90>
 800ca34:	782c      	ldrb	r4, [r5, #0]
 800ca36:	2601      	movs	r6, #1
 800ca38:	1c95      	adds	r5, r2, #2
 800ca3a:	f033 0210 	bics.w	r2, r3, #16
 800ca3e:	d109      	bne.n	800ca54 <_strtol_l.constprop.0+0x54>
 800ca40:	2c30      	cmp	r4, #48	@ 0x30
 800ca42:	d12a      	bne.n	800ca9a <_strtol_l.constprop.0+0x9a>
 800ca44:	782a      	ldrb	r2, [r5, #0]
 800ca46:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ca4a:	2a58      	cmp	r2, #88	@ 0x58
 800ca4c:	d125      	bne.n	800ca9a <_strtol_l.constprop.0+0x9a>
 800ca4e:	786c      	ldrb	r4, [r5, #1]
 800ca50:	2310      	movs	r3, #16
 800ca52:	3502      	adds	r5, #2
 800ca54:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ca58:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	fbbc f9f3 	udiv	r9, ip, r3
 800ca62:	4610      	mov	r0, r2
 800ca64:	fb03 ca19 	mls	sl, r3, r9, ip
 800ca68:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ca6c:	2f09      	cmp	r7, #9
 800ca6e:	d81b      	bhi.n	800caa8 <_strtol_l.constprop.0+0xa8>
 800ca70:	463c      	mov	r4, r7
 800ca72:	42a3      	cmp	r3, r4
 800ca74:	dd27      	ble.n	800cac6 <_strtol_l.constprop.0+0xc6>
 800ca76:	1c57      	adds	r7, r2, #1
 800ca78:	d007      	beq.n	800ca8a <_strtol_l.constprop.0+0x8a>
 800ca7a:	4581      	cmp	r9, r0
 800ca7c:	d320      	bcc.n	800cac0 <_strtol_l.constprop.0+0xc0>
 800ca7e:	d101      	bne.n	800ca84 <_strtol_l.constprop.0+0x84>
 800ca80:	45a2      	cmp	sl, r4
 800ca82:	db1d      	blt.n	800cac0 <_strtol_l.constprop.0+0xc0>
 800ca84:	fb00 4003 	mla	r0, r0, r3, r4
 800ca88:	2201      	movs	r2, #1
 800ca8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca8e:	e7eb      	b.n	800ca68 <_strtol_l.constprop.0+0x68>
 800ca90:	2c2b      	cmp	r4, #43	@ 0x2b
 800ca92:	bf04      	itt	eq
 800ca94:	782c      	ldrbeq	r4, [r5, #0]
 800ca96:	1c95      	addeq	r5, r2, #2
 800ca98:	e7cf      	b.n	800ca3a <_strtol_l.constprop.0+0x3a>
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d1da      	bne.n	800ca54 <_strtol_l.constprop.0+0x54>
 800ca9e:	2c30      	cmp	r4, #48	@ 0x30
 800caa0:	bf0c      	ite	eq
 800caa2:	2308      	moveq	r3, #8
 800caa4:	230a      	movne	r3, #10
 800caa6:	e7d5      	b.n	800ca54 <_strtol_l.constprop.0+0x54>
 800caa8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800caac:	2f19      	cmp	r7, #25
 800caae:	d801      	bhi.n	800cab4 <_strtol_l.constprop.0+0xb4>
 800cab0:	3c37      	subs	r4, #55	@ 0x37
 800cab2:	e7de      	b.n	800ca72 <_strtol_l.constprop.0+0x72>
 800cab4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cab8:	2f19      	cmp	r7, #25
 800caba:	d804      	bhi.n	800cac6 <_strtol_l.constprop.0+0xc6>
 800cabc:	3c57      	subs	r4, #87	@ 0x57
 800cabe:	e7d8      	b.n	800ca72 <_strtol_l.constprop.0+0x72>
 800cac0:	f04f 32ff 	mov.w	r2, #4294967295
 800cac4:	e7e1      	b.n	800ca8a <_strtol_l.constprop.0+0x8a>
 800cac6:	1c53      	adds	r3, r2, #1
 800cac8:	d108      	bne.n	800cadc <_strtol_l.constprop.0+0xdc>
 800caca:	2322      	movs	r3, #34	@ 0x22
 800cacc:	f8ce 3000 	str.w	r3, [lr]
 800cad0:	4660      	mov	r0, ip
 800cad2:	f1b8 0f00 	cmp.w	r8, #0
 800cad6:	d0a0      	beq.n	800ca1a <_strtol_l.constprop.0+0x1a>
 800cad8:	1e69      	subs	r1, r5, #1
 800cada:	e006      	b.n	800caea <_strtol_l.constprop.0+0xea>
 800cadc:	b106      	cbz	r6, 800cae0 <_strtol_l.constprop.0+0xe0>
 800cade:	4240      	negs	r0, r0
 800cae0:	f1b8 0f00 	cmp.w	r8, #0
 800cae4:	d099      	beq.n	800ca1a <_strtol_l.constprop.0+0x1a>
 800cae6:	2a00      	cmp	r2, #0
 800cae8:	d1f6      	bne.n	800cad8 <_strtol_l.constprop.0+0xd8>
 800caea:	f8c8 1000 	str.w	r1, [r8]
 800caee:	e794      	b.n	800ca1a <_strtol_l.constprop.0+0x1a>
 800caf0:	0800daf1 	.word	0x0800daf1

0800caf4 <_strtol_r>:
 800caf4:	f7ff bf84 	b.w	800ca00 <_strtol_l.constprop.0>

0800caf8 <__ascii_wctomb>:
 800caf8:	4603      	mov	r3, r0
 800cafa:	4608      	mov	r0, r1
 800cafc:	b141      	cbz	r1, 800cb10 <__ascii_wctomb+0x18>
 800cafe:	2aff      	cmp	r2, #255	@ 0xff
 800cb00:	d904      	bls.n	800cb0c <__ascii_wctomb+0x14>
 800cb02:	228a      	movs	r2, #138	@ 0x8a
 800cb04:	601a      	str	r2, [r3, #0]
 800cb06:	f04f 30ff 	mov.w	r0, #4294967295
 800cb0a:	4770      	bx	lr
 800cb0c:	700a      	strb	r2, [r1, #0]
 800cb0e:	2001      	movs	r0, #1
 800cb10:	4770      	bx	lr

0800cb12 <__ssputs_r>:
 800cb12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb16:	688e      	ldr	r6, [r1, #8]
 800cb18:	461f      	mov	r7, r3
 800cb1a:	42be      	cmp	r6, r7
 800cb1c:	680b      	ldr	r3, [r1, #0]
 800cb1e:	4682      	mov	sl, r0
 800cb20:	460c      	mov	r4, r1
 800cb22:	4690      	mov	r8, r2
 800cb24:	d82d      	bhi.n	800cb82 <__ssputs_r+0x70>
 800cb26:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cb2a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cb2e:	d026      	beq.n	800cb7e <__ssputs_r+0x6c>
 800cb30:	6965      	ldr	r5, [r4, #20]
 800cb32:	6909      	ldr	r1, [r1, #16]
 800cb34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cb38:	eba3 0901 	sub.w	r9, r3, r1
 800cb3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cb40:	1c7b      	adds	r3, r7, #1
 800cb42:	444b      	add	r3, r9
 800cb44:	106d      	asrs	r5, r5, #1
 800cb46:	429d      	cmp	r5, r3
 800cb48:	bf38      	it	cc
 800cb4a:	461d      	movcc	r5, r3
 800cb4c:	0553      	lsls	r3, r2, #21
 800cb4e:	d527      	bpl.n	800cba0 <__ssputs_r+0x8e>
 800cb50:	4629      	mov	r1, r5
 800cb52:	f7fb ffdf 	bl	8008b14 <_malloc_r>
 800cb56:	4606      	mov	r6, r0
 800cb58:	b360      	cbz	r0, 800cbb4 <__ssputs_r+0xa2>
 800cb5a:	6921      	ldr	r1, [r4, #16]
 800cb5c:	464a      	mov	r2, r9
 800cb5e:	f7fe f880 	bl	800ac62 <memcpy>
 800cb62:	89a3      	ldrh	r3, [r4, #12]
 800cb64:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cb68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb6c:	81a3      	strh	r3, [r4, #12]
 800cb6e:	6126      	str	r6, [r4, #16]
 800cb70:	6165      	str	r5, [r4, #20]
 800cb72:	444e      	add	r6, r9
 800cb74:	eba5 0509 	sub.w	r5, r5, r9
 800cb78:	6026      	str	r6, [r4, #0]
 800cb7a:	60a5      	str	r5, [r4, #8]
 800cb7c:	463e      	mov	r6, r7
 800cb7e:	42be      	cmp	r6, r7
 800cb80:	d900      	bls.n	800cb84 <__ssputs_r+0x72>
 800cb82:	463e      	mov	r6, r7
 800cb84:	6820      	ldr	r0, [r4, #0]
 800cb86:	4632      	mov	r2, r6
 800cb88:	4641      	mov	r1, r8
 800cb8a:	f000 fb7b 	bl	800d284 <memmove>
 800cb8e:	68a3      	ldr	r3, [r4, #8]
 800cb90:	1b9b      	subs	r3, r3, r6
 800cb92:	60a3      	str	r3, [r4, #8]
 800cb94:	6823      	ldr	r3, [r4, #0]
 800cb96:	4433      	add	r3, r6
 800cb98:	6023      	str	r3, [r4, #0]
 800cb9a:	2000      	movs	r0, #0
 800cb9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cba0:	462a      	mov	r2, r5
 800cba2:	f000 fbc6 	bl	800d332 <_realloc_r>
 800cba6:	4606      	mov	r6, r0
 800cba8:	2800      	cmp	r0, #0
 800cbaa:	d1e0      	bne.n	800cb6e <__ssputs_r+0x5c>
 800cbac:	6921      	ldr	r1, [r4, #16]
 800cbae:	4650      	mov	r0, sl
 800cbb0:	f7fe fede 	bl	800b970 <_free_r>
 800cbb4:	230c      	movs	r3, #12
 800cbb6:	f8ca 3000 	str.w	r3, [sl]
 800cbba:	89a3      	ldrh	r3, [r4, #12]
 800cbbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbc0:	81a3      	strh	r3, [r4, #12]
 800cbc2:	f04f 30ff 	mov.w	r0, #4294967295
 800cbc6:	e7e9      	b.n	800cb9c <__ssputs_r+0x8a>

0800cbc8 <_svfiprintf_r>:
 800cbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbcc:	4698      	mov	r8, r3
 800cbce:	898b      	ldrh	r3, [r1, #12]
 800cbd0:	061b      	lsls	r3, r3, #24
 800cbd2:	b09d      	sub	sp, #116	@ 0x74
 800cbd4:	4607      	mov	r7, r0
 800cbd6:	460d      	mov	r5, r1
 800cbd8:	4614      	mov	r4, r2
 800cbda:	d510      	bpl.n	800cbfe <_svfiprintf_r+0x36>
 800cbdc:	690b      	ldr	r3, [r1, #16]
 800cbde:	b973      	cbnz	r3, 800cbfe <_svfiprintf_r+0x36>
 800cbe0:	2140      	movs	r1, #64	@ 0x40
 800cbe2:	f7fb ff97 	bl	8008b14 <_malloc_r>
 800cbe6:	6028      	str	r0, [r5, #0]
 800cbe8:	6128      	str	r0, [r5, #16]
 800cbea:	b930      	cbnz	r0, 800cbfa <_svfiprintf_r+0x32>
 800cbec:	230c      	movs	r3, #12
 800cbee:	603b      	str	r3, [r7, #0]
 800cbf0:	f04f 30ff 	mov.w	r0, #4294967295
 800cbf4:	b01d      	add	sp, #116	@ 0x74
 800cbf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbfa:	2340      	movs	r3, #64	@ 0x40
 800cbfc:	616b      	str	r3, [r5, #20]
 800cbfe:	2300      	movs	r3, #0
 800cc00:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc02:	2320      	movs	r3, #32
 800cc04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cc08:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc0c:	2330      	movs	r3, #48	@ 0x30
 800cc0e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cdac <_svfiprintf_r+0x1e4>
 800cc12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cc16:	f04f 0901 	mov.w	r9, #1
 800cc1a:	4623      	mov	r3, r4
 800cc1c:	469a      	mov	sl, r3
 800cc1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc22:	b10a      	cbz	r2, 800cc28 <_svfiprintf_r+0x60>
 800cc24:	2a25      	cmp	r2, #37	@ 0x25
 800cc26:	d1f9      	bne.n	800cc1c <_svfiprintf_r+0x54>
 800cc28:	ebba 0b04 	subs.w	fp, sl, r4
 800cc2c:	d00b      	beq.n	800cc46 <_svfiprintf_r+0x7e>
 800cc2e:	465b      	mov	r3, fp
 800cc30:	4622      	mov	r2, r4
 800cc32:	4629      	mov	r1, r5
 800cc34:	4638      	mov	r0, r7
 800cc36:	f7ff ff6c 	bl	800cb12 <__ssputs_r>
 800cc3a:	3001      	adds	r0, #1
 800cc3c:	f000 80a7 	beq.w	800cd8e <_svfiprintf_r+0x1c6>
 800cc40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc42:	445a      	add	r2, fp
 800cc44:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc46:	f89a 3000 	ldrb.w	r3, [sl]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	f000 809f 	beq.w	800cd8e <_svfiprintf_r+0x1c6>
 800cc50:	2300      	movs	r3, #0
 800cc52:	f04f 32ff 	mov.w	r2, #4294967295
 800cc56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc5a:	f10a 0a01 	add.w	sl, sl, #1
 800cc5e:	9304      	str	r3, [sp, #16]
 800cc60:	9307      	str	r3, [sp, #28]
 800cc62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cc66:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc68:	4654      	mov	r4, sl
 800cc6a:	2205      	movs	r2, #5
 800cc6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc70:	484e      	ldr	r0, [pc, #312]	@ (800cdac <_svfiprintf_r+0x1e4>)
 800cc72:	f7f3 fab5 	bl	80001e0 <memchr>
 800cc76:	9a04      	ldr	r2, [sp, #16]
 800cc78:	b9d8      	cbnz	r0, 800ccb2 <_svfiprintf_r+0xea>
 800cc7a:	06d0      	lsls	r0, r2, #27
 800cc7c:	bf44      	itt	mi
 800cc7e:	2320      	movmi	r3, #32
 800cc80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc84:	0711      	lsls	r1, r2, #28
 800cc86:	bf44      	itt	mi
 800cc88:	232b      	movmi	r3, #43	@ 0x2b
 800cc8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc8e:	f89a 3000 	ldrb.w	r3, [sl]
 800cc92:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc94:	d015      	beq.n	800ccc2 <_svfiprintf_r+0xfa>
 800cc96:	9a07      	ldr	r2, [sp, #28]
 800cc98:	4654      	mov	r4, sl
 800cc9a:	2000      	movs	r0, #0
 800cc9c:	f04f 0c0a 	mov.w	ip, #10
 800cca0:	4621      	mov	r1, r4
 800cca2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cca6:	3b30      	subs	r3, #48	@ 0x30
 800cca8:	2b09      	cmp	r3, #9
 800ccaa:	d94b      	bls.n	800cd44 <_svfiprintf_r+0x17c>
 800ccac:	b1b0      	cbz	r0, 800ccdc <_svfiprintf_r+0x114>
 800ccae:	9207      	str	r2, [sp, #28]
 800ccb0:	e014      	b.n	800ccdc <_svfiprintf_r+0x114>
 800ccb2:	eba0 0308 	sub.w	r3, r0, r8
 800ccb6:	fa09 f303 	lsl.w	r3, r9, r3
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	9304      	str	r3, [sp, #16]
 800ccbe:	46a2      	mov	sl, r4
 800ccc0:	e7d2      	b.n	800cc68 <_svfiprintf_r+0xa0>
 800ccc2:	9b03      	ldr	r3, [sp, #12]
 800ccc4:	1d19      	adds	r1, r3, #4
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	9103      	str	r1, [sp, #12]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	bfbb      	ittet	lt
 800ccce:	425b      	neglt	r3, r3
 800ccd0:	f042 0202 	orrlt.w	r2, r2, #2
 800ccd4:	9307      	strge	r3, [sp, #28]
 800ccd6:	9307      	strlt	r3, [sp, #28]
 800ccd8:	bfb8      	it	lt
 800ccda:	9204      	strlt	r2, [sp, #16]
 800ccdc:	7823      	ldrb	r3, [r4, #0]
 800ccde:	2b2e      	cmp	r3, #46	@ 0x2e
 800cce0:	d10a      	bne.n	800ccf8 <_svfiprintf_r+0x130>
 800cce2:	7863      	ldrb	r3, [r4, #1]
 800cce4:	2b2a      	cmp	r3, #42	@ 0x2a
 800cce6:	d132      	bne.n	800cd4e <_svfiprintf_r+0x186>
 800cce8:	9b03      	ldr	r3, [sp, #12]
 800ccea:	1d1a      	adds	r2, r3, #4
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	9203      	str	r2, [sp, #12]
 800ccf0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ccf4:	3402      	adds	r4, #2
 800ccf6:	9305      	str	r3, [sp, #20]
 800ccf8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cdbc <_svfiprintf_r+0x1f4>
 800ccfc:	7821      	ldrb	r1, [r4, #0]
 800ccfe:	2203      	movs	r2, #3
 800cd00:	4650      	mov	r0, sl
 800cd02:	f7f3 fa6d 	bl	80001e0 <memchr>
 800cd06:	b138      	cbz	r0, 800cd18 <_svfiprintf_r+0x150>
 800cd08:	9b04      	ldr	r3, [sp, #16]
 800cd0a:	eba0 000a 	sub.w	r0, r0, sl
 800cd0e:	2240      	movs	r2, #64	@ 0x40
 800cd10:	4082      	lsls	r2, r0
 800cd12:	4313      	orrs	r3, r2
 800cd14:	3401      	adds	r4, #1
 800cd16:	9304      	str	r3, [sp, #16]
 800cd18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd1c:	4824      	ldr	r0, [pc, #144]	@ (800cdb0 <_svfiprintf_r+0x1e8>)
 800cd1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cd22:	2206      	movs	r2, #6
 800cd24:	f7f3 fa5c 	bl	80001e0 <memchr>
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	d036      	beq.n	800cd9a <_svfiprintf_r+0x1d2>
 800cd2c:	4b21      	ldr	r3, [pc, #132]	@ (800cdb4 <_svfiprintf_r+0x1ec>)
 800cd2e:	bb1b      	cbnz	r3, 800cd78 <_svfiprintf_r+0x1b0>
 800cd30:	9b03      	ldr	r3, [sp, #12]
 800cd32:	3307      	adds	r3, #7
 800cd34:	f023 0307 	bic.w	r3, r3, #7
 800cd38:	3308      	adds	r3, #8
 800cd3a:	9303      	str	r3, [sp, #12]
 800cd3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd3e:	4433      	add	r3, r6
 800cd40:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd42:	e76a      	b.n	800cc1a <_svfiprintf_r+0x52>
 800cd44:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd48:	460c      	mov	r4, r1
 800cd4a:	2001      	movs	r0, #1
 800cd4c:	e7a8      	b.n	800cca0 <_svfiprintf_r+0xd8>
 800cd4e:	2300      	movs	r3, #0
 800cd50:	3401      	adds	r4, #1
 800cd52:	9305      	str	r3, [sp, #20]
 800cd54:	4619      	mov	r1, r3
 800cd56:	f04f 0c0a 	mov.w	ip, #10
 800cd5a:	4620      	mov	r0, r4
 800cd5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd60:	3a30      	subs	r2, #48	@ 0x30
 800cd62:	2a09      	cmp	r2, #9
 800cd64:	d903      	bls.n	800cd6e <_svfiprintf_r+0x1a6>
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d0c6      	beq.n	800ccf8 <_svfiprintf_r+0x130>
 800cd6a:	9105      	str	r1, [sp, #20]
 800cd6c:	e7c4      	b.n	800ccf8 <_svfiprintf_r+0x130>
 800cd6e:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd72:	4604      	mov	r4, r0
 800cd74:	2301      	movs	r3, #1
 800cd76:	e7f0      	b.n	800cd5a <_svfiprintf_r+0x192>
 800cd78:	ab03      	add	r3, sp, #12
 800cd7a:	9300      	str	r3, [sp, #0]
 800cd7c:	462a      	mov	r2, r5
 800cd7e:	4b0e      	ldr	r3, [pc, #56]	@ (800cdb8 <_svfiprintf_r+0x1f0>)
 800cd80:	a904      	add	r1, sp, #16
 800cd82:	4638      	mov	r0, r7
 800cd84:	f7fc fe5e 	bl	8009a44 <_printf_float>
 800cd88:	1c42      	adds	r2, r0, #1
 800cd8a:	4606      	mov	r6, r0
 800cd8c:	d1d6      	bne.n	800cd3c <_svfiprintf_r+0x174>
 800cd8e:	89ab      	ldrh	r3, [r5, #12]
 800cd90:	065b      	lsls	r3, r3, #25
 800cd92:	f53f af2d 	bmi.w	800cbf0 <_svfiprintf_r+0x28>
 800cd96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd98:	e72c      	b.n	800cbf4 <_svfiprintf_r+0x2c>
 800cd9a:	ab03      	add	r3, sp, #12
 800cd9c:	9300      	str	r3, [sp, #0]
 800cd9e:	462a      	mov	r2, r5
 800cda0:	4b05      	ldr	r3, [pc, #20]	@ (800cdb8 <_svfiprintf_r+0x1f0>)
 800cda2:	a904      	add	r1, sp, #16
 800cda4:	4638      	mov	r0, r7
 800cda6:	f7fd f8e5 	bl	8009f74 <_printf_i>
 800cdaa:	e7ed      	b.n	800cd88 <_svfiprintf_r+0x1c0>
 800cdac:	0800dbf1 	.word	0x0800dbf1
 800cdb0:	0800dbfb 	.word	0x0800dbfb
 800cdb4:	08009a45 	.word	0x08009a45
 800cdb8:	0800cb13 	.word	0x0800cb13
 800cdbc:	0800dbf7 	.word	0x0800dbf7

0800cdc0 <__sfputc_r>:
 800cdc0:	6893      	ldr	r3, [r2, #8]
 800cdc2:	3b01      	subs	r3, #1
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	b410      	push	{r4}
 800cdc8:	6093      	str	r3, [r2, #8]
 800cdca:	da08      	bge.n	800cdde <__sfputc_r+0x1e>
 800cdcc:	6994      	ldr	r4, [r2, #24]
 800cdce:	42a3      	cmp	r3, r4
 800cdd0:	db01      	blt.n	800cdd6 <__sfputc_r+0x16>
 800cdd2:	290a      	cmp	r1, #10
 800cdd4:	d103      	bne.n	800cdde <__sfputc_r+0x1e>
 800cdd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdda:	f7fd bd94 	b.w	800a906 <__swbuf_r>
 800cdde:	6813      	ldr	r3, [r2, #0]
 800cde0:	1c58      	adds	r0, r3, #1
 800cde2:	6010      	str	r0, [r2, #0]
 800cde4:	7019      	strb	r1, [r3, #0]
 800cde6:	4608      	mov	r0, r1
 800cde8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdec:	4770      	bx	lr

0800cdee <__sfputs_r>:
 800cdee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdf0:	4606      	mov	r6, r0
 800cdf2:	460f      	mov	r7, r1
 800cdf4:	4614      	mov	r4, r2
 800cdf6:	18d5      	adds	r5, r2, r3
 800cdf8:	42ac      	cmp	r4, r5
 800cdfa:	d101      	bne.n	800ce00 <__sfputs_r+0x12>
 800cdfc:	2000      	movs	r0, #0
 800cdfe:	e007      	b.n	800ce10 <__sfputs_r+0x22>
 800ce00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce04:	463a      	mov	r2, r7
 800ce06:	4630      	mov	r0, r6
 800ce08:	f7ff ffda 	bl	800cdc0 <__sfputc_r>
 800ce0c:	1c43      	adds	r3, r0, #1
 800ce0e:	d1f3      	bne.n	800cdf8 <__sfputs_r+0xa>
 800ce10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ce14 <_vfiprintf_r>:
 800ce14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce18:	460d      	mov	r5, r1
 800ce1a:	b09d      	sub	sp, #116	@ 0x74
 800ce1c:	4614      	mov	r4, r2
 800ce1e:	4698      	mov	r8, r3
 800ce20:	4606      	mov	r6, r0
 800ce22:	b118      	cbz	r0, 800ce2c <_vfiprintf_r+0x18>
 800ce24:	6a03      	ldr	r3, [r0, #32]
 800ce26:	b90b      	cbnz	r3, 800ce2c <_vfiprintf_r+0x18>
 800ce28:	f7fd fc64 	bl	800a6f4 <__sinit>
 800ce2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce2e:	07d9      	lsls	r1, r3, #31
 800ce30:	d405      	bmi.n	800ce3e <_vfiprintf_r+0x2a>
 800ce32:	89ab      	ldrh	r3, [r5, #12]
 800ce34:	059a      	lsls	r2, r3, #22
 800ce36:	d402      	bmi.n	800ce3e <_vfiprintf_r+0x2a>
 800ce38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce3a:	f7fd ff10 	bl	800ac5e <__retarget_lock_acquire_recursive>
 800ce3e:	89ab      	ldrh	r3, [r5, #12]
 800ce40:	071b      	lsls	r3, r3, #28
 800ce42:	d501      	bpl.n	800ce48 <_vfiprintf_r+0x34>
 800ce44:	692b      	ldr	r3, [r5, #16]
 800ce46:	b99b      	cbnz	r3, 800ce70 <_vfiprintf_r+0x5c>
 800ce48:	4629      	mov	r1, r5
 800ce4a:	4630      	mov	r0, r6
 800ce4c:	f7fd fd9a 	bl	800a984 <__swsetup_r>
 800ce50:	b170      	cbz	r0, 800ce70 <_vfiprintf_r+0x5c>
 800ce52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce54:	07dc      	lsls	r4, r3, #31
 800ce56:	d504      	bpl.n	800ce62 <_vfiprintf_r+0x4e>
 800ce58:	f04f 30ff 	mov.w	r0, #4294967295
 800ce5c:	b01d      	add	sp, #116	@ 0x74
 800ce5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce62:	89ab      	ldrh	r3, [r5, #12]
 800ce64:	0598      	lsls	r0, r3, #22
 800ce66:	d4f7      	bmi.n	800ce58 <_vfiprintf_r+0x44>
 800ce68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce6a:	f7fd fef9 	bl	800ac60 <__retarget_lock_release_recursive>
 800ce6e:	e7f3      	b.n	800ce58 <_vfiprintf_r+0x44>
 800ce70:	2300      	movs	r3, #0
 800ce72:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce74:	2320      	movs	r3, #32
 800ce76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce7e:	2330      	movs	r3, #48	@ 0x30
 800ce80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d030 <_vfiprintf_r+0x21c>
 800ce84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce88:	f04f 0901 	mov.w	r9, #1
 800ce8c:	4623      	mov	r3, r4
 800ce8e:	469a      	mov	sl, r3
 800ce90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce94:	b10a      	cbz	r2, 800ce9a <_vfiprintf_r+0x86>
 800ce96:	2a25      	cmp	r2, #37	@ 0x25
 800ce98:	d1f9      	bne.n	800ce8e <_vfiprintf_r+0x7a>
 800ce9a:	ebba 0b04 	subs.w	fp, sl, r4
 800ce9e:	d00b      	beq.n	800ceb8 <_vfiprintf_r+0xa4>
 800cea0:	465b      	mov	r3, fp
 800cea2:	4622      	mov	r2, r4
 800cea4:	4629      	mov	r1, r5
 800cea6:	4630      	mov	r0, r6
 800cea8:	f7ff ffa1 	bl	800cdee <__sfputs_r>
 800ceac:	3001      	adds	r0, #1
 800ceae:	f000 80a7 	beq.w	800d000 <_vfiprintf_r+0x1ec>
 800ceb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ceb4:	445a      	add	r2, fp
 800ceb6:	9209      	str	r2, [sp, #36]	@ 0x24
 800ceb8:	f89a 3000 	ldrb.w	r3, [sl]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	f000 809f 	beq.w	800d000 <_vfiprintf_r+0x1ec>
 800cec2:	2300      	movs	r3, #0
 800cec4:	f04f 32ff 	mov.w	r2, #4294967295
 800cec8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cecc:	f10a 0a01 	add.w	sl, sl, #1
 800ced0:	9304      	str	r3, [sp, #16]
 800ced2:	9307      	str	r3, [sp, #28]
 800ced4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ced8:	931a      	str	r3, [sp, #104]	@ 0x68
 800ceda:	4654      	mov	r4, sl
 800cedc:	2205      	movs	r2, #5
 800cede:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cee2:	4853      	ldr	r0, [pc, #332]	@ (800d030 <_vfiprintf_r+0x21c>)
 800cee4:	f7f3 f97c 	bl	80001e0 <memchr>
 800cee8:	9a04      	ldr	r2, [sp, #16]
 800ceea:	b9d8      	cbnz	r0, 800cf24 <_vfiprintf_r+0x110>
 800ceec:	06d1      	lsls	r1, r2, #27
 800ceee:	bf44      	itt	mi
 800cef0:	2320      	movmi	r3, #32
 800cef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cef6:	0713      	lsls	r3, r2, #28
 800cef8:	bf44      	itt	mi
 800cefa:	232b      	movmi	r3, #43	@ 0x2b
 800cefc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf00:	f89a 3000 	ldrb.w	r3, [sl]
 800cf04:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf06:	d015      	beq.n	800cf34 <_vfiprintf_r+0x120>
 800cf08:	9a07      	ldr	r2, [sp, #28]
 800cf0a:	4654      	mov	r4, sl
 800cf0c:	2000      	movs	r0, #0
 800cf0e:	f04f 0c0a 	mov.w	ip, #10
 800cf12:	4621      	mov	r1, r4
 800cf14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf18:	3b30      	subs	r3, #48	@ 0x30
 800cf1a:	2b09      	cmp	r3, #9
 800cf1c:	d94b      	bls.n	800cfb6 <_vfiprintf_r+0x1a2>
 800cf1e:	b1b0      	cbz	r0, 800cf4e <_vfiprintf_r+0x13a>
 800cf20:	9207      	str	r2, [sp, #28]
 800cf22:	e014      	b.n	800cf4e <_vfiprintf_r+0x13a>
 800cf24:	eba0 0308 	sub.w	r3, r0, r8
 800cf28:	fa09 f303 	lsl.w	r3, r9, r3
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	9304      	str	r3, [sp, #16]
 800cf30:	46a2      	mov	sl, r4
 800cf32:	e7d2      	b.n	800ceda <_vfiprintf_r+0xc6>
 800cf34:	9b03      	ldr	r3, [sp, #12]
 800cf36:	1d19      	adds	r1, r3, #4
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	9103      	str	r1, [sp, #12]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	bfbb      	ittet	lt
 800cf40:	425b      	neglt	r3, r3
 800cf42:	f042 0202 	orrlt.w	r2, r2, #2
 800cf46:	9307      	strge	r3, [sp, #28]
 800cf48:	9307      	strlt	r3, [sp, #28]
 800cf4a:	bfb8      	it	lt
 800cf4c:	9204      	strlt	r2, [sp, #16]
 800cf4e:	7823      	ldrb	r3, [r4, #0]
 800cf50:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf52:	d10a      	bne.n	800cf6a <_vfiprintf_r+0x156>
 800cf54:	7863      	ldrb	r3, [r4, #1]
 800cf56:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf58:	d132      	bne.n	800cfc0 <_vfiprintf_r+0x1ac>
 800cf5a:	9b03      	ldr	r3, [sp, #12]
 800cf5c:	1d1a      	adds	r2, r3, #4
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	9203      	str	r2, [sp, #12]
 800cf62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf66:	3402      	adds	r4, #2
 800cf68:	9305      	str	r3, [sp, #20]
 800cf6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d040 <_vfiprintf_r+0x22c>
 800cf6e:	7821      	ldrb	r1, [r4, #0]
 800cf70:	2203      	movs	r2, #3
 800cf72:	4650      	mov	r0, sl
 800cf74:	f7f3 f934 	bl	80001e0 <memchr>
 800cf78:	b138      	cbz	r0, 800cf8a <_vfiprintf_r+0x176>
 800cf7a:	9b04      	ldr	r3, [sp, #16]
 800cf7c:	eba0 000a 	sub.w	r0, r0, sl
 800cf80:	2240      	movs	r2, #64	@ 0x40
 800cf82:	4082      	lsls	r2, r0
 800cf84:	4313      	orrs	r3, r2
 800cf86:	3401      	adds	r4, #1
 800cf88:	9304      	str	r3, [sp, #16]
 800cf8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf8e:	4829      	ldr	r0, [pc, #164]	@ (800d034 <_vfiprintf_r+0x220>)
 800cf90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf94:	2206      	movs	r2, #6
 800cf96:	f7f3 f923 	bl	80001e0 <memchr>
 800cf9a:	2800      	cmp	r0, #0
 800cf9c:	d03f      	beq.n	800d01e <_vfiprintf_r+0x20a>
 800cf9e:	4b26      	ldr	r3, [pc, #152]	@ (800d038 <_vfiprintf_r+0x224>)
 800cfa0:	bb1b      	cbnz	r3, 800cfea <_vfiprintf_r+0x1d6>
 800cfa2:	9b03      	ldr	r3, [sp, #12]
 800cfa4:	3307      	adds	r3, #7
 800cfa6:	f023 0307 	bic.w	r3, r3, #7
 800cfaa:	3308      	adds	r3, #8
 800cfac:	9303      	str	r3, [sp, #12]
 800cfae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb0:	443b      	add	r3, r7
 800cfb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfb4:	e76a      	b.n	800ce8c <_vfiprintf_r+0x78>
 800cfb6:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfba:	460c      	mov	r4, r1
 800cfbc:	2001      	movs	r0, #1
 800cfbe:	e7a8      	b.n	800cf12 <_vfiprintf_r+0xfe>
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	3401      	adds	r4, #1
 800cfc4:	9305      	str	r3, [sp, #20]
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	f04f 0c0a 	mov.w	ip, #10
 800cfcc:	4620      	mov	r0, r4
 800cfce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfd2:	3a30      	subs	r2, #48	@ 0x30
 800cfd4:	2a09      	cmp	r2, #9
 800cfd6:	d903      	bls.n	800cfe0 <_vfiprintf_r+0x1cc>
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d0c6      	beq.n	800cf6a <_vfiprintf_r+0x156>
 800cfdc:	9105      	str	r1, [sp, #20]
 800cfde:	e7c4      	b.n	800cf6a <_vfiprintf_r+0x156>
 800cfe0:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfe4:	4604      	mov	r4, r0
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	e7f0      	b.n	800cfcc <_vfiprintf_r+0x1b8>
 800cfea:	ab03      	add	r3, sp, #12
 800cfec:	9300      	str	r3, [sp, #0]
 800cfee:	462a      	mov	r2, r5
 800cff0:	4b12      	ldr	r3, [pc, #72]	@ (800d03c <_vfiprintf_r+0x228>)
 800cff2:	a904      	add	r1, sp, #16
 800cff4:	4630      	mov	r0, r6
 800cff6:	f7fc fd25 	bl	8009a44 <_printf_float>
 800cffa:	4607      	mov	r7, r0
 800cffc:	1c78      	adds	r0, r7, #1
 800cffe:	d1d6      	bne.n	800cfae <_vfiprintf_r+0x19a>
 800d000:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d002:	07d9      	lsls	r1, r3, #31
 800d004:	d405      	bmi.n	800d012 <_vfiprintf_r+0x1fe>
 800d006:	89ab      	ldrh	r3, [r5, #12]
 800d008:	059a      	lsls	r2, r3, #22
 800d00a:	d402      	bmi.n	800d012 <_vfiprintf_r+0x1fe>
 800d00c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d00e:	f7fd fe27 	bl	800ac60 <__retarget_lock_release_recursive>
 800d012:	89ab      	ldrh	r3, [r5, #12]
 800d014:	065b      	lsls	r3, r3, #25
 800d016:	f53f af1f 	bmi.w	800ce58 <_vfiprintf_r+0x44>
 800d01a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d01c:	e71e      	b.n	800ce5c <_vfiprintf_r+0x48>
 800d01e:	ab03      	add	r3, sp, #12
 800d020:	9300      	str	r3, [sp, #0]
 800d022:	462a      	mov	r2, r5
 800d024:	4b05      	ldr	r3, [pc, #20]	@ (800d03c <_vfiprintf_r+0x228>)
 800d026:	a904      	add	r1, sp, #16
 800d028:	4630      	mov	r0, r6
 800d02a:	f7fc ffa3 	bl	8009f74 <_printf_i>
 800d02e:	e7e4      	b.n	800cffa <_vfiprintf_r+0x1e6>
 800d030:	0800dbf1 	.word	0x0800dbf1
 800d034:	0800dbfb 	.word	0x0800dbfb
 800d038:	08009a45 	.word	0x08009a45
 800d03c:	0800cdef 	.word	0x0800cdef
 800d040:	0800dbf7 	.word	0x0800dbf7

0800d044 <__sflush_r>:
 800d044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d04c:	0716      	lsls	r6, r2, #28
 800d04e:	4605      	mov	r5, r0
 800d050:	460c      	mov	r4, r1
 800d052:	d454      	bmi.n	800d0fe <__sflush_r+0xba>
 800d054:	684b      	ldr	r3, [r1, #4]
 800d056:	2b00      	cmp	r3, #0
 800d058:	dc02      	bgt.n	800d060 <__sflush_r+0x1c>
 800d05a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	dd48      	ble.n	800d0f2 <__sflush_r+0xae>
 800d060:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d062:	2e00      	cmp	r6, #0
 800d064:	d045      	beq.n	800d0f2 <__sflush_r+0xae>
 800d066:	2300      	movs	r3, #0
 800d068:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d06c:	682f      	ldr	r7, [r5, #0]
 800d06e:	6a21      	ldr	r1, [r4, #32]
 800d070:	602b      	str	r3, [r5, #0]
 800d072:	d030      	beq.n	800d0d6 <__sflush_r+0x92>
 800d074:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d076:	89a3      	ldrh	r3, [r4, #12]
 800d078:	0759      	lsls	r1, r3, #29
 800d07a:	d505      	bpl.n	800d088 <__sflush_r+0x44>
 800d07c:	6863      	ldr	r3, [r4, #4]
 800d07e:	1ad2      	subs	r2, r2, r3
 800d080:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d082:	b10b      	cbz	r3, 800d088 <__sflush_r+0x44>
 800d084:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d086:	1ad2      	subs	r2, r2, r3
 800d088:	2300      	movs	r3, #0
 800d08a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d08c:	6a21      	ldr	r1, [r4, #32]
 800d08e:	4628      	mov	r0, r5
 800d090:	47b0      	blx	r6
 800d092:	1c43      	adds	r3, r0, #1
 800d094:	89a3      	ldrh	r3, [r4, #12]
 800d096:	d106      	bne.n	800d0a6 <__sflush_r+0x62>
 800d098:	6829      	ldr	r1, [r5, #0]
 800d09a:	291d      	cmp	r1, #29
 800d09c:	d82b      	bhi.n	800d0f6 <__sflush_r+0xb2>
 800d09e:	4a2a      	ldr	r2, [pc, #168]	@ (800d148 <__sflush_r+0x104>)
 800d0a0:	410a      	asrs	r2, r1
 800d0a2:	07d6      	lsls	r6, r2, #31
 800d0a4:	d427      	bmi.n	800d0f6 <__sflush_r+0xb2>
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	6062      	str	r2, [r4, #4]
 800d0aa:	04d9      	lsls	r1, r3, #19
 800d0ac:	6922      	ldr	r2, [r4, #16]
 800d0ae:	6022      	str	r2, [r4, #0]
 800d0b0:	d504      	bpl.n	800d0bc <__sflush_r+0x78>
 800d0b2:	1c42      	adds	r2, r0, #1
 800d0b4:	d101      	bne.n	800d0ba <__sflush_r+0x76>
 800d0b6:	682b      	ldr	r3, [r5, #0]
 800d0b8:	b903      	cbnz	r3, 800d0bc <__sflush_r+0x78>
 800d0ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800d0bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d0be:	602f      	str	r7, [r5, #0]
 800d0c0:	b1b9      	cbz	r1, 800d0f2 <__sflush_r+0xae>
 800d0c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d0c6:	4299      	cmp	r1, r3
 800d0c8:	d002      	beq.n	800d0d0 <__sflush_r+0x8c>
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	f7fe fc50 	bl	800b970 <_free_r>
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d0d4:	e00d      	b.n	800d0f2 <__sflush_r+0xae>
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	4628      	mov	r0, r5
 800d0da:	47b0      	blx	r6
 800d0dc:	4602      	mov	r2, r0
 800d0de:	1c50      	adds	r0, r2, #1
 800d0e0:	d1c9      	bne.n	800d076 <__sflush_r+0x32>
 800d0e2:	682b      	ldr	r3, [r5, #0]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d0c6      	beq.n	800d076 <__sflush_r+0x32>
 800d0e8:	2b1d      	cmp	r3, #29
 800d0ea:	d001      	beq.n	800d0f0 <__sflush_r+0xac>
 800d0ec:	2b16      	cmp	r3, #22
 800d0ee:	d11e      	bne.n	800d12e <__sflush_r+0xea>
 800d0f0:	602f      	str	r7, [r5, #0]
 800d0f2:	2000      	movs	r0, #0
 800d0f4:	e022      	b.n	800d13c <__sflush_r+0xf8>
 800d0f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0fa:	b21b      	sxth	r3, r3
 800d0fc:	e01b      	b.n	800d136 <__sflush_r+0xf2>
 800d0fe:	690f      	ldr	r7, [r1, #16]
 800d100:	2f00      	cmp	r7, #0
 800d102:	d0f6      	beq.n	800d0f2 <__sflush_r+0xae>
 800d104:	0793      	lsls	r3, r2, #30
 800d106:	680e      	ldr	r6, [r1, #0]
 800d108:	bf08      	it	eq
 800d10a:	694b      	ldreq	r3, [r1, #20]
 800d10c:	600f      	str	r7, [r1, #0]
 800d10e:	bf18      	it	ne
 800d110:	2300      	movne	r3, #0
 800d112:	eba6 0807 	sub.w	r8, r6, r7
 800d116:	608b      	str	r3, [r1, #8]
 800d118:	f1b8 0f00 	cmp.w	r8, #0
 800d11c:	dde9      	ble.n	800d0f2 <__sflush_r+0xae>
 800d11e:	6a21      	ldr	r1, [r4, #32]
 800d120:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d122:	4643      	mov	r3, r8
 800d124:	463a      	mov	r2, r7
 800d126:	4628      	mov	r0, r5
 800d128:	47b0      	blx	r6
 800d12a:	2800      	cmp	r0, #0
 800d12c:	dc08      	bgt.n	800d140 <__sflush_r+0xfc>
 800d12e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d136:	81a3      	strh	r3, [r4, #12]
 800d138:	f04f 30ff 	mov.w	r0, #4294967295
 800d13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d140:	4407      	add	r7, r0
 800d142:	eba8 0800 	sub.w	r8, r8, r0
 800d146:	e7e7      	b.n	800d118 <__sflush_r+0xd4>
 800d148:	dfbffffe 	.word	0xdfbffffe

0800d14c <_fflush_r>:
 800d14c:	b538      	push	{r3, r4, r5, lr}
 800d14e:	690b      	ldr	r3, [r1, #16]
 800d150:	4605      	mov	r5, r0
 800d152:	460c      	mov	r4, r1
 800d154:	b913      	cbnz	r3, 800d15c <_fflush_r+0x10>
 800d156:	2500      	movs	r5, #0
 800d158:	4628      	mov	r0, r5
 800d15a:	bd38      	pop	{r3, r4, r5, pc}
 800d15c:	b118      	cbz	r0, 800d166 <_fflush_r+0x1a>
 800d15e:	6a03      	ldr	r3, [r0, #32]
 800d160:	b90b      	cbnz	r3, 800d166 <_fflush_r+0x1a>
 800d162:	f7fd fac7 	bl	800a6f4 <__sinit>
 800d166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d0f3      	beq.n	800d156 <_fflush_r+0xa>
 800d16e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d170:	07d0      	lsls	r0, r2, #31
 800d172:	d404      	bmi.n	800d17e <_fflush_r+0x32>
 800d174:	0599      	lsls	r1, r3, #22
 800d176:	d402      	bmi.n	800d17e <_fflush_r+0x32>
 800d178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d17a:	f7fd fd70 	bl	800ac5e <__retarget_lock_acquire_recursive>
 800d17e:	4628      	mov	r0, r5
 800d180:	4621      	mov	r1, r4
 800d182:	f7ff ff5f 	bl	800d044 <__sflush_r>
 800d186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d188:	07da      	lsls	r2, r3, #31
 800d18a:	4605      	mov	r5, r0
 800d18c:	d4e4      	bmi.n	800d158 <_fflush_r+0xc>
 800d18e:	89a3      	ldrh	r3, [r4, #12]
 800d190:	059b      	lsls	r3, r3, #22
 800d192:	d4e1      	bmi.n	800d158 <_fflush_r+0xc>
 800d194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d196:	f7fd fd63 	bl	800ac60 <__retarget_lock_release_recursive>
 800d19a:	e7dd      	b.n	800d158 <_fflush_r+0xc>

0800d19c <fiprintf>:
 800d19c:	b40e      	push	{r1, r2, r3}
 800d19e:	b503      	push	{r0, r1, lr}
 800d1a0:	4601      	mov	r1, r0
 800d1a2:	ab03      	add	r3, sp, #12
 800d1a4:	4805      	ldr	r0, [pc, #20]	@ (800d1bc <fiprintf+0x20>)
 800d1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1aa:	6800      	ldr	r0, [r0, #0]
 800d1ac:	9301      	str	r3, [sp, #4]
 800d1ae:	f7ff fe31 	bl	800ce14 <_vfiprintf_r>
 800d1b2:	b002      	add	sp, #8
 800d1b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d1b8:	b003      	add	sp, #12
 800d1ba:	4770      	bx	lr
 800d1bc:	20000198 	.word	0x20000198

0800d1c0 <__swhatbuf_r>:
 800d1c0:	b570      	push	{r4, r5, r6, lr}
 800d1c2:	460c      	mov	r4, r1
 800d1c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1c8:	2900      	cmp	r1, #0
 800d1ca:	b096      	sub	sp, #88	@ 0x58
 800d1cc:	4615      	mov	r5, r2
 800d1ce:	461e      	mov	r6, r3
 800d1d0:	da0d      	bge.n	800d1ee <__swhatbuf_r+0x2e>
 800d1d2:	89a3      	ldrh	r3, [r4, #12]
 800d1d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d1d8:	f04f 0100 	mov.w	r1, #0
 800d1dc:	bf14      	ite	ne
 800d1de:	2340      	movne	r3, #64	@ 0x40
 800d1e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	6031      	str	r1, [r6, #0]
 800d1e8:	602b      	str	r3, [r5, #0]
 800d1ea:	b016      	add	sp, #88	@ 0x58
 800d1ec:	bd70      	pop	{r4, r5, r6, pc}
 800d1ee:	466a      	mov	r2, sp
 800d1f0:	f000 f862 	bl	800d2b8 <_fstat_r>
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	dbec      	blt.n	800d1d2 <__swhatbuf_r+0x12>
 800d1f8:	9901      	ldr	r1, [sp, #4]
 800d1fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d1fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d202:	4259      	negs	r1, r3
 800d204:	4159      	adcs	r1, r3
 800d206:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d20a:	e7eb      	b.n	800d1e4 <__swhatbuf_r+0x24>

0800d20c <__smakebuf_r>:
 800d20c:	898b      	ldrh	r3, [r1, #12]
 800d20e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d210:	079d      	lsls	r5, r3, #30
 800d212:	4606      	mov	r6, r0
 800d214:	460c      	mov	r4, r1
 800d216:	d507      	bpl.n	800d228 <__smakebuf_r+0x1c>
 800d218:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d21c:	6023      	str	r3, [r4, #0]
 800d21e:	6123      	str	r3, [r4, #16]
 800d220:	2301      	movs	r3, #1
 800d222:	6163      	str	r3, [r4, #20]
 800d224:	b003      	add	sp, #12
 800d226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d228:	ab01      	add	r3, sp, #4
 800d22a:	466a      	mov	r2, sp
 800d22c:	f7ff ffc8 	bl	800d1c0 <__swhatbuf_r>
 800d230:	9f00      	ldr	r7, [sp, #0]
 800d232:	4605      	mov	r5, r0
 800d234:	4639      	mov	r1, r7
 800d236:	4630      	mov	r0, r6
 800d238:	f7fb fc6c 	bl	8008b14 <_malloc_r>
 800d23c:	b948      	cbnz	r0, 800d252 <__smakebuf_r+0x46>
 800d23e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d242:	059a      	lsls	r2, r3, #22
 800d244:	d4ee      	bmi.n	800d224 <__smakebuf_r+0x18>
 800d246:	f023 0303 	bic.w	r3, r3, #3
 800d24a:	f043 0302 	orr.w	r3, r3, #2
 800d24e:	81a3      	strh	r3, [r4, #12]
 800d250:	e7e2      	b.n	800d218 <__smakebuf_r+0xc>
 800d252:	89a3      	ldrh	r3, [r4, #12]
 800d254:	6020      	str	r0, [r4, #0]
 800d256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d25a:	81a3      	strh	r3, [r4, #12]
 800d25c:	9b01      	ldr	r3, [sp, #4]
 800d25e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d262:	b15b      	cbz	r3, 800d27c <__smakebuf_r+0x70>
 800d264:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d268:	4630      	mov	r0, r6
 800d26a:	f000 f837 	bl	800d2dc <_isatty_r>
 800d26e:	b128      	cbz	r0, 800d27c <__smakebuf_r+0x70>
 800d270:	89a3      	ldrh	r3, [r4, #12]
 800d272:	f023 0303 	bic.w	r3, r3, #3
 800d276:	f043 0301 	orr.w	r3, r3, #1
 800d27a:	81a3      	strh	r3, [r4, #12]
 800d27c:	89a3      	ldrh	r3, [r4, #12]
 800d27e:	431d      	orrs	r5, r3
 800d280:	81a5      	strh	r5, [r4, #12]
 800d282:	e7cf      	b.n	800d224 <__smakebuf_r+0x18>

0800d284 <memmove>:
 800d284:	4288      	cmp	r0, r1
 800d286:	b510      	push	{r4, lr}
 800d288:	eb01 0402 	add.w	r4, r1, r2
 800d28c:	d902      	bls.n	800d294 <memmove+0x10>
 800d28e:	4284      	cmp	r4, r0
 800d290:	4623      	mov	r3, r4
 800d292:	d807      	bhi.n	800d2a4 <memmove+0x20>
 800d294:	1e43      	subs	r3, r0, #1
 800d296:	42a1      	cmp	r1, r4
 800d298:	d008      	beq.n	800d2ac <memmove+0x28>
 800d29a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d29e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d2a2:	e7f8      	b.n	800d296 <memmove+0x12>
 800d2a4:	4402      	add	r2, r0
 800d2a6:	4601      	mov	r1, r0
 800d2a8:	428a      	cmp	r2, r1
 800d2aa:	d100      	bne.n	800d2ae <memmove+0x2a>
 800d2ac:	bd10      	pop	{r4, pc}
 800d2ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d2b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d2b6:	e7f7      	b.n	800d2a8 <memmove+0x24>

0800d2b8 <_fstat_r>:
 800d2b8:	b538      	push	{r3, r4, r5, lr}
 800d2ba:	4d07      	ldr	r5, [pc, #28]	@ (800d2d8 <_fstat_r+0x20>)
 800d2bc:	2300      	movs	r3, #0
 800d2be:	4604      	mov	r4, r0
 800d2c0:	4608      	mov	r0, r1
 800d2c2:	4611      	mov	r1, r2
 800d2c4:	602b      	str	r3, [r5, #0]
 800d2c6:	f7f6 f9b7 	bl	8003638 <_fstat>
 800d2ca:	1c43      	adds	r3, r0, #1
 800d2cc:	d102      	bne.n	800d2d4 <_fstat_r+0x1c>
 800d2ce:	682b      	ldr	r3, [r5, #0]
 800d2d0:	b103      	cbz	r3, 800d2d4 <_fstat_r+0x1c>
 800d2d2:	6023      	str	r3, [r4, #0]
 800d2d4:	bd38      	pop	{r3, r4, r5, pc}
 800d2d6:	bf00      	nop
 800d2d8:	200007dc 	.word	0x200007dc

0800d2dc <_isatty_r>:
 800d2dc:	b538      	push	{r3, r4, r5, lr}
 800d2de:	4d06      	ldr	r5, [pc, #24]	@ (800d2f8 <_isatty_r+0x1c>)
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	4604      	mov	r4, r0
 800d2e4:	4608      	mov	r0, r1
 800d2e6:	602b      	str	r3, [r5, #0]
 800d2e8:	f7f6 f9b6 	bl	8003658 <_isatty>
 800d2ec:	1c43      	adds	r3, r0, #1
 800d2ee:	d102      	bne.n	800d2f6 <_isatty_r+0x1a>
 800d2f0:	682b      	ldr	r3, [r5, #0]
 800d2f2:	b103      	cbz	r3, 800d2f6 <_isatty_r+0x1a>
 800d2f4:	6023      	str	r3, [r4, #0]
 800d2f6:	bd38      	pop	{r3, r4, r5, pc}
 800d2f8:	200007dc 	.word	0x200007dc

0800d2fc <abort>:
 800d2fc:	b508      	push	{r3, lr}
 800d2fe:	2006      	movs	r0, #6
 800d300:	f000 f86e 	bl	800d3e0 <raise>
 800d304:	2001      	movs	r0, #1
 800d306:	f7f6 f947 	bl	8003598 <_exit>

0800d30a <_calloc_r>:
 800d30a:	b570      	push	{r4, r5, r6, lr}
 800d30c:	fba1 5402 	umull	r5, r4, r1, r2
 800d310:	b93c      	cbnz	r4, 800d322 <_calloc_r+0x18>
 800d312:	4629      	mov	r1, r5
 800d314:	f7fb fbfe 	bl	8008b14 <_malloc_r>
 800d318:	4606      	mov	r6, r0
 800d31a:	b928      	cbnz	r0, 800d328 <_calloc_r+0x1e>
 800d31c:	2600      	movs	r6, #0
 800d31e:	4630      	mov	r0, r6
 800d320:	bd70      	pop	{r4, r5, r6, pc}
 800d322:	220c      	movs	r2, #12
 800d324:	6002      	str	r2, [r0, #0]
 800d326:	e7f9      	b.n	800d31c <_calloc_r+0x12>
 800d328:	462a      	mov	r2, r5
 800d32a:	4621      	mov	r1, r4
 800d32c:	f7fd fb80 	bl	800aa30 <memset>
 800d330:	e7f5      	b.n	800d31e <_calloc_r+0x14>

0800d332 <_realloc_r>:
 800d332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d336:	4680      	mov	r8, r0
 800d338:	4615      	mov	r5, r2
 800d33a:	460c      	mov	r4, r1
 800d33c:	b921      	cbnz	r1, 800d348 <_realloc_r+0x16>
 800d33e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d342:	4611      	mov	r1, r2
 800d344:	f7fb bbe6 	b.w	8008b14 <_malloc_r>
 800d348:	b92a      	cbnz	r2, 800d356 <_realloc_r+0x24>
 800d34a:	f7fe fb11 	bl	800b970 <_free_r>
 800d34e:	2400      	movs	r4, #0
 800d350:	4620      	mov	r0, r4
 800d352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d356:	f000 f85f 	bl	800d418 <_malloc_usable_size_r>
 800d35a:	4285      	cmp	r5, r0
 800d35c:	4606      	mov	r6, r0
 800d35e:	d802      	bhi.n	800d366 <_realloc_r+0x34>
 800d360:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d364:	d8f4      	bhi.n	800d350 <_realloc_r+0x1e>
 800d366:	4629      	mov	r1, r5
 800d368:	4640      	mov	r0, r8
 800d36a:	f7fb fbd3 	bl	8008b14 <_malloc_r>
 800d36e:	4607      	mov	r7, r0
 800d370:	2800      	cmp	r0, #0
 800d372:	d0ec      	beq.n	800d34e <_realloc_r+0x1c>
 800d374:	42b5      	cmp	r5, r6
 800d376:	462a      	mov	r2, r5
 800d378:	4621      	mov	r1, r4
 800d37a:	bf28      	it	cs
 800d37c:	4632      	movcs	r2, r6
 800d37e:	f7fd fc70 	bl	800ac62 <memcpy>
 800d382:	4621      	mov	r1, r4
 800d384:	4640      	mov	r0, r8
 800d386:	f7fe faf3 	bl	800b970 <_free_r>
 800d38a:	463c      	mov	r4, r7
 800d38c:	e7e0      	b.n	800d350 <_realloc_r+0x1e>

0800d38e <_raise_r>:
 800d38e:	291f      	cmp	r1, #31
 800d390:	b538      	push	{r3, r4, r5, lr}
 800d392:	4605      	mov	r5, r0
 800d394:	460c      	mov	r4, r1
 800d396:	d904      	bls.n	800d3a2 <_raise_r+0x14>
 800d398:	2316      	movs	r3, #22
 800d39a:	6003      	str	r3, [r0, #0]
 800d39c:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a0:	bd38      	pop	{r3, r4, r5, pc}
 800d3a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d3a4:	b112      	cbz	r2, 800d3ac <_raise_r+0x1e>
 800d3a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d3aa:	b94b      	cbnz	r3, 800d3c0 <_raise_r+0x32>
 800d3ac:	4628      	mov	r0, r5
 800d3ae:	f000 f831 	bl	800d414 <_getpid_r>
 800d3b2:	4622      	mov	r2, r4
 800d3b4:	4601      	mov	r1, r0
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3bc:	f000 b818 	b.w	800d3f0 <_kill_r>
 800d3c0:	2b01      	cmp	r3, #1
 800d3c2:	d00a      	beq.n	800d3da <_raise_r+0x4c>
 800d3c4:	1c59      	adds	r1, r3, #1
 800d3c6:	d103      	bne.n	800d3d0 <_raise_r+0x42>
 800d3c8:	2316      	movs	r3, #22
 800d3ca:	6003      	str	r3, [r0, #0]
 800d3cc:	2001      	movs	r0, #1
 800d3ce:	e7e7      	b.n	800d3a0 <_raise_r+0x12>
 800d3d0:	2100      	movs	r1, #0
 800d3d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	4798      	blx	r3
 800d3da:	2000      	movs	r0, #0
 800d3dc:	e7e0      	b.n	800d3a0 <_raise_r+0x12>
	...

0800d3e0 <raise>:
 800d3e0:	4b02      	ldr	r3, [pc, #8]	@ (800d3ec <raise+0xc>)
 800d3e2:	4601      	mov	r1, r0
 800d3e4:	6818      	ldr	r0, [r3, #0]
 800d3e6:	f7ff bfd2 	b.w	800d38e <_raise_r>
 800d3ea:	bf00      	nop
 800d3ec:	20000198 	.word	0x20000198

0800d3f0 <_kill_r>:
 800d3f0:	b538      	push	{r3, r4, r5, lr}
 800d3f2:	4d07      	ldr	r5, [pc, #28]	@ (800d410 <_kill_r+0x20>)
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	4608      	mov	r0, r1
 800d3fa:	4611      	mov	r1, r2
 800d3fc:	602b      	str	r3, [r5, #0]
 800d3fe:	f7f6 f8bb 	bl	8003578 <_kill>
 800d402:	1c43      	adds	r3, r0, #1
 800d404:	d102      	bne.n	800d40c <_kill_r+0x1c>
 800d406:	682b      	ldr	r3, [r5, #0]
 800d408:	b103      	cbz	r3, 800d40c <_kill_r+0x1c>
 800d40a:	6023      	str	r3, [r4, #0]
 800d40c:	bd38      	pop	{r3, r4, r5, pc}
 800d40e:	bf00      	nop
 800d410:	200007dc 	.word	0x200007dc

0800d414 <_getpid_r>:
 800d414:	f7f6 b8a8 	b.w	8003568 <_getpid>

0800d418 <_malloc_usable_size_r>:
 800d418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d41c:	1f18      	subs	r0, r3, #4
 800d41e:	2b00      	cmp	r3, #0
 800d420:	bfbc      	itt	lt
 800d422:	580b      	ldrlt	r3, [r1, r0]
 800d424:	18c0      	addlt	r0, r0, r3
 800d426:	4770      	bx	lr

0800d428 <_init>:
 800d428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d42a:	bf00      	nop
 800d42c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d42e:	bc08      	pop	{r3}
 800d430:	469e      	mov	lr, r3
 800d432:	4770      	bx	lr

0800d434 <_fini>:
 800d434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d436:	bf00      	nop
 800d438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d43a:	bc08      	pop	{r3}
 800d43c:	469e      	mov	lr, r3
 800d43e:	4770      	bx	lr
