// Seed: 4062256755
module module_0 (
    input wand id_0,
    output supply1 id_1
);
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    output logic id_11,
    output logic id_12,
    input tri id_13,
    input tri0 id_14
    , id_16
);
  always @(posedge id_5 or -1'b0) id_1 = #1 id_14 - 1;
  wire id_17;
  assign id_12 = -1;
  logic [7:0] id_18;
  module_0 modCall_1 (
      id_4,
      id_8
  );
  logic id_19;
  final begin : LABEL_0
    id_18[(1) : 1] = id_19;
    id_12 <= id_16;
    id_11 = ~-1;
  end
  wire id_20 = id_17, id_21;
endmodule
