<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/Mariano/Universidad/Ing. en Comp/Arquitectura de Computadoras/2013/Practico/TPF/Datapath Intermedio/DataPath/test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="test" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="18" />
   <wvobject fp_name="/test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/RAM/dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dout[31:0]</obj_property>
      <obj_property name="ObjectShortName">dout[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/pc/dirEntrada" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dirEntrada[31:0]</obj_property>
      <obj_property name="ObjectShortName">dirEntrada[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/pc/dirSalida" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dirSalida[31:0]</obj_property>
      <obj_property name="ObjectShortName">dirSalida[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/ROM/instruccion" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instruccion[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruccion[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/alu/A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">A[31:0]</obj_property>
      <obj_property name="ObjectShortName">A[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/alu/B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">B[31:0]</obj_property>
      <obj_property name="ObjectShortName">B[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/alu/ALUOut" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOut[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/RAM/din" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din[31:0]</obj_property>
      <obj_property name="ObjectShortName">din[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/Jump" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Jump</obj_property>
      <obj_property name="ObjectShortName">Jump</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/RegDst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/Branch" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/MemRead" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/MemtoReg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/MemWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/ALUSrc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/RegWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/control/ALUOp" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
</wave_config>
