<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE chip SYSTEM "chip.dtd">
<chip name="mx6dq" description="i.MX6DQ" version="1.0">
  <instances>
    <instance name="arm" longName="ARM Platform">
      <alias>cheetah</alias>
      <signal name="ARM_EVENTI" direction="Input">
        <alias>cheetah.EVENTI</alias>
        <description/>
        <modeRef ref="GPIO05_ALT7"/>
      </signal>
      <signal name="ARM_EVENTO" direction="Output">
        <alias>cheetah.EVENTO</alias>
        <description/>
        <modeRef ref="CSI0_PIXCLK_ALT7"/>
      </signal>
      <signal name="ARM_TRACE00">
        <alias>cheetah.TRACE[0]</alias>
        <description/>
        <modeRef ref="CSI0_VSYNC_ALT7"/>
      </signal>
      <signal name="ARM_TRACE01">
        <alias>cheetah.TRACE[1]</alias>
        <description/>
        <modeRef ref="CSI0_DATA04_ALT7"/>
      </signal>
      <signal name="ARM_TRACE02">
        <alias>cheetah.TRACE[2]</alias>
        <description/>
        <modeRef ref="CSI0_DATA05_ALT7"/>
      </signal>
      <signal name="ARM_TRACE03">
        <alias>cheetah.TRACE[3]</alias>
        <description/>
        <modeRef ref="CSI0_DATA06_ALT7"/>
      </signal>
      <signal name="ARM_TRACE04">
        <alias>cheetah.TRACE[4]</alias>
        <description/>
        <modeRef ref="CSI0_DATA07_ALT7"/>
      </signal>
      <signal name="ARM_TRACE05">
        <alias>cheetah.TRACE[5]</alias>
        <description/>
        <modeRef ref="CSI0_DATA08_ALT7"/>
      </signal>
      <signal name="ARM_TRACE06">
        <alias>cheetah.TRACE[6]</alias>
        <description/>
        <modeRef ref="CSI0_DATA09_ALT7"/>
      </signal>
      <signal name="ARM_TRACE07">
        <alias>cheetah.TRACE[7]</alias>
        <description/>
        <modeRef ref="CSI0_DATA10_ALT7"/>
      </signal>
      <signal name="ARM_TRACE08">
        <alias>cheetah.TRACE[8]</alias>
        <description/>
        <modeRef ref="CSI0_DATA11_ALT7"/>
      </signal>
      <signal name="ARM_TRACE09">
        <alias>cheetah.TRACE[9]</alias>
        <description/>
        <modeRef ref="CSI0_DATA12_ALT7"/>
      </signal>
      <signal name="ARM_TRACE10">
        <alias>cheetah.TRACE[10]</alias>
        <description/>
        <modeRef ref="CSI0_DATA13_ALT7"/>
      </signal>
      <signal name="ARM_TRACE11">
        <alias>cheetah.TRACE[11]</alias>
        <description/>
        <modeRef ref="CSI0_DATA14_ALT7"/>
      </signal>
      <signal name="ARM_TRACE12">
        <alias>cheetah.TRACE[12]</alias>
        <description/>
        <modeRef ref="CSI0_DATA15_ALT7"/>
      </signal>
      <signal name="ARM_TRACE13">
        <alias>cheetah.TRACE[13]</alias>
        <description/>
        <modeRef ref="CSI0_DATA16_ALT7"/>
      </signal>
      <signal name="ARM_TRACE14">
        <alias>cheetah.TRACE[14]</alias>
        <description/>
        <modeRef ref="CSI0_DATA17_ALT7"/>
      </signal>
      <signal name="ARM_TRACE15">
        <alias>cheetah.TRACE[15]</alias>
        <description/>
        <modeRef ref="CSI0_DATA18_ALT7"/>
      </signal>
      <signal name="ARM_TRACE_CLK">
        <alias>cheetah.TRCLK</alias>
        <description/>
        <modeRef ref="CSI0_DATA_EN_ALT7"/>
      </signal>
      <signal name="ARM_TRACE_CTL">
        <alias>cheetah.TRCTL</alias>
        <description/>
        <modeRef ref="CSI0_HSYNC_ALT7"/>
      </signal>
    </instance>
    <instance name="asrc" longName="Asynchronous Sample Rate Converter">
      <alias>asrc</alias>
      <signal name="ASRC_EXT_CLK">
        <alias>asrc.ASRC_EXT_CLK</alias>
        <description/>
        <modeRef ref="KEY_ROW3_ALT1"/>
        <modeRef ref="GPIO00_ALT3"/>
        <modeRef ref="GPIO18_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT"/>
    </instance>
    <instance name="audmux" longName="Digital Audio Multiplexer">
      <alias>audmux</alias>
      <signal name="AUD3_RXC">
        <alias>audmux.AUD3_RXC</alias>
        <description/>
        <modeRef ref="CSI0_DATA10_ALT1"/>
      </signal>
      <signal name="AUD3_RXD">
        <alias>audmux.AUD3_RXD</alias>
        <description/>
        <modeRef ref="CSI0_DATA07_ALT4"/>
      </signal>
      <signal name="AUD3_RXFS">
        <alias>audmux.AUD3_RXFS</alias>
        <description/>
        <modeRef ref="CSI0_DATA11_ALT1"/>
      </signal>
      <signal name="AUD3_TXC">
        <alias>audmux.AUD3_TXC</alias>
        <description/>
        <modeRef ref="CSI0_DATA04_ALT4"/>
      </signal>
      <signal name="AUD3_TXD">
        <alias>audmux.AUD3_TXD</alias>
        <description/>
        <modeRef ref="CSI0_DATA05_ALT4"/>
      </signal>
      <signal name="AUD3_TXFS">
        <alias>audmux.AUD3_TXFS</alias>
        <description/>
        <modeRef ref="CSI0_DATA06_ALT4"/>
      </signal>
      <signal name="AUD4_RXC">
        <alias>audmux.AUD4_RXC</alias>
        <description/>
        <modeRef ref="DISP0_DATA19_ALT4"/>
        <modeRef ref="SD2_CMD_ALT3"/>
      </signal>
      <signal name="AUD4_RXD">
        <alias>audmux.AUD4_RXD</alias>
        <description/>
        <modeRef ref="DISP0_DATA23_ALT3"/>
        <modeRef ref="SD2_DATA0_ALT3"/>
      </signal>
      <signal name="AUD4_RXFS">
        <alias>audmux.AUD4_RXFS</alias>
        <description/>
        <modeRef ref="DISP0_DATA18_ALT4"/>
        <modeRef ref="SD2_CLK_ALT3"/>
      </signal>
      <signal name="AUD4_TXC">
        <alias>audmux.AUD4_TXC</alias>
        <description/>
        <modeRef ref="DISP0_DATA20_ALT3"/>
        <modeRef ref="SD2_DATA3_ALT3"/>
      </signal>
      <signal name="AUD4_TXD">
        <alias>audmux.AUD4_TXD</alias>
        <description/>
        <modeRef ref="DISP0_DATA21_ALT3"/>
        <modeRef ref="SD2_DATA2_ALT3"/>
      </signal>
      <signal name="AUD4_TXFS">
        <alias>audmux.AUD4_TXFS</alias>
        <description/>
        <modeRef ref="DISP0_DATA22_ALT3"/>
        <modeRef ref="SD2_DATA1_ALT3"/>
      </signal>
      <signal name="AUD5_RXC">
        <alias>audmux.AUD5_RXC</alias>
        <description/>
        <modeRef ref="DISP0_DATA14_ALT3"/>
        <modeRef ref="EIM_DATA25_ALT6"/>
      </signal>
      <signal name="AUD5_RXD">
        <alias>audmux.AUD5_RXD</alias>
        <description/>
        <modeRef ref="DISP0_DATA19_ALT3"/>
        <modeRef ref="KEY_ROW1_ALT2"/>
      </signal>
      <signal name="AUD5_RXFS">
        <alias>audmux.AUD5_RXFS</alias>
        <description/>
        <modeRef ref="DISP0_DATA13_ALT3"/>
        <modeRef ref="EIM_DATA24_ALT6"/>
      </signal>
      <signal name="AUD5_TXC">
        <alias>audmux.AUD5_TXC</alias>
        <description/>
        <modeRef ref="DISP0_DATA16_ALT3"/>
        <modeRef ref="KEY_COL0_ALT2"/>
      </signal>
      <signal name="AUD5_TXD">
        <alias>audmux.AUD5_TXD</alias>
        <description/>
        <modeRef ref="DISP0_DATA17_ALT3"/>
        <modeRef ref="KEY_ROW0_ALT2"/>
      </signal>
      <signal name="AUD5_TXFS">
        <alias>audmux.AUD5_TXFS</alias>
        <description/>
        <modeRef ref="DISP0_DATA18_ALT3"/>
        <modeRef ref="KEY_COL1_ALT2"/>
      </signal>
      <signal name="AUD6_RXC">
        <alias>audmux.AUD6_RXC</alias>
        <description/>
        <modeRef ref="DISP0_DATA06_ALT3"/>
      </signal>
      <signal name="AUD6_RXD">
        <alias>audmux.AUD6_RXD</alias>
        <description/>
        <modeRef ref="DI0_PIN04_ALT2"/>
      </signal>
      <signal name="AUD6_RXFS">
        <alias>audmux.AUD6_RXFS</alias>
        <description/>
        <modeRef ref="DISP0_DATA05_ALT3"/>
      </signal>
      <signal name="AUD6_TXC">
        <alias>audmux.AUD6_TXC</alias>
        <description/>
        <modeRef ref="DI0_PIN15_ALT2"/>
      </signal>
      <signal name="AUD6_TXD">
        <alias>audmux.AUD6_TXD</alias>
        <description/>
        <modeRef ref="DI0_PIN02_ALT2"/>
      </signal>
      <signal name="AUD6_TXFS">
        <alias>audmux.AUD6_TXFS</alias>
        <description/>
        <modeRef ref="DI0_PIN03_ALT2"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD4_INPUT_RXCLK_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD4_INPUT_RXFS_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD5_INPUT_RXCLK_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD5_INPUT_RXFS_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT"/>
    </instance>
    <instance name="caam" longName="Cryptographic Acceleration and Assurance Module" audience="internal">
      <alias>caam_wrapper</alias>
      <signal name="CAAM_RNG_OSC_OBS" audience="internal">
        <alias>caam_wrapper.RNG_OSC_OBS</alias>
        <description/>
        <modeRef ref="SD1_DATA0_ALT2"/>
      </signal>
    </instance>
    <instance name="ccm" longName="Clock Controller Module">
      <alias>ccm</alias>
      <signal name="CCM_CLKO1" direction="Output">
        <alias>ccm.CLKO</alias>
        <description>Observability clock 1 output.</description>
        <modeRef ref="CSI0_HSYNC_ALT3"/>
        <modeRef ref="GPIO00_ALT0"/>
        <modeRef ref="GPIO05_ALT3"/>
        <modeRef ref="GPIO19_ALT3"/>
      </signal>
      <signal name="CCM_CLKO2" direction="Output">
        <alias>ccm.CLKO2</alias>
        <description>Observability clock 2 output.</description>
        <modeRef ref="GPIO03_ALT4"/>
        <modeRef ref="NAND_CS2_B_ALT4"/>
      </signal>
      <signal name="CCM_PMIC_READY" direction="Output">
        <alias>ccm.PMIC_RDY</alias>
        <description>Signal coming from PMIC to indicate that the voltage started to change as result of change in pmic_stby_req.</description>
        <modeRef ref="EIM_EB0_ALT4"/>
        <modeRef ref="GPIO17_ALT2"/>
      </signal>
      <signal name="CCM_PMIC_STBY_REQ" direction="Input" padNetRef="padNet.PMIC_STBY_REQ">
        <alias>ccm.PMIC_VSTBY_REQ</alias>
        <description>Goes to PMIC_STBY_REQ pin, which notifies external power management IC to move from functional voltage to standby voltage.</description>
      </signal>
      <signal name="CCM_REF_EN_B" direction="Output">
        <alias>ccm.REF_EN_B</alias>
        <description>Enable external reference clock (CKIH).</description>
        <modeRef ref="GPIO09_ALT3"/>
      </signal>
      <signal name="CCM_DI0_EXT_CLK" direction="Input" audience="internal">
        <alias>ccm.DI0_EXT_CLK</alias>
        <description>Input clock from PAD.</description>
        <modeRef ref="EIM_AD14_ALT2"/>
      </signal>
      <signal name="CCM_DI1_EXT_CLK" direction="Input" audience="internal">
        <alias>ccm.DI1_EXT_CLK</alias>
        <description>Input clock from PAD.</description>
        <modeRef ref="EIM_AD13_ALT2"/>
        <modeRef ref="EIM_EB2_ALT2"/>
      </signal>
      <signal name="CCM_OUT0" direction="Output" audience="internal">
        <alias>ccm.CCM_OUT_0</alias>
        <description>Observability output.</description>
        <modeRef ref="GPIO06_ALT3"/>
      </signal>
      <signal name="CCM_OUT1" direction="Output" audience="internal">
        <alias>ccm.CCM_OUT_1</alias>
        <description>Observability output.</description>
        <modeRef ref="GPIO02_ALT3"/>
      </signal>
      <signal name="CCM_OUT2" direction="Output" audience="internal">
        <alias>ccm.CCM_OUT_2</alias>
        <description>Observability output.</description>
        <modeRef ref="GPIO04_ALT3"/>
      </signal>
      <signal name="CCM_PLL2_BYP" direction="Input" audience="internal">
        <alias>ccm.PLL2_BYP</alias>
        <description>PLL2 bypass clock.</description>
        <modeRef ref="RGMII_TD2_ALT7"/>
      </signal>
      <signal name="CCM_PLL3_BYP" direction="Input" audience="internal">
        <alias>ccm.PLL3_BYP</alias>
        <description>PLL3 bypass clock.</description>
        <modeRef ref="RGMII_TD1_ALT7"/>
      </signal>
      <signal name="CCM_STOP" direction="Output" audience="internal">
        <alias>ccm.STOP</alias>
        <description>Indicates start of stop low power mode entry procedure.</description>
        <modeRef ref="SD2_DATA2_ALT6"/>
      </signal>
      <signal name="CCM_WAIT" direction="Output" audience="internal">
        <alias>ccm.WAIT</alias>
        <description>Indicates start of wait low power mode entry procedure.</description>
        <modeRef ref="SD2_DATA1_ALT6"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_CCM_DI1_CLK_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_CCM_PMIC_READY_SELECT_INPUT"/>
    </instance>
    <instance name="csu" longName="Central Security Unit" audience="internal">
      <alias>csu</alias>
      <signal name="CSU_ALARM_AUT0" audience="internal">
        <alias>csu.CSU_ALARM_AUT[0]</alias>
        <modeRef ref="GPIO02_ALT4"/>
      </signal>
      <signal name="CSU_ALARM_AUT1" audience="internal">
        <alias>csu.CSU_ALARM_AUT[1]</alias>
        <modeRef ref="GPIO04_ALT4"/>
      </signal>
      <signal name="CSU_ALARM_AUT2" audience="internal">
        <alias>csu.CSU_ALARM_AUT[2]</alias>
        <modeRef ref="GPIO05_ALT4"/>
      </signal>
      <signal name="CSU_INT_DEB" audience="internal">
        <alias>csu.CSU_INT_DEB</alias>
        <modeRef ref="GPIO06_ALT4"/>
      </signal>
    </instance>
    <instance name="dcic1" longName="Display Content Integrity Checker">
      <alias>dcic1</alias>
      <signal name="DCIC1_OUT">
        <alias>dcic1.DCIC_OUT</alias>
        <modeRef ref="EIM_DATA17_ALT4"/>
        <modeRef ref="KEY_COL0_ALT6"/>
      </signal>
    </instance>
    <instance name="dcic2" longName="Display Content Integrity Checker">
      <alias>dcic2</alias>
      <signal name="DCIC2_OUT">
        <alias>dcic2.DCIC_OUT</alias>
        <modeRef ref="KEY_ROW0_ALT6"/>
        <modeRef ref="SD2_DATA0_ALT6"/>
      </signal>
    </instance>
    <instance name="ecspi1" longName="Enhanced Configurable SPI" bootInterfaceRef="bi.ecspi1">
      <alias>ecspi1</alias>
      <signal name="ECSPI1_MISO">
        <alias>ecspi1.MISO</alias>
        <modeRef ref="CSI0_DATA06_ALT2"/>
        <modeRef ref="DISP0_DATA22_ALT2"/>
        <modeRef ref="EIM_DATA17_ALT1"/>
        <modeRef ref="KEY_COL1_ALT0"/>
      </signal>
      <signal name="ECSPI1_MOSI">
        <alias>ecspi1.MOSI</alias>
        <modeRef ref="CSI0_DATA05_ALT2"/>
        <modeRef ref="DISP0_DATA21_ALT2"/>
        <modeRef ref="EIM_DATA18_ALT1"/>
        <modeRef ref="KEY_ROW0_ALT0"/>
      </signal>
      <signal name="ECSPI1_RDY">
        <alias>ecspi1.RDY</alias>
        <modeRef ref="GPIO19_ALT4"/>
      </signal>
      <signal name="ECSPI1_SCLK">
        <alias>ecspi1.SCLK</alias>
        <modeRef ref="CSI0_DATA04_ALT2"/>
        <modeRef ref="DISP0_DATA20_ALT2"/>
        <modeRef ref="EIM_DATA16_ALT1"/>
        <modeRef ref="KEY_COL0_ALT0"/>
      </signal>
      <signal name="ECSPI1_SS0">
        <alias>ecspi1.SS0</alias>
        <modeRef ref="CSI0_DATA07_ALT2"/>
        <modeRef ref="DISP0_DATA23_ALT2"/>
        <modeRef ref="EIM_EB2_ALT1"/>
        <modeRef ref="KEY_ROW1_ALT0"/>
      </signal>
      <signal name="ECSPI1_SS1">
        <alias>ecspi1.SS1</alias>
        <modeRef ref="DISP0_DATA15_ALT2"/>
        <modeRef ref="EIM_DATA19_ALT1"/>
        <modeRef ref="KEY_COL2_ALT0"/>
      </signal>
      <signal name="ECSPI1_SS2">
        <alias>ecspi1.SS2</alias>
        <modeRef ref="EIM_DATA24_ALT3"/>
        <modeRef ref="KEY_ROW2_ALT0"/>
      </signal>
      <signal name="ECSPI1_SS3">
        <alias>ecspi1.SS3</alias>
        <modeRef ref="EIM_DATA25_ALT3"/>
        <modeRef ref="KEY_COL3_ALT0"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI1_MISO_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI1_MOSI_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI1_SS0_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI1_SS1_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI1_SS2_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI1_SS3_SELECT_INPUT"/>
    </instance>
    <instance name="ecspi2" longName="Enhanced Configurable SPI" bootInterfaceRef="bi.ecspi2">
      <alias>ecspi2</alias>
      <signal name="ECSPI2_MISO">
        <alias>ecspi2.MISO</alias>
        <modeRef ref="CSI0_DATA10_ALT2"/>
        <modeRef ref="DISP0_DATA17_ALT2"/>
        <modeRef ref="EIM_OE_ALT2"/>
      </signal>
      <signal name="ECSPI2_MOSI">
        <alias>ecspi2.MOSI</alias>
        <modeRef ref="CSI0_DATA09_ALT2"/>
        <modeRef ref="DISP0_DATA16_ALT2"/>
        <modeRef ref="EIM_CS1_ALT2"/>
      </signal>
      <signal name="ECSPI2_RDY">
        <alias>ecspi2.RDY</alias>
        <modeRef ref="EIM_ADDR25_ALT2"/>
      </signal>
      <signal name="ECSPI2_SCLK">
        <alias>ecspi2.SCLK</alias>
        <modeRef ref="CSI0_DATA08_ALT2"/>
        <modeRef ref="DISP0_DATA19_ALT2"/>
        <modeRef ref="EIM_CS0_ALT2"/>
      </signal>
      <signal name="ECSPI2_SS0">
        <alias>ecspi2.SS0</alias>
        <modeRef ref="CSI0_DATA11_ALT2"/>
        <modeRef ref="DISP0_DATA18_ALT2"/>
        <modeRef ref="EIM_RW_ALT2"/>
      </signal>
      <signal name="ECSPI2_SS1">
        <alias>ecspi2.SS1</alias>
        <modeRef ref="DISP0_DATA15_ALT3"/>
        <modeRef ref="EIM_LBA_ALT2"/>
      </signal>
      <signal name="ECSPI2_SS2">
        <alias>ecspi2.SS2</alias>
        <modeRef ref="EIM_DATA24_ALT4"/>
      </signal>
      <signal name="ECSPI2_SS3">
        <alias>ecspi2.SS3</alias>
        <modeRef ref="EIM_DATA25_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI2_MISO_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI2_MOSI_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI2_SS0_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI2_SS1_SELECT_INPUT"/>
    </instance>
    <instance name="ecspi3" longName="Enhanced Configurable SPI" bootInterfaceRef="bi.ecspi3">
      <alias>ecspi3</alias>
      <signal name="ECSPI3_MISO">
        <alias>ecspi3.MISO</alias>
        <modeRef ref="DISP0_DATA02_ALT2"/>
      </signal>
      <signal name="ECSPI3_MOSI">
        <alias>ecspi3.MOSI</alias>
        <modeRef ref="DISP0_DATA01_ALT2"/>
      </signal>
      <signal name="ECSPI3_RDY">
        <alias>ecspi3.RDY</alias>
        <modeRef ref="DISP0_DATA07_ALT2"/>
      </signal>
      <signal name="ECSPI3_SCLK">
        <alias>ecspi3.SCLK</alias>
        <modeRef ref="DISP0_DATA00_ALT2"/>
      </signal>
      <signal name="ECSPI3_SS0">
        <alias>ecspi3.SS0</alias>
        <modeRef ref="DISP0_DATA03_ALT2"/>
      </signal>
      <signal name="ECSPI3_SS1">
        <alias>ecspi3.SS1</alias>
        <modeRef ref="DISP0_DATA04_ALT2"/>
      </signal>
      <signal name="ECSPI3_SS2">
        <alias>ecspi3.SS2</alias>
        <modeRef ref="DISP0_DATA05_ALT2"/>
      </signal>
      <signal name="ECSPI3_SS3">
        <alias>ecspi3.SS3</alias>
        <modeRef ref="DISP0_DATA06_ALT2"/>
      </signal>
    </instance>
    <instance name="ecspi4" longName="Enhanced Configurable SPI" bootInterfaceRef="bi.ecspi4">
      <alias>ecspi4</alias>
      <signal name="ECSPI4_MISO">
        <alias>ecspi4.MISO</alias>
        <modeRef ref="EIM_DATA22_ALT1"/>
      </signal>
      <signal name="ECSPI4_MOSI">
        <alias>ecspi4.MOSI</alias>
        <modeRef ref="EIM_DATA28_ALT2"/>
      </signal>
      <signal name="ECSPI4_RDY">
        <alias>ecspi4.RDY</alias>
        <modeRef ref="EIM_EB3_ALT1"/>
      </signal>
      <signal name="ECSPI4_SCLK">
        <alias>ecspi4.SCLK</alias>
        <modeRef ref="EIM_DATA21_ALT1"/>
      </signal>
      <signal name="ECSPI4_SS0">
        <alias>ecspi4.SS0</alias>
        <modeRef ref="EIM_DATA20_ALT1"/>
        <modeRef ref="EIM_DATA29_ALT2"/>
      </signal>
      <signal name="ECSPI4_SS1">
        <alias>ecspi4.SS1</alias>
        <modeRef ref="EIM_ADDR25_ALT1"/>
      </signal>
      <signal name="ECSPI4_SS2">
        <alias>ecspi4.SS2</alias>
        <modeRef ref="EIM_DATA24_ALT1"/>
      </signal>
      <signal name="ECSPI4_SS3">
        <alias>ecspi4.SS3</alias>
        <modeRef ref="EIM_DATA25_ALT1"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI4_SS0_SELECT_INPUT"/>
    </instance>
    <instance name="ecspi5" longName="Enhanced Configurable SPI" bootInterfaceRef="bi.ecspi5">
      <alias>ecspi5</alias>
      <signal name="ECSPI5_MISO">
        <alias>ecspi5.MISO</alias>
        <modeRef ref="SD2_DATA0_ALT1"/>
        <modeRef ref="SD1_DATA0_ALT1"/>
      </signal>
      <signal name="ECSPI5_MOSI">
        <alias>ecspi5.MOSI</alias>
        <modeRef ref="SD1_CMD_ALT1"/>
        <modeRef ref="SD2_CMD_ALT1"/>
      </signal>
      <signal name="ECSPI5_RDY">
        <alias>ecspi5.RDY</alias>
        <modeRef ref="GPIO07_ALT1"/>
      </signal>
      <signal name="ECSPI5_SCLK">
        <alias>ecspi5.SCLK</alias>
        <modeRef ref="SD1_CLK_ALT1"/>
        <modeRef ref="SD2_CLK_ALT1"/>
      </signal>
      <signal name="ECSPI5_SS0">
        <alias>ecspi5.SS0</alias>
        <modeRef ref="SD2_DATA1_ALT1"/>
        <modeRef ref="SD1_DATA1_ALT1"/>
      </signal>
      <signal name="ECSPI5_SS1">
        <alias>ecspi5.SS1</alias>
        <modeRef ref="SD2_DATA2_ALT1"/>
        <modeRef ref="SD1_DATA2_ALT1"/>
      </signal>
      <signal name="ECSPI5_SS2">
        <alias>ecspi5.SS2</alias>
        <modeRef ref="SD1_DATA3_ALT1"/>
      </signal>
      <signal name="ECSPI5_SS3">
        <alias>ecspi5.SS3</alias>
        <modeRef ref="SD2_DATA3_ALT1"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI5_SS0_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI5_SS1_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI5_MISO_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI5_MOSI_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ECSPI5_CSPI_CLK_IN_SELECT_INPUT"/>
    </instance>
    <instance name="eim" longName="External Interface Module" bootInterfaceRef="bi.eim">
      <alias>weim</alias>
      <signal name="EIM_AD00">
        <alias>weim.WEIM_DA_A[0]</alias>
        <modeRef ref="EIM_AD00_ALT0"/>
      </signal>
      <signal name="EIM_AD01">
        <alias>weim.WEIM_DA_A[1]</alias>
        <modeRef ref="EIM_AD01_ALT0"/>
      </signal>
      <signal name="EIM_AD02">
        <alias>weim.WEIM_DA_A[2]</alias>
        <modeRef ref="EIM_AD02_ALT0"/>
      </signal>
      <signal name="EIM_AD03">
        <alias>weim.WEIM_DA_A[3]</alias>
        <modeRef ref="EIM_AD03_ALT0"/>
      </signal>
      <signal name="EIM_AD04">
        <alias>weim.WEIM_DA_A[4]</alias>
        <modeRef ref="EIM_AD04_ALT0"/>
      </signal>
      <signal name="EIM_AD05">
        <alias>weim.WEIM_DA_A[5]</alias>
        <modeRef ref="EIM_AD05_ALT0"/>
      </signal>
      <signal name="EIM_AD06">
        <alias>weim.WEIM_DA_A[6]</alias>
        <modeRef ref="EIM_AD06_ALT0"/>
      </signal>
      <signal name="EIM_AD07">
        <alias>weim.WEIM_DA_A[7]</alias>
        <modeRef ref="EIM_AD07_ALT0"/>
      </signal>
      <signal name="EIM_AD08">
        <alias>weim.WEIM_DA_A[8]</alias>
        <modeRef ref="EIM_AD08_ALT0"/>
      </signal>
      <signal name="EIM_AD09">
        <alias>weim.WEIM_DA_A[9]</alias>
        <modeRef ref="EIM_AD09_ALT0"/>
      </signal>
      <signal name="EIM_AD10">
        <alias>weim.WEIM_DA_A[10]</alias>
        <modeRef ref="EIM_AD10_ALT0"/>
      </signal>
      <signal name="EIM_AD11">
        <alias>weim.WEIM_DA_A[11]</alias>
        <modeRef ref="EIM_AD11_ALT0"/>
      </signal>
      <signal name="EIM_AD12">
        <alias>weim.WEIM_DA_A[12]</alias>
        <modeRef ref="EIM_AD12_ALT0"/>
      </signal>
      <signal name="EIM_AD13">
        <alias>weim.WEIM_DA_A[13]</alias>
        <modeRef ref="EIM_AD13_ALT0"/>
      </signal>
      <signal name="EIM_AD14">
        <alias>weim.WEIM_DA_A[14]</alias>
        <modeRef ref="EIM_AD14_ALT0"/>
      </signal>
      <signal name="EIM_AD15">
        <alias>weim.WEIM_DA_A[15]</alias>
        <modeRef ref="EIM_AD15_ALT0"/>
      </signal>
      <signal name="EIM_ADDR16">
        <alias>weim.WEIM_A[16]</alias>
        <modeRef ref="EIM_ADDR16_ALT0"/>
      </signal>
      <signal name="EIM_ADDR17">
        <alias>weim.WEIM_A[17]</alias>
        <modeRef ref="EIM_ADDR17_ALT0"/>
      </signal>
      <signal name="EIM_ADDR18">
        <alias>weim.WEIM_A[18]</alias>
        <modeRef ref="EIM_ADDR18_ALT0"/>
      </signal>
      <signal name="EIM_ADDR19">
        <alias>weim.WEIM_A[19]</alias>
        <modeRef ref="EIM_ADDR19_ALT0"/>
      </signal>
      <signal name="EIM_ADDR20">
        <alias>weim.WEIM_A[20]</alias>
        <modeRef ref="EIM_ADDR20_ALT0"/>
      </signal>
      <signal name="EIM_ADDR21">
        <alias>weim.WEIM_A[21]</alias>
        <modeRef ref="EIM_ADDR21_ALT0"/>
      </signal>
      <signal name="EIM_ADDR22">
        <alias>weim.WEIM_A[22]</alias>
        <modeRef ref="EIM_ADDR22_ALT0"/>
      </signal>
      <signal name="EIM_ADDR23">
        <alias>weim.WEIM_A[23]</alias>
        <modeRef ref="EIM_ADDR23_ALT0"/>
      </signal>
      <signal name="EIM_ADDR24">
        <alias>weim.WEIM_A[24]</alias>
        <modeRef ref="EIM_ADDR24_ALT0"/>
      </signal>
      <signal name="EIM_ADDR25">
        <alias>weim.WEIM_A[25]</alias>
        <modeRef ref="EIM_ADDR25_ALT0"/>
      </signal>
      <signal name="EIM_ADDR26">
        <alias>weim.WEIM_A[26]</alias>
        <modeRef ref="NAND_CS3_B_ALT3"/>
      </signal>
      <signal name="EIM_BCLK">
        <alias>weim.WEIM_BCLK</alias>
        <modeRef ref="EIM_BCLK_ALT0"/>
      </signal>
      <signal name="EIM_CRE">
        <alias>weim.WEIM_CRE</alias>
        <modeRef ref="NAND_CS2_B_ALT3"/>
      </signal>
      <signal name="EIM_CS0">
        <alias>weim.WEIM_CS[0]</alias>
        <modeRef ref="EIM_CS0_ALT0"/>
      </signal>
      <signal name="EIM_CS1">
        <alias>weim.WEIM_CS[1]</alias>
        <modeRef ref="EIM_CS1_ALT0"/>
      </signal>
      <signal name="EIM_CS2">
        <alias>weim.WEIM_CS[2]</alias>
        <modeRef ref="DISP0_DATA18_ALT7"/>
        <modeRef ref="SD2_DATA1_ALT2"/>
      </signal>
      <signal name="EIM_CS3">
        <alias>weim.WEIM_CS[3]</alias>
        <modeRef ref="DISP0_DATA19_ALT7"/>
        <modeRef ref="SD2_DATA2_ALT2"/>
      </signal>
      <signal name="EIM_DATA00">
        <alias>weim.WEIM_D[0]</alias>
        <modeRef ref="CSI0_DATA_EN_ALT1"/>
      </signal>
      <signal name="EIM_DATA01">
        <alias>weim.WEIM_D[1]</alias>
        <modeRef ref="CSI0_VSYNC_ALT1"/>
      </signal>
      <signal name="EIM_DATA02">
        <alias>weim.WEIM_D[2]</alias>
        <modeRef ref="CSI0_DATA04_ALT1"/>
      </signal>
      <signal name="EIM_DATA03">
        <alias>weim.WEIM_D[3]</alias>
        <modeRef ref="CSI0_DATA05_ALT1"/>
      </signal>
      <signal name="EIM_DATA04">
        <alias>weim.WEIM_D[4]</alias>
        <modeRef ref="CSI0_DATA06_ALT1"/>
      </signal>
      <signal name="EIM_DATA05">
        <alias>weim.WEIM_D[5]</alias>
        <modeRef ref="CSI0_DATA07_ALT1"/>
      </signal>
      <signal name="EIM_DATA06">
        <alias>weim.WEIM_D[6]</alias>
        <modeRef ref="CSI0_DATA08_ALT1"/>
      </signal>
      <signal name="EIM_DATA07">
        <alias>weim.WEIM_D[7]</alias>
        <modeRef ref="CSI0_DATA09_ALT1"/>
      </signal>
      <signal name="EIM_DATA08">
        <alias>weim.WEIM_D[8]</alias>
        <modeRef ref="CSI0_DATA12_ALT1"/>
      </signal>
      <signal name="EIM_DATA09">
        <alias>weim.WEIM_D[9]</alias>
        <modeRef ref="CSI0_DATA13_ALT1"/>
      </signal>
      <signal name="EIM_DATA10">
        <alias>weim.WEIM_D[10]</alias>
        <modeRef ref="CSI0_DATA14_ALT1"/>
      </signal>
      <signal name="EIM_DATA11">
        <alias>weim.WEIM_D[11]</alias>
        <modeRef ref="CSI0_DATA15_ALT1"/>
      </signal>
      <signal name="EIM_DATA12">
        <alias>weim.WEIM_D[12]</alias>
        <modeRef ref="CSI0_DATA16_ALT1"/>
      </signal>
      <signal name="EIM_DATA13">
        <alias>weim.WEIM_D[13]</alias>
        <modeRef ref="CSI0_DATA17_ALT1"/>
      </signal>
      <signal name="EIM_DATA14">
        <alias>weim.WEIM_D[14]</alias>
        <modeRef ref="CSI0_DATA18_ALT1"/>
      </signal>
      <signal name="EIM_DATA15">
        <alias>weim.WEIM_D[15]</alias>
        <modeRef ref="CSI0_DATA19_ALT1"/>
      </signal>
      <signal name="EIM_DATA16">
        <alias>weim.WEIM_D[16]</alias>
        <modeRef ref="EIM_DATA16_ALT0"/>
      </signal>
      <signal name="EIM_DATA17">
        <alias>weim.WEIM_D[17]</alias>
        <modeRef ref="EIM_DATA17_ALT0"/>
      </signal>
      <signal name="EIM_DATA18">
        <alias>weim.WEIM_D[18]</alias>
        <modeRef ref="EIM_DATA18_ALT0"/>
      </signal>
      <signal name="EIM_DATA19">
        <alias>weim.WEIM_D[19]</alias>
        <modeRef ref="EIM_DATA19_ALT0"/>
      </signal>
      <signal name="EIM_DATA20">
        <alias>weim.WEIM_D[20]</alias>
        <modeRef ref="EIM_DATA20_ALT0"/>
      </signal>
      <signal name="EIM_DATA21">
        <alias>weim.WEIM_D[21]</alias>
        <modeRef ref="EIM_DATA21_ALT0"/>
      </signal>
      <signal name="EIM_DATA22">
        <alias>weim.WEIM_D[22]</alias>
        <modeRef ref="EIM_DATA22_ALT0"/>
      </signal>
      <signal name="EIM_DATA23">
        <alias>weim.WEIM_D[23]</alias>
        <modeRef ref="EIM_DATA23_ALT0"/>
      </signal>
      <signal name="EIM_DATA24">
        <alias>weim.WEIM_D[24]</alias>
        <modeRef ref="EIM_DATA24_ALT0"/>
      </signal>
      <signal name="EIM_DATA25">
        <alias>weim.WEIM_D[25]</alias>
        <modeRef ref="EIM_DATA25_ALT0"/>
      </signal>
      <signal name="EIM_DATA26">
        <alias>weim.WEIM_D[26]</alias>
        <modeRef ref="EIM_DATA26_ALT0"/>
      </signal>
      <signal name="EIM_DATA27">
        <alias>weim.WEIM_D[27]</alias>
        <modeRef ref="EIM_DATA27_ALT0"/>
      </signal>
      <signal name="EIM_DATA28">
        <alias>weim.WEIM_D[28]</alias>
        <modeRef ref="EIM_DATA28_ALT0"/>
      </signal>
      <signal name="EIM_DATA29">
        <alias>weim.WEIM_D[29]</alias>
        <modeRef ref="EIM_DATA29_ALT0"/>
      </signal>
      <signal name="EIM_DATA30">
        <alias>weim.WEIM_D[30]</alias>
        <modeRef ref="EIM_DATA30_ALT0"/>
      </signal>
      <signal name="EIM_DATA31">
        <alias>weim.WEIM_D[31]</alias>
        <modeRef ref="EIM_DATA31_ALT0"/>
      </signal>
      <signal name="EIM_DTACK_B">
        <alias>weim.WEIM_DTACK_B</alias>
        <modeRef ref="EIM_WAIT_ALT1"/>
      </signal>
      <signal name="EIM_EB0">
        <alias>weim.WEIM_EB[0]</alias>
        <modeRef ref="EIM_EB0_ALT0"/>
      </signal>
      <signal name="EIM_EB1">
        <alias>weim.WEIM_EB[1]</alias>
        <modeRef ref="EIM_EB1_ALT0"/>
      </signal>
      <signal name="EIM_EB2">
        <alias>weim.WEIM_EB[2]</alias>
        <modeRef ref="EIM_EB2_ALT0"/>
      </signal>
      <signal name="EIM_EB3">
        <alias>weim.WEIM_EB[3]</alias>
        <modeRef ref="EIM_EB3_ALT0"/>
      </signal>
      <signal name="EIM_LBA">
        <alias>weim.WEIM_LBA</alias>
        <modeRef ref="EIM_LBA_ALT0"/>
      </signal>
      <signal name="EIM_OE">
        <alias>weim.WEIM_OE</alias>
        <modeRef ref="EIM_OE_ALT0"/>
      </signal>
      <signal name="EIM_RW">
        <alias>weim.WEIM_RW</alias>
        <modeRef ref="EIM_RW_ALT0"/>
      </signal>
      <signal name="EIM_WAIT">
        <alias>weim.WEIM_WAIT</alias>
        <modeRef ref="EIM_WAIT_ALT0"/>
      </signal>
    </instance>
    <instance name="enet" longName="10/100/1000-Mbps Ethernet MAC">
      <alias>enet</alias>
      <signal name="ENET_1588_EVENT0_IN">
        <alias>enet.1588_EVENT0_IN</alias>
        <modeRef ref="ENET_TX_DATA1_ALT4"/>
      </signal>
      <signal name="ENET_1588_EVENT0_OUT">
        <alias>enet.1588_EVENT0_OUT</alias>
        <modeRef ref="GPIO19_ALT1"/>
      </signal>
      <signal name="ENET_1588_EVENT1_IN">
        <alias>enet.1588_EVENT1_IN</alias>
        <modeRef ref="ENET_MDC_ALT4"/>
      </signal>
      <signal name="ENET_1588_EVENT1_OUT">
        <alias>enet.1588_EVENT1_OUT</alias>
        <modeRef ref="ENET_MDIO_ALT4"/>
      </signal>
      <signal name="ENET_1588_EVENT2_IN">
        <alias>enet.1588_EVENT2_IN</alias>
        <modeRef ref="GPIO16_ALT1"/>
      </signal>
      <signal name="ENET_1588_EVENT2_OUT">
        <alias>enet.1588_EVENT2_OUT</alias>
        <modeRef ref="ENET_RX_ER_ALT4"/>
      </signal>
      <signal name="ENET_1588_EVENT3_IN">
        <alias>enet.1588_EVENT3_IN</alias>
        <modeRef ref="GPIO17_ALT1"/>
      </signal>
      <signal name="ENET_1588_EVENT3_OUT">
        <alias>enet.1588_EVENT3_OUT</alias>
        <modeRef ref="ENET_RX_DATA1_ALT4"/>
      </signal>
      <signal name="ENET_COL">
        <alias>enet.COL</alias>
        <modeRef ref="KEY_ROW1_ALT1"/>
      </signal>
      <signal name="ENET_CRS">
        <alias>enet.CRS</alias>
        <modeRef ref="KEY_COL3_ALT1"/>
      </signal>
      <signal name="ENET_MDC">
        <alias>enet.MDC</alias>
        <modeRef ref="ENET_MDC_ALT1"/>
        <modeRef ref="KEY_COL2_ALT4"/>
      </signal>
      <signal name="ENET_MDIO">
        <alias>enet.MDIO</alias>
        <modeRef ref="ENET_MDIO_ALT1"/>
        <modeRef ref="KEY_COL1_ALT1"/>
      </signal>
      <signal name="ENET_REF_CLK">
        <alias>enet.ANATOP_ETHERNET_REF_OUT</alias>
        <alias>enet.IPG_CLK_RGMII</alias>
        <modeRef ref="GPIO16_ALT2"/>
        <modeRef ref="RGMII_TX_CTL_ALT7"/>
      </signal>
      <signal name="ENET_RX_CLK">
        <alias>enet.RX_CLK</alias>
        <modeRef ref="GPIO18_ALT1"/>
      </signal>
      <signal name="ENET_RX_DATA0">
        <alias>enet.RDATA[0]</alias>
        <modeRef ref="ENET_RX_DATA0_ALT1"/>
      </signal>
      <signal name="ENET_RX_DATA1">
        <alias>enet.RDATA[1]</alias>
        <modeRef ref="ENET_RX_DATA1_ALT1"/>
      </signal>
      <signal name="ENET_RX_DATA2">
        <alias>enet.RDATA[2]</alias>
        <modeRef ref="KEY_COL2_ALT1"/>
      </signal>
      <signal name="ENET_RX_DATA3">
        <alias>enet.RDATA[3]</alias>
        <modeRef ref="KEY_COL0_ALT1"/>
      </signal>
      <signal name="ENET_RX_EN">
        <alias>enet.RX_EN</alias>
        <modeRef ref="ENET_CRS_DV_ALT1"/>
      </signal>
      <signal name="ENET_RX_ER">
        <alias>enet.RX_ER</alias>
        <modeRef ref="ENET_RX_ER_ALT1"/>
      </signal>
      <signal name="ENET_TX_CLK">
        <alias>enet.TX_CLK</alias>
        <modeRef ref="ENET_REF_CLK_ALT1"/>
      </signal>
      <signal name="ENET_TX_DATA0">
        <alias>enet.TDATA[0]</alias>
        <modeRef ref="ENET_TX_DATA0_ALT1"/>
      </signal>
      <signal name="ENET_TX_DATA1">
        <alias>enet.TDATA[1]</alias>
        <modeRef ref="ENET_TX_DATA1_ALT1"/>
      </signal>
      <signal name="ENET_TX_DATA2">
        <alias>enet.TDATA[2]</alias>
        <modeRef ref="KEY_ROW2_ALT1"/>
      </signal>
      <signal name="ENET_TX_DATA3">
        <alias>enet.TDATA[3]</alias>
        <modeRef ref="KEY_ROW0_ALT1"/>
      </signal>
      <signal name="ENET_TX_EN">
        <alias>enet.TX_EN</alias>
        <modeRef ref="ENET_TX_EN_ALT1"/>
      </signal>
      <signal name="ENET_TX_ER">
        <alias>enet.TX_ER</alias>
        <modeRef ref="GPIO19_ALT6"/>
      </signal>
      <signal name="RGMII_RD0">
        <alias>enet.RGMII_RD0</alias>
        <modeRef ref="RGMII_RD0_ALT1"/>
      </signal>
      <signal name="RGMII_RD1">
        <alias>enet.RGMII_RD1</alias>
        <modeRef ref="RGMII_RD1_ALT1"/>
      </signal>
      <signal name="RGMII_RD2">
        <alias>enet.RGMII_RD2</alias>
        <modeRef ref="RGMII_RD2_ALT1"/>
      </signal>
      <signal name="RGMII_RD3">
        <alias>enet.RGMII_RD3</alias>
        <modeRef ref="RGMII_RD3_ALT1"/>
      </signal>
      <signal name="RGMII_RXC">
        <alias>enet.RGMII_RXC</alias>
        <modeRef ref="RGMII_RXC_ALT1"/>
      </signal>
      <signal name="RGMII_RX_CTL">
        <alias>enet.RGMII_RX_CTL</alias>
        <modeRef ref="RGMII_RX_CTL_ALT1"/>
      </signal>
      <signal name="RGMII_TD0">
        <alias>enet.RGMII_TD0</alias>
        <modeRef ref="RGMII_TD0_ALT1"/>
      </signal>
      <signal name="RGMII_TD1">
        <alias>enet.RGMII_TD1</alias>
        <modeRef ref="RGMII_TD1_ALT1"/>
      </signal>
      <signal name="RGMII_TD2">
        <alias>enet.RGMII_TD2</alias>
        <modeRef ref="RGMII_TD2_ALT1"/>
      </signal>
      <signal name="RGMII_TD3">
        <alias>enet.RGMII_TD3</alias>
        <modeRef ref="RGMII_TD3_ALT1"/>
      </signal>
      <signal name="RGMII_TXC">
        <alias>enet.RGMII_TXC</alias>
        <modeRef ref="RGMII_TXC_ALT1"/>
      </signal>
      <signal name="RGMII_TX_CTL">
        <alias>enet.RGMII_TX_CTL</alias>
        <modeRef ref="RGMII_TX_CTL_ALT1"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ENET_REF_CLK_SELECT_INPUT"/>
    </instance>
    <instance name="epit1" longName="Enhanced Periodic Interrupt Timer">
      <alias>epit1</alias>
      <signal name="EPIT1_OUT">
        <alias>epit1.EPITO</alias>
        <modeRef ref="EIM_DATA19_ALT6"/>
        <modeRef ref="GPIO00_ALT4"/>
        <modeRef ref="GPIO07_ALT2"/>
      </signal>
    </instance>
    <instance name="epit2" longName="Enhanced Periodic Interrupt Timer">
      <alias>epit2</alias>
      <signal name="EPIT2_OUT">
        <alias>epit2.EPITO</alias>
        <modeRef ref="EIM_DATA20_ALT6"/>
        <modeRef ref="GPIO08_ALT2"/>
      </signal>
    </instance>
    <instance name="esai" longName="Enhanced Serial Audio Interface">
      <alias>esai1</alias>
      <signal name="ESAI_RX_CLK">
        <alias>esai1.SCKR</alias>
        <modeRef ref="ENET_MDIO_ALT2"/>
        <modeRef ref="GPIO01_ALT0"/>
      </signal>
      <signal name="ESAI_RX_FS">
        <alias>esai1.FSR</alias>
        <modeRef ref="ENET_REF_CLK_ALT2"/>
        <modeRef ref="GPIO09_ALT0"/>
      </signal>
      <signal name="ESAI_RX_HF_CLK">
        <alias>esai1.HCKR</alias>
        <modeRef ref="ENET_RX_ER_ALT2"/>
        <modeRef ref="GPIO03_ALT0"/>
      </signal>
      <signal name="ESAI_TX0">
        <alias>esai1.TX0</alias>
        <modeRef ref="GPIO17_ALT0"/>
        <modeRef ref="NAND_CS2_B_ALT2"/>
      </signal>
      <signal name="ESAI_TX1">
        <alias>esai1.TX1</alias>
        <modeRef ref="GPIO18_ALT0"/>
        <modeRef ref="NAND_CS3_B_ALT2"/>
      </signal>
      <signal name="ESAI_TX2_RX3">
        <alias>esai1.TX2_RX3</alias>
        <modeRef ref="ENET_TX_DATA1_ALT2"/>
        <modeRef ref="GPIO05_ALT0"/>
      </signal>
      <signal name="ESAI_TX3_RX2">
        <alias>esai1.TX3_RX2</alias>
        <modeRef ref="ENET_TX_EN_ALT2"/>
        <modeRef ref="GPIO16_ALT0"/>
      </signal>
      <signal name="ESAI_TX4_RX1">
        <alias>esai1.TX4_RX1</alias>
        <modeRef ref="ENET_TX_DATA0_ALT2"/>
        <modeRef ref="GPIO07_ALT0"/>
      </signal>
      <signal name="ESAI_TX5_RX0">
        <alias>esai1.TX5_RX0</alias>
        <modeRef ref="ENET_MDC_ALT2"/>
        <modeRef ref="GPIO08_ALT0"/>
      </signal>
      <signal name="ESAI_TX_CLK">
        <alias>esai1.SCKT</alias>
        <modeRef ref="ENET_CRS_DV_ALT2"/>
        <modeRef ref="GPIO06_ALT0"/>
      </signal>
      <signal name="ESAI_TX_FS">
        <alias>esai1.FST</alias>
        <modeRef ref="ENET_RX_DATA1_ALT2"/>
        <modeRef ref="GPIO02_ALT0"/>
      </signal>
      <signal name="ESAI_TX_HF_CLK">
        <alias>esai1.HCKT</alias>
        <modeRef ref="ENET_RX_DATA0_ALT2"/>
        <modeRef ref="GPIO04_ALT0"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_RX_CLK_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_RX_FS_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_RX_HF_CLK_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_SDO0_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_SDO1_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_SDO2_SDI3_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_SDO3_SDI2_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_SDO4_SDI1_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_SDO5_SDI0_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_TX_CLK_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_TX_FS_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_ESAI_TX_HF_CLK_SELECT_INPUT"/>
    </instance>
    <instance name="flexcan1" longName="Flexible Controller Area Network">
      <alias>can1</alias>
      <signal name="FLEXCAN1_RX">
        <alias>can1.RXCAN</alias>
        <modeRef ref="GPIO08_ALT3"/>
        <modeRef ref="KEY_ROW2_ALT2"/>
        <modeRef ref="SD3_CLK_ALT2"/>
      </signal>
      <signal name="FLEXCAN1_TX">
        <alias>can1.TXCAN</alias>
        <modeRef ref="GPIO07_ALT3"/>
        <modeRef ref="KEY_COL2_ALT2"/>
        <modeRef ref="SD3_CMD_ALT2"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_FLEXCAN1_RX_SELECT_INPUT"/>
    </instance>
    <instance name="flexcan2" longName="Flexible Controller Area Network">
      <alias>can2</alias>
      <signal name="FLEXCAN2_RX">
        <alias>can2.RXCAN</alias>
        <modeRef ref="KEY_ROW4_ALT0"/>
        <modeRef ref="SD3_DATA1_ALT2"/>
      </signal>
      <signal name="FLEXCAN2_TX">
        <alias>can2.TXCAN</alias>
        <modeRef ref="KEY_COL4_ALT0"/>
        <modeRef ref="SD3_DATA0_ALT2"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_FLEXCAN2_RX_SELECT_INPUT"/>
    </instance>
    <instance name="gpio1" longName="General Purpose Input/Output">
      <alias>gpio1</alias>
      <signal name="GPIO1_IO00">
        <alias>gpio1.GPIO[0]</alias>
        <modeRef ref="GPIO00_ALT5"/>
      </signal>
      <signal name="GPIO1_IO01">
        <alias>gpio1.GPIO[1]</alias>
        <modeRef ref="GPIO01_ALT5"/>
      </signal>
      <signal name="GPIO1_IO02">
        <alias>gpio1.GPIO[2]</alias>
        <modeRef ref="GPIO02_ALT5"/>
      </signal>
      <signal name="GPIO1_IO03">
        <alias>gpio1.GPIO[3]</alias>
        <modeRef ref="GPIO03_ALT5"/>
      </signal>
      <signal name="GPIO1_IO04">
        <alias>gpio1.GPIO[4]</alias>
        <modeRef ref="GPIO04_ALT5"/>
      </signal>
      <signal name="GPIO1_IO05">
        <alias>gpio1.GPIO[5]</alias>
        <modeRef ref="GPIO05_ALT5"/>
      </signal>
      <signal name="GPIO1_IO06">
        <alias>gpio1.GPIO[6]</alias>
        <modeRef ref="GPIO06_ALT5"/>
      </signal>
      <signal name="GPIO1_IO07">
        <alias>gpio1.GPIO[7]</alias>
        <modeRef ref="GPIO07_ALT5"/>
      </signal>
      <signal name="GPIO1_IO08">
        <alias>gpio1.GPIO[8]</alias>
        <modeRef ref="GPIO08_ALT5"/>
      </signal>
      <signal name="GPIO1_IO09">
        <alias>gpio1.GPIO[9]</alias>
        <modeRef ref="GPIO09_ALT5"/>
      </signal>
      <signal name="GPIO1_IO10">
        <alias>gpio1.GPIO[10]</alias>
        <modeRef ref="SD2_CLK_ALT5"/>
      </signal>
      <signal name="GPIO1_IO11">
        <alias>gpio1.GPIO[11]</alias>
        <modeRef ref="SD2_CMD_ALT5"/>
      </signal>
      <signal name="GPIO1_IO12">
        <alias>gpio1.GPIO[12]</alias>
        <modeRef ref="SD2_DATA3_ALT5"/>
      </signal>
      <signal name="GPIO1_IO13">
        <alias>gpio1.GPIO[13]</alias>
        <modeRef ref="SD2_DATA2_ALT5"/>
      </signal>
      <signal name="GPIO1_IO14">
        <alias>gpio1.GPIO[14]</alias>
        <modeRef ref="SD2_DATA1_ALT5"/>
      </signal>
      <signal name="GPIO1_IO15">
        <alias>gpio1.GPIO[15]</alias>
        <modeRef ref="SD2_DATA0_ALT5"/>
      </signal>
      <signal name="GPIO1_IO16">
        <alias>gpio1.GPIO[16]</alias>
        <modeRef ref="SD1_DATA0_ALT5"/>
      </signal>
      <signal name="GPIO1_IO17">
        <alias>gpio1.GPIO[17]</alias>
        <modeRef ref="SD1_DATA1_ALT5"/>
      </signal>
      <signal name="GPIO1_IO18">
        <alias>gpio1.GPIO[18]</alias>
        <modeRef ref="SD1_CMD_ALT5"/>
      </signal>
      <signal name="GPIO1_IO19">
        <alias>gpio1.GPIO[19]</alias>
        <modeRef ref="SD1_DATA2_ALT5"/>
      </signal>
      <signal name="GPIO1_IO20">
        <alias>gpio1.GPIO[20]</alias>
        <modeRef ref="SD1_CLK_ALT5"/>
      </signal>
      <signal name="GPIO1_IO21">
        <alias>gpio1.GPIO[21]</alias>
        <modeRef ref="SD1_DATA3_ALT5"/>
      </signal>
      <signal name="GPIO1_IO22">
        <alias>gpio1.GPIO[22]</alias>
        <modeRef ref="ENET_MDIO_ALT5"/>
      </signal>
      <signal name="GPIO1_IO23">
        <alias>gpio1.GPIO[23]</alias>
        <modeRef ref="ENET_REF_CLK_ALT5"/>
      </signal>
      <signal name="GPIO1_IO24">
        <alias>gpio1.GPIO[24]</alias>
        <modeRef ref="ENET_RX_ER_ALT5"/>
      </signal>
      <signal name="GPIO1_IO25">
        <alias>gpio1.GPIO[25]</alias>
        <modeRef ref="ENET_CRS_DV_ALT5"/>
      </signal>
      <signal name="GPIO1_IO26">
        <alias>gpio1.GPIO[26]</alias>
        <modeRef ref="ENET_RX_DATA1_ALT5"/>
      </signal>
      <signal name="GPIO1_IO27">
        <alias>gpio1.GPIO[27]</alias>
        <modeRef ref="ENET_RX_DATA0_ALT5"/>
      </signal>
      <signal name="GPIO1_IO28">
        <alias>gpio1.GPIO[28]</alias>
        <modeRef ref="ENET_TX_EN_ALT5"/>
      </signal>
      <signal name="GPIO1_IO29">
        <alias>gpio1.GPIO[29]</alias>
        <modeRef ref="ENET_TX_DATA1_ALT5"/>
      </signal>
      <signal name="GPIO1_IO30">
        <alias>gpio1.GPIO[30]</alias>
        <modeRef ref="ENET_TX_DATA0_ALT5"/>
      </signal>
      <signal name="GPIO1_IO31">
        <alias>gpio1.GPIO[31]</alias>
        <modeRef ref="ENET_MDC_ALT5"/>
      </signal>
    </instance>
    <instance name="gpio2" longName="General Purpose Input/Output">
      <alias>gpio2</alias>
      <signal name="GPIO2_IO00">
        <alias>gpio2.GPIO[0]</alias>
        <modeRef ref="NAND_DATA00_ALT5"/>
      </signal>
      <signal name="GPIO2_IO01">
        <alias>gpio2.GPIO[1]</alias>
        <modeRef ref="NAND_DATA01_ALT5"/>
      </signal>
      <signal name="GPIO2_IO02">
        <alias>gpio2.GPIO[2]</alias>
        <modeRef ref="NAND_DATA02_ALT5"/>
      </signal>
      <signal name="GPIO2_IO03">
        <alias>gpio2.GPIO[3]</alias>
        <modeRef ref="NAND_DATA03_ALT5"/>
      </signal>
      <signal name="GPIO2_IO04">
        <alias>gpio2.GPIO[4]</alias>
        <modeRef ref="NAND_DATA04_ALT5"/>
      </signal>
      <signal name="GPIO2_IO05">
        <alias>gpio2.GPIO[5]</alias>
        <modeRef ref="NAND_DATA05_ALT5"/>
      </signal>
      <signal name="GPIO2_IO06">
        <alias>gpio2.GPIO[6]</alias>
        <modeRef ref="NAND_DATA06_ALT5"/>
      </signal>
      <signal name="GPIO2_IO07">
        <alias>gpio2.GPIO[7]</alias>
        <modeRef ref="NAND_DATA07_ALT5"/>
      </signal>
      <signal name="GPIO2_IO08">
        <alias>gpio2.GPIO[8]</alias>
        <modeRef ref="SD4_DATA0_ALT5"/>
      </signal>
      <signal name="GPIO2_IO09">
        <alias>gpio2.GPIO[9]</alias>
        <modeRef ref="SD4_DATA1_ALT5"/>
      </signal>
      <signal name="GPIO2_IO10">
        <alias>gpio2.GPIO[10]</alias>
        <modeRef ref="SD4_DATA2_ALT5"/>
      </signal>
      <signal name="GPIO2_IO11">
        <alias>gpio2.GPIO[11]</alias>
        <modeRef ref="SD4_DATA3_ALT5"/>
      </signal>
      <signal name="GPIO2_IO12">
        <alias>gpio2.GPIO[12]</alias>
        <modeRef ref="SD4_DATA4_ALT5"/>
      </signal>
      <signal name="GPIO2_IO13">
        <alias>gpio2.GPIO[13]</alias>
        <modeRef ref="SD4_DATA5_ALT5"/>
      </signal>
      <signal name="GPIO2_IO14">
        <alias>gpio2.GPIO[14]</alias>
        <modeRef ref="SD4_DATA6_ALT5"/>
      </signal>
      <signal name="GPIO2_IO15">
        <alias>gpio2.GPIO[15]</alias>
        <modeRef ref="SD4_DATA7_ALT5"/>
      </signal>
      <signal name="GPIO2_IO16">
        <alias>gpio2.GPIO[16]</alias>
        <modeRef ref="EIM_ADDR22_ALT5"/>
      </signal>
      <signal name="GPIO2_IO17">
        <alias>gpio2.GPIO[17]</alias>
        <modeRef ref="EIM_ADDR21_ALT5"/>
      </signal>
      <signal name="GPIO2_IO18">
        <alias>gpio2.GPIO[18]</alias>
        <modeRef ref="EIM_ADDR20_ALT5"/>
      </signal>
      <signal name="GPIO2_IO19">
        <alias>gpio2.GPIO[19]</alias>
        <modeRef ref="EIM_ADDR19_ALT5"/>
      </signal>
      <signal name="GPIO2_IO20">
        <alias>gpio2.GPIO[20]</alias>
        <modeRef ref="EIM_ADDR18_ALT5"/>
      </signal>
      <signal name="GPIO2_IO21">
        <alias>gpio2.GPIO[21]</alias>
        <modeRef ref="EIM_ADDR17_ALT5"/>
      </signal>
      <signal name="GPIO2_IO22">
        <alias>gpio2.GPIO[22]</alias>
        <modeRef ref="EIM_ADDR16_ALT5"/>
      </signal>
      <signal name="GPIO2_IO23">
        <alias>gpio2.GPIO[23]</alias>
        <modeRef ref="EIM_CS0_ALT5"/>
      </signal>
      <signal name="GPIO2_IO24">
        <alias>gpio2.GPIO[24]</alias>
        <modeRef ref="EIM_CS1_ALT5"/>
      </signal>
      <signal name="GPIO2_IO25">
        <alias>gpio2.GPIO[25]</alias>
        <modeRef ref="EIM_OE_ALT5"/>
      </signal>
      <signal name="GPIO2_IO26">
        <alias>gpio2.GPIO[26]</alias>
        <modeRef ref="EIM_RW_ALT5"/>
      </signal>
      <signal name="GPIO2_IO27">
        <alias>gpio2.GPIO[27]</alias>
        <modeRef ref="EIM_LBA_ALT5"/>
      </signal>
      <signal name="GPIO2_IO28">
        <alias>gpio2.GPIO[28]</alias>
        <modeRef ref="EIM_EB0_ALT5"/>
      </signal>
      <signal name="GPIO2_IO29">
        <alias>gpio2.GPIO[29]</alias>
        <modeRef ref="EIM_EB1_ALT5"/>
      </signal>
      <signal name="GPIO2_IO30">
        <alias>gpio2.GPIO[30]</alias>
        <modeRef ref="EIM_EB2_ALT5"/>
      </signal>
      <signal name="GPIO2_IO31">
        <alias>gpio2.GPIO[31]</alias>
        <modeRef ref="EIM_EB3_ALT5"/>
      </signal>
    </instance>
    <instance name="gpio3" longName="General Purpose Input/Output">
      <alias>gpio3</alias>
      <signal name="GPIO3_IO00">
        <alias>gpio3.GPIO[0]</alias>
        <modeRef ref="EIM_AD00_ALT5"/>
      </signal>
      <signal name="GPIO3_IO01">
        <alias>gpio3.GPIO[1]</alias>
        <modeRef ref="EIM_AD01_ALT5"/>
      </signal>
      <signal name="GPIO3_IO02">
        <alias>gpio3.GPIO[2]</alias>
        <modeRef ref="EIM_AD02_ALT5"/>
      </signal>
      <signal name="GPIO3_IO03">
        <alias>gpio3.GPIO[3]</alias>
        <modeRef ref="EIM_AD03_ALT5"/>
      </signal>
      <signal name="GPIO3_IO04">
        <alias>gpio3.GPIO[4]</alias>
        <modeRef ref="EIM_AD04_ALT5"/>
      </signal>
      <signal name="GPIO3_IO05">
        <alias>gpio3.GPIO[5]</alias>
        <modeRef ref="EIM_AD05_ALT5"/>
      </signal>
      <signal name="GPIO3_IO06">
        <alias>gpio3.GPIO[6]</alias>
        <modeRef ref="EIM_AD06_ALT5"/>
      </signal>
      <signal name="GPIO3_IO07">
        <alias>gpio3.GPIO[7]</alias>
        <modeRef ref="EIM_AD07_ALT5"/>
      </signal>
      <signal name="GPIO3_IO08">
        <alias>gpio3.GPIO[8]</alias>
        <modeRef ref="EIM_AD08_ALT5"/>
      </signal>
      <signal name="GPIO3_IO09">
        <alias>gpio3.GPIO[9]</alias>
        <modeRef ref="EIM_AD09_ALT5"/>
      </signal>
      <signal name="GPIO3_IO10">
        <alias>gpio3.GPIO[10]</alias>
        <modeRef ref="EIM_AD10_ALT5"/>
      </signal>
      <signal name="GPIO3_IO11">
        <alias>gpio3.GPIO[11]</alias>
        <modeRef ref="EIM_AD11_ALT5"/>
      </signal>
      <signal name="GPIO3_IO12">
        <alias>gpio3.GPIO[12]</alias>
        <modeRef ref="EIM_AD12_ALT5"/>
      </signal>
      <signal name="GPIO3_IO13">
        <alias>gpio3.GPIO[13]</alias>
        <modeRef ref="EIM_AD13_ALT5"/>
      </signal>
      <signal name="GPIO3_IO14">
        <alias>gpio3.GPIO[14]</alias>
        <modeRef ref="EIM_AD14_ALT5"/>
      </signal>
      <signal name="GPIO3_IO15">
        <alias>gpio3.GPIO[15]</alias>
        <modeRef ref="EIM_AD15_ALT5"/>
      </signal>
      <signal name="GPIO3_IO16">
        <alias>gpio3.GPIO[16]</alias>
        <modeRef ref="EIM_DATA16_ALT5"/>
      </signal>
      <signal name="GPIO3_IO17">
        <alias>gpio3.GPIO[17]</alias>
        <modeRef ref="EIM_DATA17_ALT5"/>
      </signal>
      <signal name="GPIO3_IO18">
        <alias>gpio3.GPIO[18]</alias>
        <modeRef ref="EIM_DATA18_ALT5"/>
      </signal>
      <signal name="GPIO3_IO19">
        <alias>gpio3.GPIO[19]</alias>
        <modeRef ref="EIM_DATA19_ALT5"/>
      </signal>
      <signal name="GPIO3_IO20">
        <alias>gpio3.GPIO[20]</alias>
        <modeRef ref="EIM_DATA20_ALT5"/>
      </signal>
      <signal name="GPIO3_IO21">
        <alias>gpio3.GPIO[21]</alias>
        <modeRef ref="EIM_DATA21_ALT5"/>
      </signal>
      <signal name="GPIO3_IO22">
        <alias>gpio3.GPIO[22]</alias>
        <modeRef ref="EIM_DATA22_ALT5"/>
      </signal>
      <signal name="GPIO3_IO23">
        <alias>gpio3.GPIO[23]</alias>
        <modeRef ref="EIM_DATA23_ALT5"/>
      </signal>
      <signal name="GPIO3_IO24">
        <alias>gpio3.GPIO[24]</alias>
        <modeRef ref="EIM_DATA24_ALT5"/>
      </signal>
      <signal name="GPIO3_IO25">
        <alias>gpio3.GPIO[25]</alias>
        <modeRef ref="EIM_DATA25_ALT5"/>
      </signal>
      <signal name="GPIO3_IO26">
        <alias>gpio3.GPIO[26]</alias>
        <modeRef ref="EIM_DATA26_ALT5"/>
      </signal>
      <signal name="GPIO3_IO27">
        <alias>gpio3.GPIO[27]</alias>
        <modeRef ref="EIM_DATA27_ALT5"/>
      </signal>
      <signal name="GPIO3_IO28">
        <alias>gpio3.GPIO[28]</alias>
        <modeRef ref="EIM_DATA28_ALT5"/>
      </signal>
      <signal name="GPIO3_IO29">
        <alias>gpio3.GPIO[29]</alias>
        <modeRef ref="EIM_DATA29_ALT5"/>
      </signal>
      <signal name="GPIO3_IO30">
        <alias>gpio3.GPIO[30]</alias>
        <modeRef ref="EIM_DATA30_ALT5"/>
      </signal>
      <signal name="GPIO3_IO31">
        <alias>gpio3.GPIO[31]</alias>
        <modeRef ref="EIM_DATA31_ALT5"/>
      </signal>
    </instance>
    <instance name="gpio4" longName="General Purpose Input/Output">
      <alias>gpio4</alias>
      <signal name="GPIO4_IO05">
        <alias>gpio4.GPIO[5]</alias>
        <modeRef ref="GPIO19_ALT5"/>
      </signal>
      <signal name="GPIO4_IO06">
        <alias>gpio4.GPIO[6]</alias>
        <modeRef ref="KEY_COL0_ALT5"/>
      </signal>
      <signal name="GPIO4_IO07">
        <alias>gpio4.GPIO[7]</alias>
        <modeRef ref="KEY_ROW0_ALT5"/>
      </signal>
      <signal name="GPIO4_IO08">
        <alias>gpio4.GPIO[8]</alias>
        <modeRef ref="KEY_COL1_ALT5"/>
      </signal>
      <signal name="GPIO4_IO09">
        <alias>gpio4.GPIO[9]</alias>
        <modeRef ref="KEY_ROW1_ALT5"/>
      </signal>
      <signal name="GPIO4_IO10">
        <alias>gpio4.GPIO[10]</alias>
        <modeRef ref="KEY_COL2_ALT5"/>
      </signal>
      <signal name="GPIO4_IO11">
        <alias>gpio4.GPIO[11]</alias>
        <modeRef ref="KEY_ROW2_ALT5"/>
      </signal>
      <signal name="GPIO4_IO12">
        <alias>gpio4.GPIO[12]</alias>
        <modeRef ref="KEY_COL3_ALT5"/>
      </signal>
      <signal name="GPIO4_IO13">
        <alias>gpio4.GPIO[13]</alias>
        <modeRef ref="KEY_ROW3_ALT5"/>
      </signal>
      <signal name="GPIO4_IO14">
        <alias>gpio4.GPIO[14]</alias>
        <modeRef ref="KEY_COL4_ALT5"/>
      </signal>
      <signal name="GPIO4_IO15">
        <alias>gpio4.GPIO[15]</alias>
        <modeRef ref="KEY_ROW4_ALT5"/>
      </signal>
      <signal name="GPIO4_IO16">
        <alias>gpio4.GPIO[16]</alias>
        <modeRef ref="DI0_DISP_CLK_ALT5"/>
      </signal>
      <signal name="GPIO4_IO17">
        <alias>gpio4.GPIO[17]</alias>
        <modeRef ref="DI0_PIN15_ALT5"/>
      </signal>
      <signal name="GPIO4_IO18">
        <alias>gpio4.GPIO[18]</alias>
        <modeRef ref="DI0_PIN02_ALT5"/>
      </signal>
      <signal name="GPIO4_IO19">
        <alias>gpio4.GPIO[19]</alias>
        <modeRef ref="DI0_PIN03_ALT5"/>
      </signal>
      <signal name="GPIO4_IO20">
        <alias>gpio4.GPIO[20]</alias>
        <modeRef ref="DI0_PIN04_ALT5"/>
      </signal>
      <signal name="GPIO4_IO21">
        <alias>gpio4.GPIO[21]</alias>
        <modeRef ref="DISP0_DATA00_ALT5"/>
      </signal>
      <signal name="GPIO4_IO22">
        <alias>gpio4.GPIO[22]</alias>
        <modeRef ref="DISP0_DATA01_ALT5"/>
      </signal>
      <signal name="GPIO4_IO23">
        <alias>gpio4.GPIO[23]</alias>
        <modeRef ref="DISP0_DATA02_ALT5"/>
      </signal>
      <signal name="GPIO4_IO24">
        <alias>gpio4.GPIO[24]</alias>
        <modeRef ref="DISP0_DATA03_ALT5"/>
      </signal>
      <signal name="GPIO4_IO25">
        <alias>gpio4.GPIO[25]</alias>
        <modeRef ref="DISP0_DATA04_ALT5"/>
      </signal>
      <signal name="GPIO4_IO26">
        <alias>gpio4.GPIO[26]</alias>
        <modeRef ref="DISP0_DATA05_ALT5"/>
      </signal>
      <signal name="GPIO4_IO27">
        <alias>gpio4.GPIO[27]</alias>
        <modeRef ref="DISP0_DATA06_ALT5"/>
      </signal>
      <signal name="GPIO4_IO28">
        <alias>gpio4.GPIO[28]</alias>
        <modeRef ref="DISP0_DATA07_ALT5"/>
      </signal>
      <signal name="GPIO4_IO29">
        <alias>gpio4.GPIO[29]</alias>
        <modeRef ref="DISP0_DATA08_ALT5"/>
      </signal>
      <signal name="GPIO4_IO30">
        <alias>gpio4.GPIO[30]</alias>
        <modeRef ref="DISP0_DATA09_ALT5"/>
      </signal>
      <signal name="GPIO4_IO31">
        <alias>gpio4.GPIO[31]</alias>
        <modeRef ref="DISP0_DATA10_ALT5"/>
      </signal>
    </instance>
    <instance name="gpio5" longName="General Purpose Input/Output">
      <alias>gpio5</alias>
      <signal name="GPIO5_IO00">
        <alias>gpio5.GPIO[0]</alias>
        <modeRef ref="EIM_WAIT_ALT5"/>
      </signal>
      <signal name="GPIO5_IO02">
        <alias>gpio5.GPIO[2]</alias>
        <modeRef ref="EIM_ADDR25_ALT5"/>
      </signal>
      <signal name="GPIO5_IO04">
        <alias>gpio5.GPIO[4]</alias>
        <modeRef ref="EIM_ADDR24_ALT5"/>
      </signal>
      <signal name="GPIO5_IO05">
        <alias>gpio5.GPIO[5]</alias>
        <modeRef ref="DISP0_DATA11_ALT5"/>
      </signal>
      <signal name="GPIO5_IO06">
        <alias>gpio5.GPIO[6]</alias>
        <modeRef ref="DISP0_DATA12_ALT5"/>
      </signal>
      <signal name="GPIO5_IO07">
        <alias>gpio5.GPIO[7]</alias>
        <modeRef ref="DISP0_DATA13_ALT5"/>
      </signal>
      <signal name="GPIO5_IO08">
        <alias>gpio5.GPIO[8]</alias>
        <modeRef ref="DISP0_DATA14_ALT5"/>
      </signal>
      <signal name="GPIO5_IO09">
        <alias>gpio5.GPIO[9]</alias>
        <modeRef ref="DISP0_DATA15_ALT5"/>
      </signal>
      <signal name="GPIO5_IO10">
        <alias>gpio5.GPIO[10]</alias>
        <modeRef ref="DISP0_DATA16_ALT5"/>
      </signal>
      <signal name="GPIO5_IO11">
        <alias>gpio5.GPIO[11]</alias>
        <modeRef ref="DISP0_DATA17_ALT5"/>
      </signal>
      <signal name="GPIO5_IO12">
        <alias>gpio5.GPIO[12]</alias>
        <modeRef ref="DISP0_DATA18_ALT5"/>
      </signal>
      <signal name="GPIO5_IO13">
        <alias>gpio5.GPIO[13]</alias>
        <modeRef ref="DISP0_DATA19_ALT5"/>
      </signal>
      <signal name="GPIO5_IO14">
        <alias>gpio5.GPIO[14]</alias>
        <modeRef ref="DISP0_DATA20_ALT5"/>
      </signal>
      <signal name="GPIO5_IO15">
        <alias>gpio5.GPIO[15]</alias>
        <modeRef ref="DISP0_DATA21_ALT5"/>
      </signal>
      <signal name="GPIO5_IO16">
        <alias>gpio5.GPIO[16]</alias>
        <modeRef ref="DISP0_DATA22_ALT5"/>
      </signal>
      <signal name="GPIO5_IO17">
        <alias>gpio5.GPIO[17]</alias>
        <modeRef ref="DISP0_DATA23_ALT5"/>
      </signal>
      <signal name="GPIO5_IO18">
        <alias>gpio5.GPIO[18]</alias>
        <modeRef ref="CSI0_PIXCLK_ALT5"/>
      </signal>
      <signal name="GPIO5_IO19">
        <alias>gpio5.GPIO[19]</alias>
        <modeRef ref="CSI0_HSYNC_ALT5"/>
      </signal>
      <signal name="GPIO5_IO20">
        <alias>gpio5.GPIO[20]</alias>
        <modeRef ref="CSI0_DATA_EN_ALT5"/>
      </signal>
      <signal name="GPIO5_IO21">
        <alias>gpio5.GPIO[21]</alias>
        <modeRef ref="CSI0_VSYNC_ALT5"/>
      </signal>
      <signal name="GPIO5_IO22">
        <alias>gpio5.GPIO[22]</alias>
        <modeRef ref="CSI0_DATA04_ALT5"/>
      </signal>
      <signal name="GPIO5_IO23">
        <alias>gpio5.GPIO[23]</alias>
        <modeRef ref="CSI0_DATA05_ALT5"/>
      </signal>
      <signal name="GPIO5_IO24">
        <alias>gpio5.GPIO[24]</alias>
        <modeRef ref="CSI0_DATA06_ALT5"/>
      </signal>
      <signal name="GPIO5_IO25">
        <alias>gpio5.GPIO[25]</alias>
        <modeRef ref="CSI0_DATA07_ALT5"/>
      </signal>
      <signal name="GPIO5_IO26">
        <alias>gpio5.GPIO[26]</alias>
        <modeRef ref="CSI0_DATA08_ALT5"/>
      </signal>
      <signal name="GPIO5_IO27">
        <alias>gpio5.GPIO[27]</alias>
        <modeRef ref="CSI0_DATA09_ALT5"/>
      </signal>
      <signal name="GPIO5_IO28">
        <alias>gpio5.GPIO[28]</alias>
        <modeRef ref="CSI0_DATA10_ALT5"/>
      </signal>
      <signal name="GPIO5_IO29">
        <alias>gpio5.GPIO[29]</alias>
        <modeRef ref="CSI0_DATA11_ALT5"/>
      </signal>
      <signal name="GPIO5_IO30">
        <alias>gpio5.GPIO[30]</alias>
        <modeRef ref="CSI0_DATA12_ALT5"/>
      </signal>
      <signal name="GPIO5_IO31">
        <alias>gpio5.GPIO[31]</alias>
        <modeRef ref="CSI0_DATA13_ALT5"/>
      </signal>
    </instance>
    <instance name="gpio6" longName="General Purpose Input/Output">
      <alias>gpio6</alias>
      <signal name="GPIO6_IO00">
        <alias>gpio6.GPIO[0]</alias>
        <modeRef ref="CSI0_DATA14_ALT5"/>
      </signal>
      <signal name="GPIO6_IO01">
        <alias>gpio6.GPIO[1]</alias>
        <modeRef ref="CSI0_DATA15_ALT5"/>
      </signal>
      <signal name="GPIO6_IO02">
        <alias>gpio6.GPIO[2]</alias>
        <modeRef ref="CSI0_DATA16_ALT5"/>
      </signal>
      <signal name="GPIO6_IO03">
        <alias>gpio6.GPIO[3]</alias>
        <modeRef ref="CSI0_DATA17_ALT5"/>
      </signal>
      <signal name="GPIO6_IO04">
        <alias>gpio6.GPIO[4]</alias>
        <modeRef ref="CSI0_DATA18_ALT5"/>
      </signal>
      <signal name="GPIO6_IO05">
        <alias>gpio6.GPIO[5]</alias>
        <modeRef ref="CSI0_DATA19_ALT5"/>
      </signal>
      <signal name="GPIO6_IO06">
        <alias>gpio6.GPIO[6]</alias>
        <modeRef ref="EIM_ADDR23_ALT5"/>
      </signal>
      <signal name="GPIO6_IO07">
        <alias>gpio6.GPIO[7]</alias>
        <modeRef ref="NAND_CLE_ALT5"/>
      </signal>
      <signal name="GPIO6_IO08">
        <alias>gpio6.GPIO[8]</alias>
        <modeRef ref="NAND_ALE_ALT5"/>
      </signal>
      <signal name="GPIO6_IO09">
        <alias>gpio6.GPIO[9]</alias>
        <modeRef ref="NAND_WP_B_ALT5"/>
      </signal>
      <signal name="GPIO6_IO10">
        <alias>gpio6.GPIO[10]</alias>
        <modeRef ref="NAND_READY_ALT5"/>
      </signal>
      <signal name="GPIO6_IO11">
        <alias>gpio6.GPIO[11]</alias>
        <modeRef ref="NAND_CS0_B_ALT5"/>
      </signal>
      <signal name="GPIO6_IO14">
        <alias>gpio6.GPIO[14]</alias>
        <modeRef ref="NAND_CS1_B_ALT5"/>
      </signal>
      <signal name="GPIO6_IO15">
        <alias>gpio6.GPIO[15]</alias>
        <modeRef ref="NAND_CS2_B_ALT5"/>
      </signal>
      <signal name="GPIO6_IO16">
        <alias>gpio6.GPIO[16]</alias>
        <modeRef ref="NAND_CS3_B_ALT5"/>
      </signal>
      <signal name="GPIO6_IO17">
        <alias>gpio6.GPIO[17]</alias>
        <modeRef ref="SD3_DATA7_ALT5"/>
      </signal>
      <signal name="GPIO6_IO18">
        <alias>gpio6.GPIO[18]</alias>
        <modeRef ref="SD3_DATA6_ALT5"/>
      </signal>
      <signal name="GPIO6_IO19">
        <alias>gpio6.GPIO[19]</alias>
        <modeRef ref="RGMII_TXC_ALT5"/>
      </signal>
      <signal name="GPIO6_IO20">
        <alias>gpio6.GPIO[20]</alias>
        <modeRef ref="RGMII_TD0_ALT5"/>
      </signal>
      <signal name="GPIO6_IO21">
        <alias>gpio6.GPIO[21]</alias>
        <modeRef ref="RGMII_TD1_ALT5"/>
      </signal>
      <signal name="GPIO6_IO22">
        <alias>gpio6.GPIO[22]</alias>
        <modeRef ref="RGMII_TD2_ALT5"/>
      </signal>
      <signal name="GPIO6_IO23">
        <alias>gpio6.GPIO[23]</alias>
        <modeRef ref="RGMII_TD3_ALT5"/>
      </signal>
      <signal name="GPIO6_IO24">
        <alias>gpio6.GPIO[24]</alias>
        <modeRef ref="RGMII_RX_CTL_ALT5"/>
      </signal>
      <signal name="GPIO6_IO25">
        <alias>gpio6.GPIO[25]</alias>
        <modeRef ref="RGMII_RD0_ALT5"/>
      </signal>
      <signal name="GPIO6_IO26">
        <alias>gpio6.GPIO[26]</alias>
        <modeRef ref="RGMII_TX_CTL_ALT5"/>
      </signal>
      <signal name="GPIO6_IO27">
        <alias>gpio6.GPIO[27]</alias>
        <modeRef ref="RGMII_RD1_ALT5"/>
      </signal>
      <signal name="GPIO6_IO28">
        <alias>gpio6.GPIO[28]</alias>
        <modeRef ref="RGMII_RD2_ALT5"/>
      </signal>
      <signal name="GPIO6_IO29">
        <alias>gpio6.GPIO[29]</alias>
        <modeRef ref="RGMII_RD3_ALT5"/>
      </signal>
      <signal name="GPIO6_IO30">
        <alias>gpio6.GPIO[30]</alias>
        <modeRef ref="RGMII_RXC_ALT5"/>
      </signal>
      <signal name="GPIO6_IO31">
        <alias>gpio6.GPIO[31]</alias>
        <modeRef ref="EIM_BCLK_ALT5"/>
      </signal>
    </instance>
    <instance name="gpio7" longName="General Purpose Input/Output">
      <alias>gpio7</alias>
      <signal name="GPIO7_IO00">
        <alias>gpio7.GPIO[0]</alias>
        <modeRef ref="SD3_DATA5_ALT5"/>
      </signal>
      <signal name="GPIO7_IO01">
        <alias>gpio7.GPIO[1]</alias>
        <modeRef ref="SD3_DATA4_ALT5"/>
      </signal>
      <signal name="GPIO7_IO02">
        <alias>gpio7.GPIO[2]</alias>
        <modeRef ref="SD3_CMD_ALT5"/>
      </signal>
      <signal name="GPIO7_IO03">
        <alias>gpio7.GPIO[3]</alias>
        <modeRef ref="SD3_CLK_ALT5"/>
      </signal>
      <signal name="GPIO7_IO04">
        <alias>gpio7.GPIO[4]</alias>
        <modeRef ref="SD3_DATA0_ALT5"/>
      </signal>
      <signal name="GPIO7_IO05">
        <alias>gpio7.GPIO[5]</alias>
        <modeRef ref="SD3_DATA1_ALT5"/>
      </signal>
      <signal name="GPIO7_IO06">
        <alias>gpio7.GPIO[6]</alias>
        <modeRef ref="SD3_DATA2_ALT5"/>
      </signal>
      <signal name="GPIO7_IO07">
        <alias>gpio7.GPIO[7]</alias>
        <modeRef ref="SD3_DATA3_ALT5"/>
      </signal>
      <signal name="GPIO7_IO08">
        <alias>gpio7.GPIO[8]</alias>
        <modeRef ref="SD3_RESET_ALT5"/>
      </signal>
      <signal name="GPIO7_IO09">
        <alias>gpio7.GPIO[9]</alias>
        <modeRef ref="SD4_CMD_ALT5"/>
      </signal>
      <signal name="GPIO7_IO10">
        <alias>gpio7.GPIO[10]</alias>
        <modeRef ref="SD4_CLK_ALT5"/>
      </signal>
      <signal name="GPIO7_IO11">
        <alias>gpio7.GPIO[11]</alias>
        <modeRef ref="GPIO16_ALT5"/>
      </signal>
      <signal name="GPIO7_IO12">
        <alias>gpio7.GPIO[12]</alias>
        <modeRef ref="GPIO17_ALT5"/>
      </signal>
      <signal name="GPIO7_IO13">
        <alias>gpio7.GPIO[13]</alias>
        <modeRef ref="GPIO18_ALT5"/>
      </signal>
    </instance>
    <instance name="gpmi" longName="General Purpose Media Interface" bootInterfaceRef="bi.nand">
      <alias>rawnand</alias>
      <alias>nand</alias>
      <signal name="NAND_ALE">
        <alias>rawnand.ALE</alias>
        <modeRef ref="NAND_ALE_ALT0"/>
      </signal>
      <signal name="NAND_CE0_B">
        <alias>rawnand.CE0N</alias>
        <modeRef ref="NAND_CS0_B_ALT0"/>
      </signal>
      <signal name="NAND_CE1_B">
        <alias>rawnand.CE1N</alias>
        <modeRef ref="NAND_CS1_B_ALT0"/>
      </signal>
      <signal name="NAND_CE2_B">
        <alias>rawnand.CE2N</alias>
        <modeRef ref="NAND_CS2_B_ALT0"/>
      </signal>
      <signal name="NAND_CE3_B">
        <alias>rawnand.CE3N</alias>
        <modeRef ref="NAND_CS3_B_ALT0"/>
      </signal>
      <signal name="NAND_CLE">
        <alias>rawnand.CLE</alias>
        <modeRef ref="NAND_CLE_ALT0"/>
      </signal>
      <signal name="NAND_DATA00">
        <alias>rawnand.D0</alias>
        <modeRef ref="NAND_DATA00_ALT0"/>
      </signal>
      <signal name="NAND_DATA01">
        <alias>rawnand.D1</alias>
        <modeRef ref="NAND_DATA01_ALT0"/>
      </signal>
      <signal name="NAND_DATA02">
        <alias>rawnand.D2</alias>
        <modeRef ref="NAND_DATA02_ALT0"/>
      </signal>
      <signal name="NAND_DATA03">
        <alias>rawnand.D3</alias>
        <modeRef ref="NAND_DATA03_ALT0"/>
      </signal>
      <signal name="NAND_DATA04">
        <alias>rawnand.D4</alias>
        <modeRef ref="NAND_DATA04_ALT0"/>
      </signal>
      <signal name="NAND_DATA05">
        <alias>rawnand.D5</alias>
        <modeRef ref="NAND_DATA05_ALT0"/>
      </signal>
      <signal name="NAND_DATA06">
        <alias>rawnand.D6</alias>
        <modeRef ref="NAND_DATA06_ALT0"/>
      </signal>
      <signal name="NAND_DATA07">
        <alias>rawnand.D7</alias>
        <modeRef ref="NAND_DATA07_ALT0"/>
      </signal>
      <signal name="NAND_DATA08" audience="internal">
        <alias>rawnand.D8</alias>
        <modeRef ref="SD4_DATA0_ALT0"/>
      </signal>
      <signal name="NAND_DATA09" audience="internal">
        <alias>rawnand.D9</alias>
        <modeRef ref="SD4_DATA1_ALT0"/>
      </signal>
      <signal name="NAND_DATA10" audience="internal">
        <alias>rawnand.D10</alias>
        <modeRef ref="SD4_DATA2_ALT0"/>
      </signal>
      <signal name="NAND_DATA11" audience="internal">
        <alias>rawnand.D11</alias>
        <modeRef ref="SD4_DATA3_ALT0"/>
      </signal>
      <signal name="NAND_DATA12" audience="internal">
        <alias>rawnand.D12</alias>
        <modeRef ref="SD4_DATA4_ALT0"/>
      </signal>
      <signal name="NAND_DATA13" audience="internal">
        <alias>rawnand.D13</alias>
        <modeRef ref="SD4_DATA5_ALT0"/>
      </signal>
      <signal name="NAND_DATA14" audience="internal">
        <alias>rawnand.D14</alias>
        <modeRef ref="SD4_DATA6_ALT0"/>
      </signal>
      <signal name="NAND_DATA15" audience="internal">
        <alias>rawnand.D15</alias>
        <modeRef ref="SD4_DATA7_ALT0"/>
      </signal>
      <signal name="NAND_DQS">
        <alias>rawnand.DQS</alias>
        <modeRef ref="SD4_DATA0_ALT2"/>
      </signal>
      <signal name="NAND_READY">
        <alias>rawnand.READY0</alias>
        <modeRef ref="NAND_READY_ALT0"/>
      </signal>
      <signal name="NAND_RE_B">
        <alias>rawnand.RDN</alias>
        <modeRef ref="SD4_CMD_ALT1"/>
      </signal>
      <signal name="NAND_WE_B">
        <alias>rawnand.WRN</alias>
        <modeRef ref="SD4_CLK_ALT1"/>
      </signal>
      <signal name="NAND_WP_B">
        <alias>rawnand.RESETN</alias>
        <alias>rawnand.WPN</alias>
        <modeRef ref="NAND_WP_B_ALT0"/>
      </signal>
    </instance>
    <instance name="gpt" longName="General Purpose Timer">
      <alias>gpt</alias>
      <signal name="GPT_CAPTURE1">
        <alias>gpt.CAPIN1</alias>
        <modeRef ref="SD1_DATA0_ALT3"/>
      </signal>
      <signal name="GPT_CAPTURE2">
        <alias>gpt.CAPIN2</alias>
        <modeRef ref="SD1_DATA1_ALT3"/>
      </signal>
      <signal name="GPT_CLKIN">
        <alias>gpt.CLKIN</alias>
        <modeRef ref="SD1_CLK_ALT3"/>
      </signal>
      <signal name="GPT_COMPARE1">
        <alias>gpt.CMPOUT1</alias>
        <modeRef ref="SD1_CMD_ALT3"/>
      </signal>
      <signal name="GPT_COMPARE2">
        <alias>gpt.CMPOUT2</alias>
        <modeRef ref="SD1_DATA2_ALT2"/>
      </signal>
      <signal name="GPT_COMPARE3">
        <alias>gpt.CMPOUT3</alias>
        <modeRef ref="SD1_DATA3_ALT2"/>
      </signal>
    </instance>
    <instance name="gpu3d" longName="3D Graphics Processing Unit" audience="internal">
      <alias>gpu3d</alias>
      <signal name="GPU3D_DEBUG_OUT0" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[0]</alias>
        <modeRef ref="NAND_DATA00_ALT2"/>
      </signal>
      <signal name="GPU3D_DEBUG_OUT1" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[1]</alias>
        <modeRef ref="NAND_DATA01_ALT2"/>
      </signal>
      <signal name="GPU3D_DEBUG_OUT2" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[2]</alias>
        <modeRef ref="NAND_DATA02_ALT2"/>
      </signal>
      <signal name="GPU3D_DEBUG_OUT3" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[3]</alias>
        <modeRef ref="NAND_DATA03_ALT2"/>
      </signal>
      <signal name="GPU3D_DEBUG_OUT4" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[4]</alias>
        <modeRef ref="NAND_DATA04_ALT2"/>
      </signal>
      <signal name="GPU3D_DEBUG_OUT5" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[5]</alias>
        <modeRef ref="NAND_DATA05_ALT2"/>
      </signal>
      <signal name="GPU3D_DEBUG_OUT6" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[6]</alias>
        <modeRef ref="NAND_DATA06_ALT2"/>
      </signal>
      <signal name="GPU3D_DEBUG_OUT7" audience="internal">
        <alias>gpu3d.GPU_DEBUG_OUT[7]</alias>
        <modeRef ref="NAND_DATA07_ALT2"/>
      </signal>
    </instance>
    <instance name="hdmi" longName="High Definition Multimedia Interface">
      <alias>hdmi</alias>
      <signal name="HDMI_TX_DATA1_N" padNetRef="padNet.HDMI_TX_DATA1_N">
        <alias>hdmi.D1M</alias>
      </signal>
      <signal name="HDMI_TX_DATA1_P" padNetRef="padNet.HDMI_TX_DATA1_P">
        <alias>hdmi.D1P</alias>
      </signal>
      <signal name="HDMI_TX_CLK_N" padNetRef="padNet.HDMI_TX_CLK_N">
        <alias>hdmi.CLKM</alias>
      </signal>
      <signal name="HDMI_TX_CLK_P" padNetRef="padNet.HDMI_TX_CLK_P">
        <alias>hdmi.CLKP</alias>
      </signal>
      <signal name="HDMI_TX_HPD" padNetRef="padNet.HDMI_TX_HPD">
        <alias>hdmi.HPD</alias>
      </signal>
      <signal name="HDMI_TX_DDC_CEC" padNetRef="padNet.HDMI_TX_DDC_CEC">
        <alias>hdmi.DDC_CEC</alias>
      </signal>
      <signal name="HDMI_TX_DATA2_N" padNetRef="padNet.HDMI_TX_DATA2_N">
        <alias>hdmi.D2M</alias>
      </signal>
      <signal name="HDMI_TX_DATA2_P" padNetRef="padNet.HDMI_TX_DATA2_P">
        <alias>hdmi.D2P</alias>
      </signal>
      <signal name="HDMI_TX_DATA0_N" padNetRef="padNet.HDMI_TX_DATA0_N">
        <alias>hdmi.D0M</alias>
      </signal>
      <signal name="HDMI_TX_DATA0_P" padNetRef="padNet.HDMI_TX_DATA0_P">
        <alias>hdmi.D0P</alias>
      </signal>
      <signal name="HDMI_TX_CEC_LINE">
        <alias>hdmi_tx.CEC_LINE</alias>
        <modeRef ref="EIM_ADDR25_ALT6"/>
        <modeRef ref="KEY_ROW2_ALT6"/>
      </signal>
      <signal name="HDMI_TX_DDC_SCL">
        <alias>hdmi_tx.DDC_SCL</alias>
        <modeRef ref="EIM_EB2_ALT4"/>
        <modeRef ref="KEY_COL3_ALT2"/>
      </signal>
      <signal name="HDMI_TX_DDC_SDA">
        <alias>hdmi_tx.DDC_SDA</alias>
        <modeRef ref="EIM_DATA16_ALT4"/>
        <modeRef ref="KEY_ROW3_ALT2"/>
      </signal>
      <signal name="HDMI_TX_OPHYDTB0" audience="internal">
        <alias>hdmi_tx.OPHYDTB[0]</alias>
        <modeRef ref="SD1_DATA1_ALT6"/>
      </signal>
      <signal name="HDMI_TX_OPHYDTB1" audience="internal">
        <alias>hdmi_tx.OPHYDTB[1]</alias>
        <modeRef ref="SD1_DATA0_ALT6"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_HDMI_ICECIN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_HDMI_II2C_CLKIN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_HDMI_II2C_DATAIN_SELECT_INPUT"/>
    </instance>
    <instance name="i2c1" longName="I2C Controller" bootInterfaceRef="bi.i2c1">
      <alias>i2c1</alias>
      <signal name="I2C1_SCL">
        <alias>i2c1.SCL</alias>
        <modeRef ref="CSI0_DATA09_ALT4"/>
        <modeRef ref="EIM_DATA21_ALT6"/>
      </signal>
      <signal name="I2C1_SDA">
        <alias>i2c1.SDA</alias>
        <modeRef ref="CSI0_DATA08_ALT4"/>
        <modeRef ref="EIM_DATA28_ALT1"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_I2C1_SCL_IN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_I2C1_SDA_IN_SELECT_INPUT"/>
    </instance>
    <instance name="i2c2" longName="I2C Controller" bootInterfaceRef="bi.i2c2">
      <alias>i2c2</alias>
      <signal name="I2C2_SCL">
        <alias>i2c2.SCL</alias>
        <modeRef ref="EIM_EB2_ALT6"/>
        <modeRef ref="KEY_COL3_ALT4"/>
      </signal>
      <signal name="I2C2_SDA">
        <alias>i2c2.SDA</alias>
        <modeRef ref="EIM_DATA16_ALT6"/>
        <modeRef ref="KEY_ROW3_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_I2C2_SCL_IN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_I2C2_SDA_IN_SELECT_INPUT"/>
    </instance>
    <instance name="i2c3" longName="I2C Controller" bootInterfaceRef="bi.i2c3">
      <alias>i2c3</alias>
      <signal name="I2C3_SCL">
        <alias>i2c3.SCL</alias>
        <modeRef ref="EIM_DATA17_ALT6"/>
        <modeRef ref="GPIO03_ALT2"/>
        <modeRef ref="GPIO05_ALT6"/>
      </signal>
      <signal name="I2C3_SDA">
        <alias>i2c3.SDA</alias>
        <modeRef ref="EIM_DATA18_ALT6"/>
        <modeRef ref="GPIO06_ALT2"/>
        <modeRef ref="GPIO16_ALT6"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_I2C3_SCL_IN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_I2C3_SDA_IN_SELECT_INPUT"/>
    </instance>
    <instance name="ipu1" longName="Image Processing Unit">
      <alias>ipu1</alias>
      <signal name="IPU1_CSI0_DATA00">
        <alias>ipu1.CSI0_D[0]</alias>
        <modeRef ref="EIM_DATA27_ALT2"/>
      </signal>
      <signal name="IPU1_CSI0_DATA01">
        <alias>ipu1.CSI0_D[1]</alias>
        <modeRef ref="EIM_DATA26_ALT2"/>
      </signal>
      <signal name="IPU1_CSI0_DATA02">
        <alias>ipu1.CSI0_D[2]</alias>
        <modeRef ref="EIM_DATA31_ALT3"/>
      </signal>
      <signal name="IPU1_CSI0_DATA03">
        <alias>ipu1.CSI0_D[3]</alias>
        <modeRef ref="EIM_DATA30_ALT3"/>
      </signal>
      <signal name="IPU1_CSI0_DATA04">
        <alias>ipu1.CSI0_D[4]</alias>
        <modeRef ref="CSI0_DATA04_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA05">
        <alias>ipu1.CSI0_D[5]</alias>
        <modeRef ref="CSI0_DATA05_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA06">
        <alias>ipu1.CSI0_D[6]</alias>
        <modeRef ref="CSI0_DATA06_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA07">
        <alias>ipu1.CSI0_D[7]</alias>
        <modeRef ref="CSI0_DATA07_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA08">
        <alias>ipu1.CSI0_D[8]</alias>
        <modeRef ref="CSI0_DATA08_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA09">
        <alias>ipu1.CSI0_D[9]</alias>
        <modeRef ref="CSI0_DATA09_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA10">
        <alias>ipu1.CSI0_D[10]</alias>
        <modeRef ref="CSI0_DATA10_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA11">
        <alias>ipu1.CSI0_D[11]</alias>
        <modeRef ref="CSI0_DATA11_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA12">
        <alias>ipu1.CSI0_D[12]</alias>
        <modeRef ref="CSI0_DATA12_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA13">
        <alias>ipu1.CSI0_D[13]</alias>
        <modeRef ref="CSI0_DATA13_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA14">
        <alias>ipu1.CSI0_D[14]</alias>
        <modeRef ref="CSI0_DATA14_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA15">
        <alias>ipu1.CSI0_D[15]</alias>
        <modeRef ref="CSI0_DATA15_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA16">
        <alias>ipu1.CSI0_D[16]</alias>
        <modeRef ref="CSI0_DATA16_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA17">
        <alias>ipu1.CSI0_D[17]</alias>
        <modeRef ref="CSI0_DATA17_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA18">
        <alias>ipu1.CSI0_D[18]</alias>
        <modeRef ref="CSI0_DATA18_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA19">
        <alias>ipu1.CSI0_D[19]</alias>
        <modeRef ref="CSI0_DATA19_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_DATA_EN">
        <alias>ipu1.CSI0_DATA_EN</alias>
        <modeRef ref="CSI0_DATA_EN_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_HSYNC">
        <alias>ipu1.CSI0_HSYNC</alias>
        <modeRef ref="CSI0_HSYNC_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_PIXCLK">
        <alias>ipu1.CSI0_PIXCLK</alias>
        <modeRef ref="CSI0_PIXCLK_ALT0"/>
      </signal>
      <signal name="IPU1_CSI0_VSYNC">
        <alias>ipu1.CSI0_VSYNC</alias>
        <modeRef ref="CSI0_VSYNC_ALT0"/>
      </signal>
      <signal name="IPU1_DI0_D0_CS">
        <alias>ipu1.DI0_D0_CS</alias>
        <modeRef ref="EIM_DATA23_ALT1"/>
      </signal>
      <signal name="IPU1_DI0_D1_CS">
        <alias>ipu1.DI0_D1_CS</alias>
        <modeRef ref="EIM_ADDR25_ALT4"/>
      </signal>
      <signal name="IPU1_DI0_DISP_CLK">
        <alias>ipu1.DI0_DISP_CLK</alias>
        <modeRef ref="DI0_DISP_CLK_ALT0"/>
      </signal>
      <signal name="IPU1_DI0_PIN01">
        <alias>ipu1.DI0_PIN1</alias>
        <modeRef ref="EIM_DATA22_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN02">
        <alias>ipu1.DI0_PIN2</alias>
        <modeRef ref="DI0_PIN02_ALT0"/>
      </signal>
      <signal name="IPU1_DI0_PIN03">
        <alias>ipu1.DI0_PIN3</alias>
        <modeRef ref="DI0_PIN03_ALT0"/>
      </signal>
      <signal name="IPU1_DI0_PIN04">
        <alias>ipu1.DI0_PIN4</alias>
        <modeRef ref="DI0_PIN04_ALT0"/>
      </signal>
      <signal name="IPU1_DI0_PIN05">
        <alias>ipu1.DI0_PIN5</alias>
        <modeRef ref="EIM_DATA16_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN06">
        <alias>ipu1.DI0_PIN6</alias>
        <modeRef ref="EIM_DATA17_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN07">
        <alias>ipu1.DI0_PIN7</alias>
        <modeRef ref="EIM_DATA18_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN08">
        <alias>ipu1.DI0_PIN8</alias>
        <modeRef ref="EIM_DATA19_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN11">
        <alias>ipu1.DI0_PIN11</alias>
        <modeRef ref="EIM_DATA30_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN12">
        <alias>ipu1.DI0_PIN12</alias>
        <modeRef ref="EIM_DATA31_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN13">
        <alias>ipu1.DI0_PIN13</alias>
        <modeRef ref="EIM_DATA28_ALT7"/>
      </signal>
      <signal name="IPU1_DI0_PIN14">
        <alias>ipu1.DI0_PIN14</alias>
        <modeRef ref="EIM_DATA29_ALT7"/>
      </signal>
      <signal name="IPU1_DI0_PIN15">
        <alias>ipu1.DI0_PIN15</alias>
        <modeRef ref="DI0_PIN15_ALT0"/>
      </signal>
      <signal name="IPU1_DI0_PIN16">
        <alias>ipu1.DI0_PIN16</alias>
        <modeRef ref="EIM_DATA20_ALT2"/>
      </signal>
      <signal name="IPU1_DI0_PIN17">
        <alias>ipu1.DI0_PIN17</alias>
        <modeRef ref="EIM_DATA21_ALT2"/>
      </signal>
      <signal name="IPU1_DI1_D0_CS">
        <alias>ipu1.DI1_D0_CS</alias>
        <modeRef ref="EIM_AD13_ALT1"/>
        <modeRef ref="EIM_DATA18_ALT4"/>
      </signal>
      <signal name="IPU1_DI1_D1_CS">
        <alias>ipu1.DI1_D1_CS</alias>
        <modeRef ref="EIM_AD14_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_DISP_CLK">
        <alias>ipu1.DI1_DISP_CLK</alias>
        <modeRef ref="EIM_ADDR16_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN01">
        <alias>ipu1.DI1_PIN1</alias>
        <modeRef ref="EIM_AD15_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN02">
        <alias>ipu1.DI1_PIN2</alias>
        <modeRef ref="EIM_AD11_ALT1"/>
        <modeRef ref="EIM_DATA23_ALT6"/>
      </signal>
      <signal name="IPU1_DI1_PIN03">
        <alias>ipu1.DI1_PIN3</alias>
        <modeRef ref="EIM_AD12_ALT1"/>
        <modeRef ref="EIM_EB3_ALT6"/>
      </signal>
      <signal name="IPU1_DI1_PIN04">
        <alias>ipu1.DI1_PIN4</alias>
        <modeRef ref="EIM_AD15_ALT2"/>
      </signal>
      <signal name="IPU1_DI1_PIN05">
        <alias>ipu1.DI1_PIN5</alias>
        <modeRef ref="EIM_CS0_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN06">
        <alias>ipu1.DI1_PIN6</alias>
        <modeRef ref="EIM_CS1_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN07">
        <alias>ipu1.DI1_PIN7</alias>
        <modeRef ref="EIM_OE_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN08">
        <alias>ipu1.DI1_PIN8</alias>
        <modeRef ref="EIM_RW_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN11">
        <alias>ipu1.DI1_PIN11</alias>
        <modeRef ref="EIM_DATA26_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN12">
        <alias>ipu1.DI1_PIN12</alias>
        <modeRef ref="EIM_ADDR25_ALT3"/>
      </signal>
      <signal name="IPU1_DI1_PIN13">
        <alias>ipu1.DI1_PIN13</alias>
        <modeRef ref="EIM_DATA27_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN14">
        <alias>ipu1.DI1_PIN14</alias>
        <modeRef ref="EIM_DATA23_ALT7"/>
      </signal>
      <signal name="IPU1_DI1_PIN15">
        <alias>ipu1.DI1_PIN15</alias>
        <modeRef ref="EIM_AD10_ALT1"/>
        <modeRef ref="EIM_DATA29_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN16">
        <alias>ipu1.DI1_PIN16</alias>
        <modeRef ref="EIM_BCLK_ALT1"/>
      </signal>
      <signal name="IPU1_DI1_PIN17">
        <alias>ipu1.DI1_PIN17</alias>
        <modeRef ref="EIM_LBA_ALT1"/>
      </signal>
      <signal name="IPU1_DIAG00" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[0]</alias>
        <modeRef ref="NAND_DATA00_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG01" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[1]</alias>
        <modeRef ref="NAND_DATA01_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG02" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[2]</alias>
        <modeRef ref="NAND_DATA02_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG03" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[3]</alias>
        <modeRef ref="NAND_DATA03_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG04" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[4]</alias>
        <modeRef ref="NAND_DATA04_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG05" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[5]</alias>
        <modeRef ref="NAND_DATA05_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG06" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[6]</alias>
        <modeRef ref="NAND_DATA06_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG07" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[7]</alias>
        <modeRef ref="NAND_DATA07_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG08" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[8]</alias>
        <modeRef ref="SD4_DATA0_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG09" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[9]</alias>
        <modeRef ref="SD4_DATA1_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG10" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[10]</alias>
        <modeRef ref="SD4_DATA2_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG11" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[11]</alias>
        <modeRef ref="SD4_DATA3_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG12" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[12]</alias>
        <modeRef ref="SD4_DATA4_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG13" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[13]</alias>
        <modeRef ref="SD4_DATA5_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG14" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[14]</alias>
        <modeRef ref="SD4_DATA6_ALT6"/>
      </signal>
      <signal name="IPU1_DIAG15" audience="internal">
        <alias>ipu1.IPU_DIAG_BUS[15]</alias>
        <modeRef ref="SD4_DATA7_ALT6"/>
      </signal>
      <signal name="IPU1_DISP0_DATA00">
        <alias>ipu1.DISP0_DAT[0]</alias>
        <modeRef ref="DISP0_DATA00_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA01">
        <alias>ipu1.DISP0_DAT[1]</alias>
        <modeRef ref="DISP0_DATA01_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA02">
        <alias>ipu1.DISP0_DAT[2]</alias>
        <modeRef ref="DISP0_DATA02_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA03">
        <alias>ipu1.DISP0_DAT[3]</alias>
        <modeRef ref="DISP0_DATA03_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA04">
        <alias>ipu1.DISP0_DAT[4]</alias>
        <modeRef ref="DISP0_DATA04_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA05">
        <alias>ipu1.DISP0_DAT[5]</alias>
        <modeRef ref="DISP0_DATA05_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA06">
        <alias>ipu1.DISP0_DAT[6]</alias>
        <modeRef ref="DISP0_DATA06_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA07">
        <alias>ipu1.DISP0_DAT[7]</alias>
        <modeRef ref="DISP0_DATA07_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA08">
        <alias>ipu1.DISP0_DAT[8]</alias>
        <modeRef ref="DISP0_DATA08_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA09">
        <alias>ipu1.DISP0_DAT[9]</alias>
        <modeRef ref="DISP0_DATA09_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA10">
        <alias>ipu1.DISP0_DAT[10]</alias>
        <modeRef ref="DISP0_DATA10_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA11">
        <alias>ipu1.DISP0_DAT[11]</alias>
        <modeRef ref="DISP0_DATA11_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA12">
        <alias>ipu1.DISP0_DAT[12]</alias>
        <modeRef ref="DISP0_DATA12_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA13">
        <alias>ipu1.DISP0_DAT[13]</alias>
        <modeRef ref="DISP0_DATA13_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA14">
        <alias>ipu1.DISP0_DAT[14]</alias>
        <modeRef ref="DISP0_DATA14_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA15">
        <alias>ipu1.DISP0_DAT[15]</alias>
        <modeRef ref="DISP0_DATA15_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA16">
        <alias>ipu1.DISP0_DAT[16]</alias>
        <modeRef ref="DISP0_DATA16_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA17">
        <alias>ipu1.DISP0_DAT[17]</alias>
        <modeRef ref="DISP0_DATA17_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA18">
        <alias>ipu1.DISP0_DAT[18]</alias>
        <modeRef ref="DISP0_DATA18_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA19">
        <alias>ipu1.DISP0_DAT[19]</alias>
        <modeRef ref="DISP0_DATA19_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA20">
        <alias>ipu1.DISP0_DAT[20]</alias>
        <modeRef ref="DISP0_DATA20_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA21">
        <alias>ipu1.DISP0_DAT[21]</alias>
        <modeRef ref="DISP0_DATA21_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA22">
        <alias>ipu1.DISP0_DAT[22]</alias>
        <modeRef ref="DISP0_DATA22_ALT0"/>
      </signal>
      <signal name="IPU1_DISP0_DATA23">
        <alias>ipu1.DISP0_DAT[23]</alias>
        <modeRef ref="DISP0_DATA23_ALT0"/>
      </signal>
      <signal name="IPU1_DISP1_DATA00">
        <alias>ipu1.DISP1_DAT[0]</alias>
        <modeRef ref="EIM_AD09_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA01">
        <alias>ipu1.DISP1_DAT[1]</alias>
        <modeRef ref="EIM_AD08_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA02">
        <alias>ipu1.DISP1_DAT[2]</alias>
        <modeRef ref="EIM_AD07_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA03">
        <alias>ipu1.DISP1_DAT[3]</alias>
        <modeRef ref="EIM_AD06_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA04">
        <alias>ipu1.DISP1_DAT[4]</alias>
        <modeRef ref="EIM_AD05_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA05">
        <alias>ipu1.DISP1_DAT[5]</alias>
        <modeRef ref="EIM_AD04_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA06">
        <alias>ipu1.DISP1_DAT[6]</alias>
        <modeRef ref="EIM_AD03_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA07">
        <alias>ipu1.DISP1_DAT[7]</alias>
        <modeRef ref="EIM_AD02_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA08">
        <alias>ipu1.DISP1_DAT[8]</alias>
        <modeRef ref="EIM_AD01_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA09">
        <alias>ipu1.DISP1_DAT[9]</alias>
        <modeRef ref="EIM_AD00_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA10">
        <alias>ipu1.DISP1_DAT[10]</alias>
        <modeRef ref="EIM_EB1_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA11">
        <alias>ipu1.DISP1_DAT[11]</alias>
        <modeRef ref="EIM_EB0_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA12">
        <alias>ipu1.DISP1_DAT[12]</alias>
        <modeRef ref="EIM_ADDR17_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA13">
        <alias>ipu1.DISP1_DAT[13]</alias>
        <modeRef ref="EIM_ADDR18_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA14">
        <alias>ipu1.DISP1_DAT[14]</alias>
        <modeRef ref="EIM_ADDR19_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA15">
        <alias>ipu1.DISP1_DAT[15]</alias>
        <modeRef ref="EIM_ADDR20_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA16">
        <alias>ipu1.DISP1_DAT[16]</alias>
        <modeRef ref="EIM_ADDR21_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA17">
        <alias>ipu1.DISP1_DAT[17]</alias>
        <modeRef ref="EIM_ADDR22_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA18">
        <alias>ipu1.DISP1_DAT[18]</alias>
        <modeRef ref="EIM_ADDR23_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA19">
        <alias>ipu1.DISP1_DAT[19]</alias>
        <modeRef ref="EIM_ADDR24_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA20">
        <alias>ipu1.DISP1_DAT[20]</alias>
        <modeRef ref="EIM_DATA31_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA21">
        <alias>ipu1.DISP1_DAT[21]</alias>
        <modeRef ref="EIM_DATA30_ALT1"/>
      </signal>
      <signal name="IPU1_DISP1_DATA22">
        <alias>ipu1.DISP1_DAT[22]</alias>
        <modeRef ref="EIM_DATA26_ALT7"/>
      </signal>
      <signal name="IPU1_DISP1_DATA23">
        <alias>ipu1.DISP1_DAT[23]</alias>
        <modeRef ref="EIM_DATA27_ALT7"/>
      </signal>
      <signal name="IPU1_EXT_TRIG">
        <alias>ipu1.EXT_TRIG</alias>
        <modeRef ref="EIM_DATA28_ALT6"/>
      </signal>
      <signal name="IPU1_SISG0">
        <alias>ipu1.SISG[0]</alias>
        <modeRef ref="NAND_CS2_B_ALT1"/>
      </signal>
      <signal name="IPU1_SISG1">
        <alias>ipu1.SISG[1]</alias>
        <modeRef ref="NAND_CS3_B_ALT1"/>
      </signal>
      <signal name="IPU1_SISG2">
        <alias>ipu1.SISG[2]</alias>
        <modeRef ref="EIM_ADDR24_ALT4"/>
        <modeRef ref="EIM_DATA26_ALT6"/>
      </signal>
      <signal name="IPU1_SISG3">
        <alias>ipu1.SISG[3]</alias>
        <modeRef ref="EIM_ADDR23_ALT4"/>
        <modeRef ref="EIM_DATA27_ALT6"/>
      </signal>
      <signal name="IPU1_SISG4">
        <alias>ipu1.SISG[4]</alias>
        <modeRef ref="KEY_COL4_ALT1"/>
      </signal>
      <signal name="IPU1_SISG5">
        <alias>ipu1.SISG[5]</alias>
        <modeRef ref="KEY_ROW4_ALT1"/>
      </signal>
    </instance>
    <instance name="ipu2" longName="Image Processing Unit">
      <alias>ipu2</alias>
      <signal name="IPU2_CSI1_DATA00">
        <alias>ipu2.CSI1_D[0]</alias>
        <modeRef ref="EIM_AD09_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA01">
        <alias>ipu2.CSI1_D[1]</alias>
        <modeRef ref="EIM_AD08_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA02">
        <alias>ipu2.CSI1_D[2]</alias>
        <modeRef ref="EIM_AD07_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA03">
        <alias>ipu2.CSI1_D[3]</alias>
        <modeRef ref="EIM_AD06_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA04">
        <alias>ipu2.CSI1_D[4]</alias>
        <modeRef ref="EIM_AD05_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA05">
        <alias>ipu2.CSI1_D[5]</alias>
        <modeRef ref="EIM_AD04_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA06">
        <alias>ipu2.CSI1_D[6]</alias>
        <modeRef ref="EIM_AD03_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA07">
        <alias>ipu2.CSI1_D[7]</alias>
        <modeRef ref="EIM_AD02_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA08">
        <alias>ipu2.CSI1_D[8]</alias>
        <modeRef ref="EIM_AD01_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA09">
        <alias>ipu2.CSI1_D[9]</alias>
        <modeRef ref="EIM_AD00_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA10">
        <alias>ipu2.CSI1_D[10]</alias>
        <modeRef ref="EIM_DATA22_ALT3"/>
        <modeRef ref="EIM_EB1_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA11">
        <alias>ipu2.CSI1_D[11]</alias>
        <modeRef ref="EIM_DATA21_ALT3"/>
        <modeRef ref="EIM_EB0_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA12">
        <alias>ipu2.CSI1_D[12]</alias>
        <modeRef ref="EIM_DATA28_ALT3"/>
        <modeRef ref="EIM_ADDR17_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA13">
        <alias>ipu2.CSI1_D[13]</alias>
        <modeRef ref="EIM_DATA27_ALT3"/>
        <modeRef ref="EIM_ADDR18_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA14">
        <alias>ipu2.CSI1_D[14]</alias>
        <modeRef ref="EIM_DATA26_ALT3"/>
        <modeRef ref="EIM_ADDR19_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA15">
        <alias>ipu2.CSI1_D[15]</alias>
        <modeRef ref="EIM_DATA20_ALT3"/>
        <modeRef ref="EIM_ADDR20_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA16">
        <alias>ipu2.CSI1_D[16]</alias>
        <modeRef ref="EIM_DATA19_ALT3"/>
        <modeRef ref="EIM_ADDR21_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA17">
        <alias>ipu2.CSI1_D[17]</alias>
        <modeRef ref="EIM_DATA18_ALT3"/>
        <modeRef ref="EIM_ADDR22_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA18">
        <alias>ipu2.CSI1_D[18]</alias>
        <modeRef ref="EIM_DATA16_ALT3"/>
        <modeRef ref="EIM_ADDR23_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA19">
        <alias>ipu2.CSI1_D[19]</alias>
        <modeRef ref="EIM_EB2_ALT3"/>
        <modeRef ref="EIM_ADDR24_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_DATA_EN">
        <alias>ipu2.CSI1_DATA_EN</alias>
        <modeRef ref="EIM_DATA23_ALT4"/>
        <modeRef ref="EIM_AD10_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_HSYNC">
        <alias>ipu2.CSI1_HSYNC</alias>
        <modeRef ref="EIM_EB3_ALT4"/>
        <modeRef ref="EIM_AD11_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_PIXCLK">
        <alias>ipu2.CSI1_PIXCLK</alias>
        <modeRef ref="EIM_DATA17_ALT3"/>
        <modeRef ref="EIM_ADDR16_ALT2"/>
      </signal>
      <signal name="IPU2_CSI1_VSYNC">
        <alias>ipu2.CSI1_VSYNC</alias>
        <modeRef ref="EIM_DATA29_ALT6"/>
        <modeRef ref="EIM_AD12_ALT2"/>
      </signal>
      <signal name="IPU2_DI0_DISP_CLK">
        <alias>ipu2.DI0_DISP_CLK</alias>
        <modeRef ref="DI0_DISP_CLK_ALT1"/>
      </signal>
      <signal name="IPU2_DI0_PIN01">
        <alias>ipu2.DI0_PIN1</alias>
        <modeRef ref="NAND_READY_ALT1"/>
      </signal>
      <signal name="IPU2_DI0_PIN02">
        <alias>ipu2.DI0_PIN2</alias>
        <modeRef ref="DI0_PIN02_ALT1"/>
      </signal>
      <signal name="IPU2_DI0_PIN03">
        <alias>ipu2.DI0_PIN3</alias>
        <modeRef ref="DI0_PIN03_ALT1"/>
      </signal>
      <signal name="IPU2_DI0_PIN04">
        <alias>ipu2.DI0_PIN4</alias>
        <modeRef ref="DI0_PIN04_ALT1"/>
      </signal>
      <signal name="IPU2_DI0_PIN15">
        <alias>ipu2.DI0_PIN15</alias>
        <modeRef ref="DI0_PIN15_ALT1"/>
      </signal>
      <signal name="IPU2_DIAG00" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[0]</alias>
        <modeRef ref="NAND_DATA00_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG01" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[1]</alias>
        <modeRef ref="NAND_DATA01_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG02" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[2]</alias>
        <modeRef ref="NAND_DATA02_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG03" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[3]</alias>
        <modeRef ref="NAND_DATA03_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG04" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[4]</alias>
        <modeRef ref="NAND_DATA04_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG05" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[5]</alias>
        <modeRef ref="NAND_DATA05_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG06" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[6]</alias>
        <modeRef ref="NAND_DATA06_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG07" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[7]</alias>
        <modeRef ref="NAND_DATA07_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG08" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[8]</alias>
        <modeRef ref="SD4_DATA0_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG09" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[9]</alias>
        <modeRef ref="SD4_DATA1_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG10" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[10]</alias>
        <modeRef ref="SD4_DATA2_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG11" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[11]</alias>
        <modeRef ref="SD4_DATA3_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG12" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[12]</alias>
        <modeRef ref="SD4_DATA4_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG13" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[13]</alias>
        <modeRef ref="SD4_DATA5_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG14" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[14]</alias>
        <modeRef ref="SD4_DATA6_ALT7"/>
      </signal>
      <signal name="IPU2_DIAG15" audience="internal">
        <alias>ipu2.IPU_DIAG_BUS[15]</alias>
        <modeRef ref="SD4_DATA7_ALT7"/>
      </signal>
      <signal name="IPU2_DISP0_DATA00">
        <alias>ipu2.DISP0_DAT[0]</alias>
        <modeRef ref="DISP0_DATA00_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA01">
        <alias>ipu2.DISP0_DAT[1]</alias>
        <modeRef ref="DISP0_DATA01_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA02">
        <alias>ipu2.DISP0_DAT[2]</alias>
        <modeRef ref="DISP0_DATA02_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA03">
        <alias>ipu2.DISP0_DAT[3]</alias>
        <modeRef ref="DISP0_DATA03_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA04">
        <alias>ipu2.DISP0_DAT[4]</alias>
        <modeRef ref="DISP0_DATA04_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA05">
        <alias>ipu2.DISP0_DAT[5]</alias>
        <modeRef ref="DISP0_DATA05_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA06">
        <alias>ipu2.DISP0_DAT[6]</alias>
        <modeRef ref="DISP0_DATA06_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA07">
        <alias>ipu2.DISP0_DAT[7]</alias>
        <modeRef ref="DISP0_DATA07_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA08">
        <alias>ipu2.DISP0_DAT[8]</alias>
        <modeRef ref="DISP0_DATA08_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA09">
        <alias>ipu2.DISP0_DAT[9]</alias>
        <modeRef ref="DISP0_DATA09_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA10">
        <alias>ipu2.DISP0_DAT[10]</alias>
        <modeRef ref="DISP0_DATA10_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA11">
        <alias>ipu2.DISP0_DAT[11]</alias>
        <modeRef ref="DISP0_DATA11_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA12">
        <alias>ipu2.DISP0_DAT[12]</alias>
        <modeRef ref="DISP0_DATA12_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA13">
        <alias>ipu2.DISP0_DAT[13]</alias>
        <modeRef ref="DISP0_DATA13_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA14">
        <alias>ipu2.DISP0_DAT[14]</alias>
        <modeRef ref="DISP0_DATA14_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA15">
        <alias>ipu2.DISP0_DAT[15]</alias>
        <modeRef ref="DISP0_DATA15_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA16">
        <alias>ipu2.DISP0_DAT[16]</alias>
        <modeRef ref="DISP0_DATA16_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA17">
        <alias>ipu2.DISP0_DAT[17]</alias>
        <modeRef ref="DISP0_DATA17_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA18">
        <alias>ipu2.DISP0_DAT[18]</alias>
        <modeRef ref="DISP0_DATA18_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA19">
        <alias>ipu2.DISP0_DAT[19]</alias>
        <modeRef ref="DISP0_DATA19_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA20">
        <alias>ipu2.DISP0_DAT[20]</alias>
        <modeRef ref="DISP0_DATA20_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA21">
        <alias>ipu2.DISP0_DAT[21]</alias>
        <modeRef ref="DISP0_DATA21_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA22">
        <alias>ipu2.DISP0_DAT[22]</alias>
        <modeRef ref="DISP0_DATA22_ALT1"/>
      </signal>
      <signal name="IPU2_DISP0_DATA23">
        <alias>ipu2.DISP0_DAT[23]</alias>
        <modeRef ref="DISP0_DATA23_ALT1"/>
      </signal>
      <signal name="IPU2_SISG0">
        <alias>ipu2.SISG[0]</alias>
        <modeRef ref="NAND_CS2_B_ALT6"/>
      </signal>
      <signal name="IPU2_SISG1">
        <alias>ipu2.SISG[1]</alias>
        <modeRef ref="NAND_CS3_B_ALT6"/>
      </signal>
      <signal name="IPU2_SISG2">
        <alias>ipu2.SISG[2]</alias>
        <modeRef ref="EIM_ADDR24_ALT3"/>
      </signal>
      <signal name="IPU2_SISG3">
        <alias>ipu2.SISG[3]</alias>
        <modeRef ref="EIM_ADDR23_ALT3"/>
      </signal>
      <signal name="IPU2_SISG4">
        <alias>ipu2.SISG[4]</alias>
        <modeRef ref="NAND_CLE_ALT1"/>
      </signal>
      <signal name="IPU2_SISG5">
        <alias>ipu2.SISG[5]</alias>
        <modeRef ref="NAND_WP_B_ALT1"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA10_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA11_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA12_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA13_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA14_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA15_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA16_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA17_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA18_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA19_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_DATA_EN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_HSYNC_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_PIX_CLK_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_IPU2_SENS1_VSYNC_SELECT_INPUT"/>
    </instance>
    <instance name="kpp" longName="Keypad Port">
      <alias>kpp</alias>
      <signal name="KEY_COL0">
        <alias>kpp.COL[0]</alias>
        <modeRef ref="KEY_COL0_ALT3"/>
      </signal>
      <signal name="KEY_COL1">
        <alias>kpp.COL[1]</alias>
        <modeRef ref="KEY_COL1_ALT3"/>
      </signal>
      <signal name="KEY_COL2">
        <alias>kpp.COL[2]</alias>
        <modeRef ref="KEY_COL2_ALT3"/>
      </signal>
      <signal name="KEY_COL3">
        <alias>kpp.COL[3]</alias>
        <modeRef ref="KEY_COL3_ALT3"/>
      </signal>
      <signal name="KEY_COL4">
        <alias>kpp.COL[4]</alias>
        <modeRef ref="KEY_COL4_ALT3"/>
      </signal>
      <signal name="KEY_COL5">
        <alias>kpp.COL[5]</alias>
        <modeRef ref="CSI0_DATA04_ALT3"/>
        <modeRef ref="GPIO00_ALT2"/>
        <modeRef ref="GPIO19_ALT0"/>
        <modeRef ref="SD2_CLK_ALT2"/>
      </signal>
      <signal name="KEY_COL6">
        <alias>kpp.COL[6]</alias>
        <modeRef ref="CSI0_DATA06_ALT3"/>
        <modeRef ref="GPIO09_ALT2"/>
        <modeRef ref="SD2_DATA3_ALT2"/>
      </signal>
      <signal name="KEY_COL7">
        <alias>kpp.COL[7]</alias>
        <modeRef ref="CSI0_DATA08_ALT3"/>
        <modeRef ref="GPIO04_ALT2"/>
        <modeRef ref="SD2_DATA1_ALT4"/>
      </signal>
      <signal name="KEY_ROW0">
        <alias>kpp.ROW[0]</alias>
        <modeRef ref="KEY_ROW0_ALT3"/>
      </signal>
      <signal name="KEY_ROW1">
        <alias>kpp.ROW[1]</alias>
        <modeRef ref="KEY_ROW1_ALT3"/>
      </signal>
      <signal name="KEY_ROW2">
        <alias>kpp.ROW[2]</alias>
        <modeRef ref="KEY_ROW2_ALT3"/>
      </signal>
      <signal name="KEY_ROW3">
        <alias>kpp.ROW[3]</alias>
        <modeRef ref="KEY_ROW3_ALT3"/>
      </signal>
      <signal name="KEY_ROW4">
        <alias>kpp.ROW[4]</alias>
        <modeRef ref="KEY_ROW4_ALT3"/>
      </signal>
      <signal name="KEY_ROW5">
        <alias>kpp.ROW[5]</alias>
        <modeRef ref="CSI0_DATA05_ALT3"/>
        <modeRef ref="GPIO01_ALT2"/>
        <modeRef ref="SD2_CMD_ALT2"/>
      </signal>
      <signal name="KEY_ROW6">
        <alias>kpp.ROW[6]</alias>
        <modeRef ref="CSI0_DATA07_ALT3"/>
        <modeRef ref="GPIO02_ALT2"/>
        <modeRef ref="SD2_DATA2_ALT4"/>
      </signal>
      <signal name="KEY_ROW7">
        <alias>kpp.ROW[7]</alias>
        <modeRef ref="CSI0_DATA09_ALT3"/>
        <modeRef ref="GPIO05_ALT2"/>
        <modeRef ref="SD2_DATA0_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_KEY_COL5_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_KEY_COL6_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_KEY_COL7_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_KEY_ROW5_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_KEY_ROW6_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_KEY_ROW7_SELECT_INPUT"/>
    </instance>
    <instance name="ldb" longName="LVDS Display Bridge">
      <alias>ldb</alias>
      <signal name="LVDS0_CLK_N" padNetRef="padNet.LVDS0_CLK_N">
        <alias>ldb.LVDS0_CLK_N</alias>
      </signal>
      <signal name="LVDS0_CLK_P" padNetRef="padNet.LVDS0_CLK_P">
        <alias>ldb.LVDS0_CLK_P</alias>
      </signal>
      <signal name="LVDS0_DATA0_N" padNetRef="padNet.LVDS0_DATA0_N">
        <alias>ldb.LVDS0_TX0_N</alias>
      </signal>
      <signal name="LVDS0_DATA0_P" padNetRef="padNet.LVDS0_DATA0_P">
        <alias>ldb.LVDS0_TX0_P</alias>
      </signal>
      <signal name="LVDS0_DATA1_N" padNetRef="padNet.LVDS0_DATA1_N">
        <alias>ldb.LVDS0_TX1_N</alias>
      </signal>
      <signal name="LVDS0_DATA1_P" padNetRef="padNet.LVDS0_DATA1_P">
        <alias>ldb.LVDS0_TX1_P</alias>
      </signal>
      <signal name="LVDS0_DATA2_N" padNetRef="padNet.LVDS0_DATA2_N">
        <alias>ldb.LVDS0_TX2_N</alias>
      </signal>
      <signal name="LVDS0_DATA2_P" padNetRef="padNet.LVDS0_DATA2_P">
        <alias>ldb.LVDS0_TX2_P</alias>
      </signal>
      <signal name="LVDS0_DATA3_N" padNetRef="padNet.LVDS0_DATA3_N">
        <alias>ldb.LVDS0_TX3_N</alias>
      </signal>
      <signal name="LVDS0_DATA3_P" padNetRef="padNet.LVDS0_DATA3_P">
        <alias>ldb.LVDS0_TX3_P</alias>
      </signal>
      <signal name="LVDS1_CLK_N" padNetRef="padNet.LVDS1_CLK_N">
        <alias>ldb.LVDS1_CLK_N</alias>
      </signal>
      <signal name="LVDS1_CLK_P" padNetRef="padNet.LVDS1_CLK_P">
        <alias>ldb.LVDS1_CLK_P</alias>
      </signal>
      <signal name="LVDS1_DATA0_N" padNetRef="padNet.LVDS1_DATA0_N">
        <alias>ldb.LVDS1_TX0_N</alias>
      </signal>
      <signal name="LVDS1_DATA0_P" padNetRef="padNet.LVDS1_DATA0_P">
        <alias>ldb.LVDS1_TX0_P</alias>
      </signal>
      <signal name="LVDS1_DATA1_N" padNetRef="padNet.LVDS1_DATA1_N">
        <alias>ldb.LVDS1_TX1_N</alias>
      </signal>
      <signal name="LVDS1_DATA1_P" padNetRef="padNet.LVDS1_DATA1_P">
        <alias>ldb.LVDS1_TX1_P</alias>
      </signal>
      <signal name="LVDS1_DATA2_N" padNetRef="padNet.LVDS1_DATA2_N">
        <alias>ldb.LVDS1_TX2_N</alias>
      </signal>
      <signal name="LVDS1_DATA2_P" padNetRef="padNet.LVDS1_DATA2_P">
        <alias>ldb.LVDS1_TX2_P</alias>
      </signal>
      <signal name="LVDS1_DATA3_N" padNetRef="padNet.LVDS1_DATA3_N">
        <alias>ldb.LVDS1_TX3_N</alias>
      </signal>
      <signal name="LVDS1_DATA3_P" padNetRef="padNet.LVDS1_DATA3_P">
        <alias>ldb.LVDS1_TX3_P</alias>
      </signal>
    </instance>
    <instance name="mipi_csi" longName="MIPI Camera Serial Interface">
      <alias>mipi_core</alias>
      <alias>mipi_hsi_ctrl</alias>
      <signal name="CSI_CLK0_N" padNetRef="padNet.CSI_CLK0_N">
        <alias>mipi_core.CSI_CLK0M</alias>
      </signal>
      <signal name="CSI_CLK0_P" padNetRef="padNet.CSI_CLK0_P">
        <alias>mipi_core.CSI_CLK0P</alias>
      </signal>
      <signal name="CSI_DATA0_N" padNetRef="padNet.CSI_DATA0_N">
        <alias>mipi_core.CSI_D0M</alias>
      </signal>
      <signal name="CSI_DATA0_P" padNetRef="padNet.CSI_DATA0_P">
        <alias>mipi_core.CSI_D0P</alias>
      </signal>
      <signal name="CSI_DATA1_N" padNetRef="padNet.CSI_DATA1_N">
        <alias>mipi_core.CSI_D1M</alias>
      </signal>
      <signal name="CSI_DATA1_P" padNetRef="padNet.CSI_DATA1_P">
        <alias>mipi_core.CSI_D1P</alias>
      </signal>
      <signal name="CSI_DATA2_N" padNetRef="padNet.CSI_DATA2_N">
        <alias>mipi_core.CSI_D2M</alias>
      </signal>
      <signal name="CSI_DATA2_P" padNetRef="padNet.CSI_DATA2_P">
        <alias>mipi_core.CSI_D2P</alias>
      </signal>
      <signal name="CSI_DATA3_N" padNetRef="padNet.CSI_DATA3_N">
        <alias>mipi_core.CSI_D3M</alias>
      </signal>
      <signal name="CSI_DATA3_P" padNetRef="padNet.CSI_DATA3_P">
        <alias>mipi_core.CSI_D3P</alias>
      </signal>
    </instance>
    <instance name="mipi_dsi" longName="MIPI Display Serial Interface">
      <signal name="DSI_CLK0_N" padNetRef="padNet.DSI_CLK0_N">
        <alias>mipi_core.DSI_CLK0M</alias>
      </signal>
      <signal name="DSI_CLK0_P" padNetRef="padNet.DSI_CLK0_P">
        <alias>mipi_core.DSI_CLK0P</alias>
      </signal>
      <signal name="DSI_DATA0_N" padNetRef="padNet.DSI_DATA0_N">
        <alias>mipi_core.DSI_D0M</alias>
      </signal>
      <signal name="DSI_DATA0_P" padNetRef="padNet.DSI_DATA0_P">
        <alias>mipi_core.DSI_D0P</alias>
      </signal>
      <signal name="DSI_DATA1_N" padNetRef="padNet.DSI_DATA1_N">
        <alias>mipi_core.DSI_D1M</alias>
      </signal>
      <signal name="DSI_DATA1_P" padNetRef="padNet.DSI_DATA1_P">
        <alias>mipi_core.DSI_D1P</alias>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN00" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[0]</alias>
        <modeRef ref="RGMII_TXC_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN01" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[1]</alias>
        <modeRef ref="RGMII_TD0_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN02" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[2]</alias>
        <modeRef ref="RGMII_TD1_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN03" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[3]</alias>
        <modeRef ref="RGMII_TD2_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN04" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[4]</alias>
        <modeRef ref="RGMII_TD3_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN05" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[5]</alias>
        <modeRef ref="RGMII_RX_CTL_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN06" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[6]</alias>
        <modeRef ref="RGMII_RD0_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN07" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[7]</alias>
        <modeRef ref="RGMII_TX_CTL_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN08" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[8]</alias>
        <modeRef ref="RGMII_RD1_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN09" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[9]</alias>
        <modeRef ref="RGMII_RD2_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN10" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[10]</alias>
        <modeRef ref="RGMII_RD3_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN11" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[11]</alias>
        <modeRef ref="RGMII_RXC_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN12" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[12]</alias>
        <modeRef ref="SD3_DATA7_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN13" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[13]</alias>
        <modeRef ref="SD3_DATA6_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN14" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[14]</alias>
        <modeRef ref="SD3_DATA5_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN15" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[15]</alias>
        <modeRef ref="SD3_DATA4_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN16" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[16]</alias>
        <modeRef ref="SD3_CMD_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN17" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[17]</alias>
        <modeRef ref="SD3_CLK_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN18" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[18]</alias>
        <modeRef ref="SD3_DATA0_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN19" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[19]</alias>
        <modeRef ref="SD3_DATA1_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN20" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[20]</alias>
        <modeRef ref="SD3_DATA2_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN21" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[21]</alias>
        <modeRef ref="SD3_DATA3_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN22" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[22]</alias>
        <modeRef ref="SD3_RESET_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN23" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[23]</alias>
        <modeRef ref="NAND_CLE_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_IN24" audience="internal">
        <alias>mipi_core.DPHY_TEST_IN[24]</alias>
        <modeRef ref="NAND_ALE_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT00" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[0]</alias>
        <modeRef ref="EIM_EB0_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT01" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[1]</alias>
        <modeRef ref="EIM_EB1_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT02" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[2]</alias>
        <modeRef ref="EIM_AD00_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT03" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[3]</alias>
        <modeRef ref="EIM_AD01_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT04" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[4]</alias>
        <modeRef ref="EIM_AD02_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT05" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[5]</alias>
        <modeRef ref="EIM_AD03_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT06" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[6]</alias>
        <modeRef ref="EIM_AD04_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT07" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[7]</alias>
        <modeRef ref="EIM_AD05_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT08" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[8]</alias>
        <modeRef ref="EIM_AD06_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT09" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[9]</alias>
        <modeRef ref="EIM_AD07_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT10" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[10]</alias>
        <modeRef ref="EIM_AD08_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT11" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[11]</alias>
        <modeRef ref="EIM_AD09_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT12" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[12]</alias>
        <modeRef ref="EIM_AD10_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT13" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[13]</alias>
        <modeRef ref="EIM_AD11_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT14" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[14]</alias>
        <modeRef ref="EIM_AD12_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT15" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[15]</alias>
        <modeRef ref="EIM_AD13_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT16" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[16]</alias>
        <modeRef ref="EIM_AD14_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT17" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[17]</alias>
        <modeRef ref="EIM_AD15_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT18" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[18]</alias>
        <modeRef ref="EIM_ADDR21_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT19" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[19]</alias>
        <modeRef ref="EIM_ADDR20_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT20" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[20]</alias>
        <modeRef ref="EIM_ADDR19_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT21" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[21]</alias>
        <modeRef ref="EIM_ADDR18_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT22" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[22]</alias>
        <modeRef ref="EIM_ADDR17_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT23" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[23]</alias>
        <modeRef ref="EIM_ADDR16_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT24" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[24]</alias>
        <modeRef ref="EIM_CS0_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT25" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[25]</alias>
        <modeRef ref="EIM_CS1_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT26" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[26]</alias>
        <modeRef ref="EIM_OE_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT27" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[27]</alias>
        <modeRef ref="EIM_RW_ALT4"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT28" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[28]</alias>
        <modeRef ref="DI0_DISP_CLK_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT29" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[29]</alias>
        <modeRef ref="DI0_PIN15_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT30" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[30]</alias>
        <modeRef ref="DI0_PIN02_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT31" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[31]</alias>
        <modeRef ref="DI0_PIN03_ALT3"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT32" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[32]</alias>
        <modeRef ref="NAND_WP_B_ALT6"/>
      </signal>
      <signal name="MIPI_DPHY_TEST_OUT33" audience="internal">
        <alias>mipi_core.DPHY_TEST_OUT[33]</alias>
        <modeRef ref="NAND_READY_ALT6"/>
      </signal>
    </instance>
    <instance name="mipi_hsi" longName="MIPI High Speed Synchronous Interface">
      <signal name="HSI_RX_DATA">
        <alias>mipi_hsi_ctrl.RX_DATA</alias>
        <modeRef ref="RGMII_TD2_ALT0"/>
      </signal>
      <signal name="HSI_RX_FLAG">
        <alias>mipi_hsi_ctrl.RX_FLAG</alias>
        <modeRef ref="RGMII_TD1_ALT0"/>
      </signal>
      <signal name="HSI_RX_READY">
        <alias>mipi_hsi_ctrl.RX_READY</alias>
        <modeRef ref="RGMII_RD0_ALT0"/>
      </signal>
      <signal name="HSI_RX_WAKE">
        <alias>mipi_hsi_ctrl.RX_WAKE</alias>
        <modeRef ref="RGMII_TD3_ALT0"/>
      </signal>
      <signal name="HSI_TX_DATA">
        <alias>mipi_hsi_ctrl.TX_DATA</alias>
        <modeRef ref="RGMII_RD2_ALT0"/>
      </signal>
      <signal name="HSI_TX_FLAG">
        <alias>mipi_hsi_ctrl.TX_FLAG</alias>
        <modeRef ref="RGMII_RD1_ALT0"/>
      </signal>
      <signal name="HSI_TX_READY">
        <alias>mipi_hsi_ctrl.TX_READY</alias>
        <modeRef ref="RGMII_TD0_ALT0"/>
      </signal>
      <signal name="HSI_TX_WAKE">
        <alias>mipi_hsi_ctrl.TX_WAKE</alias>
        <modeRef ref="RGMII_RD3_ALT0"/>
      </signal>
    </instance>
    <instance name="mlb" longName="Media Local Bus">
      <alias>mlb</alias>
      <signal name="MLB_CLK">
        <alias>mlb.MLBCLK</alias>
        <modeRef ref="ENET_TX_DATA1_ALT0"/>
        <modeRef ref="GPIO03_ALT7"/>
      </signal>
      <signal name="MLB_CLK_N" padNetRef="padNet.MLB_CLK_N">
        <alias>mlb.MLB_CN</alias>
      </signal>
      <signal name="MLB_CLK_P" padNetRef="padNet.MLB_CLK_P">
        <alias>mlb.MLB_CP</alias>
      </signal>
      <signal name="MLB_DATA">
        <alias>mlb.MLBDAT</alias>
        <modeRef ref="ENET_MDC_ALT0"/>
        <modeRef ref="GPIO02_ALT7"/>
      </signal>
      <signal name="MLB_DATA_N" padNetRef="padNet.MLB_DATA_N">
        <alias>mlb.MLB_DN</alias>
      </signal>
      <signal name="MLB_DATA_P" padNetRef="padNet.MLB_DATA_P">
        <alias>mlb.MLB_DP</alias>
      </signal>
      <signal name="MLB_SIG">
        <alias>mlb.MLBSIG</alias>
        <modeRef ref="ENET_RX_DATA1_ALT0"/>
        <modeRef ref="GPIO06_ALT7"/>
      </signal>
      <signal name="MLB_SIG_N" padNetRef="padNet.MLB_SIG_N">
        <alias>mlb.MLB_SN</alias>
      </signal>
      <signal name="MLB_SIG_P" padNetRef="padNet.MLB_SIG_P">
        <alias>mlb.MLB_SP</alias>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT"/>
    </instance>
    <instance name="mmdc" longName="Multi Mode DDR Controller">
      <alias>mmdc</alias>
      <signal name="DRAM_ADDR00" padNetRef="padNet.DRAM_ADDR00">
        <alias>mmdc.DRAM_A[0]</alias>
      </signal>
      <signal name="DRAM_ADDR01" padNetRef="padNet.DRAM_ADDR01">
        <alias>mmdc.DRAM_A[1]</alias>
      </signal>
      <signal name="DRAM_ADDR02" padNetRef="padNet.DRAM_ADDR02">
        <alias>mmdc.DRAM_A[2]</alias>
      </signal>
      <signal name="DRAM_ADDR03" padNetRef="padNet.DRAM_ADDR03">
        <alias>mmdc.DRAM_A[3]</alias>
      </signal>
      <signal name="DRAM_ADDR04" padNetRef="padNet.DRAM_ADDR04">
        <alias>mmdc.DRAM_A[4]</alias>
      </signal>
      <signal name="DRAM_ADDR05" padNetRef="padNet.DRAM_ADDR05">
        <alias>mmdc.DRAM_A[5]</alias>
      </signal>
      <signal name="DRAM_ADDR06" padNetRef="padNet.DRAM_ADDR06">
        <alias>mmdc.DRAM_A[6]</alias>
      </signal>
      <signal name="DRAM_ADDR07" padNetRef="padNet.DRAM_ADDR07">
        <alias>mmdc.DRAM_A[7]</alias>
      </signal>
      <signal name="DRAM_ADDR08" padNetRef="padNet.DRAM_ADDR08">
        <alias>mmdc.DRAM_A[8]</alias>
      </signal>
      <signal name="DRAM_ADDR09" padNetRef="padNet.DRAM_ADDR09">
        <alias>mmdc.DRAM_A[9]</alias>
      </signal>
      <signal name="DRAM_ADDR10" padNetRef="padNet.DRAM_ADDR10">
        <alias>mmdc.DRAM_A[10]</alias>
      </signal>
      <signal name="DRAM_ADDR11" padNetRef="padNet.DRAM_ADDR11">
        <alias>mmdc.DRAM_A[11]</alias>
      </signal>
      <signal name="DRAM_ADDR12" padNetRef="padNet.DRAM_ADDR12">
        <alias>mmdc.DRAM_A[12]</alias>
      </signal>
      <signal name="DRAM_ADDR13" padNetRef="padNet.DRAM_ADDR13">
        <alias>mmdc.DRAM_A[13]</alias>
      </signal>
      <signal name="DRAM_ADDR14" padNetRef="padNet.DRAM_ADDR14">
        <alias>mmdc.DRAM_A[14]</alias>
      </signal>
      <signal name="DRAM_ADDR15" padNetRef="padNet.DRAM_ADDR15">
        <alias>mmdc.DRAM_A[15]</alias>
      </signal>
      <signal name="DRAM_CAS" padNetRef="padNet.DRAM_CAS">
        <alias>mmdc.DRAM_CAS</alias>
      </signal>
      <signal name="DRAM_CS0" padNetRef="padNet.DRAM_CS0">
        <alias>mmdc.DRAM_CS[0]</alias>
      </signal>
      <signal name="DRAM_CS1" padNetRef="padNet.DRAM_CS1">
        <alias>mmdc.DRAM_CS[1]</alias>
      </signal>
      <signal name="DRAM_DATA00" padNetRef="padNet.DRAM_DATA00">
        <alias>mmdc.DRAM_D[0]</alias>
      </signal>
      <signal name="DRAM_DATA01" padNetRef="padNet.DRAM_DATA01">
        <alias>mmdc.DRAM_D[1]</alias>
      </signal>
      <signal name="DRAM_DATA02" padNetRef="padNet.DRAM_DATA02">
        <alias>mmdc.DRAM_D[2]</alias>
      </signal>
      <signal name="DRAM_DATA03" padNetRef="padNet.DRAM_DATA03">
        <alias>mmdc.DRAM_D[3]</alias>
      </signal>
      <signal name="DRAM_DATA04" padNetRef="padNet.DRAM_DATA04">
        <alias>mmdc.DRAM_D[4]</alias>
      </signal>
      <signal name="DRAM_DATA05" padNetRef="padNet.DRAM_DATA05">
        <alias>mmdc.DRAM_D[5]</alias>
      </signal>
      <signal name="DRAM_DATA06" padNetRef="padNet.DRAM_DATA06">
        <alias>mmdc.DRAM_D[6]</alias>
      </signal>
      <signal name="DRAM_DATA07" padNetRef="padNet.DRAM_DATA07">
        <alias>mmdc.DRAM_D[7]</alias>
      </signal>
      <signal name="DRAM_DATA08" padNetRef="padNet.DRAM_DATA08">
        <alias>mmdc.DRAM_D[8]</alias>
      </signal>
      <signal name="DRAM_DATA09" padNetRef="padNet.DRAM_DATA09">
        <alias>mmdc.DRAM_D[9]</alias>
      </signal>
      <signal name="DRAM_DATA10" padNetRef="padNet.DRAM_DATA10">
        <alias>mmdc.DRAM_D[10]</alias>
      </signal>
      <signal name="DRAM_DATA11" padNetRef="padNet.DRAM_DATA11">
        <alias>mmdc.DRAM_D[11]</alias>
      </signal>
      <signal name="DRAM_DATA12" padNetRef="padNet.DRAM_DATA12">
        <alias>mmdc.DRAM_D[12]</alias>
      </signal>
      <signal name="DRAM_DATA13" padNetRef="padNet.DRAM_DATA13">
        <alias>mmdc.DRAM_D[13]</alias>
      </signal>
      <signal name="DRAM_DATA14" padNetRef="padNet.DRAM_DATA14">
        <alias>mmdc.DRAM_D[14]</alias>
      </signal>
      <signal name="DRAM_DATA15" padNetRef="padNet.DRAM_DATA15">
        <alias>mmdc.DRAM_D[15]</alias>
      </signal>
      <signal name="DRAM_DATA16" padNetRef="padNet.DRAM_DATA16">
        <alias>mmdc.DRAM_D[16]</alias>
      </signal>
      <signal name="DRAM_DATA17" padNetRef="padNet.DRAM_DATA17">
        <alias>mmdc.DRAM_D[17]</alias>
      </signal>
      <signal name="DRAM_DATA18" padNetRef="padNet.DRAM_DATA18">
        <alias>mmdc.DRAM_D[18]</alias>
      </signal>
      <signal name="DRAM_DATA19" padNetRef="padNet.DRAM_DATA19">
        <alias>mmdc.DRAM_D[19]</alias>
      </signal>
      <signal name="DRAM_DATA20" padNetRef="padNet.DRAM_DATA20">
        <alias>mmdc.DRAM_D[20]</alias>
      </signal>
      <signal name="DRAM_DATA21" padNetRef="padNet.DRAM_DATA21">
        <alias>mmdc.DRAM_D[21]</alias>
      </signal>
      <signal name="DRAM_DATA22" padNetRef="padNet.DRAM_DATA22">
        <alias>mmdc.DRAM_D[22]</alias>
      </signal>
      <signal name="DRAM_DATA23" padNetRef="padNet.DRAM_DATA23">
        <alias>mmdc.DRAM_D[23]</alias>
      </signal>
      <signal name="DRAM_DATA24" padNetRef="padNet.DRAM_DATA24">
        <alias>mmdc.DRAM_D[24]</alias>
      </signal>
      <signal name="DRAM_DATA25" padNetRef="padNet.DRAM_DATA25">
        <alias>mmdc.DRAM_D[25]</alias>
      </signal>
      <signal name="DRAM_DATA26" padNetRef="padNet.DRAM_DATA26">
        <alias>mmdc.DRAM_D[26]</alias>
      </signal>
      <signal name="DRAM_DATA27" padNetRef="padNet.DRAM_DATA27">
        <alias>mmdc.DRAM_D[27]</alias>
      </signal>
      <signal name="DRAM_DATA28" padNetRef="padNet.DRAM_DATA28">
        <alias>mmdc.DRAM_D[28]</alias>
      </signal>
      <signal name="DRAM_DATA29" padNetRef="padNet.DRAM_DATA29">
        <alias>mmdc.DRAM_D[29]</alias>
      </signal>
      <signal name="DRAM_DATA30" padNetRef="padNet.DRAM_DATA30">
        <alias>mmdc.DRAM_D[30]</alias>
      </signal>
      <signal name="DRAM_DATA31" padNetRef="padNet.DRAM_DATA31">
        <alias>mmdc.DRAM_D[31]</alias>
      </signal>
      <signal name="DRAM_DATA32" padNetRef="padNet.DRAM_DATA32">
        <alias>mmdc.DRAM_D[32]</alias>
      </signal>
      <signal name="DRAM_DATA33" padNetRef="padNet.DRAM_DATA33">
        <alias>mmdc.DRAM_D[33]</alias>
      </signal>
      <signal name="DRAM_DATA34" padNetRef="padNet.DRAM_DATA34">
        <alias>mmdc.DRAM_D[34]</alias>
      </signal>
      <signal name="DRAM_DATA35" padNetRef="padNet.DRAM_DATA35">
        <alias>mmdc.DRAM_D[35]</alias>
      </signal>
      <signal name="DRAM_DATA36" padNetRef="padNet.DRAM_DATA36">
        <alias>mmdc.DRAM_D[36]</alias>
      </signal>
      <signal name="DRAM_DATA37" padNetRef="padNet.DRAM_DATA37">
        <alias>mmdc.DRAM_D[37]</alias>
      </signal>
      <signal name="DRAM_DATA38" padNetRef="padNet.DRAM_DATA38">
        <alias>mmdc.DRAM_D[38]</alias>
      </signal>
      <signal name="DRAM_DATA39" padNetRef="padNet.DRAM_DATA39">
        <alias>mmdc.DRAM_D[39]</alias>
      </signal>
      <signal name="DRAM_DATA40" padNetRef="padNet.DRAM_DATA40">
        <alias>mmdc.DRAM_D[40]</alias>
      </signal>
      <signal name="DRAM_DATA41" padNetRef="padNet.DRAM_DATA41">
        <alias>mmdc.DRAM_D[41]</alias>
      </signal>
      <signal name="DRAM_DATA42" padNetRef="padNet.DRAM_DATA42">
        <alias>mmdc.DRAM_D[42]</alias>
      </signal>
      <signal name="DRAM_DATA43" padNetRef="padNet.DRAM_DATA43">
        <alias>mmdc.DRAM_D[43]</alias>
      </signal>
      <signal name="DRAM_DATA44" padNetRef="padNet.DRAM_DATA44">
        <alias>mmdc.DRAM_D[44]</alias>
      </signal>
      <signal name="DRAM_DATA45" padNetRef="padNet.DRAM_DATA45">
        <alias>mmdc.DRAM_D[45]</alias>
      </signal>
      <signal name="DRAM_DATA46" padNetRef="padNet.DRAM_DATA46">
        <alias>mmdc.DRAM_D[46]</alias>
      </signal>
      <signal name="DRAM_DATA47" padNetRef="padNet.DRAM_DATA47">
        <alias>mmdc.DRAM_D[47]</alias>
      </signal>
      <signal name="DRAM_DATA48" padNetRef="padNet.DRAM_DATA48">
        <alias>mmdc.DRAM_D[48]</alias>
      </signal>
      <signal name="DRAM_DATA49" padNetRef="padNet.DRAM_DATA49">
        <alias>mmdc.DRAM_D[49]</alias>
      </signal>
      <signal name="DRAM_DATA50" padNetRef="padNet.DRAM_DATA50">
        <alias>mmdc.DRAM_D[50]</alias>
      </signal>
      <signal name="DRAM_DATA51" padNetRef="padNet.DRAM_DATA51">
        <alias>mmdc.DRAM_D[51]</alias>
      </signal>
      <signal name="DRAM_DATA52" padNetRef="padNet.DRAM_DATA52">
        <alias>mmdc.DRAM_D[52]</alias>
      </signal>
      <signal name="DRAM_DATA53" padNetRef="padNet.DRAM_DATA53">
        <alias>mmdc.DRAM_D[53]</alias>
      </signal>
      <signal name="DRAM_DATA54" padNetRef="padNet.DRAM_DATA54">
        <alias>mmdc.DRAM_D[54]</alias>
      </signal>
      <signal name="DRAM_DATA55" padNetRef="padNet.DRAM_DATA55">
        <alias>mmdc.DRAM_D[55]</alias>
      </signal>
      <signal name="DRAM_DATA56" padNetRef="padNet.DRAM_DATA56">
        <alias>mmdc.DRAM_D[56]</alias>
      </signal>
      <signal name="DRAM_DATA57" padNetRef="padNet.DRAM_DATA57">
        <alias>mmdc.DRAM_D[57]</alias>
      </signal>
      <signal name="DRAM_DATA58" padNetRef="padNet.DRAM_DATA58">
        <alias>mmdc.DRAM_D[58]</alias>
      </signal>
      <signal name="DRAM_DATA59" padNetRef="padNet.DRAM_DATA59">
        <alias>mmdc.DRAM_D[59]</alias>
      </signal>
      <signal name="DRAM_DATA60" padNetRef="padNet.DRAM_DATA60">
        <alias>mmdc.DRAM_D[60]</alias>
      </signal>
      <signal name="DRAM_DATA61" padNetRef="padNet.DRAM_DATA61">
        <alias>mmdc.DRAM_D[61]</alias>
      </signal>
      <signal name="DRAM_DATA62" padNetRef="padNet.DRAM_DATA62">
        <alias>mmdc.DRAM_D[62]</alias>
      </signal>
      <signal name="DRAM_DATA63" padNetRef="padNet.DRAM_DATA63">
        <alias>mmdc.DRAM_D[63]</alias>
      </signal>
      <signal name="DRAM_DQM0" padNetRef="padNet.DRAM_DQM0">
        <alias>mmdc.DRAM_DQM[0]</alias>
      </signal>
      <signal name="DRAM_DQM1" padNetRef="padNet.DRAM_DQM1">
        <alias>mmdc.DRAM_DQM[1]</alias>
      </signal>
      <signal name="DRAM_DQM2" padNetRef="padNet.DRAM_DQM2">
        <alias>mmdc.DRAM_DQM[2]</alias>
      </signal>
      <signal name="DRAM_DQM3" padNetRef="padNet.DRAM_DQM3">
        <alias>mmdc.DRAM_DQM[3]</alias>
      </signal>
      <signal name="DRAM_DQM4" padNetRef="padNet.DRAM_DQM4">
        <alias>mmdc.DRAM_DQM[4]</alias>
      </signal>
      <signal name="DRAM_DQM5" padNetRef="padNet.DRAM_DQM5">
        <alias>mmdc.DRAM_DQM[5]</alias>
      </signal>
      <signal name="DRAM_DQM6" padNetRef="padNet.DRAM_DQM6">
        <alias>mmdc.DRAM_DQM[6]</alias>
      </signal>
      <signal name="DRAM_DQM7" padNetRef="padNet.DRAM_DQM7">
        <alias>mmdc.DRAM_DQM[7]</alias>
      </signal>
      <signal name="DRAM_ODT0" padNetRef="padNet.DRAM_ODT0">
        <alias>mmdc.DRAM_ODT[0]</alias>
      </signal>
      <signal name="DRAM_ODT1" padNetRef="padNet.DRAM_ODT1">
        <alias>mmdc.DRAM_ODT[1]</alias>
      </signal>
      <signal name="DRAM_RAS" padNetRef="padNet.DRAM_RAS">
        <alias>mmdc.DRAM_RAS</alias>
      </signal>
      <signal name="DRAM_RESET" padNetRef="padNet.DRAM_RESET">
        <alias>mmdc.DRAM_RESET</alias>
      </signal>
      <signal name="DRAM_SDBA0" padNetRef="padNet.DRAM_SDBA0">
        <alias>mmdc.DRAM_SDBA[0]</alias>
      </signal>
      <signal name="DRAM_SDBA1" padNetRef="padNet.DRAM_SDBA1">
        <alias>mmdc.DRAM_SDBA[1]</alias>
      </signal>
      <signal name="DRAM_SDBA2" padNetRef="padNet.DRAM_SDBA2">
        <alias>mmdc.DRAM_SDBA[2]</alias>
      </signal>
      <signal name="DRAM_SDCKE0" padNetRef="padNet.DRAM_SDCKE0">
        <alias>mmdc.DRAM_SDCKE[0]</alias>
      </signal>
      <signal name="DRAM_SDCKE1" padNetRef="padNet.DRAM_SDCKE1">
        <alias>mmdc.DRAM_SDCKE[1]</alias>
      </signal>
      <signal name="DRAM_SDCLK0_N" padNetRef="padNet.DRAM_SDCLK0_N">
        <alias>mmdc.DRAM_SDCLK_0_B</alias>
      </signal>
      <signal name="DRAM_SDCLK0_P" padNetRef="padNet.DRAM_SDCLK0_P">
        <alias>mmdc.DRAM_SDCLK_0</alias>
      </signal>
      <signal name="DRAM_SDCLK1_N" padNetRef="padNet.DRAM_SDCLK1_N">
        <alias>mmdc.DRAM_SDCLK_1_B</alias>
      </signal>
      <signal name="DRAM_SDCLK1_P" padNetRef="padNet.DRAM_SDCLK1_P">
        <alias>mmdc.DRAM_SDCLK_1</alias>
      </signal>
      <signal name="DRAM_SDQS0_N" padNetRef="padNet.DRAM_SDQS0_N">
        <alias>mmdc.DRAM_SDQS[0]_B</alias>
      </signal>
      <signal name="DRAM_SDQS0_P" padNetRef="padNet.DRAM_SDQS0_P">
        <alias>mmdc.DRAM_SDQS[0]</alias>
      </signal>
      <signal name="DRAM_SDQS1_N" padNetRef="padNet.DRAM_SDQS1_N">
        <alias>mmdc.DRAM_SDQS[1]_B</alias>
      </signal>
      <signal name="DRAM_SDQS1_P" padNetRef="padNet.DRAM_SDQS1_P">
        <alias>mmdc.DRAM_SDQS[1]</alias>
      </signal>
      <signal name="DRAM_SDQS2_N" padNetRef="padNet.DRAM_SDQS2_N">
        <alias>mmdc.DRAM_SDQS[2]_B</alias>
      </signal>
      <signal name="DRAM_SDQS2_P" padNetRef="padNet.DRAM_SDQS2_P">
        <alias>mmdc.DRAM_SDQS[2]</alias>
      </signal>
      <signal name="DRAM_SDQS3_N" padNetRef="padNet.DRAM_SDQS3_N">
        <alias>mmdc.DRAM_SDQS[3]_B</alias>
      </signal>
      <signal name="DRAM_SDQS3_P" padNetRef="padNet.DRAM_SDQS3_P">
        <alias>mmdc.DRAM_SDQS[3]</alias>
      </signal>
      <signal name="DRAM_SDQS4_N" padNetRef="padNet.DRAM_SDQS4_N">
        <alias>mmdc.DRAM_SDQS[4]_B</alias>
      </signal>
      <signal name="DRAM_SDQS4_P" padNetRef="padNet.DRAM_SDQS4_P">
        <alias>mmdc.DRAM_SDQS[4]</alias>
      </signal>
      <signal name="DRAM_SDQS5_N" padNetRef="padNet.DRAM_SDQS5_N">
        <alias>mmdc.DRAM_SDQS[5]_B</alias>
      </signal>
      <signal name="DRAM_SDQS5_P" padNetRef="padNet.DRAM_SDQS5_P">
        <alias>mmdc.DRAM_SDQS[5]</alias>
      </signal>
      <signal name="DRAM_SDQS6_N" padNetRef="padNet.DRAM_SDQS6_N">
        <alias>mmdc.DRAM_SDQS[6]_B</alias>
      </signal>
      <signal name="DRAM_SDQS6_P" padNetRef="padNet.DRAM_SDQS6_P">
        <alias>mmdc.DRAM_SDQS[6]</alias>
      </signal>
      <signal name="DRAM_SDQS7_N" padNetRef="padNet.DRAM_SDQS7_N">
        <alias>mmdc.DRAM_SDQS[7]_B</alias>
      </signal>
      <signal name="DRAM_SDQS7_P" padNetRef="padNet.DRAM_SDQS7_P">
        <alias>mmdc.DRAM_SDQS[7]</alias>
      </signal>
      <signal name="DRAM_SDWE" padNetRef="padNet.DRAM_SDWE">
        <alias>mmdc.DRAM_SDWE</alias>
      </signal>
      <signal name="MMDC_DEBUG00" audience="internal">
        <alias>mmdc.MMDC_DEBUG[0]</alias>
        <modeRef ref="DI0_DISP_CLK_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG01" audience="internal">
        <alias>mmdc.MMDC_DEBUG[1]</alias>
        <modeRef ref="DI0_PIN15_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG02" audience="internal">
        <alias>mmdc.MMDC_DEBUG[2]</alias>
        <modeRef ref="DI0_PIN02_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG03" audience="internal">
        <alias>mmdc.MMDC_DEBUG[3]</alias>
        <modeRef ref="DI0_PIN03_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG04" audience="internal">
        <alias>mmdc.MMDC_DEBUG[4]</alias>
        <modeRef ref="DI0_PIN04_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG05" audience="internal">
        <alias>mmdc.MMDC_DEBUG[5]</alias>
        <modeRef ref="DISP0_DATA00_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG06" audience="internal">
        <alias>mmdc.MMDC_DEBUG[6]</alias>
        <modeRef ref="DISP0_DATA01_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG07" audience="internal">
        <alias>mmdc.MMDC_DEBUG[7]</alias>
        <modeRef ref="DISP0_DATA02_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG08" audience="internal">
        <alias>mmdc.MMDC_DEBUG[8]</alias>
        <modeRef ref="DISP0_DATA03_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG09" audience="internal">
        <alias>mmdc.MMDC_DEBUG[9]</alias>
        <modeRef ref="DISP0_DATA04_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG10" audience="internal">
        <alias>mmdc.MMDC_DEBUG[10]</alias>
        <modeRef ref="DISP0_DATA05_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG11" audience="internal">
        <alias>mmdc.MMDC_DEBUG[11]</alias>
        <modeRef ref="DISP0_DATA06_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG12" audience="internal">
        <alias>mmdc.MMDC_DEBUG[12]</alias>
        <modeRef ref="DISP0_DATA07_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG13" audience="internal">
        <alias>mmdc.MMDC_DEBUG[13]</alias>
        <modeRef ref="DISP0_DATA08_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG14" audience="internal">
        <alias>mmdc.MMDC_DEBUG[14]</alias>
        <modeRef ref="DISP0_DATA09_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG15" audience="internal">
        <alias>mmdc.MMDC_DEBUG[15]</alias>
        <modeRef ref="DISP0_DATA10_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG16" audience="internal">
        <alias>mmdc.MMDC_DEBUG[16]</alias>
        <modeRef ref="DISP0_DATA11_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG17" audience="internal">
        <alias>mmdc.MMDC_DEBUG[17]</alias>
        <modeRef ref="DISP0_DATA12_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG18" audience="internal">
        <alias>mmdc.MMDC_DEBUG[18]</alias>
        <modeRef ref="DISP0_DATA13_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG19" audience="internal">
        <alias>mmdc.MMDC_DEBUG[19]</alias>
        <modeRef ref="DISP0_DATA14_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG20" audience="internal">
        <alias>mmdc.MMDC_DEBUG[20]</alias>
        <modeRef ref="DISP0_DATA15_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG21" audience="internal">
        <alias>mmdc.MMDC_DEBUG[21]</alias>
        <modeRef ref="DISP0_DATA16_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG22" audience="internal">
        <alias>mmdc.MMDC_DEBUG[22]</alias>
        <modeRef ref="DISP0_DATA17_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG23" audience="internal">
        <alias>mmdc.MMDC_DEBUG[23]</alias>
        <modeRef ref="DISP0_DATA18_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG24" audience="internal">
        <alias>mmdc.MMDC_DEBUG[24]</alias>
        <modeRef ref="DISP0_DATA19_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG25" audience="internal">
        <alias>mmdc.MMDC_DEBUG[25]</alias>
        <modeRef ref="DISP0_DATA20_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG26" audience="internal">
        <alias>mmdc.MMDC_DEBUG[26]</alias>
        <modeRef ref="DISP0_DATA21_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG27" audience="internal">
        <alias>mmdc.MMDC_DEBUG[27]</alias>
        <modeRef ref="DISP0_DATA22_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG28" audience="internal">
        <alias>mmdc.MMDC_DEBUG[28]</alias>
        <modeRef ref="DISP0_DATA23_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG29" audience="internal">
        <alias>mmdc.MMDC_DEBUG[29]</alias>
        <modeRef ref="CSI0_PIXCLK_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG30" audience="internal">
        <alias>mmdc.MMDC_DEBUG[30]</alias>
        <modeRef ref="CSI0_HSYNC_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG31" audience="internal">
        <alias>mmdc.MMDC_DEBUG[31]</alias>
        <modeRef ref="CSI0_DATA_EN_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG32" audience="internal">
        <alias>mmdc.MMDC_DEBUG[32]</alias>
        <modeRef ref="CSI0_VSYNC_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG33" audience="internal">
        <alias>mmdc.MMDC_DEBUG[33]</alias>
        <modeRef ref="CSI0_DATA10_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG34" audience="internal">
        <alias>mmdc.MMDC_DEBUG[34]</alias>
        <modeRef ref="CSI0_DATA11_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG35" audience="internal">
        <alias>mmdc.MMDC_DEBUG[35]</alias>
        <modeRef ref="CSI0_DATA12_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG36" audience="internal">
        <alias>mmdc.MMDC_DEBUG[36]</alias>
        <modeRef ref="CSI0_DATA13_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG37" audience="internal">
        <alias>mmdc.MMDC_DEBUG[37]</alias>
        <modeRef ref="CSI0_DATA14_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG38" audience="internal">
        <alias>mmdc.MMDC_DEBUG[38]</alias>
        <modeRef ref="CSI0_DATA15_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG39" audience="internal">
        <alias>mmdc.MMDC_DEBUG[39]</alias>
        <modeRef ref="CSI0_DATA16_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG40" audience="internal">
        <alias>mmdc.MMDC_DEBUG[40]</alias>
        <modeRef ref="CSI0_DATA17_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG41" audience="internal">
        <alias>mmdc.MMDC_DEBUG[41]</alias>
        <modeRef ref="CSI0_DATA18_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG42" audience="internal">
        <alias>mmdc.MMDC_DEBUG[42]</alias>
        <modeRef ref="CSI0_DATA19_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG43" audience="internal">
        <alias>mmdc.MMDC_DEBUG[43]</alias>
        <modeRef ref="CSI0_DATA04_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG44" audience="internal">
        <alias>mmdc.MMDC_DEBUG[44]</alias>
        <modeRef ref="CSI0_DATA05_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG45" audience="internal">
        <alias>mmdc.MMDC_DEBUG[45]</alias>
        <modeRef ref="CSI0_DATA06_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG46" audience="internal">
        <alias>mmdc.MMDC_DEBUG[46]</alias>
        <modeRef ref="CSI0_DATA07_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG47" audience="internal">
        <alias>mmdc.MMDC_DEBUG[47]</alias>
        <modeRef ref="CSI0_DATA08_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG48" audience="internal">
        <alias>mmdc.MMDC_DEBUG[48]</alias>
        <modeRef ref="CSI0_DATA09_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG49" audience="internal">
        <alias>mmdc.MMDC_DEBUG[49]</alias>
        <modeRef ref="KEY_COL4_ALT6"/>
      </signal>
      <signal name="MMDC_DEBUG50" audience="internal">
        <alias>mmdc.MMDC_DEBUG[50]</alias>
        <modeRef ref="KEY_ROW4_ALT6"/>
      </signal>
    </instance>
    <instance name="observe" longName="Observablity Multiplexer" audience="internal">
      <alias>observe_mux</alias>
      <signal name="OBSERVE_INT0" audience="internal">
        <alias>observe_mux.OBSRV_INT_OUT0</alias>
        <modeRef ref="GPIO03_ALT1"/>
      </signal>
      <signal name="OBSERVE_INT1" audience="internal">
        <alias>observe_mux.OBSRV_INT_OUT1</alias>
        <modeRef ref="GPIO06_ALT1"/>
      </signal>
      <signal name="OBSERVE_INT2" audience="internal">
        <alias>observe_mux.OBSRV_INT_OUT2</alias>
        <modeRef ref="GPIO02_ALT1"/>
      </signal>
      <signal name="OBSERVE_INT3" audience="internal">
        <alias>observe_mux.OBSRV_INT_OUT3</alias>
        <modeRef ref="GPIO04_ALT1"/>
      </signal>
      <signal name="OBSERVE_INT4" audience="internal">
        <alias>observe_mux.OBSRV_INT_OUT4</alias>
        <modeRef ref="GPIO05_ALT1"/>
      </signal>
    </instance>
    <instance name="ocotp" longName="On-Chip OTP Controller" audience="internal">
      <alias>ocotp_ctrl_wrapper</alias>
      <signal name="OCOTP_FUSE_LATCHED" audience="internal">
        <alias>ocotp_ctrl_wrapper.FUSE_LATCHED</alias>
        <modeRef ref="GPIO04_ALT7"/>
      </signal>
    </instance>
    <instance name="pcie" longName="PCI Express">
      <alias>pcie</alias>
      <signal name="PCIE_RX_N" padNetRef="padNet.PCIE_RX_N">
        <alias>pcie_ctrl.PCIE_RXM</alias>
      </signal>
      <signal name="PCIE_RX_P" padNetRef="padNet.PCIE_RX_P">
        <alias>pcie_ctrl.PCIE_RXP</alias>
      </signal>
      <signal name="PCIE_TX_N" padNetRef="padNet.PCIE_TX_N">
        <alias>pcie_ctrl.PCIE_TXM</alias>
      </signal>
      <signal name="PCIE_TX_P" padNetRef="padNet.PCIE_TX_P">
        <alias>pcie_ctrl.PCIE_TXP</alias>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX00" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[0]</alias>
        <modeRef ref="NAND_ALE_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX01" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[1]</alias>
        <modeRef ref="NAND_WP_B_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX02" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[2]</alias>
        <modeRef ref="NAND_READY_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX03" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[3]</alias>
        <modeRef ref="NAND_CS1_B_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX04" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[4]</alias>
        <modeRef ref="NAND_CS3_B_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX05" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[5]</alias>
        <modeRef ref="SD4_CMD_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX06" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[6]</alias>
        <modeRef ref="SD4_CLK_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX07" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[7]</alias>
        <modeRef ref="SD1_DATA1_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX08" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[8]</alias>
        <modeRef ref="SD1_DATA0_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX09" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[9]</alias>
        <modeRef ref="SD2_CLK_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX10" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[10]</alias>
        <modeRef ref="SD2_CMD_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX11" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[11]</alias>
        <modeRef ref="SD2_DATA3_ALT4"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX12" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[12]</alias>
        <modeRef ref="CSI0_PIXCLK_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX13" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[13]</alias>
        <modeRef ref="CSI0_HSYNC_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX14" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[14]</alias>
        <modeRef ref="CSI0_DATA_EN_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX15" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[15]</alias>
        <modeRef ref="CSI0_VSYNC_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX16" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[16]</alias>
        <modeRef ref="CSI0_DATA12_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX17" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[17]</alias>
        <modeRef ref="CSI0_DATA13_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX18" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[18]</alias>
        <modeRef ref="CSI0_DATA14_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX19" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[19]</alias>
        <modeRef ref="CSI0_DATA15_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX20" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[20]</alias>
        <modeRef ref="CSI0_DATA16_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX21" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[21]</alias>
        <modeRef ref="CSI0_DATA17_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX22" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[22]</alias>
        <modeRef ref="CSI0_DATA18_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX23" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[23]</alias>
        <modeRef ref="CSI0_DATA19_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX24" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[24]</alias>
        <modeRef ref="SD3_DATA7_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX25" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[25]</alias>
        <modeRef ref="SD3_DATA6_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX26" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[26]</alias>
        <modeRef ref="SD3_DATA5_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX27" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[27]</alias>
        <modeRef ref="SD3_DATA4_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX28" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[28]</alias>
        <modeRef ref="SD3_DATA2_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX29" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[29]</alias>
        <modeRef ref="SD3_DATA3_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX30" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[30]</alias>
        <modeRef ref="SD3_RESET_ALT2"/>
      </signal>
      <signal name="PCIE_DIAG_STATUS_MUX31" audience="internal">
        <alias>pcie_ctrl.DIAG_STATUS_BUS_MUX[31]</alias>
        <modeRef ref="NAND_CLE_ALT2"/>
      </signal>
    </instance>
    <instance name="phy" longName="Internal Module" audience="internal">
      <alias>phy</alias>
      <signal name="PHY_DTB0" audience="internal">
        <alias>phy.DTB[0]</alias>
        <modeRef ref="SD1_CLK_ALT6"/>
      </signal>
      <signal name="PHY_DTB1" audience="internal">
        <alias>phy.DTB[1]</alias>
        <modeRef ref="SD2_CLK_ALT6"/>
      </signal>
      <signal name="PHY_TCK" audience="internal">
        <alias>phy.TCK</alias>
        <modeRef ref="ENET_RX_DATA1_ALT6"/>
      </signal>
      <signal name="PHY_TDI" audience="internal">
        <alias>phy.TDI</alias>
        <modeRef ref="ENET_RX_ER_ALT6"/>
      </signal>
      <signal name="PHY_TDO" audience="internal">
        <alias>phy.TDO</alias>
        <modeRef ref="ENET_CRS_DV_ALT6"/>
      </signal>
      <signal name="PHY_TMS" audience="internal">
        <alias>phy.TMS</alias>
        <modeRef ref="ENET_RX_DATA0_ALT6"/>
      </signal>
    </instance>
    <instance name="pl301_mx6_per" longName="Internal Module" audience="internal">
      <alias>pl301_mx63per1</alias>
      <signal name="PL301_MX6_PER_HADDR00" audience="internal">
        <alias>pl301_mx63per1.HADDR[0]</alias>
        <modeRef ref="KEY_ROW0_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR01" audience="internal">
        <alias>pl301_mx63per1.HADDR[1]</alias>
        <modeRef ref="KEY_COL1_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR02" audience="internal">
        <alias>pl301_mx63per1.HADDR[2]</alias>
        <modeRef ref="KEY_ROW1_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR03" audience="internal">
        <alias>pl301_mx63per1.HADDR[3]</alias>
        <modeRef ref="KEY_COL2_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR04" audience="internal">
        <alias>pl301_mx63per1.HADDR[4]</alias>
        <modeRef ref="KEY_ROW2_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR05" audience="internal">
        <alias>pl301_mx63per1.HADDR[5]</alias>
        <modeRef ref="KEY_COL3_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR06" audience="internal">
        <alias>pl301_mx63per1.HADDR[6]</alias>
        <modeRef ref="KEY_ROW3_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR07" audience="internal">
        <alias>pl301_mx63per1.HADDR[7]</alias>
        <modeRef ref="KEY_COL4_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR08" audience="internal">
        <alias>pl301_mx63per1.HADDR[8]</alias>
        <modeRef ref="KEY_ROW4_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR09" audience="internal">
        <alias>pl301_mx63per1.HADDR[9]</alias>
        <modeRef ref="DI0_PIN02_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR10" audience="internal">
        <alias>pl301_mx63per1.HADDR[10]</alias>
        <modeRef ref="DI0_PIN03_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR11" audience="internal">
        <alias>pl301_mx63per1.HADDR[11]</alias>
        <modeRef ref="DI0_PIN04_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR12" audience="internal">
        <alias>pl301_mx63per1.HADDR[12]</alias>
        <modeRef ref="DISP0_DATA01_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR13" audience="internal">
        <alias>pl301_mx63per1.HADDR[13]</alias>
        <modeRef ref="DISP0_DATA02_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR14" audience="internal">
        <alias>pl301_mx63per1.HADDR[14]</alias>
        <modeRef ref="DISP0_DATA03_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR15" audience="internal">
        <alias>pl301_mx63per1.HADDR[15]</alias>
        <modeRef ref="DISP0_DATA04_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR16" audience="internal">
        <alias>pl301_mx63per1.HADDR[16]</alias>
        <modeRef ref="DISP0_DATA05_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR17" audience="internal">
        <alias>pl301_mx63per1.HADDR[17]</alias>
        <modeRef ref="DISP0_DATA06_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR18" audience="internal">
        <alias>pl301_mx63per1.HADDR[18]</alias>
        <modeRef ref="DISP0_DATA07_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR19" audience="internal">
        <alias>pl301_mx63per1.HADDR[19]</alias>
        <modeRef ref="DISP0_DATA08_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR20" audience="internal">
        <alias>pl301_mx63per1.HADDR[20]</alias>
        <modeRef ref="DISP0_DATA09_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR21" audience="internal">
        <alias>pl301_mx63per1.HADDR[21]</alias>
        <modeRef ref="DISP0_DATA10_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR22" audience="internal">
        <alias>pl301_mx63per1.HADDR[22]</alias>
        <modeRef ref="DISP0_DATA11_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR23" audience="internal">
        <alias>pl301_mx63per1.HADDR[23]</alias>
        <modeRef ref="DISP0_DATA12_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR24" audience="internal">
        <alias>pl301_mx63per1.HADDR[24]</alias>
        <modeRef ref="DISP0_DATA13_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR25" audience="internal">
        <alias>pl301_mx63per1.HADDR[25]</alias>
        <modeRef ref="DISP0_DATA15_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR26" audience="internal">
        <alias>pl301_mx63per1.HADDR[26]</alias>
        <modeRef ref="DISP0_DATA16_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR27" audience="internal">
        <alias>pl301_mx63per1.HADDR[27]</alias>
        <modeRef ref="DISP0_DATA17_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR28" audience="internal">
        <alias>pl301_mx63per1.HADDR[28]</alias>
        <modeRef ref="DISP0_DATA20_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR29" audience="internal">
        <alias>pl301_mx63per1.HADDR[29]</alias>
        <modeRef ref="DISP0_DATA21_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR30" audience="internal">
        <alias>pl301_mx63per1.HADDR[30]</alias>
        <modeRef ref="DISP0_DATA22_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HADDR31" audience="internal">
        <alias>pl301_mx63per1.HADDR[31]</alias>
        <modeRef ref="DISP0_DATA23_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HBURST0" audience="internal">
        <alias>pl301_mx63per1.HBURST[0]</alias>
        <modeRef ref="EIM_ADDR25_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HBURST1" audience="internal">
        <alias>pl301_mx63per1.HBURST[1]</alias>
        <modeRef ref="EIM_DATA17_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HBURST2" audience="internal">
        <alias>pl301_mx63per1.HBURST[2]</alias>
        <modeRef ref="EIM_DATA18_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HPROT0" audience="internal">
        <alias>pl301_mx63per1.HPROT[0]</alias>
        <modeRef ref="EIM_DATA30_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HPROT1" audience="internal">
        <alias>pl301_mx63per1.HPROT[1]</alias>
        <modeRef ref="EIM_DATA31_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HPROT2" audience="internal">
        <alias>pl301_mx63per1.HPROT[2]</alias>
        <modeRef ref="EIM_ADDR24_ALT6"/>
      </signal>
      <signal name="PL301_MX6_PER_HPROT3" audience="internal">
        <alias>pl301_mx63per1.HPROT[3]</alias>
        <modeRef ref="EIM_ADDR23_ALT6"/>
      </signal>
      <signal name="PL301_MX6_PER_HREADYOUT" audience="internal">
        <alias>pl301_mx63per1.HREADYOUT</alias>
        <modeRef ref="NAND_CS1_B_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HRESP" audience="internal">
        <alias>pl301_mx63per1.HRESP</alias>
        <modeRef ref="EIM_DATA19_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HSIZE0" audience="internal">
        <alias>pl301_mx63per1.HSIZE[0]</alias>
        <modeRef ref="NAND_WP_B_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HSIZE1" audience="internal">
        <alias>pl301_mx63per1.HSIZE[1]</alias>
        <modeRef ref="NAND_READY_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HSIZE2" audience="internal">
        <alias>pl301_mx63per1.HSIZE[2]</alias>
        <modeRef ref="NAND_CS0_B_ALT7"/>
      </signal>
      <signal name="PL301_MX6_PER_HWRITE" audience="internal">
        <alias>pl301_mx63per1.HWRITE</alias>
        <modeRef ref="EIM_DATA22_ALT7"/>
      </signal>
    </instance>
    <instance name="pmu" longName="Power Management Unit">
      <alias>pmu</alias>
      <signal name="CSI_REXT" padNetRef="padNet.CSI_REXT">
        <alias>pmu.MIPI_CSI_REXT</alias>
      </signal>
      <signal name="DRAM_VREF" padNetRef="padNet.DRAM_VREF">
        <alias>pmu.DRAM_VREF</alias>
      </signal>
      <signal name="DRAM_ZQPAD" padNetRef="padNet.DRAM_ZQPAD">
        <alias>mmdc.ZQPAD</alias>
      </signal>
      <signal name="DSI_REXT" padNetRef="padNet.DSI_REXT">
        <alias>pmu.MIPI_DSI_REXT</alias>
      </signal>
      <signal name="FA_ANA" padNetRef="padNet.FA_ANA" audience="internal">
        <alias>pmu.FA_ANA</alias>
      </signal>
      <signal name="GND" padNetRef="padNet.GND">
        <alias>pmu.GND</alias>
      </signal>
      <signal name="GPANAIO" padNetRef="padNet.GPANAIO" audience="internal">
        <alias>pmu.GPANAIO</alias>
      </signal>
      <signal name="HDMI_REF" padNetRef="padNet.HDMI_REF">
        <alias>pmu.HDMI_REF</alias>
      </signal>
      <signal name="HDMI_VP" padNetRef="padNet.HDMI_VP">
        <alias>pmu.HDMI_VP</alias>
      </signal>
      <signal name="HDMI_VPH" padNetRef="padNet.HDMI_VPH">
        <alias>pmu.HDMI_VPH</alias>
      </signal>
      <signal name="NC" padNetRef="padNet.NC">
        <alias>pmu.NC</alias>
      </signal>
      <signal name="NVCC_CSI" padNetRef="padNet.NVCC_CSI">
        <alias>pmu.NVCC_CSI</alias>
      </signal>
      <signal name="NVCC_DRAM" padNetRef="padNet.NVCC_DRAM">
        <alias>pmu.NVCC_DRAM</alias>
      </signal>
      <signal name="NVCC_EIM0" padNetRef="padNet.NVCC_EIM0">
        <alias>pmu.NVCC_EIM0</alias>
      </signal>
      <signal name="NVCC_EIM1" padNetRef="padNet.NVCC_EIM1">
        <alias>pmu.NVCC_EIM1</alias>
      </signal>
      <signal name="NVCC_EIM2" padNetRef="padNet.NVCC_EIM2">
        <alias>pmu.NVCC_EIM2</alias>
      </signal>
      <signal name="NVCC_ENET" padNetRef="padNet.NVCC_ENET">
        <alias>pmu.NVCC_ENET</alias>
      </signal>
      <signal name="NVCC_GPIO" padNetRef="padNet.NVCC_GPIO">
        <alias>pmu.NVCC_GPIO</alias>
      </signal>
      <signal name="NVCC_JTAG" padNetRef="padNet.NVCC_JTAG">
        <alias>pmu.NVCC_JTAG</alias>
      </signal>
      <signal name="NVCC_LCD" padNetRef="padNet.NVCC_LCD">
        <alias>pmu.NVCC_LCD</alias>
      </signal>
      <signal name="NVCC_LVDS_2P5" padNetRef="padNet.NVCC_LVDS_2P5">
        <alias>pmu.NVCC_LVDS2P5</alias>
      </signal>
      <signal name="NVCC_MIPI" padNetRef="padNet.NVCC_MIPI">
        <alias>pmu.NVCC_MIPI</alias>
      </signal>
      <signal name="NVCC_NAND" padNetRef="padNet.NVCC_NAND">
        <alias>pmu.NVCC_NAND</alias>
      </signal>
      <signal name="NVCC_PLL" padNetRef="padNet.NVCC_PLL">
        <alias>pmu.NVCC_PLL_OUT</alias>
      </signal>
      <signal name="NVCC_RGMII" padNetRef="padNet.NVCC_RGMII">
        <alias>pmu.NVCC_RGMII</alias>
      </signal>
      <signal name="NVCC_SD1" padNetRef="padNet.NVCC_SD1">
        <alias>pmu.NVCC_SD1</alias>
      </signal>
      <signal name="NVCC_SD2" padNetRef="padNet.NVCC_SD2">
        <alias>pmu.NVCC_SD2</alias>
      </signal>
      <signal name="NVCC_SD3" padNetRef="padNet.NVCC_SD3">
        <alias>pmu.NVCC_SD3</alias>
      </signal>
      <signal name="PCIE_REXT" padNetRef="padNet.PCIE_REXT">
        <alias>pmu.PCIE_REXT</alias>
      </signal>
      <signal name="PCIE_VP" padNetRef="padNet.PCIE_VP">
        <alias>pmu.PCIE_VP</alias>
      </signal>
      <signal name="PCIE_VPH" padNetRef="padNet.PCIE_VPH">
        <alias>pmu.PCIE_VPH</alias>
      </signal>
      <signal name="PCIE_VPTX" padNetRef="padNet.PCIE_VPTX">
        <alias>pmu.PCIE_VPTX</alias>
      </signal>
      <signal name="SATA_REXT" padNetRef="padNet.SATA_REXT">
        <alias>pmu.SATA_REXT</alias>
      </signal>
      <signal name="SATA_VP" padNetRef="padNet.SATA_VP">
        <alias>pmu.SATA_VP</alias>
      </signal>
      <signal name="SATA_VPH" padNetRef="padNet.SATA_VPH">
        <alias>pmu.SATA_VPH</alias>
      </signal>
      <signal name="USB_H1_VBUS" padNetRef="padNet.USB_H1_VBUS">
        <alias>anatop.USB_H1_VBUS</alias>
      </signal>
      <signal name="USB_OTG_VBUS" padNetRef="padNet.USB_OTG_VBUS">
        <alias>anatop.USB_OTG_VBUS</alias>
      </signal>
      <signal name="VDD_ARM23_CAP" padNetRef="padNet.VDD_ARM23_CAP">
        <alias>pmu.VDDARM23_CAP</alias>
      </signal>
      <signal name="VDD_ARM23_IN" padNetRef="padNet.VDD_ARM23_IN">
        <alias>pmu.VDD_ARM23_IN</alias>
      </signal>
      <signal name="VDD_ARM_CAP" padNetRef="padNet.VDD_ARM_CAP">
        <alias>pmu.VDDARM_CAP</alias>
      </signal>
      <signal name="VDD_ARM_IN" padNetRef="padNet.VDD_ARM_IN">
        <alias>pmu.VDD_ARM_IN</alias>
      </signal>
      <signal name="VDD_CACHE_CAP" padNetRef="padNet.VDD_CACHE_CAP">
        <alias>pmu.VDD_CACHE_CAP</alias>
      </signal>
      <signal name="VDD_FA" padNetRef="padNet.VDD_FA" audience="internal">
        <alias>pmu.VDD_FA</alias>
      </signal>
      <signal name="VDD_HIGH_CAP" padNetRef="padNet.VDD_HIGH_CAP">
        <alias>pmu.VDD_HIGH_CAP</alias>
      </signal>
      <signal name="VDD_HIGH_IN" padNetRef="padNet.VDD_HIGH_IN">
        <alias>pmu.VDD_HIGH_IN</alias>
      </signal>
      <signal name="VDD_PU_CAP" padNetRef="padNet.VDD_PU_CAP">
        <alias>pmu.VDD_PU_CAP</alias>
      </signal>
      <signal name="VDD_SNVS_CAP" padNetRef="padNet.VDD_SNVS_CAP">
        <alias>pmu.VDD_SNVS_CAP</alias>
      </signal>
      <signal name="VDD_SNVS_IN" padNetRef="padNet.VDD_SNVS_IN">
        <alias>pmu.VDD_SNVS_IN</alias>
      </signal>
      <signal name="VDD_SOC_CAP" padNetRef="padNet.VDD_SOC_CAP">
        <alias>pmu.VDD_SOC_CAP</alias>
      </signal>
      <signal name="VDD_SOC_IN" padNetRef="padNet.VDD_SOC_IN">
        <alias>pmu.VDD_SOC_IN</alias>
      </signal>
      <signal name="VDD_USB_CAP" padNetRef="padNet.VDD_USB_CAP">
        <alias>pmu.VDDUSB_CAP</alias>
      </signal>
    </instance>
    <instance name="pwm1" longName="Pulse Width Modulation">
      <alias>pwm1</alias>
      <signal name="PWM1_OUT">
        <alias>pwm1.PWMO</alias>
        <modeRef ref="DISP0_DATA08_ALT2"/>
        <modeRef ref="GPIO09_ALT4"/>
        <modeRef ref="SD1_DATA3_ALT3"/>
      </signal>
    </instance>
    <instance name="pwm2" longName="Pulse Width Modulation">
      <alias>pwm2</alias>
      <signal name="PWM2_OUT">
        <alias>pwm2.PWMO</alias>
        <modeRef ref="DISP0_DATA09_ALT2"/>
        <modeRef ref="GPIO01_ALT4"/>
        <modeRef ref="SD1_DATA2_ALT3"/>
      </signal>
    </instance>
    <instance name="pwm3" longName="Pulse Width Modulation">
      <alias>pwm3</alias>
      <signal name="PWM3_OUT">
        <alias>pwm3.PWMO</alias>
        <modeRef ref="SD1_DATA1_ALT2"/>
        <modeRef ref="SD4_DATA1_ALT2"/>
      </signal>
    </instance>
    <instance name="pwm4" longName="Pulse Width Modulation">
      <alias>pwm4</alias>
      <signal name="PWM4_OUT">
        <alias>pwm4.PWMO</alias>
        <modeRef ref="SD1_CMD_ALT2"/>
        <modeRef ref="SD4_DATA2_ALT2"/>
      </signal>
    </instance>
    <instance name="sata_phy" longName="Serial Advanced Technology Attachment PHY" bootInterfaceRef="bi.sata">
      <alias>sata_phy</alias>
      <signal name="SATA_PHY_RX_N" padNetRef="padNet.SATA_PHY_RX_N">
        <alias>sata_phy.SATA_RXM</alias>
      </signal>
      <signal name="SATA_PHY_RX_P" padNetRef="padNet.SATA_PHY_RX_P">
        <alias>sata_phy.SATA_RXP</alias>
      </signal>
      <signal name="SATA_PHY_TX_N" padNetRef="padNet.SATA_PHY_TX_N">
        <alias>sata_phy.SATA_TXM</alias>
      </signal>
      <signal name="SATA_PHY_TX_P" padNetRef="padNet.SATA_PHY_TX_P">
        <alias>sata_phy.SATA_TXP</alias>
      </signal>
      <signal name="SATA_PHY_DTB0" audience="internal">
        <alias>sata_phy.DTB[0]</alias>
        <modeRef ref="SD1_CLK_ALT7"/>
      </signal>
      <signal name="SATA_PHY_DTB1" audience="internal">
        <alias>sata_phy.DTB[1]</alias>
        <modeRef ref="SD2_CLK_ALT7"/>
      </signal>
      <signal name="SATA_PHY_TCK" audience="internal">
        <alias>sata_phy.TCK</alias>
        <modeRef ref="ENET_TX_DATA0_ALT6"/>
      </signal>
      <signal name="SATA_PHY_TDI" audience="internal">
        <alias>sata_phy.TDI</alias>
        <modeRef ref="ENET_TX_EN_ALT6"/>
      </signal>
      <signal name="SATA_PHY_TDO" audience="internal">
        <alias>sata_phy.TDO</alias>
        <modeRef ref="ENET_TX_DATA1_ALT6"/>
      </signal>
      <signal name="SATA_PHY_TMS" audience="internal">
        <alias>sata_phy.TMS</alias>
        <modeRef ref="ENET_MDC_ALT6"/>
      </signal>
    </instance>
    <instance name="sdma" longName="Smart Direct Memory Access Controller">
      <alias>sdma</alias>
      <signal name="SDMA_EXT_EVENT0">
        <alias>sdma.SDMA_EXT_EVENT[0]</alias>
        <modeRef ref="DISP0_DATA16_ALT4"/>
        <modeRef ref="GPIO17_ALT3"/>
      </signal>
      <signal name="SDMA_EXT_EVENT1">
        <alias>sdma.SDMA_EXT_EVENT[1]</alias>
        <modeRef ref="DISP0_DATA17_ALT4"/>
        <modeRef ref="GPIO18_ALT3"/>
      </signal>
      <signal name="SDMA_DEBUG_BUS_DEVICE0" audience="internal">
        <alias>sdma.DEBUG_BUS_DEVICE[0]</alias>
        <modeRef ref="DISP0_DATA21_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_BUS_DEVICE1" audience="internal">
        <alias>sdma.DEBUG_BUS_DEVICE[1]</alias>
        <modeRef ref="DISP0_DATA22_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_BUS_DEVICE2" audience="internal">
        <alias>sdma.DEBUG_BUS_DEVICE[2]</alias>
        <modeRef ref="DISP0_DATA23_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_BUS_DEVICE3" audience="internal">
        <alias>sdma.DEBUG_BUS_DEVICE[3]</alias>
        <modeRef ref="ENET_MDIO_ALT3"/>
      </signal>
      <signal name="SDMA_DEBUG_BUS_DEVICE4" audience="internal">
        <alias>sdma.DEBUG_BUS_DEVICE[4]</alias>
        <modeRef ref="ENET_REF_CLK_ALT3"/>
      </signal>
      <signal name="SDMA_DEBUG_BUS_ERROR" audience="internal">
        <alias>sdma.DEBUG_BUS_ERROR</alias>
        <modeRef ref="DISP0_DATA03_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_BUS_RWB" audience="internal">
        <alias>sdma.DEBUG_BUS_RWB</alias>
        <modeRef ref="DISP0_DATA04_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_CORE_RUN" audience="internal">
        <alias>sdma.DEBUG_CORE_RUN</alias>
        <modeRef ref="DISP0_DATA00_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_CORE_STATE0" audience="internal">
        <alias>sdma.DEBUG_CORE_STATE[0]</alias>
        <modeRef ref="DI0_DISP_CLK_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_CORE_STATE1" audience="internal">
        <alias>sdma.DEBUG_CORE_STATE[1]</alias>
        <modeRef ref="DI0_PIN15_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_CORE_STATE2" audience="internal">
        <alias>sdma.DEBUG_CORE_STATE[2]</alias>
        <modeRef ref="DI0_PIN02_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_CORE_STATE3" audience="internal">
        <alias>sdma.DEBUG_CORE_STATE[3]</alias>
        <modeRef ref="DI0_PIN03_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVENT_CHANNEL0" audience="internal">
        <alias>sdma.DEBUG_EVENT_CHANNEL[0]</alias>
        <modeRef ref="DISP0_DATA07_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVENT_CHANNEL1" audience="internal">
        <alias>sdma.DEBUG_EVENT_CHANNEL[1]</alias>
        <modeRef ref="DISP0_DATA08_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVENT_CHANNEL2" audience="internal">
        <alias>sdma.DEBUG_EVENT_CHANNEL[2]</alias>
        <modeRef ref="DISP0_DATA09_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVENT_CHANNEL3" audience="internal">
        <alias>sdma.DEBUG_EVENT_CHANNEL[3]</alias>
        <modeRef ref="DISP0_DATA10_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVENT_CHANNEL4" audience="internal">
        <alias>sdma.DEBUG_EVENT_CHANNEL[4]</alias>
        <modeRef ref="DISP0_DATA11_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVENT_CHANNEL5" audience="internal">
        <alias>sdma.DEBUG_EVENT_CHANNEL[5]</alias>
        <modeRef ref="DISP0_DATA12_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVENT_CHANNEL_SEL" audience="internal">
        <alias>sdma.DEBUG_EVENT_CHANNEL_SEL</alias>
        <modeRef ref="DISP0_DATA01_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES0" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[0]</alias>
        <modeRef ref="DISP0_DATA13_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES1" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[1]</alias>
        <modeRef ref="DISP0_DATA14_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES2" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[2]</alias>
        <modeRef ref="DISP0_DATA15_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES3" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[3]</alias>
        <modeRef ref="EIM_AD12_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES4" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[4]</alias>
        <modeRef ref="EIM_AD13_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES5" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[5]</alias>
        <modeRef ref="EIM_AD14_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES6" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[6]</alias>
        <modeRef ref="EIM_AD11_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_EVT_CHN_LINES7" audience="internal">
        <alias>sdma.DEBUG_EVT_CHN_LINES[7]</alias>
        <modeRef ref="DISP0_DATA20_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_MATCHED_DMBUS" audience="internal">
        <alias>sdma.DEBUG_MATCHED_DMBUS</alias>
        <modeRef ref="DISP0_DATA05_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_MODE" audience="internal">
        <alias>sdma.DEBUG_MODE</alias>
        <modeRef ref="DISP0_DATA02_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC00" audience="internal">
        <alias>sdma.DEBUG_PC[0]</alias>
        <modeRef ref="CSI0_PIXCLK_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC01" audience="internal">
        <alias>sdma.DEBUG_PC[1]</alias>
        <modeRef ref="CSI0_HSYNC_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC02" audience="internal">
        <alias>sdma.DEBUG_PC[2]</alias>
        <modeRef ref="CSI0_DATA_EN_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC03" audience="internal">
        <alias>sdma.DEBUG_PC[3]</alias>
        <modeRef ref="CSI0_VSYNC_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC04" audience="internal">
        <alias>sdma.DEBUG_PC[4]</alias>
        <modeRef ref="CSI0_DATA10_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC05" audience="internal">
        <alias>sdma.DEBUG_PC[5]</alias>
        <modeRef ref="CSI0_DATA11_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC06" audience="internal">
        <alias>sdma.DEBUG_PC[6]</alias>
        <modeRef ref="CSI0_DATA12_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC07" audience="internal">
        <alias>sdma.DEBUG_PC[7]</alias>
        <modeRef ref="CSI0_DATA13_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC08" audience="internal">
        <alias>sdma.DEBUG_PC[8]</alias>
        <modeRef ref="CSI0_DATA14_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC09" audience="internal">
        <alias>sdma.DEBUG_PC[9]</alias>
        <modeRef ref="CSI0_DATA15_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC10" audience="internal">
        <alias>sdma.DEBUG_PC[10]</alias>
        <modeRef ref="CSI0_DATA16_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC11" audience="internal">
        <alias>sdma.DEBUG_PC[11]</alias>
        <modeRef ref="CSI0_DATA17_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC12" audience="internal">
        <alias>sdma.DEBUG_PC[12]</alias>
        <modeRef ref="CSI0_DATA18_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_PC13" audience="internal">
        <alias>sdma.DEBUG_PC[13]</alias>
        <modeRef ref="CSI0_DATA19_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_RTBUFFER_WRITE" audience="internal">
        <alias>sdma.DEBUG_RTBUFFER_WRITE</alias>
        <modeRef ref="DISP0_DATA06_ALT4"/>
      </signal>
      <signal name="SDMA_DEBUG_YIELD" audience="internal">
        <alias>sdma.DEBUG_YIELD</alias>
        <modeRef ref="DI0_PIN04_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_SDMA_EVENTS14_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_SDMA_EVENTS15_SELECT_INPUT"/>
    </instance>
    <instance name="sjc" longName="System JTAG Controller">
      <alias>sjc</alias>
      <signal name="JTAG_ACT" audience="internal">
        <alias>sjc.JTAG_ACT</alias>
        <modeRef ref="GPIO17_ALT7"/>
      </signal>
      <signal name="JTAG_DE_B">
        <alias>sjc.DE_B</alias>
        <modeRef ref="GPIO16_ALT7"/>
      </signal>
      <signal name="JTAG_DONE" audience="internal">
        <alias>sjc.DONE</alias>
        <modeRef ref="SD2_DATA3_ALT6"/>
      </signal>
      <signal name="JTAG_FAIL" audience="internal">
        <alias>sjc.FAIL</alias>
        <modeRef ref="RGMII_RD1_ALT7"/>
      </signal>
      <signal name="JTAG_MOD" padNetRef="padNet.JTAG_MOD">
        <alias>sjc.MOD</alias>
      </signal>
      <signal name="JTAG_TCK" padNetRef="padNet.JTAG_TCK">
        <alias>sjc.TCK</alias>
      </signal>
      <signal name="JTAG_TDI" padNetRef="padNet.JTAG_TDI">
        <alias>sjc.TDI</alias>
      </signal>
      <signal name="JTAG_TDO" padNetRef="padNet.JTAG_TDO">
        <alias>sjc.TDO</alias>
      </signal>
      <signal name="JTAG_TMS" padNetRef="padNet.JTAG_TMS">
        <alias>sjc.TMS</alias>
      </signal>
      <signal name="JTAG_TRSTB" padNetRef="padNet.JTAG_TRSTB">
        <alias>sjc.TRSTB</alias>
      </signal>
    </instance>
    <instance name="snvs" longName="Secure Non-Volatile Storage">
      <alias>snvs_lp_wrapper</alias>
      <alias>snvs_hp_wrapper</alias>
      <signal name="SNVS_PMIC_ON_REQ" padNetRef="padNet.PMIC_ON_REQ">
        <alias>snvs_lp_wrapper.SNVS_WAKEUP_ALARM</alias>
      </signal>
      <signal name="SNVS_TAMPER" padNetRef="padNet.TAMPER">
        <alias>snvs_lp_wrapper.SNVS_TD1</alias>
      </signal>
      <signal name="SNVS_VIO_5">
        <alias>snvs_hp_wrapper.SNVS_VIO_5</alias>
        <modeRef ref="GPIO00_ALT7"/>
      </signal>
      <signal name="SNVS_VIO_5_CTL">
        <alias>snvs_hp_wrapper.SNVS_VIO_5_CTL</alias>
        <modeRef ref="GPIO18_ALT6"/>
      </signal>
    </instance>
    <instance name="spdif" longName="Sony/Philips Digital Interface">
      <alias>spdif</alias>
      <signal name="SPDIF_EXT_CLK">
        <alias>spdif.SPDIF_EXTCLK</alias>
        <modeRef ref="ENET_CRS_DV_ALT3"/>
        <modeRef ref="RGMII_TXC_ALT2"/>
      </signal>
      <signal name="SPDIF_IN">
        <alias>spdif.IN1</alias>
        <modeRef ref="EIM_DATA21_ALT7"/>
        <modeRef ref="ENET_RX_ER_ALT3"/>
        <modeRef ref="GPIO16_ALT4"/>
        <modeRef ref="KEY_COL3_ALT6"/>
      </signal>
      <signal name="SPDIF_LOCK">
        <alias>spdif.PLOCK</alias>
        <modeRef ref="ENET_MDIO_ALT6"/>
        <modeRef ref="GPIO07_ALT6"/>
      </signal>
      <signal name="SPDIF_OUT">
        <alias>spdif.OUT1</alias>
        <modeRef ref="EIM_DATA22_ALT6"/>
        <modeRef ref="ENET_RX_DATA0_ALT3"/>
        <modeRef ref="GPIO17_ALT4"/>
        <modeRef ref="GPIO19_ALT2"/>
      </signal>
      <signal name="SPDIF_SR_CLK">
        <alias>spdif.SRCLK</alias>
        <modeRef ref="ENET_REF_CLK_ALT6"/>
        <modeRef ref="GPIO08_ALT6"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT"/>
    </instance>
    <instance name="src" longName="System Reset Controller">
      <alias>src</alias>
      <signal name="SRC_ANY_PU_RESET" audience="internal">
        <alias>src.ANY_PU_RST</alias>
        <modeRef ref="KEY_COL0_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG00">
        <alias>src.BT_CFG[0]</alias>
        <modeRef ref="EIM_AD00_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG01">
        <alias>src.BT_CFG[1]</alias>
        <modeRef ref="EIM_AD01_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG02">
        <alias>src.BT_CFG[2]</alias>
        <modeRef ref="EIM_AD02_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG03">
        <alias>src.BT_CFG[3]</alias>
        <modeRef ref="EIM_AD03_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG04">
        <alias>src.BT_CFG[4]</alias>
        <modeRef ref="EIM_AD04_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG05">
        <alias>src.BT_CFG[5]</alias>
        <modeRef ref="EIM_AD05_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG06">
        <alias>src.BT_CFG[6]</alias>
        <modeRef ref="EIM_AD06_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG07">
        <alias>src.BT_CFG[7]</alias>
        <modeRef ref="EIM_AD07_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG08">
        <alias>src.BT_CFG[8]</alias>
        <modeRef ref="EIM_AD08_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG09">
        <alias>src.BT_CFG[9]</alias>
        <modeRef ref="EIM_AD09_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG10">
        <alias>src.BT_CFG[10]</alias>
        <modeRef ref="EIM_AD10_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG11">
        <alias>src.BT_CFG[11]</alias>
        <modeRef ref="EIM_AD11_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG12">
        <alias>src.BT_CFG[12]</alias>
        <modeRef ref="EIM_AD12_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG13">
        <alias>src.BT_CFG[13]</alias>
        <modeRef ref="EIM_AD13_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG14">
        <alias>src.BT_CFG[14]</alias>
        <modeRef ref="EIM_AD14_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG15">
        <alias>src.BT_CFG[15]</alias>
        <modeRef ref="EIM_AD15_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG16">
        <alias>src.BT_CFG[16]</alias>
        <modeRef ref="EIM_ADDR16_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG17">
        <alias>src.BT_CFG[17]</alias>
        <modeRef ref="EIM_ADDR17_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG18">
        <alias>src.BT_CFG[18]</alias>
        <modeRef ref="EIM_ADDR18_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG19">
        <alias>src.BT_CFG[19]</alias>
        <modeRef ref="EIM_ADDR19_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG20">
        <alias>src.BT_CFG[20]</alias>
        <modeRef ref="EIM_ADDR20_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG21">
        <alias>src.BT_CFG[21]</alias>
        <modeRef ref="EIM_ADDR21_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG22">
        <alias>src.BT_CFG[22]</alias>
        <modeRef ref="EIM_ADDR22_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG23">
        <alias>src.BT_CFG[23]</alias>
        <modeRef ref="EIM_ADDR23_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG24">
        <alias>src.BT_CFG[24]</alias>
        <modeRef ref="EIM_ADDR24_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG25">
        <alias>src.BT_CFG[25]</alias>
        <modeRef ref="EIM_WAIT_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG26">
        <alias>src.BT_CFG[26]</alias>
        <modeRef ref="EIM_LBA_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG27">
        <alias>src.BT_CFG[27]</alias>
        <modeRef ref="EIM_EB0_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG28">
        <alias>src.BT_CFG[28]</alias>
        <modeRef ref="EIM_EB1_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG29">
        <alias>src.BT_CFG[29]</alias>
        <modeRef ref="EIM_RW_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG30">
        <alias>src.BT_CFG[30]</alias>
        <modeRef ref="EIM_EB2_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_CFG31">
        <alias>src.BT_CFG[31]</alias>
        <modeRef ref="EIM_EB3_ALT7"/>
      </signal>
      <signal name="SRC_BOOT_MODE0" padNetRef="padNet.BOOT_MODE0">
        <alias>src.BOOT_MODE0</alias>
      </signal>
      <signal name="SRC_BOOT_MODE1" padNetRef="padNet.BOOT_MODE1">
        <alias>src.BOOT_MODE1</alias>
      </signal>
      <signal name="SRC_EARLY_RESET" audience="internal">
        <alias>src.EARLY_RST</alias>
        <modeRef ref="GPIO09_ALT7"/>
      </signal>
      <signal name="SRC_INT_BOOT" audience="internal">
        <alias>src.INT_BOOT</alias>
        <modeRef ref="GPIO19_ALT7"/>
      </signal>
      <signal name="SRC_ONOFF" padNetRef="padNet.ONOFF">
        <alias>src.ONOFF</alias>
      </signal>
      <signal name="SRC_POR_B" padNetRef="padNet.POR_B">
        <alias>src.POR_B</alias>
      </signal>
      <signal name="SRC_SYSTEM_RESET" audience="internal">
        <alias>src.SYSTEM_RST</alias>
        <modeRef ref="GPIO18_ALT7"/>
      </signal>
      <signal name="SRC_TESTER_ACK" audience="internal">
        <alias>src.TESTER_ACK</alias>
        <modeRef ref="GPIO01_ALT7"/>
      </signal>
    </instance>
    <instance name="tcu" longName="Internal Module" audience="internal">
      <alias>tcu</alias>
      <signal name="TCU_ANALOG_TESTI0" audience="internal">
        <alias>anatop.ANATOP_TESTI[0]</alias>
        <modeRef ref="SD3_DATA1_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTI1" audience="internal">
        <alias>anatop.ANATOP_TESTI[1]</alias>
        <modeRef ref="SD3_DATA2_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTI2" audience="internal">
        <alias>anatop.ANATOP_TESTI[2]</alias>
        <modeRef ref="SD3_DATA3_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTI3" audience="internal">
        <alias>anatop.ANATOP_TESTI[3]</alias>
        <modeRef ref="SD3_RESET_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO00" audience="internal">
        <alias>anatop.ANATOP_TESTO[0]</alias>
        <modeRef ref="SD2_DATA1_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO01" audience="internal">
        <alias>anatop.ANATOP_TESTO[1]</alias>
        <modeRef ref="SD2_DATA2_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO02" audience="internal">
        <alias>anatop.ANATOP_TESTO[2]</alias>
        <modeRef ref="SD2_DATA0_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO03" audience="internal">
        <alias>anatop.ANATOP_TESTO[3]</alias>
        <modeRef ref="SD2_DATA3_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO04" audience="internal">
        <alias>anatop.ANATOP_TESTO[4]</alias>
        <modeRef ref="SD1_DATA2_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO05" audience="internal">
        <alias>anatop.ANATOP_TESTO[5]</alias>
        <modeRef ref="SD1_CMD_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO06" audience="internal">
        <alias>anatop.ANATOP_TESTO[6]</alias>
        <modeRef ref="SD1_DATA3_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO07" audience="internal">
        <alias>anatop.ANATOP_TESTO[7]</alias>
        <modeRef ref="SD1_DATA0_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO08" audience="internal">
        <alias>anatop.ANATOP_TESTO[8]</alias>
        <modeRef ref="SD1_DATA1_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO09" audience="internal">
        <alias>anatop.ANATOP_TESTO[9]</alias>
        <modeRef ref="CSI0_DATA19_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO10" audience="internal">
        <alias>anatop.ANATOP_TESTO[10]</alias>
        <modeRef ref="SD3_DATA6_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO11" audience="internal">
        <alias>anatop.ANATOP_TESTO[11]</alias>
        <modeRef ref="SD3_DATA5_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO12" audience="internal">
        <alias>anatop.ANATOP_TESTO[12]</alias>
        <modeRef ref="SD3_DATA4_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO13" audience="internal">
        <alias>anatop.ANATOP_TESTO[13]</alias>
        <modeRef ref="SD3_CMD_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO14" audience="internal">
        <alias>anatop.ANATOP_TESTO[14]</alias>
        <modeRef ref="SD3_CLK_ALT7"/>
      </signal>
      <signal name="TCU_ANALOG_TESTO15" audience="internal">
        <alias>anatop.ANATOP_TESTO[15]</alias>
        <modeRef ref="SD3_DATA0_ALT7"/>
      </signal>
      <signal name="TCU_TEST_MODE" padNetRef="padNet.TEST_MODE" audience="internal">
        <alias>tcu.TEST_MODE</alias>
      </signal>
    </instance>
    <instance name="tpsmp" longName="Internal Module" audience="internal">
      <alias>tpsmp</alias>
      <signal name="TPSMP_CLK" audience="internal">
        <alias>tpsmp.CLK</alias>
        <modeRef ref="NAND_CS3_B_ALT7"/>
      </signal>
      <signal name="TPSMP_HDATA00" audience="internal">
        <alias>tpsmp.HDATA[0]</alias>
        <modeRef ref="EIM_ADDR22_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA01" audience="internal">
        <alias>tpsmp.HDATA[1]</alias>
        <modeRef ref="EIM_ADDR21_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA02" audience="internal">
        <alias>tpsmp.HDATA[2]</alias>
        <modeRef ref="EIM_ADDR20_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA03" audience="internal">
        <alias>tpsmp.HDATA[3]</alias>
        <modeRef ref="EIM_ADDR19_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA04" audience="internal">
        <alias>tpsmp.HDATA[4]</alias>
        <modeRef ref="EIM_ADDR18_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA05" audience="internal">
        <alias>tpsmp.HDATA[5]</alias>
        <modeRef ref="EIM_ADDR17_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA06" audience="internal">
        <alias>tpsmp.HDATA[6]</alias>
        <modeRef ref="EIM_ADDR16_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA07" audience="internal">
        <alias>tpsmp.HDATA[7]</alias>
        <modeRef ref="EIM_CS0_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA08" audience="internal">
        <alias>tpsmp.HDATA[8]</alias>
        <modeRef ref="EIM_CS1_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA09" audience="internal">
        <alias>tpsmp.HDATA[9]</alias>
        <modeRef ref="EIM_OE_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA10" audience="internal">
        <alias>tpsmp.HDATA[10]</alias>
        <modeRef ref="EIM_RW_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA11" audience="internal">
        <alias>tpsmp.HDATA[11]</alias>
        <modeRef ref="EIM_LBA_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA12" audience="internal">
        <alias>tpsmp.HDATA[12]</alias>
        <modeRef ref="EIM_EB0_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA13" audience="internal">
        <alias>tpsmp.HDATA[13]</alias>
        <modeRef ref="EIM_EB1_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA14" audience="internal">
        <alias>tpsmp.HDATA[14]</alias>
        <modeRef ref="EIM_AD00_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA15" audience="internal">
        <alias>tpsmp.HDATA[15]</alias>
        <modeRef ref="EIM_AD01_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA16" audience="internal">
        <alias>tpsmp.HDATA[16]</alias>
        <modeRef ref="EIM_AD02_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA17" audience="internal">
        <alias>tpsmp.HDATA[17]</alias>
        <modeRef ref="EIM_AD03_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA18" audience="internal">
        <alias>tpsmp.HDATA[18]</alias>
        <modeRef ref="EIM_AD04_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA19" audience="internal">
        <alias>tpsmp.HDATA[19]</alias>
        <modeRef ref="EIM_AD05_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA20" audience="internal">
        <alias>tpsmp.HDATA[20]</alias>
        <modeRef ref="EIM_AD06_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA21" audience="internal">
        <alias>tpsmp.HDATA[21]</alias>
        <modeRef ref="EIM_AD07_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA22" audience="internal">
        <alias>tpsmp.HDATA[22]</alias>
        <modeRef ref="EIM_AD08_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA23" audience="internal">
        <alias>tpsmp.HDATA[23]</alias>
        <modeRef ref="EIM_AD09_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA24" audience="internal">
        <alias>tpsmp.HDATA[24]</alias>
        <modeRef ref="EIM_AD10_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA25" audience="internal">
        <alias>tpsmp.HDATA[25]</alias>
        <modeRef ref="EIM_AD11_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA26" audience="internal">
        <alias>tpsmp.HDATA[26]</alias>
        <modeRef ref="EIM_AD12_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA27" audience="internal">
        <alias>tpsmp.HDATA[27]</alias>
        <modeRef ref="EIM_AD13_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA28" audience="internal">
        <alias>tpsmp.HDATA[28]</alias>
        <modeRef ref="EIM_AD14_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA29" audience="internal">
        <alias>tpsmp.HDATA[29]</alias>
        <modeRef ref="EIM_AD15_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA30" audience="internal">
        <alias>tpsmp.HDATA[30]</alias>
        <modeRef ref="EIM_WAIT_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA31" audience="internal">
        <alias>tpsmp.HDATA[31]</alias>
        <modeRef ref="EIM_BCLK_ALT6"/>
      </signal>
      <signal name="TPSMP_HDATA_DIR" audience="internal">
        <alias>tpsmp.HDATA_DIR</alias>
        <modeRef ref="SD4_CMD_ALT7"/>
      </signal>
      <signal name="TPSMP_HTRANS0" audience="internal">
        <alias>tpsmp.HTRANS[0]</alias>
        <modeRef ref="NAND_CLE_ALT7"/>
      </signal>
      <signal name="TPSMP_HTRANS1" audience="internal">
        <alias>tpsmp.HTRANS[1]</alias>
        <modeRef ref="NAND_ALE_ALT7"/>
      </signal>
    </instance>
    <instance name="uart1" longName="Universal Asynchronous Receiver/Transmitter">
      <alias>uart1</alias>
      <signal name="UART1_CTS_B">
        <alias>uart1.CTS</alias>
        <modeRef ref="EIM_DATA19_ALT4"/>
        <modeRef ref="SD3_DATA0_ALT1"/>
      </signal>
      <signal name="UART1_DCD_B">
        <alias>uart1.DCD</alias>
        <modeRef ref="EIM_DATA23_ALT3"/>
      </signal>
      <signal name="UART1_DSR_B">
        <alias>uart1.DSR</alias>
        <modeRef ref="EIM_DATA25_ALT7"/>
      </signal>
      <signal name="UART1_DTR_B">
        <alias>uart1.DTR</alias>
        <modeRef ref="EIM_DATA24_ALT7"/>
      </signal>
      <signal name="UART1_RI_B">
        <alias>uart1.RI</alias>
        <modeRef ref="EIM_EB3_ALT3"/>
      </signal>
      <signal name="UART1_RTS_B">
        <alias>uart1.RTS</alias>
        <modeRef ref="EIM_DATA20_ALT4"/>
        <modeRef ref="SD3_DATA1_ALT1"/>
      </signal>
      <signal name="UART1_RX_DATA">
        <alias>uart1.RXD_MUX</alias>
        <modeRef ref="CSI0_DATA11_ALT3"/>
        <modeRef ref="SD3_DATA6_ALT1"/>
      </signal>
      <signal name="UART1_TX_DATA">
        <alias>uart1.TXD_MUX</alias>
        <modeRef ref="CSI0_DATA10_ALT3"/>
        <modeRef ref="SD3_DATA7_ALT1"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_UART1_UART_RTS_B_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT"/>
    </instance>
    <instance name="uart2" longName="Universal Asynchronous Receiver/Transmitter">
      <alias>uart2</alias>
      <signal name="UART2_CTS_B">
        <alias>uart2.CTS</alias>
        <modeRef ref="EIM_DATA28_ALT4"/>
        <modeRef ref="SD3_CMD_ALT1"/>
        <modeRef ref="SD4_DATA6_ALT2"/>
      </signal>
      <signal name="UART2_RTS_B">
        <alias>uart2.RTS</alias>
        <modeRef ref="EIM_DATA29_ALT4"/>
        <modeRef ref="SD3_CLK_ALT1"/>
        <modeRef ref="SD4_DATA5_ALT2"/>
      </signal>
      <signal name="UART2_RX_DATA">
        <alias>uart2.RXD_MUX</alias>
        <modeRef ref="EIM_DATA27_ALT4"/>
        <modeRef ref="GPIO08_ALT4"/>
        <modeRef ref="SD3_DATA4_ALT1"/>
        <modeRef ref="SD4_DATA4_ALT2"/>
      </signal>
      <signal name="UART2_TX_DATA">
        <alias>uart2.TXD_MUX</alias>
        <modeRef ref="EIM_DATA26_ALT4"/>
        <modeRef ref="GPIO07_ALT4"/>
        <modeRef ref="SD3_DATA5_ALT1"/>
        <modeRef ref="SD4_DATA7_ALT2"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
    </instance>
    <instance name="uart3" longName="Universal Asynchronous Receiver/Transmitter">
      <alias>uart3</alias>
      <signal name="UART3_CTS_B">
        <alias>uart3.CTS</alias>
        <modeRef ref="EIM_DATA23_ALT2"/>
        <modeRef ref="EIM_DATA30_ALT4"/>
        <modeRef ref="SD3_DATA3_ALT1"/>
      </signal>
      <signal name="UART3_RTS_B">
        <alias>uart3.RTS</alias>
        <modeRef ref="EIM_DATA31_ALT4"/>
        <modeRef ref="EIM_EB3_ALT2"/>
        <modeRef ref="SD3_RESET_ALT1"/>
      </signal>
      <signal name="UART3_RX_DATA">
        <alias>uart3.RXD_MUX</alias>
        <modeRef ref="EIM_DATA25_ALT2"/>
        <modeRef ref="SD4_CLK_ALT2"/>
      </signal>
      <signal name="UART3_TX_DATA">
        <alias>uart3.TXD_MUX</alias>
        <modeRef ref="EIM_DATA24_ALT2"/>
        <modeRef ref="SD4_CMD_ALT2"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT"/>
    </instance>
    <instance name="uart4" longName="Universal Asynchronous Receiver/Transmitter">
      <alias>uart4</alias>
      <signal name="UART4_CTS_B">
        <alias>uart4.CTS</alias>
        <modeRef ref="CSI0_DATA17_ALT3"/>
      </signal>
      <signal name="UART4_RTS_B">
        <alias>uart4.RTS</alias>
        <modeRef ref="CSI0_DATA16_ALT3"/>
      </signal>
      <signal name="UART4_RX_DATA">
        <alias>uart4.RXD_MUX</alias>
        <modeRef ref="CSI0_DATA13_ALT3"/>
        <modeRef ref="KEY_ROW0_ALT4"/>
      </signal>
      <signal name="UART4_TX_DATA">
        <alias>uart4.TXD_MUX</alias>
        <modeRef ref="CSI0_DATA12_ALT3"/>
        <modeRef ref="KEY_COL0_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_UART4_UART_RTS_B_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT"/>
    </instance>
    <instance name="uart5" longName="Universal Asynchronous Receiver/Transmitter">
      <alias>uart5</alias>
      <signal name="UART5_CTS_B">
        <alias>uart5.CTS</alias>
        <modeRef ref="CSI0_DATA19_ALT3"/>
        <modeRef ref="KEY_ROW4_ALT4"/>
      </signal>
      <signal name="UART5_RTS_B">
        <alias>uart5.RTS</alias>
        <modeRef ref="CSI0_DATA18_ALT3"/>
        <modeRef ref="KEY_COL4_ALT4"/>
      </signal>
      <signal name="UART5_RX_DATA">
        <alias>uart5.RXD_MUX</alias>
        <modeRef ref="CSI0_DATA15_ALT3"/>
        <modeRef ref="KEY_ROW1_ALT4"/>
      </signal>
      <signal name="UART5_TX_DATA">
        <alias>uart5.TXD_MUX</alias>
        <modeRef ref="CSI0_DATA14_ALT3"/>
        <modeRef ref="KEY_COL1_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_UART5_UART_RTS_B_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT"/>
    </instance>
    <instance name="usb" longName="Universal Serial Bus Controller" bootInterfaceRef="bi.usb">
      <alias>usb</alias>
      <signal name="USB_H1_DN" padNetRef="padNet.USB_H1_DN">
        <alias>anatop.USB_H1_DN</alias>
      </signal>
      <signal name="USB_H1_DP" padNetRef="padNet.USB_H1_DP">
        <alias>anatop.USB_H1_DP</alias>
      </signal>
      <signal name="USB_H1_OC">
        <alias>usboh3.USBH1_OC</alias>
        <modeRef ref="EIM_DATA30_ALT6"/>
        <modeRef ref="GPIO03_ALT6"/>
      </signal>
      <signal name="USB_H1_PWR">
        <alias>usboh3.USBH1_PWR</alias>
        <modeRef ref="EIM_DATA31_ALT6"/>
        <modeRef ref="GPIO00_ALT6"/>
      </signal>
      <signal name="USB_H1_PWR_CTL_WAKE">
        <alias>usboh3.H1USB_PWRCTL_WAKEUP</alias>
        <modeRef ref="KEY_COL2_ALT6"/>
      </signal>
      <signal name="USB_H2_DATA">
        <alias>usboh3.H2_DATA</alias>
        <modeRef ref="RGMII_TXC_ALT0"/>
      </signal>
      <signal name="USB_H2_STROBE">
        <alias>usboh3.H2_STROBE</alias>
        <modeRef ref="RGMII_TX_CTL_ALT0"/>
      </signal>
      <signal name="USB_H3_DATA">
        <alias>usboh3.H3_DATA</alias>
        <modeRef ref="RGMII_RX_CTL_ALT0"/>
      </signal>
      <signal name="USB_H3_STROBE">
        <alias>usboh3.H3_STROBE</alias>
        <modeRef ref="RGMII_RXC_ALT0"/>
      </signal>
      <signal name="USB_OTG_CHD_B" padNetRef="padNet.USB_OTG_CHD_B">
        <alias>anatop.USB_OTG_CHD_B</alias>
      </signal>
      <signal name="USB_OTG_DN" padNetRef="padNet.USB_OTG_DN">
        <alias>anatop.USB_OTG_DN</alias>
      </signal>
      <signal name="USB_OTG_DP" padNetRef="padNet.USB_OTG_DP">
        <alias>anatop.USB_OTG_DP</alias>
      </signal>
      <signal name="USB_OTG_HOST_MODE">
        <alias>usboh3.OTGUSB_HOST_MODE</alias>
        <modeRef ref="GPIO07_ALT7"/>
      </signal>
      <signal name="USB_OTG_ID">
        <alias>anatop.USBOTG_ID</alias>
        <modeRef ref="ENET_RX_ER_ALT0"/>
        <modeRef ref="GPIO01_ALT3"/>
      </signal>
      <signal name="USB_OTG_OC">
        <alias>usboh3.USBOTG_OC</alias>
        <modeRef ref="EIM_DATA21_ALT4"/>
        <modeRef ref="KEY_COL4_ALT2"/>
      </signal>
      <signal name="USB_OTG_PWR">
        <alias>usboh3.USBOTG_PWR</alias>
        <modeRef ref="EIM_DATA22_ALT4"/>
        <modeRef ref="KEY_ROW4_ALT2"/>
      </signal>
      <signal name="USB_OTG_PWR_CTL_WAKE">
        <alias>usboh3.OTGUSB_PWRCTL_WAKEUP</alias>
        <modeRef ref="GPIO08_ALT7"/>
      </signal>
      <signal name="USB_H2_DFD_OUT00" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[0]</alias>
        <modeRef ref="SD3_DATA7_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT01" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[1]</alias>
        <modeRef ref="SD3_DATA6_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT02" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[2]</alias>
        <modeRef ref="SD3_DATA5_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT03" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[3]</alias>
        <modeRef ref="SD3_DATA4_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT04" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[4]</alias>
        <modeRef ref="SD3_CMD_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT05" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[5]</alias>
        <modeRef ref="SD3_CLK_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT06" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[6]</alias>
        <modeRef ref="SD3_DATA0_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT07" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[7]</alias>
        <modeRef ref="SD3_DATA1_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT08" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[8]</alias>
        <modeRef ref="SD3_DATA2_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT09" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[9]</alias>
        <modeRef ref="SD3_DATA3_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT10" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[10]</alias>
        <modeRef ref="SD3_RESET_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT11" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[11]</alias>
        <modeRef ref="NAND_CLE_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT12" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[12]</alias>
        <modeRef ref="NAND_ALE_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT13" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[13]</alias>
        <modeRef ref="NAND_WP_B_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT14" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[14]</alias>
        <modeRef ref="NAND_READY_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT15" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[15]</alias>
        <modeRef ref="NAND_CS0_B_ALT4"/>
      </signal>
      <signal name="USB_H2_DFD_OUT16" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[16]</alias>
        <modeRef ref="NAND_DATA00_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT17" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[17]</alias>
        <modeRef ref="NAND_DATA01_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT18" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[18]</alias>
        <modeRef ref="NAND_DATA02_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT19" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[19]</alias>
        <modeRef ref="NAND_DATA03_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT20" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[20]</alias>
        <modeRef ref="NAND_DATA04_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT21" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[21]</alias>
        <modeRef ref="NAND_DATA05_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT22" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[22]</alias>
        <modeRef ref="NAND_DATA06_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT23" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[23]</alias>
        <modeRef ref="NAND_DATA07_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT24" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[24]</alias>
        <modeRef ref="SD4_DATA0_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT25" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[25]</alias>
        <modeRef ref="SD4_DATA1_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT26" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[26]</alias>
        <modeRef ref="SD4_DATA2_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT27" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[27]</alias>
        <modeRef ref="SD4_DATA3_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT28" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[28]</alias>
        <modeRef ref="SD4_DATA4_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT29" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[29]</alias>
        <modeRef ref="SD4_DATA5_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT30" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[30]</alias>
        <modeRef ref="SD4_DATA6_ALT3"/>
      </signal>
      <signal name="USB_H2_DFD_OUT31" audience="internal">
        <alias>usboh3.UH2_DFD_OUT[31]</alias>
        <modeRef ref="SD4_DATA7_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT00" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[0]</alias>
        <modeRef ref="SD3_DATA7_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT01" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[1]</alias>
        <modeRef ref="SD3_DATA6_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT02" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[2]</alias>
        <modeRef ref="SD3_DATA5_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT03" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[3]</alias>
        <modeRef ref="SD3_DATA4_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT04" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[4]</alias>
        <modeRef ref="SD3_CMD_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT05" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[5]</alias>
        <modeRef ref="SD3_CLK_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT06" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[6]</alias>
        <modeRef ref="SD3_DATA0_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT07" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[7]</alias>
        <modeRef ref="SD3_DATA1_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT08" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[8]</alias>
        <modeRef ref="SD3_DATA2_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT09" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[9]</alias>
        <modeRef ref="SD3_DATA3_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT10" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[10]</alias>
        <modeRef ref="SD3_RESET_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT11" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[11]</alias>
        <modeRef ref="NAND_CLE_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT12" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[12]</alias>
        <modeRef ref="NAND_ALE_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT13" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[13]</alias>
        <modeRef ref="NAND_WP_B_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT14" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[14]</alias>
        <modeRef ref="NAND_READY_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT15" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[15]</alias>
        <modeRef ref="NAND_CS0_B_ALT3"/>
      </signal>
      <signal name="USB_H3_DFD_OUT16" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[16]</alias>
        <modeRef ref="NAND_DATA00_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT17" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[17]</alias>
        <modeRef ref="NAND_DATA01_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT18" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[18]</alias>
        <modeRef ref="NAND_DATA02_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT19" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[19]</alias>
        <modeRef ref="NAND_DATA03_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT20" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[20]</alias>
        <modeRef ref="NAND_DATA04_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT21" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[21]</alias>
        <modeRef ref="NAND_DATA05_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT22" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[22]</alias>
        <modeRef ref="NAND_DATA06_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT23" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[23]</alias>
        <modeRef ref="NAND_DATA07_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT24" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[24]</alias>
        <modeRef ref="SD4_DATA0_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT25" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[25]</alias>
        <modeRef ref="SD4_DATA1_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT26" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[26]</alias>
        <modeRef ref="SD4_DATA2_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT27" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[27]</alias>
        <modeRef ref="SD4_DATA3_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT28" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[28]</alias>
        <modeRef ref="SD4_DATA4_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT29" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[29]</alias>
        <modeRef ref="SD4_DATA5_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT30" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[30]</alias>
        <modeRef ref="SD4_DATA6_ALT4"/>
      </signal>
      <signal name="USB_H3_DFD_OUT31" audience="internal">
        <alias>usboh3.UH3_DFD_OUT[31]</alias>
        <modeRef ref="SD4_DATA7_ALT4"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_USB_H1_OC_SELECT_INPUT"/>
      <inputSelectRegisterRef ref="IOMUXC_USB_OTG_OC_SELECT_INPUT"/>
    </instance>
    <instance name="usb_phy1" longName="Universal Serial Bus Controller PHY" audience="internal">
      <alias>anatop</alias>
      <signal name="USB_PHY1_TSTI_TX_DN" audience="internal">
        <alias>anatop.USBPHY1_TSTI_TX_DN</alias>
        <modeRef ref="EIM_AD06_ALT4"/>
      </signal>
      <signal name="USB_PHY1_TSTI_TX_DP" audience="internal">
        <alias>anatop.USBPHY1_TSTI_TX_DP</alias>
        <modeRef ref="EIM_AD05_ALT4"/>
      </signal>
      <signal name="USB_PHY1_TSTI_TX_EN" audience="internal">
        <alias>anatop.USBPHY1_TSTI_TX_EN</alias>
        <modeRef ref="EIM_AD04_ALT4"/>
      </signal>
      <signal name="USB_PHY1_TSTI_TX_HIZ" audience="internal">
        <alias>anatop.USBPHY1_TSTI_TX_HIZ</alias>
        <modeRef ref="EIM_AD03_ALT4"/>
      </signal>
      <signal name="USB_PHY1_TSTI_TX_HS_MODE" audience="internal">
        <alias>anatop.USBPHY1_TSTI_TX_HS_MODE</alias>
        <modeRef ref="EIM_AD02_ALT4"/>
      </signal>
      <signal name="USB_PHY1_TSTI_TX_LS_MODE" audience="internal">
        <alias>anatop.USBPHY1_TSTI_TX_LS_MODE</alias>
        <modeRef ref="EIM_AD01_ALT4"/>
      </signal>
      <signal name="USB_PHY1_TSTO_PLL_CLK20DIV" audience="internal">
        <alias>anatop.USBPHY1_TSTO_PLL_CLK20DIV</alias>
        <modeRef ref="ENET_RX_DATA0_ALT7"/>
      </signal>
      <signal name="USB_PHY1_TSTO_RX_DISCON_DET" audience="internal">
        <alias>anatop.USBPHY1_TSTO_RX_DISCON_DET</alias>
        <modeRef ref="ENET_RX_DATA1_ALT7"/>
      </signal>
      <signal name="USB_PHY1_TSTO_RX_FS_RXD" audience="internal">
        <alias>anatop.USBPHY1_TSTO_RX_FS_RXD</alias>
        <modeRef ref="ENET_CRS_DV_ALT7"/>
      </signal>
      <signal name="USB_PHY1_TSTO_RX_HS_RXD" audience="internal">
        <alias>anatop.USBPHY1_TSTO_RX_HS_RXD</alias>
        <modeRef ref="ENET_RX_ER_ALT7"/>
      </signal>
      <signal name="USB_PHY1_TSTO_RX_SQUELCH" audience="internal">
        <alias>anatop.USBPHY1_TSTO_RX_SQUELCH</alias>
        <modeRef ref="ENET_REF_CLK_ALT7"/>
      </signal>
    </instance>
    <instance name="usb_phy2" longName="Universal Serial Bus Controller PHY" audience="internal">
      <alias>anatop</alias>
      <signal name="USB_PHY2_TSTO_PLL_CLK20DIV" audience="internal">
        <alias>anatop.USBPHY2_TSTO_PLL_CLK20DIV</alias>
        <modeRef ref="SD3_DATA7_ALT7"/>
      </signal>
      <signal name="USB_PHY2_TSTO_RX_DISCON_DET" audience="internal">
        <alias>anatop.USBPHY2_TSTO_RX_DISCON_DET</alias>
        <modeRef ref="ENET_MDC_ALT7"/>
      </signal>
      <signal name="USB_PHY2_TSTO_RX_FS_RXD" audience="internal">
        <alias>anatop.USBPHY2_TSTO_RX_FS_RXD</alias>
        <modeRef ref="ENET_TX_DATA0_ALT7"/>
      </signal>
      <signal name="USB_PHY2_TSTO_RX_HS_RXD" audience="internal">
        <alias>anatop.USBPHY2_TSTO_RX_HS_RXD</alias>
        <modeRef ref="ENET_TX_DATA1_ALT7"/>
      </signal>
      <signal name="USB_PHY2_TSTO_RX_SQUELCH" audience="internal">
        <alias>anatop.USBPHY2_TSTO_RX_SQUELCH</alias>
        <modeRef ref="ENET_TX_EN_ALT7"/>
      </signal>
    </instance>
    <instance name="usdhc1" longName="Ultra Secured Digital Host Controller" bootInterfaceRef="bi.usdhc1">
      <alias>usdhc1</alias>
      <signal name="SD1_CD_B">
        <alias>usdhc1.CD</alias>
        <modeRef ref="GPIO01_ALT6"/>
      </signal>
      <signal name="SD1_CLK">
        <alias>usdhc1.CLK</alias>
        <modeRef ref="SD1_CLK_ALT0"/>
      </signal>
      <signal name="SD1_CMD">
        <alias>usdhc1.CMD</alias>
        <modeRef ref="SD1_CMD_ALT0"/>
      </signal>
      <signal name="SD1_DATA0">
        <alias>usdhc1.DAT0</alias>
        <modeRef ref="SD1_DATA0_ALT0"/>
      </signal>
      <signal name="SD1_DATA1">
        <alias>usdhc1.DAT1</alias>
        <modeRef ref="SD1_DATA1_ALT0"/>
      </signal>
      <signal name="SD1_DATA2">
        <alias>usdhc1.DAT2</alias>
        <modeRef ref="SD1_DATA2_ALT0"/>
      </signal>
      <signal name="SD1_DATA3">
        <alias>usdhc1.DAT3</alias>
        <modeRef ref="SD1_DATA3_ALT0"/>
      </signal>
      <signal name="SD1_DATA4">
        <alias>usdhc1.DAT4</alias>
        <modeRef ref="NAND_DATA00_ALT1"/>
      </signal>
      <signal name="SD1_DATA5">
        <alias>usdhc1.DAT5</alias>
        <modeRef ref="NAND_DATA01_ALT1"/>
      </signal>
      <signal name="SD1_DATA6">
        <alias>usdhc1.DAT6</alias>
        <modeRef ref="NAND_DATA02_ALT1"/>
      </signal>
      <signal name="SD1_DATA7">
        <alias>usdhc1.DAT7</alias>
        <modeRef ref="NAND_DATA03_ALT1"/>
      </signal>
      <signal name="SD1_LCTL">
        <alias>usdhc1.LCTL</alias>
        <modeRef ref="GPIO16_ALT3"/>
      </signal>
      <signal name="SD1_VSELECT">
        <alias>usdhc1.VSELECT</alias>
        <modeRef ref="KEY_COL1_ALT6"/>
        <modeRef ref="KEY_ROW3_ALT6"/>
      </signal>
      <signal name="SD1_WP">
        <alias>usdhc1.WP</alias>
        <modeRef ref="DI0_PIN04_ALT3"/>
        <modeRef ref="GPIO09_ALT6"/>
      </signal>
      <signal name="SD1_DEBUG0" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[0]</alias>
        <modeRef ref="DISP0_DATA00_ALT3"/>
      </signal>
      <signal name="SD1_DEBUG1" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[1]</alias>
        <modeRef ref="DISP0_DATA01_ALT3"/>
      </signal>
      <signal name="SD1_DEBUG2" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[2]</alias>
        <modeRef ref="DISP0_DATA02_ALT3"/>
      </signal>
      <signal name="SD1_DEBUG3" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[3]</alias>
        <modeRef ref="DISP0_DATA03_ALT3"/>
      </signal>
      <signal name="SD1_DEBUG4" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[4]</alias>
        <modeRef ref="DISP0_DATA04_ALT3"/>
      </signal>
      <signal name="SD1_DEBUG5" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[5]</alias>
        <modeRef ref="DISP0_DATA07_ALT3"/>
      </signal>
      <signal name="SD1_DEBUG6" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[6]</alias>
        <modeRef ref="DISP0_DATA10_ALT3"/>
      </signal>
      <signal name="SD1_DEBUG7" audience="internal">
        <alias>usdhc1.USDHC_DEBUG[7]</alias>
        <modeRef ref="DISP0_DATA11_ALT3"/>
      </signal>
      <inputSelectRegisterRef ref="IOMUXC_USDHC1_WP_ON_SELECT_INPUT"/>
    </instance>
    <instance name="usdhc2" longName="Ultra Secured Digital Host Controller" bootInterfaceRef="bi.usdhc2">
      <alias>usdhc2</alias>
      <signal name="SD2_CD_B">
        <alias>usdhc2.CD</alias>
        <modeRef ref="GPIO04_ALT6"/>
      </signal>
      <signal name="SD2_CLK">
        <alias>usdhc2.CLK</alias>
        <modeRef ref="SD2_CLK_ALT0"/>
      </signal>
      <signal name="SD2_CMD">
        <alias>usdhc2.CMD</alias>
        <modeRef ref="SD2_CMD_ALT0"/>
      </signal>
      <signal name="SD2_DATA0">
        <alias>usdhc2.DAT0</alias>
        <modeRef ref="SD2_DATA0_ALT0"/>
      </signal>
      <signal name="SD2_DATA1">
        <alias>usdhc2.DAT1</alias>
        <modeRef ref="SD2_DATA1_ALT0"/>
      </signal>
      <signal name="SD2_DATA2">
        <alias>usdhc2.DAT2</alias>
        <modeRef ref="SD2_DATA2_ALT0"/>
      </signal>
      <signal name="SD2_DATA3">
        <alias>usdhc2.DAT3</alias>
        <modeRef ref="SD2_DATA3_ALT0"/>
      </signal>
      <signal name="SD2_DATA4">
        <alias>usdhc2.DAT4</alias>
        <modeRef ref="NAND_DATA04_ALT1"/>
      </signal>
      <signal name="SD2_DATA5">
        <alias>usdhc2.DAT5</alias>
        <modeRef ref="NAND_DATA05_ALT1"/>
      </signal>
      <signal name="SD2_DATA6">
        <alias>usdhc2.DAT6</alias>
        <modeRef ref="NAND_DATA06_ALT1"/>
      </signal>
      <signal name="SD2_DATA7">
        <alias>usdhc2.DAT7</alias>
        <modeRef ref="NAND_DATA07_ALT1"/>
      </signal>
      <signal name="SD2_LCTL">
        <alias>usdhc2.LCTL</alias>
        <modeRef ref="GPIO06_ALT6"/>
      </signal>
      <signal name="SD2_VSELECT">
        <alias>usdhc2.VSELECT</alias>
        <modeRef ref="KEY_ROW1_ALT6"/>
        <modeRef ref="KEY_ROW2_ALT4"/>
      </signal>
      <signal name="SD2_WP">
        <alias>usdhc2.WP</alias>
        <modeRef ref="GPIO02_ALT6"/>
      </signal>
    </instance>
    <instance name="usdhc3" longName="Ultra Secured Digital Host Controller" bootInterfaceRef="bi.usdhc3">
      <alias>usdhc3</alias>
      <signal name="SD3_CLK">
        <alias>usdhc3.CLK</alias>
        <modeRef ref="SD3_CLK_ALT0"/>
      </signal>
      <signal name="SD3_CMD">
        <alias>usdhc3.CMD</alias>
        <modeRef ref="SD3_CMD_ALT0"/>
      </signal>
      <signal name="SD3_DATA0">
        <alias>usdhc3.DAT0</alias>
        <modeRef ref="SD3_DATA0_ALT0"/>
      </signal>
      <signal name="SD3_DATA1">
        <alias>usdhc3.DAT1</alias>
        <modeRef ref="SD3_DATA1_ALT0"/>
      </signal>
      <signal name="SD3_DATA2">
        <alias>usdhc3.DAT2</alias>
        <modeRef ref="SD3_DATA2_ALT0"/>
      </signal>
      <signal name="SD3_DATA3">
        <alias>usdhc3.DAT3</alias>
        <modeRef ref="SD3_DATA3_ALT0"/>
      </signal>
      <signal name="SD3_DATA4">
        <alias>usdhc3.DAT4</alias>
        <modeRef ref="SD3_DATA4_ALT0"/>
      </signal>
      <signal name="SD3_DATA5">
        <alias>usdhc3.DAT5</alias>
        <modeRef ref="SD3_DATA5_ALT0"/>
      </signal>
      <signal name="SD3_DATA6">
        <alias>usdhc3.DAT6</alias>
        <modeRef ref="SD3_DATA6_ALT0"/>
      </signal>
      <signal name="SD3_DATA7">
        <alias>usdhc3.DAT7</alias>
        <modeRef ref="SD3_DATA7_ALT0"/>
      </signal>
      <signal name="SD3_RESET">
        <alias>usdhc3.RST</alias>
        <modeRef ref="SD3_RESET_ALT0"/>
      </signal>
      <signal name="SD3_VSELECT">
        <alias>usdhc3.VSELECT</alias>
        <modeRef ref="GPIO18_ALT2"/>
        <modeRef ref="NAND_CS1_B_ALT2"/>
      </signal>
    </instance>
    <instance name="usdhc4" longName="Ultra Secured Digital Host Controller" bootInterfaceRef="bi.usdhc4">
      <alias>usdhc4</alias>
      <signal name="SD4_CLK">
        <alias>usdhc4.CLK</alias>
        <modeRef ref="SD4_CLK_ALT0"/>
      </signal>
      <signal name="SD4_CMD">
        <alias>usdhc4.CMD</alias>
        <modeRef ref="SD4_CMD_ALT0"/>
      </signal>
      <signal name="SD4_DATA0">
        <alias>usdhc4.DAT0</alias>
        <modeRef ref="SD4_DATA0_ALT1"/>
      </signal>
      <signal name="SD4_DATA1">
        <alias>usdhc4.DAT1</alias>
        <modeRef ref="SD4_DATA1_ALT1"/>
      </signal>
      <signal name="SD4_DATA2">
        <alias>usdhc4.DAT2</alias>
        <modeRef ref="SD4_DATA2_ALT1"/>
      </signal>
      <signal name="SD4_DATA3">
        <alias>usdhc4.DAT3</alias>
        <modeRef ref="SD4_DATA3_ALT1"/>
      </signal>
      <signal name="SD4_DATA4">
        <alias>usdhc4.DAT4</alias>
        <modeRef ref="SD4_DATA4_ALT1"/>
      </signal>
      <signal name="SD4_DATA5">
        <alias>usdhc4.DAT5</alias>
        <modeRef ref="SD4_DATA5_ALT1"/>
      </signal>
      <signal name="SD4_DATA6">
        <alias>usdhc4.DAT6</alias>
        <modeRef ref="SD4_DATA6_ALT1"/>
      </signal>
      <signal name="SD4_DATA7">
        <alias>usdhc4.DAT7</alias>
        <modeRef ref="SD4_DATA7_ALT1"/>
      </signal>
      <signal name="SD4_RESET">
        <alias>usdhc4.RST</alias>
        <modeRef ref="NAND_ALE_ALT1"/>
      </signal>
      <signal name="SD4_VSELECT">
        <alias>usdhc4.VSELECT</alias>
        <modeRef ref="NAND_CS1_B_ALT1"/>
      </signal>
    </instance>
    <instance name="wdog1" longName="Watchdog Timer">
      <alias>wdog1</alias>
      <signal name="WDOG1_B">
        <alias>wdog1.WDOG_B</alias>
        <modeRef ref="DISP0_DATA08_ALT3"/>
        <modeRef ref="GPIO09_ALT1"/>
        <modeRef ref="SD1_DATA2_ALT4"/>
      </signal>
      <signal name="WDOG1_RESET_B_DEB">
        <alias>wdog1.WDOG_RST_B_DEB</alias>
        <modeRef ref="SD1_DATA2_ALT6"/>
      </signal>
    </instance>
    <instance name="wdog2" longName="Watchdog Timer">
      <alias>wdog2</alias>
      <signal name="WDOG2_B">
        <alias>wdog2.WDOG_B</alias>
        <modeRef ref="DISP0_DATA09_ALT3"/>
        <modeRef ref="GPIO01_ALT1"/>
        <modeRef ref="SD1_DATA3_ALT4"/>
      </signal>
      <signal name="WDOG2_RESET_B_DEB">
        <alias>wdog2.WDOG_RST_B_DEB</alias>
        <modeRef ref="SD1_DATA3_ALT6"/>
      </signal>
    </instance>
    <instance name="xtalosc" longName="Crystal Oscillator">
      <alias>xtalosc</alias>
      <signal name="XTALOSC_CLK1_N" padNetRef="padNet.CLK1_N">
        <alias>anatop.CLK1_N</alias>
      </signal>
      <signal name="XTALOSC_CLK1_P" padNetRef="padNet.CLK1_P">
        <alias>anatop.CLK1_P</alias>
      </signal>
      <signal name="XTALOSC_CLK2_N" padNetRef="padNet.CLK2_N">
        <alias>anatop.CLK2_N</alias>
      </signal>
      <signal name="XTALOSC_CLK2_P" padNetRef="padNet.CLK2_P">
        <alias>anatop.CLK2_P</alias>
      </signal>
      <signal name="XTALOSC_REF_CLK_24M">
        <alias>anatop.ANATOP_24M_OUT</alias>
        <modeRef ref="GPIO03_ALT3"/>
        <modeRef ref="RGMII_TXC_ALT7"/>
      </signal>
      <signal name="XTALOSC_REF_CLK_32K">
        <alias>anatop.ANATOP_32K_OUT</alias>
        <modeRef ref="GPIO08_ALT1"/>
      </signal>
      <signal name="XTALOSC_RTC_XTALI" padNetRef="padNet.RTC_XTALI">
        <alias>anatop.RTC_XTALI</alias>
      </signal>
      <signal name="XTALOSC_RTC_XTALO" padNetRef="padNet.RTC_XTALO">
        <alias>anatop.RTC_XTALO</alias>
      </signal>
      <signal name="XTALOSC_XTALI" padNetRef="padNet.XTALI">
        <alias>anatop.XTALI</alias>
      </signal>
      <signal name="XTALOSC_XTALO" padNetRef="padNet.XTALO">
        <alias>anatop.XTALO</alias>
      </signal>
      <signal name="XTALOSC_OSC32K_32K_OUT" audience="internal">
        <alias>osc32k.32K_OUT</alias>
        <modeRef ref="ENET_RX_DATA0_ALT0"/>
        <modeRef ref="KEY_ROW3_ALT0"/>
        <modeRef ref="SD1_CLK_ALT2"/>
      </signal>
    </instance>
  </instances>
  <padNets>
    <padNet id="padNet.BOOT_MODE0" name="BOOT_MODE0" signalRef="SRC_BOOT_MODE0" padType="GPIO" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>BOOT_MODE0</alias>
      <connectionRef ref="bga.C12"/>
    </padNet>
    <padNet id="padNet.BOOT_MODE1" name="BOOT_MODE1" signalRef="SRC_BOOT_MODE1" padType="GPIO" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>BOOT_MODE1</alias>
      <connectionRef ref="bga.F12"/>
    </padNet>
    <padNet id="padNet.CLK1_N" name="CLK1_N" signalRef="XTALOSC_CLK1_N" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>CLK1_N</alias>
      <connectionRef ref="bga.C07"/>
    </padNet>
    <padNet id="padNet.CLK1_P" name="CLK1_P" signalRef="XTALOSC_CLK1_P" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>CLK1_P</alias>
      <connectionRef ref="bga.D07"/>
    </padNet>
    <padNet id="padNet.CLK2_N" name="CLK2_N" signalRef="XTALOSC_CLK2_N" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>CLK2_N</alias>
      <connectionRef ref="bga.C05"/>
    </padNet>
    <padNet id="padNet.CLK2_P" name="CLK2_P" signalRef="XTALOSC_CLK2_P" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>CLK2_P</alias>
      <connectionRef ref="bga.D05"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA04" name="CSI0_DATA04" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT4</alias>
      <connectionRef ref="bga.N01"/>
      <mode id="CSI0_DATA04_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA04"/>
      <mode id="CSI0_DATA04_ALT1" name="ALT1" signalRef="EIM_DATA02"/>
      <mode id="CSI0_DATA04_ALT2" name="ALT2" signalRef="ECSPI1_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="CSI0_DATA04_ALT3" name="ALT3" signalRef="KEY_COL5" inputSelectRegisterRef="IOMUXC_KEY_COL5_SELECT_INPUT"/>
      <mode id="CSI0_DATA04_ALT4" name="ALT4" signalRef="AUD3_TXC"/>
      <mode id="CSI0_DATA04_ALT5" name="ALT5" signalRef="GPIO5_IO22"/>
      <mode id="CSI0_DATA04_ALT6" name="ALT6" signalRef="MMDC_DEBUG43"/>
      <mode id="CSI0_DATA04_ALT7" name="ALT7" signalRef="ARM_TRACE01"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA05" name="CSI0_DATA05" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT5</alias>
      <connectionRef ref="bga.P02"/>
      <mode id="CSI0_DATA05_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA05"/>
      <mode id="CSI0_DATA05_ALT1" name="ALT1" signalRef="EIM_DATA03"/>
      <mode id="CSI0_DATA05_ALT2" name="ALT2" signalRef="ECSPI1_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI1_MOSI_SELECT_INPUT"/>
      <mode id="CSI0_DATA05_ALT3" name="ALT3" signalRef="KEY_ROW5" inputSelectRegisterRef="IOMUXC_KEY_ROW5_SELECT_INPUT"/>
      <mode id="CSI0_DATA05_ALT4" name="ALT4" signalRef="AUD3_TXD"/>
      <mode id="CSI0_DATA05_ALT5" name="ALT5" signalRef="GPIO5_IO23"/>
      <mode id="CSI0_DATA05_ALT6" name="ALT6" signalRef="MMDC_DEBUG44"/>
      <mode id="CSI0_DATA05_ALT7" name="ALT7" signalRef="ARM_TRACE02"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA06" name="CSI0_DATA06" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT6</alias>
      <connectionRef ref="bga.N04"/>
      <mode id="CSI0_DATA06_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA06"/>
      <mode id="CSI0_DATA06_ALT1" name="ALT1" signalRef="EIM_DATA04"/>
      <mode id="CSI0_DATA06_ALT2" name="ALT2" signalRef="ECSPI1_MISO" inputSelectRegisterRef="IOMUXC_ECSPI1_MISO_SELECT_INPUT"/>
      <mode id="CSI0_DATA06_ALT3" name="ALT3" signalRef="KEY_COL6" inputSelectRegisterRef="IOMUXC_KEY_COL6_SELECT_INPUT"/>
      <mode id="CSI0_DATA06_ALT4" name="ALT4" signalRef="AUD3_TXFS"/>
      <mode id="CSI0_DATA06_ALT5" name="ALT5" signalRef="GPIO5_IO24"/>
      <mode id="CSI0_DATA06_ALT6" name="ALT6" signalRef="MMDC_DEBUG45"/>
      <mode id="CSI0_DATA06_ALT7" name="ALT7" signalRef="ARM_TRACE03"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA07" name="CSI0_DATA07" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT7</alias>
      <connectionRef ref="bga.N03"/>
      <mode id="CSI0_DATA07_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA07"/>
      <mode id="CSI0_DATA07_ALT1" name="ALT1" signalRef="EIM_DATA05"/>
      <mode id="CSI0_DATA07_ALT2" name="ALT2" signalRef="ECSPI1_SS0" inputSelectRegisterRef="IOMUXC_ECSPI1_SS0_SELECT_INPUT"/>
      <mode id="CSI0_DATA07_ALT3" name="ALT3" signalRef="KEY_ROW6" inputSelectRegisterRef="IOMUXC_KEY_ROW6_SELECT_INPUT"/>
      <mode id="CSI0_DATA07_ALT4" name="ALT4" signalRef="AUD3_RXD"/>
      <mode id="CSI0_DATA07_ALT5" name="ALT5" signalRef="GPIO5_IO25"/>
      <mode id="CSI0_DATA07_ALT6" name="ALT6" signalRef="MMDC_DEBUG46"/>
      <mode id="CSI0_DATA07_ALT7" name="ALT7" signalRef="ARM_TRACE04"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA08" name="CSI0_DATA08" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT8</alias>
      <connectionRef ref="bga.N06"/>
      <mode id="CSI0_DATA08_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA08"/>
      <mode id="CSI0_DATA08_ALT1" name="ALT1" signalRef="EIM_DATA06"/>
      <mode id="CSI0_DATA08_ALT2" name="ALT2" signalRef="ECSPI2_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="CSI0_DATA08_ALT3" name="ALT3" signalRef="KEY_COL7" inputSelectRegisterRef="IOMUXC_KEY_COL7_SELECT_INPUT"/>
      <mode id="CSI0_DATA08_ALT4" name="ALT4" signalRef="I2C1_SDA" inputSelectRegisterRef="IOMUXC_I2C1_SDA_IN_SELECT_INPUT"/>
      <mode id="CSI0_DATA08_ALT5" name="ALT5" signalRef="GPIO5_IO26"/>
      <mode id="CSI0_DATA08_ALT6" name="ALT6" signalRef="MMDC_DEBUG47"/>
      <mode id="CSI0_DATA08_ALT7" name="ALT7" signalRef="ARM_TRACE05"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA09" name="CSI0_DATA09" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT9</alias>
      <connectionRef ref="bga.N05"/>
      <mode id="CSI0_DATA09_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA09"/>
      <mode id="CSI0_DATA09_ALT1" name="ALT1" signalRef="EIM_DATA07"/>
      <mode id="CSI0_DATA09_ALT2" name="ALT2" signalRef="ECSPI2_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI2_MOSI_SELECT_INPUT"/>
      <mode id="CSI0_DATA09_ALT3" name="ALT3" signalRef="KEY_ROW7" inputSelectRegisterRef="IOMUXC_KEY_ROW7_SELECT_INPUT"/>
      <mode id="CSI0_DATA09_ALT4" name="ALT4" signalRef="I2C1_SCL" inputSelectRegisterRef="IOMUXC_I2C1_SCL_IN_SELECT_INPUT"/>
      <mode id="CSI0_DATA09_ALT5" name="ALT5" signalRef="GPIO5_IO27"/>
      <mode id="CSI0_DATA09_ALT6" name="ALT6" signalRef="MMDC_DEBUG48"/>
      <mode id="CSI0_DATA09_ALT7" name="ALT7" signalRef="ARM_TRACE06"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA10" name="CSI0_DATA10" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT10</alias>
      <connectionRef ref="bga.M01"/>
      <mode id="CSI0_DATA10_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA10"/>
      <mode id="CSI0_DATA10_ALT1" name="ALT1" signalRef="AUD3_RXC"/>
      <mode id="CSI0_DATA10_ALT2" name="ALT2" signalRef="ECSPI2_MISO" inputSelectRegisterRef="IOMUXC_ECSPI2_MISO_SELECT_INPUT"/>
      <mode id="CSI0_DATA10_ALT3" name="ALT3" signalRef="UART1_TX_DATA" inputSelectRegisterRef="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="CSI0_DATA10_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC04"/>
      <mode id="CSI0_DATA10_ALT5" name="ALT5" signalRef="GPIO5_IO28"/>
      <mode id="CSI0_DATA10_ALT6" name="ALT6" signalRef="MMDC_DEBUG33"/>
      <mode id="CSI0_DATA10_ALT7" name="ALT7" signalRef="ARM_TRACE07"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA11" name="CSI0_DATA11" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT11</alias>
      <connectionRef ref="bga.M03"/>
      <mode id="CSI0_DATA11_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA11"/>
      <mode id="CSI0_DATA11_ALT1" name="ALT1" signalRef="AUD3_RXFS"/>
      <mode id="CSI0_DATA11_ALT2" name="ALT2" signalRef="ECSPI2_SS0" inputSelectRegisterRef="IOMUXC_ECSPI2_SS0_SELECT_INPUT"/>
      <mode id="CSI0_DATA11_ALT3" name="ALT3" signalRef="UART1_RX_DATA" inputSelectRegisterRef="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="CSI0_DATA11_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC05"/>
      <mode id="CSI0_DATA11_ALT5" name="ALT5" signalRef="GPIO5_IO29"/>
      <mode id="CSI0_DATA11_ALT6" name="ALT6" signalRef="MMDC_DEBUG34"/>
      <mode id="CSI0_DATA11_ALT7" name="ALT7" signalRef="ARM_TRACE08"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA12" name="CSI0_DATA12" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT12</alias>
      <connectionRef ref="bga.M02"/>
      <mode id="CSI0_DATA12_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA12"/>
      <mode id="CSI0_DATA12_ALT1" name="ALT1" signalRef="EIM_DATA08"/>
      <mode id="CSI0_DATA12_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX16"/>
      <mode id="CSI0_DATA12_ALT3" name="ALT3" signalRef="UART4_TX_DATA" inputSelectRegisterRef="IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="CSI0_DATA12_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC06"/>
      <mode id="CSI0_DATA12_ALT5" name="ALT5" signalRef="GPIO5_IO30"/>
      <mode id="CSI0_DATA12_ALT6" name="ALT6" signalRef="MMDC_DEBUG35"/>
      <mode id="CSI0_DATA12_ALT7" name="ALT7" signalRef="ARM_TRACE09"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA13" name="CSI0_DATA13" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT13</alias>
      <connectionRef ref="bga.L01"/>
      <mode id="CSI0_DATA13_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA13"/>
      <mode id="CSI0_DATA13_ALT1" name="ALT1" signalRef="EIM_DATA09"/>
      <mode id="CSI0_DATA13_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX17"/>
      <mode id="CSI0_DATA13_ALT3" name="ALT3" signalRef="UART4_RX_DATA" inputSelectRegisterRef="IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="CSI0_DATA13_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC07"/>
      <mode id="CSI0_DATA13_ALT5" name="ALT5" signalRef="GPIO5_IO31"/>
      <mode id="CSI0_DATA13_ALT6" name="ALT6" signalRef="MMDC_DEBUG36"/>
      <mode id="CSI0_DATA13_ALT7" name="ALT7" signalRef="ARM_TRACE10"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA14" name="CSI0_DATA14" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT14</alias>
      <connectionRef ref="bga.M04"/>
      <mode id="CSI0_DATA14_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA14"/>
      <mode id="CSI0_DATA14_ALT1" name="ALT1" signalRef="EIM_DATA10"/>
      <mode id="CSI0_DATA14_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX18"/>
      <mode id="CSI0_DATA14_ALT3" name="ALT3" signalRef="UART5_TX_DATA" inputSelectRegisterRef="IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="CSI0_DATA14_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC08"/>
      <mode id="CSI0_DATA14_ALT5" name="ALT5" signalRef="GPIO6_IO00"/>
      <mode id="CSI0_DATA14_ALT6" name="ALT6" signalRef="MMDC_DEBUG37"/>
      <mode id="CSI0_DATA14_ALT7" name="ALT7" signalRef="ARM_TRACE11"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA15" name="CSI0_DATA15" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT15</alias>
      <connectionRef ref="bga.M05"/>
      <mode id="CSI0_DATA15_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA15"/>
      <mode id="CSI0_DATA15_ALT1" name="ALT1" signalRef="EIM_DATA11"/>
      <mode id="CSI0_DATA15_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX19"/>
      <mode id="CSI0_DATA15_ALT3" name="ALT3" signalRef="UART5_RX_DATA" inputSelectRegisterRef="IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="CSI0_DATA15_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC09"/>
      <mode id="CSI0_DATA15_ALT5" name="ALT5" signalRef="GPIO6_IO01"/>
      <mode id="CSI0_DATA15_ALT6" name="ALT6" signalRef="MMDC_DEBUG38"/>
      <mode id="CSI0_DATA15_ALT7" name="ALT7" signalRef="ARM_TRACE12"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA16" name="CSI0_DATA16" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT16</alias>
      <connectionRef ref="bga.L04"/>
      <mode id="CSI0_DATA16_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA16"/>
      <mode id="CSI0_DATA16_ALT1" name="ALT1" signalRef="EIM_DATA12"/>
      <mode id="CSI0_DATA16_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX20"/>
      <mode id="CSI0_DATA16_ALT3" name="ALT3" signalRef="UART4_RTS_B" inputSelectRegisterRef="IOMUXC_UART4_UART_RTS_B_SELECT_INPUT"/>
      <mode id="CSI0_DATA16_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC10"/>
      <mode id="CSI0_DATA16_ALT5" name="ALT5" signalRef="GPIO6_IO02"/>
      <mode id="CSI0_DATA16_ALT6" name="ALT6" signalRef="MMDC_DEBUG39"/>
      <mode id="CSI0_DATA16_ALT7" name="ALT7" signalRef="ARM_TRACE13"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA17" name="CSI0_DATA17" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT17</alias>
      <connectionRef ref="bga.L03"/>
      <mode id="CSI0_DATA17_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA17"/>
      <mode id="CSI0_DATA17_ALT1" name="ALT1" signalRef="EIM_DATA13"/>
      <mode id="CSI0_DATA17_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX21"/>
      <mode id="CSI0_DATA17_ALT3" name="ALT3" signalRef="UART4_CTS_B" inputSelectRegisterRef="IOMUXC_UART4_UART_RTS_B_SELECT_INPUT"/>
      <mode id="CSI0_DATA17_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC11"/>
      <mode id="CSI0_DATA17_ALT5" name="ALT5" signalRef="GPIO6_IO03"/>
      <mode id="CSI0_DATA17_ALT6" name="ALT6" signalRef="MMDC_DEBUG40"/>
      <mode id="CSI0_DATA17_ALT7" name="ALT7" signalRef="ARM_TRACE14"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA18" name="CSI0_DATA18" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT18</alias>
      <connectionRef ref="bga.M06"/>
      <mode id="CSI0_DATA18_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA18"/>
      <mode id="CSI0_DATA18_ALT1" name="ALT1" signalRef="EIM_DATA14"/>
      <mode id="CSI0_DATA18_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX22"/>
      <mode id="CSI0_DATA18_ALT3" name="ALT3" signalRef="UART5_RTS_B" inputSelectRegisterRef="IOMUXC_UART5_UART_RTS_B_SELECT_INPUT"/>
      <mode id="CSI0_DATA18_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC12"/>
      <mode id="CSI0_DATA18_ALT5" name="ALT5" signalRef="GPIO6_IO04"/>
      <mode id="CSI0_DATA18_ALT6" name="ALT6" signalRef="MMDC_DEBUG41"/>
      <mode id="CSI0_DATA18_ALT7" name="ALT7" signalRef="ARM_TRACE15"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA19" name="CSI0_DATA19" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DAT19</alias>
      <connectionRef ref="bga.L06"/>
      <mode id="CSI0_DATA19_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA19"/>
      <mode id="CSI0_DATA19_ALT1" name="ALT1" signalRef="EIM_DATA15"/>
      <mode id="CSI0_DATA19_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX23"/>
      <mode id="CSI0_DATA19_ALT3" name="ALT3" signalRef="UART5_CTS_B" inputSelectRegisterRef="IOMUXC_UART5_UART_RTS_B_SELECT_INPUT"/>
      <mode id="CSI0_DATA19_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC13"/>
      <mode id="CSI0_DATA19_ALT5" name="ALT5" signalRef="GPIO6_IO05"/>
      <mode id="CSI0_DATA19_ALT6" name="ALT6" signalRef="MMDC_DEBUG42"/>
      <mode id="CSI0_DATA19_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO09"/>
    </padNet>
    <padNet id="padNet.CSI0_DATA_EN" name="CSI0_DATA_EN" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_DATA_EN</alias>
      <connectionRef ref="bga.P03"/>
      <mode id="CSI0_DATA_EN_ALT0" name="ALT0" signalRef="IPU1_CSI0_DATA_EN"/>
      <mode id="CSI0_DATA_EN_ALT1" name="ALT1" signalRef="EIM_DATA00"/>
      <mode id="CSI0_DATA_EN_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX14"/>
      <mode id="CSI0_DATA_EN_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC02"/>
      <mode id="CSI0_DATA_EN_ALT5" name="ALT5" signalRef="GPIO5_IO20"/>
      <mode id="CSI0_DATA_EN_ALT6" name="ALT6" signalRef="MMDC_DEBUG31"/>
      <mode id="CSI0_DATA_EN_ALT7" name="ALT7" signalRef="ARM_TRACE_CLK"/>
    </padNet>
    <padNet id="padNet.CSI0_HSYNC" name="CSI0_HSYNC" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_MCLK</alias>
      <connectionRef ref="bga.P04"/>
      <mode id="CSI0_HSYNC_ALT0" name="ALT0" signalRef="IPU1_CSI0_HSYNC"/>
      <mode id="CSI0_HSYNC_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX13"/>
      <mode id="CSI0_HSYNC_ALT3" name="ALT3" signalRef="CCM_CLKO1"/>
      <mode id="CSI0_HSYNC_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC01"/>
      <mode id="CSI0_HSYNC_ALT5" name="ALT5" signalRef="GPIO5_IO19"/>
      <mode id="CSI0_HSYNC_ALT6" name="ALT6" signalRef="MMDC_DEBUG30"/>
      <mode id="CSI0_HSYNC_ALT7" name="ALT7" signalRef="ARM_TRACE_CTL"/>
    </padNet>
    <padNet id="padNet.CSI0_PIXCLK" name="CSI0_PIXCLK" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_PIXCLK</alias>
      <connectionRef ref="bga.P01"/>
      <mode id="CSI0_PIXCLK_ALT0" name="ALT0" signalRef="IPU1_CSI0_PIXCLK"/>
      <mode id="CSI0_PIXCLK_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX12"/>
      <mode id="CSI0_PIXCLK_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC00"/>
      <mode id="CSI0_PIXCLK_ALT5" name="ALT5" signalRef="GPIO5_IO18"/>
      <mode id="CSI0_PIXCLK_ALT6" name="ALT6" signalRef="MMDC_DEBUG29"/>
      <mode id="CSI0_PIXCLK_ALT7" name="ALT7" signalRef="ARM_EVENTO"/>
    </padNet>
    <padNet id="padNet.CSI0_VSYNC" name="CSI0_VSYNC" padType="GPIO" powerGroupRef="pg.NVCC_CSI">
      <alias>CSI0_VSYNC</alias>
      <connectionRef ref="bga.N02"/>
      <mode id="CSI0_VSYNC_ALT0" name="ALT0" signalRef="IPU1_CSI0_VSYNC"/>
      <mode id="CSI0_VSYNC_ALT1" name="ALT1" signalRef="EIM_DATA01"/>
      <mode id="CSI0_VSYNC_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX15"/>
      <mode id="CSI0_VSYNC_ALT4" name="ALT4" signalRef="SDMA_DEBUG_PC03"/>
      <mode id="CSI0_VSYNC_ALT5" name="ALT5" signalRef="GPIO5_IO21"/>
      <mode id="CSI0_VSYNC_ALT6" name="ALT6" signalRef="MMDC_DEBUG32"/>
      <mode id="CSI0_VSYNC_ALT7" name="ALT7" signalRef="ARM_TRACE00"/>
    </padNet>
    <padNet id="padNet.CSI_CLK0_N" name="CSI_CLK0_N" signalRef="CSI_CLK0_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_CLK0M</alias>
      <connectionRef ref="bga.F04"/>
    </padNet>
    <padNet id="padNet.CSI_CLK0_P" name="CSI_CLK0_P" signalRef="CSI_CLK0_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_CLK0P</alias>
      <connectionRef ref="bga.F03"/>
    </padNet>
    <padNet id="padNet.CSI_DATA0_N" name="CSI_DATA0_N" signalRef="CSI_DATA0_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D0M</alias>
      <connectionRef ref="bga.E04"/>
    </padNet>
    <padNet id="padNet.CSI_DATA0_P" name="CSI_DATA0_P" signalRef="CSI_DATA0_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D0P</alias>
      <connectionRef ref="bga.E03"/>
    </padNet>
    <padNet id="padNet.CSI_DATA1_N" name="CSI_DATA1_N" signalRef="CSI_DATA1_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D1M</alias>
      <connectionRef ref="bga.D01"/>
    </padNet>
    <padNet id="padNet.CSI_DATA1_P" name="CSI_DATA1_P" signalRef="CSI_DATA1_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D1P</alias>
      <connectionRef ref="bga.D02"/>
    </padNet>
    <padNet id="padNet.CSI_DATA2_N" name="CSI_DATA2_N" signalRef="CSI_DATA2_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D2M</alias>
      <connectionRef ref="bga.E01"/>
    </padNet>
    <padNet id="padNet.CSI_DATA2_P" name="CSI_DATA2_P" signalRef="CSI_DATA2_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D2P</alias>
      <connectionRef ref="bga.E02"/>
    </padNet>
    <padNet id="padNet.CSI_DATA3_N" name="CSI_DATA3_N" signalRef="CSI_DATA3_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D3M</alias>
      <connectionRef ref="bga.F02"/>
    </padNet>
    <padNet id="padNet.CSI_DATA3_P" name="CSI_DATA3_P" signalRef="CSI_DATA3_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>CSI_D3P</alias>
      <connectionRef ref="bga.F01"/>
    </padNet>
    <padNet id="padNet.CSI_REXT" name="CSI_REXT" signalRef="CSI_REXT" powerGroupRef="pg.CSI_REXT" supplyRail="true">
      <alias>CSI_REXT</alias>
      <connectionRef ref="bga.D04"/>
    </padNet>
    <padNet id="padNet.DI0_DISP_CLK" name="DI0_DISP_CLK" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DI0_DISP_CLK</alias>
      <connectionRef ref="bga.N19"/>
      <mode id="DI0_DISP_CLK_ALT0" name="ALT0" signalRef="IPU1_DI0_DISP_CLK"/>
      <mode id="DI0_DISP_CLK_ALT1" name="ALT1" signalRef="IPU2_DI0_DISP_CLK"/>
      <mode id="DI0_DISP_CLK_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT28"/>
      <mode id="DI0_DISP_CLK_ALT4" name="ALT4" signalRef="SDMA_DEBUG_CORE_STATE0"/>
      <mode id="DI0_DISP_CLK_ALT5" name="ALT5" signalRef="GPIO4_IO16"/>
      <mode id="DI0_DISP_CLK_ALT6" name="ALT6" signalRef="MMDC_DEBUG00"/>
    </padNet>
    <padNet id="padNet.DI0_PIN02" name="DI0_PIN02" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DI0_PIN2</alias>
      <connectionRef ref="bga.N25"/>
      <mode id="DI0_PIN02_ALT0" name="ALT0" signalRef="IPU1_DI0_PIN02"/>
      <mode id="DI0_PIN02_ALT1" name="ALT1" signalRef="IPU2_DI0_PIN02"/>
      <mode id="DI0_PIN02_ALT2" name="ALT2" signalRef="AUD6_TXD"/>
      <mode id="DI0_PIN02_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT30"/>
      <mode id="DI0_PIN02_ALT4" name="ALT4" signalRef="SDMA_DEBUG_CORE_STATE2"/>
      <mode id="DI0_PIN02_ALT5" name="ALT5" signalRef="GPIO4_IO18"/>
      <mode id="DI0_PIN02_ALT6" name="ALT6" signalRef="MMDC_DEBUG02"/>
      <mode id="DI0_PIN02_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR09"/>
    </padNet>
    <padNet id="padNet.DI0_PIN03" name="DI0_PIN03" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DI0_PIN3</alias>
      <connectionRef ref="bga.N20"/>
      <mode id="DI0_PIN03_ALT0" name="ALT0" signalRef="IPU1_DI0_PIN03"/>
      <mode id="DI0_PIN03_ALT1" name="ALT1" signalRef="IPU2_DI0_PIN03"/>
      <mode id="DI0_PIN03_ALT2" name="ALT2" signalRef="AUD6_TXFS"/>
      <mode id="DI0_PIN03_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT31"/>
      <mode id="DI0_PIN03_ALT4" name="ALT4" signalRef="SDMA_DEBUG_CORE_STATE3"/>
      <mode id="DI0_PIN03_ALT5" name="ALT5" signalRef="GPIO4_IO19"/>
      <mode id="DI0_PIN03_ALT6" name="ALT6" signalRef="MMDC_DEBUG03"/>
      <mode id="DI0_PIN03_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR10"/>
    </padNet>
    <padNet id="padNet.DI0_PIN04" name="DI0_PIN04" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DI0_PIN4</alias>
      <connectionRef ref="bga.P25"/>
      <mode id="DI0_PIN04_ALT0" name="ALT0" signalRef="IPU1_DI0_PIN04"/>
      <mode id="DI0_PIN04_ALT1" name="ALT1" signalRef="IPU2_DI0_PIN04"/>
      <mode id="DI0_PIN04_ALT2" name="ALT2" signalRef="AUD6_RXD"/>
      <mode id="DI0_PIN04_ALT3" name="ALT3" signalRef="SD1_WP" inputSelectRegisterRef="IOMUXC_USDHC1_WP_ON_SELECT_INPUT"/>
      <mode id="DI0_PIN04_ALT4" name="ALT4" signalRef="SDMA_DEBUG_YIELD"/>
      <mode id="DI0_PIN04_ALT5" name="ALT5" signalRef="GPIO4_IO20"/>
      <mode id="DI0_PIN04_ALT6" name="ALT6" signalRef="MMDC_DEBUG04"/>
      <mode id="DI0_PIN04_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR11"/>
    </padNet>
    <padNet id="padNet.DI0_PIN15" name="DI0_PIN15" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DI0_PIN15</alias>
      <connectionRef ref="bga.N21"/>
      <mode id="DI0_PIN15_ALT0" name="ALT0" signalRef="IPU1_DI0_PIN15"/>
      <mode id="DI0_PIN15_ALT1" name="ALT1" signalRef="IPU2_DI0_PIN15"/>
      <mode id="DI0_PIN15_ALT2" name="ALT2" signalRef="AUD6_TXC"/>
      <mode id="DI0_PIN15_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT29"/>
      <mode id="DI0_PIN15_ALT4" name="ALT4" signalRef="SDMA_DEBUG_CORE_STATE1"/>
      <mode id="DI0_PIN15_ALT5" name="ALT5" signalRef="GPIO4_IO17"/>
      <mode id="DI0_PIN15_ALT6" name="ALT6" signalRef="MMDC_DEBUG01"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA00" name="DISP0_DATA00" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT0</alias>
      <connectionRef ref="bga.P24"/>
      <mode id="DISP0_DATA00_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA00"/>
      <mode id="DISP0_DATA00_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA00"/>
      <mode id="DISP0_DATA00_ALT2" name="ALT2" signalRef="ECSPI3_SCLK"/>
      <mode id="DISP0_DATA00_ALT3" name="ALT3" signalRef="SD1_DEBUG0"/>
      <mode id="DISP0_DATA00_ALT4" name="ALT4" signalRef="SDMA_DEBUG_CORE_RUN"/>
      <mode id="DISP0_DATA00_ALT5" name="ALT5" signalRef="GPIO4_IO21"/>
      <mode id="DISP0_DATA00_ALT6" name="ALT6" signalRef="MMDC_DEBUG05"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA01" name="DISP0_DATA01" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT1</alias>
      <connectionRef ref="bga.P22"/>
      <mode id="DISP0_DATA01_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA01"/>
      <mode id="DISP0_DATA01_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA01"/>
      <mode id="DISP0_DATA01_ALT2" name="ALT2" signalRef="ECSPI3_MOSI"/>
      <mode id="DISP0_DATA01_ALT3" name="ALT3" signalRef="SD1_DEBUG1"/>
      <mode id="DISP0_DATA01_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVENT_CHANNEL_SEL"/>
      <mode id="DISP0_DATA01_ALT5" name="ALT5" signalRef="GPIO4_IO22"/>
      <mode id="DISP0_DATA01_ALT6" name="ALT6" signalRef="MMDC_DEBUG06"/>
      <mode id="DISP0_DATA01_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR12"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA02" name="DISP0_DATA02" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT2</alias>
      <connectionRef ref="bga.P23"/>
      <mode id="DISP0_DATA02_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA02"/>
      <mode id="DISP0_DATA02_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA02"/>
      <mode id="DISP0_DATA02_ALT2" name="ALT2" signalRef="ECSPI3_MISO"/>
      <mode id="DISP0_DATA02_ALT3" name="ALT3" signalRef="SD1_DEBUG2"/>
      <mode id="DISP0_DATA02_ALT4" name="ALT4" signalRef="SDMA_DEBUG_MODE"/>
      <mode id="DISP0_DATA02_ALT5" name="ALT5" signalRef="GPIO4_IO23"/>
      <mode id="DISP0_DATA02_ALT6" name="ALT6" signalRef="MMDC_DEBUG07"/>
      <mode id="DISP0_DATA02_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR13"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA03" name="DISP0_DATA03" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT3</alias>
      <connectionRef ref="bga.P21"/>
      <mode id="DISP0_DATA03_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA03"/>
      <mode id="DISP0_DATA03_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA03"/>
      <mode id="DISP0_DATA03_ALT2" name="ALT2" signalRef="ECSPI3_SS0"/>
      <mode id="DISP0_DATA03_ALT3" name="ALT3" signalRef="SD1_DEBUG3"/>
      <mode id="DISP0_DATA03_ALT4" name="ALT4" signalRef="SDMA_DEBUG_BUS_ERROR"/>
      <mode id="DISP0_DATA03_ALT5" name="ALT5" signalRef="GPIO4_IO24"/>
      <mode id="DISP0_DATA03_ALT6" name="ALT6" signalRef="MMDC_DEBUG08"/>
      <mode id="DISP0_DATA03_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR14"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA04" name="DISP0_DATA04" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT4</alias>
      <connectionRef ref="bga.P20"/>
      <mode id="DISP0_DATA04_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA04"/>
      <mode id="DISP0_DATA04_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA04"/>
      <mode id="DISP0_DATA04_ALT2" name="ALT2" signalRef="ECSPI3_SS1"/>
      <mode id="DISP0_DATA04_ALT3" name="ALT3" signalRef="SD1_DEBUG4"/>
      <mode id="DISP0_DATA04_ALT4" name="ALT4" signalRef="SDMA_DEBUG_BUS_RWB"/>
      <mode id="DISP0_DATA04_ALT5" name="ALT5" signalRef="GPIO4_IO25"/>
      <mode id="DISP0_DATA04_ALT6" name="ALT6" signalRef="MMDC_DEBUG09"/>
      <mode id="DISP0_DATA04_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR15"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA05" name="DISP0_DATA05" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT5</alias>
      <connectionRef ref="bga.R25"/>
      <mode id="DISP0_DATA05_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA05"/>
      <mode id="DISP0_DATA05_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA05"/>
      <mode id="DISP0_DATA05_ALT2" name="ALT2" signalRef="ECSPI3_SS2"/>
      <mode id="DISP0_DATA05_ALT3" name="ALT3" signalRef="AUD6_RXFS"/>
      <mode id="DISP0_DATA05_ALT4" name="ALT4" signalRef="SDMA_DEBUG_MATCHED_DMBUS"/>
      <mode id="DISP0_DATA05_ALT5" name="ALT5" signalRef="GPIO4_IO26"/>
      <mode id="DISP0_DATA05_ALT6" name="ALT6" signalRef="MMDC_DEBUG10"/>
      <mode id="DISP0_DATA05_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR16"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA06" name="DISP0_DATA06" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT6</alias>
      <connectionRef ref="bga.R23"/>
      <mode id="DISP0_DATA06_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA06"/>
      <mode id="DISP0_DATA06_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA06"/>
      <mode id="DISP0_DATA06_ALT2" name="ALT2" signalRef="ECSPI3_SS3"/>
      <mode id="DISP0_DATA06_ALT3" name="ALT3" signalRef="AUD6_RXC"/>
      <mode id="DISP0_DATA06_ALT4" name="ALT4" signalRef="SDMA_DEBUG_RTBUFFER_WRITE"/>
      <mode id="DISP0_DATA06_ALT5" name="ALT5" signalRef="GPIO4_IO27"/>
      <mode id="DISP0_DATA06_ALT6" name="ALT6" signalRef="MMDC_DEBUG11"/>
      <mode id="DISP0_DATA06_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR17"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA07" name="DISP0_DATA07" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT7</alias>
      <connectionRef ref="bga.R24"/>
      <mode id="DISP0_DATA07_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA07"/>
      <mode id="DISP0_DATA07_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA07"/>
      <mode id="DISP0_DATA07_ALT2" name="ALT2" signalRef="ECSPI3_RDY"/>
      <mode id="DISP0_DATA07_ALT3" name="ALT3" signalRef="SD1_DEBUG5"/>
      <mode id="DISP0_DATA07_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVENT_CHANNEL0"/>
      <mode id="DISP0_DATA07_ALT5" name="ALT5" signalRef="GPIO4_IO28"/>
      <mode id="DISP0_DATA07_ALT6" name="ALT6" signalRef="MMDC_DEBUG12"/>
      <mode id="DISP0_DATA07_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR18"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA08" name="DISP0_DATA08" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT8</alias>
      <connectionRef ref="bga.R22"/>
      <mode id="DISP0_DATA08_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA08"/>
      <mode id="DISP0_DATA08_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA08"/>
      <mode id="DISP0_DATA08_ALT2" name="ALT2" signalRef="PWM1_OUT"/>
      <mode id="DISP0_DATA08_ALT3" name="ALT3" signalRef="WDOG1_B"/>
      <mode id="DISP0_DATA08_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVENT_CHANNEL1"/>
      <mode id="DISP0_DATA08_ALT5" name="ALT5" signalRef="GPIO4_IO29"/>
      <mode id="DISP0_DATA08_ALT6" name="ALT6" signalRef="MMDC_DEBUG13"/>
      <mode id="DISP0_DATA08_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR19"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA09" name="DISP0_DATA09" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT9</alias>
      <connectionRef ref="bga.T25"/>
      <mode id="DISP0_DATA09_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA09"/>
      <mode id="DISP0_DATA09_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA09"/>
      <mode id="DISP0_DATA09_ALT2" name="ALT2" signalRef="PWM2_OUT"/>
      <mode id="DISP0_DATA09_ALT3" name="ALT3" signalRef="WDOG2_B"/>
      <mode id="DISP0_DATA09_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVENT_CHANNEL2"/>
      <mode id="DISP0_DATA09_ALT5" name="ALT5" signalRef="GPIO4_IO30"/>
      <mode id="DISP0_DATA09_ALT6" name="ALT6" signalRef="MMDC_DEBUG14"/>
      <mode id="DISP0_DATA09_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR20"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA10" name="DISP0_DATA10" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT10</alias>
      <connectionRef ref="bga.R21"/>
      <mode id="DISP0_DATA10_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA10"/>
      <mode id="DISP0_DATA10_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA10"/>
      <mode id="DISP0_DATA10_ALT3" name="ALT3" signalRef="SD1_DEBUG6"/>
      <mode id="DISP0_DATA10_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVENT_CHANNEL3"/>
      <mode id="DISP0_DATA10_ALT5" name="ALT5" signalRef="GPIO4_IO31"/>
      <mode id="DISP0_DATA10_ALT6" name="ALT6" signalRef="MMDC_DEBUG15"/>
      <mode id="DISP0_DATA10_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR21"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA11" name="DISP0_DATA11" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT11</alias>
      <connectionRef ref="bga.T23"/>
      <mode id="DISP0_DATA11_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA11"/>
      <mode id="DISP0_DATA11_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA11"/>
      <mode id="DISP0_DATA11_ALT3" name="ALT3" signalRef="SD1_DEBUG7"/>
      <mode id="DISP0_DATA11_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVENT_CHANNEL4"/>
      <mode id="DISP0_DATA11_ALT5" name="ALT5" signalRef="GPIO5_IO05"/>
      <mode id="DISP0_DATA11_ALT6" name="ALT6" signalRef="MMDC_DEBUG16"/>
      <mode id="DISP0_DATA11_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR22"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA12" name="DISP0_DATA12" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT12</alias>
      <connectionRef ref="bga.T24"/>
      <mode id="DISP0_DATA12_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA12"/>
      <mode id="DISP0_DATA12_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA12"/>
      <mode id="DISP0_DATA12_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVENT_CHANNEL5"/>
      <mode id="DISP0_DATA12_ALT5" name="ALT5" signalRef="GPIO5_IO06"/>
      <mode id="DISP0_DATA12_ALT6" name="ALT6" signalRef="MMDC_DEBUG17"/>
      <mode id="DISP0_DATA12_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR23"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA13" name="DISP0_DATA13" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT13</alias>
      <connectionRef ref="bga.R20"/>
      <mode id="DISP0_DATA13_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA13"/>
      <mode id="DISP0_DATA13_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA13"/>
      <mode id="DISP0_DATA13_ALT3" name="ALT3" signalRef="AUD5_RXFS" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_RXFS_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA13_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES0"/>
      <mode id="DISP0_DATA13_ALT5" name="ALT5" signalRef="GPIO5_IO07"/>
      <mode id="DISP0_DATA13_ALT6" name="ALT6" signalRef="MMDC_DEBUG18"/>
      <mode id="DISP0_DATA13_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR24"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA14" name="DISP0_DATA14" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT14</alias>
      <connectionRef ref="bga.U25"/>
      <mode id="DISP0_DATA14_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA14"/>
      <mode id="DISP0_DATA14_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA14"/>
      <mode id="DISP0_DATA14_ALT3" name="ALT3" signalRef="AUD5_RXC" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_RXCLK_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA14_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES1"/>
      <mode id="DISP0_DATA14_ALT5" name="ALT5" signalRef="GPIO5_IO08"/>
      <mode id="DISP0_DATA14_ALT6" name="ALT6" signalRef="MMDC_DEBUG19"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA15" name="DISP0_DATA15" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT15</alias>
      <connectionRef ref="bga.T22"/>
      <mode id="DISP0_DATA15_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA15"/>
      <mode id="DISP0_DATA15_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA15"/>
      <mode id="DISP0_DATA15_ALT2" name="ALT2" signalRef="ECSPI1_SS1" inputSelectRegisterRef="IOMUXC_ECSPI1_SS1_SELECT_INPUT"/>
      <mode id="DISP0_DATA15_ALT3" name="ALT3" signalRef="ECSPI2_SS1" inputSelectRegisterRef="IOMUXC_ECSPI2_SS1_SELECT_INPUT"/>
      <mode id="DISP0_DATA15_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES2"/>
      <mode id="DISP0_DATA15_ALT5" name="ALT5" signalRef="GPIO5_IO09"/>
      <mode id="DISP0_DATA15_ALT6" name="ALT6" signalRef="MMDC_DEBUG20"/>
      <mode id="DISP0_DATA15_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR25"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA16" name="DISP0_DATA16" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT16</alias>
      <connectionRef ref="bga.T21"/>
      <mode id="DISP0_DATA16_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA16"/>
      <mode id="DISP0_DATA16_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA16"/>
      <mode id="DISP0_DATA16_ALT2" name="ALT2" signalRef="ECSPI2_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI2_MOSI_SELECT_INPUT"/>
      <mode id="DISP0_DATA16_ALT3" name="ALT3" signalRef="AUD5_TXC" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA16_ALT4" name="ALT4" signalRef="SDMA_EXT_EVENT0" inputSelectRegisterRef="IOMUXC_SDMA_EVENTS14_SELECT_INPUT"/>
      <mode id="DISP0_DATA16_ALT5" name="ALT5" signalRef="GPIO5_IO10"/>
      <mode id="DISP0_DATA16_ALT6" name="ALT6" signalRef="MMDC_DEBUG21"/>
      <mode id="DISP0_DATA16_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR26"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA17" name="DISP0_DATA17" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT17</alias>
      <connectionRef ref="bga.U24"/>
      <mode id="DISP0_DATA17_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA17"/>
      <mode id="DISP0_DATA17_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA17"/>
      <mode id="DISP0_DATA17_ALT2" name="ALT2" signalRef="ECSPI2_MISO" inputSelectRegisterRef="IOMUXC_ECSPI2_MISO_SELECT_INPUT"/>
      <mode id="DISP0_DATA17_ALT3" name="ALT3" signalRef="AUD5_TXD" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA17_ALT4" name="ALT4" signalRef="SDMA_EXT_EVENT1" inputSelectRegisterRef="IOMUXC_SDMA_EVENTS15_SELECT_INPUT"/>
      <mode id="DISP0_DATA17_ALT5" name="ALT5" signalRef="GPIO5_IO11"/>
      <mode id="DISP0_DATA17_ALT6" name="ALT6" signalRef="MMDC_DEBUG22"/>
      <mode id="DISP0_DATA17_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR27"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA18" name="DISP0_DATA18" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT18</alias>
      <connectionRef ref="bga.V25"/>
      <mode id="DISP0_DATA18_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA18"/>
      <mode id="DISP0_DATA18_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA18"/>
      <mode id="DISP0_DATA18_ALT2" name="ALT2" signalRef="ECSPI2_SS0" inputSelectRegisterRef="IOMUXC_ECSPI2_SS0_SELECT_INPUT"/>
      <mode id="DISP0_DATA18_ALT3" name="ALT3" signalRef="AUD5_TXFS" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA18_ALT4" name="ALT4" signalRef="AUD4_RXFS" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_RXFS_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA18_ALT5" name="ALT5" signalRef="GPIO5_IO12"/>
      <mode id="DISP0_DATA18_ALT6" name="ALT6" signalRef="MMDC_DEBUG23"/>
      <mode id="DISP0_DATA18_ALT7" name="ALT7" signalRef="EIM_CS2"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA19" name="DISP0_DATA19" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT19</alias>
      <connectionRef ref="bga.U23"/>
      <mode id="DISP0_DATA19_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA19"/>
      <mode id="DISP0_DATA19_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA19"/>
      <mode id="DISP0_DATA19_ALT2" name="ALT2" signalRef="ECSPI2_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="DISP0_DATA19_ALT3" name="ALT3" signalRef="AUD5_RXD" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA19_ALT4" name="ALT4" signalRef="AUD4_RXC" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_RXCLK_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA19_ALT5" name="ALT5" signalRef="GPIO5_IO13"/>
      <mode id="DISP0_DATA19_ALT6" name="ALT6" signalRef="MMDC_DEBUG24"/>
      <mode id="DISP0_DATA19_ALT7" name="ALT7" signalRef="EIM_CS3"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA20" name="DISP0_DATA20" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT20</alias>
      <connectionRef ref="bga.U22"/>
      <mode id="DISP0_DATA20_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA20"/>
      <mode id="DISP0_DATA20_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA20"/>
      <mode id="DISP0_DATA20_ALT2" name="ALT2" signalRef="ECSPI1_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="DISP0_DATA20_ALT3" name="ALT3" signalRef="AUD4_TXC" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA20_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES7"/>
      <mode id="DISP0_DATA20_ALT5" name="ALT5" signalRef="GPIO5_IO14"/>
      <mode id="DISP0_DATA20_ALT6" name="ALT6" signalRef="MMDC_DEBUG25"/>
      <mode id="DISP0_DATA20_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR28"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA21" name="DISP0_DATA21" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT21</alias>
      <connectionRef ref="bga.T20"/>
      <mode id="DISP0_DATA21_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA21"/>
      <mode id="DISP0_DATA21_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA21"/>
      <mode id="DISP0_DATA21_ALT2" name="ALT2" signalRef="ECSPI1_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI1_MOSI_SELECT_INPUT"/>
      <mode id="DISP0_DATA21_ALT3" name="ALT3" signalRef="AUD4_TXD" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA21_ALT4" name="ALT4" signalRef="SDMA_DEBUG_BUS_DEVICE0"/>
      <mode id="DISP0_DATA21_ALT5" name="ALT5" signalRef="GPIO5_IO15"/>
      <mode id="DISP0_DATA21_ALT6" name="ALT6" signalRef="MMDC_DEBUG26"/>
      <mode id="DISP0_DATA21_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR29"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA22" name="DISP0_DATA22" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT22</alias>
      <connectionRef ref="bga.V24"/>
      <mode id="DISP0_DATA22_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA22"/>
      <mode id="DISP0_DATA22_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA22"/>
      <mode id="DISP0_DATA22_ALT2" name="ALT2" signalRef="ECSPI1_MISO" inputSelectRegisterRef="IOMUXC_ECSPI1_MISO_SELECT_INPUT"/>
      <mode id="DISP0_DATA22_ALT3" name="ALT3" signalRef="AUD4_TXFS" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA22_ALT4" name="ALT4" signalRef="SDMA_DEBUG_BUS_DEVICE1"/>
      <mode id="DISP0_DATA22_ALT5" name="ALT5" signalRef="GPIO5_IO16"/>
      <mode id="DISP0_DATA22_ALT6" name="ALT6" signalRef="MMDC_DEBUG27"/>
      <mode id="DISP0_DATA22_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR30"/>
    </padNet>
    <padNet id="padNet.DISP0_DATA23" name="DISP0_DATA23" padType="GPIO" powerGroupRef="pg.NVCC_LCD">
      <alias>DISP0_DAT23</alias>
      <connectionRef ref="bga.W24"/>
      <mode id="DISP0_DATA23_ALT0" name="ALT0" signalRef="IPU1_DISP0_DATA23"/>
      <mode id="DISP0_DATA23_ALT1" name="ALT1" signalRef="IPU2_DISP0_DATA23"/>
      <mode id="DISP0_DATA23_ALT2" name="ALT2" signalRef="ECSPI1_SS0" inputSelectRegisterRef="IOMUXC_ECSPI1_SS0_SELECT_INPUT"/>
      <mode id="DISP0_DATA23_ALT3" name="ALT3" signalRef="AUD4_RXD" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT"/>
      <mode id="DISP0_DATA23_ALT4" name="ALT4" signalRef="SDMA_DEBUG_BUS_DEVICE2"/>
      <mode id="DISP0_DATA23_ALT5" name="ALT5" signalRef="GPIO5_IO17"/>
      <mode id="DISP0_DATA23_ALT6" name="ALT6" signalRef="MMDC_DEBUG28"/>
      <mode id="DISP0_DATA23_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR31"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR00" name="DRAM_ADDR00" signalRef="DRAM_ADDR00" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A0</alias>
      <connectionRef ref="bga.ZAC14"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR01" name="DRAM_ADDR01" signalRef="DRAM_ADDR01" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A1</alias>
      <connectionRef ref="bga.ZAB14"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR02" name="DRAM_ADDR02" signalRef="DRAM_ADDR02" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A2</alias>
      <connectionRef ref="bga.ZAA14"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR03" name="DRAM_ADDR03" signalRef="DRAM_ADDR03" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A3</alias>
      <connectionRef ref="bga.Y14"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR04" name="DRAM_ADDR04" signalRef="DRAM_ADDR04" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A4</alias>
      <connectionRef ref="bga.W14"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR05" name="DRAM_ADDR05" signalRef="DRAM_ADDR05" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A5</alias>
      <connectionRef ref="bga.ZAE13"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR06" name="DRAM_ADDR06" signalRef="DRAM_ADDR06" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A6</alias>
      <connectionRef ref="bga.ZAC13"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR07" name="DRAM_ADDR07" signalRef="DRAM_ADDR07" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A7</alias>
      <connectionRef ref="bga.Y13"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR08" name="DRAM_ADDR08" signalRef="DRAM_ADDR08" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A8</alias>
      <connectionRef ref="bga.ZAB13"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR09" name="DRAM_ADDR09" signalRef="DRAM_ADDR09" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A9</alias>
      <connectionRef ref="bga.ZAE12"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR10" name="DRAM_ADDR10" signalRef="DRAM_ADDR10" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A10</alias>
      <connectionRef ref="bga.ZAA15"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR11" name="DRAM_ADDR11" signalRef="DRAM_ADDR11" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A11</alias>
      <connectionRef ref="bga.ZAC12"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR12" name="DRAM_ADDR12" signalRef="DRAM_ADDR12" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A12</alias>
      <connectionRef ref="bga.ZAD12"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR13" name="DRAM_ADDR13" signalRef="DRAM_ADDR13" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A13</alias>
      <connectionRef ref="bga.ZAC17"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR14" name="DRAM_ADDR14" signalRef="DRAM_ADDR14" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A14</alias>
      <connectionRef ref="bga.ZAA12"/>
    </padNet>
    <padNet id="padNet.DRAM_ADDR15" name="DRAM_ADDR15" signalRef="DRAM_ADDR15" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_A15</alias>
      <connectionRef ref="bga.Y12"/>
    </padNet>
    <padNet id="padNet.DRAM_CAS" name="DRAM_CAS" signalRef="DRAM_CAS" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_CAS</alias>
      <connectionRef ref="bga.ZAE16"/>
    </padNet>
    <padNet id="padNet.DRAM_CS0" name="DRAM_CS0" signalRef="DRAM_CS0" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_CS0</alias>
      <connectionRef ref="bga.Y16"/>
    </padNet>
    <padNet id="padNet.DRAM_CS1" name="DRAM_CS1" signalRef="DRAM_CS1" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_CS1</alias>
      <connectionRef ref="bga.ZAD17"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA00" name="DRAM_DATA00" signalRef="DRAM_DATA00" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D0</alias>
      <connectionRef ref="bga.ZAD02"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA01" name="DRAM_DATA01" signalRef="DRAM_DATA01" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D1</alias>
      <connectionRef ref="bga.ZAE02"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA02" name="DRAM_DATA02" signalRef="DRAM_DATA02" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D2</alias>
      <connectionRef ref="bga.ZAC04"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA03" name="DRAM_DATA03" signalRef="DRAM_DATA03" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D3</alias>
      <connectionRef ref="bga.ZAA05"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA04" name="DRAM_DATA04" signalRef="DRAM_DATA04" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D4</alias>
      <connectionRef ref="bga.ZAC01"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA05" name="DRAM_DATA05" signalRef="DRAM_DATA05" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D5</alias>
      <connectionRef ref="bga.ZAD01"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA06" name="DRAM_DATA06" signalRef="DRAM_DATA06" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D6</alias>
      <connectionRef ref="bga.ZAB04"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA07" name="DRAM_DATA07" signalRef="DRAM_DATA07" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D7</alias>
      <connectionRef ref="bga.ZAE04"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA08" name="DRAM_DATA08" signalRef="DRAM_DATA08" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D8</alias>
      <connectionRef ref="bga.ZAD05"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA09" name="DRAM_DATA09" signalRef="DRAM_DATA09" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D9</alias>
      <connectionRef ref="bga.ZAE05"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA10" name="DRAM_DATA10" signalRef="DRAM_DATA10" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D10</alias>
      <connectionRef ref="bga.ZAA06"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA11" name="DRAM_DATA11" signalRef="DRAM_DATA11" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D11</alias>
      <connectionRef ref="bga.ZAE07"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA12" name="DRAM_DATA12" signalRef="DRAM_DATA12" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D12</alias>
      <connectionRef ref="bga.ZAB05"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA13" name="DRAM_DATA13" signalRef="DRAM_DATA13" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D13</alias>
      <connectionRef ref="bga.ZAC05"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA14" name="DRAM_DATA14" signalRef="DRAM_DATA14" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D14</alias>
      <connectionRef ref="bga.ZAB06"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA15" name="DRAM_DATA15" signalRef="DRAM_DATA15" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D15</alias>
      <connectionRef ref="bga.ZAC07"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA16" name="DRAM_DATA16" signalRef="DRAM_DATA16" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D16</alias>
      <connectionRef ref="bga.ZAB07"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA17" name="DRAM_DATA17" signalRef="DRAM_DATA17" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D17</alias>
      <connectionRef ref="bga.ZAA08"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA18" name="DRAM_DATA18" signalRef="DRAM_DATA18" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D18</alias>
      <connectionRef ref="bga.ZAB09"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA19" name="DRAM_DATA19" signalRef="DRAM_DATA19" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D19</alias>
      <connectionRef ref="bga.Y09"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA20" name="DRAM_DATA20" signalRef="DRAM_DATA20" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D20</alias>
      <connectionRef ref="bga.Y07"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA21" name="DRAM_DATA21" signalRef="DRAM_DATA21" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D21</alias>
      <connectionRef ref="bga.Y08"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA22" name="DRAM_DATA22" signalRef="DRAM_DATA22" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D22</alias>
      <connectionRef ref="bga.ZAC08"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA23" name="DRAM_DATA23" signalRef="DRAM_DATA23" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D23</alias>
      <connectionRef ref="bga.ZAA09"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA24" name="DRAM_DATA24" signalRef="DRAM_DATA24" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D24</alias>
      <connectionRef ref="bga.ZAE09"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA25" name="DRAM_DATA25" signalRef="DRAM_DATA25" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D25</alias>
      <connectionRef ref="bga.Y10"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA26" name="DRAM_DATA26" signalRef="DRAM_DATA26" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D26</alias>
      <connectionRef ref="bga.ZAE11"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA27" name="DRAM_DATA27" signalRef="DRAM_DATA27" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D27</alias>
      <connectionRef ref="bga.ZAB11"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA28" name="DRAM_DATA28" signalRef="DRAM_DATA28" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D28</alias>
      <connectionRef ref="bga.ZAC09"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA29" name="DRAM_DATA29" signalRef="DRAM_DATA29" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D29</alias>
      <connectionRef ref="bga.ZAD09"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA30" name="DRAM_DATA30" signalRef="DRAM_DATA30" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D30</alias>
      <connectionRef ref="bga.ZAD11"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA31" name="DRAM_DATA31" signalRef="DRAM_DATA31" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D31</alias>
      <connectionRef ref="bga.ZAC11"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA32" name="DRAM_DATA32" signalRef="DRAM_DATA32" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D32</alias>
      <connectionRef ref="bga.ZAA17"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA33" name="DRAM_DATA33" signalRef="DRAM_DATA33" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D33</alias>
      <connectionRef ref="bga.ZAA18"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA34" name="DRAM_DATA34" signalRef="DRAM_DATA34" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D34</alias>
      <connectionRef ref="bga.ZAC18"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA35" name="DRAM_DATA35" signalRef="DRAM_DATA35" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D35</alias>
      <connectionRef ref="bga.ZAE19"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA36" name="DRAM_DATA36" signalRef="DRAM_DATA36" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D36</alias>
      <connectionRef ref="bga.Y17"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA37" name="DRAM_DATA37" signalRef="DRAM_DATA37" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D37</alias>
      <connectionRef ref="bga.Y18"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA38" name="DRAM_DATA38" signalRef="DRAM_DATA38" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D38</alias>
      <connectionRef ref="bga.ZAB19"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA39" name="DRAM_DATA39" signalRef="DRAM_DATA39" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D39</alias>
      <connectionRef ref="bga.ZAC19"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA40" name="DRAM_DATA40" signalRef="DRAM_DATA40" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D40</alias>
      <connectionRef ref="bga.Y19"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA41" name="DRAM_DATA41" signalRef="DRAM_DATA41" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D41</alias>
      <connectionRef ref="bga.ZAB20"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA42" name="DRAM_DATA42" signalRef="DRAM_DATA42" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D42</alias>
      <connectionRef ref="bga.ZAB21"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA43" name="DRAM_DATA43" signalRef="DRAM_DATA43" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D43</alias>
      <connectionRef ref="bga.ZAD21"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA44" name="DRAM_DATA44" signalRef="DRAM_DATA44" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D44</alias>
      <connectionRef ref="bga.Y20"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA45" name="DRAM_DATA45" signalRef="DRAM_DATA45" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D45</alias>
      <connectionRef ref="bga.ZAA20"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA46" name="DRAM_DATA46" signalRef="DRAM_DATA46" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D46</alias>
      <connectionRef ref="bga.ZAE21"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA47" name="DRAM_DATA47" signalRef="DRAM_DATA47" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D47</alias>
      <connectionRef ref="bga.ZAC21"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA48" name="DRAM_DATA48" signalRef="DRAM_DATA48" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D48</alias>
      <connectionRef ref="bga.ZAC22"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA49" name="DRAM_DATA49" signalRef="DRAM_DATA49" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D49</alias>
      <connectionRef ref="bga.ZAE22"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA50" name="DRAM_DATA50" signalRef="DRAM_DATA50" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D50</alias>
      <connectionRef ref="bga.ZAE24"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA51" name="DRAM_DATA51" signalRef="DRAM_DATA51" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D51</alias>
      <connectionRef ref="bga.ZAC24"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA52" name="DRAM_DATA52" signalRef="DRAM_DATA52" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D52</alias>
      <connectionRef ref="bga.ZAB22"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA53" name="DRAM_DATA53" signalRef="DRAM_DATA53" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D53</alias>
      <connectionRef ref="bga.ZAC23"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA54" name="DRAM_DATA54" signalRef="DRAM_DATA54" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D54</alias>
      <connectionRef ref="bga.ZAD25"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA55" name="DRAM_DATA55" signalRef="DRAM_DATA55" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D55</alias>
      <connectionRef ref="bga.ZAC25"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA56" name="DRAM_DATA56" signalRef="DRAM_DATA56" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D56</alias>
      <connectionRef ref="bga.ZAB25"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA57" name="DRAM_DATA57" signalRef="DRAM_DATA57" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D57</alias>
      <connectionRef ref="bga.ZAA21"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA58" name="DRAM_DATA58" signalRef="DRAM_DATA58" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D58</alias>
      <connectionRef ref="bga.Y25"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA59" name="DRAM_DATA59" signalRef="DRAM_DATA59" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D59</alias>
      <connectionRef ref="bga.Y22"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA60" name="DRAM_DATA60" signalRef="DRAM_DATA60" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D60</alias>
      <connectionRef ref="bga.ZAB23"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA61" name="DRAM_DATA61" signalRef="DRAM_DATA61" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D61</alias>
      <connectionRef ref="bga.ZAA23"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA62" name="DRAM_DATA62" signalRef="DRAM_DATA62" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D62</alias>
      <connectionRef ref="bga.Y23"/>
    </padNet>
    <padNet id="padNet.DRAM_DATA63" name="DRAM_DATA63" signalRef="DRAM_DATA63" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_D63</alias>
      <connectionRef ref="bga.W25"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM0" name="DRAM_DQM0" signalRef="DRAM_DQM0" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM0</alias>
      <connectionRef ref="bga.ZAC03"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM1" name="DRAM_DQM1" signalRef="DRAM_DQM1" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM1</alias>
      <connectionRef ref="bga.ZAC06"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM2" name="DRAM_DQM2" signalRef="DRAM_DQM2" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM2</alias>
      <connectionRef ref="bga.ZAB08"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM3" name="DRAM_DQM3" signalRef="DRAM_DQM3" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM3</alias>
      <connectionRef ref="bga.ZAE10"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM4" name="DRAM_DQM4" signalRef="DRAM_DQM4" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM4</alias>
      <connectionRef ref="bga.ZAB18"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM5" name="DRAM_DQM5" signalRef="DRAM_DQM5" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM5</alias>
      <connectionRef ref="bga.ZAC20"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM6" name="DRAM_DQM6" signalRef="DRAM_DQM6" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM6</alias>
      <connectionRef ref="bga.ZAD24"/>
    </padNet>
    <padNet id="padNet.DRAM_DQM7" name="DRAM_DQM7" signalRef="DRAM_DQM7" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_DQM7</alias>
      <connectionRef ref="bga.Y21"/>
    </padNet>
    <padNet id="padNet.DRAM_ODT0" name="DRAM_ODT0" signalRef="DRAM_ODT0" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDODT0</alias>
      <connectionRef ref="bga.ZAC16"/>
    </padNet>
    <padNet id="padNet.DRAM_ODT1" name="DRAM_ODT1" signalRef="DRAM_ODT1" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDODT1</alias>
      <connectionRef ref="bga.ZAB17"/>
    </padNet>
    <padNet id="padNet.DRAM_RAS" name="DRAM_RAS" signalRef="DRAM_RAS" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_RAS</alias>
      <connectionRef ref="bga.ZAB15"/>
    </padNet>
    <padNet id="padNet.DRAM_RESET" name="DRAM_RESET" signalRef="DRAM_RESET" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_RESET</alias>
      <connectionRef ref="bga.Y06"/>
    </padNet>
    <padNet id="padNet.DRAM_SDBA0" name="DRAM_SDBA0" signalRef="DRAM_SDBA0" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDBA0</alias>
      <connectionRef ref="bga.ZAC15"/>
    </padNet>
    <padNet id="padNet.DRAM_SDBA1" name="DRAM_SDBA1" signalRef="DRAM_SDBA1" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDBA1</alias>
      <connectionRef ref="bga.Y15"/>
    </padNet>
    <padNet id="padNet.DRAM_SDBA2" name="DRAM_SDBA2" signalRef="DRAM_SDBA2" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDBA2</alias>
      <connectionRef ref="bga.ZAB12"/>
    </padNet>
    <padNet id="padNet.DRAM_SDCKE0" name="DRAM_SDCKE0" signalRef="DRAM_SDCKE0" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDCKE0</alias>
      <connectionRef ref="bga.Y11"/>
    </padNet>
    <padNet id="padNet.DRAM_SDCKE1" name="DRAM_SDCKE1" signalRef="DRAM_SDCKE1" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDCKE1</alias>
      <connectionRef ref="bga.ZAA11"/>
    </padNet>
    <padNet id="padNet.DRAM_SDCLK0_N" name="DRAM_SDCLK0_N" signalRef="DRAM_SDCLK0_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDCLK_0_B</alias>
      <connectionRef ref="bga.ZAE15"/>
    </padNet>
    <padNet id="padNet.DRAM_SDCLK0_P" name="DRAM_SDCLK0_P" signalRef="DRAM_SDCLK0_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDCLK_0</alias>
      <connectionRef ref="bga.ZAD15"/>
    </padNet>
    <padNet id="padNet.DRAM_SDCLK1_N" name="DRAM_SDCLK1_N" signalRef="DRAM_SDCLK1_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDCLK_1_B</alias>
      <connectionRef ref="bga.ZAE14"/>
    </padNet>
    <padNet id="padNet.DRAM_SDCLK1_P" name="DRAM_SDCLK1_P" signalRef="DRAM_SDCLK1_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDCLK_1</alias>
      <connectionRef ref="bga.ZAD14"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS0_N" name="DRAM_SDQS0_N" signalRef="DRAM_SDQS0_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS0_B</alias>
      <connectionRef ref="bga.ZAD03"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS0_P" name="DRAM_SDQS0_P" signalRef="DRAM_SDQS0_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS0</alias>
      <connectionRef ref="bga.ZAE03"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS1_N" name="DRAM_SDQS1_N" signalRef="DRAM_SDQS1_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS1_B</alias>
      <connectionRef ref="bga.ZAE06"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS1_P" name="DRAM_SDQS1_P" signalRef="DRAM_SDQS1_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS1</alias>
      <connectionRef ref="bga.ZAD06"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS2_N" name="DRAM_SDQS2_N" signalRef="DRAM_SDQS2_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS2_B</alias>
      <connectionRef ref="bga.ZAE08"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS2_P" name="DRAM_SDQS2_P" signalRef="DRAM_SDQS2_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS2</alias>
      <connectionRef ref="bga.ZAD08"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS3_N" name="DRAM_SDQS3_N" signalRef="DRAM_SDQS3_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS3_B</alias>
      <connectionRef ref="bga.ZAB10"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS3_P" name="DRAM_SDQS3_P" signalRef="DRAM_SDQS3_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS3</alias>
      <connectionRef ref="bga.ZAC10"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS4_N" name="DRAM_SDQS4_N" signalRef="DRAM_SDQS4_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS4_B</alias>
      <connectionRef ref="bga.ZAE18"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS4_P" name="DRAM_SDQS4_P" signalRef="DRAM_SDQS4_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS4</alias>
      <connectionRef ref="bga.ZAD18"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS5_N" name="DRAM_SDQS5_N" signalRef="DRAM_SDQS5_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS5_B</alias>
      <connectionRef ref="bga.ZAE20"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS5_P" name="DRAM_SDQS5_P" signalRef="DRAM_SDQS5_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS5</alias>
      <connectionRef ref="bga.ZAD20"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS6_N" name="DRAM_SDQS6_N" signalRef="DRAM_SDQS6_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS6_B</alias>
      <connectionRef ref="bga.ZAE23"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS6_P" name="DRAM_SDQS6_P" signalRef="DRAM_SDQS6_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS6</alias>
      <connectionRef ref="bga.ZAD23"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS7_N" name="DRAM_SDQS7_N" signalRef="DRAM_SDQS7_N" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS7_B</alias>
      <connectionRef ref="bga.ZAA24"/>
    </padNet>
    <padNet id="padNet.DRAM_SDQS7_P" name="DRAM_SDQS7_P" signalRef="DRAM_SDQS7_P" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDQS7</alias>
      <connectionRef ref="bga.ZAA25"/>
    </padNet>
    <padNet id="padNet.DRAM_SDWE" name="DRAM_SDWE" signalRef="DRAM_SDWE" powerGroupRef="pg.NVCC_DRAM">
      <alias>DRAM_SDWE</alias>
      <connectionRef ref="bga.ZAB16"/>
    </padNet>
    <padNet id="padNet.DRAM_VREF" name="DRAM_VREF" signalRef="DRAM_VREF" supplyRail="true">
      <alias>DRAM_VREF</alias>
      <connectionRef ref="bga.ZAC02"/>
    </padNet>
    <padNet id="padNet.DRAM_ZQPAD" name="DRAM_ZQPAD" signalRef="DRAM_ZQPAD" powerGroupRef="pg.NVCC_DRAM" supplyRail="true">
      <alias>ZQPAD</alias>
      <connectionRef ref="bga.ZAE17"/>
    </padNet>
    <padNet id="padNet.DSI_CLK0_N" name="DSI_CLK0_N" signalRef="DSI_CLK0_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>DSI_CLK0M</alias>
      <connectionRef ref="bga.H03"/>
    </padNet>
    <padNet id="padNet.DSI_CLK0_P" name="DSI_CLK0_P" signalRef="DSI_CLK0_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>DSI_CLK0P</alias>
      <connectionRef ref="bga.H04"/>
    </padNet>
    <padNet id="padNet.DSI_DATA0_N" name="DSI_DATA0_N" signalRef="DSI_DATA0_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>DSI_D0M</alias>
      <connectionRef ref="bga.G02"/>
    </padNet>
    <padNet id="padNet.DSI_DATA0_P" name="DSI_DATA0_P" signalRef="DSI_DATA0_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>DSI_D0P</alias>
      <connectionRef ref="bga.G01"/>
    </padNet>
    <padNet id="padNet.DSI_DATA1_N" name="DSI_DATA1_N" signalRef="DSI_DATA1_N" powerGroupRef="pg.NVCC_MIPI">
      <alias>DSI_D1M</alias>
      <connectionRef ref="bga.H02"/>
    </padNet>
    <padNet id="padNet.DSI_DATA1_P" name="DSI_DATA1_P" signalRef="DSI_DATA1_P" powerGroupRef="pg.NVCC_MIPI">
      <alias>DSI_D1P</alias>
      <connectionRef ref="bga.H01"/>
    </padNet>
    <padNet id="padNet.DSI_REXT" name="DSI_REXT" signalRef="DSI_REXT" powerGroupRef="pg.DSI_REXT" supplyRail="true">
      <alias>DSI_REXT</alias>
      <connectionRef ref="bga.G04"/>
    </padNet>
    <padNet id="padNet.EIM_AD00" name="EIM_AD00" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA0</alias>
      <connectionRef ref="bga.L20"/>
      <mode id="EIM_AD00_ALT0" name="ALT0" signalRef="EIM_AD00"/>
      <mode id="EIM_AD00_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA09"/>
      <mode id="EIM_AD00_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA09"/>
      <mode id="EIM_AD00_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT02"/>
      <mode id="EIM_AD00_ALT5" name="ALT5" signalRef="GPIO3_IO00"/>
      <mode id="EIM_AD00_ALT6" name="ALT6" signalRef="TPSMP_HDATA14"/>
      <mode id="EIM_AD00_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG00"/>
    </padNet>
    <padNet id="padNet.EIM_AD01" name="EIM_AD01" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA1</alias>
      <connectionRef ref="bga.J25"/>
      <mode id="EIM_AD01_ALT0" name="ALT0" signalRef="EIM_AD01"/>
      <mode id="EIM_AD01_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA08"/>
      <mode id="EIM_AD01_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA08"/>
      <mode id="EIM_AD01_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT03"/>
      <mode id="EIM_AD01_ALT4" name="ALT4" signalRef="USB_PHY1_TSTI_TX_LS_MODE"/>
      <mode id="EIM_AD01_ALT5" name="ALT5" signalRef="GPIO3_IO01"/>
      <mode id="EIM_AD01_ALT6" name="ALT6" signalRef="TPSMP_HDATA15"/>
      <mode id="EIM_AD01_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG01"/>
    </padNet>
    <padNet id="padNet.EIM_AD02" name="EIM_AD02" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA2</alias>
      <connectionRef ref="bga.L21"/>
      <mode id="EIM_AD02_ALT0" name="ALT0" signalRef="EIM_AD02"/>
      <mode id="EIM_AD02_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA07"/>
      <mode id="EIM_AD02_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA07"/>
      <mode id="EIM_AD02_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT04"/>
      <mode id="EIM_AD02_ALT4" name="ALT4" signalRef="USB_PHY1_TSTI_TX_HS_MODE"/>
      <mode id="EIM_AD02_ALT5" name="ALT5" signalRef="GPIO3_IO02"/>
      <mode id="EIM_AD02_ALT6" name="ALT6" signalRef="TPSMP_HDATA16"/>
      <mode id="EIM_AD02_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG02"/>
    </padNet>
    <padNet id="padNet.EIM_AD03" name="EIM_AD03" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA3</alias>
      <connectionRef ref="bga.K24"/>
      <mode id="EIM_AD03_ALT0" name="ALT0" signalRef="EIM_AD03"/>
      <mode id="EIM_AD03_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA06"/>
      <mode id="EIM_AD03_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA06"/>
      <mode id="EIM_AD03_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT05"/>
      <mode id="EIM_AD03_ALT4" name="ALT4" signalRef="USB_PHY1_TSTI_TX_HIZ"/>
      <mode id="EIM_AD03_ALT5" name="ALT5" signalRef="GPIO3_IO03"/>
      <mode id="EIM_AD03_ALT6" name="ALT6" signalRef="TPSMP_HDATA17"/>
      <mode id="EIM_AD03_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG03"/>
    </padNet>
    <padNet id="padNet.EIM_AD04" name="EIM_AD04" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA4</alias>
      <connectionRef ref="bga.L22"/>
      <mode id="EIM_AD04_ALT0" name="ALT0" signalRef="EIM_AD04"/>
      <mode id="EIM_AD04_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA05"/>
      <mode id="EIM_AD04_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA05"/>
      <mode id="EIM_AD04_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT06"/>
      <mode id="EIM_AD04_ALT4" name="ALT4" signalRef="USB_PHY1_TSTI_TX_EN"/>
      <mode id="EIM_AD04_ALT5" name="ALT5" signalRef="GPIO3_IO04"/>
      <mode id="EIM_AD04_ALT6" name="ALT6" signalRef="TPSMP_HDATA18"/>
      <mode id="EIM_AD04_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG04"/>
    </padNet>
    <padNet id="padNet.EIM_AD05" name="EIM_AD05" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA5</alias>
      <connectionRef ref="bga.L23"/>
      <mode id="EIM_AD05_ALT0" name="ALT0" signalRef="EIM_AD05"/>
      <mode id="EIM_AD05_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA04"/>
      <mode id="EIM_AD05_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA04"/>
      <mode id="EIM_AD05_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT07"/>
      <mode id="EIM_AD05_ALT4" name="ALT4" signalRef="USB_PHY1_TSTI_TX_DP"/>
      <mode id="EIM_AD05_ALT5" name="ALT5" signalRef="GPIO3_IO05"/>
      <mode id="EIM_AD05_ALT6" name="ALT6" signalRef="TPSMP_HDATA19"/>
      <mode id="EIM_AD05_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG05"/>
    </padNet>
    <padNet id="padNet.EIM_AD06" name="EIM_AD06" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA6</alias>
      <connectionRef ref="bga.K25"/>
      <mode id="EIM_AD06_ALT0" name="ALT0" signalRef="EIM_AD06"/>
      <mode id="EIM_AD06_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA03"/>
      <mode id="EIM_AD06_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA03"/>
      <mode id="EIM_AD06_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT08"/>
      <mode id="EIM_AD06_ALT4" name="ALT4" signalRef="USB_PHY1_TSTI_TX_DN"/>
      <mode id="EIM_AD06_ALT5" name="ALT5" signalRef="GPIO3_IO06"/>
      <mode id="EIM_AD06_ALT6" name="ALT6" signalRef="TPSMP_HDATA20"/>
      <mode id="EIM_AD06_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG06"/>
    </padNet>
    <padNet id="padNet.EIM_AD07" name="EIM_AD07" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA7</alias>
      <connectionRef ref="bga.L25"/>
      <mode id="EIM_AD07_ALT0" name="ALT0" signalRef="EIM_AD07"/>
      <mode id="EIM_AD07_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA02"/>
      <mode id="EIM_AD07_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA02"/>
      <mode id="EIM_AD07_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT09"/>
      <mode id="EIM_AD07_ALT5" name="ALT5" signalRef="GPIO3_IO07"/>
      <mode id="EIM_AD07_ALT6" name="ALT6" signalRef="TPSMP_HDATA21"/>
      <mode id="EIM_AD07_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG07"/>
    </padNet>
    <padNet id="padNet.EIM_AD08" name="EIM_AD08" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA8</alias>
      <connectionRef ref="bga.L24"/>
      <mode id="EIM_AD08_ALT0" name="ALT0" signalRef="EIM_AD08"/>
      <mode id="EIM_AD08_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA01"/>
      <mode id="EIM_AD08_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA01"/>
      <mode id="EIM_AD08_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT10"/>
      <mode id="EIM_AD08_ALT5" name="ALT5" signalRef="GPIO3_IO08"/>
      <mode id="EIM_AD08_ALT6" name="ALT6" signalRef="TPSMP_HDATA22"/>
      <mode id="EIM_AD08_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG08"/>
    </padNet>
    <padNet id="padNet.EIM_AD09" name="EIM_AD09" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA9</alias>
      <connectionRef ref="bga.M21"/>
      <mode id="EIM_AD09_ALT0" name="ALT0" signalRef="EIM_AD09"/>
      <mode id="EIM_AD09_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA00"/>
      <mode id="EIM_AD09_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA00"/>
      <mode id="EIM_AD09_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT11"/>
      <mode id="EIM_AD09_ALT5" name="ALT5" signalRef="GPIO3_IO09"/>
      <mode id="EIM_AD09_ALT6" name="ALT6" signalRef="TPSMP_HDATA23"/>
      <mode id="EIM_AD09_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG09"/>
    </padNet>
    <padNet id="padNet.EIM_AD10" name="EIM_AD10" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA10</alias>
      <connectionRef ref="bga.M22"/>
      <mode id="EIM_AD10_ALT0" name="ALT0" signalRef="EIM_AD10"/>
      <mode id="EIM_AD10_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN15"/>
      <mode id="EIM_AD10_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA_EN" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA_EN_SELECT_INPUT"/>
      <mode id="EIM_AD10_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT12"/>
      <mode id="EIM_AD10_ALT5" name="ALT5" signalRef="GPIO3_IO10"/>
      <mode id="EIM_AD10_ALT6" name="ALT6" signalRef="TPSMP_HDATA24"/>
      <mode id="EIM_AD10_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG10"/>
    </padNet>
    <padNet id="padNet.EIM_AD11" name="EIM_AD11" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA11</alias>
      <connectionRef ref="bga.M20"/>
      <mode id="EIM_AD11_ALT0" name="ALT0" signalRef="EIM_AD11"/>
      <mode id="EIM_AD11_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN02"/>
      <mode id="EIM_AD11_ALT2" name="ALT2" signalRef="IPU2_CSI1_HSYNC" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_HSYNC_SELECT_INPUT"/>
      <mode id="EIM_AD11_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT13"/>
      <mode id="EIM_AD11_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES6"/>
      <mode id="EIM_AD11_ALT5" name="ALT5" signalRef="GPIO3_IO11"/>
      <mode id="EIM_AD11_ALT6" name="ALT6" signalRef="TPSMP_HDATA25"/>
      <mode id="EIM_AD11_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG11"/>
    </padNet>
    <padNet id="padNet.EIM_AD12" name="EIM_AD12" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA12</alias>
      <connectionRef ref="bga.M24"/>
      <mode id="EIM_AD12_ALT0" name="ALT0" signalRef="EIM_AD12"/>
      <mode id="EIM_AD12_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN03"/>
      <mode id="EIM_AD12_ALT2" name="ALT2" signalRef="IPU2_CSI1_VSYNC" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_VSYNC_SELECT_INPUT"/>
      <mode id="EIM_AD12_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT14"/>
      <mode id="EIM_AD12_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES3"/>
      <mode id="EIM_AD12_ALT5" name="ALT5" signalRef="GPIO3_IO12"/>
      <mode id="EIM_AD12_ALT6" name="ALT6" signalRef="TPSMP_HDATA26"/>
      <mode id="EIM_AD12_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG12"/>
    </padNet>
    <padNet id="padNet.EIM_AD13" name="EIM_AD13" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA13</alias>
      <connectionRef ref="bga.M23"/>
      <mode id="EIM_AD13_ALT0" name="ALT0" signalRef="EIM_AD13"/>
      <mode id="EIM_AD13_ALT1" name="ALT1" signalRef="IPU1_DI1_D0_CS"/>
      <mode id="EIM_AD13_ALT2" name="ALT2" signalRef="CCM_DI1_EXT_CLK" inputSelectRegisterRef="IOMUXC_CCM_DI1_CLK_SELECT_INPUT"/>
      <mode id="EIM_AD13_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT15"/>
      <mode id="EIM_AD13_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES4"/>
      <mode id="EIM_AD13_ALT5" name="ALT5" signalRef="GPIO3_IO13"/>
      <mode id="EIM_AD13_ALT6" name="ALT6" signalRef="TPSMP_HDATA27"/>
      <mode id="EIM_AD13_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG13"/>
    </padNet>
    <padNet id="padNet.EIM_AD14" name="EIM_AD14" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA14</alias>
      <connectionRef ref="bga.N23"/>
      <mode id="EIM_AD14_ALT0" name="ALT0" signalRef="EIM_AD14"/>
      <mode id="EIM_AD14_ALT1" name="ALT1" signalRef="IPU1_DI1_D1_CS"/>
      <mode id="EIM_AD14_ALT2" name="ALT2" signalRef="CCM_DI0_EXT_CLK"/>
      <mode id="EIM_AD14_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT16"/>
      <mode id="EIM_AD14_ALT4" name="ALT4" signalRef="SDMA_DEBUG_EVT_CHN_LINES5"/>
      <mode id="EIM_AD14_ALT5" name="ALT5" signalRef="GPIO3_IO14"/>
      <mode id="EIM_AD14_ALT6" name="ALT6" signalRef="TPSMP_HDATA28"/>
      <mode id="EIM_AD14_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG14"/>
    </padNet>
    <padNet id="padNet.EIM_AD15" name="EIM_AD15" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_DA15</alias>
      <connectionRef ref="bga.N24"/>
      <mode id="EIM_AD15_ALT0" name="ALT0" signalRef="EIM_AD15"/>
      <mode id="EIM_AD15_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN01"/>
      <mode id="EIM_AD15_ALT2" name="ALT2" signalRef="IPU1_DI1_PIN04"/>
      <mode id="EIM_AD15_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT17"/>
      <mode id="EIM_AD15_ALT5" name="ALT5" signalRef="GPIO3_IO15"/>
      <mode id="EIM_AD15_ALT6" name="ALT6" signalRef="TPSMP_HDATA29"/>
      <mode id="EIM_AD15_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG15"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR16" name="EIM_ADDR16" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A16</alias>
      <connectionRef ref="bga.H25"/>
      <mode id="EIM_ADDR16_ALT0" name="ALT0" signalRef="EIM_ADDR16"/>
      <mode id="EIM_ADDR16_ALT1" name="ALT1" signalRef="IPU1_DI1_DISP_CLK"/>
      <mode id="EIM_ADDR16_ALT2" name="ALT2" signalRef="IPU2_CSI1_PIXCLK" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_PIX_CLK_SELECT_INPUT"/>
      <mode id="EIM_ADDR16_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT23"/>
      <mode id="EIM_ADDR16_ALT5" name="ALT5" signalRef="GPIO2_IO22"/>
      <mode id="EIM_ADDR16_ALT6" name="ALT6" signalRef="TPSMP_HDATA06"/>
      <mode id="EIM_ADDR16_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG16"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR17" name="EIM_ADDR17" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A17</alias>
      <connectionRef ref="bga.G24"/>
      <mode id="EIM_ADDR17_ALT0" name="ALT0" signalRef="EIM_ADDR17"/>
      <mode id="EIM_ADDR17_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA12"/>
      <mode id="EIM_ADDR17_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA12" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA12_SELECT_INPUT"/>
      <mode id="EIM_ADDR17_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT22"/>
      <mode id="EIM_ADDR17_ALT5" name="ALT5" signalRef="GPIO2_IO21"/>
      <mode id="EIM_ADDR17_ALT6" name="ALT6" signalRef="TPSMP_HDATA05"/>
      <mode id="EIM_ADDR17_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG17"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR18" name="EIM_ADDR18" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A18</alias>
      <connectionRef ref="bga.J22"/>
      <mode id="EIM_ADDR18_ALT0" name="ALT0" signalRef="EIM_ADDR18"/>
      <mode id="EIM_ADDR18_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA13"/>
      <mode id="EIM_ADDR18_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA13" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA13_SELECT_INPUT"/>
      <mode id="EIM_ADDR18_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT21"/>
      <mode id="EIM_ADDR18_ALT5" name="ALT5" signalRef="GPIO2_IO20"/>
      <mode id="EIM_ADDR18_ALT6" name="ALT6" signalRef="TPSMP_HDATA04"/>
      <mode id="EIM_ADDR18_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG18"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR19" name="EIM_ADDR19" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A19</alias>
      <connectionRef ref="bga.G25"/>
      <mode id="EIM_ADDR19_ALT0" name="ALT0" signalRef="EIM_ADDR19"/>
      <mode id="EIM_ADDR19_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA14"/>
      <mode id="EIM_ADDR19_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA14" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA14_SELECT_INPUT"/>
      <mode id="EIM_ADDR19_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT20"/>
      <mode id="EIM_ADDR19_ALT5" name="ALT5" signalRef="GPIO2_IO19"/>
      <mode id="EIM_ADDR19_ALT6" name="ALT6" signalRef="TPSMP_HDATA03"/>
      <mode id="EIM_ADDR19_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG19"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR20" name="EIM_ADDR20" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A20</alias>
      <connectionRef ref="bga.H22"/>
      <mode id="EIM_ADDR20_ALT0" name="ALT0" signalRef="EIM_ADDR20"/>
      <mode id="EIM_ADDR20_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA15"/>
      <mode id="EIM_ADDR20_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA15" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA15_SELECT_INPUT"/>
      <mode id="EIM_ADDR20_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT19"/>
      <mode id="EIM_ADDR20_ALT5" name="ALT5" signalRef="GPIO2_IO18"/>
      <mode id="EIM_ADDR20_ALT6" name="ALT6" signalRef="TPSMP_HDATA02"/>
      <mode id="EIM_ADDR20_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG20"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR21" name="EIM_ADDR21" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A21</alias>
      <connectionRef ref="bga.H23"/>
      <mode id="EIM_ADDR21_ALT0" name="ALT0" signalRef="EIM_ADDR21"/>
      <mode id="EIM_ADDR21_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA16"/>
      <mode id="EIM_ADDR21_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA16" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA16_SELECT_INPUT"/>
      <mode id="EIM_ADDR21_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT18"/>
      <mode id="EIM_ADDR21_ALT5" name="ALT5" signalRef="GPIO2_IO17"/>
      <mode id="EIM_ADDR21_ALT6" name="ALT6" signalRef="TPSMP_HDATA01"/>
      <mode id="EIM_ADDR21_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG21"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR22" name="EIM_ADDR22" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A22</alias>
      <connectionRef ref="bga.F24"/>
      <mode id="EIM_ADDR22_ALT0" name="ALT0" signalRef="EIM_ADDR22"/>
      <mode id="EIM_ADDR22_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA17"/>
      <mode id="EIM_ADDR22_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA17" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA17_SELECT_INPUT"/>
      <mode id="EIM_ADDR22_ALT5" name="ALT5" signalRef="GPIO2_IO16"/>
      <mode id="EIM_ADDR22_ALT6" name="ALT6" signalRef="TPSMP_HDATA00"/>
      <mode id="EIM_ADDR22_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG22"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR23" name="EIM_ADDR23" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A23</alias>
      <connectionRef ref="bga.J21"/>
      <mode id="EIM_ADDR23_ALT0" name="ALT0" signalRef="EIM_ADDR23"/>
      <mode id="EIM_ADDR23_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA18"/>
      <mode id="EIM_ADDR23_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA18" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA18_SELECT_INPUT"/>
      <mode id="EIM_ADDR23_ALT3" name="ALT3" signalRef="IPU2_SISG3"/>
      <mode id="EIM_ADDR23_ALT4" name="ALT4" signalRef="IPU1_SISG3"/>
      <mode id="EIM_ADDR23_ALT5" name="ALT5" signalRef="GPIO6_IO06"/>
      <mode id="EIM_ADDR23_ALT6" name="ALT6" signalRef="PL301_MX6_PER_HPROT3"/>
      <mode id="EIM_ADDR23_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG23"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR24" name="EIM_ADDR24" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_A24</alias>
      <connectionRef ref="bga.F25"/>
      <mode id="EIM_ADDR24_ALT0" name="ALT0" signalRef="EIM_ADDR24"/>
      <mode id="EIM_ADDR24_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA19"/>
      <mode id="EIM_ADDR24_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA19" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA19_SELECT_INPUT"/>
      <mode id="EIM_ADDR24_ALT3" name="ALT3" signalRef="IPU2_SISG2"/>
      <mode id="EIM_ADDR24_ALT4" name="ALT4" signalRef="IPU1_SISG2"/>
      <mode id="EIM_ADDR24_ALT5" name="ALT5" signalRef="GPIO5_IO04"/>
      <mode id="EIM_ADDR24_ALT6" name="ALT6" signalRef="PL301_MX6_PER_HPROT2"/>
      <mode id="EIM_ADDR24_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG24"/>
    </padNet>
    <padNet id="padNet.EIM_ADDR25" name="EIM_ADDR25" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_A25</alias>
      <connectionRef ref="bga.H19"/>
      <mode id="EIM_ADDR25_ALT0" name="ALT0" signalRef="EIM_ADDR25"/>
      <mode id="EIM_ADDR25_ALT1" name="ALT1" signalRef="ECSPI4_SS1"/>
      <mode id="EIM_ADDR25_ALT2" name="ALT2" signalRef="ECSPI2_RDY"/>
      <mode id="EIM_ADDR25_ALT3" name="ALT3" signalRef="IPU1_DI1_PIN12"/>
      <mode id="EIM_ADDR25_ALT4" name="ALT4" signalRef="IPU1_DI0_D1_CS"/>
      <mode id="EIM_ADDR25_ALT5" name="ALT5" signalRef="GPIO5_IO02"/>
      <mode id="EIM_ADDR25_ALT6" name="ALT6" signalRef="HDMI_TX_CEC_LINE" inputSelectRegisterRef="IOMUXC_HDMI_ICECIN_SELECT_INPUT"/>
      <mode id="EIM_ADDR25_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HBURST0"/>
    </padNet>
    <padNet id="padNet.EIM_BCLK" name="EIM_BCLK" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_BCLK</alias>
      <connectionRef ref="bga.N22"/>
      <mode id="EIM_BCLK_ALT0" name="ALT0" signalRef="EIM_BCLK"/>
      <mode id="EIM_BCLK_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN16"/>
      <mode id="EIM_BCLK_ALT5" name="ALT5" signalRef="GPIO6_IO31"/>
      <mode id="EIM_BCLK_ALT6" name="ALT6" signalRef="TPSMP_HDATA31"/>
    </padNet>
    <padNet id="padNet.EIM_CS0" name="EIM_CS0" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_CS0</alias>
      <connectionRef ref="bga.H24"/>
      <mode id="EIM_CS0_ALT0" name="ALT0" signalRef="EIM_CS0"/>
      <mode id="EIM_CS0_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN05"/>
      <mode id="EIM_CS0_ALT2" name="ALT2" signalRef="ECSPI2_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="EIM_CS0_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT24"/>
      <mode id="EIM_CS0_ALT5" name="ALT5" signalRef="GPIO2_IO23"/>
      <mode id="EIM_CS0_ALT6" name="ALT6" signalRef="TPSMP_HDATA07"/>
    </padNet>
    <padNet id="padNet.EIM_CS1" name="EIM_CS1" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_CS1</alias>
      <connectionRef ref="bga.J23"/>
      <mode id="EIM_CS1_ALT0" name="ALT0" signalRef="EIM_CS1"/>
      <mode id="EIM_CS1_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN06"/>
      <mode id="EIM_CS1_ALT2" name="ALT2" signalRef="ECSPI2_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI2_MOSI_SELECT_INPUT"/>
      <mode id="EIM_CS1_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT25"/>
      <mode id="EIM_CS1_ALT5" name="ALT5" signalRef="GPIO2_IO24"/>
      <mode id="EIM_CS1_ALT6" name="ALT6" signalRef="TPSMP_HDATA08"/>
    </padNet>
    <padNet id="padNet.EIM_DATA16" name="EIM_DATA16" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D16</alias>
      <connectionRef ref="bga.C25"/>
      <mode id="EIM_DATA16_ALT0" name="ALT0" signalRef="EIM_DATA16"/>
      <mode id="EIM_DATA16_ALT1" name="ALT1" signalRef="ECSPI1_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="EIM_DATA16_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN05"/>
      <mode id="EIM_DATA16_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA18" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA18_SELECT_INPUT"/>
      <mode id="EIM_DATA16_ALT4" name="ALT4" signalRef="HDMI_TX_DDC_SDA" inputSelectRegisterRef="IOMUXC_HDMI_II2C_DATAIN_SELECT_INPUT"/>
      <mode id="EIM_DATA16_ALT5" name="ALT5" signalRef="GPIO3_IO16"/>
      <mode id="EIM_DATA16_ALT6" name="ALT6" signalRef="I2C2_SDA" inputSelectRegisterRef="IOMUXC_I2C2_SDA_IN_SELECT_INPUT"/>
    </padNet>
    <padNet id="padNet.EIM_DATA17" name="EIM_DATA17" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D17</alias>
      <connectionRef ref="bga.F21"/>
      <mode id="EIM_DATA17_ALT0" name="ALT0" signalRef="EIM_DATA17"/>
      <mode id="EIM_DATA17_ALT1" name="ALT1" signalRef="ECSPI1_MISO" inputSelectRegisterRef="IOMUXC_ECSPI1_MISO_SELECT_INPUT"/>
      <mode id="EIM_DATA17_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN06"/>
      <mode id="EIM_DATA17_ALT3" name="ALT3" signalRef="IPU2_CSI1_PIXCLK" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_PIX_CLK_SELECT_INPUT"/>
      <mode id="EIM_DATA17_ALT4" name="ALT4" signalRef="DCIC1_OUT"/>
      <mode id="EIM_DATA17_ALT5" name="ALT5" signalRef="GPIO3_IO17"/>
      <mode id="EIM_DATA17_ALT6" name="ALT6" signalRef="I2C3_SCL" inputSelectRegisterRef="IOMUXC_I2C3_SCL_IN_SELECT_INPUT"/>
      <mode id="EIM_DATA17_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HBURST1"/>
    </padNet>
    <padNet id="padNet.EIM_DATA18" name="EIM_DATA18" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D18</alias>
      <connectionRef ref="bga.D24"/>
      <mode id="EIM_DATA18_ALT0" name="ALT0" signalRef="EIM_DATA18"/>
      <mode id="EIM_DATA18_ALT1" name="ALT1" signalRef="ECSPI1_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI1_MOSI_SELECT_INPUT"/>
      <mode id="EIM_DATA18_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN07"/>
      <mode id="EIM_DATA18_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA17" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA17_SELECT_INPUT"/>
      <mode id="EIM_DATA18_ALT4" name="ALT4" signalRef="IPU1_DI1_D0_CS"/>
      <mode id="EIM_DATA18_ALT5" name="ALT5" signalRef="GPIO3_IO18"/>
      <mode id="EIM_DATA18_ALT6" name="ALT6" signalRef="I2C3_SDA" inputSelectRegisterRef="IOMUXC_I2C3_SDA_IN_SELECT_INPUT"/>
      <mode id="EIM_DATA18_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HBURST2"/>
    </padNet>
    <padNet id="padNet.EIM_DATA19" name="EIM_DATA19" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D19</alias>
      <connectionRef ref="bga.G21"/>
      <mode id="EIM_DATA19_ALT0" name="ALT0" signalRef="EIM_DATA19"/>
      <mode id="EIM_DATA19_ALT1" name="ALT1" signalRef="ECSPI1_SS1" inputSelectRegisterRef="IOMUXC_ECSPI1_SS1_SELECT_INPUT"/>
      <mode id="EIM_DATA19_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN08"/>
      <mode id="EIM_DATA19_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA16" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA16_SELECT_INPUT"/>
      <mode id="EIM_DATA19_ALT4" name="ALT4" signalRef="UART1_CTS_B" inputSelectRegisterRef="IOMUXC_UART1_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_DATA19_ALT5" name="ALT5" signalRef="GPIO3_IO19"/>
      <mode id="EIM_DATA19_ALT6" name="ALT6" signalRef="EPIT1_OUT"/>
      <mode id="EIM_DATA19_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HRESP"/>
    </padNet>
    <padNet id="padNet.EIM_DATA20" name="EIM_DATA20" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D20</alias>
      <connectionRef ref="bga.G20"/>
      <mode id="EIM_DATA20_ALT0" name="ALT0" signalRef="EIM_DATA20"/>
      <mode id="EIM_DATA20_ALT1" name="ALT1" signalRef="ECSPI4_SS0" inputSelectRegisterRef="IOMUXC_ECSPI4_SS0_SELECT_INPUT"/>
      <mode id="EIM_DATA20_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN16"/>
      <mode id="EIM_DATA20_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA15" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA15_SELECT_INPUT"/>
      <mode id="EIM_DATA20_ALT4" name="ALT4" signalRef="UART1_RTS_B" inputSelectRegisterRef="IOMUXC_UART1_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_DATA20_ALT5" name="ALT5" signalRef="GPIO3_IO20"/>
      <mode id="EIM_DATA20_ALT6" name="ALT6" signalRef="EPIT2_OUT"/>
    </padNet>
    <padNet id="padNet.EIM_DATA21" name="EIM_DATA21" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D21</alias>
      <connectionRef ref="bga.H20"/>
      <mode id="EIM_DATA21_ALT0" name="ALT0" signalRef="EIM_DATA21"/>
      <mode id="EIM_DATA21_ALT1" name="ALT1" signalRef="ECSPI4_SCLK"/>
      <mode id="EIM_DATA21_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN17"/>
      <mode id="EIM_DATA21_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA11" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA11_SELECT_INPUT"/>
      <mode id="EIM_DATA21_ALT4" name="ALT4" signalRef="USB_OTG_OC" inputSelectRegisterRef="IOMUXC_USB_OTG_OC_SELECT_INPUT"/>
      <mode id="EIM_DATA21_ALT5" name="ALT5" signalRef="GPIO3_IO21"/>
      <mode id="EIM_DATA21_ALT6" name="ALT6" signalRef="I2C1_SCL" inputSelectRegisterRef="IOMUXC_I2C1_SCL_IN_SELECT_INPUT"/>
      <mode id="EIM_DATA21_ALT7" name="ALT7" signalRef="SPDIF_IN" inputSelectRegisterRef="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT"/>
    </padNet>
    <padNet id="padNet.EIM_DATA22" name="EIM_DATA22" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D22</alias>
      <connectionRef ref="bga.E23"/>
      <mode id="EIM_DATA22_ALT0" name="ALT0" signalRef="EIM_DATA22"/>
      <mode id="EIM_DATA22_ALT1" name="ALT1" signalRef="ECSPI4_MISO"/>
      <mode id="EIM_DATA22_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN01"/>
      <mode id="EIM_DATA22_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA10" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA10_SELECT_INPUT"/>
      <mode id="EIM_DATA22_ALT4" name="ALT4" signalRef="USB_OTG_PWR"/>
      <mode id="EIM_DATA22_ALT5" name="ALT5" signalRef="GPIO3_IO22"/>
      <mode id="EIM_DATA22_ALT6" name="ALT6" signalRef="SPDIF_OUT"/>
      <mode id="EIM_DATA22_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HWRITE"/>
    </padNet>
    <padNet id="padNet.EIM_DATA23" name="EIM_DATA23" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D23</alias>
      <connectionRef ref="bga.D25"/>
      <mode id="EIM_DATA23_ALT0" name="ALT0" signalRef="EIM_DATA23"/>
      <mode id="EIM_DATA23_ALT1" name="ALT1" signalRef="IPU1_DI0_D0_CS"/>
      <mode id="EIM_DATA23_ALT2" name="ALT2" signalRef="UART3_CTS_B" inputSelectRegisterRef="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_DATA23_ALT3" name="ALT3" signalRef="UART1_DCD_B"/>
      <mode id="EIM_DATA23_ALT4" name="ALT4" signalRef="IPU2_CSI1_DATA_EN" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA_EN_SELECT_INPUT"/>
      <mode id="EIM_DATA23_ALT5" name="ALT5" signalRef="GPIO3_IO23"/>
      <mode id="EIM_DATA23_ALT6" name="ALT6" signalRef="IPU1_DI1_PIN02"/>
      <mode id="EIM_DATA23_ALT7" name="ALT7" signalRef="IPU1_DI1_PIN14"/>
    </padNet>
    <padNet id="padNet.EIM_DATA24" name="EIM_DATA24" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D24</alias>
      <connectionRef ref="bga.F22"/>
      <mode id="EIM_DATA24_ALT0" name="ALT0" signalRef="EIM_DATA24"/>
      <mode id="EIM_DATA24_ALT1" name="ALT1" signalRef="ECSPI4_SS2"/>
      <mode id="EIM_DATA24_ALT2" name="ALT2" signalRef="UART3_TX_DATA" inputSelectRegisterRef="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="EIM_DATA24_ALT3" name="ALT3" signalRef="ECSPI1_SS2" inputSelectRegisterRef="IOMUXC_ECSPI1_SS2_SELECT_INPUT"/>
      <mode id="EIM_DATA24_ALT4" name="ALT4" signalRef="ECSPI2_SS2"/>
      <mode id="EIM_DATA24_ALT5" name="ALT5" signalRef="GPIO3_IO24"/>
      <mode id="EIM_DATA24_ALT6" name="ALT6" signalRef="AUD5_RXFS" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_RXFS_AMX_SELECT_INPUT"/>
      <mode id="EIM_DATA24_ALT7" name="ALT7" signalRef="UART1_DTR_B"/>
    </padNet>
    <padNet id="padNet.EIM_DATA25" name="EIM_DATA25" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D25</alias>
      <connectionRef ref="bga.G22"/>
      <mode id="EIM_DATA25_ALT0" name="ALT0" signalRef="EIM_DATA25"/>
      <mode id="EIM_DATA25_ALT1" name="ALT1" signalRef="ECSPI4_SS3"/>
      <mode id="EIM_DATA25_ALT2" name="ALT2" signalRef="UART3_RX_DATA" inputSelectRegisterRef="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="EIM_DATA25_ALT3" name="ALT3" signalRef="ECSPI1_SS3" inputSelectRegisterRef="IOMUXC_ECSPI1_SS3_SELECT_INPUT"/>
      <mode id="EIM_DATA25_ALT4" name="ALT4" signalRef="ECSPI2_SS3"/>
      <mode id="EIM_DATA25_ALT5" name="ALT5" signalRef="GPIO3_IO25"/>
      <mode id="EIM_DATA25_ALT6" name="ALT6" signalRef="AUD5_RXC" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_RXCLK_AMX_SELECT_INPUT"/>
      <mode id="EIM_DATA25_ALT7" name="ALT7" signalRef="UART1_DSR_B"/>
    </padNet>
    <padNet id="padNet.EIM_DATA26" name="EIM_DATA26" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D26</alias>
      <connectionRef ref="bga.E24"/>
      <mode id="EIM_DATA26_ALT0" name="ALT0" signalRef="EIM_DATA26"/>
      <mode id="EIM_DATA26_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN11"/>
      <mode id="EIM_DATA26_ALT2" name="ALT2" signalRef="IPU1_CSI0_DATA01"/>
      <mode id="EIM_DATA26_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA14" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA14_SELECT_INPUT"/>
      <mode id="EIM_DATA26_ALT4" name="ALT4" signalRef="UART2_TX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="EIM_DATA26_ALT5" name="ALT5" signalRef="GPIO3_IO26"/>
      <mode id="EIM_DATA26_ALT6" name="ALT6" signalRef="IPU1_SISG2"/>
      <mode id="EIM_DATA26_ALT7" name="ALT7" signalRef="IPU1_DISP1_DATA22"/>
    </padNet>
    <padNet id="padNet.EIM_DATA27" name="EIM_DATA27" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D27</alias>
      <connectionRef ref="bga.E25"/>
      <mode id="EIM_DATA27_ALT0" name="ALT0" signalRef="EIM_DATA27"/>
      <mode id="EIM_DATA27_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN13"/>
      <mode id="EIM_DATA27_ALT2" name="ALT2" signalRef="IPU1_CSI0_DATA00"/>
      <mode id="EIM_DATA27_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA13" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA13_SELECT_INPUT"/>
      <mode id="EIM_DATA27_ALT4" name="ALT4" signalRef="UART2_RX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="EIM_DATA27_ALT5" name="ALT5" signalRef="GPIO3_IO27"/>
      <mode id="EIM_DATA27_ALT6" name="ALT6" signalRef="IPU1_SISG3"/>
      <mode id="EIM_DATA27_ALT7" name="ALT7" signalRef="IPU1_DISP1_DATA23"/>
    </padNet>
    <padNet id="padNet.EIM_DATA28" name="EIM_DATA28" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D28</alias>
      <connectionRef ref="bga.G23"/>
      <mode id="EIM_DATA28_ALT0" name="ALT0" signalRef="EIM_DATA28"/>
      <mode id="EIM_DATA28_ALT1" name="ALT1" signalRef="I2C1_SDA" inputSelectRegisterRef="IOMUXC_I2C1_SDA_IN_SELECT_INPUT"/>
      <mode id="EIM_DATA28_ALT2" name="ALT2" signalRef="ECSPI4_MOSI"/>
      <mode id="EIM_DATA28_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA12" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA12_SELECT_INPUT"/>
      <mode id="EIM_DATA28_ALT4" name="ALT4" signalRef="UART2_CTS_B" inputSelectRegisterRef="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_DATA28_ALT5" name="ALT5" signalRef="GPIO3_IO28"/>
      <mode id="EIM_DATA28_ALT6" name="ALT6" signalRef="IPU1_EXT_TRIG"/>
      <mode id="EIM_DATA28_ALT7" name="ALT7" signalRef="IPU1_DI0_PIN13"/>
    </padNet>
    <padNet id="padNet.EIM_DATA29" name="EIM_DATA29" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D29</alias>
      <connectionRef ref="bga.J19"/>
      <mode id="EIM_DATA29_ALT0" name="ALT0" signalRef="EIM_DATA29"/>
      <mode id="EIM_DATA29_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN15"/>
      <mode id="EIM_DATA29_ALT2" name="ALT2" signalRef="ECSPI4_SS0" inputSelectRegisterRef="IOMUXC_ECSPI4_SS0_SELECT_INPUT"/>
      <mode id="EIM_DATA29_ALT4" name="ALT4" signalRef="UART2_RTS_B" inputSelectRegisterRef="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_DATA29_ALT5" name="ALT5" signalRef="GPIO3_IO29"/>
      <mode id="EIM_DATA29_ALT6" name="ALT6" signalRef="IPU2_CSI1_VSYNC" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_VSYNC_SELECT_INPUT"/>
      <mode id="EIM_DATA29_ALT7" name="ALT7" signalRef="IPU1_DI0_PIN14"/>
    </padNet>
    <padNet id="padNet.EIM_DATA30" name="EIM_DATA30" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D30</alias>
      <connectionRef ref="bga.J20"/>
      <mode id="EIM_DATA30_ALT0" name="ALT0" signalRef="EIM_DATA30"/>
      <mode id="EIM_DATA30_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA21"/>
      <mode id="EIM_DATA30_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN11"/>
      <mode id="EIM_DATA30_ALT3" name="ALT3" signalRef="IPU1_CSI0_DATA03"/>
      <mode id="EIM_DATA30_ALT4" name="ALT4" signalRef="UART3_CTS_B" inputSelectRegisterRef="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_DATA30_ALT5" name="ALT5" signalRef="GPIO3_IO30"/>
      <mode id="EIM_DATA30_ALT6" name="ALT6" signalRef="USB_H1_OC" inputSelectRegisterRef="IOMUXC_USB_H1_OC_SELECT_INPUT"/>
      <mode id="EIM_DATA30_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HPROT0"/>
    </padNet>
    <padNet id="padNet.EIM_DATA31" name="EIM_DATA31" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_D31</alias>
      <connectionRef ref="bga.H21"/>
      <mode id="EIM_DATA31_ALT0" name="ALT0" signalRef="EIM_DATA31"/>
      <mode id="EIM_DATA31_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA20"/>
      <mode id="EIM_DATA31_ALT2" name="ALT2" signalRef="IPU1_DI0_PIN12"/>
      <mode id="EIM_DATA31_ALT3" name="ALT3" signalRef="IPU1_CSI0_DATA02"/>
      <mode id="EIM_DATA31_ALT4" name="ALT4" signalRef="UART3_RTS_B" inputSelectRegisterRef="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_DATA31_ALT5" name="ALT5" signalRef="GPIO3_IO31"/>
      <mode id="EIM_DATA31_ALT6" name="ALT6" signalRef="USB_H1_PWR"/>
      <mode id="EIM_DATA31_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HPROT1"/>
    </padNet>
    <padNet id="padNet.EIM_EB0" name="EIM_EB0" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_EB0</alias>
      <connectionRef ref="bga.K21"/>
      <mode id="EIM_EB0_ALT0" name="ALT0" signalRef="EIM_EB0"/>
      <mode id="EIM_EB0_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA11"/>
      <mode id="EIM_EB0_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA11" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA11_SELECT_INPUT"/>
      <mode id="EIM_EB0_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT00"/>
      <mode id="EIM_EB0_ALT4" name="ALT4" signalRef="CCM_PMIC_READY" inputSelectRegisterRef="IOMUXC_CCM_PMIC_READY_SELECT_INPUT"/>
      <mode id="EIM_EB0_ALT5" name="ALT5" signalRef="GPIO2_IO28"/>
      <mode id="EIM_EB0_ALT6" name="ALT6" signalRef="TPSMP_HDATA12"/>
      <mode id="EIM_EB0_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG27"/>
    </padNet>
    <padNet id="padNet.EIM_EB1" name="EIM_EB1" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_EB1</alias>
      <connectionRef ref="bga.K23"/>
      <mode id="EIM_EB1_ALT0" name="ALT0" signalRef="EIM_EB1"/>
      <mode id="EIM_EB1_ALT1" name="ALT1" signalRef="IPU1_DISP1_DATA10"/>
      <mode id="EIM_EB1_ALT2" name="ALT2" signalRef="IPU2_CSI1_DATA10" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA10_SELECT_INPUT"/>
      <mode id="EIM_EB1_ALT3" name="ALT3" signalRef="MIPI_DPHY_TEST_OUT01"/>
      <mode id="EIM_EB1_ALT5" name="ALT5" signalRef="GPIO2_IO29"/>
      <mode id="EIM_EB1_ALT6" name="ALT6" signalRef="TPSMP_HDATA13"/>
      <mode id="EIM_EB1_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG28"/>
    </padNet>
    <padNet id="padNet.EIM_EB2" name="EIM_EB2" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_EB2</alias>
      <connectionRef ref="bga.E22"/>
      <mode id="EIM_EB2_ALT0" name="ALT0" signalRef="EIM_EB2"/>
      <mode id="EIM_EB2_ALT1" name="ALT1" signalRef="ECSPI1_SS0" inputSelectRegisterRef="IOMUXC_ECSPI1_SS0_SELECT_INPUT"/>
      <mode id="EIM_EB2_ALT2" name="ALT2" signalRef="CCM_DI1_EXT_CLK" inputSelectRegisterRef="IOMUXC_CCM_DI1_CLK_SELECT_INPUT"/>
      <mode id="EIM_EB2_ALT3" name="ALT3" signalRef="IPU2_CSI1_DATA19" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_DATA19_SELECT_INPUT"/>
      <mode id="EIM_EB2_ALT4" name="ALT4" signalRef="HDMI_TX_DDC_SCL" inputSelectRegisterRef="IOMUXC_HDMI_II2C_CLKIN_SELECT_INPUT"/>
      <mode id="EIM_EB2_ALT5" name="ALT5" signalRef="GPIO2_IO30"/>
      <mode id="EIM_EB2_ALT6" name="ALT6" signalRef="I2C2_SCL" inputSelectRegisterRef="IOMUXC_I2C2_SCL_IN_SELECT_INPUT"/>
      <mode id="EIM_EB2_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG30"/>
    </padNet>
    <padNet id="padNet.EIM_EB3" name="EIM_EB3" padType="GPIO" powerGroupRef="pg.NVCC_EIM0">
      <alias>EIM_EB3</alias>
      <connectionRef ref="bga.F23"/>
      <mode id="EIM_EB3_ALT0" name="ALT0" signalRef="EIM_EB3"/>
      <mode id="EIM_EB3_ALT1" name="ALT1" signalRef="ECSPI4_RDY"/>
      <mode id="EIM_EB3_ALT2" name="ALT2" signalRef="UART3_RTS_B" inputSelectRegisterRef="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT"/>
      <mode id="EIM_EB3_ALT3" name="ALT3" signalRef="UART1_RI_B"/>
      <mode id="EIM_EB3_ALT4" name="ALT4" signalRef="IPU2_CSI1_HSYNC" inputSelectRegisterRef="IOMUXC_IPU2_SENS1_HSYNC_SELECT_INPUT"/>
      <mode id="EIM_EB3_ALT5" name="ALT5" signalRef="GPIO2_IO31"/>
      <mode id="EIM_EB3_ALT6" name="ALT6" signalRef="IPU1_DI1_PIN03"/>
      <mode id="EIM_EB3_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG31"/>
    </padNet>
    <padNet id="padNet.EIM_LBA" name="EIM_LBA" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_LBA</alias>
      <connectionRef ref="bga.K22"/>
      <mode id="EIM_LBA_ALT0" name="ALT0" signalRef="EIM_LBA"/>
      <mode id="EIM_LBA_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN17"/>
      <mode id="EIM_LBA_ALT2" name="ALT2" signalRef="ECSPI2_SS1" inputSelectRegisterRef="IOMUXC_ECSPI2_SS1_SELECT_INPUT"/>
      <mode id="EIM_LBA_ALT5" name="ALT5" signalRef="GPIO2_IO27"/>
      <mode id="EIM_LBA_ALT6" name="ALT6" signalRef="TPSMP_HDATA11"/>
      <mode id="EIM_LBA_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG26"/>
    </padNet>
    <padNet id="padNet.EIM_OE" name="EIM_OE" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_OE</alias>
      <connectionRef ref="bga.J24"/>
      <mode id="EIM_OE_ALT0" name="ALT0" signalRef="EIM_OE"/>
      <mode id="EIM_OE_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN07"/>
      <mode id="EIM_OE_ALT2" name="ALT2" signalRef="ECSPI2_MISO" inputSelectRegisterRef="IOMUXC_ECSPI2_MISO_SELECT_INPUT"/>
      <mode id="EIM_OE_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT26"/>
      <mode id="EIM_OE_ALT5" name="ALT5" signalRef="GPIO2_IO25"/>
      <mode id="EIM_OE_ALT6" name="ALT6" signalRef="TPSMP_HDATA09"/>
    </padNet>
    <padNet id="padNet.EIM_RW" name="EIM_RW" padType="GPIO" powerGroupRef="pg.NVCC_EIM1">
      <alias>EIM_RW</alias>
      <connectionRef ref="bga.K20"/>
      <mode id="EIM_RW_ALT0" name="ALT0" signalRef="EIM_RW"/>
      <mode id="EIM_RW_ALT1" name="ALT1" signalRef="IPU1_DI1_PIN08"/>
      <mode id="EIM_RW_ALT2" name="ALT2" signalRef="ECSPI2_SS0" inputSelectRegisterRef="IOMUXC_ECSPI2_SS0_SELECT_INPUT"/>
      <mode id="EIM_RW_ALT4" name="ALT4" signalRef="MIPI_DPHY_TEST_OUT27"/>
      <mode id="EIM_RW_ALT5" name="ALT5" signalRef="GPIO2_IO26"/>
      <mode id="EIM_RW_ALT6" name="ALT6" signalRef="TPSMP_HDATA10"/>
      <mode id="EIM_RW_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG29"/>
    </padNet>
    <padNet id="padNet.EIM_WAIT" name="EIM_WAIT" padType="GPIO" powerGroupRef="pg.NVCC_EIM2">
      <alias>EIM_WAIT</alias>
      <connectionRef ref="bga.M25"/>
      <mode id="EIM_WAIT_ALT0" name="ALT0" signalRef="EIM_WAIT"/>
      <mode id="EIM_WAIT_ALT1" name="ALT1" signalRef="EIM_DTACK_B"/>
      <mode id="EIM_WAIT_ALT5" name="ALT5" signalRef="GPIO5_IO00"/>
      <mode id="EIM_WAIT_ALT6" name="ALT6" signalRef="TPSMP_HDATA30"/>
      <mode id="EIM_WAIT_ALT7" name="ALT7" signalRef="SRC_BOOT_CFG25"/>
    </padNet>
    <padNet id="padNet.ENET_CRS_DV" name="ENET_CRS_DV" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_CRS_DV</alias>
      <connectionRef ref="bga.U21"/>
      <mode id="ENET_CRS_DV_ALT1" name="ALT1" signalRef="ENET_RX_EN" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT"/>
      <mode id="ENET_CRS_DV_ALT2" name="ALT2" signalRef="ESAI_TX_CLK" inputSelectRegisterRef="IOMUXC_ESAI_TX_CLK_SELECT_INPUT"/>
      <mode id="ENET_CRS_DV_ALT3" name="ALT3" signalRef="SPDIF_EXT_CLK" inputSelectRegisterRef="IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT"/>
      <mode id="ENET_CRS_DV_ALT5" name="ALT5" signalRef="GPIO1_IO25"/>
      <mode id="ENET_CRS_DV_ALT6" name="ALT6" signalRef="PHY_TDO"/>
      <mode id="ENET_CRS_DV_ALT7" name="ALT7" signalRef="USB_PHY1_TSTO_RX_FS_RXD"/>
    </padNet>
    <padNet id="padNet.ENET_MDC" name="ENET_MDC" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_MDC</alias>
      <connectionRef ref="bga.V20"/>
      <mode id="ENET_MDC_ALT0" name="ALT0" signalRef="MLB_DATA" inputSelectRegisterRef="IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT"/>
      <mode id="ENET_MDC_ALT1" name="ALT1" signalRef="ENET_MDC"/>
      <mode id="ENET_MDC_ALT2" name="ALT2" signalRef="ESAI_TX5_RX0" inputSelectRegisterRef="IOMUXC_ESAI_SDO5_SDI0_SELECT_INPUT"/>
      <mode id="ENET_MDC_ALT4" name="ALT4" signalRef="ENET_1588_EVENT1_IN"/>
      <mode id="ENET_MDC_ALT5" name="ALT5" signalRef="GPIO1_IO31"/>
      <mode id="ENET_MDC_ALT6" name="ALT6" signalRef="SATA_PHY_TMS"/>
      <mode id="ENET_MDC_ALT7" name="ALT7" signalRef="USB_PHY2_TSTO_RX_DISCON_DET"/>
    </padNet>
    <padNet id="padNet.ENET_MDIO" name="ENET_MDIO" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_MDIO</alias>
      <connectionRef ref="bga.V23"/>
      <mode id="ENET_MDIO_ALT1" name="ALT1" signalRef="ENET_MDIO" inputSelectRegisterRef="IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT"/>
      <mode id="ENET_MDIO_ALT2" name="ALT2" signalRef="ESAI_RX_CLK" inputSelectRegisterRef="IOMUXC_ESAI_RX_CLK_SELECT_INPUT"/>
      <mode id="ENET_MDIO_ALT3" name="ALT3" signalRef="SDMA_DEBUG_BUS_DEVICE3"/>
      <mode id="ENET_MDIO_ALT4" name="ALT4" signalRef="ENET_1588_EVENT1_OUT"/>
      <mode id="ENET_MDIO_ALT5" name="ALT5" signalRef="GPIO1_IO22"/>
      <mode id="ENET_MDIO_ALT6" name="ALT6" signalRef="SPDIF_LOCK"/>
    </padNet>
    <padNet id="padNet.ENET_REF_CLK" name="ENET_REF_CLK" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_REF_CLK</alias>
      <connectionRef ref="bga.V22"/>
      <mode id="ENET_REF_CLK_ALT1" name="ALT1" signalRef="ENET_TX_CLK"/>
      <mode id="ENET_REF_CLK_ALT2" name="ALT2" signalRef="ESAI_RX_FS" inputSelectRegisterRef="IOMUXC_ESAI_RX_FS_SELECT_INPUT"/>
      <mode id="ENET_REF_CLK_ALT3" name="ALT3" signalRef="SDMA_DEBUG_BUS_DEVICE4"/>
      <mode id="ENET_REF_CLK_ALT5" name="ALT5" signalRef="GPIO1_IO23"/>
      <mode id="ENET_REF_CLK_ALT6" name="ALT6" signalRef="SPDIF_SR_CLK"/>
      <mode id="ENET_REF_CLK_ALT7" name="ALT7" signalRef="USB_PHY1_TSTO_RX_SQUELCH"/>
    </padNet>
    <padNet id="padNet.ENET_RX_DATA0" name="ENET_RX_DATA0" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_RXD0</alias>
      <connectionRef ref="bga.W21"/>
      <mode id="ENET_RX_DATA0_ALT0" name="ALT0" signalRef="XTALOSC_OSC32K_32K_OUT"/>
      <mode id="ENET_RX_DATA0_ALT1" name="ALT1" signalRef="ENET_RX_DATA0" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT"/>
      <mode id="ENET_RX_DATA0_ALT2" name="ALT2" signalRef="ESAI_TX_HF_CLK" inputSelectRegisterRef="IOMUXC_ESAI_TX_HF_CLK_SELECT_INPUT"/>
      <mode id="ENET_RX_DATA0_ALT3" name="ALT3" signalRef="SPDIF_OUT"/>
      <mode id="ENET_RX_DATA0_ALT5" name="ALT5" signalRef="GPIO1_IO27"/>
      <mode id="ENET_RX_DATA0_ALT6" name="ALT6" signalRef="PHY_TMS"/>
      <mode id="ENET_RX_DATA0_ALT7" name="ALT7" signalRef="USB_PHY1_TSTO_PLL_CLK20DIV"/>
    </padNet>
    <padNet id="padNet.ENET_RX_DATA1" name="ENET_RX_DATA1" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_RXD1</alias>
      <connectionRef ref="bga.W22"/>
      <mode id="ENET_RX_DATA1_ALT0" name="ALT0" signalRef="MLB_SIG" inputSelectRegisterRef="IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT"/>
      <mode id="ENET_RX_DATA1_ALT1" name="ALT1" signalRef="ENET_RX_DATA1" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT"/>
      <mode id="ENET_RX_DATA1_ALT2" name="ALT2" signalRef="ESAI_TX_FS" inputSelectRegisterRef="IOMUXC_ESAI_TX_FS_SELECT_INPUT"/>
      <mode id="ENET_RX_DATA1_ALT4" name="ALT4" signalRef="ENET_1588_EVENT3_OUT"/>
      <mode id="ENET_RX_DATA1_ALT5" name="ALT5" signalRef="GPIO1_IO26"/>
      <mode id="ENET_RX_DATA1_ALT6" name="ALT6" signalRef="PHY_TCK"/>
      <mode id="ENET_RX_DATA1_ALT7" name="ALT7" signalRef="USB_PHY1_TSTO_RX_DISCON_DET"/>
    </padNet>
    <padNet id="padNet.ENET_RX_ER" name="ENET_RX_ER" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_RX_ER</alias>
      <connectionRef ref="bga.W23"/>
      <mode id="ENET_RX_ER_ALT0" name="ALT0" signalRef="USB_OTG_ID"/>
      <mode id="ENET_RX_ER_ALT1" name="ALT1" signalRef="ENET_RX_ER"/>
      <mode id="ENET_RX_ER_ALT2" name="ALT2" signalRef="ESAI_RX_HF_CLK" inputSelectRegisterRef="IOMUXC_ESAI_RX_HF_CLK_SELECT_INPUT"/>
      <mode id="ENET_RX_ER_ALT3" name="ALT3" signalRef="SPDIF_IN" inputSelectRegisterRef="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT"/>
      <mode id="ENET_RX_ER_ALT4" name="ALT4" signalRef="ENET_1588_EVENT2_OUT"/>
      <mode id="ENET_RX_ER_ALT5" name="ALT5" signalRef="GPIO1_IO24"/>
      <mode id="ENET_RX_ER_ALT6" name="ALT6" signalRef="PHY_TDI"/>
      <mode id="ENET_RX_ER_ALT7" name="ALT7" signalRef="USB_PHY1_TSTO_RX_HS_RXD"/>
    </padNet>
    <padNet id="padNet.ENET_TX_DATA0" name="ENET_TX_DATA0" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_TXD0</alias>
      <connectionRef ref="bga.U20"/>
      <mode id="ENET_TX_DATA0_ALT1" name="ALT1" signalRef="ENET_TX_DATA0"/>
      <mode id="ENET_TX_DATA0_ALT2" name="ALT2" signalRef="ESAI_TX4_RX1" inputSelectRegisterRef="IOMUXC_ESAI_SDO4_SDI1_SELECT_INPUT"/>
      <mode id="ENET_TX_DATA0_ALT5" name="ALT5" signalRef="GPIO1_IO30"/>
      <mode id="ENET_TX_DATA0_ALT6" name="ALT6" signalRef="SATA_PHY_TCK"/>
      <mode id="ENET_TX_DATA0_ALT7" name="ALT7" signalRef="USB_PHY2_TSTO_RX_FS_RXD"/>
    </padNet>
    <padNet id="padNet.ENET_TX_DATA1" name="ENET_TX_DATA1" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_TXD1</alias>
      <connectionRef ref="bga.W20"/>
      <mode id="ENET_TX_DATA1_ALT0" name="ALT0" signalRef="MLB_CLK" inputSelectRegisterRef="IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT"/>
      <mode id="ENET_TX_DATA1_ALT1" name="ALT1" signalRef="ENET_TX_DATA1"/>
      <mode id="ENET_TX_DATA1_ALT2" name="ALT2" signalRef="ESAI_TX2_RX3" inputSelectRegisterRef="IOMUXC_ESAI_SDO2_SDI3_SELECT_INPUT"/>
      <mode id="ENET_TX_DATA1_ALT4" name="ALT4" signalRef="ENET_1588_EVENT0_IN"/>
      <mode id="ENET_TX_DATA1_ALT5" name="ALT5" signalRef="GPIO1_IO29"/>
      <mode id="ENET_TX_DATA1_ALT6" name="ALT6" signalRef="SATA_PHY_TDO"/>
      <mode id="ENET_TX_DATA1_ALT7" name="ALT7" signalRef="USB_PHY2_TSTO_RX_HS_RXD"/>
    </padNet>
    <padNet id="padNet.ENET_TX_EN" name="ENET_TX_EN" padType="GPIO" powerGroupRef="pg.NVCC_ENET">
      <alias>ENET_TX_EN</alias>
      <connectionRef ref="bga.V21"/>
      <mode id="ENET_TX_EN_ALT1" name="ALT1" signalRef="ENET_TX_EN"/>
      <mode id="ENET_TX_EN_ALT2" name="ALT2" signalRef="ESAI_TX3_RX2" inputSelectRegisterRef="IOMUXC_ESAI_SDO3_SDI2_SELECT_INPUT"/>
      <mode id="ENET_TX_EN_ALT5" name="ALT5" signalRef="GPIO1_IO28"/>
      <mode id="ENET_TX_EN_ALT6" name="ALT6" signalRef="SATA_PHY_TDI"/>
      <mode id="ENET_TX_EN_ALT7" name="ALT7" signalRef="USB_PHY2_TSTO_RX_SQUELCH"/>
    </padNet>
    <padNet id="padNet.FA_ANA" name="FA_ANA" signalRef="FA_ANA" supplyRail="true">
      <alias>FA_ANA</alias>
      <connectionRef ref="bga.A05"/>
    </padNet>
    <padNet id="padNet.GND" name="GND" signalRef="GND" supplyRail="true">
      <alias>GND</alias>
      <connectionRef ref="bga.A04"/>
      <connectionRef ref="bga.A08"/>
      <connectionRef ref="bga.A13"/>
      <connectionRef ref="bga.A25"/>
      <connectionRef ref="bga.B04"/>
      <connectionRef ref="bga.C01"/>
      <connectionRef ref="bga.C04"/>
      <connectionRef ref="bga.C06"/>
      <connectionRef ref="bga.C10"/>
      <connectionRef ref="bga.D03"/>
      <connectionRef ref="bga.D06"/>
      <connectionRef ref="bga.D08"/>
      <connectionRef ref="bga.E05"/>
      <connectionRef ref="bga.E06"/>
      <connectionRef ref="bga.E07"/>
      <connectionRef ref="bga.F05"/>
      <connectionRef ref="bga.F06"/>
      <connectionRef ref="bga.F07"/>
      <connectionRef ref="bga.F08"/>
      <connectionRef ref="bga.G03"/>
      <connectionRef ref="bga.G10"/>
      <connectionRef ref="bga.G19"/>
      <connectionRef ref="bga.H08"/>
      <connectionRef ref="bga.H12"/>
      <connectionRef ref="bga.H15"/>
      <connectionRef ref="bga.H18"/>
      <connectionRef ref="bga.J02"/>
      <connectionRef ref="bga.J08"/>
      <connectionRef ref="bga.J12"/>
      <connectionRef ref="bga.J15"/>
      <connectionRef ref="bga.J18"/>
      <connectionRef ref="bga.K08"/>
      <connectionRef ref="bga.K10"/>
      <connectionRef ref="bga.K12"/>
      <connectionRef ref="bga.K15"/>
      <connectionRef ref="bga.K18"/>
      <connectionRef ref="bga.L02"/>
      <connectionRef ref="bga.L05"/>
      <connectionRef ref="bga.L08"/>
      <connectionRef ref="bga.L10"/>
      <connectionRef ref="bga.L12"/>
      <connectionRef ref="bga.L15"/>
      <connectionRef ref="bga.L18"/>
      <connectionRef ref="bga.M08"/>
      <connectionRef ref="bga.M10"/>
      <connectionRef ref="bga.M12"/>
      <connectionRef ref="bga.M15"/>
      <connectionRef ref="bga.M18"/>
      <connectionRef ref="bga.N08"/>
      <connectionRef ref="bga.N10"/>
      <connectionRef ref="bga.N15"/>
      <connectionRef ref="bga.N18"/>
      <connectionRef ref="bga.P08"/>
      <connectionRef ref="bga.P10"/>
      <connectionRef ref="bga.P12"/>
      <connectionRef ref="bga.P15"/>
      <connectionRef ref="bga.P18"/>
      <connectionRef ref="bga.R08"/>
      <connectionRef ref="bga.R12"/>
      <connectionRef ref="bga.R15"/>
      <connectionRef ref="bga.R17"/>
      <connectionRef ref="bga.T08"/>
      <connectionRef ref="bga.T11"/>
      <connectionRef ref="bga.T12"/>
      <connectionRef ref="bga.T15"/>
      <connectionRef ref="bga.T17"/>
      <connectionRef ref="bga.T19"/>
      <connectionRef ref="bga.U08"/>
      <connectionRef ref="bga.U11"/>
      <connectionRef ref="bga.U12"/>
      <connectionRef ref="bga.U15"/>
      <connectionRef ref="bga.U17"/>
      <connectionRef ref="bga.U19"/>
      <connectionRef ref="bga.V08"/>
      <connectionRef ref="bga.V19"/>
      <connectionRef ref="bga.W03"/>
      <connectionRef ref="bga.W07"/>
      <connectionRef ref="bga.W08"/>
      <connectionRef ref="bga.W09"/>
      <connectionRef ref="bga.W10"/>
      <connectionRef ref="bga.W11"/>
      <connectionRef ref="bga.W12"/>
      <connectionRef ref="bga.W13"/>
      <connectionRef ref="bga.W15"/>
      <connectionRef ref="bga.W16"/>
      <connectionRef ref="bga.W17"/>
      <connectionRef ref="bga.W18"/>
      <connectionRef ref="bga.W19"/>
      <connectionRef ref="bga.Y05"/>
      <connectionRef ref="bga.Y24"/>
      <connectionRef ref="bga.ZAA07"/>
      <connectionRef ref="bga.ZAA10"/>
      <connectionRef ref="bga.ZAA13"/>
      <connectionRef ref="bga.ZAA16"/>
      <connectionRef ref="bga.ZAA19"/>
      <connectionRef ref="bga.ZAA22"/>
      <connectionRef ref="bga.ZAB03"/>
      <connectionRef ref="bga.ZAB24"/>
      <connectionRef ref="bga.ZAD04"/>
      <connectionRef ref="bga.ZAD07"/>
      <connectionRef ref="bga.ZAD10"/>
      <connectionRef ref="bga.ZAD13"/>
      <connectionRef ref="bga.ZAD16"/>
      <connectionRef ref="bga.ZAD19"/>
      <connectionRef ref="bga.ZAD22"/>
      <connectionRef ref="bga.ZAE01"/>
      <connectionRef ref="bga.ZAE25"/>
    </padNet>
    <padNet id="padNet.GPANAIO" name="GPANAIO" signalRef="GPANAIO" supplyRail="true">
      <alias>GPANAIO</alias>
      <description>Analog pad</description>
      <connectionRef ref="bga.C08"/>
    </padNet>
    <padNet id="padNet.GPIO00" name="GPIO00" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_0</alias>
      <connectionRef ref="bga.T05"/>
      <mode id="GPIO00_ALT0" name="ALT0" signalRef="CCM_CLKO1"/>
      <mode id="GPIO00_ALT2" name="ALT2" signalRef="KEY_COL5" inputSelectRegisterRef="IOMUXC_KEY_COL5_SELECT_INPUT"/>
      <mode id="GPIO00_ALT3" name="ALT3" signalRef="ASRC_EXT_CLK" inputSelectRegisterRef="IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT"/>
      <mode id="GPIO00_ALT4" name="ALT4" signalRef="EPIT1_OUT"/>
      <mode id="GPIO00_ALT5" name="ALT5" signalRef="GPIO1_IO00"/>
      <mode id="GPIO00_ALT6" name="ALT6" signalRef="USB_H1_PWR"/>
      <mode id="GPIO00_ALT7" name="ALT7" signalRef="SNVS_VIO_5"/>
    </padNet>
    <padNet id="padNet.GPIO01" name="GPIO01" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_1</alias>
      <connectionRef ref="bga.T04"/>
      <mode id="GPIO01_ALT0" name="ALT0" signalRef="ESAI_RX_CLK" inputSelectRegisterRef="IOMUXC_ESAI_RX_CLK_SELECT_INPUT"/>
      <mode id="GPIO01_ALT1" name="ALT1" signalRef="WDOG2_B"/>
      <mode id="GPIO01_ALT2" name="ALT2" signalRef="KEY_ROW5" inputSelectRegisterRef="IOMUXC_KEY_ROW5_SELECT_INPUT"/>
      <mode id="GPIO01_ALT3" name="ALT3" signalRef="USB_OTG_ID"/>
      <mode id="GPIO01_ALT4" name="ALT4" signalRef="PWM2_OUT"/>
      <mode id="GPIO01_ALT5" name="ALT5" signalRef="GPIO1_IO01"/>
      <mode id="GPIO01_ALT6" name="ALT6" signalRef="SD1_CD_B"/>
      <mode id="GPIO01_ALT7" name="ALT7" signalRef="SRC_TESTER_ACK"/>
    </padNet>
    <padNet id="padNet.GPIO02" name="GPIO02" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_2</alias>
      <connectionRef ref="bga.T01"/>
      <mode id="GPIO02_ALT0" name="ALT0" signalRef="ESAI_TX_FS" inputSelectRegisterRef="IOMUXC_ESAI_TX_FS_SELECT_INPUT"/>
      <mode id="GPIO02_ALT1" name="ALT1" signalRef="OBSERVE_INT2"/>
      <mode id="GPIO02_ALT2" name="ALT2" signalRef="KEY_ROW6" inputSelectRegisterRef="IOMUXC_KEY_ROW6_SELECT_INPUT"/>
      <mode id="GPIO02_ALT3" name="ALT3" signalRef="CCM_OUT1"/>
      <mode id="GPIO02_ALT4" name="ALT4" signalRef="CSU_ALARM_AUT0"/>
      <mode id="GPIO02_ALT5" name="ALT5" signalRef="GPIO1_IO02"/>
      <mode id="GPIO02_ALT6" name="ALT6" signalRef="SD2_WP"/>
      <mode id="GPIO02_ALT7" name="ALT7" signalRef="MLB_DATA" inputSelectRegisterRef="IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT"/>
    </padNet>
    <padNet id="padNet.GPIO03" name="GPIO03" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_3</alias>
      <connectionRef ref="bga.R07"/>
      <mode id="GPIO03_ALT0" name="ALT0" signalRef="ESAI_RX_HF_CLK" inputSelectRegisterRef="IOMUXC_ESAI_RX_HF_CLK_SELECT_INPUT"/>
      <mode id="GPIO03_ALT1" name="ALT1" signalRef="OBSERVE_INT0"/>
      <mode id="GPIO03_ALT2" name="ALT2" signalRef="I2C3_SCL" inputSelectRegisterRef="IOMUXC_I2C3_SCL_IN_SELECT_INPUT"/>
      <mode id="GPIO03_ALT3" name="ALT3" signalRef="XTALOSC_REF_CLK_24M"/>
      <mode id="GPIO03_ALT4" name="ALT4" signalRef="CCM_CLKO2"/>
      <mode id="GPIO03_ALT5" name="ALT5" signalRef="GPIO1_IO03"/>
      <mode id="GPIO03_ALT6" name="ALT6" signalRef="USB_H1_OC" inputSelectRegisterRef="IOMUXC_USB_H1_OC_SELECT_INPUT"/>
      <mode id="GPIO03_ALT7" name="ALT7" signalRef="MLB_CLK" inputSelectRegisterRef="IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT"/>
    </padNet>
    <padNet id="padNet.GPIO04" name="GPIO04" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_4</alias>
      <connectionRef ref="bga.R06"/>
      <mode id="GPIO04_ALT0" name="ALT0" signalRef="ESAI_TX_HF_CLK" inputSelectRegisterRef="IOMUXC_ESAI_TX_HF_CLK_SELECT_INPUT"/>
      <mode id="GPIO04_ALT1" name="ALT1" signalRef="OBSERVE_INT3"/>
      <mode id="GPIO04_ALT2" name="ALT2" signalRef="KEY_COL7" inputSelectRegisterRef="IOMUXC_KEY_COL7_SELECT_INPUT"/>
      <mode id="GPIO04_ALT3" name="ALT3" signalRef="CCM_OUT2"/>
      <mode id="GPIO04_ALT4" name="ALT4" signalRef="CSU_ALARM_AUT1"/>
      <mode id="GPIO04_ALT5" name="ALT5" signalRef="GPIO1_IO04"/>
      <mode id="GPIO04_ALT6" name="ALT6" signalRef="SD2_CD_B"/>
      <mode id="GPIO04_ALT7" name="ALT7" signalRef="OCOTP_FUSE_LATCHED"/>
    </padNet>
    <padNet id="padNet.GPIO05" name="GPIO05" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_5</alias>
      <connectionRef ref="bga.R04"/>
      <mode id="GPIO05_ALT0" name="ALT0" signalRef="ESAI_TX2_RX3" inputSelectRegisterRef="IOMUXC_ESAI_SDO2_SDI3_SELECT_INPUT"/>
      <mode id="GPIO05_ALT1" name="ALT1" signalRef="OBSERVE_INT4"/>
      <mode id="GPIO05_ALT2" name="ALT2" signalRef="KEY_ROW7" inputSelectRegisterRef="IOMUXC_KEY_ROW7_SELECT_INPUT"/>
      <mode id="GPIO05_ALT3" name="ALT3" signalRef="CCM_CLKO1"/>
      <mode id="GPIO05_ALT4" name="ALT4" signalRef="CSU_ALARM_AUT2"/>
      <mode id="GPIO05_ALT5" name="ALT5" signalRef="GPIO1_IO05"/>
      <mode id="GPIO05_ALT6" name="ALT6" signalRef="I2C3_SCL" inputSelectRegisterRef="IOMUXC_I2C3_SCL_IN_SELECT_INPUT"/>
      <mode id="GPIO05_ALT7" name="ALT7" signalRef="ARM_EVENTI"/>
    </padNet>
    <padNet id="padNet.GPIO06" name="GPIO06" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_6</alias>
      <connectionRef ref="bga.T03"/>
      <mode id="GPIO06_ALT0" name="ALT0" signalRef="ESAI_TX_CLK" inputSelectRegisterRef="IOMUXC_ESAI_TX_CLK_SELECT_INPUT"/>
      <mode id="GPIO06_ALT1" name="ALT1" signalRef="OBSERVE_INT1"/>
      <mode id="GPIO06_ALT2" name="ALT2" signalRef="I2C3_SDA" inputSelectRegisterRef="IOMUXC_I2C3_SDA_IN_SELECT_INPUT"/>
      <mode id="GPIO06_ALT3" name="ALT3" signalRef="CCM_OUT0"/>
      <mode id="GPIO06_ALT4" name="ALT4" signalRef="CSU_INT_DEB"/>
      <mode id="GPIO06_ALT5" name="ALT5" signalRef="GPIO1_IO06"/>
      <mode id="GPIO06_ALT6" name="ALT6" signalRef="SD2_LCTL"/>
      <mode id="GPIO06_ALT7" name="ALT7" signalRef="MLB_SIG" inputSelectRegisterRef="IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT"/>
    </padNet>
    <padNet id="padNet.GPIO07" name="GPIO07" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_7</alias>
      <connectionRef ref="bga.R03"/>
      <mode id="GPIO07_ALT0" name="ALT0" signalRef="ESAI_TX4_RX1" inputSelectRegisterRef="IOMUXC_ESAI_SDO4_SDI1_SELECT_INPUT"/>
      <mode id="GPIO07_ALT1" name="ALT1" signalRef="ECSPI5_RDY"/>
      <mode id="GPIO07_ALT2" name="ALT2" signalRef="EPIT1_OUT"/>
      <mode id="GPIO07_ALT3" name="ALT3" signalRef="FLEXCAN1_TX"/>
      <mode id="GPIO07_ALT4" name="ALT4" signalRef="UART2_TX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="GPIO07_ALT5" name="ALT5" signalRef="GPIO1_IO07"/>
      <mode id="GPIO07_ALT6" name="ALT6" signalRef="SPDIF_LOCK"/>
      <mode id="GPIO07_ALT7" name="ALT7" signalRef="USB_OTG_HOST_MODE"/>
    </padNet>
    <padNet id="padNet.GPIO08" name="GPIO08" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_8</alias>
      <connectionRef ref="bga.R05"/>
      <mode id="GPIO08_ALT0" name="ALT0" signalRef="ESAI_TX5_RX0" inputSelectRegisterRef="IOMUXC_ESAI_SDO5_SDI0_SELECT_INPUT"/>
      <mode id="GPIO08_ALT1" name="ALT1" signalRef="XTALOSC_REF_CLK_32K"/>
      <mode id="GPIO08_ALT2" name="ALT2" signalRef="EPIT2_OUT"/>
      <mode id="GPIO08_ALT3" name="ALT3" signalRef="FLEXCAN1_RX" inputSelectRegisterRef="IOMUXC_FLEXCAN1_RX_SELECT_INPUT"/>
      <mode id="GPIO08_ALT4" name="ALT4" signalRef="UART2_RX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="GPIO08_ALT5" name="ALT5" signalRef="GPIO1_IO08"/>
      <mode id="GPIO08_ALT6" name="ALT6" signalRef="SPDIF_SR_CLK"/>
      <mode id="GPIO08_ALT7" name="ALT7" signalRef="USB_OTG_PWR_CTL_WAKE"/>
    </padNet>
    <padNet id="padNet.GPIO09" name="GPIO09" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_9</alias>
      <connectionRef ref="bga.T02"/>
      <mode id="GPIO09_ALT0" name="ALT0" signalRef="ESAI_RX_FS" inputSelectRegisterRef="IOMUXC_ESAI_RX_FS_SELECT_INPUT"/>
      <mode id="GPIO09_ALT1" name="ALT1" signalRef="WDOG1_B"/>
      <mode id="GPIO09_ALT2" name="ALT2" signalRef="KEY_COL6" inputSelectRegisterRef="IOMUXC_KEY_COL6_SELECT_INPUT"/>
      <mode id="GPIO09_ALT3" name="ALT3" signalRef="CCM_REF_EN_B"/>
      <mode id="GPIO09_ALT4" name="ALT4" signalRef="PWM1_OUT"/>
      <mode id="GPIO09_ALT5" name="ALT5" signalRef="GPIO1_IO09"/>
      <mode id="GPIO09_ALT6" name="ALT6" signalRef="SD1_WP" inputSelectRegisterRef="IOMUXC_USDHC1_WP_ON_SELECT_INPUT"/>
      <mode id="GPIO09_ALT7" name="ALT7" signalRef="SRC_EARLY_RESET"/>
    </padNet>
    <padNet id="padNet.GPIO16" name="GPIO16" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_16</alias>
      <connectionRef ref="bga.R02"/>
      <mode id="GPIO16_ALT0" name="ALT0" signalRef="ESAI_TX3_RX2" inputSelectRegisterRef="IOMUXC_ESAI_SDO3_SDI2_SELECT_INPUT"/>
      <mode id="GPIO16_ALT1" name="ALT1" signalRef="ENET_1588_EVENT2_IN"/>
      <mode id="GPIO16_ALT2" name="ALT2" signalRef="ENET_REF_CLK" inputSelectRegisterRef="IOMUXC_ENET_REF_CLK_SELECT_INPUT"/>
      <mode id="GPIO16_ALT3" name="ALT3" signalRef="SD1_LCTL"/>
      <mode id="GPIO16_ALT4" name="ALT4" signalRef="SPDIF_IN" inputSelectRegisterRef="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT"/>
      <mode id="GPIO16_ALT5" name="ALT5" signalRef="GPIO7_IO11"/>
      <mode id="GPIO16_ALT6" name="ALT6" signalRef="I2C3_SDA" inputSelectRegisterRef="IOMUXC_I2C3_SDA_IN_SELECT_INPUT"/>
      <mode id="GPIO16_ALT7" name="ALT7" signalRef="JTAG_DE_B"/>
    </padNet>
    <padNet id="padNet.GPIO17" name="GPIO17" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_17</alias>
      <connectionRef ref="bga.R01"/>
      <mode id="GPIO17_ALT0" name="ALT0" signalRef="ESAI_TX0" inputSelectRegisterRef="IOMUXC_ESAI_SDO0_SELECT_INPUT"/>
      <mode id="GPIO17_ALT1" name="ALT1" signalRef="ENET_1588_EVENT3_IN"/>
      <mode id="GPIO17_ALT2" name="ALT2" signalRef="CCM_PMIC_READY" inputSelectRegisterRef="IOMUXC_CCM_PMIC_READY_SELECT_INPUT"/>
      <mode id="GPIO17_ALT3" name="ALT3" signalRef="SDMA_EXT_EVENT0" inputSelectRegisterRef="IOMUXC_SDMA_EVENTS14_SELECT_INPUT"/>
      <mode id="GPIO17_ALT4" name="ALT4" signalRef="SPDIF_OUT"/>
      <mode id="GPIO17_ALT5" name="ALT5" signalRef="GPIO7_IO12"/>
      <mode id="GPIO17_ALT7" name="ALT7" signalRef="JTAG_ACT"/>
    </padNet>
    <padNet id="padNet.GPIO18" name="GPIO18" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_18</alias>
      <connectionRef ref="bga.P06"/>
      <mode id="GPIO18_ALT0" name="ALT0" signalRef="ESAI_TX1" inputSelectRegisterRef="IOMUXC_ESAI_SDO1_SELECT_INPUT"/>
      <mode id="GPIO18_ALT1" name="ALT1" signalRef="ENET_RX_CLK" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT"/>
      <mode id="GPIO18_ALT2" name="ALT2" signalRef="SD3_VSELECT"/>
      <mode id="GPIO18_ALT3" name="ALT3" signalRef="SDMA_EXT_EVENT1" inputSelectRegisterRef="IOMUXC_SDMA_EVENTS15_SELECT_INPUT"/>
      <mode id="GPIO18_ALT4" name="ALT4" signalRef="ASRC_EXT_CLK" inputSelectRegisterRef="IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT"/>
      <mode id="GPIO18_ALT5" name="ALT5" signalRef="GPIO7_IO13"/>
      <mode id="GPIO18_ALT6" name="ALT6" signalRef="SNVS_VIO_5_CTL"/>
      <mode id="GPIO18_ALT7" name="ALT7" signalRef="SRC_SYSTEM_RESET"/>
    </padNet>
    <padNet id="padNet.GPIO19" name="GPIO19" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>GPIO_19</alias>
      <connectionRef ref="bga.P05"/>
      <mode id="GPIO19_ALT0" name="ALT0" signalRef="KEY_COL5" inputSelectRegisterRef="IOMUXC_KEY_COL5_SELECT_INPUT"/>
      <mode id="GPIO19_ALT1" name="ALT1" signalRef="ENET_1588_EVENT0_OUT"/>
      <mode id="GPIO19_ALT2" name="ALT2" signalRef="SPDIF_OUT"/>
      <mode id="GPIO19_ALT3" name="ALT3" signalRef="CCM_CLKO1"/>
      <mode id="GPIO19_ALT4" name="ALT4" signalRef="ECSPI1_RDY"/>
      <mode id="GPIO19_ALT5" name="ALT5" signalRef="GPIO4_IO05"/>
      <mode id="GPIO19_ALT6" name="ALT6" signalRef="ENET_TX_ER"/>
      <mode id="GPIO19_ALT7" name="ALT7" signalRef="SRC_INT_BOOT"/>
    </padNet>
    <padNet id="padNet.HDMI_REF" name="HDMI_REF" signalRef="HDMI_REF" supplyRail="true">
      <alias>HDMI_REF</alias>
      <connectionRef ref="bga.J01"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_CLK_N" name="HDMI_TX_CLK_N" signalRef="HDMI_TX_CLK_N" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_CLKM</alias>
      <connectionRef ref="bga.J05"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_CLK_P" name="HDMI_TX_CLK_P" signalRef="HDMI_TX_CLK_P" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_CLKP</alias>
      <connectionRef ref="bga.J06"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_DATA0_N" name="HDMI_TX_DATA0_N" signalRef="HDMI_TX_DATA0_N" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_D0M</alias>
      <connectionRef ref="bga.K05"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_DATA0_P" name="HDMI_TX_DATA0_P" signalRef="HDMI_TX_DATA0_P" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_D0P</alias>
      <connectionRef ref="bga.K06"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_DATA1_N" name="HDMI_TX_DATA1_N" signalRef="HDMI_TX_DATA1_N" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_D1M</alias>
      <connectionRef ref="bga.J03"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_DATA1_P" name="HDMI_TX_DATA1_P" signalRef="HDMI_TX_DATA1_P" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_D1P</alias>
      <connectionRef ref="bga.J04"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_DATA2_N" name="HDMI_TX_DATA2_N" signalRef="HDMI_TX_DATA2_N" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_D2M</alias>
      <connectionRef ref="bga.K03"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_DATA2_P" name="HDMI_TX_DATA2_P" signalRef="HDMI_TX_DATA2_P" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_D2P</alias>
      <connectionRef ref="bga.K04"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_DDC_CEC" name="HDMI_TX_DDC_CEC" signalRef="HDMI_TX_DDC_CEC" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_DDCCEC</alias>
      <connectionRef ref="bga.K02"/>
    </padNet>
    <padNet id="padNet.HDMI_TX_HPD" name="HDMI_TX_HPD" signalRef="HDMI_TX_HPD" powerGroupRef="pg.HDMI_VPH">
      <alias>HDMI_HPD</alias>
      <connectionRef ref="bga.K01"/>
    </padNet>
    <padNet id="padNet.HDMI_VP" name="HDMI_VP" signalRef="HDMI_VP" supplyRail="true">
      <alias>HDMI_VP</alias>
      <connectionRef ref="bga.L07"/>
    </padNet>
    <padNet id="padNet.HDMI_VPH" name="HDMI_VPH" signalRef="HDMI_VPH" supplyRail="true">
      <alias>HDMI_VPH</alias>
      <connectionRef ref="bga.M07"/>
    </padNet>
    <padNet id="padNet.JTAG_MOD" name="JTAG_MOD" padType="GPIO" signalRef="JTAG_MOD" powerGroupRef="pg.NVCC_JTAG">
      <alias>JTAG_MOD</alias>
      <connectionRef ref="bga.H06"/>
    </padNet>
    <padNet id="padNet.JTAG_TCK" name="JTAG_TCK" padType="GPIO" signalRef="JTAG_TCK" powerGroupRef="pg.NVCC_JTAG">
      <alias>JTAG_TCK</alias>
      <connectionRef ref="bga.H05"/>
    </padNet>
    <padNet id="padNet.JTAG_TDI" name="JTAG_TDI" padType="GPIO" signalRef="JTAG_TDI" powerGroupRef="pg.NVCC_JTAG">
      <alias>JTAG_TDI</alias>
      <connectionRef ref="bga.G05"/>
    </padNet>
    <padNet id="padNet.JTAG_TDO" name="JTAG_TDO" padType="GPIO" signalRef="JTAG_TDO" powerGroupRef="pg.NVCC_JTAG">
      <alias>JTAG_TDO</alias>
      <connectionRef ref="bga.G06"/>
    </padNet>
    <padNet id="padNet.JTAG_TMS" name="JTAG_TMS" padType="GPIO" signalRef="JTAG_TMS" powerGroupRef="pg.NVCC_JTAG">
      <alias>JTAG_TMS</alias>
      <connectionRef ref="bga.C03"/>
    </padNet>
    <padNet id="padNet.JTAG_TRSTB" name="JTAG_TRSTB" padType="GPIO" signalRef="JTAG_TRSTB" powerGroupRef="pg.NVCC_JTAG">
      <alias>JTAG_TRSTB</alias>
      <connectionRef ref="bga.C02"/>
    </padNet>
    <padNet id="padNet.KEY_COL0" name="KEY_COL0" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_COL0</alias>
      <connectionRef ref="bga.W05"/>
      <mode id="KEY_COL0_ALT0" name="ALT0" signalRef="ECSPI1_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="KEY_COL0_ALT1" name="ALT1" signalRef="ENET_RX_DATA3" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT"/>
      <mode id="KEY_COL0_ALT2" name="ALT2" signalRef="AUD5_TXC" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT"/>
      <mode id="KEY_COL0_ALT3" name="ALT3" signalRef="KEY_COL0"/>
      <mode id="KEY_COL0_ALT4" name="ALT4" signalRef="UART4_TX_DATA" inputSelectRegisterRef="IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="KEY_COL0_ALT5" name="ALT5" signalRef="GPIO4_IO06"/>
      <mode id="KEY_COL0_ALT6" name="ALT6" signalRef="DCIC1_OUT"/>
      <mode id="KEY_COL0_ALT7" name="ALT7" signalRef="SRC_ANY_PU_RESET"/>
    </padNet>
    <padNet id="padNet.KEY_COL1" name="KEY_COL1" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_COL1</alias>
      <connectionRef ref="bga.U07"/>
      <mode id="KEY_COL1_ALT0" name="ALT0" signalRef="ECSPI1_MISO" inputSelectRegisterRef="IOMUXC_ECSPI1_MISO_SELECT_INPUT"/>
      <mode id="KEY_COL1_ALT1" name="ALT1" signalRef="ENET_MDIO" inputSelectRegisterRef="IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT"/>
      <mode id="KEY_COL1_ALT2" name="ALT2" signalRef="AUD5_TXFS" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT"/>
      <mode id="KEY_COL1_ALT3" name="ALT3" signalRef="KEY_COL1"/>
      <mode id="KEY_COL1_ALT4" name="ALT4" signalRef="UART5_TX_DATA" inputSelectRegisterRef="IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="KEY_COL1_ALT5" name="ALT5" signalRef="GPIO4_IO08"/>
      <mode id="KEY_COL1_ALT6" name="ALT6" signalRef="SD1_VSELECT"/>
      <mode id="KEY_COL1_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR01"/>
    </padNet>
    <padNet id="padNet.KEY_COL2" name="KEY_COL2" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_COL2</alias>
      <connectionRef ref="bga.W06"/>
      <mode id="KEY_COL2_ALT0" name="ALT0" signalRef="ECSPI1_SS1" inputSelectRegisterRef="IOMUXC_ECSPI1_SS1_SELECT_INPUT"/>
      <mode id="KEY_COL2_ALT1" name="ALT1" signalRef="ENET_RX_DATA2" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT"/>
      <mode id="KEY_COL2_ALT2" name="ALT2" signalRef="FLEXCAN1_TX"/>
      <mode id="KEY_COL2_ALT3" name="ALT3" signalRef="KEY_COL2"/>
      <mode id="KEY_COL2_ALT4" name="ALT4" signalRef="ENET_MDC"/>
      <mode id="KEY_COL2_ALT5" name="ALT5" signalRef="GPIO4_IO10"/>
      <mode id="KEY_COL2_ALT6" name="ALT6" signalRef="USB_H1_PWR_CTL_WAKE"/>
      <mode id="KEY_COL2_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR03"/>
    </padNet>
    <padNet id="padNet.KEY_COL3" name="KEY_COL3" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_COL3</alias>
      <connectionRef ref="bga.U05"/>
      <mode id="KEY_COL3_ALT0" name="ALT0" signalRef="ECSPI1_SS3" inputSelectRegisterRef="IOMUXC_ECSPI1_SS3_SELECT_INPUT"/>
      <mode id="KEY_COL3_ALT1" name="ALT1" signalRef="ENET_CRS"/>
      <mode id="KEY_COL3_ALT2" name="ALT2" signalRef="HDMI_TX_DDC_SCL" inputSelectRegisterRef="IOMUXC_HDMI_II2C_CLKIN_SELECT_INPUT"/>
      <mode id="KEY_COL3_ALT3" name="ALT3" signalRef="KEY_COL3"/>
      <mode id="KEY_COL3_ALT4" name="ALT4" signalRef="I2C2_SCL" inputSelectRegisterRef="IOMUXC_I2C2_SCL_IN_SELECT_INPUT"/>
      <mode id="KEY_COL3_ALT5" name="ALT5" signalRef="GPIO4_IO12"/>
      <mode id="KEY_COL3_ALT6" name="ALT6" signalRef="SPDIF_IN" inputSelectRegisterRef="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT"/>
      <mode id="KEY_COL3_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR05"/>
    </padNet>
    <padNet id="padNet.KEY_COL4" name="KEY_COL4" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_COL4</alias>
      <connectionRef ref="bga.T06"/>
      <mode id="KEY_COL4_ALT0" name="ALT0" signalRef="FLEXCAN2_TX"/>
      <mode id="KEY_COL4_ALT1" name="ALT1" signalRef="IPU1_SISG4"/>
      <mode id="KEY_COL4_ALT2" name="ALT2" signalRef="USB_OTG_OC" inputSelectRegisterRef="IOMUXC_USB_OTG_OC_SELECT_INPUT"/>
      <mode id="KEY_COL4_ALT3" name="ALT3" signalRef="KEY_COL4"/>
      <mode id="KEY_COL4_ALT4" name="ALT4" signalRef="UART5_RTS_B" inputSelectRegisterRef="IOMUXC_UART5_UART_RTS_B_SELECT_INPUT"/>
      <mode id="KEY_COL4_ALT5" name="ALT5" signalRef="GPIO4_IO14"/>
      <mode id="KEY_COL4_ALT6" name="ALT6" signalRef="MMDC_DEBUG49"/>
      <mode id="KEY_COL4_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR07"/>
    </padNet>
    <padNet id="padNet.KEY_ROW0" name="KEY_ROW0" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_ROW0</alias>
      <connectionRef ref="bga.V06"/>
      <mode id="KEY_ROW0_ALT0" name="ALT0" signalRef="ECSPI1_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI1_MOSI_SELECT_INPUT"/>
      <mode id="KEY_ROW0_ALT1" name="ALT1" signalRef="ENET_TX_DATA3"/>
      <mode id="KEY_ROW0_ALT2" name="ALT2" signalRef="AUD5_TXD" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT"/>
      <mode id="KEY_ROW0_ALT3" name="ALT3" signalRef="KEY_ROW0"/>
      <mode id="KEY_ROW0_ALT4" name="ALT4" signalRef="UART4_RX_DATA" inputSelectRegisterRef="IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="KEY_ROW0_ALT5" name="ALT5" signalRef="GPIO4_IO07"/>
      <mode id="KEY_ROW0_ALT6" name="ALT6" signalRef="DCIC2_OUT"/>
      <mode id="KEY_ROW0_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR00"/>
    </padNet>
    <padNet id="padNet.KEY_ROW1" name="KEY_ROW1" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_ROW1</alias>
      <connectionRef ref="bga.U06"/>
      <mode id="KEY_ROW1_ALT0" name="ALT0" signalRef="ECSPI1_SS0" inputSelectRegisterRef="IOMUXC_ECSPI1_SS0_SELECT_INPUT"/>
      <mode id="KEY_ROW1_ALT1" name="ALT1" signalRef="ENET_COL"/>
      <mode id="KEY_ROW1_ALT2" name="ALT2" signalRef="AUD5_RXD" inputSelectRegisterRef="IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT"/>
      <mode id="KEY_ROW1_ALT3" name="ALT3" signalRef="KEY_ROW1"/>
      <mode id="KEY_ROW1_ALT4" name="ALT4" signalRef="UART5_RX_DATA" inputSelectRegisterRef="IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="KEY_ROW1_ALT5" name="ALT5" signalRef="GPIO4_IO09"/>
      <mode id="KEY_ROW1_ALT6" name="ALT6" signalRef="SD2_VSELECT"/>
      <mode id="KEY_ROW1_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR02"/>
    </padNet>
    <padNet id="padNet.KEY_ROW2" name="KEY_ROW2" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_ROW2</alias>
      <connectionRef ref="bga.W04"/>
      <mode id="KEY_ROW2_ALT0" name="ALT0" signalRef="ECSPI1_SS2" inputSelectRegisterRef="IOMUXC_ECSPI1_SS2_SELECT_INPUT"/>
      <mode id="KEY_ROW2_ALT1" name="ALT1" signalRef="ENET_TX_DATA2"/>
      <mode id="KEY_ROW2_ALT2" name="ALT2" signalRef="FLEXCAN1_RX" inputSelectRegisterRef="IOMUXC_FLEXCAN1_RX_SELECT_INPUT"/>
      <mode id="KEY_ROW2_ALT3" name="ALT3" signalRef="KEY_ROW2"/>
      <mode id="KEY_ROW2_ALT4" name="ALT4" signalRef="SD2_VSELECT"/>
      <mode id="KEY_ROW2_ALT5" name="ALT5" signalRef="GPIO4_IO11"/>
      <mode id="KEY_ROW2_ALT6" name="ALT6" signalRef="HDMI_TX_CEC_LINE" inputSelectRegisterRef="IOMUXC_HDMI_ICECIN_SELECT_INPUT"/>
      <mode id="KEY_ROW2_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR04"/>
    </padNet>
    <padNet id="padNet.KEY_ROW3" name="KEY_ROW3" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_ROW3</alias>
      <connectionRef ref="bga.T07"/>
      <mode id="KEY_ROW3_ALT0" name="ALT0" signalRef="XTALOSC_OSC32K_32K_OUT"/>
      <mode id="KEY_ROW3_ALT1" name="ALT1" signalRef="ASRC_EXT_CLK" inputSelectRegisterRef="IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT"/>
      <mode id="KEY_ROW3_ALT2" name="ALT2" signalRef="HDMI_TX_DDC_SDA" inputSelectRegisterRef="IOMUXC_HDMI_II2C_DATAIN_SELECT_INPUT"/>
      <mode id="KEY_ROW3_ALT3" name="ALT3" signalRef="KEY_ROW3"/>
      <mode id="KEY_ROW3_ALT4" name="ALT4" signalRef="I2C2_SDA" inputSelectRegisterRef="IOMUXC_I2C2_SDA_IN_SELECT_INPUT"/>
      <mode id="KEY_ROW3_ALT5" name="ALT5" signalRef="GPIO4_IO13"/>
      <mode id="KEY_ROW3_ALT6" name="ALT6" signalRef="SD1_VSELECT"/>
      <mode id="KEY_ROW3_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR06"/>
    </padNet>
    <padNet id="padNet.KEY_ROW4" name="KEY_ROW4" padType="GPIO" powerGroupRef="pg.NVCC_GPIO">
      <alias>KEY_ROW4</alias>
      <connectionRef ref="bga.V05"/>
      <mode id="KEY_ROW4_ALT0" name="ALT0" signalRef="FLEXCAN2_RX" inputSelectRegisterRef="IOMUXC_FLEXCAN2_RX_SELECT_INPUT"/>
      <mode id="KEY_ROW4_ALT1" name="ALT1" signalRef="IPU1_SISG5"/>
      <mode id="KEY_ROW4_ALT2" name="ALT2" signalRef="USB_OTG_PWR"/>
      <mode id="KEY_ROW4_ALT3" name="ALT3" signalRef="KEY_ROW4"/>
      <mode id="KEY_ROW4_ALT4" name="ALT4" signalRef="UART5_CTS_B" inputSelectRegisterRef="IOMUXC_UART5_UART_RTS_B_SELECT_INPUT"/>
      <mode id="KEY_ROW4_ALT5" name="ALT5" signalRef="GPIO4_IO15"/>
      <mode id="KEY_ROW4_ALT6" name="ALT6" signalRef="MMDC_DEBUG50"/>
      <mode id="KEY_ROW4_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HADDR08"/>
    </padNet>
    <padNet id="padNet.LVDS0_CLK_N" name="LVDS0_CLK_N" signalRef="LVDS0_CLK_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_CLK_N</alias>
      <connectionRef ref="bga.V04"/>
    </padNet>
    <padNet id="padNet.LVDS0_CLK_P" name="LVDS0_CLK_P" signalRef="LVDS0_CLK_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_CLK_P</alias>
      <connectionRef ref="bga.V03"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA0_N" name="LVDS0_DATA0_N" signalRef="LVDS0_DATA0_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX0_N</alias>
      <connectionRef ref="bga.U02"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA0_P" name="LVDS0_DATA0_P" signalRef="LVDS0_DATA0_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX0_P</alias>
      <connectionRef ref="bga.U01"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA1_N" name="LVDS0_DATA1_N" signalRef="LVDS0_DATA1_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX1_N</alias>
      <connectionRef ref="bga.U04"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA1_P" name="LVDS0_DATA1_P" signalRef="LVDS0_DATA1_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX1_P</alias>
      <connectionRef ref="bga.U03"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA2_N" name="LVDS0_DATA2_N" signalRef="LVDS0_DATA2_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX2_N</alias>
      <connectionRef ref="bga.V02"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA2_P" name="LVDS0_DATA2_P" signalRef="LVDS0_DATA2_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX2_P</alias>
      <connectionRef ref="bga.V01"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA3_N" name="LVDS0_DATA3_N" signalRef="LVDS0_DATA3_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX3_N</alias>
      <connectionRef ref="bga.W02"/>
    </padNet>
    <padNet id="padNet.LVDS0_DATA3_P" name="LVDS0_DATA3_P" signalRef="LVDS0_DATA3_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS0_TX3_P</alias>
      <connectionRef ref="bga.W01"/>
    </padNet>
    <padNet id="padNet.LVDS1_CLK_N" name="LVDS1_CLK_N" signalRef="LVDS1_CLK_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_CLK_N</alias>
      <connectionRef ref="bga.Y03"/>
    </padNet>
    <padNet id="padNet.LVDS1_CLK_P" name="LVDS1_CLK_P" signalRef="LVDS1_CLK_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_CLK_P</alias>
      <connectionRef ref="bga.Y04"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA0_N" name="LVDS1_DATA0_N" signalRef="LVDS1_DATA0_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX0_N</alias>
      <connectionRef ref="bga.Y01"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA0_P" name="LVDS1_DATA0_P" signalRef="LVDS1_DATA0_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX0_P</alias>
      <connectionRef ref="bga.Y02"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA1_N" name="LVDS1_DATA1_N" signalRef="LVDS1_DATA1_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX1_N</alias>
      <connectionRef ref="bga.ZAA02"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA1_P" name="LVDS1_DATA1_P" signalRef="LVDS1_DATA1_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX1_P</alias>
      <connectionRef ref="bga.ZAA01"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA2_N" name="LVDS1_DATA2_N" signalRef="LVDS1_DATA2_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX2_N</alias>
      <connectionRef ref="bga.ZAB01"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA2_P" name="LVDS1_DATA2_P" signalRef="LVDS1_DATA2_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX2_P</alias>
      <connectionRef ref="bga.ZAB02"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA3_N" name="LVDS1_DATA3_N" signalRef="LVDS1_DATA3_N" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX3_N</alias>
      <connectionRef ref="bga.ZAA03"/>
    </padNet>
    <padNet id="padNet.LVDS1_DATA3_P" name="LVDS1_DATA3_P" signalRef="LVDS1_DATA3_P" powerGroupRef="pg.NVCC_LVDS_2P5">
      <alias>LVDS1_TX3_P</alias>
      <connectionRef ref="bga.ZAA04"/>
    </padNet>
    <padNet id="padNet.MLB_CLK_N" name="MLB_CLK_N" signalRef="MLB_CLK_N" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>MLB_CN</alias>
      <connectionRef ref="bga.A11"/>
    </padNet>
    <padNet id="padNet.MLB_CLK_P" name="MLB_CLK_P" signalRef="MLB_CLK_P" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>MLB_CP</alias>
      <connectionRef ref="bga.B11"/>
    </padNet>
    <padNet id="padNet.MLB_DATA_N" name="MLB_DATA_N" signalRef="MLB_DATA_N" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>MLB_DN</alias>
      <connectionRef ref="bga.B10"/>
    </padNet>
    <padNet id="padNet.MLB_DATA_P" name="MLB_DATA_P" signalRef="MLB_DATA_P" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>MLB_DP</alias>
      <connectionRef ref="bga.A10"/>
    </padNet>
    <padNet id="padNet.MLB_SIG_N" name="MLB_SIG_N" signalRef="MLB_SIG_N" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>MLB_SN</alias>
      <connectionRef ref="bga.A09"/>
    </padNet>
    <padNet id="padNet.MLB_SIG_P" name="MLB_SIG_P" signalRef="MLB_SIG_P" powerGroupRef="pg.VDD_HIGH_CAP">
      <alias>MLB_SP</alias>
      <connectionRef ref="bga.B09"/>
    </padNet>
    <padNet id="padNet.NAND_ALE" name="NAND_ALE" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_ALE</alias>
      <connectionRef ref="bga.A16"/>
      <mode id="NAND_ALE_ALT0" name="ALT0" signalRef="NAND_ALE"/>
      <mode id="NAND_ALE_ALT1" name="ALT1" signalRef="SD4_RESET"/>
      <mode id="NAND_ALE_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX00"/>
      <mode id="NAND_ALE_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT12"/>
      <mode id="NAND_ALE_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT12"/>
      <mode id="NAND_ALE_ALT5" name="ALT5" signalRef="GPIO6_IO08"/>
      <mode id="NAND_ALE_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN24"/>
      <mode id="NAND_ALE_ALT7" name="ALT7" signalRef="TPSMP_HTRANS1"/>
    </padNet>
    <padNet id="padNet.NAND_CLE" name="NAND_CLE" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_CLE</alias>
      <connectionRef ref="bga.C15"/>
      <mode id="NAND_CLE_ALT0" name="ALT0" signalRef="NAND_CLE"/>
      <mode id="NAND_CLE_ALT1" name="ALT1" signalRef="IPU2_SISG4"/>
      <mode id="NAND_CLE_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX31"/>
      <mode id="NAND_CLE_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT11"/>
      <mode id="NAND_CLE_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT11"/>
      <mode id="NAND_CLE_ALT5" name="ALT5" signalRef="GPIO6_IO07"/>
      <mode id="NAND_CLE_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN23"/>
      <mode id="NAND_CLE_ALT7" name="ALT7" signalRef="TPSMP_HTRANS0"/>
    </padNet>
    <padNet id="padNet.NAND_CS0_B" name="NAND_CS0_B" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_CS0</alias>
      <connectionRef ref="bga.F15"/>
      <mode id="NAND_CS0_B_ALT0" name="ALT0" signalRef="NAND_CE0_B"/>
      <mode id="NAND_CS0_B_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT15"/>
      <mode id="NAND_CS0_B_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT15"/>
      <mode id="NAND_CS0_B_ALT5" name="ALT5" signalRef="GPIO6_IO11"/>
      <mode id="NAND_CS0_B_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HSIZE2"/>
    </padNet>
    <padNet id="padNet.NAND_CS1_B" name="NAND_CS1_B" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_CS1</alias>
      <connectionRef ref="bga.C16"/>
      <mode id="NAND_CS1_B_ALT0" name="ALT0" signalRef="NAND_CE1_B"/>
      <mode id="NAND_CS1_B_ALT1" name="ALT1" signalRef="SD4_VSELECT"/>
      <mode id="NAND_CS1_B_ALT2" name="ALT2" signalRef="SD3_VSELECT"/>
      <mode id="NAND_CS1_B_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX03"/>
      <mode id="NAND_CS1_B_ALT5" name="ALT5" signalRef="GPIO6_IO14"/>
      <mode id="NAND_CS1_B_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HREADYOUT"/>
    </padNet>
    <padNet id="padNet.NAND_CS2_B" name="NAND_CS2_B" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_CS2</alias>
      <connectionRef ref="bga.A17"/>
      <mode id="NAND_CS2_B_ALT0" name="ALT0" signalRef="NAND_CE2_B"/>
      <mode id="NAND_CS2_B_ALT1" name="ALT1" signalRef="IPU1_SISG0"/>
      <mode id="NAND_CS2_B_ALT2" name="ALT2" signalRef="ESAI_TX0" inputSelectRegisterRef="IOMUXC_ESAI_SDO0_SELECT_INPUT"/>
      <mode id="NAND_CS2_B_ALT3" name="ALT3" signalRef="EIM_CRE"/>
      <mode id="NAND_CS2_B_ALT4" name="ALT4" signalRef="CCM_CLKO2"/>
      <mode id="NAND_CS2_B_ALT5" name="ALT5" signalRef="GPIO6_IO15"/>
      <mode id="NAND_CS2_B_ALT6" name="ALT6" signalRef="IPU2_SISG0"/>
    </padNet>
    <padNet id="padNet.NAND_CS3_B" name="NAND_CS3_B" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_CS3</alias>
      <connectionRef ref="bga.D16"/>
      <mode id="NAND_CS3_B_ALT0" name="ALT0" signalRef="NAND_CE3_B"/>
      <mode id="NAND_CS3_B_ALT1" name="ALT1" signalRef="IPU1_SISG1"/>
      <mode id="NAND_CS3_B_ALT2" name="ALT2" signalRef="ESAI_TX1" inputSelectRegisterRef="IOMUXC_ESAI_SDO1_SELECT_INPUT"/>
      <mode id="NAND_CS3_B_ALT3" name="ALT3" signalRef="EIM_ADDR26"/>
      <mode id="NAND_CS3_B_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX04"/>
      <mode id="NAND_CS3_B_ALT5" name="ALT5" signalRef="GPIO6_IO16"/>
      <mode id="NAND_CS3_B_ALT6" name="ALT6" signalRef="IPU2_SISG1"/>
      <mode id="NAND_CS3_B_ALT7" name="ALT7" signalRef="TPSMP_CLK"/>
    </padNet>
    <padNet id="padNet.NAND_DATA00" name="NAND_DATA00" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D0</alias>
      <connectionRef ref="bga.A18"/>
      <mode id="NAND_DATA00_ALT0" name="ALT0" signalRef="NAND_DATA00"/>
      <mode id="NAND_DATA00_ALT1" name="ALT1" signalRef="SD1_DATA4"/>
      <mode id="NAND_DATA00_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT0"/>
      <mode id="NAND_DATA00_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT16"/>
      <mode id="NAND_DATA00_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT16"/>
      <mode id="NAND_DATA00_ALT5" name="ALT5" signalRef="GPIO2_IO00"/>
      <mode id="NAND_DATA00_ALT6" name="ALT6" signalRef="IPU1_DIAG00"/>
      <mode id="NAND_DATA00_ALT7" name="ALT7" signalRef="IPU2_DIAG00"/>
    </padNet>
    <padNet id="padNet.NAND_DATA01" name="NAND_DATA01" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D1</alias>
      <connectionRef ref="bga.C17"/>
      <mode id="NAND_DATA01_ALT0" name="ALT0" signalRef="NAND_DATA01"/>
      <mode id="NAND_DATA01_ALT1" name="ALT1" signalRef="SD1_DATA5"/>
      <mode id="NAND_DATA01_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT1"/>
      <mode id="NAND_DATA01_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT17"/>
      <mode id="NAND_DATA01_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT17"/>
      <mode id="NAND_DATA01_ALT5" name="ALT5" signalRef="GPIO2_IO01"/>
      <mode id="NAND_DATA01_ALT6" name="ALT6" signalRef="IPU1_DIAG01"/>
      <mode id="NAND_DATA01_ALT7" name="ALT7" signalRef="IPU2_DIAG01"/>
    </padNet>
    <padNet id="padNet.NAND_DATA02" name="NAND_DATA02" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D2</alias>
      <connectionRef ref="bga.F16"/>
      <mode id="NAND_DATA02_ALT0" name="ALT0" signalRef="NAND_DATA02"/>
      <mode id="NAND_DATA02_ALT1" name="ALT1" signalRef="SD1_DATA6"/>
      <mode id="NAND_DATA02_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT2"/>
      <mode id="NAND_DATA02_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT18"/>
      <mode id="NAND_DATA02_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT18"/>
      <mode id="NAND_DATA02_ALT5" name="ALT5" signalRef="GPIO2_IO02"/>
      <mode id="NAND_DATA02_ALT6" name="ALT6" signalRef="IPU1_DIAG02"/>
      <mode id="NAND_DATA02_ALT7" name="ALT7" signalRef="IPU2_DIAG02"/>
    </padNet>
    <padNet id="padNet.NAND_DATA03" name="NAND_DATA03" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D3</alias>
      <connectionRef ref="bga.D17"/>
      <mode id="NAND_DATA03_ALT0" name="ALT0" signalRef="NAND_DATA03"/>
      <mode id="NAND_DATA03_ALT1" name="ALT1" signalRef="SD1_DATA7"/>
      <mode id="NAND_DATA03_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT3"/>
      <mode id="NAND_DATA03_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT19"/>
      <mode id="NAND_DATA03_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT19"/>
      <mode id="NAND_DATA03_ALT5" name="ALT5" signalRef="GPIO2_IO03"/>
      <mode id="NAND_DATA03_ALT6" name="ALT6" signalRef="IPU1_DIAG03"/>
      <mode id="NAND_DATA03_ALT7" name="ALT7" signalRef="IPU2_DIAG03"/>
    </padNet>
    <padNet id="padNet.NAND_DATA04" name="NAND_DATA04" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D4</alias>
      <connectionRef ref="bga.A19"/>
      <mode id="NAND_DATA04_ALT0" name="ALT0" signalRef="NAND_DATA04"/>
      <mode id="NAND_DATA04_ALT1" name="ALT1" signalRef="SD2_DATA4"/>
      <mode id="NAND_DATA04_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT4"/>
      <mode id="NAND_DATA04_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT20"/>
      <mode id="NAND_DATA04_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT20"/>
      <mode id="NAND_DATA04_ALT5" name="ALT5" signalRef="GPIO2_IO04"/>
      <mode id="NAND_DATA04_ALT6" name="ALT6" signalRef="IPU1_DIAG04"/>
      <mode id="NAND_DATA04_ALT7" name="ALT7" signalRef="IPU2_DIAG04"/>
    </padNet>
    <padNet id="padNet.NAND_DATA05" name="NAND_DATA05" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D5</alias>
      <connectionRef ref="bga.B18"/>
      <mode id="NAND_DATA05_ALT0" name="ALT0" signalRef="NAND_DATA05"/>
      <mode id="NAND_DATA05_ALT1" name="ALT1" signalRef="SD2_DATA5"/>
      <mode id="NAND_DATA05_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT5"/>
      <mode id="NAND_DATA05_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT21"/>
      <mode id="NAND_DATA05_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT21"/>
      <mode id="NAND_DATA05_ALT5" name="ALT5" signalRef="GPIO2_IO05"/>
      <mode id="NAND_DATA05_ALT6" name="ALT6" signalRef="IPU1_DIAG05"/>
      <mode id="NAND_DATA05_ALT7" name="ALT7" signalRef="IPU2_DIAG05"/>
    </padNet>
    <padNet id="padNet.NAND_DATA06" name="NAND_DATA06" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D6</alias>
      <connectionRef ref="bga.E17"/>
      <mode id="NAND_DATA06_ALT0" name="ALT0" signalRef="NAND_DATA06"/>
      <mode id="NAND_DATA06_ALT1" name="ALT1" signalRef="SD2_DATA6"/>
      <mode id="NAND_DATA06_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT6"/>
      <mode id="NAND_DATA06_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT22"/>
      <mode id="NAND_DATA06_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT22"/>
      <mode id="NAND_DATA06_ALT5" name="ALT5" signalRef="GPIO2_IO06"/>
      <mode id="NAND_DATA06_ALT6" name="ALT6" signalRef="IPU1_DIAG06"/>
      <mode id="NAND_DATA06_ALT7" name="ALT7" signalRef="IPU2_DIAG06"/>
    </padNet>
    <padNet id="padNet.NAND_DATA07" name="NAND_DATA07" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_D7</alias>
      <connectionRef ref="bga.C18"/>
      <mode id="NAND_DATA07_ALT0" name="ALT0" signalRef="NAND_DATA07"/>
      <mode id="NAND_DATA07_ALT1" name="ALT1" signalRef="SD2_DATA7"/>
      <mode id="NAND_DATA07_ALT2" name="ALT2" signalRef="GPU3D_DEBUG_OUT7"/>
      <mode id="NAND_DATA07_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT23"/>
      <mode id="NAND_DATA07_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT23"/>
      <mode id="NAND_DATA07_ALT5" name="ALT5" signalRef="GPIO2_IO07"/>
      <mode id="NAND_DATA07_ALT6" name="ALT6" signalRef="IPU1_DIAG07"/>
      <mode id="NAND_DATA07_ALT7" name="ALT7" signalRef="IPU2_DIAG07"/>
    </padNet>
    <padNet id="padNet.NAND_READY" name="NAND_READY" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_RB0</alias>
      <connectionRef ref="bga.B16"/>
      <mode id="NAND_READY_ALT0" name="ALT0" signalRef="NAND_READY"/>
      <mode id="NAND_READY_ALT1" name="ALT1" signalRef="IPU2_DI0_PIN01"/>
      <mode id="NAND_READY_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX02"/>
      <mode id="NAND_READY_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT14"/>
      <mode id="NAND_READY_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT14"/>
      <mode id="NAND_READY_ALT5" name="ALT5" signalRef="GPIO6_IO10"/>
      <mode id="NAND_READY_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_OUT33"/>
      <mode id="NAND_READY_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HSIZE1"/>
    </padNet>
    <padNet id="padNet.NAND_WP_B" name="NAND_WP_B" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>NANDF_WP_B</alias>
      <connectionRef ref="bga.E15"/>
      <mode id="NAND_WP_B_ALT0" name="ALT0" signalRef="NAND_WP_B"/>
      <mode id="NAND_WP_B_ALT1" name="ALT1" signalRef="IPU2_SISG5"/>
      <mode id="NAND_WP_B_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX01"/>
      <mode id="NAND_WP_B_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT13"/>
      <mode id="NAND_WP_B_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT13"/>
      <mode id="NAND_WP_B_ALT5" name="ALT5" signalRef="GPIO6_IO09"/>
      <mode id="NAND_WP_B_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_OUT32"/>
      <mode id="NAND_WP_B_ALT7" name="ALT7" signalRef="PL301_MX6_PER_HSIZE0"/>
    </padNet>
    <padNet id="padNet.NC" name="NC" signalRef="NC" supplyRail="true">
      <alias>NC</alias>
      <description>No connect</description>
      <connectionRef ref="bga.A01"/>
    </padNet>
    <padNet id="padNet.NVCC_CSI" name="NVCC_CSI" signalRef="NVCC_CSI" supplyRail="true">
      <alias>NVCC_CSI</alias>
      <description>Supply of the camera sensor interface</description>
      <connectionRef ref="bga.N07"/>
    </padNet>
    <padNet id="padNet.NVCC_DRAM" name="NVCC_DRAM" signalRef="NVCC_DRAM" powerGroupRef="pg.NVCC_DRAM" supplyRail="true">
      <alias>NVCC_DRAM</alias>
      <description>Supply of the DDR interface</description>
      <connectionRef ref="bga.R18"/>
      <connectionRef ref="bga.T18"/>
      <connectionRef ref="bga.U18"/>
      <connectionRef ref="bga.V09"/>
      <connectionRef ref="bga.V10"/>
      <connectionRef ref="bga.V11"/>
      <connectionRef ref="bga.V12"/>
      <connectionRef ref="bga.V13"/>
      <connectionRef ref="bga.V14"/>
      <connectionRef ref="bga.V15"/>
      <connectionRef ref="bga.V16"/>
      <connectionRef ref="bga.V17"/>
      <connectionRef ref="bga.V18"/>
    </padNet>
    <padNet id="padNet.NVCC_EIM0" name="NVCC_EIM0" signalRef="NVCC_EIM0" powerGroupRef="pg.NVCC_EIM0" supplyRail="true">
      <alias>NVCC_EIM0</alias>
      <description>Supply of the EMI interface</description>
      <connectionRef ref="bga.K19"/>
    </padNet>
    <padNet id="padNet.NVCC_EIM1" name="NVCC_EIM1" signalRef="NVCC_EIM1" powerGroupRef="pg.NVCC_EIM1" supplyRail="true">
      <alias>NVCC_EIM1</alias>
      <description>Supply of the EMI interface</description>
      <connectionRef ref="bga.L19"/>
    </padNet>
    <padNet id="padNet.NVCC_EIM2" name="NVCC_EIM2" signalRef="NVCC_EIM2" powerGroupRef="pg.NVCC_EIM2" supplyRail="true">
      <alias>NVCC_EIM2</alias>
      <description>Supply of the EMI interface</description>
      <connectionRef ref="bga.M19"/>
    </padNet>
    <padNet id="padNet.NVCC_ENET" name="NVCC_ENET" signalRef="NVCC_ENET" powerGroupRef="pg.NVCC_ENET" supplyRail="true">
      <alias>NVCC_ENET</alias>
      <description>Supply of the ENET interface</description>
      <connectionRef ref="bga.R19"/>
    </padNet>
    <padNet id="padNet.NVCC_GPIO" name="NVCC_GPIO" signalRef="NVCC_GPIO" powerGroupRef="pg.NVCC_GPIO" supplyRail="true">
      <alias>NVCC_GPIO</alias>
      <description>Supply of the GPIO interface</description>
      <connectionRef ref="bga.P07"/>
    </padNet>
    <padNet id="padNet.NVCC_JTAG" name="NVCC_JTAG" signalRef="NVCC_JTAG" powerGroupRef="pg.NVCC_JTAG" supplyRail="true">
      <alias>NVCC_JTAG</alias>
      <description>Supply of the JTAG tap controller interface</description>
      <connectionRef ref="bga.J07"/>
    </padNet>
    <padNet id="padNet.NVCC_LCD" name="NVCC_LCD" signalRef="NVCC_LCD" powerGroupRef="pg.NVCC_LCD" supplyRail="true">
      <alias>NVCC_LCD</alias>
      <description>Supply of the LCD interface</description>
      <connectionRef ref="bga.P19"/>
    </padNet>
    <padNet id="padNet.NVCC_LVDS_2P5" name="NVCC_LVDS_2P5" signalRef="NVCC_LVDS_2P5" powerGroupRef="pg.NVCC_LVDS_2P5" supplyRail="true">
      <alias>NVCC_LVDS2P5</alias>
      <description>Supply of the LVDS display interface</description>
      <connectionRef ref="bga.V07"/>
    </padNet>
    <padNet id="padNet.NVCC_MIPI" name="NVCC_MIPI" signalRef="NVCC_MIPI" powerGroupRef="pg.NVCC_MIPI" supplyRail="true">
      <alias>NVCC_MIPI</alias>
      <description>Supply of the MIPI interface</description>
      <connectionRef ref="bga.K07"/>
    </padNet>
    <padNet id="padNet.NVCC_NAND" name="NVCC_NAND" signalRef="NVCC_NAND" powerGroupRef="pg.NVCC_NAND" supplyRail="true">
      <alias>NVCC_NANDF</alias>
      <description>Supply of the raw NAND Flash memories interface</description>
      <connectionRef ref="bga.G15"/>
    </padNet>
    <padNet id="padNet.NVCC_PLL" name="NVCC_PLL" signalRef="NVCC_PLL" supplyRail="true">
      <alias>NVCC_PLL_OUT</alias>
      <description/>
      <connectionRef ref="bga.E08"/>
    </padNet>
    <padNet id="padNet.NVCC_RGMII" name="NVCC_RGMII" signalRef="NVCC_RGMII" powerGroupRef="pg.NVCC_RGMII" supplyRail="true">
      <alias>NVCC_RGMII</alias>
      <description>Supply of the ENET interface</description>
      <connectionRef ref="bga.G18"/>
    </padNet>
    <padNet id="padNet.NVCC_SD1" name="NVCC_SD1" signalRef="NVCC_SD1" powerGroupRef="pg.NVCC_SD1" supplyRail="true">
      <alias>NVCC_SD1</alias>
      <description>Supply of the SD card interface</description>
      <connectionRef ref="bga.G16"/>
    </padNet>
    <padNet id="padNet.NVCC_SD2" name="NVCC_SD2" signalRef="NVCC_SD2" powerGroupRef="pg.NVCC_SD2" supplyRail="true">
      <alias>NVCC_SD2</alias>
      <description>Supply of the SD card interface</description>
      <connectionRef ref="bga.G17"/>
    </padNet>
    <padNet id="padNet.NVCC_SD3" name="NVCC_SD3" signalRef="NVCC_SD3" powerGroupRef="pg.NVCC_SD3" supplyRail="true">
      <alias>NVCC_SD3</alias>
      <description>Supply of the SD card interface</description>
      <connectionRef ref="bga.G14"/>
    </padNet>
    <padNet id="padNet.ONOFF" name="ONOFF" padType="GPIO" signalRef="SRC_ONOFF" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>ONOFF</alias>
      <connectionRef ref="bga.D12"/>
    </padNet>
    <padNet id="padNet.PCIE_REXT" name="PCIE_REXT" signalRef="PCIE_REXT" supplyRail="true">
      <alias>PCIE_REXT</alias>
      <description/>
      <connectionRef ref="bga.A02"/>
    </padNet>
    <padNet id="padNet.PCIE_RX_N" name="PCIE_RX_N" signalRef="PCIE_RX_N" powerGroupRef="pg.PCIE_VPH">
      <alias>PCIE_RXM</alias>
      <connectionRef ref="bga.B01"/>
    </padNet>
    <padNet id="padNet.PCIE_RX_P" name="PCIE_RX_P" signalRef="PCIE_RX_P" powerGroupRef="pg.PCIE_VPH">
      <alias>PCIE_RXP</alias>
      <connectionRef ref="bga.B02"/>
    </padNet>
    <padNet id="padNet.PCIE_TX_N" name="PCIE_TX_N" signalRef="PCIE_TX_N" powerGroupRef="pg.PCIE_VPH">
      <alias>PCIE_TXM</alias>
      <connectionRef ref="bga.A03"/>
    </padNet>
    <padNet id="padNet.PCIE_TX_P" name="PCIE_TX_P" signalRef="PCIE_TX_P" powerGroupRef="pg.PCIE_VPH">
      <alias>PCIE_TXP</alias>
      <connectionRef ref="bga.B03"/>
    </padNet>
    <padNet id="padNet.PCIE_VP" name="PCIE_VP" signalRef="PCIE_VP" supplyRail="true">
      <alias>PCIE_VP</alias>
      <description/>
      <connectionRef ref="bga.H07"/>
    </padNet>
    <padNet id="padNet.PCIE_VPH" name="PCIE_VPH" signalRef="PCIE_VPH" supplyRail="true">
      <alias>PCIE_VPH</alias>
      <description>PCIE PHY supply</description>
      <connectionRef ref="bga.G07"/>
    </padNet>
    <padNet id="padNet.PCIE_VPTX" name="PCIE_VPTX" signalRef="PCIE_VPTX" supplyRail="true">
      <alias>PCIE_VPTX</alias>
      <description>PCIE PHY supply</description>
      <connectionRef ref="bga.G08"/>
    </padNet>
    <padNet id="padNet.PMIC_ON_REQ" name="PMIC_ON_REQ" padType="GPIO" signalRef="SNVS_PMIC_ON_REQ" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>PMIC_ON_REQ</alias>
      <connectionRef ref="bga.D11"/>
    </padNet>
    <padNet id="padNet.PMIC_STBY_REQ" name="PMIC_STBY_REQ" padType="GPIO" signalRef="CCM_PMIC_STBY_REQ" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>PMIC_STBY_REQ</alias>
      <connectionRef ref="bga.F11"/>
    </padNet>
    <padNet id="padNet.POR_B" name="POR_B" signalRef="SRC_POR_B" padType="GPIO" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>POR_B</alias>
      <connectionRef ref="bga.C11"/>
    </padNet>
    <padNet id="padNet.RGMII_RD0" name="RGMII_RD0" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_RD0</alias>
      <connectionRef ref="bga.C24"/>
      <mode id="RGMII_RD0_ALT0" name="ALT0" signalRef="HSI_RX_READY"/>
      <mode id="RGMII_RD0_ALT1" name="ALT1" signalRef="RGMII_RD0" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT"/>
      <mode id="RGMII_RD0_ALT5" name="ALT5" signalRef="GPIO6_IO25"/>
      <mode id="RGMII_RD0_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN06"/>
    </padNet>
    <padNet id="padNet.RGMII_RD1" name="RGMII_RD1" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_RD1</alias>
      <connectionRef ref="bga.B23"/>
      <mode id="RGMII_RD1_ALT0" name="ALT0" signalRef="HSI_TX_FLAG"/>
      <mode id="RGMII_RD1_ALT1" name="ALT1" signalRef="RGMII_RD1" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT"/>
      <mode id="RGMII_RD1_ALT5" name="ALT5" signalRef="GPIO6_IO27"/>
      <mode id="RGMII_RD1_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN08"/>
      <mode id="RGMII_RD1_ALT7" name="ALT7" signalRef="JTAG_FAIL"/>
    </padNet>
    <padNet id="padNet.RGMII_RD2" name="RGMII_RD2" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_RD2</alias>
      <connectionRef ref="bga.B24"/>
      <mode id="RGMII_RD2_ALT0" name="ALT0" signalRef="HSI_TX_DATA"/>
      <mode id="RGMII_RD2_ALT1" name="ALT1" signalRef="RGMII_RD2" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT"/>
      <mode id="RGMII_RD2_ALT5" name="ALT5" signalRef="GPIO6_IO28"/>
      <mode id="RGMII_RD2_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN09"/>
    </padNet>
    <padNet id="padNet.RGMII_RD3" name="RGMII_RD3" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_RD3</alias>
      <connectionRef ref="bga.D23"/>
      <mode id="RGMII_RD3_ALT0" name="ALT0" signalRef="HSI_TX_WAKE"/>
      <mode id="RGMII_RD3_ALT1" name="ALT1" signalRef="RGMII_RD3" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT"/>
      <mode id="RGMII_RD3_ALT5" name="ALT5" signalRef="GPIO6_IO29"/>
      <mode id="RGMII_RD3_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN10"/>
    </padNet>
    <padNet id="padNet.RGMII_RXC" name="RGMII_RXC" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_RXC</alias>
      <connectionRef ref="bga.B25"/>
      <mode id="RGMII_RXC_ALT0" name="ALT0" signalRef="USB_H3_STROBE"/>
      <mode id="RGMII_RXC_ALT1" name="ALT1" signalRef="RGMII_RXC" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT"/>
      <mode id="RGMII_RXC_ALT5" name="ALT5" signalRef="GPIO6_IO30"/>
      <mode id="RGMII_RXC_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN11"/>
    </padNet>
    <padNet id="padNet.RGMII_RX_CTL" name="RGMII_RX_CTL" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_RX_CTL</alias>
      <connectionRef ref="bga.D22"/>
      <mode id="RGMII_RX_CTL_ALT0" name="ALT0" signalRef="USB_H3_DATA"/>
      <mode id="RGMII_RX_CTL_ALT1" name="ALT1" signalRef="RGMII_RX_CTL" inputSelectRegisterRef="IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT"/>
      <mode id="RGMII_RX_CTL_ALT5" name="ALT5" signalRef="GPIO6_IO24"/>
      <mode id="RGMII_RX_CTL_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN05"/>
    </padNet>
    <padNet id="padNet.RGMII_TD0" name="RGMII_TD0" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_TD0</alias>
      <connectionRef ref="bga.C22"/>
      <mode id="RGMII_TD0_ALT0" name="ALT0" signalRef="HSI_TX_READY"/>
      <mode id="RGMII_TD0_ALT1" name="ALT1" signalRef="RGMII_TD0"/>
      <mode id="RGMII_TD0_ALT5" name="ALT5" signalRef="GPIO6_IO20"/>
      <mode id="RGMII_TD0_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN01"/>
    </padNet>
    <padNet id="padNet.RGMII_TD1" name="RGMII_TD1" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_TD1</alias>
      <connectionRef ref="bga.F20"/>
      <mode id="RGMII_TD1_ALT0" name="ALT0" signalRef="HSI_RX_FLAG"/>
      <mode id="RGMII_TD1_ALT1" name="ALT1" signalRef="RGMII_TD1"/>
      <mode id="RGMII_TD1_ALT5" name="ALT5" signalRef="GPIO6_IO21"/>
      <mode id="RGMII_TD1_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN02"/>
      <mode id="RGMII_TD1_ALT7" name="ALT7" signalRef="CCM_PLL3_BYP"/>
    </padNet>
    <padNet id="padNet.RGMII_TD2" name="RGMII_TD2" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_TD2</alias>
      <connectionRef ref="bga.E21"/>
      <mode id="RGMII_TD2_ALT0" name="ALT0" signalRef="HSI_RX_DATA"/>
      <mode id="RGMII_TD2_ALT1" name="ALT1" signalRef="RGMII_TD2"/>
      <mode id="RGMII_TD2_ALT5" name="ALT5" signalRef="GPIO6_IO22"/>
      <mode id="RGMII_TD2_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN03"/>
      <mode id="RGMII_TD2_ALT7" name="ALT7" signalRef="CCM_PLL2_BYP"/>
    </padNet>
    <padNet id="padNet.RGMII_TD3" name="RGMII_TD3" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_TD3</alias>
      <connectionRef ref="bga.A24"/>
      <mode id="RGMII_TD3_ALT0" name="ALT0" signalRef="HSI_RX_WAKE"/>
      <mode id="RGMII_TD3_ALT1" name="ALT1" signalRef="RGMII_TD3"/>
      <mode id="RGMII_TD3_ALT5" name="ALT5" signalRef="GPIO6_IO23"/>
      <mode id="RGMII_TD3_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN04"/>
    </padNet>
    <padNet id="padNet.RGMII_TXC" name="RGMII_TXC" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_TXC</alias>
      <connectionRef ref="bga.D21"/>
      <mode id="RGMII_TXC_ALT0" name="ALT0" signalRef="USB_H2_DATA"/>
      <mode id="RGMII_TXC_ALT1" name="ALT1" signalRef="RGMII_TXC"/>
      <mode id="RGMII_TXC_ALT2" name="ALT2" signalRef="SPDIF_EXT_CLK" inputSelectRegisterRef="IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT"/>
      <mode id="RGMII_TXC_ALT5" name="ALT5" signalRef="GPIO6_IO19"/>
      <mode id="RGMII_TXC_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN00"/>
      <mode id="RGMII_TXC_ALT7" name="ALT7" signalRef="XTALOSC_REF_CLK_24M"/>
    </padNet>
    <padNet id="padNet.RGMII_TX_CTL" name="RGMII_TX_CTL" powerGroupRef="pg.NVCC_RGMII">
      <alias>RGMII_TX_CTL</alias>
      <connectionRef ref="bga.C23"/>
      <mode id="RGMII_TX_CTL_ALT0" name="ALT0" signalRef="USB_H2_STROBE"/>
      <mode id="RGMII_TX_CTL_ALT1" name="ALT1" signalRef="RGMII_TX_CTL"/>
      <mode id="RGMII_TX_CTL_ALT5" name="ALT5" signalRef="GPIO6_IO26"/>
      <mode id="RGMII_TX_CTL_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN07"/>
      <mode id="RGMII_TX_CTL_ALT7" name="ALT7" signalRef="ENET_REF_CLK" inputSelectRegisterRef="IOMUXC_ENET_REF_CLK_SELECT_INPUT"/>
    </padNet>
    <padNet id="padNet.RTC_XTALI" name="RTC_XTALI" signalRef="XTALOSC_RTC_XTALI" powerGroupRef="pg.VDD_SNVS_CAP">
      <alias>RTC_XTALI</alias>
      <connectionRef ref="bga.D09"/>
    </padNet>
    <padNet id="padNet.RTC_XTALO" name="RTC_XTALO" signalRef="XTALOSC_RTC_XTALO" powerGroupRef="pg.VDD_SNVS_CAP">
      <alias>RTC_XTALO</alias>
      <connectionRef ref="bga.C09"/>
    </padNet>
    <padNet id="padNet.SATA_PHY_RX_N" name="SATA_PHY_RX_N" signalRef="SATA_PHY_RX_N" powerGroupRef="pg.SATA_VPH">
      <alias>SATA_RXM</alias>
      <connectionRef ref="bga.A14"/>
    </padNet>
    <padNet id="padNet.SATA_PHY_RX_P" name="SATA_PHY_RX_P" signalRef="SATA_PHY_RX_P" powerGroupRef="pg.SATA_VPH">
      <alias>SATA_RXP</alias>
      <connectionRef ref="bga.B14"/>
    </padNet>
    <padNet id="padNet.SATA_PHY_TX_N" name="SATA_PHY_TX_N" signalRef="SATA_PHY_TX_N" powerGroupRef="pg.SATA_VPH">
      <alias>SATA_TXM</alias>
      <connectionRef ref="bga.B12"/>
    </padNet>
    <padNet id="padNet.SATA_PHY_TX_P" name="SATA_PHY_TX_P" signalRef="SATA_PHY_TX_P" powerGroupRef="pg.SATA_VPH">
      <alias>SATA_TXP</alias>
      <connectionRef ref="bga.A12"/>
    </padNet>
    <padNet id="padNet.SATA_REXT" name="SATA_REXT" signalRef="SATA_REXT" supplyRail="true">
      <alias>SATA_REXT</alias>
      <description/>
      <connectionRef ref="bga.C14"/>
    </padNet>
    <padNet id="padNet.SATA_VP" name="SATA_VP" signalRef="SATA_VP" supplyRail="true">
      <alias>SATA_VP</alias>
      <description>SATA PHY Supply</description>
      <connectionRef ref="bga.G13"/>
    </padNet>
    <padNet id="padNet.SATA_VPH" name="SATA_VPH" signalRef="SATA_VPH" supplyRail="true">
      <alias>SATA_VPH</alias>
      <description>SATA PHY Supply</description>
      <connectionRef ref="bga.G12"/>
    </padNet>
    <padNet id="padNet.SD1_CLK" name="SD1_CLK" padType="GPIO" powerGroupRef="pg.NVCC_SD1">
      <alias>SD1_CLK</alias>
      <connectionRef ref="bga.D20"/>
      <mode id="SD1_CLK_ALT0" name="ALT0" signalRef="SD1_CLK"/>
      <mode id="SD1_CLK_ALT1" name="ALT1" signalRef="ECSPI5_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI5_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="SD1_CLK_ALT2" name="ALT2" signalRef="XTALOSC_OSC32K_32K_OUT"/>
      <mode id="SD1_CLK_ALT3" name="ALT3" signalRef="GPT_CLKIN"/>
      <mode id="SD1_CLK_ALT5" name="ALT5" signalRef="GPIO1_IO20"/>
      <mode id="SD1_CLK_ALT6" name="ALT6" signalRef="PHY_DTB0"/>
      <mode id="SD1_CLK_ALT7" name="ALT7" signalRef="SATA_PHY_DTB0"/>
    </padNet>
    <padNet id="padNet.SD1_CMD" name="SD1_CMD" padType="GPIO" powerGroupRef="pg.NVCC_SD1">
      <alias>SD1_CMD</alias>
      <connectionRef ref="bga.B21"/>
      <mode id="SD1_CMD_ALT0" name="ALT0" signalRef="SD1_CMD"/>
      <mode id="SD1_CMD_ALT1" name="ALT1" signalRef="ECSPI5_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI5_MOSI_SELECT_INPUT"/>
      <mode id="SD1_CMD_ALT2" name="ALT2" signalRef="PWM4_OUT"/>
      <mode id="SD1_CMD_ALT3" name="ALT3" signalRef="GPT_COMPARE1"/>
      <mode id="SD1_CMD_ALT5" name="ALT5" signalRef="GPIO1_IO18"/>
      <mode id="SD1_CMD_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO05"/>
    </padNet>
    <padNet id="padNet.SD1_DATA0" name="SD1_DATA0" padType="GPIO" powerGroupRef="pg.NVCC_SD1">
      <alias>SD1_DAT0</alias>
      <connectionRef ref="bga.A21"/>
      <mode id="SD1_DATA0_ALT0" name="ALT0" signalRef="SD1_DATA0"/>
      <mode id="SD1_DATA0_ALT1" name="ALT1" signalRef="ECSPI5_MISO" inputSelectRegisterRef="IOMUXC_ECSPI5_MISO_SELECT_INPUT"/>
      <mode id="SD1_DATA0_ALT2" name="ALT2" signalRef="CAAM_RNG_OSC_OBS"/>
      <mode id="SD1_DATA0_ALT3" name="ALT3" signalRef="GPT_CAPTURE1"/>
      <mode id="SD1_DATA0_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX08"/>
      <mode id="SD1_DATA0_ALT5" name="ALT5" signalRef="GPIO1_IO16"/>
      <mode id="SD1_DATA0_ALT6" name="ALT6" signalRef="HDMI_TX_OPHYDTB1"/>
      <mode id="SD1_DATA0_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO07"/>
    </padNet>
    <padNet id="padNet.SD1_DATA1" name="SD1_DATA1" padType="GPIO" powerGroupRef="pg.NVCC_SD1">
      <alias>SD1_DAT1</alias>
      <connectionRef ref="bga.C20"/>
      <mode id="SD1_DATA1_ALT0" name="ALT0" signalRef="SD1_DATA1"/>
      <mode id="SD1_DATA1_ALT1" name="ALT1" signalRef="ECSPI5_SS0" inputSelectRegisterRef="IOMUXC_ECSPI5_SS0_SELECT_INPUT"/>
      <mode id="SD1_DATA1_ALT2" name="ALT2" signalRef="PWM3_OUT"/>
      <mode id="SD1_DATA1_ALT3" name="ALT3" signalRef="GPT_CAPTURE2"/>
      <mode id="SD1_DATA1_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX07"/>
      <mode id="SD1_DATA1_ALT5" name="ALT5" signalRef="GPIO1_IO17"/>
      <mode id="SD1_DATA1_ALT6" name="ALT6" signalRef="HDMI_TX_OPHYDTB0"/>
      <mode id="SD1_DATA1_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO08"/>
    </padNet>
    <padNet id="padNet.SD1_DATA2" name="SD1_DATA2" padType="GPIO" powerGroupRef="pg.NVCC_SD1">
      <alias>SD1_DAT2</alias>
      <connectionRef ref="bga.E19"/>
      <mode id="SD1_DATA2_ALT0" name="ALT0" signalRef="SD1_DATA2"/>
      <mode id="SD1_DATA2_ALT1" name="ALT1" signalRef="ECSPI5_SS1" inputSelectRegisterRef="IOMUXC_ECSPI5_SS1_SELECT_INPUT"/>
      <mode id="SD1_DATA2_ALT2" name="ALT2" signalRef="GPT_COMPARE2"/>
      <mode id="SD1_DATA2_ALT3" name="ALT3" signalRef="PWM2_OUT"/>
      <mode id="SD1_DATA2_ALT4" name="ALT4" signalRef="WDOG1_B"/>
      <mode id="SD1_DATA2_ALT5" name="ALT5" signalRef="GPIO1_IO19"/>
      <mode id="SD1_DATA2_ALT6" name="ALT6" signalRef="WDOG1_RESET_B_DEB"/>
      <mode id="SD1_DATA2_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO04"/>
    </padNet>
    <padNet id="padNet.SD1_DATA3" name="SD1_DATA3" padType="GPIO" powerGroupRef="pg.NVCC_SD1">
      <alias>SD1_DAT3</alias>
      <connectionRef ref="bga.F18"/>
      <mode id="SD1_DATA3_ALT0" name="ALT0" signalRef="SD1_DATA3"/>
      <mode id="SD1_DATA3_ALT1" name="ALT1" signalRef="ECSPI5_SS2"/>
      <mode id="SD1_DATA3_ALT2" name="ALT2" signalRef="GPT_COMPARE3"/>
      <mode id="SD1_DATA3_ALT3" name="ALT3" signalRef="PWM1_OUT"/>
      <mode id="SD1_DATA3_ALT4" name="ALT4" signalRef="WDOG2_B"/>
      <mode id="SD1_DATA3_ALT5" name="ALT5" signalRef="GPIO1_IO21"/>
      <mode id="SD1_DATA3_ALT6" name="ALT6" signalRef="WDOG2_RESET_B_DEB"/>
      <mode id="SD1_DATA3_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO06"/>
    </padNet>
    <padNet id="padNet.SD2_CLK" name="SD2_CLK" padType="GPIO" powerGroupRef="pg.NVCC_SD2">
      <alias>SD2_CLK</alias>
      <connectionRef ref="bga.C21"/>
      <mode id="SD2_CLK_ALT0" name="ALT0" signalRef="SD2_CLK"/>
      <mode id="SD2_CLK_ALT1" name="ALT1" signalRef="ECSPI5_SCLK" inputSelectRegisterRef="IOMUXC_ECSPI5_CSPI_CLK_IN_SELECT_INPUT"/>
      <mode id="SD2_CLK_ALT2" name="ALT2" signalRef="KEY_COL5" inputSelectRegisterRef="IOMUXC_KEY_COL5_SELECT_INPUT"/>
      <mode id="SD2_CLK_ALT3" name="ALT3" signalRef="AUD4_RXFS" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_RXFS_AMX_SELECT_INPUT"/>
      <mode id="SD2_CLK_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX09"/>
      <mode id="SD2_CLK_ALT5" name="ALT5" signalRef="GPIO1_IO10"/>
      <mode id="SD2_CLK_ALT6" name="ALT6" signalRef="PHY_DTB1"/>
      <mode id="SD2_CLK_ALT7" name="ALT7" signalRef="SATA_PHY_DTB1"/>
    </padNet>
    <padNet id="padNet.SD2_CMD" name="SD2_CMD" padType="GPIO" powerGroupRef="pg.NVCC_SD2">
      <alias>SD2_CMD</alias>
      <connectionRef ref="bga.F19"/>
      <mode id="SD2_CMD_ALT0" name="ALT0" signalRef="SD2_CMD"/>
      <mode id="SD2_CMD_ALT1" name="ALT1" signalRef="ECSPI5_MOSI" inputSelectRegisterRef="IOMUXC_ECSPI5_MOSI_SELECT_INPUT"/>
      <mode id="SD2_CMD_ALT2" name="ALT2" signalRef="KEY_ROW5" inputSelectRegisterRef="IOMUXC_KEY_ROW5_SELECT_INPUT"/>
      <mode id="SD2_CMD_ALT3" name="ALT3" signalRef="AUD4_RXC" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_RXCLK_AMX_SELECT_INPUT"/>
      <mode id="SD2_CMD_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX10"/>
      <mode id="SD2_CMD_ALT5" name="ALT5" signalRef="GPIO1_IO11"/>
    </padNet>
    <padNet id="padNet.SD2_DATA0" name="SD2_DATA0" padType="GPIO" powerGroupRef="pg.NVCC_SD2">
      <alias>SD2_DAT0</alias>
      <connectionRef ref="bga.A22"/>
      <mode id="SD2_DATA0_ALT0" name="ALT0" signalRef="SD2_DATA0"/>
      <mode id="SD2_DATA0_ALT1" name="ALT1" signalRef="ECSPI5_MISO" inputSelectRegisterRef="IOMUXC_ECSPI5_MISO_SELECT_INPUT"/>
      <mode id="SD2_DATA0_ALT3" name="ALT3" signalRef="AUD4_RXD" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT"/>
      <mode id="SD2_DATA0_ALT4" name="ALT4" signalRef="KEY_ROW7" inputSelectRegisterRef="IOMUXC_KEY_ROW7_SELECT_INPUT"/>
      <mode id="SD2_DATA0_ALT5" name="ALT5" signalRef="GPIO1_IO15"/>
      <mode id="SD2_DATA0_ALT6" name="ALT6" signalRef="DCIC2_OUT"/>
      <mode id="SD2_DATA0_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO02"/>
    </padNet>
    <padNet id="padNet.SD2_DATA1" name="SD2_DATA1" padType="GPIO" powerGroupRef="pg.NVCC_SD2">
      <alias>SD2_DAT1</alias>
      <connectionRef ref="bga.E20"/>
      <mode id="SD2_DATA1_ALT0" name="ALT0" signalRef="SD2_DATA1"/>
      <mode id="SD2_DATA1_ALT1" name="ALT1" signalRef="ECSPI5_SS0" inputSelectRegisterRef="IOMUXC_ECSPI5_SS0_SELECT_INPUT"/>
      <mode id="SD2_DATA1_ALT2" name="ALT2" signalRef="EIM_CS2"/>
      <mode id="SD2_DATA1_ALT3" name="ALT3" signalRef="AUD4_TXFS" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT"/>
      <mode id="SD2_DATA1_ALT4" name="ALT4" signalRef="KEY_COL7" inputSelectRegisterRef="IOMUXC_KEY_COL7_SELECT_INPUT"/>
      <mode id="SD2_DATA1_ALT5" name="ALT5" signalRef="GPIO1_IO14"/>
      <mode id="SD2_DATA1_ALT6" name="ALT6" signalRef="CCM_WAIT"/>
      <mode id="SD2_DATA1_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO00"/>
    </padNet>
    <padNet id="padNet.SD2_DATA2" name="SD2_DATA2" padType="GPIO" powerGroupRef="pg.NVCC_SD2">
      <alias>SD2_DAT2</alias>
      <connectionRef ref="bga.A23"/>
      <mode id="SD2_DATA2_ALT0" name="ALT0" signalRef="SD2_DATA2"/>
      <mode id="SD2_DATA2_ALT1" name="ALT1" signalRef="ECSPI5_SS1" inputSelectRegisterRef="IOMUXC_ECSPI5_SS1_SELECT_INPUT"/>
      <mode id="SD2_DATA2_ALT2" name="ALT2" signalRef="EIM_CS3"/>
      <mode id="SD2_DATA2_ALT3" name="ALT3" signalRef="AUD4_TXD" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT"/>
      <mode id="SD2_DATA2_ALT4" name="ALT4" signalRef="KEY_ROW6" inputSelectRegisterRef="IOMUXC_KEY_ROW6_SELECT_INPUT"/>
      <mode id="SD2_DATA2_ALT5" name="ALT5" signalRef="GPIO1_IO13"/>
      <mode id="SD2_DATA2_ALT6" name="ALT6" signalRef="CCM_STOP"/>
      <mode id="SD2_DATA2_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO01"/>
    </padNet>
    <padNet id="padNet.SD2_DATA3" name="SD2_DATA3" padType="GPIO" powerGroupRef="pg.NVCC_SD2">
      <alias>SD2_DAT3</alias>
      <connectionRef ref="bga.B22"/>
      <mode id="SD2_DATA3_ALT0" name="ALT0" signalRef="SD2_DATA3"/>
      <mode id="SD2_DATA3_ALT1" name="ALT1" signalRef="ECSPI5_SS3"/>
      <mode id="SD2_DATA3_ALT2" name="ALT2" signalRef="KEY_COL6" inputSelectRegisterRef="IOMUXC_KEY_COL6_SELECT_INPUT"/>
      <mode id="SD2_DATA3_ALT3" name="ALT3" signalRef="AUD4_TXC" inputSelectRegisterRef="IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT"/>
      <mode id="SD2_DATA3_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX11"/>
      <mode id="SD2_DATA3_ALT5" name="ALT5" signalRef="GPIO1_IO12"/>
      <mode id="SD2_DATA3_ALT6" name="ALT6" signalRef="JTAG_DONE"/>
      <mode id="SD2_DATA3_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO03"/>
    </padNet>
    <padNet id="padNet.SD3_CLK" name="SD3_CLK" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_CLK</alias>
      <connectionRef ref="bga.D14"/>
      <mode id="SD3_CLK_ALT0" name="ALT0" signalRef="SD3_CLK"/>
      <mode id="SD3_CLK_ALT1" name="ALT1" signalRef="UART2_RTS_B" inputSelectRegisterRef="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD3_CLK_ALT2" name="ALT2" signalRef="FLEXCAN1_RX" inputSelectRegisterRef="IOMUXC_FLEXCAN1_RX_SELECT_INPUT"/>
      <mode id="SD3_CLK_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT05"/>
      <mode id="SD3_CLK_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT05"/>
      <mode id="SD3_CLK_ALT5" name="ALT5" signalRef="GPIO7_IO03"/>
      <mode id="SD3_CLK_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN17"/>
      <mode id="SD3_CLK_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO14"/>
    </padNet>
    <padNet id="padNet.SD3_CMD" name="SD3_CMD" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_CMD</alias>
      <connectionRef ref="bga.B13"/>
      <mode id="SD3_CMD_ALT0" name="ALT0" signalRef="SD3_CMD"/>
      <mode id="SD3_CMD_ALT1" name="ALT1" signalRef="UART2_CTS_B" inputSelectRegisterRef="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD3_CMD_ALT2" name="ALT2" signalRef="FLEXCAN1_TX"/>
      <mode id="SD3_CMD_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT04"/>
      <mode id="SD3_CMD_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT04"/>
      <mode id="SD3_CMD_ALT5" name="ALT5" signalRef="GPIO7_IO02"/>
      <mode id="SD3_CMD_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN16"/>
      <mode id="SD3_CMD_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO13"/>
    </padNet>
    <padNet id="padNet.SD3_DATA0" name="SD3_DATA0" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT0</alias>
      <connectionRef ref="bga.E14"/>
      <mode id="SD3_DATA0_ALT0" name="ALT0" signalRef="SD3_DATA0"/>
      <mode id="SD3_DATA0_ALT1" name="ALT1" signalRef="UART1_CTS_B" inputSelectRegisterRef="IOMUXC_UART1_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD3_DATA0_ALT2" name="ALT2" signalRef="FLEXCAN2_TX"/>
      <mode id="SD3_DATA0_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT06"/>
      <mode id="SD3_DATA0_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT06"/>
      <mode id="SD3_DATA0_ALT5" name="ALT5" signalRef="GPIO7_IO04"/>
      <mode id="SD3_DATA0_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN18"/>
      <mode id="SD3_DATA0_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO15"/>
    </padNet>
    <padNet id="padNet.SD3_DATA1" name="SD3_DATA1" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT1</alias>
      <connectionRef ref="bga.F14"/>
      <mode id="SD3_DATA1_ALT0" name="ALT0" signalRef="SD3_DATA1"/>
      <mode id="SD3_DATA1_ALT1" name="ALT1" signalRef="UART1_RTS_B" inputSelectRegisterRef="IOMUXC_UART1_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD3_DATA1_ALT2" name="ALT2" signalRef="FLEXCAN2_RX" inputSelectRegisterRef="IOMUXC_FLEXCAN2_RX_SELECT_INPUT"/>
      <mode id="SD3_DATA1_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT07"/>
      <mode id="SD3_DATA1_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT07"/>
      <mode id="SD3_DATA1_ALT5" name="ALT5" signalRef="GPIO7_IO05"/>
      <mode id="SD3_DATA1_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN19"/>
      <mode id="SD3_DATA1_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTI0"/>
    </padNet>
    <padNet id="padNet.SD3_DATA2" name="SD3_DATA2" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT2</alias>
      <connectionRef ref="bga.A15"/>
      <mode id="SD3_DATA2_ALT0" name="ALT0" signalRef="SD3_DATA2"/>
      <mode id="SD3_DATA2_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX28"/>
      <mode id="SD3_DATA2_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT08"/>
      <mode id="SD3_DATA2_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT08"/>
      <mode id="SD3_DATA2_ALT5" name="ALT5" signalRef="GPIO7_IO06"/>
      <mode id="SD3_DATA2_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN20"/>
      <mode id="SD3_DATA2_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTI1"/>
    </padNet>
    <padNet id="padNet.SD3_DATA3" name="SD3_DATA3" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT3</alias>
      <connectionRef ref="bga.B15"/>
      <mode id="SD3_DATA3_ALT0" name="ALT0" signalRef="SD3_DATA3"/>
      <mode id="SD3_DATA3_ALT1" name="ALT1" signalRef="UART3_CTS_B" inputSelectRegisterRef="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD3_DATA3_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX29"/>
      <mode id="SD3_DATA3_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT09"/>
      <mode id="SD3_DATA3_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT09"/>
      <mode id="SD3_DATA3_ALT5" name="ALT5" signalRef="GPIO7_IO07"/>
      <mode id="SD3_DATA3_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN21"/>
      <mode id="SD3_DATA3_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTI2"/>
    </padNet>
    <padNet id="padNet.SD3_DATA4" name="SD3_DATA4" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT4</alias>
      <connectionRef ref="bga.D13"/>
      <mode id="SD3_DATA4_ALT0" name="ALT0" signalRef="SD3_DATA4"/>
      <mode id="SD3_DATA4_ALT1" name="ALT1" signalRef="UART2_RX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD3_DATA4_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX27"/>
      <mode id="SD3_DATA4_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT03"/>
      <mode id="SD3_DATA4_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT03"/>
      <mode id="SD3_DATA4_ALT5" name="ALT5" signalRef="GPIO7_IO01"/>
      <mode id="SD3_DATA4_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN15"/>
      <mode id="SD3_DATA4_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO12"/>
    </padNet>
    <padNet id="padNet.SD3_DATA5" name="SD3_DATA5" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT5</alias>
      <connectionRef ref="bga.C13"/>
      <mode id="SD3_DATA5_ALT0" name="ALT0" signalRef="SD3_DATA5"/>
      <mode id="SD3_DATA5_ALT1" name="ALT1" signalRef="UART2_TX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD3_DATA5_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX26"/>
      <mode id="SD3_DATA5_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT02"/>
      <mode id="SD3_DATA5_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT02"/>
      <mode id="SD3_DATA5_ALT5" name="ALT5" signalRef="GPIO7_IO00"/>
      <mode id="SD3_DATA5_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN14"/>
      <mode id="SD3_DATA5_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO11"/>
    </padNet>
    <padNet id="padNet.SD3_DATA6" name="SD3_DATA6" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT6</alias>
      <connectionRef ref="bga.E13"/>
      <mode id="SD3_DATA6_ALT0" name="ALT0" signalRef="SD3_DATA6"/>
      <mode id="SD3_DATA6_ALT1" name="ALT1" signalRef="UART1_RX_DATA" inputSelectRegisterRef="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD3_DATA6_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX25"/>
      <mode id="SD3_DATA6_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT01"/>
      <mode id="SD3_DATA6_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT01"/>
      <mode id="SD3_DATA6_ALT5" name="ALT5" signalRef="GPIO6_IO18"/>
      <mode id="SD3_DATA6_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN13"/>
      <mode id="SD3_DATA6_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTO10"/>
    </padNet>
    <padNet id="padNet.SD3_DATA7" name="SD3_DATA7" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_DAT7</alias>
      <connectionRef ref="bga.F13"/>
      <mode id="SD3_DATA7_ALT0" name="ALT0" signalRef="SD3_DATA7"/>
      <mode id="SD3_DATA7_ALT1" name="ALT1" signalRef="UART1_TX_DATA" inputSelectRegisterRef="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD3_DATA7_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX24"/>
      <mode id="SD3_DATA7_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT00"/>
      <mode id="SD3_DATA7_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT00"/>
      <mode id="SD3_DATA7_ALT5" name="ALT5" signalRef="GPIO6_IO17"/>
      <mode id="SD3_DATA7_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN12"/>
      <mode id="SD3_DATA7_ALT7" name="ALT7" signalRef="USB_PHY2_TSTO_PLL_CLK20DIV"/>
    </padNet>
    <padNet id="padNet.SD3_RESET" name="SD3_RESET" padType="GPIO" powerGroupRef="pg.NVCC_SD3">
      <alias>SD3_RST</alias>
      <connectionRef ref="bga.D15"/>
      <mode id="SD3_RESET_ALT0" name="ALT0" signalRef="SD3_RESET"/>
      <mode id="SD3_RESET_ALT1" name="ALT1" signalRef="UART3_RTS_B" inputSelectRegisterRef="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD3_RESET_ALT2" name="ALT2" signalRef="PCIE_DIAG_STATUS_MUX30"/>
      <mode id="SD3_RESET_ALT3" name="ALT3" signalRef="USB_H3_DFD_OUT10"/>
      <mode id="SD3_RESET_ALT4" name="ALT4" signalRef="USB_H2_DFD_OUT10"/>
      <mode id="SD3_RESET_ALT5" name="ALT5" signalRef="GPIO7_IO08"/>
      <mode id="SD3_RESET_ALT6" name="ALT6" signalRef="MIPI_DPHY_TEST_IN22"/>
      <mode id="SD3_RESET_ALT7" name="ALT7" signalRef="TCU_ANALOG_TESTI3"/>
    </padNet>
    <padNet id="padNet.SD4_CLK" name="SD4_CLK" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_CLK</alias>
      <connectionRef ref="bga.E16"/>
      <mode id="SD4_CLK_ALT0" name="ALT0" signalRef="SD4_CLK"/>
      <mode id="SD4_CLK_ALT1" name="ALT1" signalRef="NAND_WE_B"/>
      <mode id="SD4_CLK_ALT2" name="ALT2" signalRef="UART3_RX_DATA" inputSelectRegisterRef="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD4_CLK_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX06"/>
      <mode id="SD4_CLK_ALT5" name="ALT5" signalRef="GPIO7_IO10"/>
    </padNet>
    <padNet id="padNet.SD4_CMD" name="SD4_CMD" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_CMD</alias>
      <connectionRef ref="bga.B17"/>
      <mode id="SD4_CMD_ALT0" name="ALT0" signalRef="SD4_CMD"/>
      <mode id="SD4_CMD_ALT1" name="ALT1" signalRef="NAND_RE_B"/>
      <mode id="SD4_CMD_ALT2" name="ALT2" signalRef="UART3_TX_DATA" inputSelectRegisterRef="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD4_CMD_ALT4" name="ALT4" signalRef="PCIE_DIAG_STATUS_MUX05"/>
      <mode id="SD4_CMD_ALT5" name="ALT5" signalRef="GPIO7_IO09"/>
      <mode id="SD4_CMD_ALT7" name="ALT7" signalRef="TPSMP_HDATA_DIR"/>
    </padNet>
    <padNet id="padNet.SD4_DATA0" name="SD4_DATA0" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT0</alias>
      <connectionRef ref="bga.D18"/>
      <mode id="SD4_DATA0_ALT0" name="ALT0" signalRef="NAND_DATA08"/>
      <mode id="SD4_DATA0_ALT1" name="ALT1" signalRef="SD4_DATA0"/>
      <mode id="SD4_DATA0_ALT2" name="ALT2" signalRef="NAND_DQS"/>
      <mode id="SD4_DATA0_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT24"/>
      <mode id="SD4_DATA0_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT24"/>
      <mode id="SD4_DATA0_ALT5" name="ALT5" signalRef="GPIO2_IO08"/>
      <mode id="SD4_DATA0_ALT6" name="ALT6" signalRef="IPU1_DIAG08"/>
      <mode id="SD4_DATA0_ALT7" name="ALT7" signalRef="IPU2_DIAG08"/>
    </padNet>
    <padNet id="padNet.SD4_DATA1" name="SD4_DATA1" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT1</alias>
      <connectionRef ref="bga.B19"/>
      <mode id="SD4_DATA1_ALT0" name="ALT0" signalRef="NAND_DATA09"/>
      <mode id="SD4_DATA1_ALT1" name="ALT1" signalRef="SD4_DATA1"/>
      <mode id="SD4_DATA1_ALT2" name="ALT2" signalRef="PWM3_OUT"/>
      <mode id="SD4_DATA1_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT25"/>
      <mode id="SD4_DATA1_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT25"/>
      <mode id="SD4_DATA1_ALT5" name="ALT5" signalRef="GPIO2_IO09"/>
      <mode id="SD4_DATA1_ALT6" name="ALT6" signalRef="IPU1_DIAG09"/>
      <mode id="SD4_DATA1_ALT7" name="ALT7" signalRef="IPU2_DIAG09"/>
    </padNet>
    <padNet id="padNet.SD4_DATA2" name="SD4_DATA2" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT2</alias>
      <connectionRef ref="bga.F17"/>
      <mode id="SD4_DATA2_ALT0" name="ALT0" signalRef="NAND_DATA10"/>
      <mode id="SD4_DATA2_ALT1" name="ALT1" signalRef="SD4_DATA2"/>
      <mode id="SD4_DATA2_ALT2" name="ALT2" signalRef="PWM4_OUT"/>
      <mode id="SD4_DATA2_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT26"/>
      <mode id="SD4_DATA2_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT26"/>
      <mode id="SD4_DATA2_ALT5" name="ALT5" signalRef="GPIO2_IO10"/>
      <mode id="SD4_DATA2_ALT6" name="ALT6" signalRef="IPU1_DIAG10"/>
      <mode id="SD4_DATA2_ALT7" name="ALT7" signalRef="IPU2_DIAG10"/>
    </padNet>
    <padNet id="padNet.SD4_DATA3" name="SD4_DATA3" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT3</alias>
      <connectionRef ref="bga.A20"/>
      <mode id="SD4_DATA3_ALT0" name="ALT0" signalRef="NAND_DATA11"/>
      <mode id="SD4_DATA3_ALT1" name="ALT1" signalRef="SD4_DATA3"/>
      <mode id="SD4_DATA3_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT27"/>
      <mode id="SD4_DATA3_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT27"/>
      <mode id="SD4_DATA3_ALT5" name="ALT5" signalRef="GPIO2_IO11"/>
      <mode id="SD4_DATA3_ALT6" name="ALT6" signalRef="IPU1_DIAG11"/>
      <mode id="SD4_DATA3_ALT7" name="ALT7" signalRef="IPU2_DIAG11"/>
    </padNet>
    <padNet id="padNet.SD4_DATA4" name="SD4_DATA4" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT4</alias>
      <connectionRef ref="bga.E18"/>
      <mode id="SD4_DATA4_ALT0" name="ALT0" signalRef="NAND_DATA12"/>
      <mode id="SD4_DATA4_ALT1" name="ALT1" signalRef="SD4_DATA4"/>
      <mode id="SD4_DATA4_ALT2" name="ALT2" signalRef="UART2_RX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD4_DATA4_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT28"/>
      <mode id="SD4_DATA4_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT28"/>
      <mode id="SD4_DATA4_ALT5" name="ALT5" signalRef="GPIO2_IO12"/>
      <mode id="SD4_DATA4_ALT6" name="ALT6" signalRef="IPU1_DIAG12"/>
      <mode id="SD4_DATA4_ALT7" name="ALT7" signalRef="IPU2_DIAG12"/>
    </padNet>
    <padNet id="padNet.SD4_DATA5" name="SD4_DATA5" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT5</alias>
      <connectionRef ref="bga.C19"/>
      <mode id="SD4_DATA5_ALT0" name="ALT0" signalRef="NAND_DATA13"/>
      <mode id="SD4_DATA5_ALT1" name="ALT1" signalRef="SD4_DATA5"/>
      <mode id="SD4_DATA5_ALT2" name="ALT2" signalRef="UART2_RTS_B" inputSelectRegisterRef="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD4_DATA5_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT29"/>
      <mode id="SD4_DATA5_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT29"/>
      <mode id="SD4_DATA5_ALT5" name="ALT5" signalRef="GPIO2_IO13"/>
      <mode id="SD4_DATA5_ALT6" name="ALT6" signalRef="IPU1_DIAG13"/>
      <mode id="SD4_DATA5_ALT7" name="ALT7" signalRef="IPU2_DIAG13"/>
    </padNet>
    <padNet id="padNet.SD4_DATA6" name="SD4_DATA6" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT6</alias>
      <connectionRef ref="bga.B20"/>
      <mode id="SD4_DATA6_ALT0" name="ALT0" signalRef="NAND_DATA14"/>
      <mode id="SD4_DATA6_ALT1" name="ALT1" signalRef="SD4_DATA6"/>
      <mode id="SD4_DATA6_ALT2" name="ALT2" signalRef="UART2_CTS_B" inputSelectRegisterRef="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT"/>
      <mode id="SD4_DATA6_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT30"/>
      <mode id="SD4_DATA6_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT30"/>
      <mode id="SD4_DATA6_ALT5" name="ALT5" signalRef="GPIO2_IO14"/>
      <mode id="SD4_DATA6_ALT6" name="ALT6" signalRef="IPU1_DIAG14"/>
      <mode id="SD4_DATA6_ALT7" name="ALT7" signalRef="IPU2_DIAG14"/>
    </padNet>
    <padNet id="padNet.SD4_DATA7" name="SD4_DATA7" padType="GPIO" powerGroupRef="pg.NVCC_NAND">
      <alias>SD4_DAT7</alias>
      <connectionRef ref="bga.D19"/>
      <mode id="SD4_DATA7_ALT0" name="ALT0" signalRef="NAND_DATA15"/>
      <mode id="SD4_DATA7_ALT1" name="ALT1" signalRef="SD4_DATA7"/>
      <mode id="SD4_DATA7_ALT2" name="ALT2" signalRef="UART2_TX_DATA" inputSelectRegisterRef="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT"/>
      <mode id="SD4_DATA7_ALT3" name="ALT3" signalRef="USB_H2_DFD_OUT31"/>
      <mode id="SD4_DATA7_ALT4" name="ALT4" signalRef="USB_H3_DFD_OUT31"/>
      <mode id="SD4_DATA7_ALT5" name="ALT5" signalRef="GPIO2_IO15"/>
      <mode id="SD4_DATA7_ALT6" name="ALT6" signalRef="IPU1_DIAG15"/>
      <mode id="SD4_DATA7_ALT7" name="ALT7" signalRef="IPU2_DIAG15"/>
    </padNet>
    <padNet id="padNet.TAMPER" name="TAMPER" padType="GPIO" signalRef="SNVS_TAMPER" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>TAMPER</alias>
      <connectionRef ref="bga.E11"/>
    </padNet>
    <padNet id="padNet.TEST_MODE" name="TEST_MODE" padType="GPIO" signalRef="TCU_TEST_MODE" powerGroupRef="pg.VDD_SNVS_IN">
      <alias>TEST_MODE</alias>
      <connectionRef ref="bga.E12"/>
    </padNet>
    <padNet id="padNet.USB_H1_DN" name="USB_H1_DN" signalRef="USB_H1_DN" powerGroupRef="pg.VDD_USB_CAP">
      <alias>USB_H1_DN</alias>
      <connectionRef ref="bga.F10"/>
    </padNet>
    <padNet id="padNet.USB_H1_DP" name="USB_H1_DP" signalRef="USB_H1_DP" powerGroupRef="pg.VDD_USB_CAP">
      <alias>USB_H1_DP</alias>
      <connectionRef ref="bga.E10"/>
    </padNet>
    <padNet id="padNet.USB_H1_VBUS" name="USB_H1_VBUS" signalRef="USB_H1_VBUS" powerGroupRef="pg.VDD_USB_CAP">
      <alias>USB_H1_VBUS</alias>
      <connectionRef ref="bga.D10"/>
    </padNet>
    <padNet id="padNet.USB_OTG_CHD_B" name="USB_OTG_CHD_B" signalRef="USB_OTG_CHD_B" powerGroupRef="pg.VDD_USB_CAP">
      <alias>USB_OTG_CHD_B</alias>
      <connectionRef ref="bga.B08"/>
    </padNet>
    <padNet id="padNet.USB_OTG_DN" name="USB_OTG_DN" signalRef="USB_OTG_DN" powerGroupRef="pg.VDD_USB_CAP">
      <alias>USB_OTG_DN</alias>
      <connectionRef ref="bga.B06"/>
    </padNet>
    <padNet id="padNet.USB_OTG_DP" name="USB_OTG_DP" signalRef="USB_OTG_DP" powerGroupRef="pg.VDD_USB_CAP">
      <alias>USB_OTG_DP</alias>
      <connectionRef ref="bga.A06"/>
    </padNet>
    <padNet id="padNet.USB_OTG_VBUS" name="USB_OTG_VBUS" signalRef="USB_OTG_VBUS" powerGroupRef="pg.VDD_USB_CAP">
      <alias>USB_OTG_VBUS</alias>
      <connectionRef ref="bga.E09"/>
    </padNet>
    <padNet id="padNet.VDD_ARM23_CAP" name="VDD_ARM23_CAP" signalRef="VDD_ARM23_CAP" supplyRail="true">
      <alias>VDDARM23_CAP</alias>
      <description>Secondary Supply for the ARM2 and ARM3 Cores (internal regulator output - requires capacitor if internal regulator is used)</description>
      <connectionRef ref="bga.H11"/>
      <connectionRef ref="bga.J11"/>
      <connectionRef ref="bga.K11"/>
      <connectionRef ref="bga.L11"/>
      <connectionRef ref="bga.M11"/>
      <connectionRef ref="bga.N11"/>
      <connectionRef ref="bga.P11"/>
      <connectionRef ref="bga.R11"/>
    </padNet>
    <padNet id="padNet.VDD_ARM23_IN" name="VDD_ARM23_IN" signalRef="VDD_ARM23_IN" supplyRail="true">
      <alias>VDDARM23_IN</alias>
      <description>Primary Supply for the ARM2 and ARM3 Cores' Regulator</description>
      <connectionRef ref="bga.K09"/>
      <connectionRef ref="bga.L09"/>
      <connectionRef ref="bga.M09"/>
      <connectionRef ref="bga.N09"/>
      <connectionRef ref="bga.P09"/>
      <connectionRef ref="bga.R09"/>
      <connectionRef ref="bga.T09"/>
      <connectionRef ref="bga.U09"/>
    </padNet>
    <padNet id="padNet.VDD_ARM_CAP" name="VDD_ARM_CAP" signalRef="VDD_ARM_CAP" supplyRail="true">
      <alias>VDDARM_CAP</alias>
      <description>Secondary Supply for the ARM0 and ARM1 Cores (internal regulator output - requires capacitor if internal regulator is used)</description>
      <connectionRef ref="bga.H13"/>
      <connectionRef ref="bga.J13"/>
      <connectionRef ref="bga.K13"/>
      <connectionRef ref="bga.L13"/>
      <connectionRef ref="bga.M13"/>
      <connectionRef ref="bga.N13"/>
      <connectionRef ref="bga.P13"/>
      <connectionRef ref="bga.R13"/>
    </padNet>
    <padNet id="padNet.VDD_ARM_IN" name="VDD_ARM_IN" signalRef="VDD_ARM_IN" supplyRail="true">
      <alias>VDDARM_IN</alias>
      <description>Primary Supply for the ARM0 and ARM1 Cores' Regulator</description>
      <connectionRef ref="bga.H14"/>
      <connectionRef ref="bga.J14"/>
      <connectionRef ref="bga.K14"/>
      <connectionRef ref="bga.L14"/>
      <connectionRef ref="bga.M14"/>
      <connectionRef ref="bga.N14"/>
      <connectionRef ref="bga.P14"/>
      <connectionRef ref="bga.R14"/>
    </padNet>
    <padNet id="padNet.VDD_CACHE_CAP" name="VDD_CACHE_CAP" signalRef="VDD_CACHE_CAP" supplyRail="true">
      <alias>VDD_CACHE_CAP</alias>
      <description>Cache Supply</description>
      <connectionRef ref="bga.N12"/>
    </padNet>
    <padNet id="padNet.VDD_FA" name="VDD_FA" signalRef="VDD_FA" supplyRail="true">
      <alias>VDD_FA</alias>
      <connectionRef ref="bga.B05"/>
    </padNet>
    <padNet id="padNet.VDD_HIGH_CAP" name="VDD_HIGH_CAP" signalRef="VDD_HIGH_CAP" supplyRail="true">
      <alias>VDDHIGH_CAP</alias>
      <description>Secondary Supply for the 2.5 V domain (internal regulator output - requires capacitor if internal regulator is used)</description>
      <connectionRef ref="bga.H10"/>
      <connectionRef ref="bga.J10"/>
    </padNet>
    <padNet id="padNet.VDD_HIGH_IN" name="VDD_HIGH_IN" signalRef="VDD_HIGH_IN" supplyRail="true">
      <alias>VDDHIGH_IN</alias>
      <description>Primary Supply for the 2.5 V regulator</description>
      <connectionRef ref="bga.H09"/>
      <connectionRef ref="bga.J09"/>
    </padNet>
    <padNet id="padNet.VDD_PU_CAP" name="VDD_PU_CAP" signalRef="VDD_PU_CAP" supplyRail="true">
      <alias>VDDPU_CAP</alias>
      <description>Secondary Supply for the VPU and GPUs (internal regulator output - requires capacitor if internal regulator is used)</description>
      <connectionRef ref="bga.H17"/>
      <connectionRef ref="bga.J17"/>
      <connectionRef ref="bga.K17"/>
      <connectionRef ref="bga.L17"/>
      <connectionRef ref="bga.M17"/>
      <connectionRef ref="bga.N17"/>
      <connectionRef ref="bga.P17"/>
    </padNet>
    <padNet id="padNet.VDD_SNVS_CAP" name="VDD_SNVS_CAP" signalRef="VDD_SNVS_CAP" supplyRail="true">
      <alias>VDD_SNVS_CAP</alias>
      <description>Secondary Supply for the SNVS (internal regulator output - requires capacitor if internal regulator is used)</description>
      <connectionRef ref="bga.G09"/>
    </padNet>
    <padNet id="padNet.VDD_SNVS_IN" name="VDD_SNVS_IN" signalRef="VDD_SNVS_IN" supplyRail="true">
      <alias>VDD_SNVS_IN</alias>
      <description>Primary Supply for the SNVS regulator</description>
      <connectionRef ref="bga.G11"/>
    </padNet>
    <padNet id="padNet.VDD_SOC_CAP" name="VDD_SOC_CAP" signalRef="VDD_SOC_CAP" supplyRail="true">
      <alias>VDDSOC_CAP</alias>
      <description>Secondary Supply for the SOC and PU (internal regulator output - requires capacitor if internal regulator is used)</description>
      <connectionRef ref="bga.R10"/>
      <connectionRef ref="bga.T10"/>
      <connectionRef ref="bga.T13"/>
      <connectionRef ref="bga.T14"/>
      <connectionRef ref="bga.U10"/>
      <connectionRef ref="bga.U13"/>
      <connectionRef ref="bga.U14"/>
    </padNet>
    <padNet id="padNet.VDD_SOC_IN" name="VDD_SOC_IN" signalRef="VDD_SOC_IN" supplyRail="true">
      <alias>VDDSOC_IN</alias>
      <description>Primary Supply for the SOC and PU regulators</description>
      <connectionRef ref="bga.H16"/>
      <connectionRef ref="bga.J16"/>
      <connectionRef ref="bga.K16"/>
      <connectionRef ref="bga.L16"/>
      <connectionRef ref="bga.M16"/>
      <connectionRef ref="bga.N16"/>
      <connectionRef ref="bga.P16"/>
      <connectionRef ref="bga.R16"/>
      <connectionRef ref="bga.T16"/>
      <connectionRef ref="bga.U16"/>
    </padNet>
    <padNet id="padNet.VDD_USB_CAP" name="VDD_USB_CAP" signalRef="VDD_USB_CAP" supplyRail="true">
      <alias>VDDUSB_CAP</alias>
      <description>Secondary Supply for the 3 V domain (internal regulator output - requires capacitor if internal regulator is used)</description>
      <connectionRef ref="bga.F09"/>
    </padNet>
    <padNet id="padNet.XTALI" name="XTALI" signalRef="XTALOSC_XTALI" powerGroupRef="pg.NVCC_PLL">
      <alias>XTALI</alias>
      <connectionRef ref="bga.A07"/>
    </padNet>
    <padNet id="padNet.XTALO" name="XTALO" signalRef="XTALOSC_XTALO" powerGroupRef="pg.NVCC_PLL">
      <alias>XTALO</alias>
      <connectionRef ref="bga.B07"/>
    </padNet>
  </padNets>
  <bootInterfaces>
    <bootInterface id="bi.ecspi1" type="SPI" instanceRef="ecspi1">
      <comment/>
      <modeRef ref="EIM_DATA16_ALT1"/>
      <modeRef ref="EIM_DATA17_ALT1"/>
      <modeRef ref="EIM_DATA18_ALT1"/>
      <modeRef ref="EIM_DATA19_ALT1"/>
      <modeRef ref="EIM_DATA24_ALT3"/>
      <modeRef ref="EIM_DATA25_ALT3"/>
      <modeRef ref="EIM_EB2_ALT1"/>
    </bootInterface>
    <bootInterface id="bi.ecspi2" type="SPI" instanceRef="ecspi2">
      <comment/>
      <modeRef ref="CSI0_DATA08_ALT2"/>
      <modeRef ref="CSI0_DATA09_ALT2"/>
      <modeRef ref="CSI0_DATA10_ALT2"/>
      <modeRef ref="CSI0_DATA11_ALT2"/>
      <modeRef ref="EIM_DATA24_ALT4"/>
      <modeRef ref="EIM_DATA25_ALT4"/>
      <modeRef ref="EIM_LBA_ALT2"/>
    </bootInterface>
    <bootInterface id="bi.ecspi3" type="SPI" instanceRef="ecspi3">
      <comment/>
      <modeRef ref="DISP0_DATA00_ALT2"/>
      <modeRef ref="DISP0_DATA01_ALT2"/>
      <modeRef ref="DISP0_DATA02_ALT2"/>
      <modeRef ref="DISP0_DATA03_ALT2"/>
      <modeRef ref="DISP0_DATA04_ALT2"/>
      <modeRef ref="DISP0_DATA05_ALT2"/>
      <modeRef ref="DISP0_DATA06_ALT2"/>
    </bootInterface>
    <bootInterface id="bi.ecspi4" type="SPI" instanceRef="ecspi4">
      <comment/>
      <modeRef ref="EIM_ADDR25_ALT1"/>
      <modeRef ref="EIM_DATA20_ALT1"/>
      <modeRef ref="EIM_DATA21_ALT1"/>
      <modeRef ref="EIM_DATA22_ALT1"/>
      <modeRef ref="EIM_DATA24_ALT1"/>
      <modeRef ref="EIM_DATA25_ALT1"/>
      <modeRef ref="EIM_DATA28_ALT2"/>
    </bootInterface>
    <bootInterface id="bi.ecspi5" type="SPI" instanceRef="ecspi5">
      <comment/>
      <modeRef ref="SD1_CLK_ALT1"/>
      <modeRef ref="SD1_CMD_ALT1"/>
      <modeRef ref="SD1_DATA0_ALT1"/>
      <modeRef ref="SD1_DATA1_ALT1"/>
      <modeRef ref="SD1_DATA2_ALT1"/>
      <modeRef ref="SD1_DATA3_ALT1"/>
      <modeRef ref="SD2_DATA3_ALT1"/>
    </bootInterface>
    <bootInterface id="bi.eim" type="EIM" instanceRef="eim">
      <comment>Only CS0 is supported.</comment>
      <modeRef ref="CSI0_DATA04_ALT1"/>
      <modeRef ref="CSI0_DATA05_ALT1"/>
      <modeRef ref="CSI0_DATA06_ALT1"/>
      <modeRef ref="CSI0_DATA07_ALT1"/>
      <modeRef ref="CSI0_DATA08_ALT1"/>
      <modeRef ref="CSI0_DATA09_ALT1"/>
      <modeRef ref="CSI0_DATA10_ALT1"/>
      <modeRef ref="CSI0_DATA11_ALT1"/>
      <modeRef ref="CSI0_DATA12_ALT1"/>
      <modeRef ref="CSI0_DATA13_ALT1"/>
      <modeRef ref="CSI0_DATA14_ALT1"/>
      <modeRef ref="CSI0_DATA15_ALT1"/>
      <modeRef ref="CSI0_DATA16_ALT1"/>
      <modeRef ref="CSI0_DATA17_ALT1"/>
      <modeRef ref="CSI0_DATA18_ALT1"/>
      <modeRef ref="CSI0_DATA19_ALT1"/>
      <modeRef ref="CSI0_DATA_EN_ALT1"/>
      <modeRef ref="CSI0_VSYNC_ALT1"/>
      <modeRef ref="EIM_AD00_ALT0"/>
      <modeRef ref="EIM_AD01_ALT0"/>
      <modeRef ref="EIM_AD02_ALT0"/>
      <modeRef ref="EIM_AD03_ALT0"/>
      <modeRef ref="EIM_AD04_ALT0"/>
      <modeRef ref="EIM_AD05_ALT0"/>
      <modeRef ref="EIM_AD06_ALT0"/>
      <modeRef ref="EIM_AD07_ALT0"/>
      <modeRef ref="EIM_AD08_ALT0"/>
      <modeRef ref="EIM_AD09_ALT0"/>
      <modeRef ref="EIM_AD10_ALT0"/>
      <modeRef ref="EIM_AD11_ALT0"/>
      <modeRef ref="EIM_AD12_ALT0"/>
      <modeRef ref="EIM_AD13_ALT0"/>
      <modeRef ref="EIM_AD14_ALT0"/>
      <modeRef ref="EIM_AD15_ALT0"/>
      <modeRef ref="EIM_DATA16_ALT0"/>
      <modeRef ref="EIM_DATA17_ALT0"/>
      <modeRef ref="EIM_DATA18_ALT0"/>
      <modeRef ref="EIM_DATA19_ALT0"/>
      <modeRef ref="EIM_DATA20_ALT0"/>
      <modeRef ref="EIM_DATA21_ALT0"/>
      <modeRef ref="EIM_DATA22_ALT0"/>
      <modeRef ref="EIM_DATA23_ALT0"/>
      <modeRef ref="EIM_DATA24_ALT0"/>
      <modeRef ref="EIM_DATA25_ALT0"/>
      <modeRef ref="EIM_DATA26_ALT0"/>
      <modeRef ref="EIM_DATA27_ALT0"/>
      <modeRef ref="EIM_DATA28_ALT0"/>
      <modeRef ref="EIM_DATA29_ALT0"/>
      <modeRef ref="EIM_DATA30_ALT0"/>
      <modeRef ref="EIM_DATA31_ALT0"/>
    </bootInterface>
    <bootInterface id="bi.nand" type="NAND Flash" instanceRef="gpmi">
      <comment>8 bit. Only CS0 is supported.</comment>
      <modeRef ref="NAND_ALE_ALT0"/>
      <modeRef ref="NAND_CLE_ALT0"/>
      <modeRef ref="NAND_CS0_B_ALT0"/>
      <modeRef ref="NAND_CS1_B_ALT0"/>
      <modeRef ref="NAND_CS2_B_ALT0"/>
      <modeRef ref="NAND_CS3_B_ALT0"/>
      <modeRef ref="NAND_DATA00_ALT0"/>
      <modeRef ref="NAND_DATA01_ALT0"/>
      <modeRef ref="NAND_DATA02_ALT0"/>
      <modeRef ref="NAND_DATA03_ALT0"/>
      <modeRef ref="NAND_DATA04_ALT0"/>
      <modeRef ref="NAND_DATA05_ALT0"/>
      <modeRef ref="NAND_DATA06_ALT0"/>
      <modeRef ref="NAND_DATA07_ALT0"/>
      <modeRef ref="NAND_READY_ALT0"/>
      <modeRef ref="NAND_WP_B_ALT0"/>
      <modeRef ref="SD4_CLK_ALT1"/>
      <modeRef ref="SD4_CMD_ALT1"/>
      <modeRef ref="SD4_DATA0_ALT2"/>
    </bootInterface>
    <bootInterface id="bi.usdhc1" type="SD/MMC" instanceRef="usdhc1">
      <comment>1, 4, or 8 bit.</comment>
      <modeRef ref="KEY_COL1_ALT6"/>
      <modeRef ref="NAND_DATA00_ALT1"/>
      <modeRef ref="NAND_DATA01_ALT1"/>
      <modeRef ref="NAND_DATA02_ALT1"/>
      <modeRef ref="NAND_DATA03_ALT1"/>
      <modeRef ref="SD1_CLK_ALT0"/>
      <modeRef ref="SD1_CMD_ALT0"/>
      <modeRef ref="SD1_DATA0_ALT0"/>
      <modeRef ref="SD1_DATA1_ALT0"/>
      <modeRef ref="SD1_DATA2_ALT0"/>
      <modeRef ref="SD1_DATA3_ALT0"/>
    </bootInterface>
    <bootInterface id="bi.usdhc2" type="SD/MMC" instanceRef="usdhc2">
      <comment>1, 4, or 8 bit.</comment>
      <modeRef ref="KEY_ROW1_ALT6"/>
      <modeRef ref="NAND_DATA04_ALT1"/>
      <modeRef ref="NAND_DATA05_ALT1"/>
      <modeRef ref="NAND_DATA06_ALT1"/>
      <modeRef ref="NAND_DATA07_ALT1"/>
      <modeRef ref="SD2_CLK_ALT0"/>
      <modeRef ref="SD2_CMD_ALT0"/>
      <modeRef ref="SD2_DATA0_ALT0"/>
      <modeRef ref="SD2_DATA1_ALT0"/>
      <modeRef ref="SD2_DATA2_ALT0"/>
      <modeRef ref="SD2_DATA3_ALT0"/>
    </bootInterface>
    <bootInterface id="bi.usdhc3" type="SD/MMC" instanceRef="usdhc3">
      <comment>1, 4, or 8 bit.</comment>
      <modeRef ref="GPIO18_ALT2"/>
      <modeRef ref="SD3_CLK_ALT0"/>
      <modeRef ref="SD3_CMD_ALT0"/>
      <modeRef ref="SD3_DATA0_ALT0"/>
      <modeRef ref="SD3_DATA1_ALT0"/>
      <modeRef ref="SD3_DATA2_ALT0"/>
      <modeRef ref="SD3_DATA3_ALT0"/>
      <modeRef ref="SD3_DATA4_ALT0"/>
      <modeRef ref="SD3_DATA5_ALT0"/>
      <modeRef ref="SD3_DATA6_ALT0"/>
      <modeRef ref="SD3_DATA7_ALT0"/>
    </bootInterface>
    <bootInterface id="bi.usdhc4" type="SD/MMC" instanceRef="usdhc4">
      <comment>1, 4, or 8 bit.</comment>
      <modeRef ref="NAND_CS1_B_ALT1"/>
      <modeRef ref="SD4_CLK_ALT0"/>
      <modeRef ref="SD4_CMD_ALT0"/>
      <modeRef ref="SD4_DATA0_ALT1"/>
      <modeRef ref="SD4_DATA1_ALT1"/>
      <modeRef ref="SD4_DATA2_ALT1"/>
      <modeRef ref="SD4_DATA3_ALT1"/>
      <modeRef ref="SD4_DATA4_ALT1"/>
      <modeRef ref="SD4_DATA5_ALT1"/>
      <modeRef ref="SD4_DATA6_ALT1"/>
      <modeRef ref="SD4_DATA7_ALT1"/>
    </bootInterface>
    <bootInterface id="bi.i2c1" type="I2C" instanceRef="i2c1">
      <comment/>
      <modeRef ref="EIM_DATA21_ALT6"/>
      <modeRef ref="EIM_DATA28_ALT1"/>
    </bootInterface>
    <bootInterface id="bi.i2c2" type="I2C" instanceRef="i2c2">
      <comment/>
      <modeRef ref="EIM_DATA16_ALT6"/>
      <modeRef ref="EIM_EB2_ALT6"/>
    </bootInterface>
    <bootInterface id="bi.i2c3" type="I2C" instanceRef="i2c3">
      <comment/>
      <modeRef ref="EIM_DATA17_ALT6"/>
      <modeRef ref="EIM_DATA18_ALT6"/>
    </bootInterface>
    <bootInterface id="bi.sata" type="SATA" instanceRef="sata_phy">
      <comment/>
      <padNetRef ref="padNet.SATA_REXT"/>
      <padNetRef ref="padNet.SATA_PHY_RX_N"/>
      <padNetRef ref="padNet.SATA_PHY_RX_P"/>
      <padNetRef ref="padNet.SATA_PHY_TX_N"/>
      <padNetRef ref="padNet.SATA_PHY_TX_P"/>
      <!--padNetRef ref="padNet.SATA_REFCLKM"/-->
      <!--padNetRef ref="padNet.SATA_REFCLKP"/-->
    </bootInterface>
    <bootInterface id="bi.usb" type="USB" instanceRef="usb">
      <comment/>
      <padNetRef ref="padNet.USB_OTG_DN"/>
      <padNetRef ref="padNet.USB_OTG_DP"/>
      <padNetRef ref="padNet.USB_OTG_VBUS"/>
    </bootInterface>
  </bootInterfaces>
  <powerGroups>
    <powerGroup id="pg.CSI_REXT" name="CSI_REXT" supplyRailRef="padNet.CSI_REXT"/>
    <powerGroup id="pg.DSI_REXT" name="DSI_REXT" supplyRailRef="padNet.DSI_REXT"/>
    <powerGroup id="pg.HDMI_VPH" name="HDMI_VPH" supplyRailRef="padNet.HDMI_VPH">
      <padNetRef ref="padNet.HDMI_TX_CLK_N"/>
      <padNetRef ref="padNet.HDMI_TX_CLK_P"/>
      <padNetRef ref="padNet.HDMI_TX_DATA0_N"/>
      <padNetRef ref="padNet.HDMI_TX_DATA0_P"/>
      <padNetRef ref="padNet.HDMI_TX_DATA1_N"/>
      <padNetRef ref="padNet.HDMI_TX_DATA1_P"/>
      <padNetRef ref="padNet.HDMI_TX_DATA2_N"/>
      <padNetRef ref="padNet.HDMI_TX_DATA2_P"/>
      <padNetRef ref="padNet.HDMI_TX_DDC_CEC"/>
      <padNetRef ref="padNet.HDMI_TX_HPD"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_CSI" name="NVCC_CSI">
      <padNetRef ref="padNet.CSI0_DATA04"/>
      <padNetRef ref="padNet.CSI0_DATA05"/>
      <padNetRef ref="padNet.CSI0_DATA06"/>
      <padNetRef ref="padNet.CSI0_DATA07"/>
      <padNetRef ref="padNet.CSI0_DATA08"/>
      <padNetRef ref="padNet.CSI0_DATA09"/>
      <padNetRef ref="padNet.CSI0_DATA10"/>
      <padNetRef ref="padNet.CSI0_DATA11"/>
      <padNetRef ref="padNet.CSI0_DATA12"/>
      <padNetRef ref="padNet.CSI0_DATA13"/>
      <padNetRef ref="padNet.CSI0_DATA14"/>
      <padNetRef ref="padNet.CSI0_DATA15"/>
      <padNetRef ref="padNet.CSI0_DATA16"/>
      <padNetRef ref="padNet.CSI0_DATA17"/>
      <padNetRef ref="padNet.CSI0_DATA18"/>
      <padNetRef ref="padNet.CSI0_DATA19"/>
      <padNetRef ref="padNet.CSI0_DATA_EN"/>
      <padNetRef ref="padNet.CSI0_HSYNC"/>
      <padNetRef ref="padNet.CSI0_PIXCLK"/>
      <padNetRef ref="padNet.CSI0_VSYNC"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_DRAM" name="NVCC_DRAM" supplyRailRef="padNet.NVCC_DRAM">
      <padNetRef ref="padNet.DRAM_ADDR00"/>
      <padNetRef ref="padNet.DRAM_ADDR01"/>
      <padNetRef ref="padNet.DRAM_ADDR02"/>
      <padNetRef ref="padNet.DRAM_ADDR03"/>
      <padNetRef ref="padNet.DRAM_ADDR04"/>
      <padNetRef ref="padNet.DRAM_ADDR05"/>
      <padNetRef ref="padNet.DRAM_ADDR06"/>
      <padNetRef ref="padNet.DRAM_ADDR07"/>
      <padNetRef ref="padNet.DRAM_ADDR08"/>
      <padNetRef ref="padNet.DRAM_ADDR09"/>
      <padNetRef ref="padNet.DRAM_ADDR10"/>
      <padNetRef ref="padNet.DRAM_ADDR11"/>
      <padNetRef ref="padNet.DRAM_ADDR12"/>
      <padNetRef ref="padNet.DRAM_ADDR13"/>
      <padNetRef ref="padNet.DRAM_ADDR14"/>
      <padNetRef ref="padNet.DRAM_ADDR15"/>
      <padNetRef ref="padNet.DRAM_CAS"/>
      <padNetRef ref="padNet.DRAM_CS0"/>
      <padNetRef ref="padNet.DRAM_CS1"/>
      <padNetRef ref="padNet.DRAM_DATA00"/>
      <padNetRef ref="padNet.DRAM_DATA01"/>
      <padNetRef ref="padNet.DRAM_DATA02"/>
      <padNetRef ref="padNet.DRAM_DATA03"/>
      <padNetRef ref="padNet.DRAM_DATA04"/>
      <padNetRef ref="padNet.DRAM_DATA05"/>
      <padNetRef ref="padNet.DRAM_DATA06"/>
      <padNetRef ref="padNet.DRAM_DATA07"/>
      <padNetRef ref="padNet.DRAM_DATA08"/>
      <padNetRef ref="padNet.DRAM_DATA09"/>
      <padNetRef ref="padNet.DRAM_DATA10"/>
      <padNetRef ref="padNet.DRAM_DATA11"/>
      <padNetRef ref="padNet.DRAM_DATA12"/>
      <padNetRef ref="padNet.DRAM_DATA13"/>
      <padNetRef ref="padNet.DRAM_DATA14"/>
      <padNetRef ref="padNet.DRAM_DATA15"/>
      <padNetRef ref="padNet.DRAM_DATA16"/>
      <padNetRef ref="padNet.DRAM_DATA17"/>
      <padNetRef ref="padNet.DRAM_DATA18"/>
      <padNetRef ref="padNet.DRAM_DATA19"/>
      <padNetRef ref="padNet.DRAM_DATA20"/>
      <padNetRef ref="padNet.DRAM_DATA21"/>
      <padNetRef ref="padNet.DRAM_DATA22"/>
      <padNetRef ref="padNet.DRAM_DATA23"/>
      <padNetRef ref="padNet.DRAM_DATA24"/>
      <padNetRef ref="padNet.DRAM_DATA25"/>
      <padNetRef ref="padNet.DRAM_DATA26"/>
      <padNetRef ref="padNet.DRAM_DATA27"/>
      <padNetRef ref="padNet.DRAM_DATA28"/>
      <padNetRef ref="padNet.DRAM_DATA29"/>
      <padNetRef ref="padNet.DRAM_DATA30"/>
      <padNetRef ref="padNet.DRAM_DATA31"/>
      <padNetRef ref="padNet.DRAM_DATA32"/>
      <padNetRef ref="padNet.DRAM_DATA33"/>
      <padNetRef ref="padNet.DRAM_DATA34"/>
      <padNetRef ref="padNet.DRAM_DATA35"/>
      <padNetRef ref="padNet.DRAM_DATA36"/>
      <padNetRef ref="padNet.DRAM_DATA37"/>
      <padNetRef ref="padNet.DRAM_DATA38"/>
      <padNetRef ref="padNet.DRAM_DATA39"/>
      <padNetRef ref="padNet.DRAM_DATA40"/>
      <padNetRef ref="padNet.DRAM_DATA41"/>
      <padNetRef ref="padNet.DRAM_DATA42"/>
      <padNetRef ref="padNet.DRAM_DATA43"/>
      <padNetRef ref="padNet.DRAM_DATA44"/>
      <padNetRef ref="padNet.DRAM_DATA45"/>
      <padNetRef ref="padNet.DRAM_DATA46"/>
      <padNetRef ref="padNet.DRAM_DATA47"/>
      <padNetRef ref="padNet.DRAM_DATA48"/>
      <padNetRef ref="padNet.DRAM_DATA49"/>
      <padNetRef ref="padNet.DRAM_DATA50"/>
      <padNetRef ref="padNet.DRAM_DATA51"/>
      <padNetRef ref="padNet.DRAM_DATA52"/>
      <padNetRef ref="padNet.DRAM_DATA53"/>
      <padNetRef ref="padNet.DRAM_DATA54"/>
      <padNetRef ref="padNet.DRAM_DATA55"/>
      <padNetRef ref="padNet.DRAM_DATA56"/>
      <padNetRef ref="padNet.DRAM_DATA57"/>
      <padNetRef ref="padNet.DRAM_DATA58"/>
      <padNetRef ref="padNet.DRAM_DATA59"/>
      <padNetRef ref="padNet.DRAM_DATA60"/>
      <padNetRef ref="padNet.DRAM_DATA61"/>
      <padNetRef ref="padNet.DRAM_DATA62"/>
      <padNetRef ref="padNet.DRAM_DATA63"/>
      <padNetRef ref="padNet.DRAM_DQM0"/>
      <padNetRef ref="padNet.DRAM_DQM1"/>
      <padNetRef ref="padNet.DRAM_DQM2"/>
      <padNetRef ref="padNet.DRAM_DQM3"/>
      <padNetRef ref="padNet.DRAM_DQM4"/>
      <padNetRef ref="padNet.DRAM_DQM5"/>
      <padNetRef ref="padNet.DRAM_DQM6"/>
      <padNetRef ref="padNet.DRAM_DQM7"/>
      <padNetRef ref="padNet.DRAM_ODT0"/>
      <padNetRef ref="padNet.DRAM_ODT1"/>
      <padNetRef ref="padNet.DRAM_RAS"/>
      <padNetRef ref="padNet.DRAM_RESET"/>
      <padNetRef ref="padNet.DRAM_SDBA0"/>
      <padNetRef ref="padNet.DRAM_SDBA1"/>
      <padNetRef ref="padNet.DRAM_SDBA2"/>
      <padNetRef ref="padNet.DRAM_SDCKE0"/>
      <padNetRef ref="padNet.DRAM_SDCKE1"/>
      <padNetRef ref="padNet.DRAM_SDCLK0_N"/>
      <padNetRef ref="padNet.DRAM_SDCLK0_P"/>
      <padNetRef ref="padNet.DRAM_SDCLK1_N"/>
      <padNetRef ref="padNet.DRAM_SDCLK1_P"/>
      <padNetRef ref="padNet.DRAM_SDQS0_N"/>
      <padNetRef ref="padNet.DRAM_SDQS0_P"/>
      <padNetRef ref="padNet.DRAM_SDQS1_N"/>
      <padNetRef ref="padNet.DRAM_SDQS1_P"/>
      <padNetRef ref="padNet.DRAM_SDQS2_N"/>
      <padNetRef ref="padNet.DRAM_SDQS2_P"/>
      <padNetRef ref="padNet.DRAM_SDQS3_N"/>
      <padNetRef ref="padNet.DRAM_SDQS3_P"/>
      <padNetRef ref="padNet.DRAM_SDQS4_N"/>
      <padNetRef ref="padNet.DRAM_SDQS4_P"/>
      <padNetRef ref="padNet.DRAM_SDQS5_N"/>
      <padNetRef ref="padNet.DRAM_SDQS5_P"/>
      <padNetRef ref="padNet.DRAM_SDQS6_N"/>
      <padNetRef ref="padNet.DRAM_SDQS6_P"/>
      <padNetRef ref="padNet.DRAM_SDQS7_N"/>
      <padNetRef ref="padNet.DRAM_SDQS7_P"/>
      <padNetRef ref="padNet.DRAM_SDWE"/>
      <padNetRef ref="padNet.DRAM_ZQPAD"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_EIM0" name="NVCC_EIM0" supplyRailRef="padNet.NVCC_EIM0">
      <padNetRef ref="padNet.EIM_ADDR25"/>
      <padNetRef ref="padNet.EIM_DATA16"/>
      <padNetRef ref="padNet.EIM_DATA17"/>
      <padNetRef ref="padNet.EIM_DATA18"/>
      <padNetRef ref="padNet.EIM_DATA19"/>
      <padNetRef ref="padNet.EIM_DATA20"/>
      <padNetRef ref="padNet.EIM_DATA21"/>
      <padNetRef ref="padNet.EIM_DATA22"/>
      <padNetRef ref="padNet.EIM_DATA23"/>
      <padNetRef ref="padNet.EIM_DATA24"/>
      <padNetRef ref="padNet.EIM_DATA25"/>
      <padNetRef ref="padNet.EIM_DATA26"/>
      <padNetRef ref="padNet.EIM_DATA27"/>
      <padNetRef ref="padNet.EIM_DATA28"/>
      <padNetRef ref="padNet.EIM_DATA29"/>
      <padNetRef ref="padNet.EIM_DATA30"/>
      <padNetRef ref="padNet.EIM_DATA31"/>
      <padNetRef ref="padNet.EIM_EB2"/>
      <padNetRef ref="padNet.EIM_EB3"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_EIM1" name="NVCC_EIM1" supplyRailRef="padNet.NVCC_EIM1">
      <padNetRef ref="padNet.EIM_ADDR16"/>
      <padNetRef ref="padNet.EIM_ADDR17"/>
      <padNetRef ref="padNet.EIM_ADDR18"/>
      <padNetRef ref="padNet.EIM_ADDR19"/>
      <padNetRef ref="padNet.EIM_ADDR20"/>
      <padNetRef ref="padNet.EIM_ADDR21"/>
      <padNetRef ref="padNet.EIM_ADDR22"/>
      <padNetRef ref="padNet.EIM_ADDR23"/>
      <padNetRef ref="padNet.EIM_ADDR24"/>
      <padNetRef ref="padNet.EIM_CS0"/>
      <padNetRef ref="padNet.EIM_CS1"/>
      <padNetRef ref="padNet.EIM_LBA"/>
      <padNetRef ref="padNet.EIM_OE"/>
      <padNetRef ref="padNet.EIM_RW"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_EIM2" name="NVCC_EIM2" supplyRailRef="padNet.NVCC_EIM2">
      <padNetRef ref="padNet.EIM_AD00"/>
      <padNetRef ref="padNet.EIM_AD01"/>
      <padNetRef ref="padNet.EIM_AD02"/>
      <padNetRef ref="padNet.EIM_AD03"/>
      <padNetRef ref="padNet.EIM_AD04"/>
      <padNetRef ref="padNet.EIM_AD05"/>
      <padNetRef ref="padNet.EIM_AD06"/>
      <padNetRef ref="padNet.EIM_AD07"/>
      <padNetRef ref="padNet.EIM_AD08"/>
      <padNetRef ref="padNet.EIM_AD09"/>
      <padNetRef ref="padNet.EIM_AD10"/>
      <padNetRef ref="padNet.EIM_AD11"/>
      <padNetRef ref="padNet.EIM_AD12"/>
      <padNetRef ref="padNet.EIM_AD13"/>
      <padNetRef ref="padNet.EIM_AD14"/>
      <padNetRef ref="padNet.EIM_AD15"/>
      <padNetRef ref="padNet.EIM_BCLK"/>
      <padNetRef ref="padNet.EIM_EB0"/>
      <padNetRef ref="padNet.EIM_EB1"/>
      <padNetRef ref="padNet.EIM_WAIT"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_ENET" name="NVCC_ENET" supplyRailRef="padNet.NVCC_ENET">
      <padNetRef ref="padNet.ENET_CRS_DV"/>
      <padNetRef ref="padNet.ENET_MDC"/>
      <padNetRef ref="padNet.ENET_MDIO"/>
      <padNetRef ref="padNet.ENET_REF_CLK"/>
      <padNetRef ref="padNet.ENET_RX_DATA0"/>
      <padNetRef ref="padNet.ENET_RX_DATA1"/>
      <padNetRef ref="padNet.ENET_RX_ER"/>
      <padNetRef ref="padNet.ENET_TX_DATA0"/>
      <padNetRef ref="padNet.ENET_TX_DATA1"/>
      <padNetRef ref="padNet.ENET_TX_EN"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_GPIO" name="NVCC_GPIO" supplyRailRef="padNet.NVCC_GPIO">
      <padNetRef ref="padNet.GPIO00"/>
      <padNetRef ref="padNet.GPIO01"/>
      <padNetRef ref="padNet.GPIO02"/>
      <padNetRef ref="padNet.GPIO03"/>
      <padNetRef ref="padNet.GPIO04"/>
      <padNetRef ref="padNet.GPIO05"/>
      <padNetRef ref="padNet.GPIO06"/>
      <padNetRef ref="padNet.GPIO07"/>
      <padNetRef ref="padNet.GPIO08"/>
      <padNetRef ref="padNet.GPIO09"/>
      <padNetRef ref="padNet.GPIO16"/>
      <padNetRef ref="padNet.GPIO17"/>
      <padNetRef ref="padNet.GPIO18"/>
      <padNetRef ref="padNet.GPIO19"/>
      <padNetRef ref="padNet.KEY_COL0"/>
      <padNetRef ref="padNet.KEY_COL1"/>
      <padNetRef ref="padNet.KEY_COL2"/>
      <padNetRef ref="padNet.KEY_COL3"/>
      <padNetRef ref="padNet.KEY_COL4"/>
      <padNetRef ref="padNet.KEY_ROW0"/>
      <padNetRef ref="padNet.KEY_ROW1"/>
      <padNetRef ref="padNet.KEY_ROW2"/>
      <padNetRef ref="padNet.KEY_ROW3"/>
      <padNetRef ref="padNet.KEY_ROW4"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_JTAG" name="NVCC_JTAG" supplyRailRef="padNet.NVCC_JTAG">
      <padNetRef ref="padNet.JTAG_MOD"/>
      <padNetRef ref="padNet.JTAG_TCK"/>
      <padNetRef ref="padNet.JTAG_TDI"/>
      <padNetRef ref="padNet.JTAG_TDO"/>
      <padNetRef ref="padNet.JTAG_TMS"/>
      <padNetRef ref="padNet.JTAG_TRSTB"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_LCD" name="NVCC_LCD" supplyRailRef="padNet.NVCC_LCD">
      <padNetRef ref="padNet.DI0_DISP_CLK"/>
      <padNetRef ref="padNet.DI0_PIN02"/>
      <padNetRef ref="padNet.DI0_PIN03"/>
      <padNetRef ref="padNet.DI0_PIN04"/>
      <padNetRef ref="padNet.DI0_PIN15"/>
      <padNetRef ref="padNet.DISP0_DATA00"/>
      <padNetRef ref="padNet.DISP0_DATA01"/>
      <padNetRef ref="padNet.DISP0_DATA02"/>
      <padNetRef ref="padNet.DISP0_DATA03"/>
      <padNetRef ref="padNet.DISP0_DATA04"/>
      <padNetRef ref="padNet.DISP0_DATA05"/>
      <padNetRef ref="padNet.DISP0_DATA06"/>
      <padNetRef ref="padNet.DISP0_DATA07"/>
      <padNetRef ref="padNet.DISP0_DATA08"/>
      <padNetRef ref="padNet.DISP0_DATA09"/>
      <padNetRef ref="padNet.DISP0_DATA10"/>
      <padNetRef ref="padNet.DISP0_DATA11"/>
      <padNetRef ref="padNet.DISP0_DATA12"/>
      <padNetRef ref="padNet.DISP0_DATA13"/>
      <padNetRef ref="padNet.DISP0_DATA14"/>
      <padNetRef ref="padNet.DISP0_DATA15"/>
      <padNetRef ref="padNet.DISP0_DATA16"/>
      <padNetRef ref="padNet.DISP0_DATA17"/>
      <padNetRef ref="padNet.DISP0_DATA18"/>
      <padNetRef ref="padNet.DISP0_DATA19"/>
      <padNetRef ref="padNet.DISP0_DATA20"/>
      <padNetRef ref="padNet.DISP0_DATA21"/>
      <padNetRef ref="padNet.DISP0_DATA22"/>
      <padNetRef ref="padNet.DISP0_DATA23"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_LVDS_2P5" name="NVCC_LVDS_2P5" supplyRailRef="padNet.NVCC_LVDS_2P5">
      <padNetRef ref="padNet.LVDS0_CLK_N"/>
      <padNetRef ref="padNet.LVDS0_CLK_P"/>
      <padNetRef ref="padNet.LVDS0_DATA0_N"/>
      <padNetRef ref="padNet.LVDS0_DATA0_P"/>
      <padNetRef ref="padNet.LVDS0_DATA1_N"/>
      <padNetRef ref="padNet.LVDS0_DATA1_P"/>
      <padNetRef ref="padNet.LVDS0_DATA2_N"/>
      <padNetRef ref="padNet.LVDS0_DATA2_P"/>
      <padNetRef ref="padNet.LVDS0_DATA3_N"/>
      <padNetRef ref="padNet.LVDS0_DATA3_P"/>
      <padNetRef ref="padNet.LVDS1_CLK_N"/>
      <padNetRef ref="padNet.LVDS1_CLK_P"/>
      <padNetRef ref="padNet.LVDS1_DATA0_N"/>
      <padNetRef ref="padNet.LVDS1_DATA0_P"/>
      <padNetRef ref="padNet.LVDS1_DATA1_N"/>
      <padNetRef ref="padNet.LVDS1_DATA1_P"/>
      <padNetRef ref="padNet.LVDS1_DATA2_N"/>
      <padNetRef ref="padNet.LVDS1_DATA2_P"/>
      <padNetRef ref="padNet.LVDS1_DATA3_N"/>
      <padNetRef ref="padNet.LVDS1_DATA3_P"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_MIPI" name="NVCC_MIPI" supplyRailRef="padNet.NVCC_MIPI">
      <padNetRef ref="padNet.CSI_CLK0_N"/>
      <padNetRef ref="padNet.CSI_CLK0_P"/>
      <padNetRef ref="padNet.CSI_DATA0_N"/>
      <padNetRef ref="padNet.CSI_DATA0_P"/>
      <padNetRef ref="padNet.CSI_DATA1_N"/>
      <padNetRef ref="padNet.CSI_DATA1_P"/>
      <padNetRef ref="padNet.CSI_DATA2_N"/>
      <padNetRef ref="padNet.CSI_DATA2_P"/>
      <padNetRef ref="padNet.CSI_DATA3_N"/>
      <padNetRef ref="padNet.CSI_DATA3_P"/>
      <padNetRef ref="padNet.DSI_CLK0_N"/>
      <padNetRef ref="padNet.DSI_CLK0_P"/>
      <padNetRef ref="padNet.DSI_DATA0_N"/>
      <padNetRef ref="padNet.DSI_DATA0_P"/>
      <padNetRef ref="padNet.DSI_DATA1_N"/>
      <padNetRef ref="padNet.DSI_DATA1_P"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_NAND" name="NVCC_NAND" supplyRailRef="padNet.NVCC_NAND">
      <padNetRef ref="padNet.NAND_ALE"/>
      <padNetRef ref="padNet.NAND_CLE"/>
      <padNetRef ref="padNet.NAND_CS0_B"/>
      <padNetRef ref="padNet.NAND_CS1_B"/>
      <padNetRef ref="padNet.NAND_CS2_B"/>
      <padNetRef ref="padNet.NAND_CS3_B"/>
      <padNetRef ref="padNet.NAND_DATA00"/>
      <padNetRef ref="padNet.NAND_DATA01"/>
      <padNetRef ref="padNet.NAND_DATA02"/>
      <padNetRef ref="padNet.NAND_DATA03"/>
      <padNetRef ref="padNet.NAND_DATA04"/>
      <padNetRef ref="padNet.NAND_DATA05"/>
      <padNetRef ref="padNet.NAND_DATA06"/>
      <padNetRef ref="padNet.NAND_DATA07"/>
      <padNetRef ref="padNet.NAND_READY"/>
      <padNetRef ref="padNet.NAND_WP_B"/>
      <padNetRef ref="padNet.SD4_CLK"/>
      <padNetRef ref="padNet.SD4_CMD"/>
      <padNetRef ref="padNet.SD4_DATA0"/>
      <padNetRef ref="padNet.SD4_DATA1"/>
      <padNetRef ref="padNet.SD4_DATA2"/>
      <padNetRef ref="padNet.SD4_DATA3"/>
      <padNetRef ref="padNet.SD4_DATA4"/>
      <padNetRef ref="padNet.SD4_DATA5"/>
      <padNetRef ref="padNet.SD4_DATA6"/>
      <padNetRef ref="padNet.SD4_DATA7"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_PLL" name="NVCC_PLL">
      <padNetRef ref="padNet.XTALI"/>
      <padNetRef ref="padNet.XTALO"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_RGMII" name="NVCC_RGMII" supplyRailRef="padNet.NVCC_RGMII">
      <padNetRef ref="padNet.RGMII_RD0"/>
      <padNetRef ref="padNet.RGMII_RD1"/>
      <padNetRef ref="padNet.RGMII_RD2"/>
      <padNetRef ref="padNet.RGMII_RD3"/>
      <padNetRef ref="padNet.RGMII_RXC"/>
      <padNetRef ref="padNet.RGMII_RX_CTL"/>
      <padNetRef ref="padNet.RGMII_TD0"/>
      <padNetRef ref="padNet.RGMII_TD1"/>
      <padNetRef ref="padNet.RGMII_TD2"/>
      <padNetRef ref="padNet.RGMII_TD3"/>
      <padNetRef ref="padNet.RGMII_TXC"/>
      <padNetRef ref="padNet.RGMII_TX_CTL"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_SD1" name="NVCC_SD1" supplyRailRef="padNet.NVCC_SD1">
      <padNetRef ref="padNet.SD1_CLK"/>
      <padNetRef ref="padNet.SD1_CMD"/>
      <padNetRef ref="padNet.SD1_DATA0"/>
      <padNetRef ref="padNet.SD1_DATA1"/>
      <padNetRef ref="padNet.SD1_DATA2"/>
      <padNetRef ref="padNet.SD1_DATA3"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_SD2" name="NVCC_SD2" supplyRailRef="padNet.NVCC_SD2">
      <padNetRef ref="padNet.SD2_CLK"/>
      <padNetRef ref="padNet.SD2_CMD"/>
      <padNetRef ref="padNet.SD2_DATA0"/>
      <padNetRef ref="padNet.SD2_DATA1"/>
      <padNetRef ref="padNet.SD2_DATA2"/>
      <padNetRef ref="padNet.SD2_DATA3"/>
    </powerGroup>
    <powerGroup id="pg.NVCC_SD3" name="NVCC_SD3" supplyRailRef="padNet.NVCC_SD3">
      <padNetRef ref="padNet.SD3_CLK"/>
      <padNetRef ref="padNet.SD3_CMD"/>
      <padNetRef ref="padNet.SD3_DATA0"/>
      <padNetRef ref="padNet.SD3_DATA1"/>
      <padNetRef ref="padNet.SD3_DATA2"/>
      <padNetRef ref="padNet.SD3_DATA3"/>
      <padNetRef ref="padNet.SD3_DATA4"/>
      <padNetRef ref="padNet.SD3_DATA5"/>
      <padNetRef ref="padNet.SD3_DATA6"/>
      <padNetRef ref="padNet.SD3_DATA7"/>
      <padNetRef ref="padNet.SD3_RESET"/>
    </powerGroup>
    <powerGroup id="pg.PCIE_VPH" name="PCIE_VPH">
      <padNetRef ref="padNet.PCIE_RX_N"/>
      <padNetRef ref="padNet.PCIE_RX_P"/>
      <padNetRef ref="padNet.PCIE_TX_N"/>
      <padNetRef ref="padNet.PCIE_TX_P"/>
    </powerGroup>
    <powerGroup id="pg.SATA_VPH" name="SATA_VPH">
      <padNetRef ref="padNet.SATA_PHY_RX_N"/>
      <padNetRef ref="padNet.SATA_PHY_RX_P"/>
      <padNetRef ref="padNet.SATA_PHY_TX_N"/>
      <padNetRef ref="padNet.SATA_PHY_TX_P"/>
    </powerGroup>
    <powerGroup id="pg.VDD_HIGH_CAP" name="VDD_HIGH_CAP">
      <padNetRef ref="padNet.CLK1_N"/>
      <padNetRef ref="padNet.CLK1_P"/>
      <padNetRef ref="padNet.CLK2_N"/>
      <padNetRef ref="padNet.CLK2_P"/>
      <padNetRef ref="padNet.MLB_CLK_N"/>
      <padNetRef ref="padNet.MLB_CLK_P"/>
      <padNetRef ref="padNet.MLB_DATA_N"/>
      <padNetRef ref="padNet.MLB_DATA_P"/>
      <padNetRef ref="padNet.MLB_SIG_N"/>
      <padNetRef ref="padNet.MLB_SIG_P"/>
    </powerGroup>
    <powerGroup id="pg.VDD_SNVS_CAP" name="VDD_SNVS_CAP">
      <padNetRef ref="padNet.RTC_XTALI"/>
      <padNetRef ref="padNet.RTC_XTALO"/>
    </powerGroup>
    <powerGroup id="pg.VDD_SNVS_IN" name="VDD_SNVS_IN">
      <padNetRef ref="padNet.BOOT_MODE0"/>
      <padNetRef ref="padNet.BOOT_MODE1"/>
      <padNetRef ref="padNet.ONOFF"/>
      <padNetRef ref="padNet.PMIC_ON_REQ"/>
      <padNetRef ref="padNet.PMIC_STBY_REQ"/>
      <padNetRef ref="padNet.POR_B"/>
      <padNetRef ref="padNet.TAMPER"/>
      <padNetRef ref="padNet.TEST_MODE"/>
    </powerGroup>
    <powerGroup id="pg.VDD_USB_CAP" name="VDD_USB_CAP" supplyRailRef="padNet.VDD_USB_CAP">
      <padNetRef ref="padNet.USB_H1_DN"/>
      <padNetRef ref="padNet.USB_H1_DP"/>
      <padNetRef ref="padNet.USB_H1_VBUS"/>
      <padNetRef ref="padNet.USB_OTG_CHD_B"/>
      <padNetRef ref="padNet.USB_OTG_DN"/>
      <padNetRef ref="padNet.USB_OTG_DP"/>
      <padNetRef ref="padNet.USB_OTG_VBUS"/>
    </powerGroup>
  </powerGroups>
  <functional_properties_declarations>
    <reservedField id="RESERVED" name="-" longName="Reserved Field" access="ROZ">
      <description>Reserved</description>
    </reservedField>
    <muxField name="SION" longName="Software Input On Field" offset="4" width="1" access="RW">
      <description>Force the selected mux mode Input path no matter of MUX_MODE functionality.</description>
      <muxFieldValue name="DISABLED" value="0" description="Input Path is determined by functionality of the selected mux mode (regular)."/>
      <muxFieldValue name="ENABLED" value="1" description="Force input path of pad."/>
    </muxField>
    <muxField name="MUX_MODE" longName="MUX Mode Select Field" offset="0" width="3" access="RW">
      <description>Select iomux modes to be used for pad.</description>
    </muxField>
    <muxField name="DAISY" longName="Input Select (DAISY) Field" offset="0" access="RW">
      <description>Selecting Pads Involved in Daisy Chain.</description>
    </muxField>
    <padField name="DDR_SEL" longName="DDR Select Field" offset="18" width="2" access="RW">
      <description/>
      <padFieldValue name="RESERVED0" value="0" description="Reserved"/>
      <padFieldValue name="RESERVED1" value="1" description="Reserved"/>
      <padFieldValue name="LPDDR2" value="2" description="LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strengths at 1.2V)"/>
      <padFieldValue name="DDR3" value="3" description="DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strengths at 1.5V)"/>
    </padField>
    <padField name="DDR_SEL_RGMII" longName="DDR Select Field" offset="18" width="2" access="RW">
      <description/>
      <padFieldValue name="RESERVED0" value="0" description="Reserved"/>
      <padFieldValue name="RESERVED1" value="1" description="Reserved"/>
      <padFieldValue name="1P2V_IO" value="2" description="1.2V I/O interfaces including USB HSIC and MIPI_HSI. Provides calibrated drive strengths for signals ranging from 1.0V up to 1.3V."/>
      <padFieldValue name="1P5V_IO" value="3" description="1.5V I/O interfaces including ENET. Provides calibrated drive strengths for signals ranging from 1.3V to 2.5V."/>
    </padField>
    <padField name="DDR_INPUT" longName="DDR / CMOS Input Mode Field" offset="17" width="1" access="RW">
      <description/>
      <padFieldValue name="CMOS" value="0" description="CMOS input mode."/>
      <padFieldValue name="DIFFERENTIAL" value="1" description="Differential input mode."/>
    </padField>
    <padField name="HYS" longName="Hysteresis Enable Field" offset="16" width="1" access="RW">
      <description/>
      <padFieldValue name="DISABLED" value="0" description="CMOS input"/>
      <padFieldValue name="ENABLED" value="1" description="Schmitt trigger input"/>
    </padField>
    <padField name="PUS" longName="Pull Up / Down Config. Field" offset="14" width="2" access="RW">
      <description/>
      <padFieldValue name="100K_OHM_PD" value="0" description="100K Ohm Pull Down"/>
      <padFieldValue name="47K_OHM_PU" value="1" description="47K Ohm Pull Up"/>
      <padFieldValue name="100K_OHM_PU" value="2" description="100K Ohm Pull Up"/>
      <padFieldValue name="22K_OHM_PU" value="3" description="22K Ohm Pull Up"/>
    </padField>
    <padField name="PUE" longName="Pull / Keep Select Field" offset="13" width="1" access="RW">
      <description/>
      <padFieldValue name="KEEP" value="0" description="Keeper Enabled"/>
      <padFieldValue name="PULL" value="1" description="Pull Enabled"/>
    </padField>
    <padField name="PKE" longName="Pull / Keep Enable Field" offset="12" width="1" access="RW">
      <description/>
      <padFieldValue name="DISABLED" value="0" description="Pull/Keeper Disabled"/>
      <padFieldValue name="ENABLED" value="1" description="Pull/Keeper Enabled"/>
    </padField>
    <padField name="ODE" longName="Open Drain Enable Field" offset="11" width="1" access="RW">
      <description>Enables open drain of the pin.</description>
      <padFieldValue name="DISABLED" value="0" description="Output is CMOS."/>
      <padFieldValue name="ENABLED" value="1" description="Output is Open Drain."/>
    </padField>
    <padField name="ODT" longName="On Die Termination Field" offset="8" width="3" access="RW">
      <description/>
      <padFieldValue name="DISABLED" value="0" description="Disabled"/>
      <padFieldValue name="120_OHM" value="1" description="120 Ohm ODT"/>
      <padFieldValue name="60_OHM" value="2" description="60 Ohm ODT"/>
      <padFieldValue name="40_OHM" value="3" description="40 Ohm ODT"/>
      <padFieldValue name="30_OHM" value="4" description="30 Ohm ODT"/>
      <padFieldValue name="RESERVED0" value="5" description="Reserved"/>
      <padFieldValue name="20_OHM" value="6" description="20 Ohm ODT"/>
      <padFieldValue name="RESERVED1" value="7" description="Reserved"/>
    </padField>
    <padField name="SPEED" longName="Speed Field" offset="6" width="2" access="RW">
      <description/>
      <padFieldValue name="TBD" value="0" description="TBD"/>
      <padFieldValue name="50MHZ" value="1" description="Low (50 MHz)"/>
      <padFieldValue name="100MHZ" value="2" description="Medium (100 MHz)"/>
      <padFieldValue name="200MHZ" value="3" description="Maximum (200 MHz)"/>
    </padField>
    <padField name="DSE" longName="Drive Strength Field" offset="3" width="3" access="RW">
      <description/>
      <padFieldValue name="HIZ" value="0" description="HI-Z"/>
      <padFieldValue name="240_OHM" value="1" description="240 Ohm"/>
      <padFieldValue name="120_OHM" value="2" description="120 Ohm"/>
      <padFieldValue name="80_OHM" value="3" description="80 Ohm"/>
      <padFieldValue name="60_OHM" value="4" description="60 Ohm"/>
      <padFieldValue name="48_OHM" value="5" description="48 Ohm"/>
      <padFieldValue name="40_OHM" value="6" description="40 Ohm"/>
      <padFieldValue name="34_OHM" value="7" description="34 Ohm"/>
    </padField>
    <!--padField name="DSE" longName="Drive Strength Field" offset="3" width="3" access="RW">
      <description/>
      <padFieldValue name="HIZ" value="0" description="HI-Z"/>
      <padFieldValue name="260_OHM" value="1" description="150 Ohm @ 3.3V, 260 Ohm @ 1.8V, 500 Ohm @ 1.2V"/>
      <padFieldValue name="130_OHM" value="2" description="75 Ohm @ 3.3V, 130 Ohm @ 1.8V, 250 Ohm @ 1.2V"/>
      <padFieldValue name="90_OHM" value="3" description="50 Ohm @ 3.3V, 90 Ohm @ 1.8V, 165 Ohm @ 1.2V"/>
      <padFieldValue name="60_OHM" value="4" description="37 Ohm @ 3.3V, 60 Ohm @ 1.8V, 125 Ohm @ 1.2V"/>
      <padFieldValue name="50_OHM" value="5" description="30 Ohm @ 3.3V, 50 Ohm @ 1.8V, 100 Ohm @ 1.2V"/>
      <padFieldValue name="40_OHM" value="6" description="25 Ohm @ 3.3V, 40 Ohm @ 1.8V, 82 Ohm @ 1.2V"/>
      <padFieldValue name="33_OHM" value="7" description="20 Ohm @ 3.3V, 33 Ohm @ 1.8V, 70 Ohm @ 1.2V"/>
    </padField-->
    <padField name="SRE" longName="Slew Rate Field" offset="0" width="1" access="RW">
      <description>Slew rate control.</description>
      <padFieldValue name="SLOW" value="0" description="Slow Slew Rate"/>
      <padFieldValue name="FAST" value="1" description="Fast Slew Rate"/>
    </padField>
  </functional_properties_declarations>
  <registers>
    <iomuxc base_address="0x020E0000">
      <muxRegister padNetRef="padNet.SD2_DATA1" address_offset="0x004C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD2_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD2_DATA1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD2_DATA1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD2_DATA1_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD2_DATA1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD2_DATA1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD2_DATA1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD2_DATA1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD2_DATA2" address_offset="0x0050" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD2_DATA2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD2_DATA2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD2_DATA2_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD2_DATA2_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD2_DATA2_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD2_DATA2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD2_DATA2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD2_DATA2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD2_DATA0" address_offset="0x0054" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD2_DATA0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD2_DATA0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD2_DATA0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD2_DATA0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD2_DATA0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD2_DATA0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD2_DATA0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_TXC" address_offset="0x0058" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_TXC_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_TXC_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_TXC_ALT2" value="2"/>
          <muxFieldModeValue modeRef="RGMII_TXC_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_TXC_ALT6" value="6"/>
          <muxFieldModeValue modeRef="RGMII_TXC_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_TD0" address_offset="0x005C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_TD0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_TD0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_TD0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_TD0_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_TD1" address_offset="0x0060" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_TD1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_TD1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_TD1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_TD1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="RGMII_TD1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_TD2" address_offset="0x0064" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_TD2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_TD2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_TD2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_TD2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="RGMII_TD2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_TD3" address_offset="0x0068" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_TD3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_TD3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_TD3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_TD3_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_RX_CTL" address_offset="0x006C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_RX_CTL_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_RX_CTL_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_RX_CTL_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_RX_CTL_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_RD0" address_offset="0x0070" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_RD0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_RD0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_RD0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_RD0_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_TX_CTL" address_offset="0x0074" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_TX_CTL_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_TX_CTL_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_TX_CTL_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_TX_CTL_ALT6" value="6"/>
          <muxFieldModeValue modeRef="RGMII_TX_CTL_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_RD1" address_offset="0x0078" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_RD1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_RD1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_RD1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_RD1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="RGMII_RD1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_RD2" address_offset="0x007C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_RD2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_RD2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_RD2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_RD2_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_RD3" address_offset="0x0080" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_RD3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_RD3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_RD3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_RD3_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.RGMII_RXC" address_offset="0x0084" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="RGMII_RXC_ALT0" value="0"/>
          <muxFieldModeValue modeRef="RGMII_RXC_ALT1" value="1"/>
          <muxFieldModeValue modeRef="RGMII_RXC_ALT5" value="5"/>
          <muxFieldModeValue modeRef="RGMII_RXC_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR25" address_offset="0x0088" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_EB2" address_offset="0x008C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_EB2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_EB2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_EB2_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_EB2_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_EB2_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_EB2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_EB2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_EB2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA16" address_offset="0x0090" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA16_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA16_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA16_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA16_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA16_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA16_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA16_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA17" address_offset="0x0094" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA17_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA17_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA17_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA17_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA17_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA17_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA17_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA17_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA18" address_offset="0x0098" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA18_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA18_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA18_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA18_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA18_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA18_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA18_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA18_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA19" address_offset="0x009C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA19_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA20" address_offset="0x00A0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA20_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA20_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA20_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA20_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA20_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA20_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA20_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA21" address_offset="0x00A4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA21_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA21_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA21_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA21_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA21_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA21_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA21_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA21_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA22" address_offset="0x00A8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA22_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA22_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA22_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA22_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA22_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA22_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA22_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA22_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA23" address_offset="0x00AC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA23_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_EB3" address_offset="0x00B0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_EB3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA24" address_offset="0x00B4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA24_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA25" address_offset="0x00B8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA25_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA26" address_offset="0x00BC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA26_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA27" address_offset="0x00C0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA27_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA28" address_offset="0x00C4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA28_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA29" address_offset="0x00C8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA29_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA30" address_offset="0x00CC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA30_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_DATA31" address_offset="0x00D0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_DATA31_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR24" address_offset="0x00D4" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR23" address_offset="0x00D8" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR22" address_offset="0x00DC" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR22_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR22_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR22_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR22_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR22_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR22_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR21" address_offset="0x00E0" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR20" address_offset="0x00E4" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR19" address_offset="0x00E8" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR18" address_offset="0x00EC" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR17" address_offset="0x00F0" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_ADDR16" address_offset="0x00F4" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_CS0" address_offset="0x00F8" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_CS0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_CS0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_CS0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_CS0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_CS0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_CS0_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_CS1" address_offset="0x00FC" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_CS1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_CS1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_CS1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_CS1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_CS1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_CS1_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_OE" address_offset="0x0100" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_OE_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_OE_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_OE_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_OE_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_OE_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_OE_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_RW" address_offset="0x0104" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_RW_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_RW_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_RW_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_RW_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_RW_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_RW_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_RW_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_LBA" address_offset="0x0108" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_LBA_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_LBA_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_LBA_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_LBA_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_LBA_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_LBA_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_EB0" address_offset="0x010C" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_EB0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_EB1" address_offset="0x0110" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_EB1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_EB1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_EB1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_EB1_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_EB1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_EB1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_EB1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD00" address_offset="0x0114" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD00_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD00_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD00_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD00_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD00_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD00_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD00_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD01" address_offset="0x0118" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD01_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD01_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD01_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD01_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD01_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD01_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD01_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD01_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD02" address_offset="0x011C" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD02_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD02_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD02_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD02_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD02_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD02_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD02_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD02_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD03" address_offset="0x0120" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD03_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD03_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD03_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD03_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD03_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD03_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD03_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD03_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD04" address_offset="0x0124" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD04_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD04_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD04_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD04_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD04_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD04_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD04_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD04_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD05" address_offset="0x0128" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD05_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD05_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD05_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD05_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD05_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD05_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD05_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD05_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD06" address_offset="0x012C" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD06_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD06_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD06_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD06_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD06_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD06_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD06_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD06_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD07" address_offset="0x0130" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD07_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD07_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD07_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD07_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD07_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD07_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD07_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD08" address_offset="0x0134" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD08_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD08_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD08_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD08_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD08_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD08_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD08_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD09" address_offset="0x0138" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD09_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD09_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD09_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD09_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD09_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD09_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD09_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD10" address_offset="0x013C" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD10_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD10_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD10_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD10_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD10_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD10_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD10_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD11" address_offset="0x0140" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD11_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD12" address_offset="0x0144" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD12_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD13" address_offset="0x0148" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD13_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD14" address_offset="0x014C" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD14_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD14_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD14_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD14_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD14_ALT4" value="4"/>
          <muxFieldModeValue modeRef="EIM_AD14_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD14_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD14_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_AD15" address_offset="0x0150" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_AD15_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD15_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_AD15_ALT2" value="2"/>
          <muxFieldModeValue modeRef="EIM_AD15_ALT3" value="3"/>
          <muxFieldModeValue modeRef="EIM_AD15_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_AD15_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_AD15_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_WAIT" address_offset="0x0154" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_WAIT_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_WAIT_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_WAIT_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_WAIT_ALT6" value="6"/>
          <muxFieldModeValue modeRef="EIM_WAIT_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.EIM_BCLK" address_offset="0x0158" width="32" access="RW" reset_value="0x00000000">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="EIM_BCLK_ALT0" value="0"/>
          <muxFieldModeValue modeRef="EIM_BCLK_ALT1" value="1"/>
          <muxFieldModeValue modeRef="EIM_BCLK_ALT5" value="5"/>
          <muxFieldModeValue modeRef="EIM_BCLK_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DI0_DISP_CLK" address_offset="0x015C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DI0_DISP_CLK_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DI0_DISP_CLK_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DI0_DISP_CLK_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DI0_DISP_CLK_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DI0_DISP_CLK_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DI0_DISP_CLK_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DI0_PIN15" address_offset="0x0160" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DI0_PIN15_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DI0_PIN15_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DI0_PIN15_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DI0_PIN15_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DI0_PIN15_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DI0_PIN15_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DI0_PIN15_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DI0_PIN02" address_offset="0x0164" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DI0_PIN02_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DI0_PIN02_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DI0_PIN02_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DI0_PIN02_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DI0_PIN02_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DI0_PIN02_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DI0_PIN02_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DI0_PIN02_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DI0_PIN03" address_offset="0x0168" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DI0_PIN03_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DI0_PIN03_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DI0_PIN03_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DI0_PIN03_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DI0_PIN03_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DI0_PIN03_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DI0_PIN03_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DI0_PIN03_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DI0_PIN04" address_offset="0x016C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DI0_PIN04_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DI0_PIN04_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DI0_PIN04_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DI0_PIN04_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DI0_PIN04_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DI0_PIN04_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DI0_PIN04_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DI0_PIN04_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA00" address_offset="0x0170" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA00_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA00_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA00_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA00_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA00_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA00_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA00_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA01" address_offset="0x0174" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA01_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA02" address_offset="0x0178" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA02_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA03" address_offset="0x017C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA03_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA04" address_offset="0x0180" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA04_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA05" address_offset="0x0184" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA05_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA06" address_offset="0x0188" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA06_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA07" address_offset="0x018C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA07_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA08" address_offset="0x0190" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA08_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA09" address_offset="0x0194" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA09_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA10" address_offset="0x0198" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA10_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA10_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA10_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA10_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA10_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA10_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA10_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA11" address_offset="0x019C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA11_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA11_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA11_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA11_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA11_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA11_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA11_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA12" address_offset="0x01A0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA12_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA12_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA12_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA12_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA12_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA12_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA13" address_offset="0x01A4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA14" address_offset="0x01A8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA14_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA14_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA14_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA14_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA14_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA14_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA15" address_offset="0x01AC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA16" address_offset="0x01B0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA17" address_offset="0x01B4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA18" address_offset="0x01B8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA19" address_offset="0x01BC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA20" address_offset="0x01C0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA21" address_offset="0x01C4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA22" address_offset="0x01C8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.DISP0_DATA23" address_offset="0x01CC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT0" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT1" value="1"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT2" value="2"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT3" value="3"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT4" value="4"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT5" value="5"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT6" value="6"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_MDIO" address_offset="0x01D0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_MDIO_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_MDIO_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_MDIO_ALT3" value="3"/>
          <muxFieldModeValue modeRef="ENET_MDIO_ALT4" value="4"/>
          <muxFieldModeValue modeRef="ENET_MDIO_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_MDIO_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_REF_CLK" address_offset="0x01D4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_REF_CLK_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_REF_CLK_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_REF_CLK_ALT3" value="3"/>
          <muxFieldModeValue modeRef="ENET_REF_CLK_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_REF_CLK_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_REF_CLK_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_RX_ER" address_offset="0x01D8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT0" value="0"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT3" value="3"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT4" value="4"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_CRS_DV" address_offset="0x01DC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT3" value="3"/>
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_RX_DATA1" address_offset="0x01E0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_RX_DATA0" address_offset="0x01E4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_TX_EN" address_offset="0x01E8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_TX_EN_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_TX_EN_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_TX_EN_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_TX_EN_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_TX_EN_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_TX_DATA1" address_offset="0x01EC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_TX_DATA0" address_offset="0x01F0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_TX_DATA0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_TX_DATA0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.ENET_MDC" address_offset="0x01F4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="ENET_MDC_ALT0" value="0"/>
          <muxFieldModeValue modeRef="ENET_MDC_ALT1" value="1"/>
          <muxFieldModeValue modeRef="ENET_MDC_ALT2" value="2"/>
          <muxFieldModeValue modeRef="ENET_MDC_ALT4" value="4"/>
          <muxFieldModeValue modeRef="ENET_MDC_ALT5" value="5"/>
          <muxFieldModeValue modeRef="ENET_MDC_ALT6" value="6"/>
          <muxFieldModeValue modeRef="ENET_MDC_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_COL0" address_offset="0x01F8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_COL0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_ROW0" address_offset="0x01FC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_ROW0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_COL1" address_offset="0x0200" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_COL1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_ROW1" address_offset="0x0204" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_ROW1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_COL2" address_offset="0x0208" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_COL2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_ROW2" address_offset="0x020C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_ROW2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_COL3" address_offset="0x0210" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_COL3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_ROW3" address_offset="0x0214" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_ROW3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_COL4" address_offset="0x0218" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_COL4_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.KEY_ROW4" address_offset="0x021C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="KEY_ROW4_ALT0" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT1" value="1"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT2" value="2"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT3" value="3"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT4" value="4"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT5" value="5"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT6" value="6"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO00" address_offset="0x0220" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO00_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO00_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO00_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO00_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO00_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO00_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO00_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO01" address_offset="0x0224" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO01_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO01_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO01_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO01_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO01_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO01_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO01_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO01_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO09" address_offset="0x0228" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO09_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO09_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO09_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO09_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO09_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO09_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO09_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO09_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO03" address_offset="0x022C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO03_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO03_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO03_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO03_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO03_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO03_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO03_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO03_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO06" address_offset="0x0230" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO06_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO06_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO06_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO06_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO06_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO06_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO06_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO06_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO02" address_offset="0x0234" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO02_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO02_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO02_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO02_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO02_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO02_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO02_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO02_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO04" address_offset="0x0238" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO04_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO04_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO04_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO04_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO04_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO04_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO04_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO04_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO05" address_offset="0x023C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO05_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO05_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO05_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO05_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO05_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO05_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO05_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO05_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO07" address_offset="0x0240" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO07_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO07_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO07_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO07_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO07_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO07_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO07_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO07_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO08" address_offset="0x0244" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO08_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO08_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO08_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO08_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO08_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO08_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO08_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO08_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO16" address_offset="0x0248" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO16_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO16_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO16_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO16_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO16_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO16_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO16_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO16_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO17" address_offset="0x024C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO17_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO17_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO17_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO17_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO17_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO17_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO17_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO18" address_offset="0x0250" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO18_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO18_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO18_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO18_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO18_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO18_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO18_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO18_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.GPIO19" address_offset="0x0254" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="GPIO19_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO19_ALT1" value="1"/>
          <muxFieldModeValue modeRef="GPIO19_ALT2" value="2"/>
          <muxFieldModeValue modeRef="GPIO19_ALT3" value="3"/>
          <muxFieldModeValue modeRef="GPIO19_ALT4" value="4"/>
          <muxFieldModeValue modeRef="GPIO19_ALT5" value="5"/>
          <muxFieldModeValue modeRef="GPIO19_ALT6" value="6"/>
          <muxFieldModeValue modeRef="GPIO19_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_PIXCLK" address_offset="0x0258" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_PIXCLK_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_PIXCLK_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_PIXCLK_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_PIXCLK_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_PIXCLK_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_PIXCLK_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_HSYNC" address_offset="0x025C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_HSYNC_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_HSYNC_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_HSYNC_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_HSYNC_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_HSYNC_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_HSYNC_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_HSYNC_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA_EN" address_offset="0x0260" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA_EN_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA_EN_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA_EN_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA_EN_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA_EN_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA_EN_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA_EN_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_VSYNC" address_offset="0x0264" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_VSYNC_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_VSYNC_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_VSYNC_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_VSYNC_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_VSYNC_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_VSYNC_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_VSYNC_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA04" address_offset="0x0268" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA05" address_offset="0x026C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA06" address_offset="0x0270" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA07" address_offset="0x0274" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA08" address_offset="0x0278" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA09" address_offset="0x027C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA10" address_offset="0x0280" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA11" address_offset="0x0284" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA12" address_offset="0x0288" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA13" address_offset="0x028C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA14" address_offset="0x0290" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA15" address_offset="0x0294" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA16" address_offset="0x0298" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA17" address_offset="0x029C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA18" address_offset="0x02A0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.CSI0_DATA19" address_offset="0x02A4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT0" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT1" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT2" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT3" value="3"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT4" value="4"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT5" value="5"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT6" value="6"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA7" address_offset="0x02A8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA7_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA6" address_offset="0x02AC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA6_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA5" address_offset="0x02B0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA5_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA4" address_offset="0x02B4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA4_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_CMD" address_offset="0x02B8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_CMD_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_CLK" address_offset="0x02BC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_CLK_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA0" address_offset="0x02C0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA1" address_offset="0x02C4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA2" address_offset="0x02C8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA2_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA2_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA2_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_DATA3" address_offset="0x02CC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_DATA3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD3_RESET" address_offset="0x02D0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD3_RESET_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_CLE" address_offset="0x02D4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_CLE_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_CLE_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_CLE_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_CLE_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_CLE_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_CLE_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_CLE_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_CLE_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_ALE" address_offset="0x02D8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_ALE_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_ALE_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_ALE_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_ALE_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_ALE_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_ALE_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_ALE_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_ALE_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_WP_B" address_offset="0x02DC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_WP_B_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_WP_B_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_WP_B_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_WP_B_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_WP_B_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_WP_B_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_WP_B_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_WP_B_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_READY" address_offset="0x02E0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_READY_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_READY_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_READY_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_READY_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_READY_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_READY_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_READY_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_READY_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_CS0_B" address_offset="0x02E4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_CS0_B_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_CS0_B_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_CS0_B_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_CS0_B_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_CS0_B_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_CS1_B" address_offset="0x02E8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_CS1_B_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_CS1_B_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_CS1_B_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_CS1_B_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_CS1_B_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_CS1_B_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_CS2_B" address_offset="0x02EC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT6" value="6"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_CS3_B" address_offset="0x02F0" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_CMD" address_offset="0x02F4" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_CMD_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_CMD_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_CMD_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_CMD_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_CMD_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_CMD_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_CLK" address_offset="0x02F8" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_CLK_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_CLK_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_CLK_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_CLK_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_CLK_ALT5" value="5"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA00" address_offset="0x02FC" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA00_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA00_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA00_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA00_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA00_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA00_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA00_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA00_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA01" address_offset="0x0300" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA01_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA01_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA01_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA01_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA01_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA01_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA01_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA01_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA02" address_offset="0x0304" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA02_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA02_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA02_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA02_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA02_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA02_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA02_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA02_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA03" address_offset="0x0308" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA03_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA03_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA03_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA03_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA03_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA03_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA03_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA03_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA04" address_offset="0x030C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA04_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA04_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA04_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA04_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA04_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA04_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA04_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA04_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA05" address_offset="0x0310" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA05_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA05_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA05_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA05_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA05_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA05_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA05_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA05_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA06" address_offset="0x0314" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA06_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA06_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA06_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA06_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA06_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA06_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA06_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA06_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.NAND_DATA07" address_offset="0x0318" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="NAND_DATA07_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_DATA07_ALT1" value="1"/>
          <muxFieldModeValue modeRef="NAND_DATA07_ALT2" value="2"/>
          <muxFieldModeValue modeRef="NAND_DATA07_ALT3" value="3"/>
          <muxFieldModeValue modeRef="NAND_DATA07_ALT4" value="4"/>
          <muxFieldModeValue modeRef="NAND_DATA07_ALT5" value="5"/>
          <muxFieldModeValue modeRef="NAND_DATA07_ALT6" value="6"/>
          <muxFieldModeValue modeRef="NAND_DATA07_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA0" address_offset="0x031C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_DATA0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA1" address_offset="0x0320" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_DATA1_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA2" address_offset="0x0324" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA2_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_DATA2_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA2_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA3" address_offset="0x0328" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA3_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA3_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA3_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA3_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA4" address_offset="0x032C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA4_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA5" address_offset="0x0330" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA5_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA6" address_offset="0x0334" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA6_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD4_DATA7" address_offset="0x0338" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD4_DATA7_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD1_DATA1" address_offset="0x033C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD1_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD1_DATA0" address_offset="0x0340" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD1_DATA0_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD1_DATA3" address_offset="0x0344" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD1_DATA3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD1_DATA3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD1_DATA3_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD1_DATA3_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD1_DATA3_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD1_DATA3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD1_DATA3_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD1_DATA3_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD1_CMD" address_offset="0x0348" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD1_CMD_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD1_CMD_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD1_CMD_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD1_CMD_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD1_CMD_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD1_CMD_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD1_DATA2" address_offset="0x034C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD1_DATA2_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD1_CLK" address_offset="0x0350" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD1_CLK_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD1_CLK_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD1_CLK_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD1_CLK_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD1_CLK_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD1_CLK_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD1_CLK_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD2_CLK" address_offset="0x0354" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD2_CLK_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD2_CMD" address_offset="0x0358" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD2_CMD_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT5" value="5"/>
        </muxFieldRef>
      </muxRegister>
      <muxRegister padNetRef="padNet.SD2_DATA3" address_offset="0x035C" width="32" access="RW" reset_value="0x00000005">
        <reservedFieldRef name="RESERVED5" offset="5" width="27"/>
        <muxFieldRef ref="SION"/>
        <reservedFieldRef name="RESERVED3" offset="3" width="1"/>
        <muxFieldRef ref="MUX_MODE">
          <muxFieldModeValue modeRef="SD2_DATA3_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT1" value="1"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT3" value="3"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT4" value="4"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT5" value="5"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT6" value="6"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT7" value="7"/>
        </muxFieldRef>
      </muxRegister>
      <padRegister padNetRef="padNet.SD2_DATA1" address_offset="0x0360" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD2_DATA2" address_offset="0x0364" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD2_DATA0" address_offset="0x0368" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_TXC" address_offset="0x036C" width="32" access="RW" reset_value="0x013030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_TD0" address_offset="0x0370" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_TD1" address_offset="0x0374" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_TD2" address_offset="0x0378" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_TD3" address_offset="0x037C" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_RX_CTL" address_offset="0x0380" width="32" access="RW" reset_value="0x013030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_RD0" address_offset="0x0384" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_TX_CTL" address_offset="0x0388" width="32" access="RW" reset_value="0x013030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_RD1" address_offset="0x038C" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_RD2" address_offset="0x0390" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_RD3" address_offset="0x0394" width="32" access="RW" reset_value="0x01B030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.RGMII_RXC" address_offset="0x0398" width="32" access="RW" reset_value="0x013030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII"/>
        <reservedFieldRef name="RESERVED17" offset="17" width="1"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR25" address_offset="0x039C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_EB2" address_offset="0x03A0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA16" address_offset="0x03A4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA17" address_offset="0x03A8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA18" address_offset="0x03AC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA19" address_offset="0x03B0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA20" address_offset="0x03B4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA21" address_offset="0x03B8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA22" address_offset="0x03BC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA23" address_offset="0x03C0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_EB3" address_offset="0x03C4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA24" address_offset="0x03C8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA25" address_offset="0x03CC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA26" address_offset="0x03D0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA27" address_offset="0x03D4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA28" address_offset="0x03D8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA29" address_offset="0x03DC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA30" address_offset="0x03E0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_DATA31" address_offset="0x03E4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR24" address_offset="0x03E8" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR23" address_offset="0x03EC" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR22" address_offset="0x03F0" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR21" address_offset="0x03F4" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR20" address_offset="0x03F8" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR19" address_offset="0x03FC" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR18" address_offset="0x0400" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR17" address_offset="0x0404" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_ADDR16" address_offset="0x0408" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_CS0" address_offset="0x040C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_CS1" address_offset="0x0410" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_OE" address_offset="0x0414" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_RW" address_offset="0x0418" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_LBA" address_offset="0x041C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_EB0" address_offset="0x0420" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_EB1" address_offset="0x0424" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD00" address_offset="0x0428" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD01" address_offset="0x042C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD02" address_offset="0x0430" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD03" address_offset="0x0434" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD04" address_offset="0x0438" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD05" address_offset="0x043C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD06" address_offset="0x0440" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD07" address_offset="0x0444" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD08" address_offset="0x0448" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD09" address_offset="0x044C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD10" address_offset="0x0450" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD11" address_offset="0x0454" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD12" address_offset="0x0458" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD13" address_offset="0x045C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD14" address_offset="0x0460" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_AD15" address_offset="0x0464" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_WAIT" address_offset="0x0468" width="32" access="RW" reset_value="0x0B060">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.EIM_BCLK" address_offset="0x046C" width="32" access="RW" reset_value="0x0B0B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DI0_DISP_CLK" address_offset="0x0470" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DI0_PIN15" address_offset="0x0474" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DI0_PIN02" address_offset="0x0478" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DI0_PIN03" address_offset="0x047C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DI0_PIN04" address_offset="0x0480" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA00" address_offset="0x0484" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA01" address_offset="0x0488" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA02" address_offset="0x048C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA03" address_offset="0x0490" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA04" address_offset="0x0494" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA05" address_offset="0x0498" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA06" address_offset="0x049C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA07" address_offset="0x04A0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA08" address_offset="0x04A4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA09" address_offset="0x04A8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA10" address_offset="0x04AC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA11" address_offset="0x04B0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA12" address_offset="0x04B4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA13" address_offset="0x04B8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA14" address_offset="0x04BC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA15" address_offset="0x04C0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA16" address_offset="0x04C4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA17" address_offset="0x04C8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA18" address_offset="0x04CC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA19" address_offset="0x04D0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA20" address_offset="0x04D4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA21" address_offset="0x04D8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA22" address_offset="0x04DC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DISP0_DATA23" address_offset="0x04E0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_MDIO" address_offset="0x04E4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_REF_CLK" address_offset="0x04E8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_RX_ER" address_offset="0x04EC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_CRS_DV" address_offset="0x04F0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_RX_DATA1" address_offset="0x04F4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_RX_DATA0" address_offset="0x04F8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_TX_EN" address_offset="0x04FC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_TX_DATA1" address_offset="0x0500" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_TX_DATA0" address_offset="0x0504" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.ENET_MDC" address_offset="0x0508" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS5_P" address_offset="0x050C" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM5" address_offset="0x0510" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM4" address_offset="0x0514" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS4_P" address_offset="0x0518" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS3_P" address_offset="0x051C" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM3" address_offset="0x0520" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS2_P" address_offset="0x0524" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM2" address_offset="0x0528" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR00" address_offset="0x052C" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR01" address_offset="0x0530" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR02" address_offset="0x0534" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR03" address_offset="0x0538" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR04" address_offset="0x053C" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR05" address_offset="0x0540" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR06" address_offset="0x0544" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR07" address_offset="0x0548" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR08" address_offset="0x054C" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR09" address_offset="0x0550" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR10" address_offset="0x0554" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR11" address_offset="0x0558" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR12" address_offset="0x055C" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR13" address_offset="0x0560" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR14" address_offset="0x0564" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ADDR15" address_offset="0x0568" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_CAS" address_offset="0x056C" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_CS0" address_offset="0x0570" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_CTLDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_CS1" address_offset="0x0574" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_CTLDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_RAS" address_offset="0x0578" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_RESET" address_offset="0x057C" width="32" access="RW" reset_value="0x083030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDBA0" address_offset="0x0580" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDBA1" address_offset="0x0584" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_ADDDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDCLK0_P" address_offset="0x0588" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDBA2" address_offset="0x058C" width="32" access="RW" reset_value="0x0B000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_CTLDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDCKE0" address_offset="0x0590" width="32" access="RW" reset_value="0x03000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_CTLDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDCLK1_P" address_offset="0x0594" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDCKE1" address_offset="0x0598" width="32" access="RW" reset_value="0x03000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_CTLDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ODT0" address_offset="0x059C" width="32" access="RW" reset_value="0x03030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_ODT1" address_offset="0x05A0" width="32" access="RW" reset_value="0x03030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDWE" address_offset="0x05A4" width="32" access="RW" reset_value="0x08000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_CTLDS"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS0_P" address_offset="0x05A8" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM0" address_offset="0x05AC" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS1_P" address_offset="0x05B0" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM1" address_offset="0x05B4" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS6_P" address_offset="0x05B8" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM6" address_offset="0x05BC" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_SDQS7_P" address_offset="0x05C0" width="32" access="RW" reset_value="0x02030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL"/>
        <padFieldRef ref="HYS" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRHYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.DRAM_DQM7" address_offset="0x05C4" width="32" access="RW" reset_value="0x08030">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE"/>
        <padFieldRef ref="DDR_INPUT"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPK"/>
        <padFieldRef ref="PKE" access="RO" group="IOMUXC_SW_PAD_CTL_GRP_DDRPKE"/>
        <reservedFieldRef name="RESERVED11" offset="11" width="1"/>
        <padFieldRef ref="ODT"/>
        <reservedFieldRef name="RESERVED6" offset="6" width="2"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED0" offset="0" width="3"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_COL0" address_offset="0x05C8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_ROW0" address_offset="0x05CC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_COL1" address_offset="0x05D0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_ROW1" address_offset="0x05D4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_COL2" address_offset="0x05D8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_ROW2" address_offset="0x05DC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_COL3" address_offset="0x05E0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_ROW3" address_offset="0x05E4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_COL4" address_offset="0x05E8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.KEY_ROW4" address_offset="0x05EC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO00" address_offset="0x05F0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO01" address_offset="0x05F4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO09" address_offset="0x05F8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO03" address_offset="0x05FC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO06" address_offset="0x0600" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO02" address_offset="0x0604" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO04" address_offset="0x0608" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO05" address_offset="0x060C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO07" address_offset="0x0610" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO08" address_offset="0x0614" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO16" address_offset="0x0618" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO17" address_offset="0x061C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO18" address_offset="0x0620" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.GPIO19" address_offset="0x0624" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_PIXCLK" address_offset="0x0628" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_HSYNC" address_offset="0x062C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA_EN" address_offset="0x0630" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_VSYNC" address_offset="0x0634" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA04" address_offset="0x0638" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA05" address_offset="0x063C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA06" address_offset="0x0640" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA07" address_offset="0x0644" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA08" address_offset="0x0648" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA09" address_offset="0x064C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA10" address_offset="0x0650" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA11" address_offset="0x0654" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA12" address_offset="0x0658" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA13" address_offset="0x065C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA14" address_offset="0x0660" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA15" address_offset="0x0664" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA16" address_offset="0x0668" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA17" address_offset="0x066C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA18" address_offset="0x0670" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.CSI0_DATA19" address_offset="0x0674" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.JTAG_TMS" address_offset="0x0678" width="32" access="RW" reset_value="0x07060">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE" access="RO" group="FIXED"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE" access="RO" group="FIXED"/>
      </padRegister>
      <padRegister padNetRef="padNet.JTAG_MOD" address_offset="0x067C" width="32" access="RW" reset_value="0x0B060">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE" access="RO" group="FIXED"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE" access="RO" group="FIXED"/>
      </padRegister>
      <padRegister padNetRef="padNet.JTAG_TRSTB" address_offset="0x0680" width="32" access="RW" reset_value="0x07060">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE" access="RO" group="FIXED"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE" access="RO" group="FIXED"/>
      </padRegister>
      <padRegister padNetRef="padNet.JTAG_TDI" address_offset="0x0684" width="32" access="RW" reset_value="0x07060">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE" access="RO" group="FIXED"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE" access="RO" group="FIXED"/>
      </padRegister>
      <padRegister padNetRef="padNet.JTAG_TCK" address_offset="0x0688" width="32" access="RW" reset_value="0x07060">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE" access="RO" group="FIXED"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE" access="RO" group="FIXED"/>
      </padRegister>
      <padRegister padNetRef="padNet.JTAG_TDO" address_offset="0x068C" width="32" access="RW" reset_value="0x090B1">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUS" access="RO" group="FIXED"/>
        <padFieldRef ref="PUE" access="RO" group="FIXED"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED" access="RO" group="FIXED"/>
        <padFieldRef ref="DSE" access="RO" group="FIXED"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE" access="RO" group="FIXED"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA7" address_offset="0x0690" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA6" address_offset="0x0694" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA5" address_offset="0x0698" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA4" address_offset="0x069C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_CMD" address_offset="0x06A0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_CLK" address_offset="0x06A4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA0" address_offset="0x06A8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA1" address_offset="0x06AC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA2" address_offset="0x06B0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_DATA3" address_offset="0x06B4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD3_RESET" address_offset="0x06B8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_CLE" address_offset="0x06BC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_ALE" address_offset="0x06C0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_WP_B" address_offset="0x06C4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_READY" address_offset="0x06C8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_CS0_B" address_offset="0x06CC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_CS1_B" address_offset="0x06D0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_CS2_B" address_offset="0x06D4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_CS3_B" address_offset="0x06D8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_CMD" address_offset="0x06DC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_CLK" address_offset="0x06E0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA00" address_offset="0x06E4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA01" address_offset="0x06E8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA02" address_offset="0x06EC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA03" address_offset="0x06F0" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA04" address_offset="0x06F4" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA05" address_offset="0x06F8" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA06" address_offset="0x06FC" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.NAND_DATA07" address_offset="0x0700" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA0" address_offset="0x0704" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA1" address_offset="0x0708" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA2" address_offset="0x070C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA3" address_offset="0x0710" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA4" address_offset="0x0714" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA5" address_offset="0x0718" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA6" address_offset="0x071C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD4_DATA7" address_offset="0x0720" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD1_DATA1" address_offset="0x0724" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD1_DATA0" address_offset="0x0728" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD1_DATA3" address_offset="0x072C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD1_CMD" address_offset="0x0730" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD1_DATA2" address_offset="0x0734" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD1_CLK" address_offset="0x0738" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD2_CLK" address_offset="0x073C" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD2_CMD" address_offset="0x0740" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <padRegister padNetRef="padNet.SD2_DATA3" address_offset="0x0744" width="32" access="RW" reset_value="0x01B0B0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS"/>
        <padFieldRef ref="PUS"/>
        <padFieldRef ref="PUE"/>
        <padFieldRef ref="PKE"/>
        <padFieldRef ref="ODE"/>
        <reservedFieldRef name="RESERVED8" offset="8" width="3"/>
        <padFieldRef ref="SPEED"/>
        <padFieldRef ref="DSE"/>
        <reservedFieldRef name="RESERVED1" offset="1" width="2"/>
        <padFieldRef ref="SRE"/>
      </padRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B7DS" group="B7DS" address_offset="0x0748" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA56"/>
          <padNetRef ref="padNet.DRAM_DATA57"/>
          <padNetRef ref="padNet.DRAM_DATA58"/>
          <padNetRef ref="padNet.DRAM_DATA59"/>
          <padNetRef ref="padNet.DRAM_DATA60"/>
          <padNetRef ref="padNet.DRAM_DATA61"/>
          <padNetRef ref="padNet.DRAM_DATA62"/>
          <padNetRef ref="padNet.DRAM_DATA63"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_ADDDS" group="ADDDS" address_offset="0x074C" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_ADDR00"/>
          <padNetRef ref="padNet.DRAM_ADDR01"/>
          <padNetRef ref="padNet.DRAM_ADDR10"/>
          <padNetRef ref="padNet.DRAM_ADDR11"/>
          <padNetRef ref="padNet.DRAM_ADDR12"/>
          <padNetRef ref="padNet.DRAM_ADDR13"/>
          <padNetRef ref="padNet.DRAM_ADDR14"/>
          <padNetRef ref="padNet.DRAM_ADDR15"/>
          <padNetRef ref="padNet.DRAM_ADDR02"/>
          <padNetRef ref="padNet.DRAM_ADDR03"/>
          <padNetRef ref="padNet.DRAM_ADDR04"/>
          <padNetRef ref="padNet.DRAM_ADDR05"/>
          <padNetRef ref="padNet.DRAM_ADDR06"/>
          <padNetRef ref="padNet.DRAM_ADDR07"/>
          <padNetRef ref="padNet.DRAM_ADDR08"/>
          <padNetRef ref="padNet.DRAM_ADDR09"/>
          <padNetRef ref="padNet.DRAM_SDBA0"/>
          <padNetRef ref="padNet.DRAM_SDBA1"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL" group="DDRMODE_CTL" address_offset="0x0750" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED18" offset="18" width="14"/>
        <padFieldRef ref="DDR_INPUT">
          <padNetRef ref="padNet.DRAM_SDQS0_P"/>
          <padNetRef ref="padNet.DRAM_SDQS1_P"/>
          <padNetRef ref="padNet.DRAM_SDQS2_P"/>
          <padNetRef ref="padNet.DRAM_SDQS3_P"/>
          <padNetRef ref="padNet.DRAM_SDQS4_P"/>
          <padNetRef ref="padNet.DRAM_SDQS5_P"/>
          <padNetRef ref="padNet.DRAM_SDQS6_P"/>
          <padNetRef ref="padNet.DRAM_SDQS7_P"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED17" offset="0" width="17"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0" group="TERM_CTL0" address_offset="0x0754" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA00"/>
          <padNetRef ref="padNet.DRAM_DATA01"/>
          <padNetRef ref="padNet.DRAM_DATA02"/>
          <padNetRef ref="padNet.DRAM_DATA03"/>
          <padNetRef ref="padNet.DRAM_DATA04"/>
          <padNetRef ref="padNet.DRAM_DATA05"/>
          <padNetRef ref="padNet.DRAM_DATA06"/>
          <padNetRef ref="padNet.DRAM_DATA07"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE" group="DDRPKE" address_offset="0x0758" width="32" access="RW" reset_value="0x01000">
        <reservedFieldRef name="RESERVED13" offset="13" width="19"/>
        <padFieldRef ref="PKE">
          <padNetRef ref="padNet.DRAM_ADDR00"/>
          <padNetRef ref="padNet.DRAM_ADDR01"/>
          <padNetRef ref="padNet.DRAM_ADDR10"/>
          <padNetRef ref="padNet.DRAM_ADDR11"/>
          <padNetRef ref="padNet.DRAM_ADDR12"/>
          <padNetRef ref="padNet.DRAM_ADDR13"/>
          <padNetRef ref="padNet.DRAM_ADDR14"/>
          <padNetRef ref="padNet.DRAM_ADDR15"/>
          <padNetRef ref="padNet.DRAM_ADDR02"/>
          <padNetRef ref="padNet.DRAM_ADDR03"/>
          <padNetRef ref="padNet.DRAM_ADDR04"/>
          <padNetRef ref="padNet.DRAM_ADDR05"/>
          <padNetRef ref="padNet.DRAM_ADDR06"/>
          <padNetRef ref="padNet.DRAM_ADDR07"/>
          <padNetRef ref="padNet.DRAM_ADDR08"/>
          <padNetRef ref="padNet.DRAM_ADDR09"/>
          <padNetRef ref="padNet.DRAM_CAS"/>
          <padNetRef ref="padNet.DRAM_CS0"/>
          <padNetRef ref="padNet.DRAM_CS1"/>
          <padNetRef ref="padNet.DRAM_DATA00"/>
          <padNetRef ref="padNet.DRAM_DATA01"/>
          <padNetRef ref="padNet.DRAM_DATA10"/>
          <padNetRef ref="padNet.DRAM_DATA11"/>
          <padNetRef ref="padNet.DRAM_DATA12"/>
          <padNetRef ref="padNet.DRAM_DATA13"/>
          <padNetRef ref="padNet.DRAM_DATA14"/>
          <padNetRef ref="padNet.DRAM_DATA15"/>
          <padNetRef ref="padNet.DRAM_DATA16"/>
          <padNetRef ref="padNet.DRAM_DATA17"/>
          <padNetRef ref="padNet.DRAM_DATA18"/>
          <padNetRef ref="padNet.DRAM_DATA19"/>
          <padNetRef ref="padNet.DRAM_DATA02"/>
          <padNetRef ref="padNet.DRAM_DATA20"/>
          <padNetRef ref="padNet.DRAM_DATA21"/>
          <padNetRef ref="padNet.DRAM_DATA22"/>
          <padNetRef ref="padNet.DRAM_DATA23"/>
          <padNetRef ref="padNet.DRAM_DATA24"/>
          <padNetRef ref="padNet.DRAM_DATA25"/>
          <padNetRef ref="padNet.DRAM_DATA26"/>
          <padNetRef ref="padNet.DRAM_DATA27"/>
          <padNetRef ref="padNet.DRAM_DATA28"/>
          <padNetRef ref="padNet.DRAM_DATA29"/>
          <padNetRef ref="padNet.DRAM_DATA03"/>
          <padNetRef ref="padNet.DRAM_DATA30"/>
          <padNetRef ref="padNet.DRAM_DATA31"/>
          <padNetRef ref="padNet.DRAM_DATA32"/>
          <padNetRef ref="padNet.DRAM_DATA33"/>
          <padNetRef ref="padNet.DRAM_DATA34"/>
          <padNetRef ref="padNet.DRAM_DATA35"/>
          <padNetRef ref="padNet.DRAM_DATA36"/>
          <padNetRef ref="padNet.DRAM_DATA37"/>
          <padNetRef ref="padNet.DRAM_DATA38"/>
          <padNetRef ref="padNet.DRAM_DATA39"/>
          <padNetRef ref="padNet.DRAM_DATA04"/>
          <padNetRef ref="padNet.DRAM_DATA40"/>
          <padNetRef ref="padNet.DRAM_DATA41"/>
          <padNetRef ref="padNet.DRAM_DATA42"/>
          <padNetRef ref="padNet.DRAM_DATA43"/>
          <padNetRef ref="padNet.DRAM_DATA44"/>
          <padNetRef ref="padNet.DRAM_DATA45"/>
          <padNetRef ref="padNet.DRAM_DATA46"/>
          <padNetRef ref="padNet.DRAM_DATA47"/>
          <padNetRef ref="padNet.DRAM_DATA48"/>
          <padNetRef ref="padNet.DRAM_DATA49"/>
          <padNetRef ref="padNet.DRAM_DATA05"/>
          <padNetRef ref="padNet.DRAM_DATA50"/>
          <padNetRef ref="padNet.DRAM_DATA51"/>
          <padNetRef ref="padNet.DRAM_DATA52"/>
          <padNetRef ref="padNet.DRAM_DATA53"/>
          <padNetRef ref="padNet.DRAM_DATA54"/>
          <padNetRef ref="padNet.DRAM_DATA55"/>
          <padNetRef ref="padNet.DRAM_DATA56"/>
          <padNetRef ref="padNet.DRAM_DATA57"/>
          <padNetRef ref="padNet.DRAM_DATA58"/>
          <padNetRef ref="padNet.DRAM_DATA59"/>
          <padNetRef ref="padNet.DRAM_DATA06"/>
          <padNetRef ref="padNet.DRAM_DATA60"/>
          <padNetRef ref="padNet.DRAM_DATA61"/>
          <padNetRef ref="padNet.DRAM_DATA62"/>
          <padNetRef ref="padNet.DRAM_DATA63"/>
          <padNetRef ref="padNet.DRAM_DATA07"/>
          <padNetRef ref="padNet.DRAM_DATA08"/>
          <padNetRef ref="padNet.DRAM_DATA09"/>
          <padNetRef ref="padNet.DRAM_DQM0"/>
          <padNetRef ref="padNet.DRAM_DQM1"/>
          <padNetRef ref="padNet.DRAM_DQM2"/>
          <padNetRef ref="padNet.DRAM_DQM3"/>
          <padNetRef ref="padNet.DRAM_DQM4"/>
          <padNetRef ref="padNet.DRAM_DQM5"/>
          <padNetRef ref="padNet.DRAM_DQM6"/>
          <padNetRef ref="padNet.DRAM_DQM7"/>
          <padNetRef ref="padNet.DRAM_RAS"/>
          <padNetRef ref="padNet.DRAM_SDBA0"/>
          <padNetRef ref="padNet.DRAM_SDBA1"/>
          <padNetRef ref="padNet.DRAM_SDCLK0_P"/>
          <padNetRef ref="padNet.DRAM_SDCLK1_P"/>
          <padNetRef ref="padNet.DRAM_SDWE"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED12" offset="0" width="12"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1" group="TERM_CTL1" address_offset="0x075C" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA10"/>
          <padNetRef ref="padNet.DRAM_DATA11"/>
          <padNetRef ref="padNet.DRAM_DATA12"/>
          <padNetRef ref="padNet.DRAM_DATA13"/>
          <padNetRef ref="padNet.DRAM_DATA14"/>
          <padNetRef ref="padNet.DRAM_DATA15"/>
          <padNetRef ref="padNet.DRAM_DATA08"/>
          <padNetRef ref="padNet.DRAM_DATA09"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2" group="TERM_CTL2" address_offset="0x0760" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA16"/>
          <padNetRef ref="padNet.DRAM_DATA17"/>
          <padNetRef ref="padNet.DRAM_DATA18"/>
          <padNetRef ref="padNet.DRAM_DATA19"/>
          <padNetRef ref="padNet.DRAM_DATA20"/>
          <padNetRef ref="padNet.DRAM_DATA21"/>
          <padNetRef ref="padNet.DRAM_DATA22"/>
          <padNetRef ref="padNet.DRAM_DATA23"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3" group="TERM_CTL3" address_offset="0x0764" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA24"/>
          <padNetRef ref="padNet.DRAM_DATA25"/>
          <padNetRef ref="padNet.DRAM_DATA26"/>
          <padNetRef ref="padNet.DRAM_DATA27"/>
          <padNetRef ref="padNet.DRAM_DATA28"/>
          <padNetRef ref="padNet.DRAM_DATA29"/>
          <padNetRef ref="padNet.DRAM_DATA30"/>
          <padNetRef ref="padNet.DRAM_DATA31"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_DDRPK" group="DDRPK" address_offset="0x0768" width="32" access="RW" reset_value="0x02000">
        <reservedFieldRef name="RESERVED14" offset="14" width="18"/>
        <padFieldRef ref="PUE">
          <padNetRef ref="padNet.DRAM_ADDR00"/>
          <padNetRef ref="padNet.DRAM_ADDR01"/>
          <padNetRef ref="padNet.DRAM_ADDR10"/>
          <padNetRef ref="padNet.DRAM_ADDR11"/>
          <padNetRef ref="padNet.DRAM_ADDR12"/>
          <padNetRef ref="padNet.DRAM_ADDR13"/>
          <padNetRef ref="padNet.DRAM_ADDR14"/>
          <padNetRef ref="padNet.DRAM_ADDR15"/>
          <padNetRef ref="padNet.DRAM_ADDR02"/>
          <padNetRef ref="padNet.DRAM_ADDR03"/>
          <padNetRef ref="padNet.DRAM_ADDR04"/>
          <padNetRef ref="padNet.DRAM_ADDR05"/>
          <padNetRef ref="padNet.DRAM_ADDR06"/>
          <padNetRef ref="padNet.DRAM_ADDR07"/>
          <padNetRef ref="padNet.DRAM_ADDR08"/>
          <padNetRef ref="padNet.DRAM_ADDR09"/>
          <padNetRef ref="padNet.DRAM_CAS"/>
          <padNetRef ref="padNet.DRAM_CS0"/>
          <padNetRef ref="padNet.DRAM_CS1"/>
          <padNetRef ref="padNet.DRAM_DATA00"/>
          <padNetRef ref="padNet.DRAM_DATA01"/>
          <padNetRef ref="padNet.DRAM_DATA10"/>
          <padNetRef ref="padNet.DRAM_DATA11"/>
          <padNetRef ref="padNet.DRAM_DATA12"/>
          <padNetRef ref="padNet.DRAM_DATA13"/>
          <padNetRef ref="padNet.DRAM_DATA14"/>
          <padNetRef ref="padNet.DRAM_DATA15"/>
          <padNetRef ref="padNet.DRAM_DATA16"/>
          <padNetRef ref="padNet.DRAM_DATA17"/>
          <padNetRef ref="padNet.DRAM_DATA18"/>
          <padNetRef ref="padNet.DRAM_DATA19"/>
          <padNetRef ref="padNet.DRAM_DATA02"/>
          <padNetRef ref="padNet.DRAM_DATA20"/>
          <padNetRef ref="padNet.DRAM_DATA21"/>
          <padNetRef ref="padNet.DRAM_DATA22"/>
          <padNetRef ref="padNet.DRAM_DATA23"/>
          <padNetRef ref="padNet.DRAM_DATA24"/>
          <padNetRef ref="padNet.DRAM_DATA25"/>
          <padNetRef ref="padNet.DRAM_DATA26"/>
          <padNetRef ref="padNet.DRAM_DATA27"/>
          <padNetRef ref="padNet.DRAM_DATA28"/>
          <padNetRef ref="padNet.DRAM_DATA29"/>
          <padNetRef ref="padNet.DRAM_DATA03"/>
          <padNetRef ref="padNet.DRAM_DATA30"/>
          <padNetRef ref="padNet.DRAM_DATA31"/>
          <padNetRef ref="padNet.DRAM_DATA32"/>
          <padNetRef ref="padNet.DRAM_DATA33"/>
          <padNetRef ref="padNet.DRAM_DATA34"/>
          <padNetRef ref="padNet.DRAM_DATA35"/>
          <padNetRef ref="padNet.DRAM_DATA36"/>
          <padNetRef ref="padNet.DRAM_DATA37"/>
          <padNetRef ref="padNet.DRAM_DATA38"/>
          <padNetRef ref="padNet.DRAM_DATA39"/>
          <padNetRef ref="padNet.DRAM_DATA04"/>
          <padNetRef ref="padNet.DRAM_DATA40"/>
          <padNetRef ref="padNet.DRAM_DATA41"/>
          <padNetRef ref="padNet.DRAM_DATA42"/>
          <padNetRef ref="padNet.DRAM_DATA43"/>
          <padNetRef ref="padNet.DRAM_DATA44"/>
          <padNetRef ref="padNet.DRAM_DATA45"/>
          <padNetRef ref="padNet.DRAM_DATA46"/>
          <padNetRef ref="padNet.DRAM_DATA47"/>
          <padNetRef ref="padNet.DRAM_DATA48"/>
          <padNetRef ref="padNet.DRAM_DATA49"/>
          <padNetRef ref="padNet.DRAM_DATA05"/>
          <padNetRef ref="padNet.DRAM_DATA50"/>
          <padNetRef ref="padNet.DRAM_DATA51"/>
          <padNetRef ref="padNet.DRAM_DATA52"/>
          <padNetRef ref="padNet.DRAM_DATA53"/>
          <padNetRef ref="padNet.DRAM_DATA54"/>
          <padNetRef ref="padNet.DRAM_DATA55"/>
          <padNetRef ref="padNet.DRAM_DATA56"/>
          <padNetRef ref="padNet.DRAM_DATA57"/>
          <padNetRef ref="padNet.DRAM_DATA58"/>
          <padNetRef ref="padNet.DRAM_DATA59"/>
          <padNetRef ref="padNet.DRAM_DATA06"/>
          <padNetRef ref="padNet.DRAM_DATA60"/>
          <padNetRef ref="padNet.DRAM_DATA61"/>
          <padNetRef ref="padNet.DRAM_DATA62"/>
          <padNetRef ref="padNet.DRAM_DATA63"/>
          <padNetRef ref="padNet.DRAM_DATA07"/>
          <padNetRef ref="padNet.DRAM_DATA08"/>
          <padNetRef ref="padNet.DRAM_DATA09"/>
          <padNetRef ref="padNet.DRAM_DQM0"/>
          <padNetRef ref="padNet.DRAM_DQM1"/>
          <padNetRef ref="padNet.DRAM_DQM2"/>
          <padNetRef ref="padNet.DRAM_DQM3"/>
          <padNetRef ref="padNet.DRAM_DQM4"/>
          <padNetRef ref="padNet.DRAM_DQM5"/>
          <padNetRef ref="padNet.DRAM_DQM6"/>
          <padNetRef ref="padNet.DRAM_DQM7"/>
          <padNetRef ref="padNet.DRAM_RAS"/>
          <padNetRef ref="padNet.DRAM_SDBA0"/>
          <padNetRef ref="padNet.DRAM_SDBA1"/>
          <padNetRef ref="padNet.DRAM_SDCLK0_P"/>
          <padNetRef ref="padNet.DRAM_SDCLK1_P"/>
          <padNetRef ref="padNet.DRAM_SDWE"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED13" offset="0" width="13"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4" group="TERM_CTL4" address_offset="0x076C" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA32"/>
          <padNetRef ref="padNet.DRAM_DATA33"/>
          <padNetRef ref="padNet.DRAM_DATA34"/>
          <padNetRef ref="padNet.DRAM_DATA35"/>
          <padNetRef ref="padNet.DRAM_DATA36"/>
          <padNetRef ref="padNet.DRAM_DATA37"/>
          <padNetRef ref="padNet.DRAM_DATA38"/>
          <padNetRef ref="padNet.DRAM_DATA39"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS" group="DDRHYS" address_offset="0x0770" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED17" offset="17" width="15"/>
        <padFieldRef ref="HYS">
          <padNetRef ref="padNet.DRAM_DATA00"/>
          <padNetRef ref="padNet.DRAM_DATA01"/>
          <padNetRef ref="padNet.DRAM_DATA10"/>
          <padNetRef ref="padNet.DRAM_DATA11"/>
          <padNetRef ref="padNet.DRAM_DATA12"/>
          <padNetRef ref="padNet.DRAM_DATA13"/>
          <padNetRef ref="padNet.DRAM_DATA14"/>
          <padNetRef ref="padNet.DRAM_DATA15"/>
          <padNetRef ref="padNet.DRAM_DATA16"/>
          <padNetRef ref="padNet.DRAM_DATA17"/>
          <padNetRef ref="padNet.DRAM_DATA18"/>
          <padNetRef ref="padNet.DRAM_DATA19"/>
          <padNetRef ref="padNet.DRAM_DATA02"/>
          <padNetRef ref="padNet.DRAM_DATA20"/>
          <padNetRef ref="padNet.DRAM_DATA21"/>
          <padNetRef ref="padNet.DRAM_DATA22"/>
          <padNetRef ref="padNet.DRAM_DATA23"/>
          <padNetRef ref="padNet.DRAM_DATA24"/>
          <padNetRef ref="padNet.DRAM_DATA25"/>
          <padNetRef ref="padNet.DRAM_DATA26"/>
          <padNetRef ref="padNet.DRAM_DATA27"/>
          <padNetRef ref="padNet.DRAM_DATA28"/>
          <padNetRef ref="padNet.DRAM_DATA29"/>
          <padNetRef ref="padNet.DRAM_DATA03"/>
          <padNetRef ref="padNet.DRAM_DATA30"/>
          <padNetRef ref="padNet.DRAM_DATA31"/>
          <padNetRef ref="padNet.DRAM_DATA32"/>
          <padNetRef ref="padNet.DRAM_DATA33"/>
          <padNetRef ref="padNet.DRAM_DATA34"/>
          <padNetRef ref="padNet.DRAM_DATA35"/>
          <padNetRef ref="padNet.DRAM_DATA36"/>
          <padNetRef ref="padNet.DRAM_DATA37"/>
          <padNetRef ref="padNet.DRAM_DATA38"/>
          <padNetRef ref="padNet.DRAM_DATA39"/>
          <padNetRef ref="padNet.DRAM_DATA04"/>
          <padNetRef ref="padNet.DRAM_DATA40"/>
          <padNetRef ref="padNet.DRAM_DATA41"/>
          <padNetRef ref="padNet.DRAM_DATA42"/>
          <padNetRef ref="padNet.DRAM_DATA43"/>
          <padNetRef ref="padNet.DRAM_DATA44"/>
          <padNetRef ref="padNet.DRAM_DATA45"/>
          <padNetRef ref="padNet.DRAM_DATA46"/>
          <padNetRef ref="padNet.DRAM_DATA47"/>
          <padNetRef ref="padNet.DRAM_DATA48"/>
          <padNetRef ref="padNet.DRAM_DATA49"/>
          <padNetRef ref="padNet.DRAM_DATA05"/>
          <padNetRef ref="padNet.DRAM_DATA50"/>
          <padNetRef ref="padNet.DRAM_DATA51"/>
          <padNetRef ref="padNet.DRAM_DATA52"/>
          <padNetRef ref="padNet.DRAM_DATA53"/>
          <padNetRef ref="padNet.DRAM_DATA54"/>
          <padNetRef ref="padNet.DRAM_DATA55"/>
          <padNetRef ref="padNet.DRAM_DATA56"/>
          <padNetRef ref="padNet.DRAM_DATA57"/>
          <padNetRef ref="padNet.DRAM_DATA58"/>
          <padNetRef ref="padNet.DRAM_DATA59"/>
          <padNetRef ref="padNet.DRAM_DATA06"/>
          <padNetRef ref="padNet.DRAM_DATA60"/>
          <padNetRef ref="padNet.DRAM_DATA61"/>
          <padNetRef ref="padNet.DRAM_DATA62"/>
          <padNetRef ref="padNet.DRAM_DATA63"/>
          <padNetRef ref="padNet.DRAM_DATA07"/>
          <padNetRef ref="padNet.DRAM_DATA08"/>
          <padNetRef ref="padNet.DRAM_DATA09"/>
          <padNetRef ref="padNet.DRAM_SDQS0_P"/>
          <padNetRef ref="padNet.DRAM_SDQS1_P"/>
          <padNetRef ref="padNet.DRAM_SDQS2_P"/>
          <padNetRef ref="padNet.DRAM_SDQS3_P"/>
          <padNetRef ref="padNet.DRAM_SDQS4_P"/>
          <padNetRef ref="padNet.DRAM_SDQS5_P"/>
          <padNetRef ref="padNet.DRAM_SDQS6_P"/>
          <padNetRef ref="padNet.DRAM_SDQS7_P"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED16" offset="0" width="16"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE" group="DDRMODE" address_offset="0x0774" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED18" offset="18" width="14"/>
        <padFieldRef ref="DDR_INPUT">
          <padNetRef ref="padNet.DRAM_DATA00"/>
          <padNetRef ref="padNet.DRAM_DATA01"/>
          <padNetRef ref="padNet.DRAM_DATA10"/>
          <padNetRef ref="padNet.DRAM_DATA11"/>
          <padNetRef ref="padNet.DRAM_DATA12"/>
          <padNetRef ref="padNet.DRAM_DATA13"/>
          <padNetRef ref="padNet.DRAM_DATA14"/>
          <padNetRef ref="padNet.DRAM_DATA15"/>
          <padNetRef ref="padNet.DRAM_DATA16"/>
          <padNetRef ref="padNet.DRAM_DATA17"/>
          <padNetRef ref="padNet.DRAM_DATA18"/>
          <padNetRef ref="padNet.DRAM_DATA19"/>
          <padNetRef ref="padNet.DRAM_DATA02"/>
          <padNetRef ref="padNet.DRAM_DATA20"/>
          <padNetRef ref="padNet.DRAM_DATA21"/>
          <padNetRef ref="padNet.DRAM_DATA22"/>
          <padNetRef ref="padNet.DRAM_DATA23"/>
          <padNetRef ref="padNet.DRAM_DATA24"/>
          <padNetRef ref="padNet.DRAM_DATA25"/>
          <padNetRef ref="padNet.DRAM_DATA26"/>
          <padNetRef ref="padNet.DRAM_DATA27"/>
          <padNetRef ref="padNet.DRAM_DATA28"/>
          <padNetRef ref="padNet.DRAM_DATA29"/>
          <padNetRef ref="padNet.DRAM_DATA03"/>
          <padNetRef ref="padNet.DRAM_DATA30"/>
          <padNetRef ref="padNet.DRAM_DATA31"/>
          <padNetRef ref="padNet.DRAM_DATA32"/>
          <padNetRef ref="padNet.DRAM_DATA33"/>
          <padNetRef ref="padNet.DRAM_DATA34"/>
          <padNetRef ref="padNet.DRAM_DATA35"/>
          <padNetRef ref="padNet.DRAM_DATA36"/>
          <padNetRef ref="padNet.DRAM_DATA37"/>
          <padNetRef ref="padNet.DRAM_DATA38"/>
          <padNetRef ref="padNet.DRAM_DATA39"/>
          <padNetRef ref="padNet.DRAM_DATA04"/>
          <padNetRef ref="padNet.DRAM_DATA40"/>
          <padNetRef ref="padNet.DRAM_DATA41"/>
          <padNetRef ref="padNet.DRAM_DATA42"/>
          <padNetRef ref="padNet.DRAM_DATA43"/>
          <padNetRef ref="padNet.DRAM_DATA44"/>
          <padNetRef ref="padNet.DRAM_DATA45"/>
          <padNetRef ref="padNet.DRAM_DATA46"/>
          <padNetRef ref="padNet.DRAM_DATA47"/>
          <padNetRef ref="padNet.DRAM_DATA48"/>
          <padNetRef ref="padNet.DRAM_DATA49"/>
          <padNetRef ref="padNet.DRAM_DATA05"/>
          <padNetRef ref="padNet.DRAM_DATA50"/>
          <padNetRef ref="padNet.DRAM_DATA51"/>
          <padNetRef ref="padNet.DRAM_DATA52"/>
          <padNetRef ref="padNet.DRAM_DATA53"/>
          <padNetRef ref="padNet.DRAM_DATA54"/>
          <padNetRef ref="padNet.DRAM_DATA55"/>
          <padNetRef ref="padNet.DRAM_DATA56"/>
          <padNetRef ref="padNet.DRAM_DATA57"/>
          <padNetRef ref="padNet.DRAM_DATA58"/>
          <padNetRef ref="padNet.DRAM_DATA59"/>
          <padNetRef ref="padNet.DRAM_DATA06"/>
          <padNetRef ref="padNet.DRAM_DATA60"/>
          <padNetRef ref="padNet.DRAM_DATA61"/>
          <padNetRef ref="padNet.DRAM_DATA62"/>
          <padNetRef ref="padNet.DRAM_DATA63"/>
          <padNetRef ref="padNet.DRAM_DATA07"/>
          <padNetRef ref="padNet.DRAM_DATA08"/>
          <padNetRef ref="padNet.DRAM_DATA09"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED17" offset="0" width="17"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5" group="TERM_CTL5" address_offset="0x0778" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA40"/>
          <padNetRef ref="padNet.DRAM_DATA41"/>
          <padNetRef ref="padNet.DRAM_DATA42"/>
          <padNetRef ref="padNet.DRAM_DATA43"/>
          <padNetRef ref="padNet.DRAM_DATA44"/>
          <padNetRef ref="padNet.DRAM_DATA45"/>
          <padNetRef ref="padNet.DRAM_DATA46"/>
          <padNetRef ref="padNet.DRAM_DATA47"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6" group="TERM_CTL6" address_offset="0x077C" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA48"/>
          <padNetRef ref="padNet.DRAM_DATA49"/>
          <padNetRef ref="padNet.DRAM_DATA50"/>
          <padNetRef ref="padNet.DRAM_DATA51"/>
          <padNetRef ref="padNet.DRAM_DATA52"/>
          <padNetRef ref="padNet.DRAM_DATA53"/>
          <padNetRef ref="padNet.DRAM_DATA54"/>
          <padNetRef ref="padNet.DRAM_DATA55"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7" group="TERM_CTL7" address_offset="0x0780" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.DRAM_DATA56"/>
          <padNetRef ref="padNet.DRAM_DATA57"/>
          <padNetRef ref="padNet.DRAM_DATA58"/>
          <padNetRef ref="padNet.DRAM_DATA59"/>
          <padNetRef ref="padNet.DRAM_DATA60"/>
          <padNetRef ref="padNet.DRAM_DATA61"/>
          <padNetRef ref="padNet.DRAM_DATA62"/>
          <padNetRef ref="padNet.DRAM_DATA63"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B0DS" group="B0DS" address_offset="0x0784" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA00"/>
          <padNetRef ref="padNet.DRAM_DATA01"/>
          <padNetRef ref="padNet.DRAM_DATA02"/>
          <padNetRef ref="padNet.DRAM_DATA03"/>
          <padNetRef ref="padNet.DRAM_DATA04"/>
          <padNetRef ref="padNet.DRAM_DATA05"/>
          <padNetRef ref="padNet.DRAM_DATA06"/>
          <padNetRef ref="padNet.DRAM_DATA07"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B1DS" group="B1DS" address_offset="0x0788" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA10"/>
          <padNetRef ref="padNet.DRAM_DATA11"/>
          <padNetRef ref="padNet.DRAM_DATA12"/>
          <padNetRef ref="padNet.DRAM_DATA13"/>
          <padNetRef ref="padNet.DRAM_DATA14"/>
          <padNetRef ref="padNet.DRAM_DATA15"/>
          <padNetRef ref="padNet.DRAM_DATA08"/>
          <padNetRef ref="padNet.DRAM_DATA09"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_CTLDS" group="CTLDS" address_offset="0x078C" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_CS0"/>
          <padNetRef ref="padNet.DRAM_CS1"/>
          <padNetRef ref="padNet.DRAM_SDBA2"/>
          <padNetRef ref="padNet.DRAM_SDCKE0"/>
          <padNetRef ref="padNet.DRAM_SDCKE1"/>
          <padNetRef ref="padNet.DRAM_SDWE"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII" group="DDR_TYPE_RGMII" address_offset="0x0790" width="32" access="RW" reset_value="0x080000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL_RGMII">
          <padNetRef ref="padNet.RGMII_RD0"/>
          <padNetRef ref="padNet.RGMII_RD1"/>
          <padNetRef ref="padNet.RGMII_RD2"/>
          <padNetRef ref="padNet.RGMII_RD3"/>
          <padNetRef ref="padNet.RGMII_RXC"/>
          <padNetRef ref="padNet.RGMII_RX_CTL"/>
          <padNetRef ref="padNet.RGMII_TD0"/>
          <padNetRef ref="padNet.RGMII_TD1"/>
          <padNetRef ref="padNet.RGMII_TD2"/>
          <padNetRef ref="padNet.RGMII_TD3"/>
          <padNetRef ref="padNet.RGMII_TXC"/>
          <padNetRef ref="padNet.RGMII_TX_CTL"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED18" offset="0" width="18"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B2DS" group="B2DS" address_offset="0x0794" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA16"/>
          <padNetRef ref="padNet.DRAM_DATA17"/>
          <padNetRef ref="padNet.DRAM_DATA18"/>
          <padNetRef ref="padNet.DRAM_DATA19"/>
          <padNetRef ref="padNet.DRAM_DATA20"/>
          <padNetRef ref="padNet.DRAM_DATA21"/>
          <padNetRef ref="padNet.DRAM_DATA22"/>
          <padNetRef ref="padNet.DRAM_DATA23"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE" group="DDR_TYPE" address_offset="0x0798" width="32" access="RW" reset_value="0x080000">
        <reservedFieldRef name="RESERVED20" offset="20" width="12"/>
        <padFieldRef ref="DDR_SEL">
          <padNetRef ref="padNet.DRAM_ADDR00"/>
          <padNetRef ref="padNet.DRAM_ADDR01"/>
          <padNetRef ref="padNet.DRAM_ADDR10"/>
          <padNetRef ref="padNet.DRAM_ADDR11"/>
          <padNetRef ref="padNet.DRAM_ADDR12"/>
          <padNetRef ref="padNet.DRAM_ADDR13"/>
          <padNetRef ref="padNet.DRAM_ADDR14"/>
          <padNetRef ref="padNet.DRAM_ADDR15"/>
          <padNetRef ref="padNet.DRAM_ADDR02"/>
          <padNetRef ref="padNet.DRAM_ADDR03"/>
          <padNetRef ref="padNet.DRAM_ADDR04"/>
          <padNetRef ref="padNet.DRAM_ADDR05"/>
          <padNetRef ref="padNet.DRAM_ADDR06"/>
          <padNetRef ref="padNet.DRAM_ADDR07"/>
          <padNetRef ref="padNet.DRAM_ADDR08"/>
          <padNetRef ref="padNet.DRAM_ADDR09"/>
          <padNetRef ref="padNet.DRAM_CAS"/>
          <padNetRef ref="padNet.DRAM_CS0"/>
          <padNetRef ref="padNet.DRAM_CS1"/>
          <padNetRef ref="padNet.DRAM_DATA00"/>
          <padNetRef ref="padNet.DRAM_DATA01"/>
          <padNetRef ref="padNet.DRAM_DATA10"/>
          <padNetRef ref="padNet.DRAM_DATA11"/>
          <padNetRef ref="padNet.DRAM_DATA12"/>
          <padNetRef ref="padNet.DRAM_DATA13"/>
          <padNetRef ref="padNet.DRAM_DATA14"/>
          <padNetRef ref="padNet.DRAM_DATA15"/>
          <padNetRef ref="padNet.DRAM_DATA16"/>
          <padNetRef ref="padNet.DRAM_DATA17"/>
          <padNetRef ref="padNet.DRAM_DATA18"/>
          <padNetRef ref="padNet.DRAM_DATA19"/>
          <padNetRef ref="padNet.DRAM_DATA02"/>
          <padNetRef ref="padNet.DRAM_DATA20"/>
          <padNetRef ref="padNet.DRAM_DATA21"/>
          <padNetRef ref="padNet.DRAM_DATA22"/>
          <padNetRef ref="padNet.DRAM_DATA23"/>
          <padNetRef ref="padNet.DRAM_DATA24"/>
          <padNetRef ref="padNet.DRAM_DATA25"/>
          <padNetRef ref="padNet.DRAM_DATA26"/>
          <padNetRef ref="padNet.DRAM_DATA27"/>
          <padNetRef ref="padNet.DRAM_DATA28"/>
          <padNetRef ref="padNet.DRAM_DATA29"/>
          <padNetRef ref="padNet.DRAM_DATA03"/>
          <padNetRef ref="padNet.DRAM_DATA30"/>
          <padNetRef ref="padNet.DRAM_DATA31"/>
          <padNetRef ref="padNet.DRAM_DATA32"/>
          <padNetRef ref="padNet.DRAM_DATA33"/>
          <padNetRef ref="padNet.DRAM_DATA34"/>
          <padNetRef ref="padNet.DRAM_DATA35"/>
          <padNetRef ref="padNet.DRAM_DATA36"/>
          <padNetRef ref="padNet.DRAM_DATA37"/>
          <padNetRef ref="padNet.DRAM_DATA38"/>
          <padNetRef ref="padNet.DRAM_DATA39"/>
          <padNetRef ref="padNet.DRAM_DATA04"/>
          <padNetRef ref="padNet.DRAM_DATA40"/>
          <padNetRef ref="padNet.DRAM_DATA41"/>
          <padNetRef ref="padNet.DRAM_DATA42"/>
          <padNetRef ref="padNet.DRAM_DATA43"/>
          <padNetRef ref="padNet.DRAM_DATA44"/>
          <padNetRef ref="padNet.DRAM_DATA45"/>
          <padNetRef ref="padNet.DRAM_DATA46"/>
          <padNetRef ref="padNet.DRAM_DATA47"/>
          <padNetRef ref="padNet.DRAM_DATA48"/>
          <padNetRef ref="padNet.DRAM_DATA49"/>
          <padNetRef ref="padNet.DRAM_DATA05"/>
          <padNetRef ref="padNet.DRAM_DATA50"/>
          <padNetRef ref="padNet.DRAM_DATA51"/>
          <padNetRef ref="padNet.DRAM_DATA52"/>
          <padNetRef ref="padNet.DRAM_DATA53"/>
          <padNetRef ref="padNet.DRAM_DATA54"/>
          <padNetRef ref="padNet.DRAM_DATA55"/>
          <padNetRef ref="padNet.DRAM_DATA56"/>
          <padNetRef ref="padNet.DRAM_DATA57"/>
          <padNetRef ref="padNet.DRAM_DATA58"/>
          <padNetRef ref="padNet.DRAM_DATA59"/>
          <padNetRef ref="padNet.DRAM_DATA06"/>
          <padNetRef ref="padNet.DRAM_DATA60"/>
          <padNetRef ref="padNet.DRAM_DATA61"/>
          <padNetRef ref="padNet.DRAM_DATA62"/>
          <padNetRef ref="padNet.DRAM_DATA63"/>
          <padNetRef ref="padNet.DRAM_DATA07"/>
          <padNetRef ref="padNet.DRAM_DATA08"/>
          <padNetRef ref="padNet.DRAM_DATA09"/>
          <padNetRef ref="padNet.DRAM_DQM0"/>
          <padNetRef ref="padNet.DRAM_DQM1"/>
          <padNetRef ref="padNet.DRAM_DQM2"/>
          <padNetRef ref="padNet.DRAM_DQM3"/>
          <padNetRef ref="padNet.DRAM_DQM4"/>
          <padNetRef ref="padNet.DRAM_DQM5"/>
          <padNetRef ref="padNet.DRAM_DQM6"/>
          <padNetRef ref="padNet.DRAM_DQM7"/>
          <padNetRef ref="padNet.DRAM_RAS"/>
          <padNetRef ref="padNet.DRAM_SDBA0"/>
          <padNetRef ref="padNet.DRAM_SDBA1"/>
          <padNetRef ref="padNet.DRAM_SDBA2"/>
          <padNetRef ref="padNet.DRAM_SDCKE0"/>
          <padNetRef ref="padNet.DRAM_SDCKE1"/>
          <padNetRef ref="padNet.DRAM_SDCLK0_P"/>
          <padNetRef ref="padNet.DRAM_SDCLK1_P"/>
          <padNetRef ref="padNet.DRAM_ODT0"/>
          <padNetRef ref="padNet.DRAM_ODT1"/>
          <padNetRef ref="padNet.DRAM_SDQS0_P"/>
          <padNetRef ref="padNet.DRAM_SDQS1_P"/>
          <padNetRef ref="padNet.DRAM_SDQS2_P"/>
          <padNetRef ref="padNet.DRAM_SDQS3_P"/>
          <padNetRef ref="padNet.DRAM_SDQS4_P"/>
          <padNetRef ref="padNet.DRAM_SDQS5_P"/>
          <padNetRef ref="padNet.DRAM_SDQS6_P"/>
          <padNetRef ref="padNet.DRAM_SDQS7_P"/>
          <padNetRef ref="padNet.DRAM_SDWE"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED18" offset="0" width="18"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B3DS" group="B3DS" address_offset="0x079C" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA24"/>
          <padNetRef ref="padNet.DRAM_DATA25"/>
          <padNetRef ref="padNet.DRAM_DATA26"/>
          <padNetRef ref="padNet.DRAM_DATA27"/>
          <padNetRef ref="padNet.DRAM_DATA28"/>
          <padNetRef ref="padNet.DRAM_DATA29"/>
          <padNetRef ref="padNet.DRAM_DATA30"/>
          <padNetRef ref="padNet.DRAM_DATA31"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B4DS" group="B4DS" address_offset="0x07A0" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA32"/>
          <padNetRef ref="padNet.DRAM_DATA33"/>
          <padNetRef ref="padNet.DRAM_DATA34"/>
          <padNetRef ref="padNet.DRAM_DATA35"/>
          <padNetRef ref="padNet.DRAM_DATA36"/>
          <padNetRef ref="padNet.DRAM_DATA37"/>
          <padNetRef ref="padNet.DRAM_DATA38"/>
          <padNetRef ref="padNet.DRAM_DATA39"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B5DS" group="B5DS" address_offset="0x07A4" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA40"/>
          <padNetRef ref="padNet.DRAM_DATA41"/>
          <padNetRef ref="padNet.DRAM_DATA42"/>
          <padNetRef ref="padNet.DRAM_DATA43"/>
          <padNetRef ref="padNet.DRAM_DATA44"/>
          <padNetRef ref="padNet.DRAM_DATA45"/>
          <padNetRef ref="padNet.DRAM_DATA46"/>
          <padNetRef ref="padNet.DRAM_DATA47"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_B6DS" group="B6DS" address_offset="0x07A8" width="32" access="RW" reset_value="0x030">
        <reservedFieldRef name="RESERVED6" offset="6" width="26"/>
        <padFieldRef ref="DSE">
          <padNetRef ref="padNet.DRAM_DATA48"/>
          <padNetRef ref="padNet.DRAM_DATA49"/>
          <padNetRef ref="padNet.DRAM_DATA50"/>
          <padNetRef ref="padNet.DRAM_DATA51"/>
          <padNetRef ref="padNet.DRAM_DATA52"/>
          <padNetRef ref="padNet.DRAM_DATA53"/>
          <padNetRef ref="padNet.DRAM_DATA54"/>
          <padNetRef ref="padNet.DRAM_DATA55"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED3" offset="0" width="3"/>
      </groupRegister>
      <groupRegister name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM" group="RGMII_TERM" address_offset="0x07AC" width="32" access="RW" reset_value="0x0">
        <reservedFieldRef name="RESERVED11" offset="11" width="21"/>
        <padFieldRef ref="ODT">
          <padNetRef ref="padNet.RGMII_RD0"/>
          <padNetRef ref="padNet.RGMII_RD1"/>
          <padNetRef ref="padNet.RGMII_RD2"/>
          <padNetRef ref="padNet.RGMII_RD3"/>
          <padNetRef ref="padNet.RGMII_RXC"/>
          <padNetRef ref="padNet.RGMII_RX_CTL"/>
        </padFieldRef>
        <reservedFieldRef name="RESERVED8" offset="0" width="8"/>
      </groupRegister>
      <inputSelectRegister name="IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT" address_offset="0x07B0" width="32" access="RW" reset_value="0x0" in_pin="asrck_clock_6" instanceRef="asrc">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="KEY_ROW3_ALT1" value="0"/>
          <muxFieldModeValue modeRef="GPIO00_ALT3" value="1"/>
          <muxFieldModeValue modeRef="GPIO18_ALT4" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT" address_offset="0x07B4" width="32" access="RW" reset_value="0x0" in_pin="p4_input_da_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD2_DATA0_ALT3" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT" address_offset="0x07B8" width="32" access="RW" reset_value="0x0" in_pin="p4_input_db_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD2_DATA2_ALT3" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD4_INPUT_RXCLK_AMX_SELECT_INPUT" address_offset="0x07BC" width="32" access="RW" reset_value="0x0" in_pin="p4_input_rxclk_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT4" value="0"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD4_INPUT_RXFS_AMX_SELECT_INPUT" address_offset="0x07C0" width="32" access="RW" reset_value="0x0" in_pin="p4_input_rxfs_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT4" value="0"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT" address_offset="0x07C4" width="32" access="RW" reset_value="0x0" in_pin="p4_input_txclk_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT3" value="0"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT" address_offset="0x07C8" width="32" access="RW" reset_value="0x0" in_pin="p4_input_txfs_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD2_DATA1_ALT3" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT" address_offset="0x07CC" width="32" access="RW" reset_value="0x0" in_pin="p5_input_da_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT3" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT" address_offset="0x07D0" width="32" access="RW" reset_value="0x0" in_pin="p5_input_db_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT3" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD5_INPUT_RXCLK_AMX_SELECT_INPUT" address_offset="0x07D4" width="32" access="RW" reset_value="0x0" in_pin="p5_input_rxclk_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA25_ALT6" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA14_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD5_INPUT_RXFS_AMX_SELECT_INPUT" address_offset="0x07D8" width="32" access="RW" reset_value="0x0" in_pin="p5_input_rxfs_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA24_ALT6" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA13_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT" address_offset="0x07DC" width="32" access="RW" reset_value="0x0" in_pin="p5_input_txclk_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT3" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT" address_offset="0x07E0" width="32" access="RW" reset_value="0x0" in_pin="p5_input_txfs_amx" instanceRef="audmux">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT3" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_FLEXCAN1_RX_SELECT_INPUT" address_offset="0x07E4" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_canrx" instanceRef="flexcan1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="KEY_ROW2_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO08_ALT3" value="1"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT2" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_FLEXCAN2_RX_SELECT_INPUT" address_offset="0x07E8" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_canrx" instanceRef="flexcan2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="KEY_ROW4_ALT0" value="0"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_CCM_DI1_CLK_SELECT_INPUT" address_offset="0x07EC" width="32" access="RW" reset_value="0x0" in_pin="ipp_di1_clk" instanceRef="ccm">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_EB2_ALT2" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD13_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_CCM_PMIC_READY_SELECT_INPUT" address_offset="0x07F0" width="32" access="RW" reset_value="0x0" in_pin="pmic_vfuncional_ready" instanceRef="ccm">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_EB0_ALT4" value="0"/>
          <muxFieldModeValue modeRef="GPIO17_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT" address_offset="0x07F4" width="32" access="RW" reset_value="0x0" in_pin="ipp_cspi_clk_in" instanceRef="ecspi1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_DATA16_ALT1" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA20_ALT2" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT0" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT2" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI1_MISO_SELECT_INPUT" address_offset="0x07F8" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_miso" instanceRef="ecspi1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_DATA17_ALT1" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA22_ALT2" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT0" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT2" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI1_MOSI_SELECT_INPUT" address_offset="0x07FC" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mosi" instanceRef="ecspi1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_DATA18_ALT1" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA21_ALT2" value="1"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT0" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT2" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI1_SS0_SELECT_INPUT" address_offset="0x0800" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[0]" instanceRef="ecspi1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_EB2_ALT1" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA23_ALT2" value="1"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT0" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT2" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI1_SS1_SELECT_INPUT" address_offset="0x0804" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[1]" instanceRef="ecspi1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_DATA19_ALT1" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT2" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT0" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI1_SS2_SELECT_INPUT" address_offset="0x0808" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[2]" instanceRef="ecspi1">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA24_ALT3" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI1_SS3_SELECT_INPUT" address_offset="0x080C" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[3]" instanceRef="ecspi1">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA25_ALT3" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT" address_offset="0x0810" width="32" access="RW" reset_value="0x0" in_pin="ipp_cspi_clk_in" instanceRef="ecspi2">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_CS0_ALT2" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA19_ALT2" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT2" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI2_MISO_SELECT_INPUT" address_offset="0x0814" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_miso" instanceRef="ecspi2">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_OE_ALT2" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT2" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT2" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI2_MOSI_SELECT_INPUT" address_offset="0x0818" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mosi" instanceRef="ecspi2">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_CS1_ALT2" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT2" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT2" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI2_SS0_SELECT_INPUT" address_offset="0x081C" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[0]" instanceRef="ecspi2">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_RW_ALT2" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA18_ALT2" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT2" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI2_SS1_SELECT_INPUT" address_offset="0x0820" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[1]" instanceRef="ecspi2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_LBA_ALT2" value="0"/>
          <muxFieldModeValue modeRef="DISP0_DATA15_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI4_SS0_SELECT_INPUT" address_offset="0x0824" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[0]" instanceRef="ecspi4">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA20_ALT1" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI5_CSPI_CLK_IN_SELECT_INPUT" address_offset="0x0828" width="32" access="RW" reset_value="0x0" in_pin="ipp_cspi_clk_in" instanceRef="ecspi5">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD1_CLK_ALT1" value="0"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI5_MISO_SELECT_INPUT" address_offset="0x082C" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_miso" instanceRef="ecspi5">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD2_DATA0_ALT1" value="0"/>
          <muxFieldModeValue modeRef="SD1_DATA0_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI5_MOSI_SELECT_INPUT" address_offset="0x0830" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mosi" instanceRef="ecspi5">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD1_CMD_ALT1" value="0"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI5_SS0_SELECT_INPUT" address_offset="0x0834" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[0]" instanceRef="ecspi5">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD2_DATA1_ALT1" value="0"/>
          <muxFieldModeValue modeRef="SD1_DATA1_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ECSPI5_SS1_SELECT_INPUT" address_offset="0x0838" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_ss_b[1]" instanceRef="ecspi5">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="SD2_DATA2_ALT1" value="0"/>
          <muxFieldModeValue modeRef="SD1_DATA2_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_REF_CLK_SELECT_INPUT" address_offset="0x083C" width="32" access="RW" reset_value="0x0" in_pin="ipg_clk_rmii" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_TX_CTL_ALT7" value="0"/>
          <muxFieldModeValue modeRef="GPIO16_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT" address_offset="0x0840" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mac0_mdio" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_MDIO_ALT1" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL1_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT" address_offset="0x0844" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mac0_rxclk" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_RXC_ALT1" value="0"/>
          <muxFieldModeValue modeRef="GPIO18_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT" address_offset="0x0848" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mac0_rxdata[0]" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_RD0_ALT1" value="0"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT" address_offset="0x084C" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mac0_rxdata[1]" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_RD1_ALT1" value="0"/>
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT" address_offset="0x0850" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mac0_rxdata[2]" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_RD2_ALT1" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL2_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT" address_offset="0x0854" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mac0_rxdata[3]" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_RD3_ALT1" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL0_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT" address_offset="0x0858" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_mac0_rxen" instanceRef="enet">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_RX_CTL_ALT1" value="0"/>
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT1" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_RX_FS_SELECT_INPUT" address_offset="0x085C" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_fsr" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_REF_CLK_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO09_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_TX_FS_SELECT_INPUT" address_offset="0x0860" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_fst" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO02_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_RX_HF_CLK_SELECT_INPUT" address_offset="0x0864" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_hckr" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO03_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_TX_HF_CLK_SELECT_INPUT" address_offset="0x0868" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_hckt" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_RX_DATA0_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO04_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_RX_CLK_SELECT_INPUT" address_offset="0x086C" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sckr" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_MDIO_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO01_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_TX_CLK_SELECT_INPUT" address_offset="0x0870" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sckt" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO06_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_SDO0_SELECT_INPUT" address_offset="0x0874" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sdo0" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="GPIO17_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_CS2_B_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_SDO1_SELECT_INPUT" address_offset="0x0878" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sdo1" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="GPIO18_ALT0" value="0"/>
          <muxFieldModeValue modeRef="NAND_CS3_B_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_SDO2_SDI3_SELECT_INPUT" address_offset="0x087C" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sdo2_sdi3" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO05_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_SDO3_SDI2_SELECT_INPUT" address_offset="0x0880" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sdo3_sdi2" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_TX_EN_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO16_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_SDO4_SDI1_SELECT_INPUT" address_offset="0x0884" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sdo4_sdi1" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_TX_DATA0_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO07_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_ESAI_SDO5_SDI0_SELECT_INPUT" address_offset="0x0888" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sdo5_sdi0" instanceRef="esai">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_MDC_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO08_ALT0" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_HDMI_ICECIN_SELECT_INPUT" address_offset="0x088C" width="32" access="RW" reset_value="0x0" in_pin="icecin" instanceRef="hdmi">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_ADDR25_ALT6" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW2_ALT6" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_HDMI_II2C_CLKIN_SELECT_INPUT" address_offset="0x0890" width="32" access="RW" reset_value="0x0" in_pin="ii2c_msth13tddc_sclin" instanceRef="hdmi">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_EB2_ALT4" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_HDMI_II2C_DATAIN_SELECT_INPUT" address_offset="0x0894" width="32" access="RW" reset_value="0x0" in_pin="ii2c_msth13tddc_sdain" instanceRef="hdmi">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA16_ALT4" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_I2C1_SCL_IN_SELECT_INPUT" address_offset="0x0898" width="32" access="RW" reset_value="0x0" in_pin="ipp_scl_in" instanceRef="i2c1">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA21_ALT6" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT4" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_I2C1_SDA_IN_SELECT_INPUT" address_offset="0x089C" width="32" access="RW" reset_value="0x0" in_pin="ipp_sda_in" instanceRef="i2c1">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA28_ALT1" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT4" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_I2C2_SCL_IN_SELECT_INPUT" address_offset="0x08A0" width="32" access="RW" reset_value="0x0" in_pin="ipp_scl_in" instanceRef="i2c2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_EB2_ALT6" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT4" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_I2C2_SDA_IN_SELECT_INPUT" address_offset="0x08A4" width="32" access="RW" reset_value="0x0" in_pin="ipp_sda_in" instanceRef="i2c2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA16_ALT6" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW3_ALT4" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_I2C3_SCL_IN_SELECT_INPUT" address_offset="0x08A8" width="32" access="RW" reset_value="0x0" in_pin="ipp_scl_in" instanceRef="i2c3">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_DATA17_ALT6" value="0"/>
          <muxFieldModeValue modeRef="GPIO03_ALT2" value="1"/>
          <muxFieldModeValue modeRef="GPIO05_ALT6" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_I2C3_SDA_IN_SELECT_INPUT" address_offset="0x08AC" width="32" access="RW" reset_value="0x0" in_pin="ipp_sda_in" instanceRef="i2c3">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_DATA18_ALT6" value="0"/>
          <muxFieldModeValue modeRef="GPIO06_ALT2" value="1"/>
          <muxFieldModeValue modeRef="GPIO16_ALT6" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA10_SELECT_INPUT" address_offset="0x08B0" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[10]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA22_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_EB1_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA11_SELECT_INPUT" address_offset="0x08B4" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[11]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA21_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_EB0_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA12_SELECT_INPUT" address_offset="0x08B8" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[12]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA28_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR17_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA13_SELECT_INPUT" address_offset="0x08BC" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[13]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA27_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR18_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA14_SELECT_INPUT" address_offset="0x08C0" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[14]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA26_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR19_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA15_SELECT_INPUT" address_offset="0x08C4" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[15]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA20_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR20_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA16_SELECT_INPUT" address_offset="0x08C8" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[16]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA19_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR21_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA17_SELECT_INPUT" address_offset="0x08CC" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[17]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA18_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR22_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA18_SELECT_INPUT" address_offset="0x08D0" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[18]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA16_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR23_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA19_SELECT_INPUT" address_offset="0x08D4" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data[19]" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_EB2_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR24_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_DATA_EN_SELECT_INPUT" address_offset="0x08D8" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_data_en" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA23_ALT4" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD10_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_HSYNC_SELECT_INPUT" address_offset="0x08DC" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_hsync" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_EB3_ALT4" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD11_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_PIX_CLK_SELECT_INPUT" address_offset="0x08E0" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_pix_clk" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA17_ALT3" value="0"/>
          <muxFieldModeValue modeRef="EIM_ADDR16_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_IPU2_SENS1_VSYNC_SELECT_INPUT" address_offset="0x08E4" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_sens1_vsync" instanceRef="ipu2">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA29_ALT6" value="0"/>
          <muxFieldModeValue modeRef="EIM_AD12_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_KEY_COL5_SELECT_INPUT" address_offset="0x08E8" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_col[5]" instanceRef="kpp">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="GPIO00_ALT2" value="0"/>
          <muxFieldModeValue modeRef="GPIO19_ALT0" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA04_ALT3" value="2"/>
          <muxFieldModeValue modeRef="SD2_CLK_ALT2" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_KEY_COL6_SELECT_INPUT" address_offset="0x08EC" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_col[6]" instanceRef="kpp">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="GPIO09_ALT2" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA06_ALT3" value="1"/>
          <muxFieldModeValue modeRef="SD2_DATA3_ALT2" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_KEY_COL7_SELECT_INPUT" address_offset="0x08F0" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_col[7]" instanceRef="kpp">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="SD2_DATA1_ALT4" value="0"/>
          <muxFieldModeValue modeRef="GPIO04_ALT2" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA08_ALT3" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_KEY_ROW5_SELECT_INPUT" address_offset="0x08F4" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_row[5]" instanceRef="kpp">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="GPIO01_ALT2" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA05_ALT3" value="1"/>
          <muxFieldModeValue modeRef="SD2_CMD_ALT2" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_KEY_ROW6_SELECT_INPUT" address_offset="0x08F8" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_row[6]" instanceRef="kpp">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="SD2_DATA2_ALT4" value="0"/>
          <muxFieldModeValue modeRef="GPIO02_ALT2" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA07_ALT3" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_KEY_ROW7_SELECT_INPUT" address_offset="0x08FC" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_row[7]" instanceRef="kpp">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="SD2_DATA0_ALT4" value="0"/>
          <muxFieldModeValue modeRef="GPIO05_ALT2" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA09_ALT3" value="2"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT" address_offset="0x0900" width="32" access="RW" reset_value="0x0" in_pin="mlb_clk_in" instanceRef="mlb">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_TX_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO03_ALT7" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT" address_offset="0x0904" width="32" access="RW" reset_value="0x0" in_pin="mlb_data_in" instanceRef="mlb">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_MDC_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO02_ALT7" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT" address_offset="0x0908" width="32" access="RW" reset_value="0x0" in_pin="mlb_sig_in" instanceRef="mlb">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="ENET_RX_DATA1_ALT0" value="0"/>
          <muxFieldModeValue modeRef="GPIO06_ALT7" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_SDMA_EVENTS14_SELECT_INPUT" address_offset="0x090C" width="32" access="RW" reset_value="0x0" in_pin="events[14]" instanceRef="sdma">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA16_ALT4" value="0"/>
          <muxFieldModeValue modeRef="GPIO17_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_SDMA_EVENTS15_SELECT_INPUT" address_offset="0x0910" width="32" access="RW" reset_value="0x0" in_pin="events[15]" instanceRef="sdma">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DISP0_DATA17_ALT4" value="0"/>
          <muxFieldModeValue modeRef="GPIO18_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT" address_offset="0x0914" width="32" access="RW" reset_value="0x0" in_pin="spdif_in1" instanceRef="spdif">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <muxFieldModeValue modeRef="EIM_DATA21_ALT7" value="0"/>
          <muxFieldModeValue modeRef="ENET_RX_ER_ALT3" value="1"/>
          <muxFieldModeValue modeRef="KEY_COL3_ALT6" value="2"/>
          <muxFieldModeValue modeRef="GPIO16_ALT4" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT" address_offset="0x0918" width="32" access="RW" reset_value="0x0" in_pin="tx_clk2" instanceRef="spdif">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="RGMII_TXC_ALT2" value="0"/>
          <muxFieldModeValue modeRef="ENET_CRS_DV_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART1_UART_RTS_B_SELECT_INPUT" address_offset="0x091C" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rts_b" instanceRef="uart1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <description>Route RTS_B signal to pad when UART is in DCE mode. Route CTS_B signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="EIM_DATA19_ALT4" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA20_ALT4" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA0_ALT1" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA1_ALT1" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT" address_offset="0x0920" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rxd_mux" instanceRef="uart1">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <description>Route RX_DATA signal to pad when UART is in DCE mode. Route TX_DATA signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="CSI0_DATA10_ALT3" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA11_ALT3" value="1"/>
          <muxFieldModeValue modeRef="SD3_DATA7_ALT1" value="2"/>
          <muxFieldModeValue modeRef="SD3_DATA6_ALT1" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART2_UART_RTS_B_SELECT_INPUT" address_offset="0x0924" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rts_b" instanceRef="uart2">
        <reservedFieldRef name="RESERVED3" offset="3" width="29"/>
        <muxFieldRef ref="DAISY" width="3">
          <description>Route RTS_B signal to pad when UART is in DCE mode. Route CTS_B signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="EIM_DATA28_ALT4" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA29_ALT4" value="1"/>
          <muxFieldModeValue modeRef="SD3_CMD_ALT1" value="2"/>
          <muxFieldModeValue modeRef="SD3_CLK_ALT1" value="3"/>
          <muxFieldModeValue modeRef="SD4_DATA5_ALT2" value="4"/>
          <muxFieldModeValue modeRef="SD4_DATA6_ALT2" value="5"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT" address_offset="0x0928" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rxd_mux" instanceRef="uart2">
        <reservedFieldRef name="RESERVED3" offset="3" width="29"/>
        <muxFieldRef ref="DAISY" width="3">
          <description>Route RX_DATA signal to pad when UART is in DCE mode. Route TX_DATA signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="EIM_DATA26_ALT4" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA27_ALT4" value="1"/>
          <muxFieldModeValue modeRef="GPIO07_ALT4" value="2"/>
          <muxFieldModeValue modeRef="GPIO08_ALT4" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA5_ALT1" value="4"/>
          <muxFieldModeValue modeRef="SD3_DATA4_ALT1" value="5"/>
          <muxFieldModeValue modeRef="SD4_DATA4_ALT2" value="6"/>
          <muxFieldModeValue modeRef="SD4_DATA7_ALT2" value="7"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART3_UART_RTS_B_SELECT_INPUT" address_offset="0x092C" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rts_b" instanceRef="uart3">
        <reservedFieldRef name="RESERVED3" offset="3" width="29"/>
        <muxFieldRef ref="DAISY" width="3">
          <description>Route RTS_B signal to pad when UART is in DCE mode. Route CTS_B signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="EIM_DATA23_ALT2" value="0"/>
          <muxFieldModeValue modeRef="EIM_EB3_ALT2" value="1"/>
          <muxFieldModeValue modeRef="EIM_DATA30_ALT4" value="2"/>
          <muxFieldModeValue modeRef="EIM_DATA31_ALT4" value="3"/>
          <muxFieldModeValue modeRef="SD3_DATA3_ALT1" value="4"/>
          <muxFieldModeValue modeRef="SD3_RESET_ALT1" value="5"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT" address_offset="0x0930" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rxd_mux" instanceRef="uart3">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <description>Route RX_DATA signal to pad when UART is in DCE mode. Route TX_DATA signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="EIM_DATA24_ALT2" value="0"/>
          <muxFieldModeValue modeRef="EIM_DATA25_ALT2" value="1"/>
          <muxFieldModeValue modeRef="SD4_CMD_ALT2" value="2"/>
          <muxFieldModeValue modeRef="SD4_CLK_ALT2" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART4_UART_RTS_B_SELECT_INPUT" address_offset="0x0934" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rts_b" instanceRef="uart4">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <description>Route RTS_B signal to pad when UART is in DCE mode. Route CTS_B signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="CSI0_DATA16_ALT3" value="0"/>
          <muxFieldModeValue modeRef="CSI0_DATA17_ALT3" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT" address_offset="0x0938" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rxd_mux" instanceRef="uart4">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <description>Route RX_DATA signal to pad when UART is in DCE mode. Route TX_DATA signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="KEY_COL0_ALT4" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW0_ALT4" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA12_ALT3" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA13_ALT3" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART5_UART_RTS_B_SELECT_INPUT" address_offset="0x093C" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rts_b" instanceRef="uart5">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <description>Route RTS_B signal to pad when UART is in DCE mode. Route CTS_B signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="KEY_COL4_ALT4" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW4_ALT4" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA18_ALT3" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA19_ALT3" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT" address_offset="0x0940" width="32" access="RW" reset_value="0x0" in_pin="ipp_uart_rxd_mux" instanceRef="uart5">
        <reservedFieldRef name="RESERVED2" offset="2" width="30"/>
        <muxFieldRef ref="DAISY" width="2">
          <description>Route RX_DATA signal to pad when UART is in DCE mode. Route TX_DATA signal to pad when UART is in DTE mode.</description>
          <muxFieldModeValue modeRef="KEY_COL1_ALT4" value="0"/>
          <muxFieldModeValue modeRef="KEY_ROW1_ALT4" value="1"/>
          <muxFieldModeValue modeRef="CSI0_DATA14_ALT3" value="2"/>
          <muxFieldModeValue modeRef="CSI0_DATA15_ALT3" value="3"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_USB_OTG_OC_SELECT_INPUT" address_offset="0x0944" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_otg_oc" instanceRef="usb">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA21_ALT4" value="0"/>
          <muxFieldModeValue modeRef="KEY_COL4_ALT2" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_USB_H1_OC_SELECT_INPUT" address_offset="0x0948" width="32" access="RW" reset_value="0x0" in_pin="ipp_ind_uh1_oc" instanceRef="usb">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="EIM_DATA30_ALT6" value="0"/>
          <muxFieldModeValue modeRef="GPIO03_ALT6" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
      <inputSelectRegister name="IOMUXC_USDHC1_WP_ON_SELECT_INPUT" address_offset="0x094C" width="32" access="RW" reset_value="0x0" in_pin="ipp_wp_on" instanceRef="usdhc1">
        <reservedFieldRef name="RESERVED1" offset="1" width="31"/>
        <muxFieldRef ref="DAISY" width="1">
          <muxFieldModeValue modeRef="DI0_PIN04_ALT3" value="0"/>
          <muxFieldModeValue modeRef="GPIO09_ALT6" value="1"/>
        </muxFieldRef>
      </inputSelectRegister>
    </iomuxc>
  </registers>
  <packages>
    <package name="BGA" width="25" length="25">
      <connections>
        <connection id="bga.A01" ball="A1" padNetRef="padNet.NC"/>
        <connection id="bga.A02" ball="A2" padNetRef="padNet.PCIE_REXT"/>
        <connection id="bga.A03" ball="A3" padNetRef="padNet.PCIE_TX_N"/>
        <connection id="bga.A04" ball="A4" padNetRef="padNet.GND"/>
        <connection id="bga.A05" ball="A5" padNetRef="padNet.FA_ANA"/>
        <connection id="bga.A06" ball="A6" padNetRef="padNet.USB_OTG_DP"/>
        <connection id="bga.A07" ball="A7" padNetRef="padNet.XTALI"/>
        <connection id="bga.A08" ball="A8" padNetRef="padNet.GND"/>
        <connection id="bga.A09" ball="A9" padNetRef="padNet.MLB_SIG_N"/>
        <connection id="bga.A10" ball="A10" padNetRef="padNet.MLB_DATA_P"/>
        <connection id="bga.A11" ball="A11" padNetRef="padNet.MLB_CLK_N"/>
        <connection id="bga.A12" ball="A12" padNetRef="padNet.SATA_PHY_TX_P"/>
        <connection id="bga.A13" ball="A13" padNetRef="padNet.GND"/>
        <connection id="bga.A14" ball="A14" padNetRef="padNet.SATA_PHY_RX_N"/>
        <connection id="bga.A15" ball="A15" padNetRef="padNet.SD3_DATA2"/>
        <connection id="bga.A16" ball="A16" padNetRef="padNet.NAND_ALE"/>
        <connection id="bga.A17" ball="A17" padNetRef="padNet.NAND_CS2_B"/>
        <connection id="bga.A18" ball="A18" padNetRef="padNet.NAND_DATA00"/>
        <connection id="bga.A19" ball="A19" padNetRef="padNet.NAND_DATA04"/>
        <connection id="bga.A20" ball="A20" padNetRef="padNet.SD4_DATA3"/>
        <connection id="bga.A21" ball="A21" padNetRef="padNet.SD1_DATA0"/>
        <connection id="bga.A22" ball="A22" padNetRef="padNet.SD2_DATA0"/>
        <connection id="bga.A23" ball="A23" padNetRef="padNet.SD2_DATA2"/>
        <connection id="bga.A24" ball="A24" padNetRef="padNet.RGMII_TD3"/>
        <connection id="bga.A25" ball="A25" padNetRef="padNet.GND"/>
        <connection id="bga.B01" ball="B1" padNetRef="padNet.PCIE_RX_N"/>
        <connection id="bga.B02" ball="B2" padNetRef="padNet.PCIE_RX_P"/>
        <connection id="bga.B03" ball="B3" padNetRef="padNet.PCIE_TX_P"/>
        <connection id="bga.B04" ball="B4" padNetRef="padNet.GND"/>
        <connection id="bga.B05" ball="B5" padNetRef="padNet.VDD_FA"/>
        <connection id="bga.B06" ball="B6" padNetRef="padNet.USB_OTG_DN"/>
        <connection id="bga.B07" ball="B7" padNetRef="padNet.XTALO"/>
        <connection id="bga.B08" ball="B8" padNetRef="padNet.USB_OTG_CHD_B"/>
        <connection id="bga.B09" ball="B9" padNetRef="padNet.MLB_SIG_P"/>
        <connection id="bga.B10" ball="B10" padNetRef="padNet.MLB_DATA_N"/>
        <connection id="bga.B11" ball="B11" padNetRef="padNet.MLB_CLK_P"/>
        <connection id="bga.B12" ball="B12" padNetRef="padNet.SATA_PHY_TX_N"/>
        <connection id="bga.B13" ball="B13" padNetRef="padNet.SD3_CMD"/>
        <connection id="bga.B14" ball="B14" padNetRef="padNet.SATA_PHY_RX_P"/>
        <connection id="bga.B15" ball="B15" padNetRef="padNet.SD3_DATA3"/>
        <connection id="bga.B16" ball="B16" padNetRef="padNet.NAND_READY"/>
        <connection id="bga.B17" ball="B17" padNetRef="padNet.SD4_CMD"/>
        <connection id="bga.B18" ball="B18" padNetRef="padNet.NAND_DATA05"/>
        <connection id="bga.B19" ball="B19" padNetRef="padNet.SD4_DATA1"/>
        <connection id="bga.B20" ball="B20" padNetRef="padNet.SD4_DATA6"/>
        <connection id="bga.B21" ball="B21" padNetRef="padNet.SD1_CMD"/>
        <connection id="bga.B22" ball="B22" padNetRef="padNet.SD2_DATA3"/>
        <connection id="bga.B23" ball="B23" padNetRef="padNet.RGMII_RD1"/>
        <connection id="bga.B24" ball="B24" padNetRef="padNet.RGMII_RD2"/>
        <connection id="bga.B25" ball="B25" padNetRef="padNet.RGMII_RXC"/>
        <connection id="bga.C01" ball="C1" padNetRef="padNet.GND"/>
        <connection id="bga.C02" ball="C2" padNetRef="padNet.JTAG_TRSTB"/>
        <connection id="bga.C03" ball="C3" padNetRef="padNet.JTAG_TMS"/>
        <connection id="bga.C04" ball="C4" padNetRef="padNet.GND"/>
        <connection id="bga.C05" ball="C5" padNetRef="padNet.CLK2_N"/>
        <connection id="bga.C06" ball="C6" padNetRef="padNet.GND"/>
        <connection id="bga.C07" ball="C7" padNetRef="padNet.CLK1_N"/>
        <connection id="bga.C08" ball="C8" padNetRef="padNet.GPANAIO"/>
        <connection id="bga.C09" ball="C9" padNetRef="padNet.RTC_XTALO"/>
        <connection id="bga.C10" ball="C10" padNetRef="padNet.GND"/>
        <connection id="bga.C11" ball="C11" padNetRef="padNet.POR_B"/>
        <connection id="bga.C12" ball="C12" padNetRef="padNet.BOOT_MODE0"/>
        <connection id="bga.C13" ball="C13" padNetRef="padNet.SD3_DATA5"/>
        <connection id="bga.C14" ball="C14" padNetRef="padNet.SATA_REXT"/>
        <connection id="bga.C15" ball="C15" padNetRef="padNet.NAND_CLE"/>
        <connection id="bga.C16" ball="C16" padNetRef="padNet.NAND_CS1_B"/>
        <connection id="bga.C17" ball="C17" padNetRef="padNet.NAND_DATA01"/>
        <connection id="bga.C18" ball="C18" padNetRef="padNet.NAND_DATA07"/>
        <connection id="bga.C19" ball="C19" padNetRef="padNet.SD4_DATA5"/>
        <connection id="bga.C20" ball="C20" padNetRef="padNet.SD1_DATA1"/>
        <connection id="bga.C21" ball="C21" padNetRef="padNet.SD2_CLK"/>
        <connection id="bga.C22" ball="C22" padNetRef="padNet.RGMII_TD0"/>
        <connection id="bga.C23" ball="C23" padNetRef="padNet.RGMII_TX_CTL"/>
        <connection id="bga.C24" ball="C24" padNetRef="padNet.RGMII_RD0"/>
        <connection id="bga.C25" ball="C25" padNetRef="padNet.EIM_DATA16"/>
        <connection id="bga.D01" ball="D1" padNetRef="padNet.CSI_DATA1_N"/>
        <connection id="bga.D02" ball="D2" padNetRef="padNet.CSI_DATA1_P"/>
        <connection id="bga.D03" ball="D3" padNetRef="padNet.GND"/>
        <connection id="bga.D04" ball="D4" padNetRef="padNet.CSI_REXT"/>
        <connection id="bga.D05" ball="D5" padNetRef="padNet.CLK2_P"/>
        <connection id="bga.D06" ball="D6" padNetRef="padNet.GND"/>
        <connection id="bga.D07" ball="D7" padNetRef="padNet.CLK1_P"/>
        <connection id="bga.D08" ball="D8" padNetRef="padNet.GND"/>
        <connection id="bga.D09" ball="D9" padNetRef="padNet.RTC_XTALI"/>
        <connection id="bga.D10" ball="D10" padNetRef="padNet.USB_H1_VBUS"/>
        <connection id="bga.D11" ball="D11" padNetRef="padNet.PMIC_ON_REQ"/>
        <connection id="bga.D12" ball="D12" padNetRef="padNet.ONOFF"/>
        <connection id="bga.D13" ball="D13" padNetRef="padNet.SD3_DATA4"/>
        <connection id="bga.D14" ball="D14" padNetRef="padNet.SD3_CLK"/>
        <connection id="bga.D15" ball="D15" padNetRef="padNet.SD3_RESET"/>
        <connection id="bga.D16" ball="D16" padNetRef="padNet.NAND_CS3_B"/>
        <connection id="bga.D17" ball="D17" padNetRef="padNet.NAND_DATA03"/>
        <connection id="bga.D18" ball="D18" padNetRef="padNet.SD4_DATA0"/>
        <connection id="bga.D19" ball="D19" padNetRef="padNet.SD4_DATA7"/>
        <connection id="bga.D20" ball="D20" padNetRef="padNet.SD1_CLK"/>
        <connection id="bga.D21" ball="D21" padNetRef="padNet.RGMII_TXC"/>
        <connection id="bga.D22" ball="D22" padNetRef="padNet.RGMII_RX_CTL"/>
        <connection id="bga.D23" ball="D23" padNetRef="padNet.RGMII_RD3"/>
        <connection id="bga.D24" ball="D24" padNetRef="padNet.EIM_DATA18"/>
        <connection id="bga.D25" ball="D25" padNetRef="padNet.EIM_DATA23"/>
        <connection id="bga.E01" ball="E1" padNetRef="padNet.CSI_DATA2_N"/>
        <connection id="bga.E02" ball="E2" padNetRef="padNet.CSI_DATA2_P"/>
        <connection id="bga.E03" ball="E3" padNetRef="padNet.CSI_DATA0_P"/>
        <connection id="bga.E04" ball="E4" padNetRef="padNet.CSI_DATA0_N"/>
        <connection id="bga.E05" ball="E5" padNetRef="padNet.GND"/>
        <connection id="bga.E06" ball="E6" padNetRef="padNet.GND"/>
        <connection id="bga.E07" ball="E7" padNetRef="padNet.GND"/>
        <connection id="bga.E08" ball="E8" padNetRef="padNet.NVCC_PLL"/>
        <connection id="bga.E09" ball="E9" padNetRef="padNet.USB_OTG_VBUS"/>
        <connection id="bga.E10" ball="E10" padNetRef="padNet.USB_H1_DP"/>
        <connection id="bga.E11" ball="E11" padNetRef="padNet.TAMPER"/>
        <connection id="bga.E12" ball="E12" padNetRef="padNet.TEST_MODE"/>
        <connection id="bga.E13" ball="E13" padNetRef="padNet.SD3_DATA6"/>
        <connection id="bga.E14" ball="E14" padNetRef="padNet.SD3_DATA0"/>
        <connection id="bga.E15" ball="E15" padNetRef="padNet.NAND_WP_B"/>
        <connection id="bga.E16" ball="E16" padNetRef="padNet.SD4_CLK"/>
        <connection id="bga.E17" ball="E17" padNetRef="padNet.NAND_DATA06"/>
        <connection id="bga.E18" ball="E18" padNetRef="padNet.SD4_DATA4"/>
        <connection id="bga.E19" ball="E19" padNetRef="padNet.SD1_DATA2"/>
        <connection id="bga.E20" ball="E20" padNetRef="padNet.SD2_DATA1"/>
        <connection id="bga.E21" ball="E21" padNetRef="padNet.RGMII_TD2"/>
        <connection id="bga.E22" ball="E22" padNetRef="padNet.EIM_EB2"/>
        <connection id="bga.E23" ball="E23" padNetRef="padNet.EIM_DATA22"/>
        <connection id="bga.E24" ball="E24" padNetRef="padNet.EIM_DATA26"/>
        <connection id="bga.E25" ball="E25" padNetRef="padNet.EIM_DATA27"/>
        <connection id="bga.F01" ball="F1" padNetRef="padNet.CSI_DATA3_P"/>
        <connection id="bga.F02" ball="F2" padNetRef="padNet.CSI_DATA3_N"/>
        <connection id="bga.F03" ball="F3" padNetRef="padNet.CSI_CLK0_P"/>
        <connection id="bga.F04" ball="F4" padNetRef="padNet.CSI_CLK0_N"/>
        <connection id="bga.F05" ball="F5" padNetRef="padNet.GND"/>
        <connection id="bga.F06" ball="F6" padNetRef="padNet.GND"/>
        <connection id="bga.F07" ball="F7" padNetRef="padNet.GND"/>
        <connection id="bga.F08" ball="F8" padNetRef="padNet.GND"/>
        <connection id="bga.F09" ball="F9" padNetRef="padNet.VDD_USB_CAP"/>
        <connection id="bga.F10" ball="F10" padNetRef="padNet.USB_H1_DN"/>
        <connection id="bga.F11" ball="F11" padNetRef="padNet.PMIC_STBY_REQ"/>
        <connection id="bga.F12" ball="F12" padNetRef="padNet.BOOT_MODE1"/>
        <connection id="bga.F13" ball="F13" padNetRef="padNet.SD3_DATA7"/>
        <connection id="bga.F14" ball="F14" padNetRef="padNet.SD3_DATA1"/>
        <connection id="bga.F15" ball="F15" padNetRef="padNet.NAND_CS0_B"/>
        <connection id="bga.F16" ball="F16" padNetRef="padNet.NAND_DATA02"/>
        <connection id="bga.F17" ball="F17" padNetRef="padNet.SD4_DATA2"/>
        <connection id="bga.F18" ball="F18" padNetRef="padNet.SD1_DATA3"/>
        <connection id="bga.F19" ball="F19" padNetRef="padNet.SD2_CMD"/>
        <connection id="bga.F20" ball="F20" padNetRef="padNet.RGMII_TD1"/>
        <connection id="bga.F21" ball="F21" padNetRef="padNet.EIM_DATA17"/>
        <connection id="bga.F22" ball="F22" padNetRef="padNet.EIM_DATA24"/>
        <connection id="bga.F23" ball="F23" padNetRef="padNet.EIM_EB3"/>
        <connection id="bga.F24" ball="F24" padNetRef="padNet.EIM_ADDR22"/>
        <connection id="bga.F25" ball="F25" padNetRef="padNet.EIM_ADDR24"/>
        <connection id="bga.G01" ball="G1" padNetRef="padNet.DSI_DATA0_P"/>
        <connection id="bga.G02" ball="G2" padNetRef="padNet.DSI_DATA0_N"/>
        <connection id="bga.G03" ball="G3" padNetRef="padNet.GND"/>
        <connection id="bga.G04" ball="G4" padNetRef="padNet.DSI_REXT"/>
        <connection id="bga.G05" ball="G5" padNetRef="padNet.JTAG_TDI"/>
        <connection id="bga.G06" ball="G6" padNetRef="padNet.JTAG_TDO"/>
        <connection id="bga.G07" ball="G7" padNetRef="padNet.PCIE_VPH"/>
        <connection id="bga.G08" ball="G8" padNetRef="padNet.PCIE_VPTX"/>
        <connection id="bga.G09" ball="G9" padNetRef="padNet.VDD_SNVS_CAP"/>
        <connection id="bga.G10" ball="G10" padNetRef="padNet.GND"/>
        <connection id="bga.G11" ball="G11" padNetRef="padNet.VDD_SNVS_IN"/>
        <connection id="bga.G12" ball="G12" padNetRef="padNet.SATA_VPH"/>
        <connection id="bga.G13" ball="G13" padNetRef="padNet.SATA_VP"/>
        <connection id="bga.G14" ball="G14" padNetRef="padNet.NVCC_SD3"/>
        <connection id="bga.G15" ball="G15" padNetRef="padNet.NVCC_NAND"/>
        <connection id="bga.G16" ball="G16" padNetRef="padNet.NVCC_SD1"/>
        <connection id="bga.G17" ball="G17" padNetRef="padNet.NVCC_SD2"/>
        <connection id="bga.G18" ball="G18" padNetRef="padNet.NVCC_RGMII"/>
        <connection id="bga.G19" ball="G19" padNetRef="padNet.GND"/>
        <connection id="bga.G20" ball="G20" padNetRef="padNet.EIM_DATA20"/>
        <connection id="bga.G21" ball="G21" padNetRef="padNet.EIM_DATA19"/>
        <connection id="bga.G22" ball="G22" padNetRef="padNet.EIM_DATA25"/>
        <connection id="bga.G23" ball="G23" padNetRef="padNet.EIM_DATA28"/>
        <connection id="bga.G24" ball="G24" padNetRef="padNet.EIM_ADDR17"/>
        <connection id="bga.G25" ball="G25" padNetRef="padNet.EIM_ADDR19"/>
        <connection id="bga.H01" ball="H1" padNetRef="padNet.DSI_DATA1_P"/>
        <connection id="bga.H02" ball="H2" padNetRef="padNet.DSI_DATA1_N"/>
        <connection id="bga.H03" ball="H3" padNetRef="padNet.DSI_CLK0_N"/>
        <connection id="bga.H04" ball="H4" padNetRef="padNet.DSI_CLK0_P"/>
        <connection id="bga.H05" ball="H5" padNetRef="padNet.JTAG_TCK"/>
        <connection id="bga.H06" ball="H6" padNetRef="padNet.JTAG_MOD"/>
        <connection id="bga.H07" ball="H7" padNetRef="padNet.PCIE_VP"/>
        <connection id="bga.H08" ball="H8" padNetRef="padNet.GND"/>
        <connection id="bga.H09" ball="H9" padNetRef="padNet.VDD_HIGH_IN"/>
        <connection id="bga.H10" ball="H10" padNetRef="padNet.VDD_HIGH_CAP"/>
        <connection id="bga.H11" ball="H11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.H12" ball="H12" padNetRef="padNet.GND"/>
        <connection id="bga.H13" ball="H13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.H14" ball="H14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.H15" ball="H15" padNetRef="padNet.GND"/>
        <connection id="bga.H16" ball="H16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.H17" ball="H17" padNetRef="padNet.VDD_PU_CAP"/>
        <connection id="bga.H18" ball="H18" padNetRef="padNet.GND"/>
        <connection id="bga.H19" ball="H19" padNetRef="padNet.EIM_ADDR25"/>
        <connection id="bga.H20" ball="H20" padNetRef="padNet.EIM_DATA21"/>
        <connection id="bga.H21" ball="H21" padNetRef="padNet.EIM_DATA31"/>
        <connection id="bga.H22" ball="H22" padNetRef="padNet.EIM_ADDR20"/>
        <connection id="bga.H23" ball="H23" padNetRef="padNet.EIM_ADDR21"/>
        <connection id="bga.H24" ball="H24" padNetRef="padNet.EIM_CS0"/>
        <connection id="bga.H25" ball="H25" padNetRef="padNet.EIM_ADDR16"/>
        <connection id="bga.J01" ball="J1" padNetRef="padNet.HDMI_REF"/>
        <connection id="bga.J02" ball="J2" padNetRef="padNet.GND"/>
        <connection id="bga.J03" ball="J3" padNetRef="padNet.HDMI_TX_DATA1_N"/>
        <connection id="bga.J04" ball="J4" padNetRef="padNet.HDMI_TX_DATA1_P"/>
        <connection id="bga.J05" ball="J5" padNetRef="padNet.HDMI_TX_CLK_N"/>
        <connection id="bga.J06" ball="J6" padNetRef="padNet.HDMI_TX_CLK_P"/>
        <connection id="bga.J07" ball="J7" padNetRef="padNet.NVCC_JTAG"/>
        <connection id="bga.J08" ball="J8" padNetRef="padNet.GND"/>
        <connection id="bga.J09" ball="J9" padNetRef="padNet.VDD_HIGH_IN"/>
        <connection id="bga.J10" ball="J10" padNetRef="padNet.VDD_HIGH_CAP"/>
        <connection id="bga.J11" ball="J11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.J12" ball="J12" padNetRef="padNet.GND"/>
        <connection id="bga.J13" ball="J13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.J14" ball="J14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.J15" ball="J15" padNetRef="padNet.GND"/>
        <connection id="bga.J16" ball="J16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.J17" ball="J17" padNetRef="padNet.VDD_PU_CAP"/>
        <connection id="bga.J18" ball="J18" padNetRef="padNet.GND"/>
        <connection id="bga.J19" ball="J19" padNetRef="padNet.EIM_DATA29"/>
        <connection id="bga.J20" ball="J20" padNetRef="padNet.EIM_DATA30"/>
        <connection id="bga.J21" ball="J21" padNetRef="padNet.EIM_ADDR23"/>
        <connection id="bga.J22" ball="J22" padNetRef="padNet.EIM_ADDR18"/>
        <connection id="bga.J23" ball="J23" padNetRef="padNet.EIM_CS1"/>
        <connection id="bga.J24" ball="J24" padNetRef="padNet.EIM_OE"/>
        <connection id="bga.J25" ball="J25" padNetRef="padNet.EIM_AD01"/>
        <connection id="bga.K01" ball="K1" padNetRef="padNet.HDMI_TX_HPD"/>
        <connection id="bga.K02" ball="K2" padNetRef="padNet.HDMI_TX_DDC_CEC"/>
        <connection id="bga.K03" ball="K3" padNetRef="padNet.HDMI_TX_DATA2_N"/>
        <connection id="bga.K04" ball="K4" padNetRef="padNet.HDMI_TX_DATA2_P"/>
        <connection id="bga.K05" ball="K5" padNetRef="padNet.HDMI_TX_DATA0_N"/>
        <connection id="bga.K06" ball="K6" padNetRef="padNet.HDMI_TX_DATA0_P"/>
        <connection id="bga.K07" ball="K7" padNetRef="padNet.NVCC_MIPI"/>
        <connection id="bga.K08" ball="K8" padNetRef="padNet.GND"/>
        <connection id="bga.K09" ball="K9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.K10" ball="K10" padNetRef="padNet.GND"/>
        <connection id="bga.K11" ball="K11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.K12" ball="K12" padNetRef="padNet.GND"/>
        <connection id="bga.K13" ball="K13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.K14" ball="K14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.K15" ball="K15" padNetRef="padNet.GND"/>
        <connection id="bga.K16" ball="K16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.K17" ball="K17" padNetRef="padNet.VDD_PU_CAP"/>
        <connection id="bga.K18" ball="K18" padNetRef="padNet.GND"/>
        <connection id="bga.K19" ball="K19" padNetRef="padNet.NVCC_EIM0"/>
        <connection id="bga.K20" ball="K20" padNetRef="padNet.EIM_RW"/>
        <connection id="bga.K21" ball="K21" padNetRef="padNet.EIM_EB0"/>
        <connection id="bga.K22" ball="K22" padNetRef="padNet.EIM_LBA"/>
        <connection id="bga.K23" ball="K23" padNetRef="padNet.EIM_EB1"/>
        <connection id="bga.K24" ball="K24" padNetRef="padNet.EIM_AD03"/>
        <connection id="bga.K25" ball="K25" padNetRef="padNet.EIM_AD06"/>
        <connection id="bga.L01" ball="L1" padNetRef="padNet.CSI0_DATA13"/>
        <connection id="bga.L02" ball="L2" padNetRef="padNet.GND"/>
        <connection id="bga.L03" ball="L3" padNetRef="padNet.CSI0_DATA17"/>
        <connection id="bga.L04" ball="L4" padNetRef="padNet.CSI0_DATA16"/>
        <connection id="bga.L05" ball="L5" padNetRef="padNet.GND"/>
        <connection id="bga.L06" ball="L6" padNetRef="padNet.CSI0_DATA19"/>
        <connection id="bga.L07" ball="L7" padNetRef="padNet.HDMI_VP"/>
        <connection id="bga.L08" ball="L8" padNetRef="padNet.GND"/>
        <connection id="bga.L09" ball="L9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.L10" ball="L10" padNetRef="padNet.GND"/>
        <connection id="bga.L11" ball="L11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.L12" ball="L12" padNetRef="padNet.GND"/>
        <connection id="bga.L13" ball="L13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.L14" ball="L14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.L15" ball="L15" padNetRef="padNet.GND"/>
        <connection id="bga.L16" ball="L16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.L17" ball="L17" padNetRef="padNet.VDD_PU_CAP"/>
        <connection id="bga.L18" ball="L18" padNetRef="padNet.GND"/>
        <connection id="bga.L19" ball="L19" padNetRef="padNet.NVCC_EIM1"/>
        <connection id="bga.L20" ball="L20" padNetRef="padNet.EIM_AD00"/>
        <connection id="bga.L21" ball="L21" padNetRef="padNet.EIM_AD02"/>
        <connection id="bga.L22" ball="L22" padNetRef="padNet.EIM_AD04"/>
        <connection id="bga.L23" ball="L23" padNetRef="padNet.EIM_AD05"/>
        <connection id="bga.L24" ball="L24" padNetRef="padNet.EIM_AD08"/>
        <connection id="bga.L25" ball="L25" padNetRef="padNet.EIM_AD07"/>
        <connection id="bga.M01" ball="M1" padNetRef="padNet.CSI0_DATA10"/>
        <connection id="bga.M02" ball="M2" padNetRef="padNet.CSI0_DATA12"/>
        <connection id="bga.M03" ball="M3" padNetRef="padNet.CSI0_DATA11"/>
        <connection id="bga.M04" ball="M4" padNetRef="padNet.CSI0_DATA14"/>
        <connection id="bga.M05" ball="M5" padNetRef="padNet.CSI0_DATA15"/>
        <connection id="bga.M06" ball="M6" padNetRef="padNet.CSI0_DATA18"/>
        <connection id="bga.M07" ball="M7" padNetRef="padNet.HDMI_VPH"/>
        <connection id="bga.M08" ball="M8" padNetRef="padNet.GND"/>
        <connection id="bga.M09" ball="M9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.M10" ball="M10" padNetRef="padNet.GND"/>
        <connection id="bga.M11" ball="M11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.M12" ball="M12" padNetRef="padNet.GND"/>
        <connection id="bga.M13" ball="M13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.M14" ball="M14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.M15" ball="M15" padNetRef="padNet.GND"/>
        <connection id="bga.M16" ball="M16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.M17" ball="M17" padNetRef="padNet.VDD_PU_CAP"/>
        <connection id="bga.M18" ball="M18" padNetRef="padNet.GND"/>
        <connection id="bga.M19" ball="M19" padNetRef="padNet.NVCC_EIM2"/>
        <connection id="bga.M20" ball="M20" padNetRef="padNet.EIM_AD11"/>
        <connection id="bga.M21" ball="M21" padNetRef="padNet.EIM_AD09"/>
        <connection id="bga.M22" ball="M22" padNetRef="padNet.EIM_AD10"/>
        <connection id="bga.M23" ball="M23" padNetRef="padNet.EIM_AD13"/>
        <connection id="bga.M24" ball="M24" padNetRef="padNet.EIM_AD12"/>
        <connection id="bga.M25" ball="M25" padNetRef="padNet.EIM_WAIT"/>
        <connection id="bga.N01" ball="N1" padNetRef="padNet.CSI0_DATA04"/>
        <connection id="bga.N02" ball="N2" padNetRef="padNet.CSI0_VSYNC"/>
        <connection id="bga.N03" ball="N3" padNetRef="padNet.CSI0_DATA07"/>
        <connection id="bga.N04" ball="N4" padNetRef="padNet.CSI0_DATA06"/>
        <connection id="bga.N05" ball="N5" padNetRef="padNet.CSI0_DATA09"/>
        <connection id="bga.N06" ball="N6" padNetRef="padNet.CSI0_DATA08"/>
        <connection id="bga.N07" ball="N7" padNetRef="padNet.NVCC_CSI"/>
        <connection id="bga.N08" ball="N8" padNetRef="padNet.GND"/>
        <connection id="bga.N09" ball="N9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.N10" ball="N10" padNetRef="padNet.GND"/>
        <connection id="bga.N11" ball="N11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.N12" ball="N12" padNetRef="padNet.VDD_CACHE_CAP"/>
        <connection id="bga.N13" ball="N13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.N14" ball="N14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.N15" ball="N15" padNetRef="padNet.GND"/>
        <connection id="bga.N16" ball="N16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.N17" ball="N17" padNetRef="padNet.VDD_PU_CAP"/>
        <connection id="bga.N18" ball="N18" padNetRef="padNet.GND"/>
        <connection id="bga.N19" ball="N19" padNetRef="padNet.DI0_DISP_CLK"/>
        <connection id="bga.N20" ball="N20" padNetRef="padNet.DI0_PIN03"/>
        <connection id="bga.N21" ball="N21" padNetRef="padNet.DI0_PIN15"/>
        <connection id="bga.N22" ball="N22" padNetRef="padNet.EIM_BCLK"/>
        <connection id="bga.N23" ball="N23" padNetRef="padNet.EIM_AD14"/>
        <connection id="bga.N24" ball="N24" padNetRef="padNet.EIM_AD15"/>
        <connection id="bga.N25" ball="N25" padNetRef="padNet.DI0_PIN02"/>
        <connection id="bga.P01" ball="P1" padNetRef="padNet.CSI0_PIXCLK"/>
        <connection id="bga.P02" ball="P2" padNetRef="padNet.CSI0_DATA05"/>
        <connection id="bga.P03" ball="P3" padNetRef="padNet.CSI0_DATA_EN"/>
        <connection id="bga.P04" ball="P4" padNetRef="padNet.CSI0_HSYNC"/>
        <connection id="bga.P05" ball="P5" padNetRef="padNet.GPIO19"/>
        <connection id="bga.P06" ball="P6" padNetRef="padNet.GPIO18"/>
        <connection id="bga.P07" ball="P7" padNetRef="padNet.NVCC_GPIO"/>
        <connection id="bga.P08" ball="P8" padNetRef="padNet.GND"/>
        <connection id="bga.P09" ball="P9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.P10" ball="P10" padNetRef="padNet.GND"/>
        <connection id="bga.P11" ball="P11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.P12" ball="P12" padNetRef="padNet.GND"/>
        <connection id="bga.P13" ball="P13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.P14" ball="P14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.P15" ball="P15" padNetRef="padNet.GND"/>
        <connection id="bga.P16" ball="P16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.P17" ball="P17" padNetRef="padNet.VDD_PU_CAP"/>
        <connection id="bga.P18" ball="P18" padNetRef="padNet.GND"/>
        <connection id="bga.P19" ball="P19" padNetRef="padNet.NVCC_LCD"/>
        <connection id="bga.P20" ball="P20" padNetRef="padNet.DISP0_DATA04"/>
        <connection id="bga.P21" ball="P21" padNetRef="padNet.DISP0_DATA03"/>
        <connection id="bga.P22" ball="P22" padNetRef="padNet.DISP0_DATA01"/>
        <connection id="bga.P23" ball="P23" padNetRef="padNet.DISP0_DATA02"/>
        <connection id="bga.P24" ball="P24" padNetRef="padNet.DISP0_DATA00"/>
        <connection id="bga.P25" ball="P25" padNetRef="padNet.DI0_PIN04"/>
        <connection id="bga.R01" ball="R1" padNetRef="padNet.GPIO17"/>
        <connection id="bga.R02" ball="R2" padNetRef="padNet.GPIO16"/>
        <connection id="bga.R03" ball="R3" padNetRef="padNet.GPIO07"/>
        <connection id="bga.R04" ball="R4" padNetRef="padNet.GPIO05"/>
        <connection id="bga.R05" ball="R5" padNetRef="padNet.GPIO08"/>
        <connection id="bga.R06" ball="R6" padNetRef="padNet.GPIO04"/>
        <connection id="bga.R07" ball="R7" padNetRef="padNet.GPIO03"/>
        <connection id="bga.R08" ball="R8" padNetRef="padNet.GND"/>
        <connection id="bga.R09" ball="R9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.R10" ball="R10" padNetRef="padNet.VDD_SOC_CAP"/>
        <connection id="bga.R11" ball="R11" padNetRef="padNet.VDD_ARM23_CAP"/>
        <connection id="bga.R12" ball="R12" padNetRef="padNet.GND"/>
        <connection id="bga.R13" ball="R13" padNetRef="padNet.VDD_ARM_CAP"/>
        <connection id="bga.R14" ball="R14" padNetRef="padNet.VDD_ARM_IN"/>
        <connection id="bga.R15" ball="R15" padNetRef="padNet.GND"/>
        <connection id="bga.R16" ball="R16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.R17" ball="R17" padNetRef="padNet.GND"/>
        <connection id="bga.R18" ball="R18" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.R19" ball="R19" padNetRef="padNet.NVCC_ENET"/>
        <connection id="bga.R20" ball="R20" padNetRef="padNet.DISP0_DATA13"/>
        <connection id="bga.R21" ball="R21" padNetRef="padNet.DISP0_DATA10"/>
        <connection id="bga.R22" ball="R22" padNetRef="padNet.DISP0_DATA08"/>
        <connection id="bga.R23" ball="R23" padNetRef="padNet.DISP0_DATA06"/>
        <connection id="bga.R24" ball="R24" padNetRef="padNet.DISP0_DATA07"/>
        <connection id="bga.R25" ball="R25" padNetRef="padNet.DISP0_DATA05"/>
        <connection id="bga.T01" ball="T1" padNetRef="padNet.GPIO02"/>
        <connection id="bga.T02" ball="T2" padNetRef="padNet.GPIO09"/>
        <connection id="bga.T03" ball="T3" padNetRef="padNet.GPIO06"/>
        <connection id="bga.T04" ball="T4" padNetRef="padNet.GPIO01"/>
        <connection id="bga.T05" ball="T5" padNetRef="padNet.GPIO00"/>
        <connection id="bga.T06" ball="T6" padNetRef="padNet.KEY_COL4"/>
        <connection id="bga.T07" ball="T7" padNetRef="padNet.KEY_ROW3"/>
        <connection id="bga.T08" ball="T8" padNetRef="padNet.GND"/>
        <connection id="bga.T09" ball="T9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.T10" ball="T10" padNetRef="padNet.VDD_SOC_CAP"/>
        <connection id="bga.T11" ball="T11" padNetRef="padNet.GND"/>
        <connection id="bga.T12" ball="T12" padNetRef="padNet.GND"/>
        <connection id="bga.T13" ball="T13" padNetRef="padNet.VDD_SOC_CAP"/>
        <connection id="bga.T14" ball="T14" padNetRef="padNet.VDD_SOC_CAP"/>
        <connection id="bga.T15" ball="T15" padNetRef="padNet.GND"/>
        <connection id="bga.T16" ball="T16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.T17" ball="T17" padNetRef="padNet.GND"/>
        <connection id="bga.T18" ball="T18" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.T19" ball="T19" padNetRef="padNet.GND"/>
        <connection id="bga.T20" ball="T20" padNetRef="padNet.DISP0_DATA21"/>
        <connection id="bga.T21" ball="T21" padNetRef="padNet.DISP0_DATA16"/>
        <connection id="bga.T22" ball="T22" padNetRef="padNet.DISP0_DATA15"/>
        <connection id="bga.T23" ball="T23" padNetRef="padNet.DISP0_DATA11"/>
        <connection id="bga.T24" ball="T24" padNetRef="padNet.DISP0_DATA12"/>
        <connection id="bga.T25" ball="T25" padNetRef="padNet.DISP0_DATA09"/>
        <connection id="bga.U01" ball="U1" padNetRef="padNet.LVDS0_DATA0_P"/>
        <connection id="bga.U02" ball="U2" padNetRef="padNet.LVDS0_DATA0_N"/>
        <connection id="bga.U03" ball="U3" padNetRef="padNet.LVDS0_DATA1_P"/>
        <connection id="bga.U04" ball="U4" padNetRef="padNet.LVDS0_DATA1_N"/>
        <connection id="bga.U05" ball="U5" padNetRef="padNet.KEY_COL3"/>
        <connection id="bga.U06" ball="U6" padNetRef="padNet.KEY_ROW1"/>
        <connection id="bga.U07" ball="U7" padNetRef="padNet.KEY_COL1"/>
        <connection id="bga.U08" ball="U8" padNetRef="padNet.GND"/>
        <connection id="bga.U09" ball="U9" padNetRef="padNet.VDD_ARM23_IN"/>
        <connection id="bga.U10" ball="U10" padNetRef="padNet.VDD_SOC_CAP"/>
        <connection id="bga.U11" ball="U11" padNetRef="padNet.GND"/>
        <connection id="bga.U12" ball="U12" padNetRef="padNet.GND"/>
        <connection id="bga.U13" ball="U13" padNetRef="padNet.VDD_SOC_CAP"/>
        <connection id="bga.U14" ball="U14" padNetRef="padNet.VDD_SOC_CAP"/>
        <connection id="bga.U15" ball="U15" padNetRef="padNet.GND"/>
        <connection id="bga.U16" ball="U16" padNetRef="padNet.VDD_SOC_IN"/>
        <connection id="bga.U17" ball="U17" padNetRef="padNet.GND"/>
        <connection id="bga.U18" ball="U18" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.U19" ball="U19" padNetRef="padNet.GND"/>
        <connection id="bga.U20" ball="U20" padNetRef="padNet.ENET_TX_DATA0"/>
        <connection id="bga.U21" ball="U21" padNetRef="padNet.ENET_CRS_DV"/>
        <connection id="bga.U22" ball="U22" padNetRef="padNet.DISP0_DATA20"/>
        <connection id="bga.U23" ball="U23" padNetRef="padNet.DISP0_DATA19"/>
        <connection id="bga.U24" ball="U24" padNetRef="padNet.DISP0_DATA17"/>
        <connection id="bga.U25" ball="U25" padNetRef="padNet.DISP0_DATA14"/>
        <connection id="bga.V01" ball="V1" padNetRef="padNet.LVDS0_DATA2_P"/>
        <connection id="bga.V02" ball="V2" padNetRef="padNet.LVDS0_DATA2_N"/>
        <connection id="bga.V03" ball="V3" padNetRef="padNet.LVDS0_CLK_P"/>
        <connection id="bga.V04" ball="V4" padNetRef="padNet.LVDS0_CLK_N"/>
        <connection id="bga.V05" ball="V5" padNetRef="padNet.KEY_ROW4"/>
        <connection id="bga.V06" ball="V6" padNetRef="padNet.KEY_ROW0"/>
        <connection id="bga.V07" ball="V7" padNetRef="padNet.NVCC_LVDS_2P5"/>
        <connection id="bga.V08" ball="V8" padNetRef="padNet.GND"/>
        <connection id="bga.V09" ball="V9" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V10" ball="V10" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V11" ball="V11" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V12" ball="V12" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V13" ball="V13" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V14" ball="V14" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V15" ball="V15" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V16" ball="V16" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V17" ball="V17" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V18" ball="V18" padNetRef="padNet.NVCC_DRAM"/>
        <connection id="bga.V19" ball="V19" padNetRef="padNet.GND"/>
        <connection id="bga.V20" ball="V20" padNetRef="padNet.ENET_MDC"/>
        <connection id="bga.V21" ball="V21" padNetRef="padNet.ENET_TX_EN"/>
        <connection id="bga.V22" ball="V22" padNetRef="padNet.ENET_REF_CLK"/>
        <connection id="bga.V23" ball="V23" padNetRef="padNet.ENET_MDIO"/>
        <connection id="bga.V24" ball="V24" padNetRef="padNet.DISP0_DATA22"/>
        <connection id="bga.V25" ball="V25" padNetRef="padNet.DISP0_DATA18"/>
        <connection id="bga.W01" ball="W1" padNetRef="padNet.LVDS0_DATA3_P"/>
        <connection id="bga.W02" ball="W2" padNetRef="padNet.LVDS0_DATA3_N"/>
        <connection id="bga.W03" ball="W3" padNetRef="padNet.GND"/>
        <connection id="bga.W04" ball="W4" padNetRef="padNet.KEY_ROW2"/>
        <connection id="bga.W05" ball="W5" padNetRef="padNet.KEY_COL0"/>
        <connection id="bga.W06" ball="W6" padNetRef="padNet.KEY_COL2"/>
        <connection id="bga.W07" ball="W7" padNetRef="padNet.GND"/>
        <connection id="bga.W08" ball="W8" padNetRef="padNet.GND"/>
        <connection id="bga.W09" ball="W9" padNetRef="padNet.GND"/>
        <connection id="bga.W10" ball="W10" padNetRef="padNet.GND"/>
        <connection id="bga.W11" ball="W11" padNetRef="padNet.GND"/>
        <connection id="bga.W12" ball="W12" padNetRef="padNet.GND"/>
        <connection id="bga.W13" ball="W13" padNetRef="padNet.GND"/>
        <connection id="bga.W14" ball="W14" padNetRef="padNet.DRAM_ADDR04"/>
        <connection id="bga.W15" ball="W15" padNetRef="padNet.GND"/>
        <connection id="bga.W16" ball="W16" padNetRef="padNet.GND"/>
        <connection id="bga.W17" ball="W17" padNetRef="padNet.GND"/>
        <connection id="bga.W18" ball="W18" padNetRef="padNet.GND"/>
        <connection id="bga.W19" ball="W19" padNetRef="padNet.GND"/>
        <connection id="bga.W20" ball="W20" padNetRef="padNet.ENET_TX_DATA1"/>
        <connection id="bga.W21" ball="W21" padNetRef="padNet.ENET_RX_DATA0"/>
        <connection id="bga.W22" ball="W22" padNetRef="padNet.ENET_RX_DATA1"/>
        <connection id="bga.W23" ball="W23" padNetRef="padNet.ENET_RX_ER"/>
        <connection id="bga.W24" ball="W24" padNetRef="padNet.DISP0_DATA23"/>
        <connection id="bga.W25" ball="W25" padNetRef="padNet.DRAM_DATA63"/>
        <connection id="bga.Y01" ball="Y1" padNetRef="padNet.LVDS1_DATA0_N"/>
        <connection id="bga.Y02" ball="Y2" padNetRef="padNet.LVDS1_DATA0_P"/>
        <connection id="bga.Y03" ball="Y3" padNetRef="padNet.LVDS1_CLK_N"/>
        <connection id="bga.Y04" ball="Y4" padNetRef="padNet.LVDS1_CLK_P"/>
        <connection id="bga.Y05" ball="Y5" padNetRef="padNet.GND"/>
        <connection id="bga.Y06" ball="Y6" padNetRef="padNet.DRAM_RESET"/>
        <connection id="bga.Y07" ball="Y7" padNetRef="padNet.DRAM_DATA20"/>
        <connection id="bga.Y08" ball="Y8" padNetRef="padNet.DRAM_DATA21"/>
        <connection id="bga.Y09" ball="Y9" padNetRef="padNet.DRAM_DATA19"/>
        <connection id="bga.Y10" ball="Y10" padNetRef="padNet.DRAM_DATA25"/>
        <connection id="bga.Y11" ball="Y11" padNetRef="padNet.DRAM_SDCKE0"/>
        <connection id="bga.Y12" ball="Y12" padNetRef="padNet.DRAM_ADDR15"/>
        <connection id="bga.Y13" ball="Y13" padNetRef="padNet.DRAM_ADDR07"/>
        <connection id="bga.Y14" ball="Y14" padNetRef="padNet.DRAM_ADDR03"/>
        <connection id="bga.Y15" ball="Y15" padNetRef="padNet.DRAM_SDBA1"/>
        <connection id="bga.Y16" ball="Y16" padNetRef="padNet.DRAM_CS0"/>
        <connection id="bga.Y17" ball="Y17" padNetRef="padNet.DRAM_DATA36"/>
        <connection id="bga.Y18" ball="Y18" padNetRef="padNet.DRAM_DATA37"/>
        <connection id="bga.Y19" ball="Y19" padNetRef="padNet.DRAM_DATA40"/>
        <connection id="bga.Y20" ball="Y20" padNetRef="padNet.DRAM_DATA44"/>
        <connection id="bga.Y21" ball="Y21" padNetRef="padNet.DRAM_DQM7"/>
        <connection id="bga.Y22" ball="Y22" padNetRef="padNet.DRAM_DATA59"/>
        <connection id="bga.Y23" ball="Y23" padNetRef="padNet.DRAM_DATA62"/>
        <connection id="bga.Y24" ball="Y24" padNetRef="padNet.GND"/>
        <connection id="bga.Y25" ball="Y25" padNetRef="padNet.DRAM_DATA58"/>
        <connection id="bga.ZAA01" ball="AA1" padNetRef="padNet.LVDS1_DATA1_P"/>
        <connection id="bga.ZAA02" ball="AA2" padNetRef="padNet.LVDS1_DATA1_N"/>
        <connection id="bga.ZAA03" ball="AA3" padNetRef="padNet.LVDS1_DATA3_N"/>
        <connection id="bga.ZAA04" ball="AA4" padNetRef="padNet.LVDS1_DATA3_P"/>
        <connection id="bga.ZAA05" ball="AA5" padNetRef="padNet.DRAM_DATA03"/>
        <connection id="bga.ZAA06" ball="AA6" padNetRef="padNet.DRAM_DATA10"/>
        <connection id="bga.ZAA07" ball="AA7" padNetRef="padNet.GND"/>
        <connection id="bga.ZAA08" ball="AA8" padNetRef="padNet.DRAM_DATA17"/>
        <connection id="bga.ZAA09" ball="AA9" padNetRef="padNet.DRAM_DATA23"/>
        <connection id="bga.ZAA10" ball="AA10" padNetRef="padNet.GND"/>
        <connection id="bga.ZAA11" ball="AA11" padNetRef="padNet.DRAM_SDCKE1"/>
        <connection id="bga.ZAA12" ball="AA12" padNetRef="padNet.DRAM_ADDR14"/>
        <connection id="bga.ZAA13" ball="AA13" padNetRef="padNet.GND"/>
        <connection id="bga.ZAA14" ball="AA14" padNetRef="padNet.DRAM_ADDR02"/>
        <connection id="bga.ZAA15" ball="AA15" padNetRef="padNet.DRAM_ADDR10"/>
        <connection id="bga.ZAA16" ball="AA16" padNetRef="padNet.GND"/>
        <connection id="bga.ZAA17" ball="AA17" padNetRef="padNet.DRAM_DATA32"/>
        <connection id="bga.ZAA18" ball="AA18" padNetRef="padNet.DRAM_DATA33"/>
        <connection id="bga.ZAA19" ball="AA19" padNetRef="padNet.GND"/>
        <connection id="bga.ZAA20" ball="AA20" padNetRef="padNet.DRAM_DATA45"/>
        <connection id="bga.ZAA21" ball="AA21" padNetRef="padNet.DRAM_DATA57"/>
        <connection id="bga.ZAA22" ball="AA22" padNetRef="padNet.GND"/>
        <connection id="bga.ZAA23" ball="AA23" padNetRef="padNet.DRAM_DATA61"/>
        <connection id="bga.ZAA24" ball="AA24" padNetRef="padNet.DRAM_SDQS7_N"/>
        <connection id="bga.ZAA25" ball="AA25" padNetRef="padNet.DRAM_SDQS7_P"/>
        <connection id="bga.ZAB01" ball="AB1" padNetRef="padNet.LVDS1_DATA2_N"/>
        <connection id="bga.ZAB02" ball="AB2" padNetRef="padNet.LVDS1_DATA2_P"/>
        <connection id="bga.ZAB03" ball="AB3" padNetRef="padNet.GND"/>
        <connection id="bga.ZAB04" ball="AB4" padNetRef="padNet.DRAM_DATA06"/>
        <connection id="bga.ZAB05" ball="AB5" padNetRef="padNet.DRAM_DATA12"/>
        <connection id="bga.ZAB06" ball="AB6" padNetRef="padNet.DRAM_DATA14"/>
        <connection id="bga.ZAB07" ball="AB7" padNetRef="padNet.DRAM_DATA16"/>
        <connection id="bga.ZAB08" ball="AB8" padNetRef="padNet.DRAM_DQM2"/>
        <connection id="bga.ZAB09" ball="AB9" padNetRef="padNet.DRAM_DATA18"/>
        <connection id="bga.ZAB10" ball="AB10" padNetRef="padNet.DRAM_SDQS3_N"/>
        <connection id="bga.ZAB11" ball="AB11" padNetRef="padNet.DRAM_DATA27"/>
        <connection id="bga.ZAB12" ball="AB12" padNetRef="padNet.DRAM_SDBA2"/>
        <connection id="bga.ZAB13" ball="AB13" padNetRef="padNet.DRAM_ADDR08"/>
        <connection id="bga.ZAB14" ball="AB14" padNetRef="padNet.DRAM_ADDR01"/>
        <connection id="bga.ZAB15" ball="AB15" padNetRef="padNet.DRAM_RAS"/>
        <connection id="bga.ZAB16" ball="AB16" padNetRef="padNet.DRAM_SDWE"/>
        <connection id="bga.ZAB17" ball="AB17" padNetRef="padNet.DRAM_ODT1"/>
        <connection id="bga.ZAB18" ball="AB18" padNetRef="padNet.DRAM_DQM4"/>
        <connection id="bga.ZAB19" ball="AB19" padNetRef="padNet.DRAM_DATA38"/>
        <connection id="bga.ZAB20" ball="AB20" padNetRef="padNet.DRAM_DATA41"/>
        <connection id="bga.ZAB21" ball="AB21" padNetRef="padNet.DRAM_DATA42"/>
        <connection id="bga.ZAB22" ball="AB22" padNetRef="padNet.DRAM_DATA52"/>
        <connection id="bga.ZAB23" ball="AB23" padNetRef="padNet.DRAM_DATA60"/>
        <connection id="bga.ZAB24" ball="AB24" padNetRef="padNet.GND"/>
        <connection id="bga.ZAB25" ball="AB25" padNetRef="padNet.DRAM_DATA56"/>
        <connection id="bga.ZAC01" ball="AC1" padNetRef="padNet.DRAM_DATA04"/>
        <connection id="bga.ZAC02" ball="AC2" padNetRef="padNet.DRAM_VREF"/>
        <connection id="bga.ZAC03" ball="AC3" padNetRef="padNet.DRAM_DQM0"/>
        <connection id="bga.ZAC04" ball="AC4" padNetRef="padNet.DRAM_DATA02"/>
        <connection id="bga.ZAC05" ball="AC5" padNetRef="padNet.DRAM_DATA13"/>
        <connection id="bga.ZAC06" ball="AC6" padNetRef="padNet.DRAM_DQM1"/>
        <connection id="bga.ZAC07" ball="AC7" padNetRef="padNet.DRAM_DATA15"/>
        <connection id="bga.ZAC08" ball="AC8" padNetRef="padNet.DRAM_DATA22"/>
        <connection id="bga.ZAC09" ball="AC9" padNetRef="padNet.DRAM_DATA28"/>
        <connection id="bga.ZAC10" ball="AC10" padNetRef="padNet.DRAM_SDQS3_P"/>
        <connection id="bga.ZAC11" ball="AC11" padNetRef="padNet.DRAM_DATA31"/>
        <connection id="bga.ZAC12" ball="AC12" padNetRef="padNet.DRAM_ADDR11"/>
        <connection id="bga.ZAC13" ball="AC13" padNetRef="padNet.DRAM_ADDR06"/>
        <connection id="bga.ZAC14" ball="AC14" padNetRef="padNet.DRAM_ADDR00"/>
        <connection id="bga.ZAC15" ball="AC15" padNetRef="padNet.DRAM_SDBA0"/>
        <connection id="bga.ZAC16" ball="AC16" padNetRef="padNet.DRAM_ODT0"/>
        <connection id="bga.ZAC17" ball="AC17" padNetRef="padNet.DRAM_ADDR13"/>
        <connection id="bga.ZAC18" ball="AC18" padNetRef="padNet.DRAM_DATA34"/>
        <connection id="bga.ZAC19" ball="AC19" padNetRef="padNet.DRAM_DATA39"/>
        <connection id="bga.ZAC20" ball="AC20" padNetRef="padNet.DRAM_DQM5"/>
        <connection id="bga.ZAC21" ball="AC21" padNetRef="padNet.DRAM_DATA47"/>
        <connection id="bga.ZAC22" ball="AC22" padNetRef="padNet.DRAM_DATA48"/>
        <connection id="bga.ZAC23" ball="AC23" padNetRef="padNet.DRAM_DATA53"/>
        <connection id="bga.ZAC24" ball="AC24" padNetRef="padNet.DRAM_DATA51"/>
        <connection id="bga.ZAC25" ball="AC25" padNetRef="padNet.DRAM_DATA55"/>
        <connection id="bga.ZAD01" ball="AD1" padNetRef="padNet.DRAM_DATA05"/>
        <connection id="bga.ZAD02" ball="AD2" padNetRef="padNet.DRAM_DATA00"/>
        <connection id="bga.ZAD03" ball="AD3" padNetRef="padNet.DRAM_SDQS0_N"/>
        <connection id="bga.ZAD04" ball="AD4" padNetRef="padNet.GND"/>
        <connection id="bga.ZAD05" ball="AD5" padNetRef="padNet.DRAM_DATA08"/>
        <connection id="bga.ZAD06" ball="AD6" padNetRef="padNet.DRAM_SDQS1_P"/>
        <connection id="bga.ZAD07" ball="AD7" padNetRef="padNet.GND"/>
        <connection id="bga.ZAD08" ball="AD8" padNetRef="padNet.DRAM_SDQS2_P"/>
        <connection id="bga.ZAD09" ball="AD9" padNetRef="padNet.DRAM_DATA29"/>
        <connection id="bga.ZAD10" ball="AD10" padNetRef="padNet.GND"/>
        <connection id="bga.ZAD11" ball="AD11" padNetRef="padNet.DRAM_DATA30"/>
        <connection id="bga.ZAD12" ball="AD12" padNetRef="padNet.DRAM_ADDR12"/>
        <connection id="bga.ZAD13" ball="AD13" padNetRef="padNet.GND"/>
        <connection id="bga.ZAD14" ball="AD14" padNetRef="padNet.DRAM_SDCLK1_P"/>
        <connection id="bga.ZAD15" ball="AD15" padNetRef="padNet.DRAM_SDCLK0_P"/>
        <connection id="bga.ZAD16" ball="AD16" padNetRef="padNet.GND"/>
        <connection id="bga.ZAD17" ball="AD17" padNetRef="padNet.DRAM_CS1"/>
        <connection id="bga.ZAD18" ball="AD18" padNetRef="padNet.DRAM_SDQS4_P"/>
        <connection id="bga.ZAD19" ball="AD19" padNetRef="padNet.GND"/>
        <connection id="bga.ZAD20" ball="AD20" padNetRef="padNet.DRAM_SDQS5_P"/>
        <connection id="bga.ZAD21" ball="AD21" padNetRef="padNet.DRAM_DATA43"/>
        <connection id="bga.ZAD22" ball="AD22" padNetRef="padNet.GND"/>
        <connection id="bga.ZAD23" ball="AD23" padNetRef="padNet.DRAM_SDQS6_P"/>
        <connection id="bga.ZAD24" ball="AD24" padNetRef="padNet.DRAM_DQM6"/>
        <connection id="bga.ZAD25" ball="AD25" padNetRef="padNet.DRAM_DATA54"/>
        <connection id="bga.ZAE01" ball="AE1" padNetRef="padNet.GND"/>
        <connection id="bga.ZAE02" ball="AE2" padNetRef="padNet.DRAM_DATA01"/>
        <connection id="bga.ZAE03" ball="AE3" padNetRef="padNet.DRAM_SDQS0_P"/>
        <connection id="bga.ZAE04" ball="AE4" padNetRef="padNet.DRAM_DATA07"/>
        <connection id="bga.ZAE05" ball="AE5" padNetRef="padNet.DRAM_DATA09"/>
        <connection id="bga.ZAE06" ball="AE6" padNetRef="padNet.DRAM_SDQS1_N"/>
        <connection id="bga.ZAE07" ball="AE7" padNetRef="padNet.DRAM_DATA11"/>
        <connection id="bga.ZAE08" ball="AE8" padNetRef="padNet.DRAM_SDQS2_N"/>
        <connection id="bga.ZAE09" ball="AE9" padNetRef="padNet.DRAM_DATA24"/>
        <connection id="bga.ZAE10" ball="AE10" padNetRef="padNet.DRAM_DQM3"/>
        <connection id="bga.ZAE11" ball="AE11" padNetRef="padNet.DRAM_DATA26"/>
        <connection id="bga.ZAE12" ball="AE12" padNetRef="padNet.DRAM_ADDR09"/>
        <connection id="bga.ZAE13" ball="AE13" padNetRef="padNet.DRAM_ADDR05"/>
        <connection id="bga.ZAE14" ball="AE14" padNetRef="padNet.DRAM_SDCLK1_N"/>
        <connection id="bga.ZAE15" ball="AE15" padNetRef="padNet.DRAM_SDCLK0_N"/>
        <connection id="bga.ZAE16" ball="AE16" padNetRef="padNet.DRAM_CAS"/>
        <connection id="bga.ZAE17" ball="AE17" padNetRef="padNet.DRAM_ZQPAD"/>
        <connection id="bga.ZAE18" ball="AE18" padNetRef="padNet.DRAM_SDQS4_N"/>
        <connection id="bga.ZAE19" ball="AE19" padNetRef="padNet.DRAM_DATA35"/>
        <connection id="bga.ZAE20" ball="AE20" padNetRef="padNet.DRAM_SDQS5_N"/>
        <connection id="bga.ZAE21" ball="AE21" padNetRef="padNet.DRAM_DATA46"/>
        <connection id="bga.ZAE22" ball="AE22" padNetRef="padNet.DRAM_DATA49"/>
        <connection id="bga.ZAE23" ball="AE23" padNetRef="padNet.DRAM_SDQS6_N"/>
        <connection id="bga.ZAE24" ball="AE24" padNetRef="padNet.DRAM_DATA50"/>
        <connection id="bga.ZAE25" ball="AE25" padNetRef="padNet.GND"/>
      </connections>
    </package>
  </packages>
</chip>

