

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Sep 21 12:39:05 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.716|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  35969|  35969|  35969|  35969|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  35968|  35968|       562|          -|          -|    64|    no    |
        | + Row_Loop             |    560|    560|       112|          -|          -|     5|    no    |
        |  ++ Col_Loop           |    110|    110|        22|          -|          -|     5|    no    |
        |   +++ Pool_Row_Loop    |     20|     20|        10|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      8|      8|         4|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%max_1 = alloca float"   --->   Operation 10 'alloca' 'max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %max_1" [cnn/max_pool_2.cpp:9]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_2.cpp:9]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln9 = icmp eq i7 %f_0, -64" [cnn/max_pool_2.cpp:9]   --->   Operation 14 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.87ns)   --->   "%f = add i7 %f_0, 1" [cnn/max_pool_2.cpp:9]   --->   Operation 16 'add' 'f' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %7, label %Filter_Loop_begin" [cnn/max_pool_2.cpp:9]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [cnn/max_pool_2.cpp:10]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cnn/max_pool_2.cpp:10]   --->   Operation 19 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %f_0 to i14" [cnn/max_pool_2.cpp:12]   --->   Operation 20 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %f_0 to i12" [cnn/max_pool_2.cpp:12]   --->   Operation 21 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [cnn/max_pool_2.cpp:12]   --->   Operation 22 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_2.cpp:46]   --->   Operation 23 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln12 = icmp eq i3 %r_0, -3" [cnn/max_pool_2.cpp:12]   --->   Operation 25 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 26 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn/max_pool_2.cpp:12]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Filter_Loop_end, label %Row_Loop_begin" [cnn/max_pool_2.cpp:12]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [cnn/max_pool_2.cpp:13]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [cnn/max_pool_2.cpp:13]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn/max_pool_2.cpp:29]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %r_0 to i6" [cnn/max_pool_2.cpp:39]   --->   Operation 32 'zext' 'zext_ln39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn/max_pool_2.cpp:39]   --->   Operation 33 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %tmp_7 to i6" [cnn/max_pool_2.cpp:39]   --->   Operation 34 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.78ns)   --->   "%add_ln39 = add i6 %zext_ln39, %zext_ln39_1" [cnn/max_pool_2.cpp:39]   --->   Operation 35 'add' 'add_ln39' <Predicate = (!icmp_ln12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [cnn/max_pool_2.cpp:15]   --->   Operation 36 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1)" [cnn/max_pool_2.cpp:45]   --->   Operation 37 'specregionend' 'empty_15' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [cnn/max_pool_2.cpp:9]   --->   Operation 38 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 39 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln15 = icmp eq i3 %c_0, -3" [cnn/max_pool_2.cpp:15]   --->   Operation 40 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 41 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn/max_pool_2.cpp:15]   --->   Operation 42 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Row_Loop_end, label %Col_Loop_begin" [cnn/max_pool_2.cpp:15]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [cnn/max_pool_2.cpp:16]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [cnn/max_pool_2.cpp:16]   --->   Operation 45 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c_0, i1 false)" [cnn/max_pool_2.cpp:30]   --->   Operation 46 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i3 %c_0 to i6" [cnn/max_pool_2.cpp:39]   --->   Operation 47 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln39_1 = add i6 %zext_ln39_2, %add_ln39" [cnn/max_pool_2.cpp:39]   --->   Operation 48 'add' 'add_ln39_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln39_1, i6 0)" [cnn/max_pool_2.cpp:39]   --->   Operation 49 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.54ns)   --->   "%add_ln39_2 = add i12 %zext_ln12_1, %tmp_9_cast" [cnn/max_pool_2.cpp:39]   --->   Operation 50 'add' 'add_ln39_2' <Predicate = (!icmp_ln15)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i12 %add_ln39_2 to i64" [cnn/max_pool_2.cpp:39]   --->   Operation 51 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1600 x float]* %max_pool_out, i64 0, i64 %zext_ln39_3" [cnn/max_pool_2.cpp:39]   --->   Operation 52 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %4" [cnn/max_pool_2.cpp:19]   --->   Operation 53 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2)" [cnn/max_pool_2.cpp:44]   --->   Operation 54 'specregionend' 'empty_14' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %2" [cnn/max_pool_2.cpp:12]   --->   Operation 55 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 56 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i2 %mpr_0 to i1" [cnn/max_pool_2.cpp:19]   --->   Operation 57 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %mpr_0 to i4" [cnn/max_pool_2.cpp:19]   --->   Operation 58 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %mpr_0, -2" [cnn/max_pool_2.cpp:19]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 60 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %mpr_0" [cnn/max_pool_2.cpp:19]   --->   Operation 61 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Col_Loop_end, label %Pool_Row_Loop_begin" [cnn/max_pool_2.cpp:19]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [cnn/max_pool_2.cpp:20]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3)" [cnn/max_pool_2.cpp:20]   --->   Operation 64 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.73ns)   --->   "%i = add i4 %zext_ln19, %shl_ln" [cnn/max_pool_2.cpp:29]   --->   Operation 65 'add' 'i' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %i to i8" [cnn/max_pool_2.cpp:32]   --->   Operation 66 'zext' 'zext_ln32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.49ns)   --->   "%mul_ln32 = mul i8 %zext_ln32, 11" [cnn/max_pool_2.cpp:32]   --->   Operation 67 'mul' 'mul_ln32' <Predicate = (!icmp_ln19)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln37 = icmp eq i2 %mpr_0, 1" [cnn/max_pool_2.cpp:37]   --->   Operation 68 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %5" [cnn/max_pool_2.cpp:22]   --->   Operation 69 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3)" [cnn/max_pool_2.cpp:43]   --->   Operation 70 'specregionend' 'empty_13' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [cnn/max_pool_2.cpp:15]   --->   Operation 71 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.71>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge2 ]"   --->   Operation 72 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %mpc_0 to i4" [cnn/max_pool_2.cpp:22]   --->   Operation 73 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %mpc_0 to i1" [cnn/max_pool_2.cpp:22]   --->   Operation 74 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %mpc_0, -2" [cnn/max_pool_2.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 76 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.56ns)   --->   "%mpc = add i2 1, %mpc_0" [cnn/max_pool_2.cpp:22]   --->   Operation 77 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %Pool_Row_Loop_end, label %._crit_edge" [cnn/max_pool_2.cpp:22]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.73ns)   --->   "%j = add i4 %zext_ln22, %shl_ln1" [cnn/max_pool_2.cpp:30]   --->   Operation 79 'add' 'j' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i4 %j to i8" [cnn/max_pool_2.cpp:32]   --->   Operation 80 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.91ns)   --->   "%add_ln32 = add i8 %mul_ln32, %zext_ln32_1" [cnn/max_pool_2.cpp:32]   --->   Operation 81 'add' 'add_ln32' <Predicate = (!icmp_ln22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln32, i6 0)" [cnn/max_pool_2.cpp:32]   --->   Operation 82 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.81ns)   --->   "%add_ln32_1 = add i14 %tmp_11_cast, %zext_ln12" [cnn/max_pool_2.cpp:32]   --->   Operation 83 'add' 'add_ln32_1' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i14 %add_ln32_1 to i64" [cnn/max_pool_2.cpp:32]   --->   Operation 84 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln32_2" [cnn/max_pool_2.cpp:32]   --->   Operation 85 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_2.cpp:32]   --->   Operation 86 'load' 'max' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 87 [1/1] (0.95ns)   --->   "%icmp_ln37_1 = icmp eq i2 %mpc_0, 1" [cnn/max_pool_2.cpp:37]   --->   Operation 87 'icmp' 'icmp_ln37_1' <Predicate = (!icmp_ln22)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln37 = and i1 %icmp_ln37, %icmp_ln37_1" [cnn/max_pool_2.cpp:37]   --->   Operation 88 'and' 'and_ln37' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4)" [cnn/max_pool_2.cpp:42]   --->   Operation 89 'specregionend' 'empty_12' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %4" [cnn/max_pool_2.cpp:19]   --->   Operation 90 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%max_1_load = load float* %max_1" [cnn/max_pool_2.cpp:24]   --->   Operation 91 'load' 'max_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %trunc_ln22, %trunc_ln19" [cnn/max_pool_2.cpp:24]   --->   Operation 92 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, float %max_1_load, float 0x3810000000000000" [cnn/max_pool_2.cpp:24]   --->   Operation 93 'select' 'select_ln24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_2.cpp:32]   --->   Operation 94 'load' 'max' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 95 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %max, %select_ln24" [cnn/max_pool_2.cpp:32]   --->   Operation 95 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [cnn/max_pool_2.cpp:23]   --->   Operation 96 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %max to i32" [cnn/max_pool_2.cpp:32]   --->   Operation 97 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [cnn/max_pool_2.cpp:32]   --->   Operation 98 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [cnn/max_pool_2.cpp:32]   --->   Operation 99 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast float %select_ln24 to i32" [cnn/max_pool_2.cpp:32]   --->   Operation 100 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32_1, i32 23, i32 30)" [cnn/max_pool_2.cpp:32]   --->   Operation 101 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %bitcast_ln32_1 to i23" [cnn/max_pool_2.cpp:32]   --->   Operation 102 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [cnn/max_pool_2.cpp:32]   --->   Operation 103 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln32_1 = icmp eq i23 %trunc_ln32, 0" [cnn/max_pool_2.cpp:32]   --->   Operation 104 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%or_ln32 = or i1 %icmp_ln32_1, %icmp_ln32" [cnn/max_pool_2.cpp:32]   --->   Operation 105 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln32_2 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_2.cpp:32]   --->   Operation 106 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln32_3 = icmp eq i23 %trunc_ln32_1, 0" [cnn/max_pool_2.cpp:32]   --->   Operation 107 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%or_ln32_1 = or i1 %icmp_ln32_3, %icmp_ln32_2" [cnn/max_pool_2.cpp:32]   --->   Operation 108 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%and_ln32 = and i1 %or_ln32, %or_ln32_1" [cnn/max_pool_2.cpp:32]   --->   Operation 109 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %max, %select_ln24" [cnn/max_pool_2.cpp:32]   --->   Operation 110 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %and_ln32, %tmp_6" [cnn/max_pool_2.cpp:32]   --->   Operation 111 'and' 'and_ln32_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln32_1, float %max, float %select_ln24" [cnn/max_pool_2.cpp:32]   --->   Operation 112 'select' 'max_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %and_ln37, label %6, label %._crit_edge2" [cnn/max_pool_2.cpp:37]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 114 [1/1] (3.25ns)   --->   "store float %max_2, float* %max_pool_out_addr, align 4" [cnn/max_pool_2.cpp:39]   --->   Operation 114 'store' <Predicate = (and_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [cnn/max_pool_2.cpp:40]   --->   Operation 115 'br' <Predicate = (and_ln37)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.76ns)   --->   "store float %max_2, float* %max_1" [cnn/max_pool_2.cpp:22]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.76>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [cnn/max_pool_2.cpp:22]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_1             (alloca           ) [ 0111111111]
store_ln9         (store            ) [ 0000000000]
br_ln9            (br               ) [ 0111111111]
f_0               (phi              ) [ 0010000000]
icmp_ln9          (icmp             ) [ 0011111111]
empty             (speclooptripcount) [ 0000000000]
f                 (add              ) [ 0111111111]
br_ln9            (br               ) [ 0000000000]
specloopname_ln10 (specloopname     ) [ 0000000000]
tmp_1             (specregionbegin  ) [ 0001111111]
zext_ln12         (zext             ) [ 0001111111]
zext_ln12_1       (zext             ) [ 0001111111]
br_ln12           (br               ) [ 0011111111]
ret_ln46          (ret              ) [ 0000000000]
r_0               (phi              ) [ 0001000000]
icmp_ln12         (icmp             ) [ 0011111111]
empty_8           (speclooptripcount) [ 0000000000]
r                 (add              ) [ 0011111111]
br_ln12           (br               ) [ 0000000000]
specloopname_ln13 (specloopname     ) [ 0000000000]
tmp_2             (specregionbegin  ) [ 0000111111]
shl_ln            (bitconcatenate   ) [ 0000111111]
zext_ln39         (zext             ) [ 0000000000]
tmp_7             (bitconcatenate   ) [ 0000000000]
zext_ln39_1       (zext             ) [ 0000000000]
add_ln39          (add              ) [ 0000111111]
br_ln15           (br               ) [ 0011111111]
empty_15          (specregionend    ) [ 0000000000]
br_ln9            (br               ) [ 0111111111]
c_0               (phi              ) [ 0000100000]
icmp_ln15         (icmp             ) [ 0011111111]
empty_9           (speclooptripcount) [ 0000000000]
c                 (add              ) [ 0011111111]
br_ln15           (br               ) [ 0000000000]
specloopname_ln16 (specloopname     ) [ 0000000000]
tmp_3             (specregionbegin  ) [ 0000011111]
shl_ln1           (bitconcatenate   ) [ 0000011111]
zext_ln39_2       (zext             ) [ 0000000000]
add_ln39_1        (add              ) [ 0000000000]
tmp_9_cast        (bitconcatenate   ) [ 0000000000]
add_ln39_2        (add              ) [ 0000000000]
zext_ln39_3       (zext             ) [ 0000000000]
max_pool_out_addr (getelementptr    ) [ 0000011111]
br_ln19           (br               ) [ 0011111111]
empty_14          (specregionend    ) [ 0000000000]
br_ln12           (br               ) [ 0011111111]
mpr_0             (phi              ) [ 0000010000]
trunc_ln19        (trunc            ) [ 0000001111]
zext_ln19         (zext             ) [ 0000000000]
icmp_ln19         (icmp             ) [ 0011111111]
empty_10          (speclooptripcount) [ 0000000000]
mpr               (add              ) [ 0011111111]
br_ln19           (br               ) [ 0000000000]
specloopname_ln20 (specloopname     ) [ 0000000000]
tmp_4             (specregionbegin  ) [ 0000001111]
i                 (add              ) [ 0000000000]
zext_ln32         (zext             ) [ 0000000000]
mul_ln32          (mul              ) [ 0000001111]
icmp_ln37         (icmp             ) [ 0000001111]
br_ln22           (br               ) [ 0011111111]
empty_13          (specregionend    ) [ 0000000000]
br_ln15           (br               ) [ 0011111111]
mpc_0             (phi              ) [ 0000001000]
zext_ln22         (zext             ) [ 0000000000]
trunc_ln22        (trunc            ) [ 0000000100]
icmp_ln22         (icmp             ) [ 0011111111]
empty_11          (speclooptripcount) [ 0000000000]
mpc               (add              ) [ 0011111111]
br_ln22           (br               ) [ 0000000000]
j                 (add              ) [ 0000000000]
zext_ln32_1       (zext             ) [ 0000000000]
add_ln32          (add              ) [ 0000000000]
tmp_11_cast       (bitconcatenate   ) [ 0000000000]
add_ln32_1        (add              ) [ 0000000000]
zext_ln32_2       (zext             ) [ 0000000000]
conv_out_addr     (getelementptr    ) [ 0000000100]
icmp_ln37_1       (icmp             ) [ 0000000000]
and_ln37          (and              ) [ 0000000111]
empty_12          (specregionend    ) [ 0000000000]
br_ln19           (br               ) [ 0011111111]
max_1_load        (load             ) [ 0000000000]
or_ln24           (or               ) [ 0000000000]
select_ln24       (select           ) [ 0000000010]
max               (load             ) [ 0000000010]
specloopname_ln23 (specloopname     ) [ 0000000000]
bitcast_ln32      (bitcast          ) [ 0000000000]
tmp               (partselect       ) [ 0000000000]
trunc_ln32        (trunc            ) [ 0000000000]
bitcast_ln32_1    (bitcast          ) [ 0000000000]
tmp_5             (partselect       ) [ 0000000000]
trunc_ln32_1      (trunc            ) [ 0000000000]
icmp_ln32         (icmp             ) [ 0000000000]
icmp_ln32_1       (icmp             ) [ 0000000000]
or_ln32           (or               ) [ 0000000000]
icmp_ln32_2       (icmp             ) [ 0000000000]
icmp_ln32_3       (icmp             ) [ 0000000000]
or_ln32_1         (or               ) [ 0000000000]
and_ln32          (and              ) [ 0000000000]
tmp_6             (fcmp             ) [ 0000000000]
and_ln32_1        (and              ) [ 0000000000]
max_2             (select           ) [ 0000000001]
br_ln37           (br               ) [ 0000000000]
store_ln39        (store            ) [ 0000000000]
br_ln40           (br               ) [ 0000000000]
store_ln22        (store            ) [ 0000000000]
br_ln22           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="max_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="max_pool_out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv_out_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="14" slack="0"/>
<pin id="93" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln39_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="5"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/9 "/>
</bind>
</comp>

<comp id="107" class="1005" name="f_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="1"/>
<pin id="109" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="f_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="r_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="1"/>
<pin id="120" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="r_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="c_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="1"/>
<pin id="131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="c_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="mpr_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="mpr_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="mpc_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="1"/>
<pin id="153" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="mpc_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln9_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln9_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="f_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln12_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln12_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln12_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln39_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln39_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln39_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln15_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="c_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln39_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln39_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="1"/>
<pin id="261" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_9_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln39_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="2"/>
<pin id="273" dir="0" index="1" bw="12" slack="0"/>
<pin id="274" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln39_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln19_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln19_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln19_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mpr_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="2"/>
<pin id="304" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln32_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="mul_ln32_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln37_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln22_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln22_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln22_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mpc_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="2"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln32_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln32_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_11_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln32_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="4"/>
<pin id="367" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln32_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln37_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37_1/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="and_ln37_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="max_1_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="6"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_1_load/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln24_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="1" slack="2"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln24_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="bitcast_ln32_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln32_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="bitcast_ln32_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_1/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln32_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln32_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln32_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="23" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln32_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln32_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_2/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln32_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="23" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_3/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln32_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln32_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln32_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_1/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="max_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="1"/>
<pin id="486" dir="0" index="2" bw="32" slack="1"/>
<pin id="487" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln22_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="0" index="1" bw="32" slack="8"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/9 "/>
</bind>
</comp>

<comp id="493" class="1005" name="max_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="f_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="508" class="1005" name="zext_ln12_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="14" slack="4"/>
<pin id="510" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="513" class="1005" name="zext_ln12_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="2"/>
<pin id="515" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="r_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="526" class="1005" name="shl_ln_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="2"/>
<pin id="528" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="531" class="1005" name="add_ln39_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="1"/>
<pin id="533" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="539" class="1005" name="c_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="544" class="1005" name="shl_ln1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="2"/>
<pin id="546" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="max_pool_out_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="5"/>
<pin id="551" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="max_pool_out_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="trunc_ln19_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="2"/>
<pin id="556" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="562" class="1005" name="mpr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="567" class="1005" name="mul_ln32_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="572" class="1005" name="icmp_ln37_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="577" class="1005" name="trunc_ln22_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="585" class="1005" name="mpc_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="590" class="1005" name="conv_out_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="1"/>
<pin id="592" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="and_ln37_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="2"/>
<pin id="597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln37 "/>
</bind>
</comp>

<comp id="599" class="1005" name="select_ln24_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="606" class="1005" name="max_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="613" class="1005" name="max_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="96" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="111" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="111" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="111" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="111" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="122" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="122" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="122" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="122" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="122" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="133" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="133" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="133" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="133" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="284"><net_src comp="144" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="144" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="144" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="144" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="285" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="144" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="155" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="155" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="155" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="155" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="322" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="378"><net_src comp="155" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="385" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="64" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="392" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="401" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="72" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="418" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="404" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="414" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="435" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="421" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="431" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="447" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="162" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="496"><net_src comp="78" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="506"><net_src comp="178" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="511"><net_src comp="184" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="516"><net_src comp="188" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="524"><net_src comp="198" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="529"><net_src comp="204" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="534"><net_src comp="228" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="542"><net_src comp="240" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="547"><net_src comp="246" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="552"><net_src comp="82" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="557"><net_src comp="281" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="565"><net_src comp="295" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="570"><net_src comp="310" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="575"><net_src comp="316" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="580"><net_src comp="326" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="588"><net_src comp="336" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="593"><net_src comp="89" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="598"><net_src comp="380" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="392" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="609"><net_src comp="96" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="616"><net_src comp="483" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="489" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {9 }
 - Input state : 
	Port: max_pool_2 : conv_out | {6 7 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		icmp_ln9 : 1
		f : 1
		br_ln9 : 2
		zext_ln12 : 1
		zext_ln12_1 : 1
	State 3
		icmp_ln12 : 1
		r : 1
		br_ln12 : 2
		shl_ln : 1
		zext_ln39 : 1
		tmp_7 : 1
		zext_ln39_1 : 2
		add_ln39 : 3
	State 4
		icmp_ln15 : 1
		c : 1
		br_ln15 : 2
		shl_ln1 : 1
		zext_ln39_2 : 1
		add_ln39_1 : 2
		tmp_9_cast : 3
		add_ln39_2 : 4
		zext_ln39_3 : 5
		max_pool_out_addr : 6
	State 5
		trunc_ln19 : 1
		zext_ln19 : 1
		icmp_ln19 : 1
		mpr : 1
		br_ln19 : 2
		i : 2
		zext_ln32 : 3
		mul_ln32 : 4
		icmp_ln37 : 1
	State 6
		zext_ln22 : 1
		trunc_ln22 : 1
		icmp_ln22 : 1
		mpc : 1
		br_ln22 : 2
		j : 2
		zext_ln32_1 : 3
		add_ln32 : 4
		tmp_11_cast : 5
		add_ln32_1 : 6
		zext_ln32_2 : 7
		conv_out_addr : 8
		max : 9
		icmp_ln37_1 : 1
		and_ln37 : 2
	State 7
		tmp_6 : 1
	State 8
		tmp : 1
		trunc_ln32 : 1
		tmp_5 : 1
		trunc_ln32_1 : 1
		icmp_ln32 : 2
		icmp_ln32_1 : 2
		or_ln32 : 3
		icmp_ln32_2 : 2
		icmp_ln32_3 : 2
		or_ln32_1 : 3
		and_ln32 : 3
		and_ln32_1 : 3
		max_2 : 3
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_162     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       f_fu_178      |    0    |    0    |    15   |
|          |       r_fu_198      |    0    |    0    |    12   |
|          |   add_ln39_fu_228   |    0    |    0    |    15   |
|          |       c_fu_240      |    0    |    0    |    12   |
|          |  add_ln39_1_fu_258  |    0    |    0    |    15   |
|    add   |  add_ln39_2_fu_271  |    0    |    0    |    12   |
|          |      mpr_fu_295     |    0    |    0    |    10   |
|          |       i_fu_301      |    0    |    0    |    13   |
|          |      mpc_fu_336     |    0    |    0    |    10   |
|          |       j_fu_342      |    0    |    0    |    13   |
|          |   add_ln32_fu_351   |    0    |    0    |    15   |
|          |  add_ln32_1_fu_364  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln9_fu_172   |    0    |    0    |    11   |
|          |   icmp_ln12_fu_192  |    0    |    0    |    9    |
|          |   icmp_ln15_fu_234  |    0    |    0    |    9    |
|          |   icmp_ln19_fu_289  |    0    |    0    |    8    |
|          |   icmp_ln37_fu_316  |    0    |    0    |    8    |
|   icmp   |   icmp_ln22_fu_330  |    0    |    0    |    8    |
|          |  icmp_ln37_1_fu_374 |    0    |    0    |    8    |
|          |   icmp_ln32_fu_435  |    0    |    0    |    11   |
|          |  icmp_ln32_1_fu_441 |    0    |    0    |    18   |
|          |  icmp_ln32_2_fu_453 |    0    |    0    |    11   |
|          |  icmp_ln32_3_fu_459 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln24_fu_392 |    0    |    0    |    32   |
|          |     max_2_fu_483    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln32_fu_310   |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln37_fu_380   |    0    |    0    |    2    |
|    and   |   and_ln32_fu_471   |    0    |    0    |    2    |
|          |  and_ln32_1_fu_477  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |    or_ln24_fu_388   |    0    |    0    |    2    |
|    or    |    or_ln32_fu_447   |    0    |    0    |    2    |
|          |   or_ln32_1_fu_465  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln12_fu_184  |    0    |    0    |    0    |
|          |  zext_ln12_1_fu_188 |    0    |    0    |    0    |
|          |   zext_ln39_fu_212  |    0    |    0    |    0    |
|          |  zext_ln39_1_fu_224 |    0    |    0    |    0    |
|          |  zext_ln39_2_fu_254 |    0    |    0    |    0    |
|   zext   |  zext_ln39_3_fu_276 |    0    |    0    |    0    |
|          |   zext_ln19_fu_285  |    0    |    0    |    0    |
|          |   zext_ln32_fu_306  |    0    |    0    |    0    |
|          |   zext_ln22_fu_322  |    0    |    0    |    0    |
|          |  zext_ln32_1_fu_347 |    0    |    0    |    0    |
|          |  zext_ln32_2_fu_369 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_204    |    0    |    0    |    0    |
|          |     tmp_7_fu_216    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln1_fu_246   |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_263  |    0    |    0    |    0    |
|          |  tmp_11_cast_fu_356 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln19_fu_281  |    0    |    0    |    0    |
|   trunc  |  trunc_ln22_fu_326  |    0    |    0    |    0    |
|          |  trunc_ln32_fu_414  |    0    |    0    |    0    |
|          | trunc_ln32_1_fu_431 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_404     |    0    |    0    |    0    |
|          |     tmp_5_fu_421    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   612   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln39_reg_531    |    6   |
|     and_ln37_reg_595    |    1   |
|       c_0_reg_129       |    3   |
|        c_reg_539        |    3   |
|  conv_out_addr_reg_590  |   13   |
|       f_0_reg_107       |    7   |
|        f_reg_503        |    7   |
|    icmp_ln37_reg_572    |    1   |
|      max_1_reg_493      |   32   |
|      max_2_reg_613      |   32   |
|max_pool_out_addr_reg_549|   11   |
|       max_reg_606       |   32   |
|      mpc_0_reg_151      |    2   |
|       mpc_reg_585       |    2   |
|      mpr_0_reg_140      |    2   |
|       mpr_reg_562       |    2   |
|     mul_ln32_reg_567    |    8   |
|       r_0_reg_118       |    3   |
|        r_reg_521        |    3   |
|   select_ln24_reg_599   |   32   |
|     shl_ln1_reg_544     |    4   |
|      shl_ln_reg_526     |    4   |
|    trunc_ln19_reg_554   |    1   |
|    trunc_ln22_reg_577   |    1   |
|   zext_ln12_1_reg_513   |   12   |
|    zext_ln12_reg_508    |   14   |
+-------------------------+--------+
|          Total          |   238  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_162    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_162    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   154  ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   612  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   304  |   639  |
+-----------+--------+--------+--------+--------+
