#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Nov 22 14:26:44 2021
# Process ID: 2805
# Current directory: /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/scripts
# Command line: vivado
# Log file: /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/scripts/vivado.log
# Journal file: /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/scripts/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.xpr
update_compile_order -fileset sources_1
import_files -norecurse /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/ip_repo/imfifo/imfifo.xci
export_ip_user_files -of_objects  [get_files  /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.srcs/sources_1/ip/imfifo/imfifo.xci] -lib_map_path [list {modelsim=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/modelsim} {questa=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/questa} {ies=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/ies} {xcelium=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/xcelium} {vcs=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/vcs} {riviera=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd}
update_module_reference base_mb_IM_FIFO_0_0
update_compile_order -fileset sources_1
generate_target all [get_files  /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd]
export_ip_user_files -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -directory /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/sim_scripts -ip_user_files_dir /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files -ipstatic_source_dir /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/modelsim} {questa=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/questa} {ies=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/ies} {xcelium=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/xcelium} {vcs=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/vcs} {riviera=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf
set_property used_in_simulation 0 [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf]
set_property SCOPED_TO_REF base_mb [get_files -all -of_objects [get_fileset sources_1] {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf}]
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list base_mb_i/clk_wiz_1/inst/clk_100 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[0]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[1]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[2]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[3]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[4]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[5]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[6]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[7]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[8]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[9]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[10]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[11]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[12]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[13]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[14]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[15]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[16]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[17]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[18]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[19]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[20]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[21]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[22]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[23]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[24]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[25]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[26]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[27]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[28]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[29]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[30]} {base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/wea[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[0]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[1]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[2]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[3]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[4]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[5]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[6]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/addra[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/wea[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[0]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[1]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[2]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[3]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[4]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[5]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[6]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/addra[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[0]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[1]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[2]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[3]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[4]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[5]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[6]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[7]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[8]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[9]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[10]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[11]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[12]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[13]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[14]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[15]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[16]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[17]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[18]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[19]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[20]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[21]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[22]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[23]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[24]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[25]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[26]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[27]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[28]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[29]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[30]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[0]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[1]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[2]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[3]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[4]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[5]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[6]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[7]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[8]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[9]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[10]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[11]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[12]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[13]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[14]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[15]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[16]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[17]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[18]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[19]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[20]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[21]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[22]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[23]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[24]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[25]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[26]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[27]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[28]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[29]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[30]} {base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list base_mb_i/PH_BL_FIFO_0/axi_str_rxd_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache0/ena ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_cache_01/ph_cache1/ena ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/s_axis_tvalid ]]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd}
ipx::edit_ip_in_project -upgrade true -name PH_BL_FIFO_v1_5_project -directory /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.tmp/PH_BL_FIFO_v1_5_project /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:PH_BL_FIFO:1.0 user.org:user:PH_BL_FIFO:1.1 user.org:user:PH_BL_FIFO:1.2 user.org:user:PH_BL_FIFO:1.3 user.org:user:PH_BL_FIFO:1.4 user.org:user:PH_BL_FIFO:1.5} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:PH_BL_FIFO:1.6 [get_ips  base_mb_PH_BL_FIFO_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips base_mb_PH_BL_FIFO_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd]
export_ip_user_files -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -directory /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/sim_scripts -ip_user_files_dir /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files -ipstatic_source_dir /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/modelsim} {questa=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/questa} {ies=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/ies} {xcelium=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/xcelium} {vcs=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/vcs} {riviera=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file mkdir /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.sdk
launch_sdk -workspace /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK -hwspec /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK/base_mb_wrapper.hdf
launch_sdk -workspace /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK -hwspec /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK/base_mb_wrapper.hdf
launch_sdk -workspace /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK -hwspec /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/SDK/base_mb_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name PH_BL_FIFO_v1_6_project -directory /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/build/quabo_V0200/quabo_V0200.tmp/PH_BL_FIFO_v1_6_project /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml
update_compile_order -fileset sources_1
close_project
refresh_design
open_bd_design {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd}
