// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_generate_ibh_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_ibhMetaFifo_dout,
        tx_ibhMetaFifo_num_data_valid,
        tx_ibhMetaFifo_fifo_cap,
        tx_ibhMetaFifo_empty_n,
        tx_ibhMetaFifo_read,
        tx_dstQpFifo_dout,
        tx_dstQpFifo_num_data_valid,
        tx_dstQpFifo_fifo_cap,
        tx_dstQpFifo_empty_n,
        tx_dstQpFifo_read,
        stateTable2txIbh_rsp_dout,
        stateTable2txIbh_rsp_num_data_valid,
        stateTable2txIbh_rsp_fifo_cap,
        stateTable2txIbh_rsp_empty_n,
        stateTable2txIbh_rsp_read,
        txIbh2stateTable_upd_req_din,
        txIbh2stateTable_upd_req_num_data_valid,
        txIbh2stateTable_upd_req_fifo_cap,
        txIbh2stateTable_upd_req_full_n,
        txIbh2stateTable_upd_req_write,
        tx_ibhHeaderFifo_din,
        tx_ibhHeaderFifo_num_data_valid,
        tx_ibhHeaderFifo_fifo_cap,
        tx_ibhHeaderFifo_full_n,
        tx_ibhHeaderFifo_write,
        tx2retrans_insertMeta_din,
        tx2retrans_insertMeta_num_data_valid,
        tx2retrans_insertMeta_fifo_cap,
        tx2retrans_insertMeta_full_n,
        tx2retrans_insertMeta_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [191:0] tx_ibhMetaFifo_dout;
input  [3:0] tx_ibhMetaFifo_num_data_valid;
input  [3:0] tx_ibhMetaFifo_fifo_cap;
input   tx_ibhMetaFifo_empty_n;
output   tx_ibhMetaFifo_read;
input  [23:0] tx_dstQpFifo_dout;
input  [1:0] tx_dstQpFifo_num_data_valid;
input  [1:0] tx_dstQpFifo_fifo_cap;
input   tx_dstQpFifo_empty_n;
output   tx_dstQpFifo_read;
input  [122:0] stateTable2txIbh_rsp_dout;
input  [1:0] stateTable2txIbh_rsp_num_data_valid;
input  [1:0] stateTable2txIbh_rsp_fifo_cap;
input   stateTable2txIbh_rsp_empty_n;
output   stateTable2txIbh_rsp_read;
output  [40:0] txIbh2stateTable_upd_req_din;
input  [1:0] txIbh2stateTable_upd_req_num_data_valid;
input  [1:0] txIbh2stateTable_upd_req_fifo_cap;
input   txIbh2stateTable_upd_req_full_n;
output   txIbh2stateTable_upd_req_write;
output  [112:0] tx_ibhHeaderFifo_din;
input  [1:0] tx_ibhHeaderFifo_num_data_valid;
input  [1:0] tx_ibhHeaderFifo_fifo_cap;
input   tx_ibhHeaderFifo_full_n;
output   tx_ibhHeaderFifo_write;
output  [95:0] tx2retrans_insertMeta_din;
input  [1:0] tx2retrans_insertMeta_num_data_valid;
input  [1:0] tx2retrans_insertMeta_fifo_cap;
input   tx2retrans_insertMeta_full_n;
output   tx2retrans_insertMeta_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_ibhMetaFifo_read;
reg tx_dstQpFifo_read;
reg stateTable2txIbh_rsp_read;
reg[40:0] txIbh2stateTable_upd_req_din;
reg txIbh2stateTable_upd_req_write;
reg[112:0] tx_ibhHeaderFifo_din;
reg tx_ibhHeaderFifo_write;
reg tx2retrans_insertMeta_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_154_p3;
wire   [0:0] tmp_269_i_nbreadreq_fu_162_p3;
reg    ap_predicate_op36_read_state1;
reg    ap_predicate_op44_read_state1;
wire   [0:0] tmp_i_292_nbreadreq_fu_182_p3;
reg    ap_predicate_op65_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] gi_state_1_load_reg_640;
reg   [0:0] tmp_i_reg_649;
reg   [0:0] tmp_269_i_reg_653;
reg   [0:0] tmp_reg_662;
reg    ap_predicate_op89_write_state2;
reg    ap_predicate_op92_write_state2;
reg   [0:0] tmp_i_292_reg_671;
reg   [0:0] icmp_ln1446_reg_681;
reg    ap_predicate_op99_write_state2;
reg    ap_predicate_op101_write_state2;
reg    ap_predicate_op104_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] gi_state_1;
reg   [31:0] meta_op_code_3;
reg   [95:0] header_header_V_4;
reg   [15:0] meta_dest_qp_V_2;
reg   [21:0] meta_numPkg_V;
reg    tx_ibhMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_dstQpFifo_blk_n;
reg    tx_ibhHeaderFifo_blk_n;
reg    txIbh2stateTable_upd_req_blk_n;
reg    stateTable2txIbh_rsp_blk_n;
reg    tx2retrans_insertMeta_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] meta_op_code_3_load_reg_644;
reg   [15:0] trunc_ln145_s_reg_657;
wire   [0:0] tmp_fu_264_p3;
wire   [95:0] p_Result_73_fu_402_p5;
reg   [95:0] p_Result_73_reg_666;
reg   [23:0] qpState_req_next_psn_V_reg_675;
wire   [0:0] icmp_ln1446_fu_440_p2;
wire   [95:0] p_Result_s_fu_488_p5;
wire   [95:0] p_Result_25_fu_546_p5;
wire   [95:0] ap_phi_reg_pp0_iter0_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217;
reg   [95:0] ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217;
wire   [31:0] opcode_fu_238_p1;
wire   [40:0] zext_ln174_fu_577_p1;
reg    ap_block_pp0_stage0_01001;
wire   [40:0] p_07_fu_607_p4;
wire   [112:0] p_06_fu_582_p3;
wire   [112:0] p_05_fu_631_p3;
wire   [7:0] trunc_ln387_fu_288_p1;
wire   [95:0] p_Result_74_fu_292_p5;
wire   [7:0] tmp_280_i_fu_336_p4;
wire   [7:0] tmp_279_i_fu_326_p4;
wire   [7:0] tmp_278_i_fu_316_p4;
wire   [95:0] p_Result_75_fu_304_p5;
wire   [23:0] p_Result_76_fu_346_p4;
wire   [7:0] trunc_ln674_8_fu_388_p1;
wire   [7:0] tmp_282_i_fu_378_p4;
wire   [7:0] tmp_281_i_fu_368_p4;
wire   [95:0] p_Result_77_fu_356_p5;
wire   [23:0] p_Result_78_fu_392_p4;
wire   [7:0] tmp_275_i_fu_466_p4;
wire   [7:0] tmp_274_i_fu_456_p4;
wire   [7:0] tmp_273_i_fu_446_p4;
wire   [24:0] tmp_490_i_fu_476_p5;
wire   [23:0] qpState_resp_epsn_V_fu_426_p1;
wire   [23:0] psn_V_fu_506_p2;
wire   [7:0] trunc_ln674_fu_532_p1;
wire   [7:0] tmp_271_i_fu_522_p4;
wire   [7:0] tmp_270_i_fu_512_p4;
wire   [23:0] p_Result_79_fu_536_p4;
wire   [16:0] or_ln174_165_i_fu_570_p3;
wire   [23:0] zext_ln232_fu_594_p1;
wire   [23:0] nextPsn_V_fu_598_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_213;
reg    ap_condition_218;
reg    ap_condition_223;
reg    ap_condition_228;
reg    ap_condition_46;
reg    ap_condition_256;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 gi_state_1 = 1'd0;
#0 meta_op_code_3 = 32'd17;
#0 header_header_V_4 = 96'd0;
#0 meta_dest_qp_V_2 = 16'd0;
#0 meta_numPkg_V = 22'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_223)) begin
        if ((1'b1 == ap_condition_218)) begin
            ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217 <= p_Result_25_fu_546_p5;
        end else if ((1'b1 == ap_condition_213)) begin
            ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217 <= p_Result_s_fu_488_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217 <= ap_phi_reg_pp0_iter0_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_223)) begin
        if (((tmp_i_292_nbreadreq_fu_182_p3 == 1'd1) & (gi_state_1 == 1'd1))) begin
            gi_state_1 <= 1'd0;
        end else if ((1'b1 == ap_condition_228)) begin
            gi_state_1 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_223)) begin
        if ((1'b1 == ap_condition_218)) begin
            header_header_V_4 <= p_Result_25_fu_546_p5;
        end else if ((1'b1 == ap_condition_213)) begin
            header_header_V_4 <= p_Result_s_fu_488_p5;
        end else if ((1'b1 == ap_condition_46)) begin
            header_header_V_4 <= p_Result_73_fu_402_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gi_state_1_load_reg_640 <= gi_state_1;
        meta_op_code_3_load_reg_644 <= meta_op_code_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_292_nbreadreq_fu_182_p3 == 1'd1) & (gi_state_1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1446_reg_681 <= icmp_ln1446_fu_440_p2;
        qpState_req_next_psn_V_reg_675 <= {{stateTable2txIbh_rsp_dout[71:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_269_i_nbreadreq_fu_162_p3 == 1'd1) & (tmp_i_nbreadreq_fu_154_p3 == 1'd1) & (gi_state_1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        meta_dest_qp_V_2 <= {{tx_ibhMetaFifo_dout[79:64]}};
        meta_numPkg_V <= {{tx_ibhMetaFifo_dout[181:160]}};
        meta_op_code_3 <= opcode_fu_238_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_269_i_nbreadreq_fu_162_p3 == 1'd1) & (tmp_i_nbreadreq_fu_154_p3 == 1'd1) & (gi_state_1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_73_reg_666 <= p_Result_73_fu_402_p5;
        tmp_reg_662 <= tx_ibhMetaFifo_dout[192'd128];
        trunc_ln145_s_reg_657 <= {{tx_ibhMetaFifo_dout[79:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_154_p3 == 1'd1) & (gi_state_1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_269_i_reg_653 <= tmp_269_i_nbreadreq_fu_162_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((gi_state_1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_292_reg_671 <= tmp_i_292_nbreadreq_fu_182_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((gi_state_1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_649 <= tmp_i_nbreadreq_fu_154_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op65_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        stateTable2txIbh_rsp_blk_n = stateTable2txIbh_rsp_empty_n;
    end else begin
        stateTable2txIbh_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op65_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stateTable2txIbh_rsp_read = 1'b1;
    end else begin
        stateTable2txIbh_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op101_write_state2 == 1'b1))) begin
        tx2retrans_insertMeta_blk_n = tx2retrans_insertMeta_full_n;
    end else begin
        tx2retrans_insertMeta_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op101_write_state2 == 1'b1))) begin
        tx2retrans_insertMeta_write = 1'b1;
    end else begin
        tx2retrans_insertMeta_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op99_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op89_write_state2 == 1'b1)))) begin
        txIbh2stateTable_upd_req_blk_n = txIbh2stateTable_upd_req_full_n;
    end else begin
        txIbh2stateTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_256)) begin
        if ((ap_predicate_op99_write_state2 == 1'b1)) begin
            txIbh2stateTable_upd_req_din = p_07_fu_607_p4;
        end else if ((ap_predicate_op89_write_state2 == 1'b1)) begin
            txIbh2stateTable_upd_req_din = zext_ln174_fu_577_p1;
        end else begin
            txIbh2stateTable_upd_req_din = 'bx;
        end
    end else begin
        txIbh2stateTable_upd_req_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op99_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op89_write_state2 == 1'b1)))) begin
        txIbh2stateTable_upd_req_write = 1'b1;
    end else begin
        txIbh2stateTable_upd_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_dstQpFifo_blk_n = tx_dstQpFifo_empty_n;
    end else begin
        tx_dstQpFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_dstQpFifo_read = 1'b1;
    end else begin
        tx_dstQpFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op104_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op92_write_state2 == 1'b1)))) begin
        tx_ibhHeaderFifo_blk_n = tx_ibhHeaderFifo_full_n;
    end else begin
        tx_ibhHeaderFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_256)) begin
        if ((ap_predicate_op104_write_state2 == 1'b1)) begin
            tx_ibhHeaderFifo_din = p_05_fu_631_p3;
        end else if ((ap_predicate_op92_write_state2 == 1'b1)) begin
            tx_ibhHeaderFifo_din = p_06_fu_582_p3;
        end else begin
            tx_ibhHeaderFifo_din = 'bx;
        end
    end else begin
        tx_ibhHeaderFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op104_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op92_write_state2 == 1'b1)))) begin
        tx_ibhHeaderFifo_write = 1'b1;
    end else begin
        tx_ibhHeaderFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op36_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_ibhMetaFifo_blk_n = tx_ibhMetaFifo_empty_n;
    end else begin
        tx_ibhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op36_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_ibhMetaFifo_read = 1'b1;
    end else begin
        tx_ibhMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op65_read_state1 == 1'b1) & (stateTable2txIbh_rsp_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_dstQpFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_ibhMetaFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op99_write_state2 == 1'b1)) | ((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op89_write_state2 == 1'b1)) | ((ap_predicate_op104_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)) | ((ap_predicate_op101_write_state2 == 1'b1) & (tx2retrans_insertMeta_full_n == 1'b0)) | ((ap_predicate_op92_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op65_read_state1 == 1'b1) & (stateTable2txIbh_rsp_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_dstQpFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_ibhMetaFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op99_write_state2 == 1'b1)) | ((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op89_write_state2 == 1'b1)) | ((ap_predicate_op104_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)) | ((ap_predicate_op101_write_state2 == 1'b1) & (tx2retrans_insertMeta_full_n == 1'b0)) | ((ap_predicate_op92_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op65_read_state1 == 1'b1) & (stateTable2txIbh_rsp_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_dstQpFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_ibhMetaFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op99_write_state2 == 1'b1)) | ((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op89_write_state2 == 1'b1)) | ((ap_predicate_op104_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)) | ((ap_predicate_op101_write_state2 == 1'b1) & (tx2retrans_insertMeta_full_n == 1'b0)) | ((ap_predicate_op92_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op65_read_state1 == 1'b1) & (stateTable2txIbh_rsp_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_dstQpFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_ibhMetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op99_write_state2 == 1'b1)) | ((txIbh2stateTable_upd_req_full_n == 1'b0) & (ap_predicate_op89_write_state2 == 1'b1)) | ((ap_predicate_op104_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)) | ((ap_predicate_op101_write_state2 == 1'b1) & (tx2retrans_insertMeta_full_n == 1'b0)) | ((ap_predicate_op92_write_state2 == 1'b1) & (tx_ibhHeaderFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_213 = ((tmp_i_292_nbreadreq_fu_182_p3 == 1'd1) & (gi_state_1 == 1'd1) & (icmp_ln1446_fu_440_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_218 = ((tmp_i_292_nbreadreq_fu_182_p3 == 1'd1) & (gi_state_1 == 1'd1) & (icmp_ln1446_fu_440_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_223 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_228 = ((tmp_269_i_nbreadreq_fu_162_p3 == 1'd1) & (tmp_i_nbreadreq_fu_154_p3 == 1'd1) & (gi_state_1 == 1'd0) & (tmp_fu_264_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_256 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_46 = ((tmp_269_i_nbreadreq_fu_162_p3 == 1'd1) & (tmp_i_nbreadreq_fu_154_p3 == 1'd1) & (gi_state_1 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217 = 'bx;

always @ (*) begin
    ap_predicate_op101_write_state2 = ((gi_state_1_load_reg_640 == 1'd1) & (icmp_ln1446_reg_681 == 1'd0) & (tmp_i_292_reg_671 == 1'd1));
end

always @ (*) begin
    ap_predicate_op104_write_state2 = ((gi_state_1_load_reg_640 == 1'd1) & (tmp_i_292_reg_671 == 1'd1));
end

always @ (*) begin
    ap_predicate_op36_read_state1 = ((tmp_269_i_nbreadreq_fu_162_p3 == 1'd1) & (tmp_i_nbreadreq_fu_154_p3 == 1'd1) & (gi_state_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op44_read_state1 = ((tmp_269_i_nbreadreq_fu_162_p3 == 1'd1) & (tmp_i_nbreadreq_fu_154_p3 == 1'd1) & (gi_state_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_read_state1 = ((tmp_i_292_nbreadreq_fu_182_p3 == 1'd1) & (gi_state_1 == 1'd1));
end

always @ (*) begin
    ap_predicate_op89_write_state2 = ((tmp_reg_662 == 1'd0) & (tmp_269_i_reg_653 == 1'd1) & (tmp_i_reg_649 == 1'd1) & (gi_state_1_load_reg_640 == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_write_state2 = ((tmp_reg_662 == 1'd1) & (tmp_269_i_reg_653 == 1'd1) & (tmp_i_reg_649 == 1'd1) & (gi_state_1_load_reg_640 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_write_state2 = ((gi_state_1_load_reg_640 == 1'd1) & (icmp_ln1446_reg_681 == 1'd0) & (tmp_i_292_reg_671 == 1'd1));
end

assign icmp_ln1446_fu_440_p2 = ((meta_op_code_3 == 32'd17) ? 1'b1 : 1'b0);

assign nextPsn_V_fu_598_p2 = (qpState_req_next_psn_V_reg_675 + zext_ln232_fu_594_p1);

assign opcode_fu_238_p1 = tx_ibhMetaFifo_dout[31:0];

assign or_ln174_165_i_fu_570_p3 = {{1'd0}, {trunc_ln145_s_reg_657}};

assign p_05_fu_631_p3 = {{ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi512ELi0EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EEL_reg_217}, {17'd0}};

assign p_06_fu_582_p3 = {{p_Result_73_reg_666}, {17'd0}};

assign p_07_fu_607_p4 = {{{{1'd1}, {nextPsn_V_fu_598_p2}}}, {meta_dest_qp_V_2}};

assign p_Result_25_fu_546_p5 = {{p_Result_79_fu_536_p4}, {header_header_V_4[71:0]}};

assign p_Result_73_fu_402_p5 = {{p_Result_77_fu_356_p5[95:64]}, {p_Result_78_fu_392_p4}, {p_Result_77_fu_356_p5[39:0]}};

assign p_Result_74_fu_292_p5 = {{header_header_V_4[95:8]}, {trunc_ln387_fu_288_p1}};

assign p_Result_75_fu_304_p5 = {{p_Result_74_fu_292_p5[95:32]}, {16'd65535}, {p_Result_74_fu_292_p5[15:0]}};

assign p_Result_76_fu_346_p4 = {{{tmp_280_i_fu_336_p4}, {tmp_279_i_fu_326_p4}}, {tmp_278_i_fu_316_p4}};

assign p_Result_77_fu_356_p5 = {{p_Result_76_fu_346_p4}, {p_Result_75_fu_304_p5[71:0]}};

assign p_Result_78_fu_392_p4 = {{{trunc_ln674_8_fu_388_p1}, {tmp_282_i_fu_378_p4}}, {tmp_281_i_fu_368_p4}};

assign p_Result_79_fu_536_p4 = {{{trunc_ln674_fu_532_p1}, {tmp_271_i_fu_522_p4}}, {tmp_270_i_fu_512_p4}};

assign p_Result_s_fu_488_p5 = {{tmp_490_i_fu_476_p5}, {header_header_V_4[70:0]}};

assign psn_V_fu_506_p2 = ($signed(qpState_resp_epsn_V_fu_426_p1) + $signed(24'd16777215));

assign qpState_resp_epsn_V_fu_426_p1 = stateTable2txIbh_rsp_dout[23:0];

assign tmp_269_i_nbreadreq_fu_162_p3 = tx_dstQpFifo_empty_n;

assign tmp_270_i_fu_512_p4 = {{psn_V_fu_506_p2[23:16]}};

assign tmp_271_i_fu_522_p4 = {{psn_V_fu_506_p2[15:8]}};

assign tmp_273_i_fu_446_p4 = {{stateTable2txIbh_rsp_dout[71:64]}};

assign tmp_274_i_fu_456_p4 = {{stateTable2txIbh_rsp_dout[63:56]}};

assign tmp_275_i_fu_466_p4 = {{stateTable2txIbh_rsp_dout[55:48]}};

assign tmp_278_i_fu_316_p4 = {{tx_ibhMetaFifo_dout[119:112]}};

assign tmp_279_i_fu_326_p4 = {{tx_ibhMetaFifo_dout[111:104]}};

assign tmp_280_i_fu_336_p4 = {{tx_ibhMetaFifo_dout[103:96]}};

assign tmp_281_i_fu_368_p4 = {{tx_dstQpFifo_dout[23:16]}};

assign tmp_282_i_fu_378_p4 = {{tx_dstQpFifo_dout[15:8]}};

assign tmp_490_i_fu_476_p5 = {{{{tmp_275_i_fu_466_p4}, {tmp_274_i_fu_456_p4}}, {tmp_273_i_fu_446_p4}}, {1'd1}};

assign tmp_fu_264_p3 = tx_ibhMetaFifo_dout[192'd128];

assign tmp_i_292_nbreadreq_fu_182_p3 = stateTable2txIbh_rsp_empty_n;

assign tmp_i_nbreadreq_fu_154_p3 = tx_ibhMetaFifo_empty_n;

assign trunc_ln387_fu_288_p1 = tx_ibhMetaFifo_dout[7:0];

assign trunc_ln674_8_fu_388_p1 = tx_dstQpFifo_dout[7:0];

assign trunc_ln674_fu_532_p1 = psn_V_fu_506_p2[7:0];

assign tx2retrans_insertMeta_din = {{{{{meta_op_code_3_load_reg_644}, {8'd0}}, {qpState_req_next_psn_V_reg_675}}, {16'd0}}, {meta_dest_qp_V_2}};

assign zext_ln174_fu_577_p1 = or_ln174_165_i_fu_570_p3;

assign zext_ln232_fu_594_p1 = meta_numPkg_V;

endmodule //rocev2_top_generate_ibh_512_0_s
