// Seed: 4191728410
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1'b0;
  logic id_3;
  logic id_4;
  specify
    if (1 && id_2) (posedge id_5 => (id_6 +: id_2)) = (1, 1);
    specparam id_7 = 1;
  endspecify
endmodule
