============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  02:28:12 pm
  Module:                 cla_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-5 ps) Path Delay Check
     Startpoint: (F) B[7]
       Endpoint: (R) S[14]

                   Capture    Launch  
      Path Delay:+    1460         -  
      Drv Adjust:+       0         0  
         Arrival:=    1460            
                                      
   Required Time:=    1460            
       Data Path:-    1465            
           Slack:=      -5            

Exceptions/Constraints:
  max_delay             1460            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  B[7]                                  -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g62/X                                 -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2  9.0    78   345     345    (-,-) 
  GENERATE_PROPAGATE[7].PROPAGATE/g9/Y  -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  5.9    46    67     412    (-,-) 
  GENERATE_PROPAGATE[7].PROPAGATE/g8/Y  -       B->Y  F     sky130_fd_sc_hd__nand2_2       1  9.7    67    63     475    (-,-) 
  GENERATE_PROPAGATE[7].PROPAGATE/g22/Y -       B->Y  R     sky130_fd_sc_hd__nand2_4       4 22.6    87   104     580    (-,-) 
  CLA2/g166/Y                           -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  5.5    51    47     626    (-,-) 
  CLA2/g534/Y                           -       B->Y  R     sky130_fd_sc_hd__nand2_2       1  6.8    56    73     700    (-,-) 
  CLA2/g533/Y                           -       A->Y  F     sky130_fd_sc_hd__clkinv_2      1  5.5    31    50     750    (-,-) 
  CLA2/g532/Y                           -       B1->Y R     sky130_fd_sc_hd__o21ai_2       2  7.9   137    62     811    (-,-) 
  CLA5/g274__283/Y                      -       A1->Y F     sky130_fd_sc_hd__a21oi_2       1  9.7    64    88     900    (-,-) 
  CLA5/g270__281/Y                      -       B->Y  R     sky130_fd_sc_hd__nand2_4       5 19.5    78    97     997    (-,-) 
  CLA6/g35/Y                            -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    54    69    1066    (-,-) 
  CLA6/g34/Y                            -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  6.8    56    65    1131    (-,-) 
  C13/g15/Y                             -       A->Y  F     sky130_fd_sc_hd__clkinv_2      1  9.6    45    62    1193    (-,-) 
  C13/g13/Y                             -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 11.1    57    62    1255    (-,-) 
  S14/g21/Y                             -       A->Y  F     sky130_fd_sc_hd__nand2_2       1 17.6    78    83    1338    (-,-) 
  S14/g20/Y                             -       B->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   109   127    1465    (-,-) 
  S[14]                                 <<<     -     R     (port)                         -    -     -     0    1465    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

