Fitter Status : Successful - Tue Sep 05 23:27:57 2023
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Web Edition
Revision Name : FPGAImplementation
Top-level Entity Name : FPGAImplementation
Family : Cyclone V
Device : 5CGXFC7C7F23C8
Timing Models : Final
Logic utilization (in ALMs) : 216 / 56,480 ( < 1 % )
Total registers : 216
Total pins : 14 / 268 ( 5 % )
Total virtual pins : 0
Total block memory bits : 0 / 7,024,640 ( 0 % )
Total DSP Blocks : 0 / 156 ( 0 % )
Total HSSI RX PCSs : 0 / 6 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 6 ( 0 % )
Total HSSI TX PCSs : 0 / 6 ( 0 % )
Total HSSI TX Channels : 0 / 6 ( 0 % )
Total PLLs : 0 / 13 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
