-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sat Nov  9 16:13:39 2019
-- Host        : DESKTOP-P038UOU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vga_rom_sim_netlist.vhdl
-- Design      : vga_rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__5/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \douta[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(10),
      I1 => \douta[15]\(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_0\(1),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(11),
      I1 => \douta[15]\(2),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_0\(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(12),
      I1 => \douta[15]\(3),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_0\(3),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(13),
      I1 => \douta[15]\(4),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_0\(4),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(14),
      I1 => \douta[15]\(5),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_0\(5),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(15),
      I1 => \douta[15]\(6),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_0\(6),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[7]\(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => DOPADOP(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => DOADO(9),
      I1 => \douta[15]\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[15]_0\(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"F7FFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFBFFE0FFFFFFFFFFFFFFFFFFFC7FFE0FFFFFFFFFFFFFFFFFFF87FFF7FFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFBFFFB1FFFFFFFFFFFFFFFFFFFBFFFD1FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFDFF47FFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFF67FF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFD9FC8FFFFFFFFFFFFFFFFFFFF8DFEDFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFF07F33FFFFFFFFFFFFFFFFFFFF81FA1FFFFFFFFFFFFFFFFFFFFA5F93",
      INITP_09 => X"F0FFFFFFFFFFFFFFFFFFFFF07EF7FFFFFFFFFFFFFFFFFFFF07F37FFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFF8F80FFFFFFFFFFFFFFFFFFFFF87E0FFFFFFFFFFFFFFFFFFFFF87",
      INITP_0B => X"FFFCFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFEFD41FFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFCBFFFDFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFB47D03FFFFFFFFFFFFFFFFFFF82FEF0FFFFFFFFFFFFFFFFFFFC3FEF8FFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFEFC3A21FFFFFFFFFFFFFFFFFFF7D09CBFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFF80F7E22FFFFFFFFFFFFFFFFFFFF00101FFFFFFFFFFFFFFFFFFEFFE6F4FF",
      INIT_00 => X"FFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBF9F9F9F9F",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDF",
      INIT_02 => X"BFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFFFFFDF",
      INIT_03 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBF9F9F9F9F9F9F9FBFBF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFFFFFDFDF",
      INIT_05 => X"BFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"DFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBF9F9F9FBFBFBFBFBFBFBFBF",
      INIT_07 => X"FFFFFFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_08 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFFFDFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"DFDFDFDFBFDFBFBFBFBFBFBFBFBFBFBFBF9F9F9FBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFFFFFDFDFDFDFDFDFDF",
      INIT_0B => X"DFDFDFDFDFDFDFDFDFDFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"DFDFBFBFBFBFBFBFBFBFBFBFBFBF9F9FBFBFBFBFBFBFBFBFDFDFDFBFDFDFDFDF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_0E => X"DFDFDFDFDFDFFFDFDFDFDFDFDFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"BFBFBFBFDFBFBFBFBFBF9F9FBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFBFBF",
      INIT_11 => X"FFFFFFFFFFDFDFFFFFFF5C3B3C9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"BFBFBFBFBF9F9F9FBFBFBFBFBFBFBFDFDFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_13 => X"FFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFBFDFBFBFBFBF",
      INIT_14 => X"FFDFFFFFFFFF36F57877DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"BFBF9F9FBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_16 => X"FFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFDFDFBFBFBFBFBFBFBFBF",
      INIT_17 => X"FF9D315356927DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"BFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFDFDFDFFFFF",
      INIT_19 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFBFDFDFBFBFBFBFBFBFBFBFBF9F",
      INIT_1A => X"73529DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"BFBFDFDFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFDFDFDFFFFFFF1BB032",
      INIT_1C => X"DFDFDFDFDFDFDFDFDFDFDFDFBFDFBFDFBFBFBFBFBFBFBFBFBFBF9F9FBFBFBFBF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFDFFFFFDFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDF",
      INIT_1E => X"BFDFDFDFDFDFDFDFDFDFDFDFDFDFFFDFDFDFFFDFDFDFDFFFFF99F2D16F527CFF",
      INIT_1F => X"DFDFDFDFDFDFDFDFBFBFDFDFDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_20 => X"FFFFFFFFFFFFFF7CFA5B3CDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDF",
      INIT_21 => X"DFDFDFDFDFDFDFDFDFFFFFFFFFFFFFDFDFFFFFFFFF37B04E6F725CFFFFFFFFFF",
      INIT_22 => X"DFDFDFDFDFDFBFBFDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFDFDF",
      INIT_23 => X"FFFFDE7898D957D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDF",
      INIT_24 => X"DFDFDFDFDFFFDFDFDFDFDFDFDFFFFFFFFFB56F4E6F119DFFFFFFFFFFFFFFFFDF",
      INIT_25 => X"DFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDF",
      INIT_26 => X"5715D0B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_27 => X"DFFFFFFFFFDFDFFFFFFFFFFFFF94ABCCCC2EBEFFFFFFFFFFFFFFFFFFFFFF1A57",
      INIT_28 => X"BFBFBFBFBFBFBFBFBFBFBF9FBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBF",
      INIT_2A => X"FFDFDFFFFFFFFFFFFF1612125293BEFFFFFFFFFFFFFFFFFFFF5CB8D5D06E8FFF",
      INIT_2B => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBF",
      INIT_2D => X"FFFFFFDFFF15B47393B39DFFFFFFFFFFFFFFFFFFDE98F5320D0DB9FFDFFFFFFF",
      INIT_2E => X"BFBFBFBFBFBFBFBFBFDFBFBFBFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFDFDFFF",
      INIT_2F => X"FFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFDFBFBFBFBF",
      INIT_30 => X"FFB4B35252B37CFFFFFFFFFFFFFFFFFFD8B411CF4E32FFDFFFFFFFFFFFFFFFFF",
      INIT_31 => X"BFBFBFBFBFDFBFBFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFDFDFDFFFFFFFFF",
      INIT_32 => X"DFDFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFDFDFBFBFBFBFBFBFBFBF",
      INIT_33 => X"51935BFFDFFFFFFFFFDFFF9D97B32E2E6E9EFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"BFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFDFDFDFDFFFFFFFFFFFFFDE935232",
      INIT_35 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_36 => X"FFFFFFFFFFDFFF1956B4F10D36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"DFDFDFDFDFDFDFDFDFDFFFFFFFFFDFDFDFDFDFFFFFFFFFFF9D3131521031D9FF",
      INIT_38 => X"DFDFDFDFDFDFDFDFDFDFDFDFBFBFBFDFBFBFBFBFBFBFBFBFBFBFBFBFDFBFDFDF",
      INIT_39 => X"FFFF5BB7F411EF11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDF",
      INIT_3A => X"DFDFDFDFDFDFFFDFDFFFDFDFDFFFDFFFFFDFDFFF7CAF8ED03152B8FFFFFFFFFF",
      INIT_3B => X"DFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBFBFDFBFDFBFDFDFDFDF",
      INIT_3C => X"52F0F0B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDF",
      INIT_3D => X"DFDFFFFFFFFFDFDFFFFFFFFFFFFFFFFF5CCC2C1030CF97FFFFFFFFFFFFBD9715",
      INIT_3E => X"DFDFDFDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_40 => X"DFDFDFDFDFFFFFFFFFFFFFFF5CF031CEEF31B8FFFFFFFFFFDFD87693F0CF11FF",
      INIT_41 => X"DFDFDFDFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFFFDFDFDFDFDFDFDFDF",
      INIT_43 => X"FFFFFFFFFFFFFFFF1BEFAFCFCFEFFAFFFFFFFFFF3A15936F8ED077FFFFFFFFFF",
      INIT_44 => X"BFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFDFDFDFDF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFDF",
      INIT_46 => X"FFFFFFFFDACF8E8DAE0F7BFFDFFFFFFF7615D412CED0DEFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"BFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFFFDFFFDFDFDFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBF",
      INIT_49 => X"98AE8E8E6F2FBEFFFFFFFF3A14157251EF74FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"BFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFDFDFDFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBF",
      INIT_4C => X"8E71FFFFFFFFFE3571117030AF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"DFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFDFDFDFFFFFFFFFFFFFFFFFFF37AE8EAE",
      INIT_4E => X"FFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFDFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_4F => X"FFFF1892EF8EAEAEB4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"DFDFDFDFDFDFDFDFDFFFDFFFDFDFDFFFFFDFDFFFFFFFFFFFF58E8EAECE93FFFF",
      INIT_51 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDF",
      INIT_52 => X"AD8DAEF09EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDF",
      INIT_53 => X"DFDFDFDFDFFFFFFFDFDFDFFFFFFFFFFFFFFFFFFF52AE6E8E8D30FFFFFFDE93EF",
      INIT_54 => X"DFDFDFDFDFDFDFDFDFBFBFDFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDF",
      INIT_56 => X"DFDFDFDFDFDFDFFFFFFFFFFFFFFFFF7D318E8ECF10519CFFFF36CE8E8DADEFB9",
      INIT_57 => X"DFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDF",
      INIT_59 => X"DFDFDFFFFFFFFFFFFFFFFF98529393D4D392969CF8328F0C4DAD16FFFFFFFFFF",
      INIT_5A => X"BFBFBFDFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_5C => X"FFFFFFFFFFFFFFF5923251B3D3B3F37697F0AE8E8E72FFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"BFBFBFBFBFBEBEBEBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFDFDFDFDF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_5F => X"FFFF9DF5B37251B3D3B4B4D4D4B3AE6D105CFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"BFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFDFDFDFDFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBF",
      INIT_62 => X"B3315172927393B3D3F4F49256FFFFDEBC7BBDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"BFBFBFDFDFDFBFDFDFDFDFDFDFDFDFDFDFDFFFFFDFDFDFDFDFFFFFFFFFFFDAD3",
      INIT_64 => X"FFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBF",
      INIT_65 => X"72727393D4B3D3F55CFFDDBC7B5AF8BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFDFDFDFFFFFFFFFFF5616D4EF5131",
      INIT_67 => X"FFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBEBEBFBFBFBFBF",
      INIT_68 => X"93B3F4971ABDBC9B5AF855B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"DFDFDFDFDFDFDFDFDFDFDFFFFFFFDFDFDFDFDFFFFF1A3436B7F0921130727252",
      INIT_6A => X"DFDFDFDFDFDFDFDFDFDFDFBFBFBFDFBFBFBFBFBFBFBFBFBFBFBFBFBFDFDFBFBF",
      INIT_6B => X"9B9B5A19F8D85557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDF",
      INIT_6C => X"DFDFDFDFDFDFDFFFDFFFDFDFDFFFDFFFDF7776D8963510EF0F713131519393D8",
      INIT_6D => X"DFDFDFDFDFDFDFDFDFDFBFBFBFDFDFBEBEBEBEBEBFBFBFBFBFDFBFBFDFDFDFDF",
      INIT_6E => X"B675F47DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDF",
      INIT_6F => X"DFDFDFFFFFFFDFDFFFFFFFFF1AFA193A961955CEEF31311051319619F8D7D8D8",
      INIT_70 => X"DFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFBFDFDFDFDFDFDFDFDFDF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_72 => X"DFDFDFDFDFFFFF9DD89C7B7B187B96918DEFEF6D107696B272F49775B24DF5FF",
      INIT_73 => X"BFBFBFBFBFBFBEBEBEBEBEBEBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_75 => X"DFFFFFB9197B5B5B397CD89776D85C5C5BF9108E8DCE0FAEE8AFD8BDFFFFFFFF",
      INIT_76 => X"BFBFBFBFBFBFBF9EBFBFBFBFDFDFDFDFBFDFDFDFDFDFDFDFDFDFDFFFFFFFDFDF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFDFBFBFBFBFBF",
      INIT_78 => X"5A9B5B5B5A5A599B9C5B5CDAD99DFFD0ABEC088B361AD798FFFFFFFFFFFFFFFF",
      INIT_79 => X"BF9E9F9FBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFDFDFDFFF7CF9",
      INIT_7A => X"FFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFDFBFBFDFDFBFBFBEBFBF",
      INIT_7B => X"F89776D8D7763599BBBBBA7B4646D0F9F9B856F5FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"BFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFF7C3939391A1939",
      INIT_7D => X"FFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFDFDFBFBFBFBFBFBFBF9F9F",
      INIT_7E => X"14D330B4D6D6F6B7C890F47535147298FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"BFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFDFDFFF3BB7B7B7B7775635F4B4B4D3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_11_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal addra_11_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  addra_11_sp_1 <= addra_11_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"BFFFFFFFFFFFFFFFFFF03F7843FFFFFFFFFFFFFFFFFFBE12737FFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFEFCFBFC7FFFFFFFFFFFFFFFFFFFFE1C27FFFFFFFFFFFFFFFFFEFFFFA9",
      INITP_02 => X"FC9FFFFFFFFFFFFFFFFFFEF99FCFFFFFFFFFFFFFFFFFFFCCF9FEC7FFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFE7F5F1BFFFFFFFFFFFFFFFFFFE7F5FDBFFFFFFFFFFFFFFFFFFE7FD",
      INITP_04 => X"78C21FFFFFFFFFFFFFFFFFFFF7C406FFFFFFFFFFFFFFFFFFFE7C4403FFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFCFE9FE7FFFFFFFFFFFFFFFFFFFF70D61FFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FBFFDC3FFFFFFFFFFFFFFFFFFF9FF000FFFFFFFFFFFFFFFFFFF9FE3B0FFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFC7DFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"DFDFDFDFDFDFDFDFDFDFBFBFBFBFDFBFBFBFBFBFDFBFBFBFBF9F9F9FBFBFBFBF",
      INIT_01 => X"92131273D1901030F052107DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFDF",
      INIT_02 => X"DFDFBFDFDFDFDFDFDFDFDFDFDFDFDFFFB414F4F5D4B331F00C6DCF51F0F0EC90",
      INIT_03 => X"DFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBEBEBEBEBEBEBE9F9FBFBFBFBFBFBFBFBF",
      INIT_04 => X"B2CB0C6EF0D0F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDF",
      INIT_05 => X"DFDFDFDFDFDFDFDFDFDFFF9DAFAFAFF08E4CCBAB094928EB0CCB6A6B8D0E8FD2",
      INIT_06 => X"DFDFBFBFDFBFBFBFBFBFBFBFBFBFBFBFBF9E9F9FBFBFBFBFBFBFBFBFBFBFBFDF",
      INIT_07 => X"ABAF7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_08 => X"DFDFDFDFDFDFFF79CC4A4A8A6969492929498A8BCC6ACCEDCD0DCC6FEE8FB0CC",
      INIT_09 => X"DFBFBFBFBFBFBFBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_0B => X"DFDFFF13CC09094949698ACCCBABCB2D4D6EB07373116FAFD02ECC0D2C53FFFF",
      INIT_0C => X"BFBFBFBFBFBF9E9E9E9E9EBFBFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDF",
      INIT_0D => X"FFFFFFFFFFDFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFDFBFBFBFBF",
      INIT_0E => X"EC4A094969EA2DE96B1272305014D4D4B3B3526AAACB0C2DB09DFFFFFFFFFFFF",
      INIT_0F => X"BFBEBEBEBE9E9E9FBFBFBFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFFF9E6F",
      INIT_10 => X"FFDFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBEBE",
      INIT_11 => X"6A6929ED6B6FEF3072F4D3F47272118F29CB4E6E37FFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"9E9E9E9E9FBFBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFFFFFD96ECD29E7C7",
      INIT_13 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFBFBFBFBFBFBFBFBFBFBF9EBEBEBE",
      INIT_14 => X"CC4E8E7293F593B39352B0B0ED4ACC31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_15 => X"9F9FBFBFBFBFBFBFBFBFDFBFBFBFBFDFDFDFDFDFDFFFD62DCC2A6AABEC4D4E8B",
      INIT_16 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBF9EBEBEBE9E9E9E9E",
      INIT_17 => X"71D3939393328F2EAC0D4E1BFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDF",
      INIT_18 => X"BEBFBFBFBFBFBFDFBFBFBFDFDFDFDFDFFFFF740D0ECC8A8AECCC8BEDEDECAE92",
      INIT_19 => X"DFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBEBFBFBF9EBEBEBEBE9E9E9E9F9FBFBF",
      INIT_1A => X"72118FECCC0D94FFFFFFFFFFFFFFFFFFFFDFFFDFDFDFDFDFDFDFFFDFFFDFDFDF",
      INIT_1B => X"BFBFBFDFBFBFBFBFBFDFDFDFDFFF740D6FAC8A8AABCCCCCC2EEB8E3031B37292",
      INIT_1C => X"DFBFBFDFBFBFBFBFBFBFBFBFBFBF9E9F9E9F9E9E9E9E9E9E9F9F9FBFBFBFBFBF",
      INIT_1D => X"ED707EFFFFFFDFDFDFDFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_1E => X"BFBFBFBFBFDFDFDFDFFF132E4E8B8BAC8B6BCCED2DCB6E1010721131D08F6FED",
      INIT_1F => X"BFBFBFBFBFBFBEBEBEBEBEBEBEBE9E9E9E9E9E9E9F9F9F9FBEBFBF9FBFBFBFBF",
      INIT_20 => X"FFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBF",
      INIT_21 => X"BFDFDFDFFFDFED4E4E8BABCCCC8B0D6E2C898EF0D011B0AF4E2E2D0E4F58FFFF",
      INIT_22 => X"BFBFBFBFBF9F9F9F9F9E9E9E9E9E9E9E9F9FBF9FBEBFBFBFBFBFBFBFDFBFBFBF",
      INIT_23 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBF",
      INIT_24 => X"BE738AEC4E4A8ACCCCED4E4D2C48CF8E8E6F2E6E2ECCEC4E95FFDFDFDFDFDFDF",
      INIT_25 => X"BEBEBEBEBE9E9E9E9E9E9E9E9F9F9F9F9EBFBF9F9FBFBFBFBFBFDFBFBFBFBFDF",
      INIT_26 => X"FFDFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBEBEBE",
      INIT_27 => X"0EABABCBEC2D2D6E8AAAAE0C4E2DED0D2D0D2E12DFFFDFDFDFDFDFFFDFDFDFFF",
      INIT_28 => X"9E9E9E9E9E9E9E9E9F9F9F9F9E9E9FBFBFBFBFBFBFBFBFBFBFBFDFDFD5CB4ACC",
      INIT_29 => X"DFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFDFBFBFBFBFBFBFBFBFBFBF9E9E9E9E9E",
      INIT_2A => X"0D2D2D2C29EC2DAB0CECCC2D2D2EF1BEFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_2B => X"9E9E9E9E9F9F9F9F9E9E9F9FBFBFBFBFBFBFBFBFDFDFFFF5CB292AAC0DAB8ACC",
      INIT_2C => X"DFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBF9EBEBEBEBE9E9E9E9E9E",
      INIT_2D => X"8AECEDACCCACED4E4E129EFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_2E => X"7E9F9F9F9F9F9EBEBFBFBFBFBFBFBFBFDFDF784E6A090A8BABABEC0DED0C2C8A",
      INIT_2F => X"DFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBFBE9EBEBEBE9E9E9E9E9E9E9E9E9E",
      INIT_30 => X"2D4D4E7074DFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_31 => X"9F9F9E9E9E9EBFBFBFBFBFBFDFF96EAB6A4A4B8B6A6ACC0C0D0DCBCBEC0DEDEC",
      INIT_32 => X"BFBFBFBFBFBFBFBFBFBFBFBF9E9E9E9E9E9F9E9E9E9E9E9E9E9E7E7E7E9F9F9F",
      INIT_33 => X"FFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBF",
      INIT_34 => X"9FBEBFBFBF9FDFDF5DD00DAB4A6AAB6A49ABCBEC0C0D2D0D0D2D0D2D2E4F6F58",
      INIT_35 => X"BFBFBFBEBFBEBEBEBEBEBEBEBE9E9E9E9E9E9E9E9E9E7E9E7F7F9F9F9F9F9F9F",
      INIT_36 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFDFDFDFBFBF",
      INIT_37 => X"BFBFBFBE532DCC6A296A6B2949698AABABEC0CECECEC0D2D2DB05CFFDFDFDFDF",
      INIT_38 => X"BFBFBFBFBFBF9F9E9E9E9E9E9E9E9E9E7E7E7E7E7E7E7E9F9F9F9F9F9F9E9EBF",
      INIT_39 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDFDFBFDFBFBFBFBFBFBFBFBFBFBF",
      INIT_3A => X"6EEB6A09092A2929294A8A6A8BABCBECCB8BCB0C53BFFFDFDFDFDFDFDFDFDFDF",
      INIT_3B => X"BEBEBE9E9E9E9E9E9E9E9E9E9E7E7E7E7E7F7F9F9F9F9F9F9F9E9E9E9EBFBFD6",
      INIT_3C => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBFBFBFDFDFDFDFBFBEBFBFBFBEBE",
      INIT_3D => X"2929E808096A8A6A8A8A8BAB8B69AAD5FFFFDFDFFFDFDFDFFFDFDFDFDFDFDFDF",
      INIT_3E => X"9E9E9E9E9E9E7E7E7E7E7E7E7E7E7E7E9E9F9F9F9E9EBF9EBFBF166E0C8A2909",
      INIT_3F => X"DFDFDFDFBFBFBFBFBFBFDFDFBFBFBFBFBFBFBFBFBFBFBFBF9F9F9E9EBFBE9E9E",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => addra_11_sn_1,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      O => addra_11_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7DFF7DFF7DFF7DFF7DFF7BFFFDFFFDFFFDFFFDFF7DFF7DFF7DFF7DFFFDFFFDF",
      INIT_01 => X"8B298B29938A938A9BAB9B8B9BABA3CB93ECC5F5FFDFFFFFF7DEF7DFF7BFF7DF",
      INIT_02 => X"EF9EEF9EEF9EEF9FF7DFDE58BC6EAC0BA38A9349932993299B4A8AE88AE89329",
      INIT_03 => X"EF9EEF9EEF9EEF7EEF7EEF7EEF7EEF7EEF7EEF7EEF7EEF7FEF7EEF7EEF9FEF9F",
      INIT_04 => X"F7BFF7BEF7BFF79EF7BEF7BEF7BEF7BEF79FF79EF79EF79EEF9EEF9EEF9EEF9E",
      INIT_05 => X"F7DFF7DFF7DFF7DFF7DFF7DFF7DFF7BFF7BFF7BFF7DFF7DFF7DFF7BFF7BFF7BF",
      INIT_06 => X"F7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DF",
      INIT_07 => X"938A9B8A9BAB9BEBCE17FFFFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DF",
      INIT_08 => X"E6DABC8FAC0CA36A9349932993299B4A93498B088AE893498B498B49936A938A",
      INIT_09 => X"EF7EEF7EEF7EEF7EEF7EEF7EEF7EEF7EEF9EEF7EEF7EEF9EEF9EEF9EEF9EF7BF",
      INIT_0A => X"F79EF79EF79EF7BEF79EF79EF79EF79EEF9EEF9EEF9EEF9EEF9EEF7EEF7EEF7E",
      INIT_0B => X"F7DFF7BFF7DFF7BFF7BFF7BFF7BFF7BFF7DFF7BFF7BFF7BFF7BFF7BFF79EF79E",
      INIT_0C => X"F7DFF7BFF7DFF7BFF7DFF7BFF7DFF7BFF7BFF7BFF7BFF7DFF7DFF7BFF7DFF7BF",
      INIT_0D => X"F7FFF7DFF7BFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7BFF7DFF7BFF7DFF7BF",
      INIT_0E => X"930993299B4A93298AE882E88B298B498B498B4A936A938A936A938AA3CCBD94",
      INIT_0F => X"EF7EEF7EEF7EEF7FEF7EEF9EEF9EEF7EEF9EEF9EEFBFEF3CBCD0B42CA3AA9B49",
      INIT_10 => X"F79EF79EF79EF79EEF9EEF9EEF9EEF9EEF7EEF7EEF7EEF7EEF7EEF7EEF5DEF7E",
      INIT_11 => X"F7BFF7BFF7BFF7BFF7BFF7BFF7BFF7BFF7BFF7BFF79EF79EF79EF79EF79EF7BE",
      INIT_12 => X"F7DFF7DFF7DFF7DFF7DFF7BFF7DFF7DFF7BFF7DFF7DFF7BFF7BFF7BFF7BFF7BF",
      INIT_13 => X"F7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DFF7DF",
      INIT_14 => X"8AA78AE88B0983098B498B49936A936A93899BEBB4D1EF9EF7DFEFDFF7BFF7DF",
      INIT_15 => X"EF7EEF7EEF7EEF9EEF7EEF9FEF7DBD32BC2DABEC9B6A9B499329934993498308",
      INIT_16 => X"F7DFF7DFF7DFF7DFF7BFF7DFF7BFF7BFF7BFF7BFF7BFF7BEE75DEF7EEF7EEF7E",
      INIT_17 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7DFF7DFF7DF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"938A938A938A9B8A9C0CAC6FDF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"F7DFF79ECD74C46DB40BA3AB9B6A9B499B8A9B69930882E78AE88B288B299349",
      INIT_1C => X"BDB7BDD7B5B7B5B7B5B6B5B6B5B6B5B6F7BFF7BFEFBFF7BFF7BFF7DFF7DFF7DF",
      INIT_1D => X"BDD7BDD7BDD7BDD7BDD7BDD7BDD7BDD7BDD7BDD7BDB7BDD7BDD7BDD7BDB7BDB7",
      INIT_1E => X"BDF8BDF8BDF8BDF8BDD8BDF8BDF8BDF8BDF8BDF8BDF8BDD8BDF8BDD8BDD8BDD8",
      INIT_1F => X"BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8",
      INIT_20 => X"832A8C70BE18BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8BDF8",
      INIT_21 => X"7AE97AC87AA87AA872886A6762266226624662676A676A676A8872A972A872C8",
      INIT_22 => X"0000000000000000B597B5B7B5B7B5B7B5B7B5B7B5B7B5B7B5969C708B4B8B2A",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"4A49632C5AAB42298430738E39C7630C000000008410738E8C51843000000000",
      INIT_2A => X"5ACB52AB39C74A49422939E89CD35AEB52AB52AA7BCF39C7632D3186000018C3",
      INIT_2B => X"5ACB0000000039E85AEB4228420839C721254A294208318673AE4A6A4A6A18A3",
      INIT_2C => X"00000000000000007BF05AEB4A6A528A7BF031869492949242297BCF4208630C",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"39E7002021044A69002000204A6910A273AE7BCF000000000000000000000000",
      INIT_30 => X"296531866B4D39C74A693186528939C7630C210400001082294539C742282945",
      INIT_31 => X"42082945420839C729653186420829655ACB2124318639C739E739C74208528A",
      INIT_32 => X"39C74A49294439E72124420821044A49296529654A69318639E70000000031A6",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7B7B7B7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_01 => X"7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_02 => X"7777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_03 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777",
      INIT_04 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7F7F",
      INIT_05 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F",
      INIT_06 => X"7B7B7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777777777",
      INIT_07 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B",
      INIT_08 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_09 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777777777777B7B7B7B",
      INIT_0A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B",
      INIT_0B => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0C => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777777777777B777B7B7B7B7B7B",
      INIT_0D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7F7F7F7B7B7B7B",
      INIT_0E => X"7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0F => X"7B7B7B7B7B7B7B7B7B7B7B7B777777777777777B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7F7B7B7B7B7B",
      INIT_11 => X"7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7B7B7B7B7B7B7B7B77777777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_13 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B",
      INIT_14 => X"7B7F7F7F7F7F7B7E7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_15 => X"7B7B7B7B777777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_16 => X"7F7F7F7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_17 => X"7B7F6E767B767F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_18 => X"77777777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F",
      INIT_19 => X"7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_1A => X"76767B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1B => X"77777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7B6A72",
      INIT_1C => X"7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777",
      INIT_1D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1E => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7B776A6A666E7B7F",
      INIT_1F => X"7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777777B7B",
      INIT_20 => X"7F7F7F7F7F7F7B7F7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_21 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F736A66666E7B7F7F7F7F7F",
      INIT_22 => X"7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777777B7B7B7B7B7B",
      INIT_23 => X"7B7F7F7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_24 => X"7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F6E6662626A7F7F7F7F7F7F7F7F7F7F",
      INIT_25 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777777B7B7B7B7B7B7B7B7B7B7B",
      INIT_26 => X"7F776E737F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B",
      INIT_27 => X"7B7B7B7B7B7F7F7F7F7F7F7F7F6A5D59595E7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_28 => X"7B7B7B7B7B7B7B7B7B7B7B7B77777777777B777B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_29 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B",
      INIT_2A => X"7F7F7F7F7F7F7F7F7F6F6E6A6A6E7F7F7F7F7F7F7F7F7F7F7F7F7F7A6A66627F",
      INIT_2B => X"7B7B7B7B7B7B7B7B77777B777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_2C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_2D => X"7F7F7F7F7F73726E6E6E7F7F7F7F7F7F7F7F7F7F7F7F7A6E5E5E737F7F7F7F7F",
      INIT_2E => X"7B7B7B7B77777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F",
      INIT_2F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B",
      INIT_30 => X"7F726E6A6A6E7B7F7F7F7F7F7F7F7F7F7B766E6666627F7F7F7F7F7F7F7F7F7F",
      INIT_31 => X"77777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F",
      INIT_32 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_33 => X"6A6A7B7F7F7F7F7F7F7F7F7F7B72625E5A7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_34 => X"77777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7B6E6E66",
      INIT_35 => X"7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777",
      INIT_36 => X"7F7F7F7F7F7F7F7F7B6E66566B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_37 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7B6A6A6A666A777F",
      INIT_38 => X"7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B777777777B7B777B",
      INIT_39 => X"7F7F7F7B766A625E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_3A => X"7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F776662626A6E737F7F7F7F7F",
      INIT_3B => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B777777777B7B7B7B7B7B7B7B",
      INIT_3C => X"6A625E6F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B",
      INIT_3D => X"7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F77595A666A66737F7F7F7F7B7F7F7F77",
      INIT_3E => X"7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B777777777B777B7B7B7B7B7B7B7B7B7B",
      INIT_3F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_40 => X"7F7F7F7F7F7F7F7F7F7F7F7F77666A66666E777F7F7F7F7B7F7F7B6E625E627F",
      INIT_41 => X"7B7B7B7B7B7B7B7B7B7B7B7B7777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_42 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B",
      INIT_43 => X"7F7F7F7F7F7F7F7F77626266666A7B7F7F7F7F7F7B776E625E626F7F7F7F7F7F",
      INIT_44 => X"7B7B7B7B7B7B7B7B77777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F",
      INIT_45 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B",
      INIT_46 => X"7F7F7F7F7366626666667B7F7F7F7F7F7B736E665E5E7F7F7F7F7F7F7F7F7F7F",
      INIT_47 => X"7B7B7B7B777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F",
      INIT_48 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B",
      INIT_49 => X"7362666666667F7F7F7F7F7B77776E6A66667F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4A => X"7777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7B7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_4C => X"666A7F7F7F7F7F7772726E6A5E777F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4D => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F6F666266",
      INIT_4E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B77777777",
      INIT_4F => X"7F7F7B6E6A666666667F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_50 => X"7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F6E62626266727F7F",
      INIT_51 => X"7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777B7B7B7B7B",
      INIT_52 => X"666662667F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_53 => X"7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7F6A626262666E7F7F7F7F726A",
      INIT_54 => X"7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7777777B7777777B7B7B7B7B",
      INIT_55 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_56 => X"7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7B6A6262666A6E7F7B7F73666662666673",
      INIT_57 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_58 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B",
      INIT_59 => X"7F7F7F7F7F7F7F7F7F7F7F776A6A6A6E6E767F7F7F6E6262666A6B7F7F7F7F7F",
      INIT_5A => X"7B7B7B7B7B7B7B7B7B7B7B7B777777777B777B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_5B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_5C => X"7F7F7F7F7F7F7F6E6E6A6E727672767F7B6A6666666A7F7F7F7F7F7F7F7F7F7F",
      INIT_5D => X"7B7B7B7B7B7B7B7B77777B777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F",
      INIT_5E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_5F => X"7F7F7B726E6E6E7276767272727266666A7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_60 => X"7B7B7B7B7B7B77777B777B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F",
      INIT_61 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B",
      INIT_62 => X"726E6E727272727272767672737F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_63 => X"7B77777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7F7F7B72",
      INIT_64 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_65 => X"726E6E6E727272767B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_66 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7F7377726A6E6E",
      INIT_67 => X"7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B777B7777",
      INIT_68 => X"6E72727B7B7F7F7F7F7F7B777F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_69 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F7777777B6A726A6E6E726E",
      INIT_6A => X"7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B777B77777B7B7B7B",
      INIT_6B => X"7F7F7F7F7F7B776F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6C => X"7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7B7B777B7B7B736A6E6A6E6E6A6E726E7F",
      INIT_6D => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777777B7B7B7B7B7B7B",
      INIT_6E => X"7B776E7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B",
      INIT_6F => X"7B7B7B7B7B7B7F7F7F7F7F7F777F7F7F7B7F77666A6A6A6A6E6A7B7F7F7F7F7F",
      INIT_70 => X"7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777777B7B7B7B7B7B7B7B7B7B7B",
      INIT_71 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_72 => X"7B7B7F7F7F7F7F7B7B7F7F7F7B7F776E62666A626A7B7F7672767B776E5E667F",
      INIT_73 => X"7B7B7B7B7B7B7B7B7B7B7B7B777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_74 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B",
      INIT_75 => X"7F7B7F7B7F7F7F7F7F7F777773777F7F7F7B6E6E66666666495E7B7F7F7F7F7F",
      INIT_76 => X"7B7B7B7B7B7B7B7B7777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F",
      INIT_77 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B",
      INIT_78 => X"7F7F7F7F7F7F7F7F7F7F7F7B7B7F7F62595D4D4D737F7F777F7F7F7F7F7F7F7F",
      INIT_79 => X"7B7B7B7B7777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7B7F7B7F",
      INIT_7A => X"7F7F7F7F7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_7B => X"7F7B7B7F7F7B777B7F7F7F7F4941627B7B77776A7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7C => X"7777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7F7F7F7F7F",
      INIT_7D => X"7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_7E => X"73726A72727A7A7F49626E7777736A6F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7F => X"77777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7B7F7F7F7B7F7B7B777272726E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777",
      INIT_01 => X"666E6E6E66666A6A6666627B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_02 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F6E737272726E66625A5E626666665D62",
      INIT_03 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777777B7B",
      INIT_04 => X"66595E62625E667F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B",
      INIT_05 => X"7B7B7B7B7B7B7B7B7B7B7B7B626262665E5A555151514D5556555551595E666A",
      INIT_06 => X"7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B777777777777777B7B7B7B7B",
      INIT_07 => X"515E7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_08 => X"7B7B7B7B7B7B7F6F554D4D4D4D4D4D494D4D4D5151515155595E5D665D666255",
      INIT_09 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B777777777777777B7B7B7B7B7B7B7B7B",
      INIT_0A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B",
      INIT_0B => X"7B7B7F5E51494949494D4D51514D515A5A5A626E6E6A6266665E55565A5E7F7F",
      INIT_0C => X"7B7B7B7B7B7B7B7B7B7B7B7B777777777777777B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_0D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B",
      INIT_0E => X"4D4949494D515645516A6A666A7372726E6E6E5155555A5A5A7B7F7F7F7F7F7F",
      INIT_0F => X"7B77777B7B7B777B7777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B5A",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_11 => X"49494555515E666A6E6E6E766E6E6A624D555A5E6B7F7F7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7B7B7B7B7777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6F5651454545",
      INIT_13 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777B",
      INIT_14 => X"555A5E6E6E6E6A726E6E66625D55555E7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_15 => X"7777777777777B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F66564D454D4D4D565649",
      INIT_16 => X"7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777B7B7B7B7B",
      INIT_17 => X"6E6E6E6E6E6A6262595A5A777F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_18 => X"77777B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F5E52524D4949514D4D595155626E",
      INIT_19 => X"7B7B7B7B7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777B7B77777B77777777",
      INIT_1A => X"6A6662595556627F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7F7B7B7B",
      INIT_1B => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7F5E52564D49494D51515152515E666A6E6A6E",
      INIT_1C => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777777B7B",
      INIT_1D => X"595E7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1E => X"7B7B7B7B7B7B7B7B7B7F5A52564949494D4D515156515E66666A666A66625E59",
      INIT_1F => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B777777777777777777777777777B7B7B7B",
      INIT_20 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_21 => X"7B7B7B7B7B7F4D565649494D4D4D525656515E66626662665E5A5A5A566B7F7F",
      INIT_22 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777777777777B7B7B7B7B7B7B",
      INIT_23 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B",
      INIT_24 => X"7B664D4D5649494D4D515652564D625E5E625E5E5E55555A627F7F7F7F7F7F7F",
      INIT_25 => X"7B7B7B7B7B77777777777777777777777777777777777B7B7B7B7B7B7B7B7B7B",
      INIT_26 => X"7F7F7F7F7B7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_27 => X"52494D4D4D52525651515E5A5E5E595A565A5A5E7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_28 => X"7B7B7B7B7B77777777777777777777777777777B7B7B7B7B7B7B777B6655494D",
      INIT_29 => X"7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_2A => X"525252524D595A555A59595A5A5A5A7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_2B => X"7777777777777777777777777777777B7B7B7B7B7B7B7B6E5149494D524D494D",
      INIT_2C => X"7F7F7F7F7F7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B777B7B7B7B",
      INIT_2D => X"515555555555555A5A5E7B7F7F7F7F7F7F7F7F7F7B7F7F7B7B7B7B7F7F7F7F7F",
      INIT_2E => X"77777777777777777B7777777B7B7B7B777B6F5E4D49454D4D4D4D5251525651",
      INIT_2F => X"7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7777777777",
      INIT_30 => X"565A5A565E7F7B7F7B7B7B7B7B7B7B7B7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_31 => X"7777777777777777777B7B7B7B775E554949494D494951525256515155565555",
      INIT_32 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777B777777777777",
      INIT_33 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B",
      INIT_34 => X"77777777777B777B77625651494D4D4D494D51515256565656565656565E566B",
      INIT_35 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B777777777777777777777777777777777777",
      INIT_36 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7F7F7B7B7B7B7B7B7B7B7B",
      INIT_37 => X"77777B7B625A514D494D4D4949494D4D4D515251515556565A5A777F7B7B7B7B",
      INIT_38 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B77777777777777777777777777777777",
      INIT_39 => X"7F7F7B7B7B7B7F7F7F7F7F7F7F7F7F7F7F7B7B7B7B7F7B7B7B7B7B7B7B7B7B7B",
      INIT_3A => X"5E554D454949494945494949494D4D51514D5156627B7F7B7F7B7B7B7B7F7F7F",
      INIT_3B => X"77777B7777777777777777777777777777777777777777777777777777777B66",
      INIT_3C => X"7B7B7B7B7B7B7B7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_3D => X"49494545454949494949494D4D4D4D627F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_3E => X"7B7B7B77777B777777777777777777777777777777777777777B6B5A56514945",
      INIT_3F => X"7F7F7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\,
      DOADO(6 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(6 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_11_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_11_sn_1 : STD_LOGIC;
begin
  addra_11_sp_1 <= addra_11_sn_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(12 downto 0) => addra(12 downto 0),
      addra_11_sp_1 => addra_11_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(6 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(12 downto 10),
      ena_array(0) => ena_array(6)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(15) => \ramloop[2].ram.r_n_0\,
      DOADO(14) => \ramloop[2].ram.r_n_1\,
      DOADO(13) => \ramloop[2].ram.r_n_2\,
      DOADO(12) => \ramloop[2].ram.r_n_3\,
      DOADO(11) => \ramloop[2].ram.r_n_4\,
      DOADO(10) => \ramloop[2].ram.r_n_5\,
      DOADO(9) => \ramloop[2].ram.r_n_6\,
      DOADO(8) => \ramloop[2].ram.r_n_7\,
      DOADO(7) => \ramloop[2].ram.r_n_8\,
      DOADO(6) => \ramloop[2].ram.r_n_9\,
      DOADO(5) => \ramloop[2].ram.r_n_10\,
      DOADO(4) => \ramloop[2].ram.r_n_11\,
      DOADO(3) => \ramloop[2].ram.r_n_12\,
      DOADO(2) => \ramloop[2].ram.r_n_13\,
      DOADO(1) => \ramloop[2].ram.r_n_14\,
      DOADO(0) => \ramloop[2].ram.r_n_15\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(2 downto 0) => addra(12 downto 10),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      \douta[15]\(6) => \ramloop[3].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[3].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[3].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[3].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[3].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[3].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[3].ram.r_n_6\,
      \douta[15]_0\(6) => \ramloop[4].ram.r_n_0\,
      \douta[15]_0\(5) => \ramloop[4].ram.r_n_1\,
      \douta[15]_0\(4) => \ramloop[4].ram.r_n_2\,
      \douta[15]_0\(3) => \ramloop[4].ram.r_n_3\,
      \douta[15]_0\(2) => \ramloop[4].ram.r_n_4\,
      \douta[15]_0\(1) => \ramloop[4].ram.r_n_5\,
      \douta[15]_0\(0) => \ramloop[4].ram.r_n_6\,
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => ram_ena_n_0,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[1].ram.r_n_7\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      addra_11_sp_1 => \ramloop[1].ram.r_n_9\,
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(15) => \ramloop[2].ram.r_n_0\,
      DOADO(14) => \ramloop[2].ram.r_n_1\,
      DOADO(13) => \ramloop[2].ram.r_n_2\,
      DOADO(12) => \ramloop[2].ram.r_n_3\,
      DOADO(11) => \ramloop[2].ram.r_n_4\,
      DOADO(10) => \ramloop[2].ram.r_n_5\,
      DOADO(9) => \ramloop[2].ram.r_n_6\,
      DOADO(8) => \ramloop[2].ram.r_n_7\,
      DOADO(7) => \ramloop[2].ram.r_n_8\,
      DOADO(6) => \ramloop[2].ram.r_n_9\,
      DOADO(5) => \ramloop[2].ram.r_n_10\,
      DOADO(4) => \ramloop[2].ram.r_n_11\,
      DOADO(3) => \ramloop[2].ram.r_n_12\,
      DOADO(2) => \ramloop[2].ram.r_n_13\,
      DOADO(1) => \ramloop[2].ram.r_n_14\,
      DOADO(0) => \ramloop[2].ram.r_n_15\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena_array(0) => ena_array(6)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \ramloop[1].ram.r_n_9\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     3.570216 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "vga_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "vga_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 7100;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 7100;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 7100;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 7100;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vga_rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.570216 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "vga_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "vga_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 7100;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 7100;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 7100;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 7100;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
