# msvsdpll

### Digital Block
FD(frequency divider)


### Analog Block
###### VCO(Voltage Controlled Oscillator)
###### CP(Charge Pump)
###### PD(Phase Detector)

# 180nm PLL Clock Multiplier IP


# PD(Phase Detector)

![image](https://user-images.githubusercontent.com/110079770/219592091-287b9540-b966-4577-878b-411eaaa34976.png)

# Simulated Output 

![image](https://user-images.githubusercontent.com/110079770/219910205-7a4f4b9c-197b-4a22-9198-e2851cb5bcda.png)


![image](https://user-images.githubusercontent.com/110079770/219910273-1c91e4a3-c2c5-4106-aff0-f1a2be9e1ef1.png)



# VCO(Voltage Controlled Oscillator)

![image](https://user-images.githubusercontent.com/110079770/219592583-7b3adbac-c411-4786-81bd-ad7c13b7418c.png)


# Simulated Output

![image](https://user-images.githubusercontent.com/110079770/219592905-d53bf438-d52c-418d-ad89-93d8a76c1034.png)




# CP(Charge Pump)

![image](https://user-images.githubusercontent.com/110079770/218623175-da54c5db-34b4-4859-8ccf-92dd86bf209c.png)

# Simulated Output

![image](https://user-images.githubusercontent.com/110079770/219592730-492dd5d3-b04f-47c1-820a-5b4ea25c2113.png)

# Frequency Divider

![image](https://user-images.githubusercontent.com/110079770/219916777-5b0ca217-7c74-436a-b288-ed2ac33ac269.png)



# PLL

![image](https://user-images.githubusercontent.com/110079770/219593114-ee1566a0-df3d-46a5-9e03-4398e859b9b7.png)

# Simulated Output

![image](https://user-images.githubusercontent.com/110079770/219593243-84d2ca9a-5d45-4270-ad53-b9e1f9e18dfa.png)




