
Beethoven-clock_master_64KB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093dc  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08009498  08009498  0000a498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800958c  0800958c  0000b098  2**0
                  CONTENTS
  4 .ARM          00000000  0800958c  0800958c  0000b098  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800958c  0800958c  0000b098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800958c  0800958c  0000a58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009590  08009590  0000a590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08009594  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  20000098  0800962c  0000b098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f8  0800962c  0000b5f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f75  00000000  00000000  0000b0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000369a  00000000  00000000  00023035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f0  00000000  00000000  000266d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011e3  00000000  00000000  00027dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194f5  00000000  00000000  00028fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c614  00000000  00000000  00042498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c643  00000000  00000000  0005eaac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb0ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000536c  00000000  00000000  000fb134  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001004a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000098 	.word	0x20000098
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08009480 	.word	0x08009480

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000009c 	.word	0x2000009c
 8000100:	08009480 	.word	0x08009480

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5b0      	push	{r4, r5, r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231e      	movs	r3, #30
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-low hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	6818      	ldr	r0, [r3, #0]
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	899b      	ldrh	r3, [r3, #12]
 8000258:	2200      	movs	r2, #0
 800025a:	0019      	movs	r1, r3
 800025c:	f004 f8ab 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	6818      	ldr	r0, [r3, #0]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	899b      	ldrh	r3, [r3, #12]
 800026a:	2201      	movs	r2, #1
 800026c:	0019      	movs	r1, r3
 800026e:	f004 f8a2 	bl	80043b6 <HAL_GPIO_WritePin>

	/*
	 *  Delay for 500 ms using hardware timer
	 */
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	0018      	movs	r0, r3
 8000278:	f008 f902 	bl	8008480 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	0018      	movs	r0, r3
 8000282:	f008 f8b1 	bl	80083e8 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028e:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000290:	46c0      	nop			@ (mov r8, r8)
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029a:	69bb      	ldr	r3, [r7, #24]
 800029c:	1ad2      	subs	r2, r2, r3
 800029e:	2380      	movs	r3, #128	@ 0x80
 80002a0:	021b      	lsls	r3, r3, #8
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f5      	bcc.n	8000292 <capTouch_Init+0x76>

    // Determines the number of times to try each initialization step
	uint8_t numTries = 3;
 80002a6:	231f      	movs	r3, #31
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	2203      	movs	r2, #3
 80002ac:	701a      	strb	r2, [r3, #0]

	// Verify device ID
		uint8_t deviceIDRet = 0x00;
 80002ae:	2317      	movs	r3, #23
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	2200      	movs	r2, #0
 80002b4:	701a      	strb	r2, [r3, #0]

		while(numTries != 0) {
 80002b6:	e014      	b.n	80002e2 <capTouch_Init+0xc6>
			halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b8:	251e      	movs	r5, #30
 80002ba:	197c      	adds	r4, r7, r5
 80002bc:	2317      	movs	r3, #23
 80002be:	18fa      	adds	r2, r7, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	0011      	movs	r1, r2
 80002c4:	0018      	movs	r0, r3
 80002c6:	f000 f8ad 	bl	8000424 <capTouch_ReadDeviceID>
 80002ca:	0003      	movs	r3, r0
 80002cc:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80002ce:	197b      	adds	r3, r7, r5
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d00b      	beq.n	80002ee <capTouch_Init+0xd2>
				break;

			numTries--;
 80002d6:	211f      	movs	r1, #31
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	3a01      	subs	r2, #1
 80002e0:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80002e2:	231f      	movs	r3, #31
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d1e5      	bne.n	80002b8 <capTouch_Init+0x9c>
 80002ec:	e000      	b.n	80002f0 <capTouch_Init+0xd4>
				break;
 80002ee:	46c0      	nop			@ (mov r8, r8)
		}
		if(deviceIDRet != DEVICE_ID || numTries == 0) {
 80002f0:	2317      	movs	r3, #23
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80002f8:	d104      	bne.n	8000304 <capTouch_Init+0xe8>
 80002fa:	231f      	movs	r3, #31
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d101      	bne.n	8000308 <capTouch_Init+0xec>
			return 1;
 8000304:	2301      	movs	r3, #1
 8000306:	e089      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->deviceID = deviceIDRet;
 8000308:	2317      	movs	r3, #23
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	781a      	ldrb	r2, [r3, #0]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	739a      	strb	r2, [r3, #14]

		numTries = 3;
 8000312:	231f      	movs	r3, #31
 8000314:	18fb      	adds	r3, r7, r3
 8000316:	2203      	movs	r2, #3
 8000318:	701a      	strb	r2, [r3, #0]

	// Force Device Recalibration
		while(numTries != 0) {
 800031a:	e019      	b.n	8000350 <capTouch_Init+0x134>
			halRet = capTouch_Recalibrate(capTouch);
 800031c:	231e      	movs	r3, #30
 800031e:	18fc      	adds	r4, r7, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	0018      	movs	r0, r3
 8000324:	f000 f8c0 	bl	80004a8 <capTouch_Recalibrate>
 8000328:	0003      	movs	r3, r0
 800032a:	7023      	strb	r3, [r4, #0]

			// Wait until calibration sequence completes
			while(capTouch_checkCal(capTouch)) {}
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	0018      	movs	r0, r3
 8000332:	f000 f8db 	bl	80004ec <capTouch_checkCal>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d1f9      	bne.n	800032e <capTouch_Init+0x112>

			if (halRet == HAL_OK)
 800033a:	231e      	movs	r3, #30
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d00b      	beq.n	800035c <capTouch_Init+0x140>
				break;

			numTries--;
 8000344:	211f      	movs	r1, #31
 8000346:	187b      	adds	r3, r7, r1
 8000348:	781a      	ldrb	r2, [r3, #0]
 800034a:	187b      	adds	r3, r7, r1
 800034c:	3a01      	subs	r2, #1
 800034e:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 8000350:	231f      	movs	r3, #31
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1e0      	bne.n	800031c <capTouch_Init+0x100>
 800035a:	e000      	b.n	800035e <capTouch_Init+0x142>
				break;
 800035c:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 800035e:	231f      	movs	r3, #31
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d101      	bne.n	800036c <capTouch_Init+0x150>
			return 2;
 8000368:	2302      	movs	r3, #2
 800036a:	e057      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 800036c:	231f      	movs	r3, #31
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	2203      	movs	r2, #3
 8000372:	701a      	strb	r2, [r3, #0]

	// Get initial reading of channels
		while(numTries != 0) {
 8000374:	e011      	b.n	800039a <capTouch_Init+0x17e>

			halRet = capTouch_readChannels(capTouch);
 8000376:	251e      	movs	r5, #30
 8000378:	197c      	adds	r4, r7, r5
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	0018      	movs	r0, r3
 800037e:	f000 f8f9 	bl	8000574 <capTouch_readChannels>
 8000382:	0003      	movs	r3, r0
 8000384:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 8000386:	197b      	adds	r3, r7, r5
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d00b      	beq.n	80003a6 <capTouch_Init+0x18a>
				break;

			numTries--;
 800038e:	211f      	movs	r1, #31
 8000390:	187b      	adds	r3, r7, r1
 8000392:	781a      	ldrb	r2, [r3, #0]
 8000394:	187b      	adds	r3, r7, r1
 8000396:	3a01      	subs	r2, #1
 8000398:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 800039a:	231f      	movs	r3, #31
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1e8      	bne.n	8000376 <capTouch_Init+0x15a>
 80003a4:	e000      	b.n	80003a8 <capTouch_Init+0x18c>
				break;
 80003a6:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003a8:	231f      	movs	r3, #31
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d101      	bne.n	80003b6 <capTouch_Init+0x19a>
			return 3;
 80003b2:	2303      	movs	r3, #3
 80003b4:	e032      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 80003b6:	231f      	movs	r3, #31
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	2203      	movs	r2, #3
 80003bc:	701a      	strb	r2, [r3, #0]

	// Enable keys based on passed initialization byte
		while(numTries != 0) {
 80003be:	e015      	b.n	80003ec <capTouch_Init+0x1d0>

			halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 80003c0:	251e      	movs	r5, #30
 80003c2:	197c      	adds	r4, r7, r5
 80003c4:	2334      	movs	r3, #52	@ 0x34
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	781a      	ldrb	r2, [r3, #0]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 f914 	bl	80005fc <capTouch_enableKeys>
 80003d4:	0003      	movs	r3, r0
 80003d6:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80003d8:	197b      	adds	r3, r7, r5
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d00b      	beq.n	80003f8 <capTouch_Init+0x1dc>
				break;

			numTries--;
 80003e0:	211f      	movs	r1, #31
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	3a01      	subs	r2, #1
 80003ea:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80003ec:	231f      	movs	r3, #31
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d1e4      	bne.n	80003c0 <capTouch_Init+0x1a4>
 80003f6:	e000      	b.n	80003fa <capTouch_Init+0x1de>
				break;
 80003f8:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003fa:	231f      	movs	r3, #31
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <capTouch_Init+0x1ec>
			return 4;
 8000404:	2304      	movs	r3, #4
 8000406:	e009      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->keys = keyEnFlags;
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	2234      	movs	r2, #52	@ 0x34
 800040c:	18ba      	adds	r2, r7, r2
 800040e:	7812      	ldrb	r2, [r2, #0]
 8000410:	73da      	strb	r2, [r3, #15]

		numTries = 3;
 8000412:	231f      	movs	r3, #31
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	2203      	movs	r2, #3
 8000418:	701a      	strb	r2, [r3, #0]

	return 0;
 800041a:	2300      	movs	r3, #0

}
 800041c:	0018      	movs	r0, r3
 800041e:	46bd      	mov	sp, r7
 8000420:	b008      	add	sp, #32
 8000422:	bdb0      	pop	{r4, r5, r7, pc}

08000424 <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	b087      	sub	sp, #28
 8000428:	af02      	add	r7, sp, #8
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 800042e:	230e      	movs	r3, #14
 8000430:	18fb      	adds	r3, r7, r3
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000436:	250f      	movs	r5, #15
 8000438:	197b      	adds	r3, r7, r5
 800043a:	2200      	movs	r2, #0
 800043c:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 800043e:	210c      	movs	r1, #12
 8000440:	187b      	adds	r3, r7, r1
 8000442:	4a18      	ldr	r2, [pc, #96]	@ (80004a4 <capTouch_ReadDeviceID+0x80>)
 8000444:	7812      	ldrb	r2, [r2, #0]
 8000446:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	197c      	adds	r4, r7, r5
 800044e:	187a      	adds	r2, r7, r1
 8000450:	2301      	movs	r3, #1
 8000452:	425b      	negs	r3, r3
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	2301      	movs	r3, #1
 8000458:	2136      	movs	r1, #54	@ 0x36
 800045a:	f004 f8b5 	bl	80045c8 <HAL_I2C_Master_Transmit>
 800045e:	0003      	movs	r3, r0
 8000460:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000462:	197b      	adds	r3, r7, r5
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d002      	beq.n	8000470 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 800046a:	197b      	adds	r3, r7, r5
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	e014      	b.n	800049a <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	6818      	ldr	r0, [r3, #0]
 8000474:	250f      	movs	r5, #15
 8000476:	197c      	adds	r4, r7, r5
 8000478:	260e      	movs	r6, #14
 800047a:	19ba      	adds	r2, r7, r6
 800047c:	2301      	movs	r3, #1
 800047e:	425b      	negs	r3, r3
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	2301      	movs	r3, #1
 8000484:	2136      	movs	r1, #54	@ 0x36
 8000486:	f004 f9c9 	bl	800481c <HAL_I2C_Master_Receive>
 800048a:	0003      	movs	r3, r0
 800048c:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 800048e:	19bb      	adds	r3, r7, r6
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000496:	197b      	adds	r3, r7, r5
 8000498:	781b      	ldrb	r3, [r3, #0]

}
 800049a:	0018      	movs	r0, r3
 800049c:	46bd      	mov	sp, r7
 800049e:	b005      	add	sp, #20
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	08009498 	.word	0x08009498

080004a8 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af02      	add	r7, sp, #8
 80004ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004b0:	210f      	movs	r1, #15
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 80004b8:	260c      	movs	r6, #12
 80004ba:	19bb      	adds	r3, r7, r6
 80004bc:	22c8      	movs	r2, #200	@ 0xc8
 80004be:	4252      	negs	r2, r2
 80004c0:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	6818      	ldr	r0, [r3, #0]
 80004c6:	000d      	movs	r5, r1
 80004c8:	187c      	adds	r4, r7, r1
 80004ca:	19ba      	adds	r2, r7, r6
 80004cc:	2301      	movs	r3, #1
 80004ce:	425b      	negs	r3, r3
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	2302      	movs	r3, #2
 80004d4:	2136      	movs	r1, #54	@ 0x36
 80004d6:	f004 f877 	bl	80045c8 <HAL_I2C_Master_Transmit>
 80004da:	0003      	movs	r3, r0
 80004dc:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 80004de:	197b      	adds	r3, r7, r5
 80004e0:	781b      	ldrb	r3, [r3, #0]

}
 80004e2:	0018      	movs	r0, r3
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b005      	add	sp, #20
 80004e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080004ec <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	b087      	sub	sp, #28
 80004f0:	af02      	add	r7, sp, #8
 80004f2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004f4:	210f      	movs	r1, #15
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 80004fc:	230d      	movs	r3, #13
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	2200      	movs	r2, #0
 8000502:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 8000504:	260c      	movs	r6, #12
 8000506:	19bb      	adds	r3, r7, r6
 8000508:	4a19      	ldr	r2, [pc, #100]	@ (8000570 <capTouch_checkCal+0x84>)
 800050a:	7812      	ldrb	r2, [r2, #0]
 800050c:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6818      	ldr	r0, [r3, #0]
 8000512:	000d      	movs	r5, r1
 8000514:	187c      	adds	r4, r7, r1
 8000516:	19ba      	adds	r2, r7, r6
 8000518:	2301      	movs	r3, #1
 800051a:	425b      	negs	r3, r3
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2301      	movs	r3, #1
 8000520:	2136      	movs	r1, #54	@ 0x36
 8000522:	f004 f851 	bl	80045c8 <HAL_I2C_Master_Transmit>
 8000526:	0003      	movs	r3, r0
 8000528:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800052a:	197b      	adds	r3, r7, r5
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d002      	beq.n	8000538 <capTouch_checkCal+0x4c>
		return halRet;
 8000532:	197b      	adds	r3, r7, r5
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	e016      	b.n	8000566 <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	230f      	movs	r3, #15
 800053e:	18fc      	adds	r4, r7, r3
 8000540:	250d      	movs	r5, #13
 8000542:	197a      	adds	r2, r7, r5
 8000544:	2301      	movs	r3, #1
 8000546:	425b      	negs	r3, r3
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2301      	movs	r3, #1
 800054c:	2136      	movs	r1, #54	@ 0x36
 800054e:	f004 f965 	bl	800481c <HAL_I2C_Master_Receive>
 8000552:	0003      	movs	r3, r0
 8000554:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 8000556:	197b      	adds	r3, r7, r5
 8000558:	781a      	ldrb	r2, [r3, #0]
 800055a:	210e      	movs	r1, #14
 800055c:	187b      	adds	r3, r7, r1
 800055e:	09d2      	lsrs	r2, r2, #7
 8000560:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	781b      	ldrb	r3, [r3, #0]

}
 8000566:	0018      	movs	r0, r3
 8000568:	46bd      	mov	sp, r7
 800056a:	b005      	add	sp, #20
 800056c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	0800949c 	.word	0x0800949c

08000574 <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	b087      	sub	sp, #28
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800057c:	210f      	movs	r1, #15
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 8000584:	230e      	movs	r3, #14
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 800058c:	260c      	movs	r6, #12
 800058e:	19bb      	adds	r3, r7, r6
 8000590:	4a19      	ldr	r2, [pc, #100]	@ (80005f8 <capTouch_readChannels+0x84>)
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6818      	ldr	r0, [r3, #0]
 800059a:	000d      	movs	r5, r1
 800059c:	187c      	adds	r4, r7, r1
 800059e:	19ba      	adds	r2, r7, r6
 80005a0:	2301      	movs	r3, #1
 80005a2:	425b      	negs	r3, r3
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2301      	movs	r3, #1
 80005a8:	2136      	movs	r1, #54	@ 0x36
 80005aa:	f004 f80d 	bl	80045c8 <HAL_I2C_Master_Transmit>
 80005ae:	0003      	movs	r3, r0
 80005b0:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80005b2:	197b      	adds	r3, r7, r5
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <capTouch_readChannels+0x4c>
		return halRet;
 80005ba:	197b      	adds	r3, r7, r5
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	e017      	b.n	80005f0 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	250f      	movs	r5, #15
 80005c6:	197c      	adds	r4, r7, r5
 80005c8:	260e      	movs	r6, #14
 80005ca:	19ba      	adds	r2, r7, r6
 80005cc:	2301      	movs	r3, #1
 80005ce:	425b      	negs	r3, r3
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2301      	movs	r3, #1
 80005d4:	2136      	movs	r1, #54	@ 0x36
 80005d6:	f004 f921 	bl	800481c <HAL_I2C_Master_Receive>
 80005da:	0003      	movs	r3, r0
 80005dc:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 80005de:	19bb      	adds	r3, r7, r6
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	227f      	movs	r2, #127	@ 0x7f
 80005e4:	4013      	ands	r3, r2
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	741a      	strb	r2, [r3, #16]

	return halRet;
 80005ec:	197b      	adds	r3, r7, r5
 80005ee:	781b      	ldrb	r3, [r3, #0]

}
 80005f0:	0018      	movs	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b005      	add	sp, #20
 80005f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f8:	080094a0 	.word	0x080094a0

080005fc <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	b08b      	sub	sp, #44	@ 0x2c
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	000a      	movs	r2, r1
 8000606:	1cfb      	adds	r3, r7, #3
 8000608:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800060a:	241e      	movs	r4, #30
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000612:	2314      	movs	r3, #20
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	4a39      	ldr	r2, [pc, #228]	@ (80006fc <capTouch_enableKeys+0x100>)
 8000618:	6811      	ldr	r1, [r2, #0]
 800061a:	6019      	str	r1, [r3, #0]
 800061c:	8891      	ldrh	r1, [r2, #4]
 800061e:	8099      	strh	r1, [r3, #4]
 8000620:	7992      	ldrb	r2, [r2, #6]
 8000622:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000624:	260c      	movs	r6, #12
 8000626:	19bb      	adds	r3, r7, r6
 8000628:	4a35      	ldr	r2, [pc, #212]	@ (8000700 <capTouch_enableKeys+0x104>)
 800062a:	6811      	ldr	r1, [r2, #0]
 800062c:	6019      	str	r1, [r3, #0]
 800062e:	8891      	ldrh	r1, [r2, #4]
 8000630:	8099      	strh	r1, [r3, #4]
 8000632:	7992      	ldrb	r2, [r2, #6]
 8000634:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	0025      	movs	r5, r4
 800063c:	193c      	adds	r4, r7, r4
 800063e:	19ba      	adds	r2, r7, r6
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2301      	movs	r3, #1
 8000648:	2136      	movs	r1, #54	@ 0x36
 800064a:	f003 ffbd 	bl	80045c8 <HAL_I2C_Master_Transmit>
 800064e:	0003      	movs	r3, r0
 8000650:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000652:	197b      	adds	r3, r7, r5
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <capTouch_enableKeys+0x64>
		return halRet;
 800065a:	197b      	adds	r3, r7, r5
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	e049      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6818      	ldr	r0, [r3, #0]
 8000664:	251e      	movs	r5, #30
 8000666:	197c      	adds	r4, r7, r5
 8000668:	2314      	movs	r3, #20
 800066a:	18fa      	adds	r2, r7, r3
 800066c:	2301      	movs	r3, #1
 800066e:	425b      	negs	r3, r3
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2307      	movs	r3, #7
 8000674:	2136      	movs	r1, #54	@ 0x36
 8000676:	f004 f8d1 	bl	800481c <HAL_I2C_Master_Receive>
 800067a:	0003      	movs	r3, r0
 800067c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 800067e:	197b      	adds	r3, r7, r5
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <capTouch_enableKeys+0x90>
		return halRet;
 8000686:	197b      	adds	r3, r7, r5
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	e033      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800068c:	231f      	movs	r3, #31
 800068e:	18fb      	adds	r3, r7, r3
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
 8000694:	e01c      	b.n	80006d0 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 8000696:	201f      	movs	r0, #31
 8000698:	183b      	adds	r3, r7, r0
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2414      	movs	r4, #20
 800069e:	193a      	adds	r2, r7, r4
 80006a0:	5cd3      	ldrb	r3, [r2, r3]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	7819      	ldrb	r1, [r3, #0]
 80006aa:	183b      	adds	r3, r7, r0
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4119      	asrs	r1, r3
 80006b0:	000b      	movs	r3, r1
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2101      	movs	r1, #1
 80006b6:	400b      	ands	r3, r1
 80006b8:	b2d9      	uxtb	r1, r3
 80006ba:	183b      	adds	r3, r7, r0
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	434a      	muls	r2, r1
 80006c0:	b2d1      	uxtb	r1, r2
 80006c2:	193a      	adds	r2, r7, r4
 80006c4:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	781a      	ldrb	r2, [r3, #0]
 80006ca:	183b      	adds	r3, r7, r0
 80006cc:	3201      	adds	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
 80006d0:	231f      	movs	r3, #31
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b06      	cmp	r3, #6
 80006d8:	d9dd      	bls.n	8000696 <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 80006da:	251e      	movs	r5, #30
 80006dc:	197c      	adds	r4, r7, r5
 80006de:	2314      	movs	r3, #20
 80006e0:	18fa      	adds	r2, r7, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	0011      	movs	r1, r2
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 f80c 	bl	8000704 <capTouch_SetAveragingFactor>
 80006ec:	0003      	movs	r3, r0
 80006ee:	7023      	strb	r3, [r4, #0]

	return halRet;
 80006f0:	197b      	adds	r3, r7, r5
 80006f2:	781b      	ldrb	r3, [r3, #0]

}
 80006f4:	0018      	movs	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b009      	add	sp, #36	@ 0x24
 80006fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fc:	080094a4 	.word	0x080094a4
 8000700:	080094ac 	.word	0x080094ac

08000704 <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 8000704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000706:	b08b      	sub	sp, #44	@ 0x2c
 8000708:	af02      	add	r7, sp, #8
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800070e:	241e      	movs	r4, #30
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000716:	2314      	movs	r3, #20
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	4a5d      	ldr	r2, [pc, #372]	@ (8000890 <capTouch_SetAveragingFactor+0x18c>)
 800071c:	6811      	ldr	r1, [r2, #0]
 800071e:	6019      	str	r1, [r3, #0]
 8000720:	8891      	ldrh	r1, [r2, #4]
 8000722:	8099      	strh	r1, [r3, #4]
 8000724:	7992      	ldrb	r2, [r2, #6]
 8000726:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000728:	260c      	movs	r6, #12
 800072a:	19bb      	adds	r3, r7, r6
 800072c:	4a59      	ldr	r2, [pc, #356]	@ (8000894 <capTouch_SetAveragingFactor+0x190>)
 800072e:	6811      	ldr	r1, [r2, #0]
 8000730:	6019      	str	r1, [r3, #0]
 8000732:	8891      	ldrh	r1, [r2, #4]
 8000734:	8099      	strh	r1, [r3, #4]
 8000736:	7992      	ldrb	r2, [r2, #6]
 8000738:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	0025      	movs	r5, r4
 8000740:	193c      	adds	r4, r7, r4
 8000742:	19ba      	adds	r2, r7, r6
 8000744:	2301      	movs	r3, #1
 8000746:	425b      	negs	r3, r3
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	2136      	movs	r1, #54	@ 0x36
 800074e:	f003 ff3b 	bl	80045c8 <HAL_I2C_Master_Transmit>
 8000752:	0003      	movs	r3, r0
 8000754:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000756:	197b      	adds	r3, r7, r5
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d002      	beq.n	8000764 <capTouch_SetAveragingFactor+0x60>
		return halRet;
 800075e:	197b      	adds	r3, r7, r5
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	e090      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	251e      	movs	r5, #30
 800076a:	197c      	adds	r4, r7, r5
 800076c:	2314      	movs	r3, #20
 800076e:	18fa      	adds	r2, r7, r3
 8000770:	2301      	movs	r3, #1
 8000772:	425b      	negs	r3, r3
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2307      	movs	r3, #7
 8000778:	2136      	movs	r1, #54	@ 0x36
 800077a:	f004 f84f 	bl	800481c <HAL_I2C_Master_Receive>
 800077e:	0003      	movs	r3, r0
 8000780:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000782:	197b      	adds	r3, r7, r5
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d002      	beq.n	8000790 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 800078a:	197b      	adds	r3, r7, r5
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	e07a      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 8000790:	2308      	movs	r3, #8
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	2200      	movs	r2, #0
 8000796:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 8000798:	231d      	movs	r3, #29
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80007a0:	231f      	movs	r3, #31
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	e041      	b.n	800082e <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80007aa:	241f      	movs	r4, #31
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2214      	movs	r2, #20
 80007b2:	18ba      	adds	r2, r7, r2
 80007b4:	5cd2      	ldrb	r2, [r2, r3]
 80007b6:	201d      	movs	r0, #29
 80007b8:	183b      	adds	r3, r7, r0
 80007ba:	2103      	movs	r1, #3
 80007bc:	400a      	ands	r2, r1
 80007be:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	18d3      	adds	r3, r2, r3
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	251c      	movs	r5, #28
 80007cc:	197b      	adds	r3, r7, r5
 80007ce:	0092      	lsls	r2, r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 80007d2:	183b      	adds	r3, r7, r0
 80007d4:	1839      	adds	r1, r7, r0
 80007d6:	197a      	adds	r2, r7, r5
 80007d8:	7809      	ldrb	r1, [r1, #0]
 80007da:	7812      	ldrb	r2, [r2, #0]
 80007dc:	430a      	orrs	r2, r1
 80007de:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	220c      	movs	r2, #12
 80007e6:	18ba      	adds	r2, r7, r2
 80007e8:	5cd2      	ldrb	r2, [r2, r3]
 80007ea:	2108      	movs	r1, #8
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	183a      	adds	r2, r7, r0
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	251e      	movs	r5, #30
 80007fe:	197c      	adds	r4, r7, r5
 8000800:	187a      	adds	r2, r7, r1
 8000802:	2301      	movs	r3, #1
 8000804:	425b      	negs	r3, r3
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	2136      	movs	r1, #54	@ 0x36
 800080c:	f003 fedc 	bl	80045c8 <HAL_I2C_Master_Transmit>
 8000810:	0003      	movs	r3, r0
 8000812:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 8000814:	197b      	adds	r3, r7, r5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 800081c:	197b      	adds	r3, r7, r5
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	e031      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 8000822:	211f      	movs	r1, #31
 8000824:	187b      	adds	r3, r7, r1
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	187b      	adds	r3, r7, r1
 800082a:	3201      	adds	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	231f      	movs	r3, #31
 8000830:	18fb      	adds	r3, r7, r3
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b06      	cmp	r3, #6
 8000836:	d9b8      	bls.n	80007aa <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6818      	ldr	r0, [r3, #0]
 800083c:	251e      	movs	r5, #30
 800083e:	197c      	adds	r4, r7, r5
 8000840:	230c      	movs	r3, #12
 8000842:	18fa      	adds	r2, r7, r3
 8000844:	2301      	movs	r3, #1
 8000846:	425b      	negs	r3, r3
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	2301      	movs	r3, #1
 800084c:	2136      	movs	r1, #54	@ 0x36
 800084e:	f003 febb 	bl	80045c8 <HAL_I2C_Master_Transmit>
 8000852:	0003      	movs	r3, r0
 8000854:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000856:	197b      	adds	r3, r7, r5
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <capTouch_SetAveragingFactor+0x160>
		return halRet;
 800085e:	197b      	adds	r3, r7, r5
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	e010      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	251e      	movs	r5, #30
 800086a:	197c      	adds	r4, r7, r5
 800086c:	2314      	movs	r3, #20
 800086e:	18fa      	adds	r2, r7, r3
 8000870:	2301      	movs	r3, #1
 8000872:	425b      	negs	r3, r3
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	2307      	movs	r3, #7
 8000878:	2136      	movs	r1, #54	@ 0x36
 800087a:	f003 ffcf 	bl	800481c <HAL_I2C_Master_Receive>
 800087e:	0003      	movs	r3, r0
 8000880:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000882:	197b      	adds	r3, r7, r5
 8000884:	781b      	ldrb	r3, [r3, #0]

}
 8000886:	0018      	movs	r0, r3
 8000888:	46bd      	mov	sp, r7
 800088a:	b009      	add	sp, #36	@ 0x24
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	080094a4 	.word	0x080094a4
 8000894:	080094ac 	.word	0x080094ac

08000898 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 8000898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089a:	b08b      	sub	sp, #44	@ 0x2c
 800089c:	af02      	add	r7, sp, #8
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80008a2:	231e      	movs	r3, #30
 80008a4:	18fb      	adds	r3, r7, r3
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80008aa:	2314      	movs	r3, #20
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	4a31      	ldr	r2, [pc, #196]	@ (8000974 <capTouch_SetDetectionIntegrator+0xdc>)
 80008b0:	6811      	ldr	r1, [r2, #0]
 80008b2:	6019      	str	r1, [r3, #0]
 80008b4:	8891      	ldrh	r1, [r2, #4]
 80008b6:	8099      	strh	r1, [r3, #4]
 80008b8:	7992      	ldrb	r2, [r2, #6]
 80008ba:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 80008bc:	2310      	movs	r3, #16
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	2200      	movs	r2, #0
 80008c2:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80008c4:	231f      	movs	r3, #31
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
 80008cc:	e022      	b.n	8000914 <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 80008ce:	251f      	movs	r5, #31
 80008d0:	197b      	adds	r3, r7, r5
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2214      	movs	r2, #20
 80008d6:	18ba      	adds	r2, r7, r2
 80008d8:	5cd2      	ldrb	r2, [r2, r3]
 80008da:	2110      	movs	r1, #16
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 80008e0:	197b      	adds	r3, r7, r5
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	18d3      	adds	r3, r2, r3
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6818      	ldr	r0, [r3, #0]
 80008f2:	231e      	movs	r3, #30
 80008f4:	18fc      	adds	r4, r7, r3
 80008f6:	187a      	adds	r2, r7, r1
 80008f8:	2301      	movs	r3, #1
 80008fa:	425b      	negs	r3, r3
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2302      	movs	r3, #2
 8000900:	2136      	movs	r1, #54	@ 0x36
 8000902:	f003 fe61 	bl	80045c8 <HAL_I2C_Master_Transmit>
 8000906:	0003      	movs	r3, r0
 8000908:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 800090a:	197b      	adds	r3, r7, r5
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	197b      	adds	r3, r7, r5
 8000910:	3201      	adds	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	231f      	movs	r3, #31
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b06      	cmp	r3, #6
 800091c:	d9d7      	bls.n	80008ce <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800091e:	2608      	movs	r6, #8
 8000920:	19bb      	adds	r3, r7, r6
 8000922:	4a15      	ldr	r2, [pc, #84]	@ (8000978 <capTouch_SetDetectionIntegrator+0xe0>)
 8000924:	6811      	ldr	r1, [r2, #0]
 8000926:	6019      	str	r1, [r3, #0]
 8000928:	8891      	ldrh	r1, [r2, #4]
 800092a:	8099      	strh	r1, [r3, #4]
 800092c:	7992      	ldrb	r2, [r2, #6]
 800092e:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	251e      	movs	r5, #30
 8000936:	197c      	adds	r4, r7, r5
 8000938:	2314      	movs	r3, #20
 800093a:	18fa      	adds	r2, r7, r3
 800093c:	2301      	movs	r3, #1
 800093e:	425b      	negs	r3, r3
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2301      	movs	r3, #1
 8000944:	2136      	movs	r1, #54	@ 0x36
 8000946:	f003 fe3f 	bl	80045c8 <HAL_I2C_Master_Transmit>
 800094a:	0003      	movs	r3, r0
 800094c:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	197c      	adds	r4, r7, r5
 8000954:	19ba      	adds	r2, r7, r6
 8000956:	2301      	movs	r3, #1
 8000958:	425b      	negs	r3, r3
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	2307      	movs	r3, #7
 800095e:	2136      	movs	r1, #54	@ 0x36
 8000960:	f003 ff5c 	bl	800481c <HAL_I2C_Master_Receive>
 8000964:	0003      	movs	r3, r0
 8000966:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000968:	197b      	adds	r3, r7, r5
 800096a:	781b      	ldrb	r3, [r3, #0]

}
 800096c:	0018      	movs	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	b009      	add	sp, #36	@ 0x24
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000974:	080094b4 	.word	0x080094b4
 8000978:	080094a4 	.word	0x080094a4

0800097c <NAU8315YG_Init>:

#ifndef NAU8315YG_H_
#include "../Inc/NAU8315YG.h"
#endif

void NAU8315YG_Init(NAU8315YG *nau, I2S_HandleTypeDef *hi2s, GPIO_TypeDef *enablePort, uint32_t enablePin) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
 8000988:	603b      	str	r3, [r7, #0]

	nau->hi2s = hi2s;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	601a      	str	r2, [r3, #0]

	nau->enablePort = enablePort;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	605a      	str	r2, [r3, #4]
	nau->enablePin = enablePin;
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	683a      	ldr	r2, [r7, #0]
 800099a:	609a      	str	r2, [r3, #8]

	NAU8315YG_AmpDisable(nau);
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	0018      	movs	r0, r3
 80009a0:	f000 f818 	bl	80009d4 <NAU8315YG_AmpDisable>

}
 80009a4:	46c0      	nop			@ (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b004      	add	sp, #16
 80009aa:	bd80      	pop	{r7, pc}

080009ac <NAU8315YG_AmpEnable>:

void NAU8315YG_AmpEnable(NAU8315YG *nau) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]

	// Set enable pin high
	HAL_GPIO_WritePin(nau->enablePort, nau->enablePin, GPIO_PIN_SET);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6858      	ldr	r0, [r3, #4]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	b29b      	uxth	r3, r3
 80009be:	2201      	movs	r2, #1
 80009c0:	0019      	movs	r1, r3
 80009c2:	f003 fcf8 	bl	80043b6 <HAL_GPIO_WritePin>

	nau->ampEnableFlag = 1;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2201      	movs	r2, #1
 80009ca:	731a      	strb	r2, [r3, #12]

}
 80009cc:	46c0      	nop			@ (mov r8, r8)
 80009ce:	46bd      	mov	sp, r7
 80009d0:	b002      	add	sp, #8
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <NAU8315YG_AmpDisable>:


void NAU8315YG_AmpDisable(NAU8315YG *nau) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]

	// Set enable pin high
	HAL_GPIO_WritePin(nau->enablePort, nau->enablePin, GPIO_PIN_RESET);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6858      	ldr	r0, [r3, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	2200      	movs	r2, #0
 80009e8:	0019      	movs	r1, r3
 80009ea:	f003 fce4 	bl	80043b6 <HAL_GPIO_WritePin>

	nau->ampEnableFlag = 0;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2200      	movs	r2, #0
 80009f2:	731a      	strb	r2, [r3, #12]

}
 80009f4:	46c0      	nop			@ (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b002      	add	sp, #8
 80009fa:	bd80      	pop	{r7, pc}

080009fc <W25Q_Init>:
#endif


uint8_t W25Q_Init(W25Q *wq, GPIO_TypeDef *nCSPort, GPIO_TypeDef *nWPPort, GPIO_TypeDef *nHOLDPort,
					uint32_t nCSPin, uint32_t nWPPin, uint32_t nHOLDPin, SPI_HandleTypeDef *hspi,
					uint8_t devID, uint8_t isQuadChip, uint8_t driveStrength) {
 80009fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fe:	b087      	sub	sp, #28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
 8000a08:	603b      	str	r3, [r7, #0]

	// Map struct GPIO Ports & Pins to passed parameters
	wq->nCSPort = nCSPort;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	68ba      	ldr	r2, [r7, #8]
 8000a0e:	601a      	str	r2, [r3, #0]
	wq->nWPPort = nWPPort;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	605a      	str	r2, [r3, #4]
	wq->nHOLDPort = nHOLDPort;
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	609a      	str	r2, [r3, #8]

	wq->nCSPin = nCSPin;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000a20:	60da      	str	r2, [r3, #12]
	wq->nWPPin = nWPPin;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a26:	611a      	str	r2, [r3, #16]
	wq->nHOLDPin = nHOLDPin;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a2c:	615a      	str	r2, [r3, #20]

	wq->hspi = hspi;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a32:	619a      	str	r2, [r3, #24]

	wq->quadEnable = isQuadChip;		// Default state depends on PN of chip.
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	223c      	movs	r2, #60	@ 0x3c
 8000a38:	2108      	movs	r1, #8
 8000a3a:	1852      	adds	r2, r2, r1
 8000a3c:	19d2      	adds	r2, r2, r7
 8000a3e:	2125      	movs	r1, #37	@ 0x25
 8000a40:	7812      	ldrb	r2, [r2, #0]
 8000a42:	545a      	strb	r2, [r3, r1]
	wq->writeEnable = 0;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2223      	movs	r2, #35	@ 0x23
 8000a48:	2100      	movs	r1, #0
 8000a4a:	5499      	strb	r1, [r3, r2]

	// Set CS pin high
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	6818      	ldr	r0, [r3, #0]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	2201      	movs	r2, #1
 8000a58:	0019      	movs	r1, r3
 8000a5a:	f003 fcac 	bl	80043b6 <HAL_GPIO_WritePin>

	// Set hold pin high (Disable)
	HAL_GPIO_WritePin(wq->nHOLDPort, wq->nHOLDPin, GPIO_PIN_SET);
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	6898      	ldr	r0, [r3, #8]
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	2201      	movs	r2, #1
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	f003 fca3 	bl	80043b6 <HAL_GPIO_WritePin>

	// Set WP pin high (disable)
	HAL_GPIO_WritePin(wq->nWPPort, wq->nWPPin, GPIO_PIN_SET);
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	6858      	ldr	r0, [r3, #4]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	691b      	ldr	r3, [r3, #16]
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	0019      	movs	r1, r3
 8000a7e:	f003 fc9a 	bl	80043b6 <HAL_GPIO_WritePin>

	// HAL status handle used to indicate error messages
	HAL_StatusTypeDef halRet = HAL_OK;
 8000a82:	2116      	movs	r1, #22
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	701a      	strb	r2, [r3, #0]

	uint8_t returnInc = 1;			// Integer error code return, incremented after successful things.
 8000a8a:	2617      	movs	r6, #23
 8000a8c:	19bb      	adds	r3, r7, r6
 8000a8e:	2201      	movs	r2, #1
 8000a90:	701a      	strb	r2, [r3, #0]

	uint8_t errorsEnabled = 1;		// Use for debugging
 8000a92:	2315      	movs	r3, #21
 8000a94:	18fb      	adds	r3, r7, r3
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]

	// Release from power down mode
	halRet = W25Q_ReleasePowerDown(wq);
 8000a9a:	000d      	movs	r5, r1
 8000a9c:	187c      	adds	r4, r7, r1
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f000 f90b 	bl	8000cbc <W25Q_ReleasePowerDown>
 8000aa6:	0003      	movs	r3, r0
 8000aa8:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000aaa:	197b      	adds	r3, r7, r5
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d007      	beq.n	8000ac2 <W25Q_Init+0xc6>
 8000ab2:	2315      	movs	r3, #21
 8000ab4:	18fb      	adds	r3, r7, r3
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d002      	beq.n	8000ac2 <W25Q_Init+0xc6>
		return returnInc;
 8000abc:	19bb      	adds	r3, r7, r6
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	e0f8      	b.n	8000cb4 <W25Q_Init+0x2b8>
	else
		returnInc++;
 8000ac2:	2517      	movs	r5, #23
 8000ac4:	197b      	adds	r3, r7, r5
 8000ac6:	781a      	ldrb	r2, [r3, #0]
 8000ac8:	197b      	adds	r3, r7, r5
 8000aca:	3201      	adds	r2, #1
 8000acc:	701a      	strb	r2, [r3, #0]

	// Reset Device
	halRet = W25Q_ChipReset(wq);
 8000ace:	2616      	movs	r6, #22
 8000ad0:	19bc      	adds	r4, r7, r6
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f000 fc67 	bl	80013a8 <W25Q_ChipReset>
 8000ada:	0003      	movs	r3, r0
 8000adc:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000ade:	19bb      	adds	r3, r7, r6
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d007      	beq.n	8000af6 <W25Q_Init+0xfa>
 8000ae6:	2315      	movs	r3, #21
 8000ae8:	18fb      	adds	r3, r7, r3
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d002      	beq.n	8000af6 <W25Q_Init+0xfa>
		return returnInc;
 8000af0:	197b      	adds	r3, r7, r5
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	e0de      	b.n	8000cb4 <W25Q_Init+0x2b8>
	else
		returnInc++;
 8000af6:	2517      	movs	r5, #23
 8000af8:	197b      	adds	r3, r7, r5
 8000afa:	781a      	ldrb	r2, [r3, #0]
 8000afc:	197b      	adds	r3, r7, r5
 8000afe:	3201      	adds	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]

	// Read initial Status Registers
	halRet = W25Q_ReadStatusRegs(wq);
 8000b02:	2616      	movs	r6, #22
 8000b04:	19bc      	adds	r4, r7, r6
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f000 fb11 	bl	8001130 <W25Q_ReadStatusRegs>
 8000b0e:	0003      	movs	r3, r0
 8000b10:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000b12:	19bb      	adds	r3, r7, r6
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d007      	beq.n	8000b2a <W25Q_Init+0x12e>
 8000b1a:	2315      	movs	r3, #21
 8000b1c:	18fb      	adds	r3, r7, r3
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d002      	beq.n	8000b2a <W25Q_Init+0x12e>
		return returnInc;
 8000b24:	197b      	adds	r3, r7, r5
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	e0c4      	b.n	8000cb4 <W25Q_Init+0x2b8>
	else
		returnInc++;
 8000b2a:	2517      	movs	r5, #23
 8000b2c:	197b      	adds	r3, r7, r5
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	197b      	adds	r3, r7, r5
 8000b32:	3201      	adds	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]

	// Increase driver strength?
	halRet = W25Q_SetDriverStrength(wq, driveStrength);
 8000b36:	2616      	movs	r6, #22
 8000b38:	19bc      	adds	r4, r7, r6
 8000b3a:	2340      	movs	r3, #64	@ 0x40
 8000b3c:	2208      	movs	r2, #8
 8000b3e:	189b      	adds	r3, r3, r2
 8000b40:	19db      	adds	r3, r3, r7
 8000b42:	781a      	ldrb	r2, [r3, #0]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	0011      	movs	r1, r2
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f000 fcef 	bl	800152c <W25Q_SetDriverStrength>
 8000b4e:	0003      	movs	r3, r0
 8000b50:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000b52:	19bb      	adds	r3, r7, r6
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d007      	beq.n	8000b6a <W25Q_Init+0x16e>
 8000b5a:	2315      	movs	r3, #21
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d002      	beq.n	8000b6a <W25Q_Init+0x16e>
		return returnInc;
 8000b64:	197b      	adds	r3, r7, r5
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	e0a4      	b.n	8000cb4 <W25Q_Init+0x2b8>
	else
		returnInc++;
 8000b6a:	2517      	movs	r5, #23
 8000b6c:	197b      	adds	r3, r7, r5
 8000b6e:	781a      	ldrb	r2, [r3, #0]
 8000b70:	197b      	adds	r3, r7, r5
 8000b72:	3201      	adds	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]

	// Not doable on IQ chips - they seem to be OTP
	if(wq->quadEnable) {
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	2225      	movs	r2, #37	@ 0x25
 8000b7a:	5c9b      	ldrb	r3, [r3, r2]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d01a      	beq.n	8000bb6 <W25Q_Init+0x1ba>
		halRet = W25Q_QuadEnable(wq, 0);
 8000b80:	2616      	movs	r6, #22
 8000b82:	19bc      	adds	r4, r7, r6
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	2100      	movs	r1, #0
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f000 fc77 	bl	800147c <W25Q_QuadEnable>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK && errorsEnabled)
 8000b92:	19bb      	adds	r3, r7, r6
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d007      	beq.n	8000baa <W25Q_Init+0x1ae>
 8000b9a:	2315      	movs	r3, #21
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d002      	beq.n	8000baa <W25Q_Init+0x1ae>
			return returnInc;
 8000ba4:	197b      	adds	r3, r7, r5
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	e084      	b.n	8000cb4 <W25Q_Init+0x2b8>
		else
			returnInc++;
 8000baa:	2117      	movs	r1, #23
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	3201      	adds	r2, #1
 8000bb4:	701a      	strb	r2, [r3, #0]
	}


	// Get + Store IDs
	halRet = W25Q_GetIDs(wq, devID);
 8000bb6:	2516      	movs	r5, #22
 8000bb8:	197c      	adds	r4, r7, r5
 8000bba:	2338      	movs	r3, #56	@ 0x38
 8000bbc:	2208      	movs	r2, #8
 8000bbe:	189b      	adds	r3, r3, r2
 8000bc0:	19db      	adds	r3, r3, r7
 8000bc2:	781a      	ldrb	r2, [r3, #0]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f000 f8bd 	bl	8000d48 <W25Q_GetIDs>
 8000bce:	0003      	movs	r3, r0
 8000bd0:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000bd2:	197b      	adds	r3, r7, r5
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d008      	beq.n	8000bec <W25Q_Init+0x1f0>
 8000bda:	2315      	movs	r3, #21
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d003      	beq.n	8000bec <W25Q_Init+0x1f0>
		return returnInc;
 8000be4:	2317      	movs	r3, #23
 8000be6:	18fb      	adds	r3, r7, r3
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	e063      	b.n	8000cb4 <W25Q_Init+0x2b8>
	else
		returnInc++;
 8000bec:	2517      	movs	r5, #23
 8000bee:	197b      	adds	r3, r7, r5
 8000bf0:	781a      	ldrb	r2, [r3, #0]
 8000bf2:	197b      	adds	r3, r7, r5
 8000bf4:	3201      	adds	r2, #1
 8000bf6:	701a      	strb	r2, [r3, #0]

	// Get + Store Status Register Contents
	halRet = W25Q_ReadStatusRegs(wq);
 8000bf8:	2616      	movs	r6, #22
 8000bfa:	19bc      	adds	r4, r7, r6
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f000 fa96 	bl	8001130 <W25Q_ReadStatusRegs>
 8000c04:	0003      	movs	r3, r0
 8000c06:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000c08:	19bb      	adds	r3, r7, r6
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d007      	beq.n	8000c20 <W25Q_Init+0x224>
 8000c10:	2315      	movs	r3, #21
 8000c12:	18fb      	adds	r3, r7, r3
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d002      	beq.n	8000c20 <W25Q_Init+0x224>
		return returnInc;
 8000c1a:	197b      	adds	r3, r7, r5
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	e049      	b.n	8000cb4 <W25Q_Init+0x2b8>
	else
		returnInc++;
 8000c20:	2517      	movs	r5, #23
 8000c22:	197b      	adds	r3, r7, r5
 8000c24:	781a      	ldrb	r2, [r3, #0]
 8000c26:	197b      	adds	r3, r7, r5
 8000c28:	3201      	adds	r2, #1
 8000c2a:	701a      	strb	r2, [r3, #0]

	// Disable Write Access to Memory
	if(wq->writeEnable != 0) {
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2223      	movs	r2, #35	@ 0x23
 8000c30:	5c9b      	ldrb	r3, [r3, r2]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d019      	beq.n	8000c6a <W25Q_Init+0x26e>
		halRet = W25Q_DisableWrite(wq);
 8000c36:	2616      	movs	r6, #22
 8000c38:	19bc      	adds	r4, r7, r6
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f000 f986 	bl	8000f4e <W25Q_DisableWrite>
 8000c42:	0003      	movs	r3, r0
 8000c44:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK && errorsEnabled)
 8000c46:	19bb      	adds	r3, r7, r6
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d007      	beq.n	8000c5e <W25Q_Init+0x262>
 8000c4e:	2315      	movs	r3, #21
 8000c50:	18fb      	adds	r3, r7, r3
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d002      	beq.n	8000c5e <W25Q_Init+0x262>
			return returnInc;
 8000c58:	197b      	adds	r3, r7, r5
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	e02a      	b.n	8000cb4 <W25Q_Init+0x2b8>
		else
			returnInc++;
 8000c5e:	2117      	movs	r1, #23
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	781a      	ldrb	r2, [r3, #0]
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	3201      	adds	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
	}

	// Get + Store Status Register Contents
	halRet = W25Q_ReadStatusRegs(wq);
 8000c6a:	2516      	movs	r5, #22
 8000c6c:	197c      	adds	r4, r7, r5
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	0018      	movs	r0, r3
 8000c72:	f000 fa5d 	bl	8001130 <W25Q_ReadStatusRegs>
 8000c76:	0003      	movs	r3, r0
 8000c78:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000c7a:	197b      	adds	r3, r7, r5
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d008      	beq.n	8000c94 <W25Q_Init+0x298>
 8000c82:	2315      	movs	r3, #21
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d003      	beq.n	8000c94 <W25Q_Init+0x298>
		return returnInc;
 8000c8c:	2317      	movs	r3, #23
 8000c8e:	18fb      	adds	r3, r7, r3
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	e00f      	b.n	8000cb4 <W25Q_Init+0x2b8>
	else
		returnInc++;
 8000c94:	2117      	movs	r1, #23
 8000c96:	187b      	adds	r3, r7, r1
 8000c98:	781a      	ldrb	r2, [r3, #0]
 8000c9a:	187b      	adds	r3, r7, r1
 8000c9c:	3201      	adds	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]

	// Set WP pin low (Enable)
	HAL_GPIO_WritePin(wq->nWPPort, wq->nWPPin, GPIO_PIN_RESET);
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	6858      	ldr	r0, [r3, #4]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	691b      	ldr	r3, [r3, #16]
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	2200      	movs	r2, #0
 8000cac:	0019      	movs	r1, r3
 8000cae:	f003 fb82 	bl	80043b6 <HAL_GPIO_WritePin>

	return 0;
 8000cb2:	2300      	movs	r3, #0

}
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b007      	add	sp, #28
 8000cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000cbc <W25Q_ReleasePowerDown>:

HAL_StatusTypeDef W25Q_ReleasePowerDown(W25Q *wq) {
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000cc4:	240e      	movs	r4, #14
 8000cc6:	193b      	adds	r3, r7, r4
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]

	// TX release power-down instruction
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6818      	ldr	r0, [r3, #0]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	0019      	movs	r1, r3
 8000cda:	f003 fb6c 	bl	80043b6 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_READ_RELEASE_ID}, 1, HAL_MAX_DELAY);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6998      	ldr	r0, [r3, #24]
 8000ce2:	210c      	movs	r1, #12
 8000ce4:	187b      	adds	r3, r7, r1
 8000ce6:	22ab      	movs	r2, #171	@ 0xab
 8000ce8:	701a      	strb	r2, [r3, #0]
 8000cea:	193c      	adds	r4, r7, r4
 8000cec:	2301      	movs	r3, #1
 8000cee:	425b      	negs	r3, r3
 8000cf0:	1879      	adds	r1, r7, r1
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	f006 fcb8 	bl	8007668 <HAL_SPI_Transmit>
 8000cf8:	0003      	movs	r3, r0
 8000cfa:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6818      	ldr	r0, [r3, #0]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	2201      	movs	r2, #1
 8000d08:	0019      	movs	r1, r3
 8000d0a:	f003 fb54 	bl	80043b6 <HAL_GPIO_WritePin>

	// Delay for at least 3 us
	for(uint8_t i = 0; i < 15; i++) {
 8000d0e:	230f      	movs	r3, #15
 8000d10:	18fb      	adds	r3, r7, r3
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
 8000d16:	e006      	b.n	8000d26 <W25Q_ReleasePowerDown+0x6a>
		__NOP();
 8000d18:	46c0      	nop			@ (mov r8, r8)
	for(uint8_t i = 0; i < 15; i++) {
 8000d1a:	210f      	movs	r1, #15
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	781a      	ldrb	r2, [r3, #0]
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	3201      	adds	r2, #1
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	230f      	movs	r3, #15
 8000d28:	18fb      	adds	r3, r7, r3
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b0e      	cmp	r3, #14
 8000d2e:	d9f3      	bls.n	8000d18 <W25Q_ReleasePowerDown+0x5c>
	}

	wq->powerUp = 1; 		// We have now successfully exited power-down state
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2224      	movs	r2, #36	@ 0x24
 8000d34:	2101      	movs	r1, #1
 8000d36:	5499      	strb	r1, [r3, r2]

	return halRet;
 8000d38:	230e      	movs	r3, #14
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	781b      	ldrb	r3, [r3, #0]

}
 8000d3e:	0018      	movs	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b005      	add	sp, #20
 8000d44:	bd90      	pop	{r4, r7, pc}
	...

08000d48 <W25Q_GetIDs>:

HAL_StatusTypeDef W25Q_GetIDs(W25Q *wq, uint8_t devID_passed) {
 8000d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d4a:	b089      	sub	sp, #36	@ 0x24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	000a      	movs	r2, r1
 8000d52:	1cfb      	adds	r3, r7, #3
 8000d54:	701a      	strb	r2, [r3, #0]


	HAL_StatusTypeDef halRet = HAL_OK;
 8000d56:	241f      	movs	r4, #31
 8000d58:	193b      	adds	r3, r7, r4
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]

	/*
	 * Release power down + read device ID
	 */
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6818      	ldr	r0, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	2200      	movs	r2, #0
 8000d6a:	0019      	movs	r1, r3
 8000d6c:	f003 fb23 	bl	80043b6 <HAL_GPIO_WritePin>
		// TX return device ID instruction
		halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[4]){CMD_READ_RELEASE_ID, 0x00, 0x00, 0x00}, 4, HAL_MAX_DELAY);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6998      	ldr	r0, [r3, #24]
 8000d74:	2118      	movs	r1, #24
 8000d76:	187b      	adds	r3, r7, r1
 8000d78:	22ab      	movs	r2, #171	@ 0xab
 8000d7a:	701a      	strb	r2, [r3, #0]
 8000d7c:	187b      	adds	r3, r7, r1
 8000d7e:	2200      	movs	r2, #0
 8000d80:	705a      	strb	r2, [r3, #1]
 8000d82:	187b      	adds	r3, r7, r1
 8000d84:	2200      	movs	r2, #0
 8000d86:	709a      	strb	r2, [r3, #2]
 8000d88:	187b      	adds	r3, r7, r1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	70da      	strb	r2, [r3, #3]
 8000d8e:	0025      	movs	r5, r4
 8000d90:	193c      	adds	r4, r7, r4
 8000d92:	2301      	movs	r3, #1
 8000d94:	425b      	negs	r3, r3
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	2204      	movs	r2, #4
 8000d9a:	f006 fc65 	bl	8007668 <HAL_SPI_Transmit>
 8000d9e:	0003      	movs	r3, r0
 8000da0:	7023      	strb	r3, [r4, #0]

		if(halRet != HAL_OK) {
 8000da2:	197b      	adds	r3, r7, r5
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d00b      	beq.n	8000dc2 <W25Q_GetIDs+0x7a>
			HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6818      	ldr	r0, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	2201      	movs	r2, #1
 8000db6:	0019      	movs	r1, r3
 8000db8:	f003 fafd 	bl	80043b6 <HAL_GPIO_WritePin>
			return halRet;
 8000dbc:	197b      	adds	r3, r7, r5
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	e07c      	b.n	8000ebc <W25Q_GetIDs+0x174>
		}

		// RX device ID into struct variable
		uint8_t devIDRet[1] = {0x00};
 8000dc2:	2514      	movs	r5, #20
 8000dc4:	197b      	adds	r3, r7, r5
 8000dc6:	4a3f      	ldr	r2, [pc, #252]	@ (8000ec4 <W25Q_GetIDs+0x17c>)
 8000dc8:	7812      	ldrb	r2, [r2, #0]
 8000dca:	701a      	strb	r2, [r3, #0]
		halRet = HAL_SPI_Receive(wq->hspi, devIDRet, 1, HAL_MAX_DELAY);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6998      	ldr	r0, [r3, #24]
 8000dd0:	261f      	movs	r6, #31
 8000dd2:	19bc      	adds	r4, r7, r6
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	425b      	negs	r3, r3
 8000dd8:	1979      	adds	r1, r7, r5
 8000dda:	2201      	movs	r2, #1
 8000ddc:	f006 fda4 	bl	8007928 <HAL_SPI_Receive>
 8000de0:	0003      	movs	r3, r0
 8000de2:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6818      	ldr	r0, [r3, #0]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	2201      	movs	r2, #1
 8000df0:	0019      	movs	r1, r3
 8000df2:	f003 fae0 	bl	80043b6 <HAL_GPIO_WritePin>
		wq->devID = devIDRet[0];
 8000df6:	197b      	adds	r3, r7, r5
 8000df8:	781a      	ldrb	r2, [r3, #0]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	775a      	strb	r2, [r3, #29]


		 // Check to ensure that received device ID is equal to that passed by the user in the init function
		if((halRet != HAL_OK) || (wq->devID != devID_passed))
 8000dfe:	19bb      	adds	r3, r7, r6
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d105      	bne.n	8000e12 <W25Q_GetIDs+0xca>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	7f5b      	ldrb	r3, [r3, #29]
 8000e0a:	1cfa      	adds	r2, r7, #3
 8000e0c:	7812      	ldrb	r2, [r2, #0]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d001      	beq.n	8000e16 <W25Q_GetIDs+0xce>
			return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e052      	b.n	8000ebc <W25Q_GetIDs+0x174>

	/*
	 * Read and check MFR ID
	 */
		// TX read mfr + device ID command
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6818      	ldr	r0, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	2200      	movs	r2, #0
 8000e22:	0019      	movs	r1, r3
 8000e24:	f003 fac7 	bl	80043b6 <HAL_GPIO_WritePin>
		halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[4]){CMD_READ_MFR_ID, 0x00, 0x00, 0x00}, 4, HAL_MAX_DELAY);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6998      	ldr	r0, [r3, #24]
 8000e2c:	2110      	movs	r1, #16
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	2290      	movs	r2, #144	@ 0x90
 8000e32:	701a      	strb	r2, [r3, #0]
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	2200      	movs	r2, #0
 8000e38:	705a      	strb	r2, [r3, #1]
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	709a      	strb	r2, [r3, #2]
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	2200      	movs	r2, #0
 8000e44:	70da      	strb	r2, [r3, #3]
 8000e46:	251f      	movs	r5, #31
 8000e48:	197c      	adds	r4, r7, r5
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	425b      	negs	r3, r3
 8000e4e:	1879      	adds	r1, r7, r1
 8000e50:	2204      	movs	r2, #4
 8000e52:	f006 fc09 	bl	8007668 <HAL_SPI_Transmit>
 8000e56:	0003      	movs	r3, r0
 8000e58:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK) {
 8000e5a:	197b      	adds	r3, r7, r5
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d002      	beq.n	8000e68 <W25Q_GetIDs+0x120>
			return halRet;
 8000e62:	197b      	adds	r3, r7, r5
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	e029      	b.n	8000ebc <W25Q_GetIDs+0x174>
		}



		// RX device and mfr ID, store in struct variable
		uint8_t retIDs[2] = {0x00, 0x00};
 8000e68:	250c      	movs	r5, #12
 8000e6a:	197b      	adds	r3, r7, r5
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	801a      	strh	r2, [r3, #0]
		halRet = HAL_SPI_Receive(wq->hspi, retIDs, 2, HAL_MAX_DELAY);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6998      	ldr	r0, [r3, #24]
 8000e74:	261f      	movs	r6, #31
 8000e76:	19bc      	adds	r4, r7, r6
 8000e78:	2301      	movs	r3, #1
 8000e7a:	425b      	negs	r3, r3
 8000e7c:	1979      	adds	r1, r7, r5
 8000e7e:	2202      	movs	r2, #2
 8000e80:	f006 fd52 	bl	8007928 <HAL_SPI_Receive>
 8000e84:	0003      	movs	r3, r0
 8000e86:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6818      	ldr	r0, [r3, #0]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	2201      	movs	r2, #1
 8000e94:	0019      	movs	r1, r3
 8000e96:	f003 fa8e 	bl	80043b6 <HAL_GPIO_WritePin>
		wq->mfrID = retIDs[0];
 8000e9a:	197b      	adds	r3, r7, r5
 8000e9c:	781a      	ldrb	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	771a      	strb	r2, [r3, #28]


		// Check to ensure that received mfr ID is correct.
		if((halRet != HAL_OK) || (wq->mfrID != 0xEF))
 8000ea2:	19bb      	adds	r3, r7, r6
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d103      	bne.n	8000eb2 <W25Q_GetIDs+0x16a>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	7f1b      	ldrb	r3, [r3, #28]
 8000eae:	2bef      	cmp	r3, #239	@ 0xef
 8000eb0:	d001      	beq.n	8000eb6 <W25Q_GetIDs+0x16e>
			return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e002      	b.n	8000ebc <W25Q_GetIDs+0x174>

	/*
	 * Leaving out for now: Read JEDEC ID
	 */

		return halRet;
 8000eb6:	231f      	movs	r3, #31
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	781b      	ldrb	r3, [r3, #0]
}
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b009      	add	sp, #36	@ 0x24
 8000ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ec4:	080094bc 	.word	0x080094bc

08000ec8 <W25Q_EnableWrite>:

HAL_StatusTypeDef W25Q_EnableWrite(W25Q *wq) {
 8000ec8:	b5b0      	push	{r4, r5, r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000ed0:	250f      	movs	r5, #15
 8000ed2:	197b      	adds	r3, r7, r5
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	701a      	strb	r2, [r3, #0]

	// TX write enable command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6818      	ldr	r0, [r3, #0]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	0019      	movs	r1, r3
 8000ee6:	f003 fa66 	bl	80043b6 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_WRITE_ENABLE}, 1, HAL_MAX_DELAY);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6998      	ldr	r0, [r3, #24]
 8000eee:	210c      	movs	r1, #12
 8000ef0:	187b      	adds	r3, r7, r1
 8000ef2:	2206      	movs	r2, #6
 8000ef4:	701a      	strb	r2, [r3, #0]
 8000ef6:	197c      	adds	r4, r7, r5
 8000ef8:	2301      	movs	r3, #1
 8000efa:	425b      	negs	r3, r3
 8000efc:	1879      	adds	r1, r7, r1
 8000efe:	2201      	movs	r2, #1
 8000f00:	f006 fbb2 	bl	8007668 <HAL_SPI_Transmit>
 8000f04:	0003      	movs	r3, r0
 8000f06:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6818      	ldr	r0, [r3, #0]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	b29b      	uxth	r3, r3
 8000f12:	2201      	movs	r2, #1
 8000f14:	0019      	movs	r1, r3
 8000f16:	f003 fa4e 	bl	80043b6 <HAL_GPIO_WritePin>

	if(halRet != HAL_OK)
 8000f1a:	197b      	adds	r3, r7, r5
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d002      	beq.n	8000f28 <W25Q_EnableWrite+0x60>
		return halRet;
 8000f22:	197b      	adds	r3, r7, r5
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	e00e      	b.n	8000f46 <W25Q_EnableWrite+0x7e>

	// Read back written value and confirm
	W25Q_ReadStatusReg(wq, 1);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	f000 f851 	bl	8000fd4 <W25Q_ReadStatusReg>

	// Bit 1 of status register 1 should now be 1
	if(wq->writeEnable != 1)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2223      	movs	r2, #35	@ 0x23
 8000f36:	5c9b      	ldrb	r3, [r3, r2]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d001      	beq.n	8000f40 <W25Q_EnableWrite+0x78>
		return HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e002      	b.n	8000f46 <W25Q_EnableWrite+0x7e>

	return halRet;
 8000f40:	230f      	movs	r3, #15
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	781b      	ldrb	r3, [r3, #0]

}
 8000f46:	0018      	movs	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	b004      	add	sp, #16
 8000f4c:	bdb0      	pop	{r4, r5, r7, pc}

08000f4e <W25Q_DisableWrite>:

HAL_StatusTypeDef W25Q_DisableWrite(W25Q *wq) {
 8000f4e:	b5b0      	push	{r4, r5, r7, lr}
 8000f50:	b084      	sub	sp, #16
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000f56:	250f      	movs	r5, #15
 8000f58:	197b      	adds	r3, r7, r5
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]

	// TX write disable command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6818      	ldr	r0, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	2200      	movs	r2, #0
 8000f6a:	0019      	movs	r1, r3
 8000f6c:	f003 fa23 	bl	80043b6 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_WRITE_DISABLE}, 1, HAL_MAX_DELAY);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6998      	ldr	r0, [r3, #24]
 8000f74:	210c      	movs	r1, #12
 8000f76:	187b      	adds	r3, r7, r1
 8000f78:	2204      	movs	r2, #4
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	197c      	adds	r4, r7, r5
 8000f7e:	2301      	movs	r3, #1
 8000f80:	425b      	negs	r3, r3
 8000f82:	1879      	adds	r1, r7, r1
 8000f84:	2201      	movs	r2, #1
 8000f86:	f006 fb6f 	bl	8007668 <HAL_SPI_Transmit>
 8000f8a:	0003      	movs	r3, r0
 8000f8c:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6818      	ldr	r0, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	68db      	ldr	r3, [r3, #12]
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	2201      	movs	r2, #1
 8000f9a:	0019      	movs	r1, r3
 8000f9c:	f003 fa0b 	bl	80043b6 <HAL_GPIO_WritePin>

	if(halRet != HAL_OK)
 8000fa0:	197b      	adds	r3, r7, r5
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d002      	beq.n	8000fae <W25Q_DisableWrite+0x60>
		return halRet;
 8000fa8:	197b      	adds	r3, r7, r5
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	e00e      	b.n	8000fcc <W25Q_DisableWrite+0x7e>

	// Read back written value and confirm
	W25Q_ReadStatusReg(wq, 1);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f000 f80e 	bl	8000fd4 <W25Q_ReadStatusReg>

	// Bit 1 of status register 1 should still be 0
	if(wq->writeEnable != 0)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2223      	movs	r2, #35	@ 0x23
 8000fbc:	5c9b      	ldrb	r3, [r3, r2]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <W25Q_DisableWrite+0x78>
		return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e002      	b.n	8000fcc <W25Q_DisableWrite+0x7e>

	return halRet;
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	781b      	ldrb	r3, [r3, #0]

}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b004      	add	sp, #16
 8000fd2:	bdb0      	pop	{r4, r5, r7, pc}

08000fd4 <W25Q_ReadStatusReg>:

HAL_StatusTypeDef W25Q_ReadStatusReg(W25Q *wq, uint8_t regNum) {
 8000fd4:	b5b0      	push	{r4, r5, r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	000a      	movs	r2, r1
 8000fde:	1cfb      	adds	r3, r7, #3
 8000fe0:	701a      	strb	r2, [r3, #0]

	// Check register number is valid
	if(regNum < 1 || regNum > 3) {
 8000fe2:	1cfb      	adds	r3, r7, #3
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <W25Q_ReadStatusReg+0x1e>
 8000fea:	1cfb      	adds	r3, r7, #3
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b03      	cmp	r3, #3
 8000ff0:	d901      	bls.n	8000ff6 <W25Q_ReadStatusReg+0x22>
		return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e094      	b.n	8001120 <W25Q_ReadStatusReg+0x14c>
	}

	HAL_StatusTypeDef halRet = HAL_OK;
 8000ff6:	2417      	movs	r4, #23
 8000ff8:	193b      	adds	r3, r7, r4
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]

	// Array of commands for status registers 1-3
	uint8_t statRegCMDs[3] = {CMD_READ_STAT_1, CMD_READ_STAT_2, CMD_READ_STAT_3};
 8000ffe:	2514      	movs	r5, #20
 8001000:	197b      	adds	r3, r7, r5
 8001002:	4a49      	ldr	r2, [pc, #292]	@ (8001128 <W25Q_ReadStatusReg+0x154>)
 8001004:	8811      	ldrh	r1, [r2, #0]
 8001006:	8019      	strh	r1, [r3, #0]
 8001008:	7892      	ldrb	r2, [r2, #2]
 800100a:	709a      	strb	r2, [r3, #2]

	// TX read status register command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6818      	ldr	r0, [r3, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	b29b      	uxth	r3, r3
 8001016:	2200      	movs	r2, #0
 8001018:	0019      	movs	r1, r3
 800101a:	f003 f9cc 	bl	80043b6 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){statRegCMDs[regNum - 1]}, 1, HAL_MAX_DELAY);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6998      	ldr	r0, [r3, #24]
 8001022:	1cfb      	adds	r3, r7, #3
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	3b01      	subs	r3, #1
 8001028:	197a      	adds	r2, r7, r5
 800102a:	5cd2      	ldrb	r2, [r2, r3]
 800102c:	2110      	movs	r1, #16
 800102e:	187b      	adds	r3, r7, r1
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	0025      	movs	r5, r4
 8001034:	193c      	adds	r4, r7, r4
 8001036:	2301      	movs	r3, #1
 8001038:	425b      	negs	r3, r3
 800103a:	1879      	adds	r1, r7, r1
 800103c:	2201      	movs	r2, #1
 800103e:	f006 fb13 	bl	8007668 <HAL_SPI_Transmit>
 8001042:	0003      	movs	r3, r0
 8001044:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8001046:	197b      	adds	r3, r7, r5
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00b      	beq.n	8001066 <W25Q_ReadStatusReg+0x92>
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	b29b      	uxth	r3, r3
 8001058:	2201      	movs	r2, #1
 800105a:	0019      	movs	r1, r3
 800105c:	f003 f9ab 	bl	80043b6 <HAL_GPIO_WritePin>
		return halRet;
 8001060:	197b      	adds	r3, r7, r5
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	e05c      	b.n	8001120 <W25Q_ReadStatusReg+0x14c>
	}

	// RX status register
	uint8_t statRegRet[1] = {0x00};
 8001066:	210c      	movs	r1, #12
 8001068:	187b      	adds	r3, r7, r1
 800106a:	4a30      	ldr	r2, [pc, #192]	@ (800112c <W25Q_ReadStatusReg+0x158>)
 800106c:	7812      	ldrb	r2, [r2, #0]
 800106e:	701a      	strb	r2, [r3, #0]
	halRet = HAL_SPI_Receive(wq->hspi, statRegRet, 1, HAL_MAX_DELAY);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6998      	ldr	r0, [r3, #24]
 8001074:	2317      	movs	r3, #23
 8001076:	18fc      	adds	r4, r7, r3
 8001078:	2301      	movs	r3, #1
 800107a:	425b      	negs	r3, r3
 800107c:	1879      	adds	r1, r7, r1
 800107e:	2201      	movs	r2, #1
 8001080:	f006 fc52 	bl	8007928 <HAL_SPI_Receive>
 8001084:	0003      	movs	r3, r0
 8001086:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	b29b      	uxth	r3, r3
 8001092:	2201      	movs	r2, #1
 8001094:	0019      	movs	r1, r3
 8001096:	f003 f98e 	bl	80043b6 <HAL_GPIO_WritePin>

	switch(regNum) {
 800109a:	1cfb      	adds	r3, r7, #3
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b03      	cmp	r3, #3
 80010a0:	d029      	beq.n	80010f6 <W25Q_ReadStatusReg+0x122>
 80010a2:	dc3a      	bgt.n	800111a <W25Q_ReadStatusReg+0x146>
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d002      	beq.n	80010ae <W25Q_ReadStatusReg+0xda>
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d012      	beq.n	80010d2 <W25Q_ReadStatusReg+0xfe>
 80010ac:	e035      	b.n	800111a <W25Q_ReadStatusReg+0x146>
	case 1:
		wq->statReg1 = statRegRet[0];
 80010ae:	230c      	movs	r3, #12
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	7819      	ldrb	r1, [r3, #0]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2220      	movs	r2, #32
 80010b8:	5499      	strb	r1, [r3, r2]
		wq->writeEnable = (wq->statReg1 & 0b00000010) >> 1;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2220      	movs	r2, #32
 80010be:	5c9b      	ldrb	r3, [r3, r2]
 80010c0:	105b      	asrs	r3, r3, #1
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2201      	movs	r2, #1
 80010c6:	4013      	ands	r3, r2
 80010c8:	b2d9      	uxtb	r1, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2223      	movs	r2, #35	@ 0x23
 80010ce:	5499      	strb	r1, [r3, r2]
		break;
 80010d0:	e023      	b.n	800111a <W25Q_ReadStatusReg+0x146>
	case 2:
		wq->statReg2 = statRegRet[0];
 80010d2:	230c      	movs	r3, #12
 80010d4:	18fb      	adds	r3, r7, r3
 80010d6:	7819      	ldrb	r1, [r3, #0]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2221      	movs	r2, #33	@ 0x21
 80010dc:	5499      	strb	r1, [r3, r2]
		wq->quadEnable = (wq->statReg2 & 0b00000010) >> 1;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2221      	movs	r2, #33	@ 0x21
 80010e2:	5c9b      	ldrb	r3, [r3, r2]
 80010e4:	105b      	asrs	r3, r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2201      	movs	r2, #1
 80010ea:	4013      	ands	r3, r2
 80010ec:	b2d9      	uxtb	r1, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2225      	movs	r2, #37	@ 0x25
 80010f2:	5499      	strb	r1, [r3, r2]
		break;
 80010f4:	e011      	b.n	800111a <W25Q_ReadStatusReg+0x146>
	case 3:
		wq->statReg3 = statRegRet[0];
 80010f6:	230c      	movs	r3, #12
 80010f8:	18fb      	adds	r3, r7, r3
 80010fa:	7819      	ldrb	r1, [r3, #0]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2222      	movs	r2, #34	@ 0x22
 8001100:	5499      	strb	r1, [r3, r2]
		wq->driverStrength = (wq->statReg3 & 0b01100000) >> 5;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2222      	movs	r2, #34	@ 0x22
 8001106:	5c9b      	ldrb	r3, [r3, r2]
 8001108:	115b      	asrs	r3, r3, #5
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2203      	movs	r2, #3
 800110e:	4013      	ands	r3, r2
 8001110:	b2d9      	uxtb	r1, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2226      	movs	r2, #38	@ 0x26
 8001116:	5499      	strb	r1, [r3, r2]
		break;
 8001118:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 800111a:	2317      	movs	r3, #23
 800111c:	18fb      	adds	r3, r7, r3
 800111e:	781b      	ldrb	r3, [r3, #0]

}
 8001120:	0018      	movs	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	b006      	add	sp, #24
 8001126:	bdb0      	pop	{r4, r5, r7, pc}
 8001128:	080094c0 	.word	0x080094c0
 800112c:	080094bc 	.word	0x080094bc

08001130 <W25Q_ReadStatusRegs>:

HAL_StatusTypeDef W25Q_ReadStatusRegs(W25Q *wq) {
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8001138:	230e      	movs	r3, #14
 800113a:	18fb      	adds	r3, r7, r3
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 1; i <=3; i++) {
 8001140:	230f      	movs	r3, #15
 8001142:	18fb      	adds	r3, r7, r3
 8001144:	2201      	movs	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
 8001148:	e00d      	b.n	8001166 <W25Q_ReadStatusRegs+0x36>

		W25Q_ReadStatusReg(wq, i);
 800114a:	240f      	movs	r4, #15
 800114c:	193b      	adds	r3, r7, r4
 800114e:	781a      	ldrb	r2, [r3, #0]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	0011      	movs	r1, r2
 8001154:	0018      	movs	r0, r3
 8001156:	f7ff ff3d 	bl	8000fd4 <W25Q_ReadStatusReg>
	for(uint8_t i = 1; i <=3; i++) {
 800115a:	0021      	movs	r1, r4
 800115c:	187b      	adds	r3, r7, r1
 800115e:	781a      	ldrb	r2, [r3, #0]
 8001160:	187b      	adds	r3, r7, r1
 8001162:	3201      	adds	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
 8001166:	230f      	movs	r3, #15
 8001168:	18fb      	adds	r3, r7, r3
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b03      	cmp	r3, #3
 800116e:	d9ec      	bls.n	800114a <W25Q_ReadStatusRegs+0x1a>

	}

	return halRet;
 8001170:	230e      	movs	r3, #14
 8001172:	18fb      	adds	r3, r7, r3
 8001174:	781b      	ldrb	r3, [r3, #0]

}
 8001176:	0018      	movs	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	b005      	add	sp, #20
 800117c:	bd90      	pop	{r4, r7, pc}
	...

08001180 <W25Q_WriteStatusReg>:

HAL_StatusTypeDef W25Q_WriteStatusReg(W25Q *wq, uint8_t regNum, uint8_t regVal) {
 8001180:	b5b0      	push	{r4, r5, r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	0008      	movs	r0, r1
 800118a:	0011      	movs	r1, r2
 800118c:	1cfb      	adds	r3, r7, #3
 800118e:	1c02      	adds	r2, r0, #0
 8001190:	701a      	strb	r2, [r3, #0]
 8001192:	1cbb      	adds	r3, r7, #2
 8001194:	1c0a      	adds	r2, r1, #0
 8001196:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8001198:	2513      	movs	r5, #19
 800119a:	197b      	adds	r3, r7, r5
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]

	// Enable Write Access to Memory
	// Write access will disable after status register write
	if(wq->writeEnable != 1) {
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2223      	movs	r2, #35	@ 0x23
 80011a4:	5c9b      	ldrb	r3, [r3, r2]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d00c      	beq.n	80011c4 <W25Q_WriteStatusReg+0x44>
		halRet = W25Q_EnableWrite(wq);
 80011aa:	197c      	adds	r4, r7, r5
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	0018      	movs	r0, r3
 80011b0:	f7ff fe8a 	bl	8000ec8 <W25Q_EnableWrite>
 80011b4:	0003      	movs	r3, r0
 80011b6:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK)
 80011b8:	197b      	adds	r3, r7, r5
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <W25Q_WriteStatusReg+0x44>
			return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e08a      	b.n	80012da <W25Q_WriteStatusReg+0x15a>
	}

	// Array of commands for status registers 1-3
	uint8_t statRegCMDs[3] = {CMD_WRITE_STAT_1, CMD_WRITE_STAT_2, CMD_WRITE_STAT_3};
 80011c4:	2410      	movs	r4, #16
 80011c6:	193b      	adds	r3, r7, r4
 80011c8:	4a46      	ldr	r2, [pc, #280]	@ (80012e4 <W25Q_WriteStatusReg+0x164>)
 80011ca:	8811      	ldrh	r1, [r2, #0]
 80011cc:	8019      	strh	r1, [r3, #0]
 80011ce:	7892      	ldrb	r2, [r2, #2]
 80011d0:	709a      	strb	r2, [r3, #2]

	// TX write status reg with value
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6818      	ldr	r0, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	2200      	movs	r2, #0
 80011de:	0019      	movs	r1, r3
 80011e0:	f003 f8e9 	bl	80043b6 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[2]){statRegCMDs[regNum - 1], regVal}, 2, HAL_MAX_DELAY);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6998      	ldr	r0, [r3, #24]
 80011e8:	1cfb      	adds	r3, r7, #3
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	3b01      	subs	r3, #1
 80011ee:	193a      	adds	r2, r7, r4
 80011f0:	5cd2      	ldrb	r2, [r2, r3]
 80011f2:	210c      	movs	r1, #12
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	701a      	strb	r2, [r3, #0]
 80011f8:	187b      	adds	r3, r7, r1
 80011fa:	1cba      	adds	r2, r7, #2
 80011fc:	7812      	ldrb	r2, [r2, #0]
 80011fe:	705a      	strb	r2, [r3, #1]
 8001200:	2513      	movs	r5, #19
 8001202:	197c      	adds	r4, r7, r5
 8001204:	2301      	movs	r3, #1
 8001206:	425b      	negs	r3, r3
 8001208:	1879      	adds	r1, r7, r1
 800120a:	2202      	movs	r2, #2
 800120c:	f006 fa2c 	bl	8007668 <HAL_SPI_Transmit>
 8001210:	0003      	movs	r3, r0
 8001212:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6818      	ldr	r0, [r3, #0]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	b29b      	uxth	r3, r3
 800121e:	2201      	movs	r2, #1
 8001220:	0019      	movs	r1, r3
 8001222:	f003 f8c8 	bl	80043b6 <HAL_GPIO_WritePin>

	// WEL bit will now be set back to 0
	halRet = W25Q_ReadStatusReg(wq, 1);
 8001226:	197c      	adds	r4, r7, r5
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2101      	movs	r1, #1
 800122c:	0018      	movs	r0, r3
 800122e:	f7ff fed1 	bl	8000fd4 <W25Q_ReadStatusReg>
 8001232:	0003      	movs	r3, r0
 8001234:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8001236:	197b      	adds	r3, r7, r5
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d002      	beq.n	8001244 <W25Q_WriteStatusReg+0xc4>
		return halRet;
 800123e:	197b      	adds	r3, r7, r5
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	e04a      	b.n	80012da <W25Q_WriteStatusReg+0x15a>

	// Delay maximum status register write time (15ms), as given by chip datasheet.
	// ~235ns per i
	for(uint32_t i = 0; i < 70000; i++) {
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	e003      	b.n	8001252 <W25Q_WriteStatusReg+0xd2>
		__NOP();
 800124a:	46c0      	nop			@ (mov r8, r8)
	for(uint32_t i = 0; i < 70000; i++) {
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	3301      	adds	r3, #1
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	4a24      	ldr	r2, [pc, #144]	@ (80012e8 <W25Q_WriteStatusReg+0x168>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d9f7      	bls.n	800124a <W25Q_WriteStatusReg+0xca>
	}

	if(halRet != HAL_OK)
 800125a:	2213      	movs	r2, #19
 800125c:	18bb      	adds	r3, r7, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d002      	beq.n	800126a <W25Q_WriteStatusReg+0xea>
		return halRet;
 8001264:	18bb      	adds	r3, r7, r2
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	e037      	b.n	80012da <W25Q_WriteStatusReg+0x15a>

	// Read back written value and confirm
	halRet = W25Q_ReadStatusReg(wq, regNum);
 800126a:	2313      	movs	r3, #19
 800126c:	18fc      	adds	r4, r7, r3
 800126e:	1cfb      	adds	r3, r7, #3
 8001270:	781a      	ldrb	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	0011      	movs	r1, r2
 8001276:	0018      	movs	r0, r3
 8001278:	f7ff feac 	bl	8000fd4 <W25Q_ReadStatusReg>
 800127c:	0003      	movs	r3, r0
 800127e:	7023      	strb	r3, [r4, #0]
	switch(regNum) {
 8001280:	1cfb      	adds	r3, r7, #3
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b03      	cmp	r3, #3
 8001286:	d017      	beq.n	80012b8 <W25Q_WriteStatusReg+0x138>
 8001288:	dc24      	bgt.n	80012d4 <W25Q_WriteStatusReg+0x154>
 800128a:	2b01      	cmp	r3, #1
 800128c:	d002      	beq.n	8001294 <W25Q_WriteStatusReg+0x114>
 800128e:	2b02      	cmp	r3, #2
 8001290:	d009      	beq.n	80012a6 <W25Q_WriteStatusReg+0x126>
 8001292:	e01f      	b.n	80012d4 <W25Q_WriteStatusReg+0x154>
		case 1:
			if(wq->statReg1 != regVal)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2220      	movs	r2, #32
 8001298:	5c9b      	ldrb	r3, [r3, r2]
 800129a:	1cba      	adds	r2, r7, #2
 800129c:	7812      	ldrb	r2, [r2, #0]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d013      	beq.n	80012ca <W25Q_WriteStatusReg+0x14a>
				return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e019      	b.n	80012da <W25Q_WriteStatusReg+0x15a>
			break;
		case 2:
			if(wq->statReg2 != regVal)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2221      	movs	r2, #33	@ 0x21
 80012aa:	5c9b      	ldrb	r3, [r3, r2]
 80012ac:	1cba      	adds	r2, r7, #2
 80012ae:	7812      	ldrb	r2, [r2, #0]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d00c      	beq.n	80012ce <W25Q_WriteStatusReg+0x14e>
				return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e010      	b.n	80012da <W25Q_WriteStatusReg+0x15a>
			break;
		case 3:
			if(wq->statReg3 != regVal)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2222      	movs	r2, #34	@ 0x22
 80012bc:	5c9b      	ldrb	r3, [r3, r2]
 80012be:	1cba      	adds	r2, r7, #2
 80012c0:	7812      	ldrb	r2, [r2, #0]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d005      	beq.n	80012d2 <W25Q_WriteStatusReg+0x152>
				return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e007      	b.n	80012da <W25Q_WriteStatusReg+0x15a>
			break;
 80012ca:	46c0      	nop			@ (mov r8, r8)
 80012cc:	e002      	b.n	80012d4 <W25Q_WriteStatusReg+0x154>
			break;
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	e000      	b.n	80012d4 <W25Q_WriteStatusReg+0x154>
			break;
 80012d2:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 80012d4:	2313      	movs	r3, #19
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	781b      	ldrb	r3, [r3, #0]


}
 80012da:	0018      	movs	r0, r3
 80012dc:	46bd      	mov	sp, r7
 80012de:	b006      	add	sp, #24
 80012e0:	bdb0      	pop	{r4, r5, r7, pc}
 80012e2:	46c0      	nop			@ (mov r8, r8)
 80012e4:	080094c4 	.word	0x080094c4
 80012e8:	0001116f 	.word	0x0001116f

080012ec <W25Q_readData>:

HAL_StatusTypeDef W25Q_readData(W25Q *wq, uint32_t startAddress, uint32_t dataSize, uint8_t *dataLocation) {
 80012ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ee:	b087      	sub	sp, #28
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
 80012f8:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80012fa:	2417      	movs	r4, #23
 80012fc:	193b      	adds	r3, r7, r4
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]

	// Create read data array with start address
	uint8_t readDataArr[4] = {CMD_READ_DATA, ((startAddress >> 16) & 0xFF), ((startAddress >> 8) & 0xFF), ((startAddress) & 0xFF)};
 8001302:	2510      	movs	r5, #16
 8001304:	197b      	adds	r3, r7, r5
 8001306:	2203      	movs	r2, #3
 8001308:	701a      	strb	r2, [r3, #0]
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	0c1b      	lsrs	r3, r3, #16
 800130e:	b2da      	uxtb	r2, r3
 8001310:	197b      	adds	r3, r7, r5
 8001312:	705a      	strb	r2, [r3, #1]
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	0a1b      	lsrs	r3, r3, #8
 8001318:	b2da      	uxtb	r2, r3
 800131a:	197b      	adds	r3, r7, r5
 800131c:	709a      	strb	r2, [r3, #2]
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	b2da      	uxtb	r2, r3
 8001322:	197b      	adds	r3, r7, r5
 8001324:	70da      	strb	r2, [r3, #3]

	// TX read data in single-SPI mode command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	6818      	ldr	r0, [r3, #0]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	b29b      	uxth	r3, r3
 8001330:	2200      	movs	r2, #0
 8001332:	0019      	movs	r1, r3
 8001334:	f003 f83f 	bl	80043b6 <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, readDataArr, 4, HAL_MAX_DELAY);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	6998      	ldr	r0, [r3, #24]
 800133c:	0026      	movs	r6, r4
 800133e:	193c      	adds	r4, r7, r4
 8001340:	2301      	movs	r3, #1
 8001342:	425b      	negs	r3, r3
 8001344:	1979      	adds	r1, r7, r5
 8001346:	2204      	movs	r2, #4
 8001348:	f006 f98e 	bl	8007668 <HAL_SPI_Transmit>
 800134c:	0003      	movs	r3, r0
 800134e:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8001350:	19bb      	adds	r3, r7, r6
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d00b      	beq.n	8001370 <W25Q_readData+0x84>
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	6818      	ldr	r0, [r3, #0]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	b29b      	uxth	r3, r3
 8001362:	2201      	movs	r2, #1
 8001364:	0019      	movs	r1, r3
 8001366:	f003 f826 	bl	80043b6 <HAL_GPIO_WritePin>
		return halRet;
 800136a:	19bb      	adds	r3, r7, r6
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	e017      	b.n	80013a0 <W25Q_readData+0xb4>
	}

	// RX data
	halRet = HAL_SPI_Receive(wq->hspi, dataLocation, dataSize, HAL_MAX_DELAY);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	6998      	ldr	r0, [r3, #24]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	b29a      	uxth	r2, r3
 8001378:	2517      	movs	r5, #23
 800137a:	197c      	adds	r4, r7, r5
 800137c:	2301      	movs	r3, #1
 800137e:	425b      	negs	r3, r3
 8001380:	6839      	ldr	r1, [r7, #0]
 8001382:	f006 fad1 	bl	8007928 <HAL_SPI_Receive>
 8001386:	0003      	movs	r3, r0
 8001388:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	6818      	ldr	r0, [r3, #0]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	b29b      	uxth	r3, r3
 8001394:	2201      	movs	r2, #1
 8001396:	0019      	movs	r1, r3
 8001398:	f003 f80d 	bl	80043b6 <HAL_GPIO_WritePin>


	return halRet;
 800139c:	197b      	adds	r3, r7, r5
 800139e:	781b      	ldrb	r3, [r3, #0]

}
 80013a0:	0018      	movs	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	b007      	add	sp, #28
 80013a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013a8 <W25Q_ChipReset>:
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);

	return halRet;
}

HAL_StatusTypeDef W25Q_ChipReset(W25Q *wq) {
 80013a8:	b5b0      	push	{r4, r5, r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80013b0:	250e      	movs	r5, #14
 80013b2:	197b      	adds	r3, r7, r5
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]

	/*
	 * Send both enable reset an reset device commands
	 */
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6818      	ldr	r0, [r3, #0]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	2200      	movs	r2, #0
 80013c4:	0019      	movs	r1, r3
 80013c6:	f002 fff6 	bl	80043b6 <HAL_GPIO_WritePin>
	// TX enable reset instruction
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_RESET_ENABLE}, 1, HAL_MAX_DELAY);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6998      	ldr	r0, [r3, #24]
 80013ce:	210c      	movs	r1, #12
 80013d0:	187b      	adds	r3, r7, r1
 80013d2:	2266      	movs	r2, #102	@ 0x66
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	197c      	adds	r4, r7, r5
 80013d8:	2301      	movs	r3, #1
 80013da:	425b      	negs	r3, r3
 80013dc:	1879      	adds	r1, r7, r1
 80013de:	2201      	movs	r2, #1
 80013e0:	f006 f942 	bl	8007668 <HAL_SPI_Transmit>
 80013e4:	0003      	movs	r3, r0
 80013e6:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6818      	ldr	r0, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	2201      	movs	r2, #1
 80013f4:	0019      	movs	r1, r3
 80013f6:	f002 ffde 	bl	80043b6 <HAL_GPIO_WritePin>
	if(halRet != HAL_OK)
 80013fa:	197b      	adds	r3, r7, r5
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d002      	beq.n	8001408 <W25Q_ChipReset+0x60>
		return halRet;
 8001402:	197b      	adds	r3, r7, r5
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	e035      	b.n	8001474 <W25Q_ChipReset+0xcc>

	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6818      	ldr	r0, [r3, #0]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	b29b      	uxth	r3, r3
 8001412:	2200      	movs	r2, #0
 8001414:	0019      	movs	r1, r3
 8001416:	f002 ffce 	bl	80043b6 <HAL_GPIO_WritePin>
	// TX reset device instruction
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_RESET_DEVICE}, 1, HAL_MAX_DELAY);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6998      	ldr	r0, [r3, #24]
 800141e:	2108      	movs	r1, #8
 8001420:	187b      	adds	r3, r7, r1
 8001422:	2299      	movs	r2, #153	@ 0x99
 8001424:	701a      	strb	r2, [r3, #0]
 8001426:	230e      	movs	r3, #14
 8001428:	18fc      	adds	r4, r7, r3
 800142a:	2301      	movs	r3, #1
 800142c:	425b      	negs	r3, r3
 800142e:	1879      	adds	r1, r7, r1
 8001430:	2201      	movs	r2, #1
 8001432:	f006 f919 	bl	8007668 <HAL_SPI_Transmit>
 8001436:	0003      	movs	r3, r0
 8001438:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6818      	ldr	r0, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	b29b      	uxth	r3, r3
 8001444:	2201      	movs	r2, #1
 8001446:	0019      	movs	r1, r3
 8001448:	f002 ffb5 	bl	80043b6 <HAL_GPIO_WritePin>

	// Delay at least 30 us
	for(uint8_t i = 0; i < 180; i++) {
 800144c:	230f      	movs	r3, #15
 800144e:	18fb      	adds	r3, r7, r3
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
 8001454:	e006      	b.n	8001464 <W25Q_ChipReset+0xbc>
		__NOP();
 8001456:	46c0      	nop			@ (mov r8, r8)
	for(uint8_t i = 0; i < 180; i++) {
 8001458:	210f      	movs	r1, #15
 800145a:	187b      	adds	r3, r7, r1
 800145c:	781a      	ldrb	r2, [r3, #0]
 800145e:	187b      	adds	r3, r7, r1
 8001460:	3201      	adds	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]
 8001464:	230f      	movs	r3, #15
 8001466:	18fb      	adds	r3, r7, r3
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2bb3      	cmp	r3, #179	@ 0xb3
 800146c:	d9f3      	bls.n	8001456 <W25Q_ChipReset+0xae>
	}


	return halRet;
 800146e:	230e      	movs	r3, #14
 8001470:	18fb      	adds	r3, r7, r3
 8001472:	781b      	ldrb	r3, [r3, #0]

}
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	b004      	add	sp, #16
 800147a:	bdb0      	pop	{r4, r5, r7, pc}

0800147c <W25Q_QuadEnable>:

HAL_StatusTypeDef W25Q_QuadEnable(W25Q *wq, uint8_t quadBool) {
 800147c:	b5b0      	push	{r4, r5, r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	000a      	movs	r2, r1
 8001486:	1cfb      	adds	r3, r7, #3
 8001488:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800148a:	250f      	movs	r5, #15
 800148c:	197b      	adds	r3, r7, r5
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]

	// Get current contents of status register 2
	halRet = W25Q_ReadStatusReg(wq, 2);
 8001492:	197c      	adds	r4, r7, r5
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2102      	movs	r1, #2
 8001498:	0018      	movs	r0, r3
 800149a:	f7ff fd9b 	bl	8000fd4 <W25Q_ReadStatusReg>
 800149e:	0003      	movs	r3, r0
 80014a0:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80014a2:	197b      	adds	r3, r7, r5
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d002      	beq.n	80014b0 <W25Q_QuadEnable+0x34>
		return halRet;
 80014aa:	197b      	adds	r3, r7, r5
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	e039      	b.n	8001524 <W25Q_QuadEnable+0xa8>

	/*
	 * Change bit 1 and TX to status register 2
	 */
	uint8_t newRegVal = (wq->statReg2) & (0b11111101);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2221      	movs	r2, #33	@ 0x21
 80014b4:	5c9a      	ldrb	r2, [r3, r2]
 80014b6:	200e      	movs	r0, #14
 80014b8:	183b      	adds	r3, r7, r0
 80014ba:	2102      	movs	r1, #2
 80014bc:	438a      	bics	r2, r1
 80014be:	701a      	strb	r2, [r3, #0]
	newRegVal = (newRegVal) | (quadBool << 1);
 80014c0:	1cfb      	adds	r3, r7, #3
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	b25a      	sxtb	r2, r3
 80014c8:	183b      	adds	r3, r7, r0
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b25b      	sxtb	r3, r3
 80014ce:	4313      	orrs	r3, r2
 80014d0:	b25a      	sxtb	r2, r3
 80014d2:	183b      	adds	r3, r7, r0
 80014d4:	701a      	strb	r2, [r3, #0]
	halRet = W25Q_WriteStatusReg(wq, 2, newRegVal);
 80014d6:	250f      	movs	r5, #15
 80014d8:	197c      	adds	r4, r7, r5
 80014da:	183b      	adds	r3, r7, r0
 80014dc:	781a      	ldrb	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2102      	movs	r1, #2
 80014e2:	0018      	movs	r0, r3
 80014e4:	f7ff fe4c 	bl	8001180 <W25Q_WriteStatusReg>
 80014e8:	0003      	movs	r3, r0
 80014ea:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80014ec:	197b      	adds	r3, r7, r5
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <W25Q_QuadEnable+0x7e>
		return halRet;
 80014f4:	197b      	adds	r3, r7, r5
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	e014      	b.n	8001524 <W25Q_QuadEnable+0xa8>

	// Read back status register 2 and confirm successful write
	halRet = W25Q_ReadStatusReg(wq, 2);
 80014fa:	230f      	movs	r3, #15
 80014fc:	18fc      	adds	r4, r7, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2102      	movs	r1, #2
 8001502:	0018      	movs	r0, r3
 8001504:	f7ff fd66 	bl	8000fd4 <W25Q_ReadStatusReg>
 8001508:	0003      	movs	r3, r0
 800150a:	7023      	strb	r3, [r4, #0]
	if(wq->quadEnable != quadBool)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2225      	movs	r2, #37	@ 0x25
 8001510:	5c9b      	ldrb	r3, [r3, r2]
 8001512:	1cfa      	adds	r2, r7, #3
 8001514:	7812      	ldrb	r2, [r2, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d001      	beq.n	800151e <W25Q_QuadEnable+0xa2>
		return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e002      	b.n	8001524 <W25Q_QuadEnable+0xa8>

	return halRet;
 800151e:	230f      	movs	r3, #15
 8001520:	18fb      	adds	r3, r7, r3
 8001522:	781b      	ldrb	r3, [r3, #0]

}
 8001524:	0018      	movs	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	b004      	add	sp, #16
 800152a:	bdb0      	pop	{r4, r5, r7, pc}

0800152c <W25Q_SetDriverStrength>:

HAL_StatusTypeDef W25Q_SetDriverStrength(W25Q *wq, uint8_t driverStrength) {
 800152c:	b5b0      	push	{r4, r5, r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	000a      	movs	r2, r1
 8001536:	1cfb      	adds	r3, r7, #3
 8001538:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800153a:	230f      	movs	r3, #15
 800153c:	18fb      	adds	r3, r7, r3
 800153e:	2200      	movs	r2, #0
 8001540:	701a      	strb	r2, [r3, #0]

	// Check to ensure passed driver strength value lies in range
	if(driverStrength < 0 || driverStrength > 3)
 8001542:	1cfb      	adds	r3, r7, #3
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d901      	bls.n	800154e <W25Q_SetDriverStrength+0x22>
		return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e041      	b.n	80015d2 <W25Q_SetDriverStrength+0xa6>

	// Read current value in status register 3
	halRet = W25Q_ReadStatusReg(wq, 3);
 800154e:	250f      	movs	r5, #15
 8001550:	197c      	adds	r4, r7, r5
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2103      	movs	r1, #3
 8001556:	0018      	movs	r0, r3
 8001558:	f7ff fd3c 	bl	8000fd4 <W25Q_ReadStatusReg>
 800155c:	0003      	movs	r3, r0
 800155e:	7023      	strb	r3, [r4, #0]

	// Isolate bits 5-6 and change value to reflect new driver strength
	uint8_t newRegVal = (wq->statReg3) & (0b10011111);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2222      	movs	r2, #34	@ 0x22
 8001564:	5c9a      	ldrb	r2, [r3, r2]
 8001566:	200e      	movs	r0, #14
 8001568:	183b      	adds	r3, r7, r0
 800156a:	2160      	movs	r1, #96	@ 0x60
 800156c:	438a      	bics	r2, r1
 800156e:	701a      	strb	r2, [r3, #0]
	newRegVal = (newRegVal) | (driverStrength << 5);
 8001570:	1cfb      	adds	r3, r7, #3
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	015b      	lsls	r3, r3, #5
 8001576:	b25a      	sxtb	r2, r3
 8001578:	183b      	adds	r3, r7, r0
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	b25b      	sxtb	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b25a      	sxtb	r2, r3
 8001582:	183b      	adds	r3, r7, r0
 8001584:	701a      	strb	r2, [r3, #0]

	// Write status register 3 with new value
	halRet = W25Q_WriteStatusReg(wq, 3, newRegVal);
 8001586:	197c      	adds	r4, r7, r5
 8001588:	183b      	adds	r3, r7, r0
 800158a:	781a      	ldrb	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2103      	movs	r1, #3
 8001590:	0018      	movs	r0, r3
 8001592:	f7ff fdf5 	bl	8001180 <W25Q_WriteStatusReg>
 8001596:	0003      	movs	r3, r0
 8001598:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 800159a:	197b      	adds	r3, r7, r5
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d002      	beq.n	80015a8 <W25Q_SetDriverStrength+0x7c>
		return halRet;
 80015a2:	197b      	adds	r3, r7, r5
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	e014      	b.n	80015d2 <W25Q_SetDriverStrength+0xa6>

	// Read back status register 3 and confirm successful write
	halRet = W25Q_ReadStatusReg(wq, 3);
 80015a8:	230f      	movs	r3, #15
 80015aa:	18fc      	adds	r4, r7, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2103      	movs	r1, #3
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7ff fd0f 	bl	8000fd4 <W25Q_ReadStatusReg>
 80015b6:	0003      	movs	r3, r0
 80015b8:	7023      	strb	r3, [r4, #0]
	if(wq->driverStrength != driverStrength)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2226      	movs	r2, #38	@ 0x26
 80015be:	5c9b      	ldrb	r3, [r3, r2]
 80015c0:	1cfa      	adds	r2, r7, #3
 80015c2:	7812      	ldrb	r2, [r2, #0]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d001      	beq.n	80015cc <W25Q_SetDriverStrength+0xa0>
		return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e002      	b.n	80015d2 <W25Q_SetDriverStrength+0xa6>

	return halRet;
 80015cc:	230f      	movs	r3, #15
 80015ce:	18fb      	adds	r3, r7, r3
 80015d0:	781b      	ldrb	r3, [r3, #0]

}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b004      	add	sp, #16
 80015d8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080015dc <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


HAL_StatusTypeDef initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80015dc:	b5b0      	push	{r4, r5, r7, lr}
 80015de:	b09a      	sub	sp, #104	@ 0x68
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80015e8:	2567      	movs	r5, #103	@ 0x67
 80015ea:	197b      	adds	r3, r7, r5
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 80015f0:	243c      	movs	r4, #60	@ 0x3c
 80015f2:	193b      	adds	r3, r7, r4
 80015f4:	0018      	movs	r0, r3
 80015f6:	2328      	movs	r3, #40	@ 0x28
 80015f8:	001a      	movs	r2, r3
 80015fa:	2100      	movs	r1, #0
 80015fc:	f007 ff0a 	bl	8009414 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	781a      	ldrb	r2, [r3, #0]
 8001604:	0021      	movs	r1, r4
 8001606:	187b      	adds	r3, r7, r1
 8001608:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	785b      	ldrb	r3, [r3, #1]
 800160e:	3301      	adds	r3, #1
 8001610:	b2da      	uxtb	r2, r3
 8001612:	187b      	adds	r3, r7, r1
 8001614:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	789a      	ldrb	r2, [r3, #2]
 800161a:	187b      	adds	r3, r7, r1
 800161c:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	187b      	adds	r3, r7, r1
 8001624:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	78da      	ldrb	r2, [r3, #3]
 800162a:	187b      	adds	r3, r7, r1
 800162c:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	78da      	ldrb	r2, [r3, #3]
 8001632:	187b      	adds	r3, r7, r1
 8001634:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001636:	0008      	movs	r0, r1
 8001638:	183b      	adds	r3, r7, r0
 800163a:	2200      	movs	r2, #0
 800163c:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800163e:	183b      	adds	r3, r7, r0
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8001644:	183b      	adds	r3, r7, r0
 8001646:	4a19      	ldr	r2, [pc, #100]	@ (80016ac <initRTCInternalAlarm+0xd0>)
 8001648:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800164a:	183b      	adds	r3, r7, r0
 800164c:	2200      	movs	r2, #0
 800164e:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001650:	183b      	adds	r3, r7, r0
 8001652:	2200      	movs	r2, #0
 8001654:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 8001656:	183b      	adds	r3, r7, r0
 8001658:	2220      	movs	r2, #32
 800165a:	2101      	movs	r1, #1
 800165c:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 800165e:	0001      	movs	r1, r0
 8001660:	187b      	adds	r3, r7, r1
 8001662:	2280      	movs	r2, #128	@ 0x80
 8001664:	0052      	lsls	r2, r2, #1
 8001666:	625a      	str	r2, [r3, #36]	@ 0x24

	halRet = HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8001668:	197c      	adds	r4, r7, r5
 800166a:	1879      	adds	r1, r7, r1
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2200      	movs	r2, #0
 8001670:	0018      	movs	r0, r3
 8001672:	f005 fb69 	bl	8006d48 <HAL_RTC_SetAlarm_IT>
 8001676:	0003      	movs	r3, r0
 8001678:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 800167a:	197b      	adds	r3, r7, r5
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d002      	beq.n	8001688 <initRTCInternalAlarm+0xac>
		return halRet;
 8001682:	197b      	adds	r3, r7, r5
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	e00d      	b.n	80016a4 <initRTCInternalAlarm+0xc8>

	RTC_AlarmTypeDef internalAlarm_initTest;
	halRet = HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8001688:	2567      	movs	r5, #103	@ 0x67
 800168a:	197c      	adds	r4, r7, r5
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	005a      	lsls	r2, r3, #1
 8001690:	2314      	movs	r3, #20
 8001692:	18f9      	adds	r1, r7, r3
 8001694:	68f8      	ldr	r0, [r7, #12]
 8001696:	2300      	movs	r3, #0
 8001698:	f005 fc96 	bl	8006fc8 <HAL_RTC_GetAlarm>
 800169c:	0003      	movs	r3, r0
 800169e:	7023      	strb	r3, [r4, #0]
	return halRet;
 80016a0:	197b      	adds	r3, r7, r5
 80016a2:	781b      	ldrb	r3, [r3, #0]

}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b01a      	add	sp, #104	@ 0x68
 80016aa:	bdb0      	pop	{r4, r5, r7, pc}
 80016ac:	80800080 	.word	0x80800080

080016b0 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2200      	movs	r2, #0
 80016c2:	0018      	movs	r0, r3
 80016c4:	f005 fa96 	bl	8006bf4 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2200      	movs	r2, #0
 80016ce:	0018      	movs	r0, r3
 80016d0:	f005 faec 	bl	8006cac <HAL_RTC_GetDate>

}
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b004      	add	sp, #16
 80016da:	bd80      	pop	{r7, pc}

080016dc <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80016dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016de:	46de      	mov	lr, fp
 80016e0:	4657      	mov	r7, sl
 80016e2:	464e      	mov	r6, r9
 80016e4:	4645      	mov	r5, r8
 80016e6:	b5e0      	push	{r5, r6, r7, lr}
 80016e8:	b08f      	sub	sp, #60	@ 0x3c
 80016ea:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80016ec:	f002 f8ca 	bl	8003884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016f0:	f000 f9fc 	bl	8001aec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f4:	f000 fc5e 	bl	8001fb4 <MX_GPIO_Init>
  MX_DMA_Init();
 80016f8:	f000 fc36 	bl	8001f68 <MX_DMA_Init>
  MX_RTC_Init();
 80016fc:	f000 fac6 	bl	8001c8c <MX_RTC_Init>
  MX_I2C1_Init();
 8001700:	f000 fa5a 	bl	8001bb8 <MX_I2C1_Init>
  MX_I2S1_Init();
 8001704:	f000 fa98 	bl	8001c38 <MX_I2S1_Init>
  MX_SPI2_Init();
 8001708:	f000 fb30 	bl	8001d6c <MX_SPI2_Init>
  MX_TIM2_Init();
 800170c:	f000 fb6c 	bl	8001de8 <MX_TIM2_Init>
  MX_TIM14_Init();
 8001710:	f000 fbca 	bl	8001ea8 <MX_TIM14_Init>
  MX_TIM16_Init();
 8001714:	f000 fbee 	bl	8001ef4 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

	  // HAL Status handle for error-checking
	  HAL_StatusTypeDef halRet = HAL_OK;
 8001718:	2317      	movs	r3, #23
 800171a:	18fb      	adds	r3, r7, r3
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]

	  // Determine which time format we will be using
	  	if(HAL_GPIO_ReadPin(timeFormatSwitchPort, timeFormatSwitchPin) == userTimeFormatGPIO_12) {
 8001720:	4bcb      	ldr	r3, [pc, #812]	@ (8001a50 <main+0x374>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2210      	movs	r2, #16
 8001726:	0011      	movs	r1, r2
 8001728:	0018      	movs	r0, r3
 800172a:	f002 fe27 	bl	800437c <HAL_GPIO_ReadPin>
 800172e:	0003      	movs	r3, r0
 8001730:	001a      	movs	r2, r3
 8001732:	4bc8      	ldr	r3, [pc, #800]	@ (8001a54 <main+0x378>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d103      	bne.n	8001742 <main+0x66>
	  	  userTimeFormat = RTC_HOURFORMAT_12;
 800173a:	4bc7      	ldr	r3, [pc, #796]	@ (8001a58 <main+0x37c>)
 800173c:	2240      	movs	r2, #64	@ 0x40
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	e002      	b.n	8001748 <main+0x6c>
	  	}
	  	else {
	  	  userTimeFormat = RTC_HOURFORMAT_24;
 8001742:	4bc5      	ldr	r3, [pc, #788]	@ (8001a58 <main+0x37c>)
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
	  	}

  	  // Set Smooth Calibration Value
	  halRet = HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 8001748:	4bc4      	ldr	r3, [pc, #784]	@ (8001a5c <main+0x380>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2517      	movs	r5, #23
 800174e:	197c      	adds	r4, r7, r5
 8001750:	2280      	movs	r2, #128	@ 0x80
 8001752:	01d1      	lsls	r1, r2, #7
 8001754:	48c2      	ldr	r0, [pc, #776]	@ (8001a60 <main+0x384>)
 8001756:	2200      	movs	r2, #0
 8001758:	f005 fe2b 	bl	80073b2 <HAL_RTCEx_SetSmoothCalib>
 800175c:	0003      	movs	r3, r0
 800175e:	7023      	strb	r3, [r4, #0]
									RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);
	  if(halRet != HAL_OK) {
 8001760:	197b      	adds	r3, r7, r5
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <main+0x90>
		  // Failure to talk to RTC is a hard failure
		  dispFailure();
 8001768:	f001 fa0a 	bl	8002b80 <dispFailure>
	  }

	  // Init the internal RTC alarm time to track the current time
	  halRet = initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 800176c:	2517      	movs	r5, #23
 800176e:	197c      	adds	r4, r7, r5
 8001770:	4abc      	ldr	r2, [pc, #752]	@ (8001a64 <main+0x388>)
 8001772:	49bd      	ldr	r1, [pc, #756]	@ (8001a68 <main+0x38c>)
 8001774:	4bba      	ldr	r3, [pc, #744]	@ (8001a60 <main+0x384>)
 8001776:	0018      	movs	r0, r3
 8001778:	f7ff ff30 	bl	80015dc <initRTCInternalAlarm>
 800177c:	0003      	movs	r3, r0
 800177e:	7023      	strb	r3, [r4, #0]
	  if(halRet != HAL_OK) {
 8001780:	197b      	adds	r3, r7, r5
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <main+0xb0>
		  // Failure to initialize RTC alarm is a hard failure
		  dispFailure();
 8001788:	f001 f9fa 	bl	8002b80 <dispFailure>
		}

	  // Initialize all GPIOs to be used with 7 segment display
		sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 800178c:	2380      	movs	r3, #128	@ 0x80
 800178e:	009c      	lsls	r4, r3, #2
 8001790:	2380      	movs	r3, #128	@ 0x80
 8001792:	00dd      	lsls	r5, r3, #3
 8001794:	2680      	movs	r6, #128	@ 0x80
 8001796:	2340      	movs	r3, #64	@ 0x40
 8001798:	469c      	mov	ip, r3
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	011a      	lsls	r2, r3, #4
 800179e:	4bb3      	ldr	r3, [pc, #716]	@ (8001a6c <main+0x390>)
 80017a0:	6819      	ldr	r1, [r3, #0]
 80017a2:	4bb3      	ldr	r3, [pc, #716]	@ (8001a70 <main+0x394>)
 80017a4:	6818      	ldr	r0, [r3, #0]
 80017a6:	4bb3      	ldr	r3, [pc, #716]	@ (8001a74 <main+0x398>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	9304      	str	r3, [sp, #16]
 80017ac:	9003      	str	r0, [sp, #12]
 80017ae:	9102      	str	r1, [sp, #8]
 80017b0:	4bb1      	ldr	r3, [pc, #708]	@ (8001a78 <main+0x39c>)
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	9200      	str	r2, [sp, #0]
 80017b6:	4663      	mov	r3, ip
 80017b8:	0032      	movs	r2, r6
 80017ba:	0029      	movs	r1, r5
 80017bc:	0020      	movs	r0, r4
 80017be:	f001 fb2b 	bl	8002e18 <sevSeg_Init>
					shiftOutputEnablePin, shiftMCLRPin,
					GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


		halRet = updateAndDisplayTime();
 80017c2:	2517      	movs	r5, #23
 80017c4:	197c      	adds	r4, r7, r5
 80017c6:	f000 fcf9 	bl	80021bc <updateAndDisplayTime>
 80017ca:	0003      	movs	r3, r0
 80017cc:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK) {
 80017ce:	197b      	adds	r3, r7, r5
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <main+0xfe>
		  // Failure to display current time is a hard failure
		  dispFailure();
 80017d6:	f001 f9d3 	bl	8002b80 <dispFailure>
    /*
     * Initialize capacitive touch sensor
     */

		// Used to separate return initializations into critical and non-critical errors.
		uint8_t initRet = 0;
 80017da:	2116      	movs	r1, #22
 80017dc:	187b      	adds	r3, r7, r1
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]

		initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 80017e2:	4ba2      	ldr	r3, [pc, #648]	@ (8001a6c <main+0x390>)
 80017e4:	681d      	ldr	r5, [r3, #0]
 80017e6:	2380      	movs	r3, #128	@ 0x80
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4aa4      	ldr	r2, [pc, #656]	@ (8001a7c <main+0x3a0>)
 80017ec:	7812      	ldrb	r2, [r2, #0]
 80017ee:	187c      	adds	r4, r7, r1
 80017f0:	4ea3      	ldr	r6, [pc, #652]	@ (8001a80 <main+0x3a4>)
 80017f2:	49a4      	ldr	r1, [pc, #656]	@ (8001a84 <main+0x3a8>)
 80017f4:	48a4      	ldr	r0, [pc, #656]	@ (8001a88 <main+0x3ac>)
 80017f6:	9201      	str	r2, [sp, #4]
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	0033      	movs	r3, r6
 80017fc:	002a      	movs	r2, r5
 80017fe:	f7fe fd0d 	bl	800021c <capTouch_Init>
 8001802:	0003      	movs	r3, r0
 8001804:	7023      	strb	r3, [r4, #0]
								&capTouchResetPort, capTouchResetPin, capTouchChannels);
		if( (initRet == 1) || (initRet == 3) || (initRet == 4)) {
 8001806:	2116      	movs	r1, #22
 8001808:	187b      	adds	r3, r7, r1
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d007      	beq.n	8001820 <main+0x144>
 8001810:	187b      	adds	r3, r7, r1
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b03      	cmp	r3, #3
 8001816:	d003      	beq.n	8001820 <main+0x144>
 8001818:	187b      	adds	r3, r7, r1
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b04      	cmp	r3, #4
 800181e:	d102      	bne.n	8001826 <main+0x14a>
			/* Critical Errors:
			 * 1 = Failure to read correct device ID
			 * 2 = Failure to read Keys
			 * 3 = Failure to enable keys
			 */
			dispFailure();
 8001820:	f001 f9ae 	bl	8002b80 <dispFailure>
 8001824:	e00d      	b.n	8001842 <main+0x166>
		}
		else if (initRet == 2) {
 8001826:	2316      	movs	r3, #22
 8001828:	18fb      	adds	r3, r7, r3
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b02      	cmp	r3, #2
 800182e:	d102      	bne.n	8001836 <main+0x15a>
			/*
			 * Non-critical Errors:
			 * 2 = Failure to Recalibrate
			 */
			dispFault();
 8001830:	f001 f996 	bl	8002b60 <dispFault>
 8001834:	e005      	b.n	8001842 <main+0x166>
		}
		else if(initRet == 0) {
 8001836:	2316      	movs	r3, #22
 8001838:	18fb      	adds	r3, r7, r3
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d100      	bne.n	8001842 <main+0x166>
			// initRet = 0 = all is well
			__NOP();
 8001840:	46c0      	nop			@ (mov r8, r8)
		}

		// Set averaging factor
		uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8001842:	4b92      	ldr	r3, [pc, #584]	@ (8001a8c <main+0x3b0>)
 8001844:	781a      	ldrb	r2, [r3, #0]
 8001846:	210c      	movs	r1, #12
 8001848:	187b      	adds	r3, r7, r1
 800184a:	701a      	strb	r2, [r3, #0]
 800184c:	4b8f      	ldr	r3, [pc, #572]	@ (8001a8c <main+0x3b0>)
 800184e:	781a      	ldrb	r2, [r3, #0]
 8001850:	187b      	adds	r3, r7, r1
 8001852:	705a      	strb	r2, [r3, #1]
 8001854:	4b8d      	ldr	r3, [pc, #564]	@ (8001a8c <main+0x3b0>)
 8001856:	781a      	ldrb	r2, [r3, #0]
 8001858:	187b      	adds	r3, r7, r1
 800185a:	709a      	strb	r2, [r3, #2]
 800185c:	4b8b      	ldr	r3, [pc, #556]	@ (8001a8c <main+0x3b0>)
 800185e:	781a      	ldrb	r2, [r3, #0]
 8001860:	187b      	adds	r3, r7, r1
 8001862:	70da      	strb	r2, [r3, #3]
 8001864:	187b      	adds	r3, r7, r1
 8001866:	2200      	movs	r2, #0
 8001868:	711a      	strb	r2, [r3, #4]
 800186a:	187b      	adds	r3, r7, r1
 800186c:	2200      	movs	r2, #0
 800186e:	715a      	strb	r2, [r3, #5]
 8001870:	187b      	adds	r3, r7, r1
 8001872:	2200      	movs	r2, #0
 8001874:	719a      	strb	r2, [r3, #6]
		halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8001876:	2517      	movs	r5, #23
 8001878:	197c      	adds	r4, r7, r5
 800187a:	187a      	adds	r2, r7, r1
 800187c:	4b82      	ldr	r3, [pc, #520]	@ (8001a88 <main+0x3ac>)
 800187e:	0011      	movs	r1, r2
 8001880:	0018      	movs	r0, r3
 8001882:	f7fe ff3f 	bl	8000704 <capTouch_SetAveragingFactor>
 8001886:	0003      	movs	r3, r0
 8001888:	7023      	strb	r3, [r4, #0]

		if(halRet != HAL_OK) {
 800188a:	197b      	adds	r3, r7, r5
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <main+0x1ba>
			// This is sensitivity-setting and a non-critical error
			dispFault();
 8001892:	f001 f965 	bl	8002b60 <dispFault>
		}

		// Set detection integration factors
		uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8001896:	4b7e      	ldr	r3, [pc, #504]	@ (8001a90 <main+0x3b4>)
 8001898:	781a      	ldrb	r2, [r3, #0]
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	701a      	strb	r2, [r3, #0]
 800189e:	4b7c      	ldr	r3, [pc, #496]	@ (8001a90 <main+0x3b4>)
 80018a0:	781a      	ldrb	r2, [r3, #0]
 80018a2:	1d3b      	adds	r3, r7, #4
 80018a4:	705a      	strb	r2, [r3, #1]
 80018a6:	4b7a      	ldr	r3, [pc, #488]	@ (8001a90 <main+0x3b4>)
 80018a8:	781a      	ldrb	r2, [r3, #0]
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	709a      	strb	r2, [r3, #2]
 80018ae:	4b78      	ldr	r3, [pc, #480]	@ (8001a90 <main+0x3b4>)
 80018b0:	781a      	ldrb	r2, [r3, #0]
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	70da      	strb	r2, [r3, #3]
 80018b6:	4b76      	ldr	r3, [pc, #472]	@ (8001a90 <main+0x3b4>)
 80018b8:	781a      	ldrb	r2, [r3, #0]
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	711a      	strb	r2, [r3, #4]
 80018be:	4b74      	ldr	r3, [pc, #464]	@ (8001a90 <main+0x3b4>)
 80018c0:	781a      	ldrb	r2, [r3, #0]
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	715a      	strb	r2, [r3, #5]
 80018c6:	4b72      	ldr	r3, [pc, #456]	@ (8001a90 <main+0x3b4>)
 80018c8:	781a      	ldrb	r2, [r3, #0]
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	719a      	strb	r2, [r3, #6]
		halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 80018ce:	2517      	movs	r5, #23
 80018d0:	197c      	adds	r4, r7, r5
 80018d2:	1d3a      	adds	r2, r7, #4
 80018d4:	4b6c      	ldr	r3, [pc, #432]	@ (8001a88 <main+0x3ac>)
 80018d6:	0011      	movs	r1, r2
 80018d8:	0018      	movs	r0, r3
 80018da:	f7fe ffdd 	bl	8000898 <capTouch_SetDetectionIntegrator>
 80018de:	0003      	movs	r3, r0
 80018e0:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK) {
 80018e2:	197b      	adds	r3, r7, r5
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <main+0x212>
			// This is sensitivity-setting and a non-critical error
			dispFault();
 80018ea:	f001 f939 	bl	8002b60 <dispFault>
		}

		userAlarmToggle = false;			//Default to off
 80018ee:	4b69      	ldr	r3, [pc, #420]	@ (8001a94 <main+0x3b8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
     * initialize the alarm time to a default value.
     *
     * Else, initialize to whatever is stored in backup registers.
     */

		if((uint8_t)HAL_RTCEx_BKUPRead(&hrtc, bootstrapBackupReg) == 0) {
 80018f4:	4b68      	ldr	r3, [pc, #416]	@ (8001a98 <main+0x3bc>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b59      	ldr	r3, [pc, #356]	@ (8001a60 <main+0x384>)
 80018fa:	0011      	movs	r1, r2
 80018fc:	0018      	movs	r0, r3
 80018fe:	f005 fddf 	bl	80074c0 <HAL_RTCEx_BKUPRead>
 8001902:	0003      	movs	r3, r0
 8001904:	b2db      	uxtb	r3, r3
 8001906:	2b00      	cmp	r3, #0
 8001908:	d11c      	bne.n	8001944 <main+0x268>

			HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, 0x01);
 800190a:	4b64      	ldr	r3, [pc, #400]	@ (8001a9c <main+0x3c0>)
 800190c:	6819      	ldr	r1, [r3, #0]
 800190e:	4b54      	ldr	r3, [pc, #336]	@ (8001a60 <main+0x384>)
 8001910:	2201      	movs	r2, #1
 8001912:	0018      	movs	r0, r3
 8001914:	f005 fdb7 	bl	8007486 <HAL_RTCEx_BKUPWrite>
			HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, 0x00);
 8001918:	4b61      	ldr	r3, [pc, #388]	@ (8001aa0 <main+0x3c4>)
 800191a:	6819      	ldr	r1, [r3, #0]
 800191c:	4b50      	ldr	r3, [pc, #320]	@ (8001a60 <main+0x384>)
 800191e:	2200      	movs	r2, #0
 8001920:	0018      	movs	r0, r3
 8001922:	f005 fdb0 	bl	8007486 <HAL_RTCEx_BKUPWrite>
			HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, RTC_HOURFORMAT12_AM);
 8001926:	4b5f      	ldr	r3, [pc, #380]	@ (8001aa4 <main+0x3c8>)
 8001928:	6819      	ldr	r1, [r3, #0]
 800192a:	4b4d      	ldr	r3, [pc, #308]	@ (8001a60 <main+0x384>)
 800192c:	2200      	movs	r2, #0
 800192e:	0018      	movs	r0, r3
 8001930:	f005 fda9 	bl	8007486 <HAL_RTCEx_BKUPWrite>

			// Write backup register with a non-zero value to signify that it has been initialized before
			HAL_RTCEx_BKUPWrite(&hrtc, bootstrapBackupReg, 0xFFFFFFFF);
 8001934:	4b58      	ldr	r3, [pc, #352]	@ (8001a98 <main+0x3bc>)
 8001936:	6819      	ldr	r1, [r3, #0]
 8001938:	2301      	movs	r3, #1
 800193a:	425a      	negs	r2, r3
 800193c:	4b48      	ldr	r3, [pc, #288]	@ (8001a60 <main+0x384>)
 800193e:	0018      	movs	r0, r3
 8001940:	f005 fda1 	bl	8007486 <HAL_RTCEx_BKUPWrite>

		}

		userAlarmTime.Hours = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmHourBackupReg);
 8001944:	4b55      	ldr	r3, [pc, #340]	@ (8001a9c <main+0x3c0>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b45      	ldr	r3, [pc, #276]	@ (8001a60 <main+0x384>)
 800194a:	0011      	movs	r1, r2
 800194c:	0018      	movs	r0, r3
 800194e:	f005 fdb7 	bl	80074c0 <HAL_RTCEx_BKUPRead>
 8001952:	0003      	movs	r3, r0
 8001954:	b2da      	uxtb	r2, r3
 8001956:	4b54      	ldr	r3, [pc, #336]	@ (8001aa8 <main+0x3cc>)
 8001958:	701a      	strb	r2, [r3, #0]
		userAlarmTime.Minutes = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmMinuteBackupReg);
 800195a:	4b51      	ldr	r3, [pc, #324]	@ (8001aa0 <main+0x3c4>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	4b40      	ldr	r3, [pc, #256]	@ (8001a60 <main+0x384>)
 8001960:	0011      	movs	r1, r2
 8001962:	0018      	movs	r0, r3
 8001964:	f005 fdac 	bl	80074c0 <HAL_RTCEx_BKUPRead>
 8001968:	0003      	movs	r3, r0
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa8 <main+0x3cc>)
 800196e:	705a      	strb	r2, [r3, #1]
		userAlarmTime.TimeFormat = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmTFBackupReg);
 8001970:	4b4c      	ldr	r3, [pc, #304]	@ (8001aa4 <main+0x3c8>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b3a      	ldr	r3, [pc, #232]	@ (8001a60 <main+0x384>)
 8001976:	0011      	movs	r1, r2
 8001978:	0018      	movs	r0, r3
 800197a:	f005 fda1 	bl	80074c0 <HAL_RTCEx_BKUPRead>
 800197e:	0003      	movs	r3, r0
 8001980:	b2da      	uxtb	r2, r3
 8001982:	4b49      	ldr	r3, [pc, #292]	@ (8001aa8 <main+0x3cc>)
 8001984:	70da      	strb	r2, [r3, #3]


		// Init Memory Chip
		initRet = W25Q_Init(&spiFlash, nCSPort, nWPPort, nHOLDPort,
 8001986:	4b49      	ldr	r3, [pc, #292]	@ (8001aac <main+0x3d0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4698      	mov	r8, r3
 800198c:	4b48      	ldr	r3, [pc, #288]	@ (8001ab0 <main+0x3d4>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4699      	mov	r9, r3
 8001992:	4b48      	ldr	r3, [pc, #288]	@ (8001ab4 <main+0x3d8>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	469a      	mov	sl, r3
 8001998:	4b47      	ldr	r3, [pc, #284]	@ (8001ab8 <main+0x3dc>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b47      	ldr	r3, [pc, #284]	@ (8001abc <main+0x3e0>)
 800199e:	6819      	ldr	r1, [r3, #0]
 80019a0:	4b47      	ldr	r3, [pc, #284]	@ (8001ac0 <main+0x3e4>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	469b      	mov	fp, r3
 80019a6:	4847      	ldr	r0, [pc, #284]	@ (8001ac4 <main+0x3e8>)
 80019a8:	7800      	ldrb	r0, [r0, #0]
 80019aa:	4c47      	ldr	r4, [pc, #284]	@ (8001ac8 <main+0x3ec>)
 80019ac:	7825      	ldrb	r5, [r4, #0]
 80019ae:	4c47      	ldr	r4, [pc, #284]	@ (8001acc <main+0x3f0>)
 80019b0:	7826      	ldrb	r6, [r4, #0]
 80019b2:	2416      	movs	r4, #22
 80019b4:	193c      	adds	r4, r7, r4
 80019b6:	4b46      	ldr	r3, [pc, #280]	@ (8001ad0 <main+0x3f4>)
 80019b8:	469c      	mov	ip, r3
 80019ba:	9606      	str	r6, [sp, #24]
 80019bc:	9505      	str	r5, [sp, #20]
 80019be:	9004      	str	r0, [sp, #16]
 80019c0:	4844      	ldr	r0, [pc, #272]	@ (8001ad4 <main+0x3f8>)
 80019c2:	9003      	str	r0, [sp, #12]
 80019c4:	465b      	mov	r3, fp
 80019c6:	9302      	str	r3, [sp, #8]
 80019c8:	9101      	str	r1, [sp, #4]
 80019ca:	9200      	str	r2, [sp, #0]
 80019cc:	4653      	mov	r3, sl
 80019ce:	464a      	mov	r2, r9
 80019d0:	4641      	mov	r1, r8
 80019d2:	4660      	mov	r0, ip
 80019d4:	f7ff f812 	bl	80009fc <W25Q_Init>
 80019d8:	0003      	movs	r3, r0
 80019da:	7023      	strb	r3, [r4, #0]
	    		 nCSPin, nWPPin, nHOLDPin, &hspi2, spiFlash_devID, spiFlash_isQuadChip, spiFlash_driveStrength);

		// Enter error loop if there's an error in initialization
		if( (initRet == 1) || (initRet == 7) ) {
 80019dc:	2216      	movs	r2, #22
 80019de:	18bb      	adds	r3, r7, r2
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d003      	beq.n	80019ee <main+0x312>
 80019e6:	18bb      	adds	r3, r7, r2
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b07      	cmp	r3, #7
 80019ec:	d102      	bne.n	80019f4 <main+0x318>
			/* Critical Errors:
			* 1 = Failure to release chip from power down
			* 7 = Failure to disable write protection
			*/
			dispFailure();
 80019ee:	f001 f8c7 	bl	8002b80 <dispFailure>
 80019f2:	e016      	b.n	8001a22 <main+0x346>
		}
		else if ( ((initRet >= 2) && (initRet <= 6)) || (initRet == 8) ) {
 80019f4:	2216      	movs	r2, #22
 80019f6:	18bb      	adds	r3, r7, r2
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d903      	bls.n	8001a06 <main+0x32a>
 80019fe:	18bb      	adds	r3, r7, r2
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b06      	cmp	r3, #6
 8001a04:	d904      	bls.n	8001a10 <main+0x334>
 8001a06:	2316      	movs	r3, #22
 8001a08:	18fb      	adds	r3, r7, r3
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b08      	cmp	r3, #8
 8001a0e:	d102      	bne.n	8001a16 <main+0x33a>
			* 2 = Failure to reset chip
			* 3,6,8 = Failure to read status registers
			* 4 = Failure to set driver strength
			* 5 = Failure to read device ID
			*/
			dispFault();
 8001a10:	f001 f8a6 	bl	8002b60 <dispFault>
 8001a14:	e005      	b.n	8001a22 <main+0x346>
		}
		else if(initRet == 0) {
 8001a16:	2316      	movs	r3, #22
 8001a18:	18fb      	adds	r3, r7, r3
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d100      	bne.n	8001a22 <main+0x346>
			// initRet = 0 = all is well
			__NOP();
 8001a20:	46c0      	nop			@ (mov r8, r8)
		}


		// Init i2s amplifier
		NAU8315YG_Init(&i2sAmp, &hi2s1, i2sAmp_enablePort, i2sAmp_enablePin);
 8001a22:	4b2d      	ldr	r3, [pc, #180]	@ (8001ad8 <main+0x3fc>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	4b2d      	ldr	r3, [pc, #180]	@ (8001adc <main+0x400>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	492d      	ldr	r1, [pc, #180]	@ (8001ae0 <main+0x404>)
 8001a2c:	482d      	ldr	r0, [pc, #180]	@ (8001ae4 <main+0x408>)
 8001a2e:	f7fe ffa5 	bl	800097c <NAU8315YG_Init>

		// Increase SPI clk driver power
		GPIOA->OSPEEDR |= 0b11;
 8001a32:	23a0      	movs	r3, #160	@ 0xa0
 8001a34:	05db      	lsls	r3, r3, #23
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	23a0      	movs	r3, #160	@ 0xa0
 8001a3a:	05db      	lsls	r3, r3, #23
 8001a3c:	2103      	movs	r1, #3
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	609a      	str	r2, [r3, #8]


  while (1)
  {
    /* USER CODE END WHILE */
	  if(beepMode) {
 8001a42:	4b29      	ldr	r3, [pc, #164]	@ (8001ae8 <main+0x40c>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0fb      	beq.n	8001a42 <main+0x366>
		  userAlarmBeep();
 8001a4a:	f000 fc7d 	bl	8002348 <userAlarmBeep>
	  if(beepMode) {
 8001a4e:	e7f8      	b.n	8001a42 <main+0x366>
 8001a50:	20000008 	.word	0x20000008
 8001a54:	20000040 	.word	0x20000040
 8001a58:	200000e8 	.word	0x200000e8
 8001a5c:	2000002c 	.word	0x2000002c
 8001a60:	200001d8 	.word	0x200001d8
 8001a64:	200000cc 	.word	0x200000cc
 8001a68:	200000b8 	.word	0x200000b8
 8001a6c:	2000006c 	.word	0x2000006c
 8001a70:	20000068 	.word	0x20000068
 8001a74:	20000030 	.word	0x20000030
 8001a78:	20000014 	.word	0x20000014
 8001a7c:	20000010 	.word	0x20000010
 8001a80:	2000000c 	.word	0x2000000c
 8001a84:	200000ec 	.word	0x200000ec
 8001a88:	20000408 	.word	0x20000408
 8001a8c:	20000011 	.word	0x20000011
 8001a90:	20000012 	.word	0x20000012
 8001a94:	200000b5 	.word	0x200000b5
 8001a98:	2000003c 	.word	0x2000003c
 8001a9c:	200000e4 	.word	0x200000e4
 8001aa0:	20000034 	.word	0x20000034
 8001aa4:	20000038 	.word	0x20000038
 8001aa8:	200000d0 	.word	0x200000d0
 8001aac:	20000044 	.word	0x20000044
 8001ab0:	20000048 	.word	0x20000048
 8001ab4:	2000004c 	.word	0x2000004c
 8001ab8:	20000050 	.word	0x20000050
 8001abc:	20000054 	.word	0x20000054
 8001ac0:	20000058 	.word	0x20000058
 8001ac4:	2000005c 	.word	0x2000005c
 8001ac8:	2000005d 	.word	0x2000005d
 8001acc:	2000005e 	.word	0x2000005e
 8001ad0:	2000041c 	.word	0x2000041c
 8001ad4:	20000204 	.word	0x20000204
 8001ad8:	20000060 	.word	0x20000060
 8001adc:	20000064 	.word	0x20000064
 8001ae0:	20000140 	.word	0x20000140
 8001ae4:	20000444 	.word	0x20000444
 8001ae8:	20000407 	.word	0x20000407

08001aec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aec:	b590      	push	{r4, r7, lr}
 8001aee:	b093      	sub	sp, #76	@ 0x4c
 8001af0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001af2:	2410      	movs	r4, #16
 8001af4:	193b      	adds	r3, r7, r4
 8001af6:	0018      	movs	r0, r3
 8001af8:	2338      	movs	r3, #56	@ 0x38
 8001afa:	001a      	movs	r2, r3
 8001afc:	2100      	movs	r1, #0
 8001afe:	f007 fc89 	bl	8009414 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b02:	003b      	movs	r3, r7
 8001b04:	0018      	movs	r0, r3
 8001b06:	2310      	movs	r3, #16
 8001b08:	001a      	movs	r2, r3
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	f007 fc82 	bl	8009414 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b10:	2380      	movs	r3, #128	@ 0x80
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	0018      	movs	r0, r3
 8001b16:	f003 fe03 	bl	8005720 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001b1a:	f003 fdf3 	bl	8005704 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001b1e:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <SystemClock_Config+0xc8>)
 8001b20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b22:	4b24      	ldr	r3, [pc, #144]	@ (8001bb4 <SystemClock_Config+0xc8>)
 8001b24:	2118      	movs	r1, #24
 8001b26:	438a      	bics	r2, r1
 8001b28:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001b2a:	193b      	adds	r3, r7, r4
 8001b2c:	2205      	movs	r2, #5
 8001b2e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b30:	193b      	adds	r3, r7, r4
 8001b32:	2280      	movs	r2, #128	@ 0x80
 8001b34:	0252      	lsls	r2, r2, #9
 8001b36:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b38:	0021      	movs	r1, r4
 8001b3a:	187b      	adds	r3, r7, r1
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b40:	187b      	adds	r3, r7, r1
 8001b42:	2202      	movs	r2, #2
 8001b44:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b46:	187b      	adds	r3, r7, r1
 8001b48:	2203      	movs	r2, #3
 8001b4a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001b4c:	187b      	adds	r3, r7, r1
 8001b4e:	2200      	movs	r2, #0
 8001b50:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001b52:	187b      	adds	r3, r7, r1
 8001b54:	2208      	movs	r2, #8
 8001b56:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b58:	187b      	adds	r3, r7, r1
 8001b5a:	22c0      	movs	r2, #192	@ 0xc0
 8001b5c:	02d2      	lsls	r2, r2, #11
 8001b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b60:	187b      	adds	r3, r7, r1
 8001b62:	2280      	movs	r2, #128	@ 0x80
 8001b64:	0492      	lsls	r2, r2, #18
 8001b66:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b68:	187b      	adds	r3, r7, r1
 8001b6a:	2280      	movs	r2, #128	@ 0x80
 8001b6c:	0592      	lsls	r2, r2, #22
 8001b6e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b70:	187b      	adds	r3, r7, r1
 8001b72:	0018      	movs	r0, r3
 8001b74:	f003 fe20 	bl	80057b8 <HAL_RCC_OscConfig>
 8001b78:	1e03      	subs	r3, r0, #0
 8001b7a:	d001      	beq.n	8001b80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b7c:	f001 f945 	bl	8002e0a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b80:	003b      	movs	r3, r7
 8001b82:	2207      	movs	r2, #7
 8001b84:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b86:	003b      	movs	r3, r7
 8001b88:	2202      	movs	r2, #2
 8001b8a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8c:	003b      	movs	r3, r7
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b92:	003b      	movs	r3, r7
 8001b94:	2200      	movs	r2, #0
 8001b96:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b98:	003b      	movs	r3, r7
 8001b9a:	2102      	movs	r1, #2
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	f004 f925 	bl	8005dec <HAL_RCC_ClockConfig>
 8001ba2:	1e03      	subs	r3, r0, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001ba6:	f001 f930 	bl	8002e0a <Error_Handler>
  }
}
 8001baa:	46c0      	nop			@ (mov r8, r8)
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b013      	add	sp, #76	@ 0x4c
 8001bb0:	bd90      	pop	{r4, r7, pc}
 8001bb2:	46c0      	nop			@ (mov r8, r8)
 8001bb4:	40021000 	.word	0x40021000

08001bb8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001c30 <MX_I2C1_Init+0x78>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C12166;
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c34 <MX_I2C1_Init+0x7c>)
 8001bc6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bc8:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bce:	4b17      	ldr	r3, [pc, #92]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd4:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bda:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001be0:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f002 fc41 	bl	800447c <HAL_I2C_Init>
 8001bfa:	1e03      	subs	r3, r0, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001bfe:	f001 f904 	bl	8002e0a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c02:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001c04:	2100      	movs	r1, #0
 8001c06:	0018      	movs	r0, r3
 8001c08:	f003 f9e4 	bl	8004fd4 <HAL_I2CEx_ConfigAnalogFilter>
 8001c0c:	1e03      	subs	r3, r0, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c10:	f001 f8fb 	bl	8002e0a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <MX_I2C1_Init+0x74>)
 8001c16:	2100      	movs	r1, #0
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f003 fa27 	bl	800506c <HAL_I2CEx_ConfigDigitalFilter>
 8001c1e:	1e03      	subs	r3, r0, #0
 8001c20:	d001      	beq.n	8001c26 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c22:	f001 f8f2 	bl	8002e0a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c26:	46c0      	nop			@ (mov r8, r8)
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	200000ec 	.word	0x200000ec
 8001c30:	40005400 	.word	0x40005400
 8001c34:	00c12166 	.word	0x00c12166

08001c38 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8001c3c:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c3e:	4a11      	ldr	r2, [pc, #68]	@ (8001c84 <MX_I2S1_Init+0x4c>)
 8001c40:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8001c42:	4b0f      	ldr	r3, [pc, #60]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c44:	2280      	movs	r2, #128	@ 0x80
 8001c46:	0092      	lsls	r2, r2, #2
 8001c48:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8001c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001c50:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001c5c:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c88 <MX_I2S1_Init+0x50>)
 8001c60:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8001c62:	4b07      	ldr	r3, [pc, #28]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8001c68:	4b05      	ldr	r3, [pc, #20]	@ (8001c80 <MX_I2S1_Init+0x48>)
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f003 fa4a 	bl	8005104 <HAL_I2S_Init>
 8001c70:	1e03      	subs	r3, r0, #0
 8001c72:	d001      	beq.n	8001c78 <MX_I2S1_Init+0x40>
  {
    Error_Handler();
 8001c74:	f001 f8c9 	bl	8002e0a <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8001c78:	46c0      	nop			@ (mov r8, r8)
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	46c0      	nop			@ (mov r8, r8)
 8001c80:	20000140 	.word	0x20000140
 8001c84:	40013000 	.word	0x40013000
 8001c88:	0000ac44 	.word	0x0000ac44

08001c8c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	@ 0x28
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 0 */

//  RTC_TimeTypeDef sTime = {0};
//  RTC_DateTypeDef sDate = {0};
  RTC_AlarmTypeDef sAlarm = {0};
 8001c92:	003b      	movs	r3, r7
 8001c94:	0018      	movs	r0, r3
 8001c96:	2328      	movs	r3, #40	@ 0x28
 8001c98:	001a      	movs	r2, r3
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	f007 fbba 	bl	8009414 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001ca2:	4a2f      	ldr	r2, [pc, #188]	@ (8001d60 <MX_RTC_Init+0xd4>)
 8001ca4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001ca6:	4b2d      	ldr	r3, [pc, #180]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001ca8:	2240      	movs	r2, #64	@ 0x40
 8001caa:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8001cac:	4b2b      	ldr	r3, [pc, #172]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001cae:	227f      	movs	r2, #127	@ 0x7f
 8001cb0:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8001cb2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001cb4:	22ff      	movs	r2, #255	@ 0xff
 8001cb6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001cb8:	4b28      	ldr	r3, [pc, #160]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001cbe:	4b27      	ldr	r3, [pc, #156]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001cc4:	4b25      	ldr	r3, [pc, #148]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001cca:	4b24      	ldr	r3, [pc, #144]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001ccc:	2280      	movs	r2, #128	@ 0x80
 8001cce:	05d2      	lsls	r2, r2, #23
 8001cd0:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001cd2:	4b22      	ldr	r3, [pc, #136]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001cd8:	4b20      	ldr	r3, [pc, #128]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001cda:	0018      	movs	r0, r3
 8001cdc:	f004 fe40 	bl	8006960 <HAL_RTC_Init>
 8001ce0:	1e03      	subs	r3, r0, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8001ce4:	f001 f891 	bl	8002e0a <Error_Handler>
//    Error_Handler();
//  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8001ce8:	003b      	movs	r3, r7
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001cee:	003b      	movs	r3, r7
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001cf4:	003b      	movs	r3, r7
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001cfa:	003b      	movs	r3, r7
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001d00:	003b      	movs	r3, r7
 8001d02:	2200      	movs	r2, #0
 8001d04:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d06:	003b      	movs	r3, r7
 8001d08:	2200      	movs	r2, #0
 8001d0a:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001d0c:	003b      	movs	r3, r7
 8001d0e:	2200      	movs	r2, #0
 8001d10:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8001d12:	003b      	movs	r3, r7
 8001d14:	4a13      	ldr	r2, [pc, #76]	@ (8001d64 <MX_RTC_Init+0xd8>)
 8001d16:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001d18:	003b      	movs	r3, r7
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001d1e:	003b      	movs	r3, r7
 8001d20:	2200      	movs	r2, #0
 8001d22:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001d24:	003b      	movs	r3, r7
 8001d26:	2220      	movs	r2, #32
 8001d28:	2101      	movs	r1, #1
 8001d2a:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001d2c:	003b      	movs	r3, r7
 8001d2e:	2280      	movs	r2, #128	@ 0x80
 8001d30:	0052      	lsls	r2, r2, #1
 8001d32:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001d34:	0039      	movs	r1, r7
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f005 f804 	bl	8006d48 <HAL_RTC_SetAlarm_IT>
 8001d40:	1e03      	subs	r3, r0, #0
 8001d42:	d001      	beq.n	8001d48 <MX_RTC_Init+0xbc>
  {
    Error_Handler();
 8001d44:	f001 f861 	bl	8002e0a <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Do not initialize time - pull from whatever is in register
    HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8001d48:	4907      	ldr	r1, [pc, #28]	@ (8001d68 <MX_RTC_Init+0xdc>)
 8001d4a:	4b04      	ldr	r3, [pc, #16]	@ (8001d5c <MX_RTC_Init+0xd0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f004 ff50 	bl	8006bf4 <HAL_RTC_GetTime>

  /* USER CODE END RTC_Init 2 */

}
 8001d54:	46c0      	nop			@ (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b00a      	add	sp, #40	@ 0x28
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200001d8 	.word	0x200001d8
 8001d60:	40002800 	.word	0x40002800
 8001d64:	80800080 	.word	0x80800080
 8001d68:	200000b8 	.word	0x200000b8

08001d6c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d70:	4b1b      	ldr	r3, [pc, #108]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001d72:	4a1c      	ldr	r2, [pc, #112]	@ (8001de4 <MX_SPI2_Init+0x78>)
 8001d74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d76:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001d78:	2282      	movs	r2, #130	@ 0x82
 8001d7a:	0052      	lsls	r2, r2, #1
 8001d7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d7e:	4b18      	ldr	r3, [pc, #96]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d84:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001d86:	22e0      	movs	r2, #224	@ 0xe0
 8001d88:	00d2      	lsls	r2, r2, #3
 8001d8a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d8c:	4b14      	ldr	r3, [pc, #80]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d92:	4b13      	ldr	r3, [pc, #76]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001d9a:	2280      	movs	r2, #128	@ 0x80
 8001d9c:	0092      	lsls	r2, r2, #2
 8001d9e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001da0:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001da2:	2208      	movs	r2, #8
 8001da4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dac:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001db2:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001db8:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001dba:	2207      	movs	r2, #7
 8001dbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001dbe:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dca:	4b05      	ldr	r3, [pc, #20]	@ (8001de0 <MX_SPI2_Init+0x74>)
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f005 fb93 	bl	80074f8 <HAL_SPI_Init>
 8001dd2:	1e03      	subs	r3, r0, #0
 8001dd4:	d001      	beq.n	8001dda <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001dd6:	f001 f818 	bl	8002e0a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001dda:	46c0      	nop			@ (mov r8, r8)
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20000204 	.word	0x20000204
 8001de4:	40003800 	.word	0x40003800

08001de8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	@ 0x28
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dee:	231c      	movs	r3, #28
 8001df0:	18fb      	adds	r3, r7, r3
 8001df2:	0018      	movs	r0, r3
 8001df4:	230c      	movs	r3, #12
 8001df6:	001a      	movs	r2, r3
 8001df8:	2100      	movs	r1, #0
 8001dfa:	f007 fb0b 	bl	8009414 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dfe:	003b      	movs	r3, r7
 8001e00:	0018      	movs	r0, r3
 8001e02:	231c      	movs	r3, #28
 8001e04:	001a      	movs	r2, r3
 8001e06:	2100      	movs	r1, #0
 8001e08:	f007 fb04 	bl	8009414 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e0c:	4b24      	ldr	r3, [pc, #144]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e0e:	2280      	movs	r2, #128	@ 0x80
 8001e10:	05d2      	lsls	r2, r2, #23
 8001e12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8001e14:	4b22      	ldr	r3, [pc, #136]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e16:	4a23      	ldr	r2, [pc, #140]	@ (8001ea4 <MX_TIM2_Init+0xbc>)
 8001e18:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001e20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e22:	2263      	movs	r2, #99	@ 0x63
 8001e24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e26:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e34:	0018      	movs	r0, r3
 8001e36:	f006 fbcb 	bl	80085d0 <HAL_TIM_PWM_Init>
 8001e3a:	1e03      	subs	r3, r0, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001e3e:	f000 ffe4 	bl	8002e0a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e42:	211c      	movs	r1, #28
 8001e44:	187b      	adds	r3, r7, r1
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e50:	187a      	adds	r2, r7, r1
 8001e52:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e54:	0011      	movs	r1, r2
 8001e56:	0018      	movs	r0, r3
 8001e58:	f007 fa5c 	bl	8009314 <HAL_TIMEx_MasterConfigSynchronization>
 8001e5c:	1e03      	subs	r3, r0, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001e60:	f000 ffd3 	bl	8002e0a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e64:	003b      	movs	r3, r7
 8001e66:	2260      	movs	r2, #96	@ 0x60
 8001e68:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001e6a:	003b      	movs	r3, r7
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e70:	003b      	movs	r3, r7
 8001e72:	2200      	movs	r2, #0
 8001e74:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e76:	003b      	movs	r3, r7
 8001e78:	2200      	movs	r2, #0
 8001e7a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e7c:	0039      	movs	r1, r7
 8001e7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e80:	2208      	movs	r2, #8
 8001e82:	0018      	movs	r0, r3
 8001e84:	f006 fde2 	bl	8008a4c <HAL_TIM_PWM_ConfigChannel>
 8001e88:	1e03      	subs	r3, r0, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8001e8c:	f000 ffbd 	bl	8002e0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e90:	4b03      	ldr	r3, [pc, #12]	@ (8001ea0 <MX_TIM2_Init+0xb8>)
 8001e92:	0018      	movs	r0, r3
 8001e94:	f001 fc12 	bl	80036bc <HAL_TIM_MspPostInit>

}
 8001e98:	46c0      	nop			@ (mov r8, r8)
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b00a      	add	sp, #40	@ 0x28
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000320 	.word	0x20000320
 8001ea4:	0000031f 	.word	0x0000031f

08001ea8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001eac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee8 <MX_TIM14_Init+0x40>)
 8001eae:	4a0f      	ldr	r2, [pc, #60]	@ (8001eec <MX_TIM14_Init+0x44>)
 8001eb0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8001eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee8 <MX_TIM14_Init+0x40>)
 8001eb4:	22f4      	movs	r2, #244	@ 0xf4
 8001eb6:	0092      	lsls	r2, r2, #2
 8001eb8:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <MX_TIM14_Init+0x40>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001ec0:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <MX_TIM14_Init+0x40>)
 8001ec2:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef0 <MX_TIM14_Init+0x48>)
 8001ec4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec6:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <MX_TIM14_Init+0x40>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <MX_TIM14_Init+0x40>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001ed2:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <MX_TIM14_Init+0x40>)
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f006 fa2f 	bl	8008338 <HAL_TIM_Base_Init>
 8001eda:	1e03      	subs	r3, r0, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001ede:	f000 ff94 	bl	8002e0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	2000036c 	.word	0x2000036c
 8001eec:	40002000 	.word	0x40002000
 8001ef0:	0000ffff 	.word	0x0000ffff

08001ef4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001ef8:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001efa:	4a17      	ldr	r2, [pc, #92]	@ (8001f58 <MX_TIM16_Init+0x64>)
 8001efc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = (58595 / 10) - 1;
 8001efe:	4b15      	ldr	r3, [pc, #84]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001f00:	4a16      	ldr	r2, [pc, #88]	@ (8001f5c <MX_TIM16_Init+0x68>)
 8001f02:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f04:	4b13      	ldr	r3, [pc, #76]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001f0a:	4b12      	ldr	r3, [pc, #72]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001f0c:	4a14      	ldr	r2, [pc, #80]	@ (8001f60 <MX_TIM16_Init+0x6c>)
 8001f0e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f10:	4b10      	ldr	r3, [pc, #64]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001f16:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001f22:	4b0c      	ldr	r3, [pc, #48]	@ (8001f54 <MX_TIM16_Init+0x60>)
 8001f24:	0018      	movs	r0, r3
 8001f26:	f006 fa07 	bl	8008338 <HAL_TIM_Base_Init>
 8001f2a:	1e03      	subs	r3, r0, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001f2e:	f000 ff6c 	bl	8002e0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  // Decrease interrupt priority
  HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 8001f32:	2200      	movs	r2, #0
 8001f34:	2101      	movs	r1, #1
 8001f36:	2015      	movs	r0, #21
 8001f38:	f001 fdd6 	bl	8003ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001f3c:	2015      	movs	r0, #21
 8001f3e:	f001 fde8 	bl	8003b12 <HAL_NVIC_EnableIRQ>

  // Clear SR interrupts
  __HAL_TIM_CLEAR_IT(timerSnooze, TIM_IT_UPDATE);
 8001f42:	4b08      	ldr	r3, [pc, #32]	@ (8001f64 <MX_TIM16_Init+0x70>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2202      	movs	r2, #2
 8001f4a:	4252      	negs	r2, r2
 8001f4c:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM16_Init 2 */

}
 8001f4e:	46c0      	nop			@ (mov r8, r8)
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	200003b8 	.word	0x200003b8
 8001f58:	40014400 	.word	0x40014400
 8001f5c:	000016e2 	.word	0x000016e2
 8001f60:	0000ffff 	.word	0x0000ffff
 8001f64:	20000070 	.word	0x20000070

08001f68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <MX_DMA_Init+0x48>)
 8001f70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f72:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <MX_DMA_Init+0x48>)
 8001f74:	2101      	movs	r1, #1
 8001f76:	430a      	orrs	r2, r1
 8001f78:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb0 <MX_DMA_Init+0x48>)
 8001f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f7e:	2201      	movs	r2, #1
 8001f80:	4013      	ands	r3, r2
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f86:	2200      	movs	r2, #0
 8001f88:	2100      	movs	r1, #0
 8001f8a:	2009      	movs	r0, #9
 8001f8c:	f001 fdac 	bl	8003ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f90:	2009      	movs	r0, #9
 8001f92:	f001 fdbe 	bl	8003b12 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001f96:	2200      	movs	r2, #0
 8001f98:	2100      	movs	r1, #0
 8001f9a:	200a      	movs	r0, #10
 8001f9c:	f001 fda4 	bl	8003ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001fa0:	200a      	movs	r0, #10
 8001fa2:	f001 fdb6 	bl	8003b12 <HAL_NVIC_EnableIRQ>

}
 8001fa6:	46c0      	nop			@ (mov r8, r8)
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b002      	add	sp, #8
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	40021000 	.word	0x40021000

08001fb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fb4:	b590      	push	{r4, r7, lr}
 8001fb6:	b08b      	sub	sp, #44	@ 0x2c
 8001fb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fba:	2414      	movs	r4, #20
 8001fbc:	193b      	adds	r3, r7, r4
 8001fbe:	0018      	movs	r0, r3
 8001fc0:	2314      	movs	r3, #20
 8001fc2:	001a      	movs	r2, r3
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	f007 fa25 	bl	8009414 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fca:	4b76      	ldr	r3, [pc, #472]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8001fcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fce:	4b75      	ldr	r3, [pc, #468]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8001fd0:	2104      	movs	r1, #4
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fd6:	4b73      	ldr	r3, [pc, #460]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8001fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fda:	2204      	movs	r2, #4
 8001fdc:	4013      	ands	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fe2:	4b70      	ldr	r3, [pc, #448]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8001fe4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fe6:	4b6f      	ldr	r3, [pc, #444]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8001fe8:	2120      	movs	r1, #32
 8001fea:	430a      	orrs	r2, r1
 8001fec:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fee:	4b6d      	ldr	r3, [pc, #436]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8001ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	4b6a      	ldr	r3, [pc, #424]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8001ffc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ffe:	4b69      	ldr	r3, [pc, #420]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8002000:	2101      	movs	r1, #1
 8002002:	430a      	orrs	r2, r1
 8002004:	635a      	str	r2, [r3, #52]	@ 0x34
 8002006:	4b67      	ldr	r3, [pc, #412]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8002008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800200a:	2201      	movs	r2, #1
 800200c:	4013      	ands	r3, r2
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002012:	4b64      	ldr	r3, [pc, #400]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8002014:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002016:	4b63      	ldr	r3, [pc, #396]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8002018:	2102      	movs	r1, #2
 800201a:	430a      	orrs	r2, r1
 800201c:	635a      	str	r2, [r3, #52]	@ 0x34
 800201e:	4b61      	ldr	r3, [pc, #388]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8002020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002022:	2202      	movs	r2, #2
 8002024:	4013      	ands	r3, r2
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800202a:	4b5e      	ldr	r3, [pc, #376]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 800202c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800202e:	4b5d      	ldr	r3, [pc, #372]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8002030:	2108      	movs	r1, #8
 8002032:	430a      	orrs	r2, r1
 8002034:	635a      	str	r2, [r3, #52]	@ 0x34
 8002036:	4b5b      	ldr	r3, [pc, #364]	@ (80021a4 <MX_GPIO_Init+0x1f0>)
 8002038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800203a:	2208      	movs	r2, #8
 800203c:	4013      	ands	r3, r2
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8002042:	2382      	movs	r3, #130	@ 0x82
 8002044:	019b      	lsls	r3, r3, #6
 8002046:	4858      	ldr	r0, [pc, #352]	@ (80021a8 <MX_GPIO_Init+0x1f4>)
 8002048:	2200      	movs	r2, #0
 800204a:	0019      	movs	r1, r3
 800204c:	f002 f9b3 	bl	80043b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nHOLD_Pin|SHIFT_MCLR_Pin, GPIO_PIN_SET);
 8002050:	238e      	movs	r3, #142	@ 0x8e
 8002052:	0119      	lsls	r1, r3, #4
 8002054:	23a0      	movs	r3, #160	@ 0xa0
 8002056:	05db      	lsls	r3, r3, #23
 8002058:	2201      	movs	r2, #1
 800205a:	0018      	movs	r0, r3
 800205c:	f002 f9ab 	bl	80043b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AMP_ENABLE_Pin|DEBUG_LED_Pin, GPIO_PIN_RESET);
 8002060:	4952      	ldr	r1, [pc, #328]	@ (80021ac <MX_GPIO_Init+0x1f8>)
 8002062:	4b53      	ldr	r3, [pc, #332]	@ (80021b0 <MX_GPIO_Init+0x1fc>)
 8002064:	2200      	movs	r2, #0
 8002066:	0018      	movs	r0, r3
 8002068:	f002 f9a5 	bl	80043b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin, GPIO_PIN_RESET);
 800206c:	23c0      	movs	r3, #192	@ 0xc0
 800206e:	00d9      	lsls	r1, r3, #3
 8002070:	23a0      	movs	r3, #160	@ 0xa0
 8002072:	05db      	lsls	r3, r3, #23
 8002074:	2200      	movs	r2, #0
 8002076:	0018      	movs	r0, r3
 8002078:	f002 f99d 	bl	80043b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAPTOUCH_RESET_GPIO_Port, CAPTOUCH_RESET_Pin, GPIO_PIN_SET);
 800207c:	2380      	movs	r3, #128	@ 0x80
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	484b      	ldr	r0, [pc, #300]	@ (80021b0 <MX_GPIO_Init+0x1fc>)
 8002082:	2201      	movs	r2, #1
 8002084:	0019      	movs	r1, r3
 8002086:	f002 f996 	bl	80043b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|SHIFT_STORE_CLK_Pin;
 800208a:	193b      	adds	r3, r7, r4
 800208c:	2282      	movs	r2, #130	@ 0x82
 800208e:	0192      	lsls	r2, r2, #6
 8002090:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002092:	193b      	adds	r3, r7, r4
 8002094:	2201      	movs	r2, #1
 8002096:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	193b      	adds	r3, r7, r4
 800209a:	2200      	movs	r2, #0
 800209c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209e:	193b      	adds	r3, r7, r4
 80020a0:	2200      	movs	r2, #0
 80020a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020a4:	193b      	adds	r3, r7, r4
 80020a6:	4a40      	ldr	r2, [pc, #256]	@ (80021a8 <MX_GPIO_Init+0x1f4>)
 80020a8:	0019      	movs	r1, r3
 80020aa:	0010      	movs	r0, r2
 80020ac:	f002 f802 	bl	80040b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_CHIP_SELECT_Pin MEM_nWP_Pin MEM_nHOLD_Pin SHIFT_DATA_IN_Pin
                           SHIFT_DATA_CLK_Pin SHIFT_MCLR_Pin */
  GPIO_InitStruct.Pin = SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nHOLD_Pin|SHIFT_DATA_IN_Pin
 80020b0:	0021      	movs	r1, r4
 80020b2:	187b      	adds	r3, r7, r1
 80020b4:	22ee      	movs	r2, #238	@ 0xee
 80020b6:	0112      	lsls	r2, r2, #4
 80020b8:	601a      	str	r2, [r3, #0]
                          |SHIFT_DATA_CLK_Pin|SHIFT_MCLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ba:	000c      	movs	r4, r1
 80020bc:	193b      	adds	r3, r7, r4
 80020be:	2201      	movs	r2, #1
 80020c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	193b      	adds	r3, r7, r4
 80020c4:	2200      	movs	r2, #0
 80020c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c8:	193b      	adds	r3, r7, r4
 80020ca:	2200      	movs	r2, #0
 80020cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	193a      	adds	r2, r7, r4
 80020d0:	23a0      	movs	r3, #160	@ 0xa0
 80020d2:	05db      	lsls	r3, r3, #23
 80020d4:	0011      	movs	r1, r2
 80020d6:	0018      	movs	r0, r3
 80020d8:	f001 ffec 	bl	80040b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : AMP_ENABLE_Pin DEBUG_LED_Pin CAPTOUCH_RESET_Pin */
  GPIO_InitStruct.Pin = AMP_ENABLE_Pin|DEBUG_LED_Pin|CAPTOUCH_RESET_Pin;
 80020dc:	193b      	adds	r3, r7, r4
 80020de:	4a35      	ldr	r2, [pc, #212]	@ (80021b4 <MX_GPIO_Init+0x200>)
 80020e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e2:	193b      	adds	r3, r7, r4
 80020e4:	2201      	movs	r2, #1
 80020e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	193b      	adds	r3, r7, r4
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ee:	193b      	adds	r3, r7, r4
 80020f0:	2200      	movs	r2, #0
 80020f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f4:	193b      	adds	r3, r7, r4
 80020f6:	4a2e      	ldr	r2, [pc, #184]	@ (80021b0 <MX_GPIO_Init+0x1fc>)
 80020f8:	0019      	movs	r1, r3
 80020fa:	0010      	movs	r0, r2
 80020fc:	f001 ffda 	bl	80040b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALARM_SET_BUTTON_EXTI_Pin */
  GPIO_InitStruct.Pin = ALARM_SET_BUTTON_EXTI_Pin;
 8002100:	193b      	adds	r3, r7, r4
 8002102:	2280      	movs	r2, #128	@ 0x80
 8002104:	0212      	lsls	r2, r2, #8
 8002106:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002108:	193b      	adds	r3, r7, r4
 800210a:	2284      	movs	r2, #132	@ 0x84
 800210c:	0392      	lsls	r2, r2, #14
 800210e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002110:	193b      	adds	r3, r7, r4
 8002112:	2201      	movs	r2, #1
 8002114:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ALARM_SET_BUTTON_EXTI_GPIO_Port, &GPIO_InitStruct);
 8002116:	193a      	adds	r2, r7, r4
 8002118:	23a0      	movs	r3, #160	@ 0xa0
 800211a:	05db      	lsls	r3, r3, #23
 800211c:	0011      	movs	r1, r2
 800211e:	0018      	movs	r0, r3
 8002120:	f001 ffc8 	bl	80040b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_EXTI_Pin MINUTE_SET_BUTTON_EXTI_Pin ALARM_EN_BUTTON_EXTI_Pin DISPLAY_BUTTON_EXTI_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_EXTI_Pin|MINUTE_SET_BUTTON_EXTI_Pin|ALARM_EN_BUTTON_EXTI_Pin|DISPLAY_BUTTON_EXTI_Pin;
 8002124:	0021      	movs	r1, r4
 8002126:	187b      	adds	r3, r7, r1
 8002128:	220f      	movs	r2, #15
 800212a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800212c:	187b      	adds	r3, r7, r1
 800212e:	2284      	movs	r2, #132	@ 0x84
 8002130:	0392      	lsls	r2, r2, #14
 8002132:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002134:	187b      	adds	r3, r7, r1
 8002136:	2201      	movs	r2, #1
 8002138:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800213a:	000c      	movs	r4, r1
 800213c:	187b      	adds	r3, r7, r1
 800213e:	4a1e      	ldr	r2, [pc, #120]	@ (80021b8 <MX_GPIO_Init+0x204>)
 8002140:	0019      	movs	r1, r3
 8002142:	0010      	movs	r0, r2
 8002144:	f001 ffb6 	bl	80040b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIME_SWITCH_EXTI_Pin */
  GPIO_InitStruct.Pin = TIME_SWITCH_EXTI_Pin;
 8002148:	0021      	movs	r1, r4
 800214a:	187b      	adds	r3, r7, r1
 800214c:	2210      	movs	r2, #16
 800214e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002150:	187b      	adds	r3, r7, r1
 8002152:	22c4      	movs	r2, #196	@ 0xc4
 8002154:	0392      	lsls	r2, r2, #14
 8002156:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002158:	187b      	adds	r3, r7, r1
 800215a:	2201      	movs	r2, #1
 800215c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TIME_SWITCH_EXTI_GPIO_Port, &GPIO_InitStruct);
 800215e:	187b      	adds	r3, r7, r1
 8002160:	4a13      	ldr	r2, [pc, #76]	@ (80021b0 <MX_GPIO_Init+0x1fc>)
 8002162:	0019      	movs	r1, r3
 8002164:	0010      	movs	r0, r2
 8002166:	f001 ffa5 	bl	80040b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 800216a:	2200      	movs	r2, #0
 800216c:	2101      	movs	r1, #1
 800216e:	2005      	movs	r0, #5
 8002170:	f001 fcba 	bl	8003ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002174:	2005      	movs	r0, #5
 8002176:	f001 fccc 	bl	8003b12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 2, 0);
 800217a:	2200      	movs	r2, #0
 800217c:	2102      	movs	r1, #2
 800217e:	2006      	movs	r0, #6
 8002180:	f001 fcb2 	bl	8003ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002184:	2006      	movs	r0, #6
 8002186:	f001 fcc4 	bl	8003b12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	2102      	movs	r1, #2
 800218e:	2007      	movs	r0, #7
 8002190:	f001 fcaa 	bl	8003ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002194:	2007      	movs	r0, #7
 8002196:	f001 fcbc 	bl	8003b12 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800219a:	46c0      	nop			@ (mov r8, r8)
 800219c:	46bd      	mov	sp, r7
 800219e:	b00b      	add	sp, #44	@ 0x2c
 80021a0:	bd90      	pop	{r4, r7, pc}
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	40021000 	.word	0x40021000
 80021a8:	50000800 	.word	0x50000800
 80021ac:	00001002 	.word	0x00001002
 80021b0:	50000400 	.word	0x50000400
 80021b4:	00001102 	.word	0x00001102
 80021b8:	50000c00 	.word	0x50000c00

080021bc <updateAndDisplayTime>:
/* USER CODE BEGIN 4 */

/*
 * Pulls updated time from RTC and send new time to user display
 */
HAL_StatusTypeDef updateAndDisplayTime(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80021c2:	2317      	movs	r3, #23
 80021c4:	18fb      	adds	r3, r7, r3
 80021c6:	2200      	movs	r2, #0
 80021c8:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 80021ca:	4a14      	ldr	r2, [pc, #80]	@ (800221c <updateAndDisplayTime+0x60>)
 80021cc:	4914      	ldr	r1, [pc, #80]	@ (8002220 <updateAndDisplayTime+0x64>)
 80021ce:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <updateAndDisplayTime+0x68>)
 80021d0:	0018      	movs	r0, r3
 80021d2:	f7ff fa6d 	bl	80016b0 <getRTCTime>

	// If the user wants 24-hour time, shift the time accordingly
	if((userTimeFormat == RTC_HOURFORMAT_24)) {
 80021d6:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <updateAndDisplayTime+0x6c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10e      	bne.n	80021fc <updateAndDisplayTime+0x40>

		RTC_TimeTypeDef currTimeMil = conv2Mil(&currTime);
 80021de:	003b      	movs	r3, r7
 80021e0:	4a0f      	ldr	r2, [pc, #60]	@ (8002220 <updateAndDisplayTime+0x64>)
 80021e2:	0011      	movs	r1, r2
 80021e4:	0018      	movs	r0, r3
 80021e6:	f000 fd37 	bl	8002c58 <conv2Mil>

		sevSeg_updateDigits(&currTimeMil, userAlarmToggle);
 80021ea:	4b10      	ldr	r3, [pc, #64]	@ (800222c <updateAndDisplayTime+0x70>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	001a      	movs	r2, r3
 80021f0:	003b      	movs	r3, r7
 80021f2:	0011      	movs	r1, r2
 80021f4:	0018      	movs	r0, r3
 80021f6:	f000 febf 	bl	8002f78 <sevSeg_updateDigits>
 80021fa:	e007      	b.n	800220c <updateAndDisplayTime+0x50>

	}
	else {
		sevSeg_updateDigits(&currTime, userAlarmToggle);
 80021fc:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <updateAndDisplayTime+0x70>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	001a      	movs	r2, r3
 8002202:	4b07      	ldr	r3, [pc, #28]	@ (8002220 <updateAndDisplayTime+0x64>)
 8002204:	0011      	movs	r1, r2
 8002206:	0018      	movs	r0, r3
 8002208:	f000 feb6 	bl	8002f78 <sevSeg_updateDigits>
	}

	return halRet;
 800220c:	2317      	movs	r3, #23
 800220e:	18fb      	adds	r3, r7, r3
 8002210:	781b      	ldrb	r3, [r3, #0]

}
 8002212:	0018      	movs	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	b006      	add	sp, #24
 8002218:	bd80      	pop	{r7, pc}
 800221a:	46c0      	nop			@ (mov r8, r8)
 800221c:	200000cc 	.word	0x200000cc
 8002220:	200000b8 	.word	0x200000b8
 8002224:	200001d8 	.word	0x200001d8
 8002228:	200000e8 	.word	0x200000e8
 800222c:	200000b5 	.word	0x200000b5

08002230 <updateAndDisplayAlarm>:
/*
 * Sends current user alarm time to user display
 * This doesn't pull from the RTC because the RTC alarm is not being used for that
 */

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8002236:	2317      	movs	r3, #23
 8002238:	18fb      	adds	r3, r7, r3
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]

	// If the user wants 24-hour time, shift the time accordingly
	if((userTimeFormat == RTC_HOURFORMAT_24)) {
 800223e:	4b11      	ldr	r3, [pc, #68]	@ (8002284 <updateAndDisplayAlarm+0x54>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d10e      	bne.n	8002264 <updateAndDisplayAlarm+0x34>

		RTC_TimeTypeDef userAlarmTimeMil = conv2Mil(&userAlarmTime);
 8002246:	003b      	movs	r3, r7
 8002248:	4a0f      	ldr	r2, [pc, #60]	@ (8002288 <updateAndDisplayAlarm+0x58>)
 800224a:	0011      	movs	r1, r2
 800224c:	0018      	movs	r0, r3
 800224e:	f000 fd03 	bl	8002c58 <conv2Mil>

		sevSeg_updateDigits(&userAlarmTimeMil, userAlarmToggle);
 8002252:	4b0e      	ldr	r3, [pc, #56]	@ (800228c <updateAndDisplayAlarm+0x5c>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	001a      	movs	r2, r3
 8002258:	003b      	movs	r3, r7
 800225a:	0011      	movs	r1, r2
 800225c:	0018      	movs	r0, r3
 800225e:	f000 fe8b 	bl	8002f78 <sevSeg_updateDigits>
 8002262:	e007      	b.n	8002274 <updateAndDisplayAlarm+0x44>

	}
	else {
		sevSeg_updateDigits(&userAlarmTime, userAlarmToggle);
 8002264:	4b09      	ldr	r3, [pc, #36]	@ (800228c <updateAndDisplayAlarm+0x5c>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	001a      	movs	r2, r3
 800226a:	4b07      	ldr	r3, [pc, #28]	@ (8002288 <updateAndDisplayAlarm+0x58>)
 800226c:	0011      	movs	r1, r2
 800226e:	0018      	movs	r0, r3
 8002270:	f000 fe82 	bl	8002f78 <sevSeg_updateDigits>
	}



	return halRet;
 8002274:	2317      	movs	r3, #23
 8002276:	18fb      	adds	r3, r7, r3
 8002278:	781b      	ldrb	r3, [r3, #0]

}
 800227a:	0018      	movs	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	b006      	add	sp, #24
 8002280:	bd80      	pop	{r7, pc}
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	200000e8 	.word	0x200000e8
 8002288:	200000d0 	.word	0x200000d0
 800228c:	200000b5 	.word	0x200000b5

08002290 <HAL_RTC_AlarmAEventCallback>:
 * Occurs every minute increment
 *
 * Pulls alarm time from RTC, increments and sets new alarm time, and updates time.
 * Sets off user alarm if the alarm is enabled.
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8002290:	b590      	push	{r4, r7, lr}
 8002292:	b08d      	sub	sp, #52	@ 0x34
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]

	  RTC_AlarmTypeDef sAlarm = {0};
 8002298:	2408      	movs	r4, #8
 800229a:	193b      	adds	r3, r7, r4
 800229c:	0018      	movs	r0, r3
 800229e:	2328      	movs	r3, #40	@ 0x28
 80022a0:	001a      	movs	r2, r3
 80022a2:	2100      	movs	r1, #0
 80022a4:	f007 f8b6 	bl	8009414 <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 80022a8:	2380      	movs	r3, #128	@ 0x80
 80022aa:	005a      	lsls	r2, r3, #1
 80022ac:	1939      	adds	r1, r7, r4
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	2300      	movs	r3, #0
 80022b2:	f004 fe89 	bl	8006fc8 <HAL_RTC_GetAlarm>

	  getRTCTime(hrtc, &currTime, &currDate);
 80022b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002334 <HAL_RTC_AlarmAEventCallback+0xa4>)
 80022b8:	491f      	ldr	r1, [pc, #124]	@ (8002338 <HAL_RTC_AlarmAEventCallback+0xa8>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	0018      	movs	r0, r3
 80022be:	f7ff f9f7 	bl	80016b0 <getRTCTime>

	  if(currTime.Minutes > 58) {
 80022c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002338 <HAL_RTC_AlarmAEventCallback+0xa8>)
 80022c4:	785b      	ldrb	r3, [r3, #1]
 80022c6:	2b3a      	cmp	r3, #58	@ 0x3a
 80022c8:	d903      	bls.n	80022d2 <HAL_RTC_AlarmAEventCallback+0x42>

	  		sAlarm.AlarmTime.Minutes = 0;
 80022ca:	193b      	adds	r3, r7, r4
 80022cc:	2200      	movs	r2, #0
 80022ce:	705a      	strb	r2, [r3, #1]
 80022d0:	e006      	b.n	80022e0 <HAL_RTC_AlarmAEventCallback+0x50>

	  	  } else {

	  		sAlarm.AlarmTime.Minutes = currTime.Minutes + 1;
 80022d2:	4b19      	ldr	r3, [pc, #100]	@ (8002338 <HAL_RTC_AlarmAEventCallback+0xa8>)
 80022d4:	785b      	ldrb	r3, [r3, #1]
 80022d6:	3301      	adds	r3, #1
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	2308      	movs	r3, #8
 80022dc:	18fb      	adds	r3, r7, r3
 80022de:	705a      	strb	r2, [r3, #1]

	  	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 80022e0:	46c0      	nop			@ (mov r8, r8)
 80022e2:	2308      	movs	r3, #8
 80022e4:	18f9      	adds	r1, r7, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	0018      	movs	r0, r3
 80022ec:	f004 fd2c 	bl	8006d48 <HAL_RTC_SetAlarm_IT>
 80022f0:	1e03      	subs	r3, r0, #0
 80022f2:	d1f6      	bne.n	80022e2 <HAL_RTC_AlarmAEventCallback+0x52>

	  updateAndDisplayTime();
 80022f4:	f7ff ff62 	bl	80021bc <updateAndDisplayTime>

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 80022f8:	4b10      	ldr	r3, [pc, #64]	@ (800233c <HAL_RTC_AlarmAEventCallback+0xac>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d014      	beq.n	800232a <HAL_RTC_AlarmAEventCallback+0x9a>
 8002300:	4b0f      	ldr	r3, [pc, #60]	@ (8002340 <HAL_RTC_AlarmAEventCallback+0xb0>)
 8002302:	781a      	ldrb	r2, [r3, #0]
 8002304:	4b0c      	ldr	r3, [pc, #48]	@ (8002338 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d10e      	bne.n	800232a <HAL_RTC_AlarmAEventCallback+0x9a>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 800230c:	4b0c      	ldr	r3, [pc, #48]	@ (8002340 <HAL_RTC_AlarmAEventCallback+0xb0>)
 800230e:	785a      	ldrb	r2, [r3, #1]
 8002310:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8002312:	785b      	ldrb	r3, [r3, #1]
 8002314:	429a      	cmp	r2, r3
 8002316:	d108      	bne.n	800232a <HAL_RTC_AlarmAEventCallback+0x9a>
 8002318:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <HAL_RTC_AlarmAEventCallback+0xb0>)
 800231a:	78da      	ldrb	r2, [r3, #3]
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <HAL_RTC_AlarmAEventCallback+0xa8>)
 800231e:	78db      	ldrb	r3, [r3, #3]
 8002320:	429a      	cmp	r2, r3
 8002322:	d102      	bne.n	800232a <HAL_RTC_AlarmAEventCallback+0x9a>
		  beepMode = true;
 8002324:	4b07      	ldr	r3, [pc, #28]	@ (8002344 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8002326:	2201      	movs	r2, #1
 8002328:	701a      	strb	r2, [r3, #0]
	  }


}
 800232a:	46c0      	nop			@ (mov r8, r8)
 800232c:	46bd      	mov	sp, r7
 800232e:	b00d      	add	sp, #52	@ 0x34
 8002330:	bd90      	pop	{r4, r7, pc}
 8002332:	46c0      	nop			@ (mov r8, r8)
 8002334:	200000cc 	.word	0x200000cc
 8002338:	200000b8 	.word	0x200000b8
 800233c:	200000b5 	.word	0x200000b5
 8002340:	200000d0 	.word	0x200000d0
 8002344:	20000407 	.word	0x20000407

08002348 <userAlarmBeep>:
 * Functionality depends on whether or not this is the first or second snooze.
 * 		First Snooze: 10-minute timer is started and alarm
 * 		              is beeped again at the end of this 10 minutes.
 * 		Second Snooze: No timer is started and silencing the alarm silences it for good.
 */
void userAlarmBeep() {
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0

	if (secondSnooze) { 		//If the user has already snoozed once,
 800234e:	4b55      	ldr	r3, [pc, #340]	@ (80024a4 <userAlarmBeep+0x15c>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d02d      	beq.n	80023b2 <userAlarmBeep+0x6a>

		// Stop the timer and
		HAL_TIM_Base_Stop_IT(timerSnooze);
 8002356:	4b54      	ldr	r3, [pc, #336]	@ (80024a8 <userAlarmBeep+0x160>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	0018      	movs	r0, r3
 800235c:	f006 f90a 	bl	8008574 <HAL_TIM_Base_Stop_IT>

		// Reset count to 0
		// only bits 0 - 15 should be changed.
		timerSnooze->Instance->CNT &= 0xFFFF0000;
 8002360:	4b51      	ldr	r3, [pc, #324]	@ (80024a8 <userAlarmBeep+0x160>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002368:	4b4f      	ldr	r3, [pc, #316]	@ (80024a8 <userAlarmBeep+0x160>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	0c12      	lsrs	r2, r2, #16
 8002370:	0412      	lsls	r2, r2, #16
 8002372:	625a      	str	r2, [r3, #36]	@ 0x24

		// Reset interrupt status register
		timerSnooze->Instance->SR &= 0xFFFC;
 8002374:	4b4c      	ldr	r3, [pc, #304]	@ (80024a8 <userAlarmBeep+0x160>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	691a      	ldr	r2, [r3, #16]
 800237c:	4b4a      	ldr	r3, [pc, #296]	@ (80024a8 <userAlarmBeep+0x160>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	494a      	ldr	r1, [pc, #296]	@ (80024ac <userAlarmBeep+0x164>)
 8002384:	400a      	ands	r2, r1
 8002386:	611a      	str	r2, [r3, #16]

		// Re-write RCR with 10
		timerSnooze->Instance->RCR &= 0xFF00;
 8002388:	4b47      	ldr	r3, [pc, #284]	@ (80024a8 <userAlarmBeep+0x160>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002390:	4b45      	ldr	r3, [pc, #276]	@ (80024a8 <userAlarmBeep+0x160>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	22ff      	movs	r2, #255	@ 0xff
 8002398:	0212      	lsls	r2, r2, #8
 800239a:	400a      	ands	r2, r1
 800239c:	631a      	str	r2, [r3, #48]	@ 0x30
		timerSnooze->Instance->RCR |= timerSnooze_RCR;
 800239e:	4b42      	ldr	r3, [pc, #264]	@ (80024a8 <userAlarmBeep+0x160>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023a6:	2164      	movs	r1, #100	@ 0x64
 80023a8:	4b3f      	ldr	r3, [pc, #252]	@ (80024a8 <userAlarmBeep+0x160>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	631a      	str	r2, [r3, #48]	@ 0x30

	}

	HAL_TIM_Base_Stop(timerDelay);
 80023b2:	4b3f      	ldr	r3, [pc, #252]	@ (80024b0 <userAlarmBeep+0x168>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	0018      	movs	r0, r3
 80023b8:	f006 f862 	bl	8008480 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 80023bc:	4b3c      	ldr	r3, [pc, #240]	@ (80024b0 <userAlarmBeep+0x168>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	0018      	movs	r0, r3
 80023c2:	f006 f811 	bl	80083e8 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80023c6:	4b3a      	ldr	r3, [pc, #232]	@ (80024b0 <userAlarmBeep+0x168>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 80023d0:	1cfb      	adds	r3, r7, #3
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]

	// Start audio DMA streams
	startAudioStream();
 80023d6:	f000 fc75 	bl	8002cc4 <startAudioStream>

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 80023da:	f7ff feef 	bl	80021bc <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 80023de:	4b34      	ldr	r3, [pc, #208]	@ (80024b0 <userAlarmBeep+0x168>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	4a32      	ldr	r2, [pc, #200]	@ (80024b4 <userAlarmBeep+0x16c>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d91a      	bls.n	8002426 <userAlarmBeep+0xde>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 80023f0:	1cfb      	adds	r3, r7, #3
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	4a30      	ldr	r2, [pc, #192]	@ (80024b8 <userAlarmBeep+0x170>)
 80023f6:	5cd3      	ldrb	r3, [r2, r3]
 80023f8:	0018      	movs	r0, r3
 80023fa:	f000 fe71 	bl	80030e0 <sevSeg_setIntensity>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80023fe:	4b2c      	ldr	r3, [pc, #176]	@ (80024b0 <userAlarmBeep+0x168>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002406:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8002408:	1cfb      	adds	r3, r7, #3
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	1e5a      	subs	r2, r3, #1
 800240e:	4193      	sbcs	r3, r2
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2201      	movs	r2, #1
 8002414:	4053      	eors	r3, r2
 8002416:	b2db      	uxtb	r3, r3
 8002418:	001a      	movs	r2, r3
 800241a:	1cfb      	adds	r3, r7, #3
 800241c:	701a      	strb	r2, [r3, #0]
 800241e:	781a      	ldrb	r2, [r3, #0]
 8002420:	2101      	movs	r1, #1
 8002422:	400a      	ands	r2, r1
 8002424:	701a      	strb	r2, [r3, #0]

		}


		capTouch_readChannels(&capTouch);
 8002426:	4b25      	ldr	r3, [pc, #148]	@ (80024bc <userAlarmBeep+0x174>)
 8002428:	0018      	movs	r0, r3
 800242a:	f7fe f8a3 	bl	8000574 <capTouch_readChannels>

	} while(capTouch.keyStat == 0x00 &&
 800242e:	4b23      	ldr	r3, [pc, #140]	@ (80024bc <userAlarmBeep+0x174>)
 8002430:	7c1b      	ldrb	r3, [r3, #16]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d108      	bne.n	8002448 <userAlarmBeep+0x100>
			(HAL_GPIO_ReadPin(alarmEnableButtonPort, alarmEnableButtonPin) != GPIO_PIN_RESET));
 8002436:	4b22      	ldr	r3, [pc, #136]	@ (80024c0 <userAlarmBeep+0x178>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2204      	movs	r2, #4
 800243c:	0011      	movs	r1, r2
 800243e:	0018      	movs	r0, r3
 8002440:	f001 ff9c 	bl	800437c <HAL_GPIO_ReadPin>
 8002444:	1e03      	subs	r3, r0, #0
	} while(capTouch.keyStat == 0x00 &&
 8002446:	d1c8      	bne.n	80023da <userAlarmBeep+0x92>

	/*
	 * Stop blinking, turn off audio, set 50% duty cycle, update time
	 */
	HAL_TIM_Base_Stop(timerDelay);
 8002448:	4b19      	ldr	r3, [pc, #100]	@ (80024b0 <userAlarmBeep+0x168>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	0018      	movs	r0, r3
 800244e:	f006 f817 	bl	8008480 <HAL_TIM_Base_Stop>

	// Stop audio stream
	stopAudioStream();
 8002452:	f000 fc53 	bl	8002cfc <stopAudioStream>

	updateAndDisplayTime();				// Update to current time and display
 8002456:	f7ff feb1 	bl	80021bc <updateAndDisplayTime>
	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Set display to on
 800245a:	2332      	movs	r3, #50	@ 0x32
 800245c:	0018      	movs	r0, r3
 800245e:	f000 fe3f 	bl	80030e0 <sevSeg_setIntensity>
	displayToggle = 0;								// Set to 2 for future display button ISRs
 8002462:	4b18      	ldr	r3, [pc, #96]	@ (80024c4 <userAlarmBeep+0x17c>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]


	// If this is the first snooze,
	if(!secondSnooze) {
 8002468:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <userAlarmBeep+0x15c>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2201      	movs	r2, #1
 800246e:	4053      	eors	r3, r2
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	d008      	beq.n	8002488 <userAlarmBeep+0x140>

		// Start the snooze timer to trigger an interrupt after 10 minutes
		HAL_TIM_Base_Start_IT(timerSnooze);
 8002476:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <userAlarmBeep+0x160>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	0018      	movs	r0, r3
 800247c:	f006 f826 	bl	80084cc <HAL_TIM_Base_Start_IT>

		// Set flag
		secondSnooze = true;
 8002480:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <userAlarmBeep+0x15c>)
 8002482:	2201      	movs	r2, #1
 8002484:	701a      	strb	r2, [r3, #0]
 8002486:	e005      	b.n	8002494 <userAlarmBeep+0x14c>

	} else {

		snoozeCounter = 0;
 8002488:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <userAlarmBeep+0x180>)
 800248a:	2200      	movs	r2, #0
 800248c:	701a      	strb	r2, [r3, #0]
		// Reset flag
		/*
		 * This must be done here because if it's done
		 * in the top conditional, the secondSnooze is always true;
		 */
		secondSnooze = false;
 800248e:	4b05      	ldr	r3, [pc, #20]	@ (80024a4 <userAlarmBeep+0x15c>)
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]

	}

	// Reset beepMode bool
	beepMode = false;
 8002494:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <userAlarmBeep+0x184>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]

}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	46bd      	mov	sp, r7
 800249e:	b002      	add	sp, #8
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	46c0      	nop			@ (mov r8, r8)
 80024a4:	20000406 	.word	0x20000406
 80024a8:	20000070 	.word	0x20000070
 80024ac:	0000fffc 	.word	0x0000fffc
 80024b0:	2000006c 	.word	0x2000006c
 80024b4:	00007ffe 	.word	0x00007ffe
 80024b8:	080094c8 	.word	0x080094c8
 80024bc:	20000408 	.word	0x20000408
 80024c0:	20000000 	.word	0x20000000
 80024c4:	200000b4 	.word	0x200000b4
 80024c8:	20000404 	.word	0x20000404
 80024cc:	20000407 	.word	0x20000407

080024d0 <HAL_GPIO_EXTI_Falling_Callback>:
 * General Falling-Edge EXTI Callback function
 *
 * Internal conditional determines which function to call
 * based on which button was pressed.
 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	0002      	movs	r2, r0
 80024d8:	1dbb      	adds	r3, r7, #6
 80024da:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 80024dc:	2208      	movs	r2, #8
 80024de:	1dbb      	adds	r3, r7, #6
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d106      	bne.n	80024f4 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 80024e6:	230f      	movs	r3, #15
 80024e8:	18fc      	adds	r4, r7, r3
 80024ea:	f000 f87d 	bl	80025e8 <displayButtonISR>
 80024ee:	0003      	movs	r3, r0
 80024f0:	7023      	strb	r3, [r4, #0]

	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 80024f2:	e03d      	b.n	8002570 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 80024f4:	2204      	movs	r2, #4
 80024f6:	1dbb      	adds	r3, r7, #6
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d106      	bne.n	800250c <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 80024fe:	230f      	movs	r3, #15
 8002500:	18fc      	adds	r4, r7, r3
 8002502:	f000 f893 	bl	800262c <alarmEnableISR>
 8002506:	0003      	movs	r3, r0
 8002508:	7023      	strb	r3, [r4, #0]
}
 800250a:	e031      	b.n	8002570 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == alarmSetButtonPin) {
 800250c:	2380      	movs	r3, #128	@ 0x80
 800250e:	021b      	lsls	r3, r3, #8
 8002510:	1dba      	adds	r2, r7, #6
 8002512:	8812      	ldrh	r2, [r2, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	d106      	bne.n	8002526 <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 8002518:	230f      	movs	r3, #15
 800251a:	18fc      	adds	r4, r7, r3
 800251c:	f000 f8d2 	bl	80026c4 <alarmSetISR>
 8002520:	0003      	movs	r3, r0
 8002522:	7023      	strb	r3, [r4, #0]
}
 8002524:	e024      	b.n	8002570 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == hourSetButtonPin) {
 8002526:	2201      	movs	r2, #1
 8002528:	1dbb      	adds	r3, r7, #6
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	4293      	cmp	r3, r2
 800252e:	d106      	bne.n	800253e <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 8002530:	230f      	movs	r3, #15
 8002532:	18fc      	adds	r4, r7, r3
 8002534:	f000 f9ae 	bl	8002894 <hourSetISR>
 8002538:	0003      	movs	r3, r0
 800253a:	7023      	strb	r3, [r4, #0]
}
 800253c:	e018      	b.n	8002570 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == minuteSetButtonPin) {
 800253e:	2202      	movs	r2, #2
 8002540:	1dbb      	adds	r3, r7, #6
 8002542:	881b      	ldrh	r3, [r3, #0]
 8002544:	4293      	cmp	r3, r2
 8002546:	d106      	bne.n	8002556 <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 8002548:	230f      	movs	r3, #15
 800254a:	18fc      	adds	r4, r7, r3
 800254c:	f000 f9ce 	bl	80028ec <minuteSetISR>
 8002550:	0003      	movs	r3, r0
 8002552:	7023      	strb	r3, [r4, #0]
}
 8002554:	e00c      	b.n	8002570 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == timeFormatSwitchPin) {
 8002556:	2210      	movs	r2, #16
 8002558:	1dbb      	adds	r3, r7, #6
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	4293      	cmp	r3, r2
 800255e:	d106      	bne.n	800256e <HAL_GPIO_EXTI_Falling_Callback+0x9e>
		halRet = timeFormatSwitchISR();
 8002560:	230f      	movs	r3, #15
 8002562:	18fc      	adds	r4, r7, r3
 8002564:	f000 fa1a 	bl	800299c <timeFormatSwitchISR>
 8002568:	0003      	movs	r3, r0
 800256a:	7023      	strb	r3, [r4, #0]
}
 800256c:	e000      	b.n	8002570 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
		__NOP();
 800256e:	46c0      	nop			@ (mov r8, r8)
}
 8002570:	46c0      	nop			@ (mov r8, r8)
 8002572:	46bd      	mov	sp, r7
 8002574:	b005      	add	sp, #20
 8002576:	bd90      	pop	{r4, r7, pc}

08002578 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	0002      	movs	r2, r0
 8002580:	1dbb      	adds	r3, r7, #6
 8002582:	801a      	strh	r2, [r3, #0]

	if(GPIO_Pin == timeFormatSwitchPin) {
 8002584:	2210      	movs	r2, #16
 8002586:	1dbb      	adds	r3, r7, #6
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	4293      	cmp	r3, r2
 800258c:	d101      	bne.n	8002592 <HAL_GPIO_EXTI_Rising_Callback+0x1a>

		timeFormatSwitchISR();
 800258e:	f000 fa05 	bl	800299c <timeFormatSwitchISR>

	}

}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	46bd      	mov	sp, r7
 8002596:	b002      	add	sp, #8
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <HAL_TIM_PeriodElapsedCallback>:
 * Used for second snooze functionality
 *
 * This is entered at the end of a 10-minute snooze, at
 * which point the timer kicks back an interrupt.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]

	snoozeCounter++;
 80025a4:	4b0d      	ldr	r3, [pc, #52]	@ (80025dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	3301      	adds	r3, #1
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	4b0b      	ldr	r3, [pc, #44]	@ (80025dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80025ae:	701a      	strb	r2, [r3, #0]

	if((htim == timerSnooze) && (secondSnooze == true) && (snoozeCounter == timerSnooze_RCR) ) {
 80025b0:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d10b      	bne.n	80025d2 <HAL_TIM_PeriodElapsedCallback+0x36>
 80025ba:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d007      	beq.n	80025d2 <HAL_TIM_PeriodElapsedCallback+0x36>
 80025c2:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	001a      	movs	r2, r3
 80025c8:	2364      	movs	r3, #100	@ 0x64
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d101      	bne.n	80025d2 <HAL_TIM_PeriodElapsedCallback+0x36>

		userAlarmBeep();
 80025ce:	f7ff febb 	bl	8002348 <userAlarmBeep>

	}

}
 80025d2:	46c0      	nop			@ (mov r8, r8)
 80025d4:	46bd      	mov	sp, r7
 80025d6:	b002      	add	sp, #8
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	46c0      	nop			@ (mov r8, r8)
 80025dc:	20000404 	.word	0x20000404
 80025e0:	20000070 	.word	0x20000070
 80025e4:	20000406 	.word	0x20000406

080025e8 <displayButtonISR>:

/*
 * Toggles through user time display brightness settings
 */
HAL_StatusTypeDef displayButtonISR(void) {
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80025ee:	1dfb      	adds	r3, r7, #7
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 80025f4:	f7ff fde2 	bl	80021bc <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 80025f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <displayButtonISR+0x3c>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	001a      	movs	r2, r3
 80025fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002628 <displayButtonISR+0x40>)
 8002600:	5c9b      	ldrb	r3, [r3, r2]
 8002602:	0018      	movs	r0, r3
 8002604:	f000 fd6c 	bl	80030e0 <sevSeg_setIntensity>

	displayToggle = !displayToggle;
 8002608:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <displayButtonISR+0x3c>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	425a      	negs	r2, r3
 800260e:	4153      	adcs	r3, r2
 8002610:	b2db      	uxtb	r3, r3
 8002612:	001a      	movs	r2, r3
 8002614:	4b03      	ldr	r3, [pc, #12]	@ (8002624 <displayButtonISR+0x3c>)
 8002616:	701a      	strb	r2, [r3, #0]

	return halRet;				// Return HAL status
 8002618:	1dfb      	adds	r3, r7, #7
 800261a:	781b      	ldrb	r3, [r3, #0]

}
 800261c:	0018      	movs	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	b002      	add	sp, #8
 8002622:	bd80      	pop	{r7, pc}
 8002624:	200000b4 	.word	0x200000b4
 8002628:	080094c8 	.word	0x080094c8

0800262c <alarmEnableISR>:

/*
 * Toggles user alarm enable bool and alarm enable LED.
 */
HAL_StatusTypeDef alarmEnableISR(void) {
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0



	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8002632:	1dfb      	adds	r3, r7, #7
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8002638:	4b1d      	ldr	r3, [pc, #116]	@ (80026b0 <alarmEnableISR+0x84>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2201      	movs	r2, #1
 800263e:	4053      	eors	r3, r2
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d003      	beq.n	800264e <alarmEnableISR+0x22>

		userAlarmToggle = true;								// Toggle internal flag to true
 8002646:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <alarmEnableISR+0x84>)
 8002648:	2201      	movs	r2, #1
 800264a:	701a      	strb	r2, [r3, #0]
 800264c:	e008      	b.n	8002660 <alarmEnableISR+0x34>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 800264e:	4b18      	ldr	r3, [pc, #96]	@ (80026b0 <alarmEnableISR+0x84>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <alarmEnableISR+0x32>

		userAlarmToggle = false;							// Toggle internal flag to false
 8002656:	4b16      	ldr	r3, [pc, #88]	@ (80026b0 <alarmEnableISR+0x84>)
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
 800265c:	e000      	b.n	8002660 <alarmEnableISR+0x34>
	}
	else {
		__NOP();							//Code should never reach here.
 800265e:	46c0      	nop			@ (mov r8, r8)
	}

	updateAndDisplayTime();				// Update display with correct decimal point
 8002660:	f7ff fdac 	bl	80021bc <updateAndDisplayTime>

	// Reset snooze time
	secondSnooze = false;
 8002664:	4b13      	ldr	r3, [pc, #76]	@ (80026b4 <alarmEnableISR+0x88>)
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]
	snoozeCounter = 0;
 800266a:	4b13      	ldr	r3, [pc, #76]	@ (80026b8 <alarmEnableISR+0x8c>)
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]

	// Stop snooze timer in case it is going
	HAL_TIM_Base_Stop_IT(timerSnooze);
 8002670:	4b12      	ldr	r3, [pc, #72]	@ (80026bc <alarmEnableISR+0x90>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	0018      	movs	r0, r3
 8002676:	f005 ff7d 	bl	8008574 <HAL_TIM_Base_Stop_IT>
	timerSnooze->Instance->CNT &= 0xFFFF0000;
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <alarmEnableISR+0x90>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002682:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <alarmEnableISR+0x90>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	0c12      	lsrs	r2, r2, #16
 800268a:	0412      	lsls	r2, r2, #16
 800268c:	625a      	str	r2, [r3, #36]	@ 0x24
	timerSnooze->Instance->SR &= 0xFFFC;
 800268e:	4b0b      	ldr	r3, [pc, #44]	@ (80026bc <alarmEnableISR+0x90>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	691a      	ldr	r2, [r3, #16]
 8002696:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <alarmEnableISR+0x90>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4908      	ldr	r1, [pc, #32]	@ (80026c0 <alarmEnableISR+0x94>)
 800269e:	400a      	ands	r2, r1
 80026a0:	611a      	str	r2, [r3, #16]

	return halRet;
 80026a2:	1dfb      	adds	r3, r7, #7
 80026a4:	781b      	ldrb	r3, [r3, #0]

}
 80026a6:	0018      	movs	r0, r3
 80026a8:	46bd      	mov	sp, r7
 80026aa:	b002      	add	sp, #8
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	46c0      	nop			@ (mov r8, r8)
 80026b0:	200000b5 	.word	0x200000b5
 80026b4:	20000406 	.word	0x20000406
 80026b8:	20000404 	.word	0x20000404
 80026bc:	20000070 	.word	0x20000070
 80026c0:	0000fffc 	.word	0x0000fffc

080026c4 <alarmSetISR>:
 * Delays for 3 seconds, checks if alarm set button is still pressed.
 * If it is, allow user to set the new alarm time
 * and blink display to indicate this
 *
 */
HAL_StatusTypeDef alarmSetISR(void) {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0



	HAL_StatusTypeDef halRet = HAL_OK;
 80026ca:	1c7b      	adds	r3, r7, #1
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for 3 seconds to see if alarm set button is still pressed
	 */

	// Delay for 3 * 1s intervals
	for(uint8_t i = 0; i < 3; i++) {
 80026d0:	1dfb      	adds	r3, r7, #7
 80026d2:	2200      	movs	r2, #0
 80026d4:	701a      	strb	r2, [r3, #0]
 80026d6:	e01a      	b.n	800270e <alarmSetISR+0x4a>

		HAL_TIM_Base_Stop(timerDelay);
 80026d8:	4b65      	ldr	r3, [pc, #404]	@ (8002870 <alarmSetISR+0x1ac>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	0018      	movs	r0, r3
 80026de:	f005 fecf 	bl	8008480 <HAL_TIM_Base_Stop>
		timerDelay->Instance->CNT = 0;						// Reset timer base
 80026e2:	4b63      	ldr	r3, [pc, #396]	@ (8002870 <alarmSetISR+0x1ac>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2200      	movs	r2, #0
 80026ea:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80026ec:	4b60      	ldr	r3, [pc, #384]	@ (8002870 <alarmSetISR+0x1ac>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	0018      	movs	r0, r3
 80026f2:	f005 fe79 	bl	80083e8 <HAL_TIM_Base_Start>
	//	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to

		do {

		} while(__HAL_TIM_GET_COUNTER(timerDelay) < (65535));
 80026f6:	4b5e      	ldr	r3, [pc, #376]	@ (8002870 <alarmSetISR+0x1ac>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	4a5d      	ldr	r2, [pc, #372]	@ (8002874 <alarmSetISR+0x1b0>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d9f8      	bls.n	80026f6 <alarmSetISR+0x32>
	for(uint8_t i = 0; i < 3; i++) {
 8002704:	1dfb      	adds	r3, r7, #7
 8002706:	781a      	ldrb	r2, [r3, #0]
 8002708:	1dfb      	adds	r3, r7, #7
 800270a:	3201      	adds	r2, #1
 800270c:	701a      	strb	r2, [r3, #0]
 800270e:	1dfb      	adds	r3, r7, #7
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d9e0      	bls.n	80026d8 <alarmSetISR+0x14>
	}

	// If button is still pressed, we are in alarm set mode.
	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8002716:	4b58      	ldr	r3, [pc, #352]	@ (8002878 <alarmSetISR+0x1b4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2280      	movs	r2, #128	@ 0x80
 800271c:	0212      	lsls	r2, r2, #8
 800271e:	0011      	movs	r1, r2
 8002720:	0018      	movs	r0, r3
 8002722:	f001 fe2b 	bl	800437c <HAL_GPIO_ReadPin>
 8002726:	1e03      	subs	r3, r0, #0
 8002728:	d120      	bne.n	800276c <alarmSetISR+0xa8>
		alarmSetMode = true;
 800272a:	4b54      	ldr	r3, [pc, #336]	@ (800287c <alarmSetISR+0x1b8>)
 800272c:	2201      	movs	r2, #1
 800272e:	701a      	strb	r2, [r3, #0]
	 * alarm set process until the button is pressed again
	 */


	// Reset Timer
	HAL_TIM_Base_Stop(timerDelay);
 8002730:	4b4f      	ldr	r3, [pc, #316]	@ (8002870 <alarmSetISR+0x1ac>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	0018      	movs	r0, r3
 8002736:	f005 fea3 	bl	8008480 <HAL_TIM_Base_Stop>
	timerDelay->Instance->CNT = 0;
 800273a:	4b4d      	ldr	r3, [pc, #308]	@ (8002870 <alarmSetISR+0x1ac>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2200      	movs	r2, #0
 8002742:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8002744:	4b4a      	ldr	r3, [pc, #296]	@ (8002870 <alarmSetISR+0x1ac>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	0018      	movs	r0, r3
 800274a:	f005 fe4d 	bl	80083e8 <HAL_TIM_Base_Start>
	uint16_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800274e:	4b48      	ldr	r3, [pc, #288]	@ (8002870 <alarmSetISR+0x1ac>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002756:	1d3b      	adds	r3, r7, #4
 8002758:	801a      	strh	r2, [r3, #0]

	bool alarmSetButtonReset = false;
 800275a:	1cfb      	adds	r3, r7, #3
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {
 8002760:	4b46      	ldr	r3, [pc, #280]	@ (800287c <alarmSetISR+0x1b8>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d100      	bne.n	800276a <alarmSetISR+0xa6>
 8002768:	e078      	b.n	800285c <alarmSetISR+0x198>
 800276a:	e002      	b.n	8002772 <alarmSetISR+0xae>
		return halRet;
 800276c:	1c7b      	adds	r3, r7, #1
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	e079      	b.n	8002866 <alarmSetISR+0x1a2>

		// If we were in second snooze mode, kill it.

		secondSnooze = false;
 8002772:	4b43      	ldr	r3, [pc, #268]	@ (8002880 <alarmSetISR+0x1bc>)
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]
		snoozeCounter = 0;
 8002778:	4b42      	ldr	r3, [pc, #264]	@ (8002884 <alarmSetISR+0x1c0>)
 800277a:	2200      	movs	r2, #0
 800277c:	701a      	strb	r2, [r3, #0]

		// Stop snooze timer in case it is going
		HAL_TIM_Base_Stop_IT(timerSnooze);
 800277e:	4b42      	ldr	r3, [pc, #264]	@ (8002888 <alarmSetISR+0x1c4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	0018      	movs	r0, r3
 8002784:	f005 fef6 	bl	8008574 <HAL_TIM_Base_Stop_IT>
		timerSnooze->Instance->CNT &= 0xFFFF0000;
 8002788:	4b3f      	ldr	r3, [pc, #252]	@ (8002888 <alarmSetISR+0x1c4>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002790:	4b3d      	ldr	r3, [pc, #244]	@ (8002888 <alarmSetISR+0x1c4>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	0c12      	lsrs	r2, r2, #16
 8002798:	0412      	lsls	r2, r2, #16
 800279a:	625a      	str	r2, [r3, #36]	@ 0x24
		timerSnooze->Instance->SR &= 0xFFFC;
 800279c:	4b3a      	ldr	r3, [pc, #232]	@ (8002888 <alarmSetISR+0x1c4>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	691a      	ldr	r2, [r3, #16]
 80027a4:	4b38      	ldr	r3, [pc, #224]	@ (8002888 <alarmSetISR+0x1c4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4938      	ldr	r1, [pc, #224]	@ (800288c <alarmSetISR+0x1c8>)
 80027ac:	400a      	ands	r2, r1
 80027ae:	611a      	str	r2, [r3, #16]


		bool displayBlink = false;
 80027b0:	1cbb      	adds	r3, r7, #2
 80027b2:	2200      	movs	r2, #0
 80027b4:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			// Check to make sure the user has released the set button from the initial hold
			if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_SET) {
 80027b6:	4b30      	ldr	r3, [pc, #192]	@ (8002878 <alarmSetISR+0x1b4>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2280      	movs	r2, #128	@ 0x80
 80027bc:	0212      	lsls	r2, r2, #8
 80027be:	0011      	movs	r1, r2
 80027c0:	0018      	movs	r0, r3
 80027c2:	f001 fddb 	bl	800437c <HAL_GPIO_ReadPin>
 80027c6:	0003      	movs	r3, r0
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d102      	bne.n	80027d2 <alarmSetISR+0x10e>
				alarmSetButtonReset = true;
 80027cc:	1cfb      	adds	r3, r7, #3
 80027ce:	2201      	movs	r2, #1
 80027d0:	701a      	strb	r2, [r3, #0]
			}

			updateAndDisplayAlarm();
 80027d2:	f7ff fd2d 	bl	8002230 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80027d6:	4b26      	ldr	r3, [pc, #152]	@ (8002870 <alarmSetISR+0x1ac>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027de:	1d3b      	adds	r3, r7, #4
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	1ad2      	subs	r2, r2, r3
 80027e4:	2380      	movs	r3, #128	@ 0x80
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d31b      	bcc.n	8002824 <alarmSetISR+0x160>

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 80027ec:	1cbb      	adds	r3, r7, #2
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	4a27      	ldr	r2, [pc, #156]	@ (8002890 <alarmSetISR+0x1cc>)
 80027f2:	5cd3      	ldrb	r3, [r2, r3]
 80027f4:	0018      	movs	r0, r3
 80027f6:	f000 fc73 	bl	80030e0 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 80027fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002870 <alarmSetISR+0x1ac>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	801a      	strh	r2, [r3, #0]
				displayBlink = !displayBlink;
 8002806:	1cbb      	adds	r3, r7, #2
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	1e5a      	subs	r2, r3, #1
 800280c:	4193      	sbcs	r3, r2
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2201      	movs	r2, #1
 8002812:	4053      	eors	r3, r2
 8002814:	b2db      	uxtb	r3, r3
 8002816:	001a      	movs	r2, r3
 8002818:	1cbb      	adds	r3, r7, #2
 800281a:	701a      	strb	r2, [r3, #0]
 800281c:	781a      	ldrb	r2, [r3, #0]
 800281e:	2101      	movs	r1, #1
 8002820:	400a      	ands	r2, r1
 8002822:	701a      	strb	r2, [r3, #0]

			}

		}while((HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET)
 8002824:	4b14      	ldr	r3, [pc, #80]	@ (8002878 <alarmSetISR+0x1b4>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2280      	movs	r2, #128	@ 0x80
 800282a:	0212      	lsls	r2, r2, #8
 800282c:	0011      	movs	r1, r2
 800282e:	0018      	movs	r0, r3
 8002830:	f001 fda4 	bl	800437c <HAL_GPIO_ReadPin>
 8002834:	1e03      	subs	r3, r0, #0
				|| !alarmSetButtonReset);
 8002836:	d1be      	bne.n	80027b6 <alarmSetISR+0xf2>
 8002838:	1cfb      	adds	r3, r7, #3
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2201      	movs	r2, #1
 800283e:	4053      	eors	r3, r2
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1b7      	bne.n	80027b6 <alarmSetISR+0xf2>

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 8002846:	2332      	movs	r3, #50	@ 0x32
 8002848:	0018      	movs	r0, r3
 800284a:	f000 fc49 	bl	80030e0 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 800284e:	4b08      	ldr	r3, [pc, #32]	@ (8002870 <alarmSetISR+0x1ac>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	0018      	movs	r0, r3
 8002854:	f005 fe14 	bl	8008480 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8002858:	f7ff fcb0 	bl	80021bc <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 800285c:	4b07      	ldr	r3, [pc, #28]	@ (800287c <alarmSetISR+0x1b8>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8002862:	1c7b      	adds	r3, r7, #1
 8002864:	781b      	ldrb	r3, [r3, #0]

}
 8002866:	0018      	movs	r0, r3
 8002868:	46bd      	mov	sp, r7
 800286a:	b002      	add	sp, #8
 800286c:	bd80      	pop	{r7, pc}
 800286e:	46c0      	nop			@ (mov r8, r8)
 8002870:	2000006c 	.word	0x2000006c
 8002874:	0000fffe 	.word	0x0000fffe
 8002878:	20000004 	.word	0x20000004
 800287c:	20000405 	.word	0x20000405
 8002880:	20000406 	.word	0x20000406
 8002884:	20000404 	.word	0x20000404
 8002888:	20000070 	.word	0x20000070
 800288c:	0000fffc 	.word	0x0000fffc
 8002890:	080094c8 	.word	0x080094c8

08002894 <hourSetISR>:

/*
 * Increment either user alarm hour value or RTC hour value
 */
HAL_StatusTypeDef hourSetISR(void) {
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0



	HAL_StatusTypeDef halRet = HAL_OK;
 800289a:	1dfb      	adds	r3, r7, #7
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80028a0:	4b0e      	ldr	r3, [pc, #56]	@ (80028dc <hourSetISR+0x48>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <hourSetISR+0x1a>

		alarmHourInc();
 80028a8:	f000 f8a0 	bl	80029ec <alarmHourInc>
 80028ac:	e00f      	b.n	80028ce <hourSetISR+0x3a>

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 80028ae:	f000 f8cd 	bl	8002a4c <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80028b2:	490b      	ldr	r1, [pc, #44]	@ (80028e0 <hourSetISR+0x4c>)
 80028b4:	4b0b      	ldr	r3, [pc, #44]	@ (80028e4 <hourSetISR+0x50>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	0018      	movs	r0, r3
 80028ba:	f004 f8f3 	bl	8006aa4 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 80028be:	f7ff fc7d 	bl	80021bc <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80028c2:	4a09      	ldr	r2, [pc, #36]	@ (80028e8 <hourSetISR+0x54>)
 80028c4:	4906      	ldr	r1, [pc, #24]	@ (80028e0 <hourSetISR+0x4c>)
 80028c6:	4b07      	ldr	r3, [pc, #28]	@ (80028e4 <hourSetISR+0x50>)
 80028c8:	0018      	movs	r0, r3
 80028ca:	f7fe fef1 	bl	80016b0 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80028ce:	1dfb      	adds	r3, r7, #7
 80028d0:	781b      	ldrb	r3, [r3, #0]

}
 80028d2:	0018      	movs	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b002      	add	sp, #8
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	46c0      	nop			@ (mov r8, r8)
 80028dc:	20000405 	.word	0x20000405
 80028e0:	200000b8 	.word	0x200000b8
 80028e4:	200001d8 	.word	0x200001d8
 80028e8:	200000cc 	.word	0x200000cc

080028ec <minuteSetISR>:

/*
 * Increment either user alarm minute value or RTC minute value
 */
HAL_StatusTypeDef minuteSetISR(void) {
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b08c      	sub	sp, #48	@ 0x30
 80028f0:	af00      	add	r7, sp, #0



	HAL_StatusTypeDef halRet = HAL_OK;
 80028f2:	232f      	movs	r3, #47	@ 0x2f
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	2200      	movs	r2, #0
 80028f8:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80028fa:	4b24      	ldr	r3, [pc, #144]	@ (800298c <minuteSetISR+0xa0>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d002      	beq.n	8002908 <minuteSetISR+0x1c>

		alarmMinuteInc();
 8002902:	f000 f8e3 	bl	8002acc <alarmMinuteInc>
 8002906:	e03a      	b.n	800297e <minuteSetISR+0x92>

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 8002908:	f000 f8fe 	bl	8002b08 <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800290c:	4920      	ldr	r1, [pc, #128]	@ (8002990 <minuteSetISR+0xa4>)
 800290e:	4b21      	ldr	r3, [pc, #132]	@ (8002994 <minuteSetISR+0xa8>)
 8002910:	2200      	movs	r2, #0
 8002912:	0018      	movs	r0, r3
 8002914:	f004 f8c6 	bl	8006aa4 <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 8002918:	1d3b      	adds	r3, r7, #4
 800291a:	0018      	movs	r0, r3
 800291c:	2328      	movs	r3, #40	@ 0x28
 800291e:	001a      	movs	r2, r3
 8002920:	2100      	movs	r1, #0
 8002922:	f006 fd77 	bl	8009414 <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8002926:	2380      	movs	r3, #128	@ 0x80
 8002928:	005a      	lsls	r2, r3, #1
 800292a:	1d39      	adds	r1, r7, #4
 800292c:	4819      	ldr	r0, [pc, #100]	@ (8002994 <minuteSetISR+0xa8>)
 800292e:	2300      	movs	r3, #0
 8002930:	f004 fb4a 	bl	8006fc8 <HAL_RTC_GetAlarm>
		getRTCTime(&hrtc, &currTime, &currDate);
 8002934:	4a18      	ldr	r2, [pc, #96]	@ (8002998 <minuteSetISR+0xac>)
 8002936:	4916      	ldr	r1, [pc, #88]	@ (8002990 <minuteSetISR+0xa4>)
 8002938:	4b16      	ldr	r3, [pc, #88]	@ (8002994 <minuteSetISR+0xa8>)
 800293a:	0018      	movs	r0, r3
 800293c:	f7fe feb8 	bl	80016b0 <getRTCTime>

		if(currTime.Minutes > 58) {
 8002940:	4b13      	ldr	r3, [pc, #76]	@ (8002990 <minuteSetISR+0xa4>)
 8002942:	785b      	ldrb	r3, [r3, #1]
 8002944:	2b3a      	cmp	r3, #58	@ 0x3a
 8002946:	d903      	bls.n	8002950 <minuteSetISR+0x64>

			sAlarm.AlarmTime.Minutes = 0;
 8002948:	1d3b      	adds	r3, r7, #4
 800294a:	2200      	movs	r2, #0
 800294c:	705a      	strb	r2, [r3, #1]
 800294e:	e005      	b.n	800295c <minuteSetISR+0x70>

		} else {

			sAlarm.AlarmTime.Minutes = currTime.Minutes + 1;
 8002950:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <minuteSetISR+0xa4>)
 8002952:	785b      	ldrb	r3, [r3, #1]
 8002954:	3301      	adds	r3, #1
 8002956:	b2da      	uxtb	r2, r3
 8002958:	1d3b      	adds	r3, r7, #4
 800295a:	705a      	strb	r2, [r3, #1]

		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 800295c:	46c0      	nop			@ (mov r8, r8)
 800295e:	1d39      	adds	r1, r7, #4
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <minuteSetISR+0xa8>)
 8002962:	2200      	movs	r2, #0
 8002964:	0018      	movs	r0, r3
 8002966:	f004 f9ef 	bl	8006d48 <HAL_RTC_SetAlarm_IT>
 800296a:	1e03      	subs	r3, r0, #0
 800296c:	d1f7      	bne.n	800295e <minuteSetISR+0x72>

		updateAndDisplayTime();
 800296e:	f7ff fc25 	bl	80021bc <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8002972:	4a09      	ldr	r2, [pc, #36]	@ (8002998 <minuteSetISR+0xac>)
 8002974:	4906      	ldr	r1, [pc, #24]	@ (8002990 <minuteSetISR+0xa4>)
 8002976:	4b07      	ldr	r3, [pc, #28]	@ (8002994 <minuteSetISR+0xa8>)
 8002978:	0018      	movs	r0, r3
 800297a:	f7fe fe99 	bl	80016b0 <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 800297e:	232f      	movs	r3, #47	@ 0x2f
 8002980:	18fb      	adds	r3, r7, r3
 8002982:	781b      	ldrb	r3, [r3, #0]
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	b00c      	add	sp, #48	@ 0x30
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000405 	.word	0x20000405
 8002990:	200000b8 	.word	0x200000b8
 8002994:	200001d8 	.word	0x200001d8
 8002998:	200000cc 	.word	0x200000cc

0800299c <timeFormatSwitchISR>:

/*
 * Switch hour format (12 or 24 hr)
 */
HAL_StatusTypeDef timeFormatSwitchISR(void) {
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80029a2:	1dfb      	adds	r3, r7, #7
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]

	// Determine which time format we will be using
	if(HAL_GPIO_ReadPin(timeFormatSwitchPort, timeFormatSwitchPin) == userTimeFormatGPIO_12) {
 80029a8:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <timeFormatSwitchISR+0x44>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2210      	movs	r2, #16
 80029ae:	0011      	movs	r1, r2
 80029b0:	0018      	movs	r0, r3
 80029b2:	f001 fce3 	bl	800437c <HAL_GPIO_ReadPin>
 80029b6:	0003      	movs	r3, r0
 80029b8:	001a      	movs	r2, r3
 80029ba:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <timeFormatSwitchISR+0x48>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d103      	bne.n	80029ca <timeFormatSwitchISR+0x2e>
	  userTimeFormat = RTC_HOURFORMAT_12;
 80029c2:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <timeFormatSwitchISR+0x4c>)
 80029c4:	2240      	movs	r2, #64	@ 0x40
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	e002      	b.n	80029d0 <timeFormatSwitchISR+0x34>
	}
	else {
	  userTimeFormat = RTC_HOURFORMAT_24;
 80029ca:	4b07      	ldr	r3, [pc, #28]	@ (80029e8 <timeFormatSwitchISR+0x4c>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
	}

	updateAndDisplayTime();
 80029d0:	f7ff fbf4 	bl	80021bc <updateAndDisplayTime>

	return halRet;
 80029d4:	1dfb      	adds	r3, r7, #7
 80029d6:	781b      	ldrb	r3, [r3, #0]

}
 80029d8:	0018      	movs	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	b002      	add	sp, #8
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	20000008 	.word	0x20000008
 80029e4:	20000040 	.word	0x20000040
 80029e8:	200000e8 	.word	0x200000e8

080029ec <alarmHourInc>:

/*
 * Increment user alarm time hour
 */
void alarmHourInc(void) {
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 80029f0:	4b15      	ldr	r3, [pc, #84]	@ (8002a48 <alarmHourInc+0x5c>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b0b      	cmp	r3, #11
 80029f6:	d903      	bls.n	8002a00 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 80029f8:	4b13      	ldr	r3, [pc, #76]	@ (8002a48 <alarmHourInc+0x5c>)
 80029fa:	2201      	movs	r2, #1
 80029fc:	701a      	strb	r2, [r3, #0]
 80029fe:	e01e      	b.n	8002a3e <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours == 11) {
 8002a00:	4b11      	ldr	r3, [pc, #68]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	2b0b      	cmp	r3, #11
 8002a06:	d10e      	bne.n	8002a26 <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8002a08:	4b0f      	ldr	r3, [pc, #60]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a0a:	78db      	ldrb	r3, [r3, #3]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d103      	bne.n	8002a18 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8002a10:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a12:	2201      	movs	r2, #1
 8002a14:	70da      	strb	r2, [r3, #3]
 8002a16:	e002      	b.n	8002a1e <alarmHourInc+0x32>
		}
		else {
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8002a18:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	70da      	strb	r2, [r3, #3]
		}
		userAlarmTime.Hours = 12;
 8002a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a20:	220c      	movs	r2, #12
 8002a22:	701a      	strb	r2, [r3, #0]
 8002a24:	e00b      	b.n	8002a3e <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours < 11) {
 8002a26:	4b08      	ldr	r3, [pc, #32]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b0a      	cmp	r3, #10
 8002a2c:	d806      	bhi.n	8002a3c <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	3301      	adds	r3, #1
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	4b04      	ldr	r3, [pc, #16]	@ (8002a48 <alarmHourInc+0x5c>)
 8002a38:	701a      	strb	r2, [r3, #0]
 8002a3a:	e000      	b.n	8002a3e <alarmHourInc+0x52>
	}
	else {
		__NOP();
 8002a3c:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8002a3e:	f000 f8e1 	bl	8002c04 <updateRTCBackupReg>

}
 8002a42:	46c0      	nop			@ (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	200000d0 	.word	0x200000d0

08002a4c <currHourInc>:

/*
 * Increment current time hour
 */
void currHourInc(void) {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8002a50:	4a1a      	ldr	r2, [pc, #104]	@ (8002abc <currHourInc+0x70>)
 8002a52:	491b      	ldr	r1, [pc, #108]	@ (8002ac0 <currHourInc+0x74>)
 8002a54:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <currHourInc+0x78>)
 8002a56:	0018      	movs	r0, r3
 8002a58:	f7fe fe2a 	bl	80016b0 <getRTCTime>

	if(currTime.Hours >= 12) {
 8002a5c:	4b18      	ldr	r3, [pc, #96]	@ (8002ac0 <currHourInc+0x74>)
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b0b      	cmp	r3, #11
 8002a62:	d903      	bls.n	8002a6c <currHourInc+0x20>
		currTime.Hours = 1;
 8002a64:	4b16      	ldr	r3, [pc, #88]	@ (8002ac0 <currHourInc+0x74>)
 8002a66:	2201      	movs	r2, #1
 8002a68:	701a      	strb	r2, [r3, #0]
 8002a6a:	e01e      	b.n	8002aaa <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 8002a6c:	4b14      	ldr	r3, [pc, #80]	@ (8002ac0 <currHourInc+0x74>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b0b      	cmp	r3, #11
 8002a72:	d10e      	bne.n	8002a92 <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8002a74:	4b12      	ldr	r3, [pc, #72]	@ (8002ac0 <currHourInc+0x74>)
 8002a76:	78db      	ldrb	r3, [r3, #3]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d103      	bne.n	8002a84 <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8002a7c:	4b10      	ldr	r3, [pc, #64]	@ (8002ac0 <currHourInc+0x74>)
 8002a7e:	2201      	movs	r2, #1
 8002a80:	70da      	strb	r2, [r3, #3]
 8002a82:	e002      	b.n	8002a8a <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8002a84:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac0 <currHourInc+0x74>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 8002a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac0 <currHourInc+0x74>)
 8002a8c:	220c      	movs	r2, #12
 8002a8e:	701a      	strb	r2, [r3, #0]
 8002a90:	e00b      	b.n	8002aaa <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 8002a92:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac8 <currHourInc+0x7c>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b0a      	cmp	r3, #10
 8002a98:	d806      	bhi.n	8002aa8 <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 8002a9a:	4b09      	ldr	r3, [pc, #36]	@ (8002ac0 <currHourInc+0x74>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	4b07      	ldr	r3, [pc, #28]	@ (8002ac0 <currHourInc+0x74>)
 8002aa4:	701a      	strb	r2, [r3, #0]
 8002aa6:	e000      	b.n	8002aaa <currHourInc+0x5e>
	}
	else {
		__NOP();
 8002aa8:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8002aaa:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <currHourInc+0x74>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8002ab0:	4b03      	ldr	r3, [pc, #12]	@ (8002ac0 <currHourInc+0x74>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]

}
 8002ab6:	46c0      	nop			@ (mov r8, r8)
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	200000cc 	.word	0x200000cc
 8002ac0:	200000b8 	.word	0x200000b8
 8002ac4:	200001d8 	.word	0x200001d8
 8002ac8:	200000d0 	.word	0x200000d0

08002acc <alarmMinuteInc>:

/*
 * Increment User alarm time minute
 */
void alarmMinuteInc(void) {
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 8002ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <alarmMinuteInc+0x38>)
 8002ad2:	785b      	ldrb	r3, [r3, #1]
 8002ad4:	2b3a      	cmp	r3, #58	@ 0x3a
 8002ad6:	d903      	bls.n	8002ae0 <alarmMinuteInc+0x14>
		/*
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		//alarmHourInc();
		userAlarmTime.Minutes = 0;
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b04 <alarmMinuteInc+0x38>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	705a      	strb	r2, [r3, #1]
 8002ade:	e00b      	b.n	8002af8 <alarmMinuteInc+0x2c>
	}
	else if(userAlarmTime.Minutes < 59) {
 8002ae0:	4b08      	ldr	r3, [pc, #32]	@ (8002b04 <alarmMinuteInc+0x38>)
 8002ae2:	785b      	ldrb	r3, [r3, #1]
 8002ae4:	2b3a      	cmp	r3, #58	@ 0x3a
 8002ae6:	d806      	bhi.n	8002af6 <alarmMinuteInc+0x2a>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <alarmMinuteInc+0x38>)
 8002aea:	785b      	ldrb	r3, [r3, #1]
 8002aec:	3301      	adds	r3, #1
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	4b04      	ldr	r3, [pc, #16]	@ (8002b04 <alarmMinuteInc+0x38>)
 8002af2:	705a      	strb	r2, [r3, #1]
 8002af4:	e000      	b.n	8002af8 <alarmMinuteInc+0x2c>
	}
	else {
		__NOP();
 8002af6:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8002af8:	f000 f884 	bl	8002c04 <updateRTCBackupReg>

}
 8002afc:	46c0      	nop			@ (mov r8, r8)
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	46c0      	nop			@ (mov r8, r8)
 8002b04:	200000d0 	.word	0x200000d0

08002b08 <currMinuteInc>:

/*
 * Increment current time minute
 */
void currMinuteInc(void) {
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8002b0c:	4a11      	ldr	r2, [pc, #68]	@ (8002b54 <currMinuteInc+0x4c>)
 8002b0e:	4912      	ldr	r1, [pc, #72]	@ (8002b58 <currMinuteInc+0x50>)
 8002b10:	4b12      	ldr	r3, [pc, #72]	@ (8002b5c <currMinuteInc+0x54>)
 8002b12:	0018      	movs	r0, r3
 8002b14:	f7fe fdcc 	bl	80016b0 <getRTCTime>

	if(currTime.Minutes >= 59) {
 8002b18:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <currMinuteInc+0x50>)
 8002b1a:	785b      	ldrb	r3, [r3, #1]
 8002b1c:	2b3a      	cmp	r3, #58	@ 0x3a
 8002b1e:	d903      	bls.n	8002b28 <currMinuteInc+0x20>
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		// currHourInc();

		currTime.Minutes = 0;
 8002b20:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <currMinuteInc+0x50>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	705a      	strb	r2, [r3, #1]
 8002b26:	e00b      	b.n	8002b40 <currMinuteInc+0x38>
	}
	else if(currTime.Minutes < 59) {
 8002b28:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <currMinuteInc+0x50>)
 8002b2a:	785b      	ldrb	r3, [r3, #1]
 8002b2c:	2b3a      	cmp	r3, #58	@ 0x3a
 8002b2e:	d806      	bhi.n	8002b3e <currMinuteInc+0x36>
		currTime.Minutes = currTime.Minutes + 1;
 8002b30:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <currMinuteInc+0x50>)
 8002b32:	785b      	ldrb	r3, [r3, #1]
 8002b34:	3301      	adds	r3, #1
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	4b07      	ldr	r3, [pc, #28]	@ (8002b58 <currMinuteInc+0x50>)
 8002b3a:	705a      	strb	r2, [r3, #1]
 8002b3c:	e000      	b.n	8002b40 <currMinuteInc+0x38>
	}
	else {
		__NOP();
 8002b3e:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8002b40:	4b05      	ldr	r3, [pc, #20]	@ (8002b58 <currMinuteInc+0x50>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8002b46:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <currMinuteInc+0x50>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	609a      	str	r2, [r3, #8]

}
 8002b4c:	46c0      	nop			@ (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	46c0      	nop			@ (mov r8, r8)
 8002b54:	200000cc 	.word	0x200000cc
 8002b58:	200000b8 	.word	0x200000b8
 8002b5c:	200001d8 	.word	0x200001d8

08002b60 <dispFault>:

/*
 * Displays a non-critical fault to indicate reduced functionality
 */
void dispFault(void) {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
 8002b64:	4b05      	ldr	r3, [pc, #20]	@ (8002b7c <dispFault+0x1c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2280      	movs	r2, #128	@ 0x80
 8002b6a:	0151      	lsls	r1, r2, #5
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f001 fc21 	bl	80043b6 <HAL_GPIO_WritePin>
}
 8002b74:	46c0      	nop			@ (mov r8, r8)
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	46c0      	nop			@ (mov r8, r8)
 8002b7c:	20000028 	.word	0x20000028

08002b80 <dispFailure>:

/*
 * Displays a critical failure and ceases all operations
 */
void dispFailure(void) {
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8002b86:	4b1c      	ldr	r3, [pc, #112]	@ (8002bf8 <dispFailure+0x78>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f005 fc78 	bl	8008480 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8002b90:	4b19      	ldr	r3, [pc, #100]	@ (8002bf8 <dispFailure+0x78>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	0018      	movs	r0, r3
 8002b96:	f005 fc27 	bl	80083e8 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8002b9a:	4b17      	ldr	r3, [pc, #92]	@ (8002bf8 <dispFailure+0x78>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba2:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8002ba4:	1cfb      	adds	r3, r7, #3
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8002baa:	4b13      	ldr	r3, [pc, #76]	@ (8002bf8 <dispFailure+0x78>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	4a11      	ldr	r2, [pc, #68]	@ (8002bfc <dispFailure+0x7c>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d9f6      	bls.n	8002baa <dispFailure+0x2a>

			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8002bbc:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <dispFailure+0x80>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2280      	movs	r2, #128	@ 0x80
 8002bc2:	0152      	lsls	r2, r2, #5
 8002bc4:	0011      	movs	r1, r2
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f001 fc12 	bl	80043f0 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8002bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf8 <dispFailure+0x78>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd4:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8002bd6:	1cfb      	adds	r3, r7, #3
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	1e5a      	subs	r2, r3, #1
 8002bdc:	4193      	sbcs	r3, r2
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2201      	movs	r2, #1
 8002be2:	4053      	eors	r3, r2
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	001a      	movs	r2, r3
 8002be8:	1cfb      	adds	r3, r7, #3
 8002bea:	701a      	strb	r2, [r3, #0]
 8002bec:	781a      	ldrb	r2, [r3, #0]
 8002bee:	2101      	movs	r1, #1
 8002bf0:	400a      	ands	r2, r1
 8002bf2:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8002bf4:	e7d9      	b.n	8002baa <dispFailure+0x2a>
 8002bf6:	46c0      	nop			@ (mov r8, r8)
 8002bf8:	2000006c 	.word	0x2000006c
 8002bfc:	00003ffe 	.word	0x00003ffe
 8002c00:	20000028 	.word	0x20000028

08002c04 <updateRTCBackupReg>:
}

/*
 * Updates RTC backup register with user alarm time to be later pulled from in the case of a power outage
 */
void updateRTCBackupReg(void) {
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0

	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, userAlarmTime.Hours);
 8002c08:	4b0e      	ldr	r3, [pc, #56]	@ (8002c44 <updateRTCBackupReg+0x40>)
 8002c0a:	6819      	ldr	r1, [r3, #0]
 8002c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c48 <updateRTCBackupReg+0x44>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	001a      	movs	r2, r3
 8002c12:	4b0e      	ldr	r3, [pc, #56]	@ (8002c4c <updateRTCBackupReg+0x48>)
 8002c14:	0018      	movs	r0, r3
 8002c16:	f004 fc36 	bl	8007486 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, userAlarmTime.Minutes);
 8002c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c50 <updateRTCBackupReg+0x4c>)
 8002c1c:	6819      	ldr	r1, [r3, #0]
 8002c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c48 <updateRTCBackupReg+0x44>)
 8002c20:	785b      	ldrb	r3, [r3, #1]
 8002c22:	001a      	movs	r2, r3
 8002c24:	4b09      	ldr	r3, [pc, #36]	@ (8002c4c <updateRTCBackupReg+0x48>)
 8002c26:	0018      	movs	r0, r3
 8002c28:	f004 fc2d 	bl	8007486 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, userAlarmTime.TimeFormat);
 8002c2c:	4b09      	ldr	r3, [pc, #36]	@ (8002c54 <updateRTCBackupReg+0x50>)
 8002c2e:	6819      	ldr	r1, [r3, #0]
 8002c30:	4b05      	ldr	r3, [pc, #20]	@ (8002c48 <updateRTCBackupReg+0x44>)
 8002c32:	78db      	ldrb	r3, [r3, #3]
 8002c34:	001a      	movs	r2, r3
 8002c36:	4b05      	ldr	r3, [pc, #20]	@ (8002c4c <updateRTCBackupReg+0x48>)
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f004 fc24 	bl	8007486 <HAL_RTCEx_BKUPWrite>

}
 8002c3e:	46c0      	nop			@ (mov r8, r8)
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	200000e4 	.word	0x200000e4
 8002c48:	200000d0 	.word	0x200000d0
 8002c4c:	200001d8 	.word	0x200001d8
 8002c50:	20000034 	.word	0x20000034
 8002c54:	20000038 	.word	0x20000038

08002c58 <conv2Mil>:

/*
 * Converts the time in an AM/PM RTC time to 24-hour time
 * Returns this time in an RTC Time Def object
 */
RTC_TimeTypeDef conv2Mil(RTC_TimeTypeDef *oldTime) {
 8002c58:	b5b0      	push	{r4, r5, r7, lr}
 8002c5a:	b088      	sub	sp, #32
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]

	RTC_TimeTypeDef convertedTime = *oldTime;
 8002c62:	250c      	movs	r5, #12
 8002c64:	197b      	adds	r3, r7, r5
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002c6a:	c313      	stmia	r3!, {r0, r1, r4}
 8002c6c:	ca03      	ldmia	r2!, {r0, r1}
 8002c6e:	c303      	stmia	r3!, {r0, r1}

	// If we are in PM, increment hours by 12 (but not if it is 12 p.m.)
	if(oldTime->TimeFormat == RTC_HOURFORMAT12_PM && oldTime->Hours != 12) {
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	78db      	ldrb	r3, [r3, #3]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d10a      	bne.n	8002c8e <conv2Mil+0x36>
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b0c      	cmp	r3, #12
 8002c7e:	d006      	beq.n	8002c8e <conv2Mil+0x36>
		convertedTime.Hours += 12;
 8002c80:	197b      	adds	r3, r7, r5
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	330c      	adds	r3, #12
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	197b      	adds	r3, r7, r5
 8002c8a:	701a      	strb	r2, [r3, #0]
 8002c8c:	e00b      	b.n	8002ca6 <conv2Mil+0x4e>
	}
	// If we are in AM and the hours are 12, set hours to 0.
	else if(oldTime->TimeFormat == RTC_HOURFORMAT12_AM && oldTime->Hours == 12) {
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	78db      	ldrb	r3, [r3, #3]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d107      	bne.n	8002ca6 <conv2Mil+0x4e>
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b0c      	cmp	r3, #12
 8002c9c:	d103      	bne.n	8002ca6 <conv2Mil+0x4e>
		convertedTime.Hours = 0;
 8002c9e:	230c      	movs	r3, #12
 8002ca0:	18fb      	adds	r3, r7, r3
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	701a      	strb	r2, [r3, #0]
	else { // No change

	}

	// Make the update and display time function think that it is AM always
	convertedTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8002ca6:	210c      	movs	r1, #12
 8002ca8:	187b      	adds	r3, r7, r1
 8002caa:	2200      	movs	r2, #0
 8002cac:	70da      	strb	r2, [r3, #3]

	return convertedTime;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	187a      	adds	r2, r7, r1
 8002cb2:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cb4:	c313      	stmia	r3!, {r0, r1, r4}
 8002cb6:	ca03      	ldmia	r2!, {r0, r1}
 8002cb8:	c303      	stmia	r3!, {r0, r1}

}
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b008      	add	sp, #32
 8002cc0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002cc4 <startAudioStream>:

/*
 * Begins DMA streams to pull data from memory, process data, and push to i2s amplifier.
 */
void startAudioStream(void) {
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0

	// Pre-fill TX buffer
	fillTxBuffer(0);
 8002cc8:	2000      	movs	r0, #0
 8002cca:	f000 f843 	bl	8002d54 <fillTxBuffer>
	fillTxBuffer(BUFFER_SIZE);
 8002cce:	2040      	movs	r0, #64	@ 0x40
 8002cd0:	f000 f840 	bl	8002d54 <fillTxBuffer>

	// Start TX DMA stream
	HAL_I2S_Transmit_DMA(&hi2s1, i2sTxBuff, BUFFER_SIZE * 2);
 8002cd4:	4906      	ldr	r1, [pc, #24]	@ (8002cf0 <startAudioStream+0x2c>)
 8002cd6:	4b07      	ldr	r3, [pc, #28]	@ (8002cf4 <startAudioStream+0x30>)
 8002cd8:	2280      	movs	r2, #128	@ 0x80
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f002 fb08 	bl	80052f0 <HAL_I2S_Transmit_DMA>

	// Enable Amplifier
	NAU8315YG_AmpEnable(&i2sAmp);
 8002ce0:	4b05      	ldr	r3, [pc, #20]	@ (8002cf8 <startAudioStream+0x34>)
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	f7fd fe62 	bl	80009ac <NAU8315YG_AmpEnable>

	// Interrupts will take care of the rest.

}
 8002ce8:	46c0      	nop			@ (mov r8, r8)
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	46c0      	nop			@ (mov r8, r8)
 8002cf0:	20000494 	.word	0x20000494
 8002cf4:	20000140 	.word	0x20000140
 8002cf8:	20000444 	.word	0x20000444

08002cfc <stopAudioStream>:

/*
 * Halts DMA streams
 */
void stopAudioStream(void) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0

	// Disable Amplifier
	NAU8315YG_AmpDisable(&i2sAmp);
 8002d00:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <stopAudioStream+0x20>)
 8002d02:	0018      	movs	r0, r3
 8002d04:	f7fd fe66 	bl	80009d4 <NAU8315YG_AmpDisable>

	// Stop DMA Stream
	HAL_I2S_DMAStop(&hi2s1);
 8002d08:	4b05      	ldr	r3, [pc, #20]	@ (8002d20 <stopAudioStream+0x24>)
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f002 fb9c 	bl	8005448 <HAL_I2S_DMAStop>

	// Reset memory address pointer
	flashReadAddr = initialMemoryOffset;
 8002d10:	4b04      	ldr	r3, [pc, #16]	@ (8002d24 <stopAudioStream+0x28>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]

}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20000444 	.word	0x20000444
 8002d20:	20000140 	.word	0x20000140
 8002d24:	20000594 	.word	0x20000594

08002d28 <HAL_I2S_TxHalfCpltCallback>:

/*
 * DMA completion callbacks
 */

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]

	// Fill first half of i2s TX buffer
	fillTxBuffer(0);
 8002d30:	2000      	movs	r0, #0
 8002d32:	f000 f80f 	bl	8002d54 <fillTxBuffer>


}
 8002d36:	46c0      	nop			@ (mov r8, r8)
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	b002      	add	sp, #8
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b082      	sub	sp, #8
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]

	// Fill second half of i2s transmit buffer
	fillTxBuffer(BUFFER_SIZE);
 8002d46:	2040      	movs	r0, #64	@ 0x40
 8002d48:	f000 f804 	bl	8002d54 <fillTxBuffer>


}
 8002d4c:	46c0      	nop			@ (mov r8, r8)
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b002      	add	sp, #8
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <fillTxBuffer>:

void fillTxBuffer(uint16_t offset) {
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	0002      	movs	r2, r0
 8002d5c:	1dbb      	adds	r3, r7, #6
 8002d5e:	801a      	strh	r2, [r3, #0]

	// Read next chunk of audio data, increment flash read address
	W25Q_readData(&spiFlash, flashReadAddr, BUFFER_SIZE, spiRxBuff);
 8002d60:	4b20      	ldr	r3, [pc, #128]	@ (8002de4 <fillTxBuffer+0x90>)
 8002d62:	6819      	ldr	r1, [r3, #0]
 8002d64:	4b20      	ldr	r3, [pc, #128]	@ (8002de8 <fillTxBuffer+0x94>)
 8002d66:	4821      	ldr	r0, [pc, #132]	@ (8002dec <fillTxBuffer+0x98>)
 8002d68:	2240      	movs	r2, #64	@ 0x40
 8002d6a:	f7fe fabf 	bl	80012ec <W25Q_readData>
	flashReadAddr += BUFFER_SIZE;
 8002d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002de4 <fillTxBuffer+0x90>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	3340      	adds	r3, #64	@ 0x40
 8002d74:	001a      	movs	r2, r3
 8002d76:	4b1b      	ldr	r3, [pc, #108]	@ (8002de4 <fillTxBuffer+0x90>)
 8002d78:	601a      	str	r2, [r3, #0]

	// Playing all of a mono file canS-mono-reduced
	 for(uint16_t i = 0; i < BUFFER_SIZE; i += 2) {
 8002d7a:	230e      	movs	r3, #14
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	2200      	movs	r2, #0
 8002d80:	801a      	strh	r2, [r3, #0]
 8002d82:	e01d      	b.n	8002dc0 <fillTxBuffer+0x6c>

		 i2sTxBuff[offset + (i) + 1] = (spiRxBuff[i + 1] << 8) | spiRxBuff[i];
 8002d84:	200e      	movs	r0, #14
 8002d86:	183b      	adds	r3, r7, r0
 8002d88:	881b      	ldrh	r3, [r3, #0]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	4a16      	ldr	r2, [pc, #88]	@ (8002de8 <fillTxBuffer+0x94>)
 8002d8e:	5cd3      	ldrb	r3, [r2, r3]
 8002d90:	021b      	lsls	r3, r3, #8
 8002d92:	b21a      	sxth	r2, r3
 8002d94:	183b      	adds	r3, r7, r0
 8002d96:	881b      	ldrh	r3, [r3, #0]
 8002d98:	4913      	ldr	r1, [pc, #76]	@ (8002de8 <fillTxBuffer+0x94>)
 8002d9a:	5ccb      	ldrb	r3, [r1, r3]
 8002d9c:	b21b      	sxth	r3, r3
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	b219      	sxth	r1, r3
 8002da2:	1dbb      	adds	r3, r7, #6
 8002da4:	881a      	ldrh	r2, [r3, #0]
 8002da6:	183b      	adds	r3, r7, r0
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	18d3      	adds	r3, r2, r3
 8002dac:	1c5a      	adds	r2, r3, #1
 8002dae:	b289      	uxth	r1, r1
 8002db0:	4b0f      	ldr	r3, [pc, #60]	@ (8002df0 <fillTxBuffer+0x9c>)
 8002db2:	0052      	lsls	r2, r2, #1
 8002db4:	52d1      	strh	r1, [r2, r3]
	 for(uint16_t i = 0; i < BUFFER_SIZE; i += 2) {
 8002db6:	183b      	adds	r3, r7, r0
 8002db8:	183a      	adds	r2, r7, r0
 8002dba:	8812      	ldrh	r2, [r2, #0]
 8002dbc:	3202      	adds	r2, #2
 8002dbe:	801a      	strh	r2, [r3, #0]
 8002dc0:	230e      	movs	r3, #14
 8002dc2:	18fb      	adds	r3, r7, r3
 8002dc4:	881b      	ldrh	r3, [r3, #0]
 8002dc6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dc8:	d9dc      	bls.n	8002d84 <fillTxBuffer+0x30>

	 }


	// If we have reached the end of the audio clip, reset flash read address
	if(flashReadAddr > audioAddr_END) {
 8002dca:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <fillTxBuffer+0x90>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a09      	ldr	r2, [pc, #36]	@ (8002df4 <fillTxBuffer+0xa0>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d902      	bls.n	8002dda <fillTxBuffer+0x86>
		flashReadAddr = initialMemoryOffset;
 8002dd4:	4b03      	ldr	r3, [pc, #12]	@ (8002de4 <fillTxBuffer+0x90>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
	}


}
 8002dda:	46c0      	nop			@ (mov r8, r8)
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	b004      	add	sp, #16
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	46c0      	nop			@ (mov r8, r8)
 8002de4:	20000594 	.word	0x20000594
 8002de8:	20000454 	.word	0x20000454
 8002dec:	2000041c 	.word	0x2000041c
 8002df0:	20000494 	.word	0x20000494
 8002df4:	00890e0e 	.word	0x00890e0e

08002df8 <HAL_I2S_ErrorCallback>:

void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s) {
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]

	//TEST?
	__NOP();
 8002e00:	46c0      	nop			@ (mov r8, r8)


}
 8002e02:	46c0      	nop			@ (mov r8, r8)
 8002e04:	46bd      	mov	sp, r7
 8002e06:	b002      	add	sp, #8
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e0e:	b672      	cpsid	i
}
 8002e10:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e12:	46c0      	nop			@ (mov r8, r8)
 8002e14:	e7fd      	b.n	8002e12 <Error_Handler+0x8>
	...

08002e18 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 8002e18:	b5b0      	push	{r4, r5, r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	0005      	movs	r5, r0
 8002e20:	000c      	movs	r4, r1
 8002e22:	0010      	movs	r0, r2
 8002e24:	0019      	movs	r1, r3
 8002e26:	1dbb      	adds	r3, r7, #6
 8002e28:	1c2a      	adds	r2, r5, #0
 8002e2a:	801a      	strh	r2, [r3, #0]
 8002e2c:	1d3b      	adds	r3, r7, #4
 8002e2e:	1c22      	adds	r2, r4, #0
 8002e30:	801a      	strh	r2, [r3, #0]
 8002e32:	1cbb      	adds	r3, r7, #2
 8002e34:	1c02      	adds	r2, r0, #0
 8002e36:	801a      	strh	r2, [r3, #0]
 8002e38:	003b      	movs	r3, r7
 8002e3a:	1c0a      	adds	r2, r1, #0
 8002e3c:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8002e3e:	4b45      	ldr	r3, [pc, #276]	@ (8002f54 <sevSeg_Init+0x13c>)
 8002e40:	1dba      	adds	r2, r7, #6
 8002e42:	8812      	ldrh	r2, [r2, #0]
 8002e44:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8002e46:	4b44      	ldr	r3, [pc, #272]	@ (8002f58 <sevSeg_Init+0x140>)
 8002e48:	1d3a      	adds	r2, r7, #4
 8002e4a:	8812      	ldrh	r2, [r2, #0]
 8002e4c:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8002e4e:	4b43      	ldr	r3, [pc, #268]	@ (8002f5c <sevSeg_Init+0x144>)
 8002e50:	1cba      	adds	r2, r7, #2
 8002e52:	8812      	ldrh	r2, [r2, #0]
 8002e54:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8002e56:	4b42      	ldr	r3, [pc, #264]	@ (8002f60 <sevSeg_Init+0x148>)
 8002e58:	003a      	movs	r2, r7
 8002e5a:	8812      	ldrh	r2, [r2, #0]
 8002e5c:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8002e5e:	4a41      	ldr	r2, [pc, #260]	@ (8002f64 <sevSeg_Init+0x14c>)
 8002e60:	2320      	movs	r3, #32
 8002e62:	18fb      	adds	r3, r7, r3
 8002e64:	881b      	ldrh	r3, [r3, #0]
 8002e66:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8002e68:	4a3f      	ldr	r2, [pc, #252]	@ (8002f68 <sevSeg_Init+0x150>)
 8002e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6c:	0010      	movs	r0, r2
 8002e6e:	0019      	movs	r1, r3
 8002e70:	234c      	movs	r3, #76	@ 0x4c
 8002e72:	001a      	movs	r2, r3
 8002e74:	f006 fafa 	bl	800946c <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8002e78:	4b3c      	ldr	r3, [pc, #240]	@ (8002f6c <sevSeg_Init+0x154>)
 8002e7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e7c:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	e00b      	b.n	8002e9c <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e8a:	18d3      	adds	r3, r2, r3
 8002e8c:	6819      	ldr	r1, [r3, #0]
 8002e8e:	4b38      	ldr	r3, [pc, #224]	@ (8002f70 <sevSeg_Init+0x158>)
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	0092      	lsls	r2, r2, #2
 8002e94:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	60fb      	str	r3, [r7, #12]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	ddf0      	ble.n	8002e84 <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8002ea2:	4b33      	ldr	r3, [pc, #204]	@ (8002f70 <sevSeg_Init+0x158>)
 8002ea4:	6918      	ldr	r0, [r3, #16]
 8002ea6:	4b2f      	ldr	r3, [pc, #188]	@ (8002f64 <sevSeg_Init+0x14c>)
 8002ea8:	8819      	ldrh	r1, [r3, #0]
 8002eaa:	4b32      	ldr	r3, [pc, #200]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	001a      	movs	r2, r3
 8002eb0:	f001 fa81 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8002eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002f70 <sevSeg_Init+0x158>)
 8002eb6:	6918      	ldr	r0, [r3, #16]
 8002eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f64 <sevSeg_Init+0x14c>)
 8002eba:	8819      	ldrh	r1, [r3, #0]
 8002ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002ebe:	785b      	ldrb	r3, [r3, #1]
 8002ec0:	001a      	movs	r2, r3
 8002ec2:	f001 fa78 	bl	80043b6 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8002ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f70 <sevSeg_Init+0x158>)
 8002ec8:	6898      	ldr	r0, [r3, #8]
 8002eca:	4b24      	ldr	r3, [pc, #144]	@ (8002f5c <sevSeg_Init+0x144>)
 8002ecc:	8819      	ldrh	r1, [r3, #0]
 8002ece:	4b29      	ldr	r3, [pc, #164]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002ed0:	785b      	ldrb	r3, [r3, #1]
 8002ed2:	001a      	movs	r2, r3
 8002ed4:	f001 fa6f 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8002ed8:	4b25      	ldr	r3, [pc, #148]	@ (8002f70 <sevSeg_Init+0x158>)
 8002eda:	6898      	ldr	r0, [r3, #8]
 8002edc:	4b1f      	ldr	r3, [pc, #124]	@ (8002f5c <sevSeg_Init+0x144>)
 8002ede:	8819      	ldrh	r1, [r3, #0]
 8002ee0:	4b24      	ldr	r3, [pc, #144]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	001a      	movs	r2, r3
 8002ee6:	f001 fa66 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8002eea:	4b21      	ldr	r3, [pc, #132]	@ (8002f70 <sevSeg_Init+0x158>)
 8002eec:	68d8      	ldr	r0, [r3, #12]
 8002eee:	4b1c      	ldr	r3, [pc, #112]	@ (8002f60 <sevSeg_Init+0x148>)
 8002ef0:	8819      	ldrh	r1, [r3, #0]
 8002ef2:	4b20      	ldr	r3, [pc, #128]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	001a      	movs	r2, r3
 8002ef8:	f001 fa5d 	bl	80043b6 <HAL_GPIO_WritePin>

	// Set duty cycle to 50% (on)

	sevSeg_setIntensity(50);
 8002efc:	2032      	movs	r0, #50	@ 0x32
 8002efe:	f000 f8ef 	bl	80030e0 <sevSeg_setIntensity>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8002f02:	4b1b      	ldr	r3, [pc, #108]	@ (8002f70 <sevSeg_Init+0x158>)
 8002f04:	6918      	ldr	r0, [r3, #16]
 8002f06:	4b17      	ldr	r3, [pc, #92]	@ (8002f64 <sevSeg_Init+0x14c>)
 8002f08:	8819      	ldrh	r1, [r3, #0]
 8002f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	001a      	movs	r2, r3
 8002f10:	f001 fa51 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8002f14:	4b16      	ldr	r3, [pc, #88]	@ (8002f70 <sevSeg_Init+0x158>)
 8002f16:	6918      	ldr	r0, [r3, #16]
 8002f18:	4b12      	ldr	r3, [pc, #72]	@ (8002f64 <sevSeg_Init+0x14c>)
 8002f1a:	8819      	ldrh	r1, [r3, #0]
 8002f1c:	4b15      	ldr	r3, [pc, #84]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002f1e:	785b      	ldrb	r3, [r3, #1]
 8002f20:	001a      	movs	r2, r3
 8002f22:	f001 fa48 	bl	80043b6 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8002f26:	4b12      	ldr	r3, [pc, #72]	@ (8002f70 <sevSeg_Init+0x158>)
 8002f28:	6898      	ldr	r0, [r3, #8]
 8002f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <sevSeg_Init+0x144>)
 8002f2c:	8819      	ldrh	r1, [r3, #0]
 8002f2e:	4b11      	ldr	r3, [pc, #68]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002f30:	785b      	ldrb	r3, [r3, #1]
 8002f32:	001a      	movs	r2, r3
 8002f34:	f001 fa3f 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8002f38:	4b0d      	ldr	r3, [pc, #52]	@ (8002f70 <sevSeg_Init+0x158>)
 8002f3a:	6898      	ldr	r0, [r3, #8]
 8002f3c:	4b07      	ldr	r3, [pc, #28]	@ (8002f5c <sevSeg_Init+0x144>)
 8002f3e:	8819      	ldrh	r1, [r3, #0]
 8002f40:	4b0c      	ldr	r3, [pc, #48]	@ (8002f74 <sevSeg_Init+0x15c>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	001a      	movs	r2, r3
 8002f46:	f001 fa36 	bl	80043b6 <HAL_GPIO_WritePin>

}
 8002f4a:	46c0      	nop			@ (mov r8, r8)
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	b004      	add	sp, #16
 8002f50:	bdb0      	pop	{r4, r5, r7, pc}
 8002f52:	46c0      	nop			@ (mov r8, r8)
 8002f54:	20000598 	.word	0x20000598
 8002f58:	2000059a 	.word	0x2000059a
 8002f5c:	2000059c 	.word	0x2000059c
 8002f60:	2000059e 	.word	0x2000059e
 8002f64:	200005a0 	.word	0x200005a0
 8002f68:	200005a4 	.word	0x200005a4
 8002f6c:	200005f0 	.word	0x200005f0
 8002f70:	20000074 	.word	0x20000074
 8002f74:	20000088 	.word	0x20000088

08002f78 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime, uint8_t userAlarmEnable) {
 8002f78:	b590      	push	{r4, r7, lr}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	000a      	movs	r2, r1
 8002f82:	1cfb      	adds	r3, r7, #3
 8002f84:	701a      	strb	r2, [r3, #0]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	210a      	movs	r1, #10
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f7fd f8b9 	bl	8000104 <__udivsi3>
 8002f92:	0003      	movs	r3, r0
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	2408      	movs	r4, #8
 8002f98:	193b      	adds	r3, r7, r4
 8002f9a:	701a      	strb	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	210a      	movs	r1, #10
 8002fa2:	0018      	movs	r0, r3
 8002fa4:	f7fd f934 	bl	8000210 <__aeabi_uidivmod>
 8002fa8:	000b      	movs	r3, r1
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	193b      	adds	r3, r7, r4
 8002fae:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002fb4:	210a      	movs	r1, #10
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f7fd f8a4 	bl	8000104 <__udivsi3>
 8002fbc:	0003      	movs	r3, r0
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	193b      	adds	r3, r7, r4
 8002fc2:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002fc8:	210a      	movs	r1, #10
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f7fd f920 	bl	8000210 <__aeabi_uidivmod>
 8002fd0:	000b      	movs	r3, r1
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	193b      	adds	r3, r7, r4
 8002fd6:	70da      	strb	r2, [r3, #3]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 3; i >= 0; i--) {
 8002fd8:	2303      	movs	r3, #3
 8002fda:	613b      	str	r3, [r7, #16]
 8002fdc:	e05b      	b.n	8003096 <sevSeg_updateDigits+0x11e>

		sendByte = dispDigits[sendTime[i]];
 8002fde:	2308      	movs	r3, #8
 8002fe0:	18fa      	adds	r2, r7, r3
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	18d3      	adds	r3, r2, r3
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	0019      	movs	r1, r3
 8002fea:	2017      	movs	r0, #23
 8002fec:	183b      	adds	r3, r7, r0
 8002fee:	4a36      	ldr	r2, [pc, #216]	@ (80030c8 <sevSeg_updateDigits+0x150>)
 8002ff0:	5c52      	ldrb	r2, [r2, r1]
 8002ff2:	701a      	strb	r2, [r3, #0]

		// If tenth's place of hour and zero, disable this segment
		if( (i == 0) && (sendByte == dispDigits[0])) {
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d107      	bne.n	800300a <sevSeg_updateDigits+0x92>
 8002ffa:	2242      	movs	r2, #66	@ 0x42
 8002ffc:	183b      	adds	r3, r7, r0
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	4293      	cmp	r3, r2
 8003002:	d102      	bne.n	800300a <sevSeg_updateDigits+0x92>
			sendByte = 0xFF;
 8003004:	183b      	adds	r3, r7, r0
 8003006:	22ff      	movs	r2, #255	@ 0xff
 8003008:	701a      	strb	r2, [r3, #0]
		}

		// If one's place of hour, set decimal point based on AM/PM.
		// OR
		// If one's place of minute, set decimal place based on user alarm enabled
		if( ((i == 3) && (updateTime->TimeFormat == RTC_HOURFORMAT12_PM)) ||
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	2b03      	cmp	r3, #3
 800300e:	d103      	bne.n	8003018 <sevSeg_updateDigits+0xa0>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	78db      	ldrb	r3, [r3, #3]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d006      	beq.n	8003026 <sevSeg_updateDigits+0xae>
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d10a      	bne.n	8003034 <sevSeg_updateDigits+0xbc>
			((i == 1) && userAlarmEnable)	) {
 800301e:	1cfb      	adds	r3, r7, #3
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d006      	beq.n	8003034 <sevSeg_updateDigits+0xbc>
			sendByte = (sendByte & 0b11111101);
 8003026:	2217      	movs	r2, #23
 8003028:	18bb      	adds	r3, r7, r2
 800302a:	18ba      	adds	r2, r7, r2
 800302c:	7812      	ldrb	r2, [r2, #0]
 800302e:	2102      	movs	r1, #2
 8003030:	438a      	bics	r2, r1
 8003032:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8003034:	2300      	movs	r3, #0
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	e027      	b.n	800308a <sevSeg_updateDigits+0x112>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[(sendByte & 1)]);
 800303a:	4b24      	ldr	r3, [pc, #144]	@ (80030cc <sevSeg_updateDigits+0x154>)
 800303c:	6818      	ldr	r0, [r3, #0]
 800303e:	4b24      	ldr	r3, [pc, #144]	@ (80030d0 <sevSeg_updateDigits+0x158>)
 8003040:	8819      	ldrh	r1, [r3, #0]
 8003042:	2417      	movs	r4, #23
 8003044:	193b      	adds	r3, r7, r4
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2201      	movs	r2, #1
 800304a:	4013      	ands	r3, r2
 800304c:	4a21      	ldr	r2, [pc, #132]	@ (80030d4 <sevSeg_updateDigits+0x15c>)
 800304e:	5cd3      	ldrb	r3, [r2, r3]
 8003050:	001a      	movs	r2, r3
 8003052:	f001 f9b0 	bl	80043b6 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8003056:	4b1d      	ldr	r3, [pc, #116]	@ (80030cc <sevSeg_updateDigits+0x154>)
 8003058:	6858      	ldr	r0, [r3, #4]
 800305a:	4b1f      	ldr	r3, [pc, #124]	@ (80030d8 <sevSeg_updateDigits+0x160>)
 800305c:	8819      	ldrh	r1, [r3, #0]
 800305e:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <sevSeg_updateDigits+0x15c>)
 8003060:	785b      	ldrb	r3, [r3, #1]
 8003062:	001a      	movs	r2, r3
 8003064:	f001 f9a7 	bl	80043b6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8003068:	4b18      	ldr	r3, [pc, #96]	@ (80030cc <sevSeg_updateDigits+0x154>)
 800306a:	6858      	ldr	r0, [r3, #4]
 800306c:	4b1a      	ldr	r3, [pc, #104]	@ (80030d8 <sevSeg_updateDigits+0x160>)
 800306e:	8819      	ldrh	r1, [r3, #0]
 8003070:	4b18      	ldr	r3, [pc, #96]	@ (80030d4 <sevSeg_updateDigits+0x15c>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	001a      	movs	r2, r3
 8003076:	f001 f99e 	bl	80043b6 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 800307a:	193b      	adds	r3, r7, r4
 800307c:	193a      	adds	r2, r7, r4
 800307e:	7812      	ldrb	r2, [r2, #0]
 8003080:	0852      	lsrs	r2, r2, #1
 8003082:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	3301      	adds	r3, #1
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b07      	cmp	r3, #7
 800308e:	ddd4      	ble.n	800303a <sevSeg_updateDigits+0xc2>
	for(int i = 3; i >= 0; i--) {
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	3b01      	subs	r3, #1
 8003094:	613b      	str	r3, [r7, #16]
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	2b00      	cmp	r3, #0
 800309a:	daa0      	bge.n	8002fde <sevSeg_updateDigits+0x66>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800309c:	4b0b      	ldr	r3, [pc, #44]	@ (80030cc <sevSeg_updateDigits+0x154>)
 800309e:	6898      	ldr	r0, [r3, #8]
 80030a0:	4b0e      	ldr	r3, [pc, #56]	@ (80030dc <sevSeg_updateDigits+0x164>)
 80030a2:	8819      	ldrh	r1, [r3, #0]
 80030a4:	4b0b      	ldr	r3, [pc, #44]	@ (80030d4 <sevSeg_updateDigits+0x15c>)
 80030a6:	785b      	ldrb	r3, [r3, #1]
 80030a8:	001a      	movs	r2, r3
 80030aa:	f001 f984 	bl	80043b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80030ae:	4b07      	ldr	r3, [pc, #28]	@ (80030cc <sevSeg_updateDigits+0x154>)
 80030b0:	6898      	ldr	r0, [r3, #8]
 80030b2:	4b0a      	ldr	r3, [pc, #40]	@ (80030dc <sevSeg_updateDigits+0x164>)
 80030b4:	8819      	ldrh	r1, [r3, #0]
 80030b6:	4b07      	ldr	r3, [pc, #28]	@ (80030d4 <sevSeg_updateDigits+0x15c>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	001a      	movs	r2, r3
 80030bc:	f001 f97b 	bl	80043b6 <HAL_GPIO_WritePin>

	return;
 80030c0:	46c0      	nop			@ (mov r8, r8)

}
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b007      	add	sp, #28
 80030c6:	bd90      	pop	{r4, r7, pc}
 80030c8:	080094cc 	.word	0x080094cc
 80030cc:	20000074 	.word	0x20000074
 80030d0:	20000598 	.word	0x20000598
 80030d4:	20000088 	.word	0x20000088
 80030d8:	2000059a 	.word	0x2000059a
 80030dc:	2000059c 	.word	0x2000059c

080030e0 <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	0002      	movs	r2, r0
 80030e8:	1dbb      	adds	r3, r7, #6
 80030ea:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 80030ec:	4b20      	ldr	r3, [pc, #128]	@ (8003170 <sevSeg_setIntensity+0x90>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <sevSeg_setIntensity+0x20>
 80030f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003174 <sevSeg_setIntensity+0x94>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	1dba      	adds	r2, r7, #6
 80030fa:	8812      	ldrh	r2, [r2, #0]
 80030fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80030fe:	e02c      	b.n	800315a <sevSeg_setIntensity+0x7a>
 8003100:	4b1b      	ldr	r3, [pc, #108]	@ (8003170 <sevSeg_setIntensity+0x90>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b04      	cmp	r3, #4
 8003106:	d105      	bne.n	8003114 <sevSeg_setIntensity+0x34>
 8003108:	4b1a      	ldr	r3, [pc, #104]	@ (8003174 <sevSeg_setIntensity+0x94>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	1dbb      	adds	r3, r7, #6
 800310e:	881b      	ldrh	r3, [r3, #0]
 8003110:	6393      	str	r3, [r2, #56]	@ 0x38
 8003112:	e022      	b.n	800315a <sevSeg_setIntensity+0x7a>
 8003114:	4b16      	ldr	r3, [pc, #88]	@ (8003170 <sevSeg_setIntensity+0x90>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b08      	cmp	r3, #8
 800311a:	d105      	bne.n	8003128 <sevSeg_setIntensity+0x48>
 800311c:	4b15      	ldr	r3, [pc, #84]	@ (8003174 <sevSeg_setIntensity+0x94>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	1dbb      	adds	r3, r7, #6
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003126:	e018      	b.n	800315a <sevSeg_setIntensity+0x7a>
 8003128:	4b11      	ldr	r3, [pc, #68]	@ (8003170 <sevSeg_setIntensity+0x90>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2b0c      	cmp	r3, #12
 800312e:	d105      	bne.n	800313c <sevSeg_setIntensity+0x5c>
 8003130:	4b10      	ldr	r3, [pc, #64]	@ (8003174 <sevSeg_setIntensity+0x94>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	1dbb      	adds	r3, r7, #6
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	6413      	str	r3, [r2, #64]	@ 0x40
 800313a:	e00e      	b.n	800315a <sevSeg_setIntensity+0x7a>
 800313c:	4b0c      	ldr	r3, [pc, #48]	@ (8003170 <sevSeg_setIntensity+0x90>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b10      	cmp	r3, #16
 8003142:	d105      	bne.n	8003150 <sevSeg_setIntensity+0x70>
 8003144:	4b0b      	ldr	r3, [pc, #44]	@ (8003174 <sevSeg_setIntensity+0x94>)
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	1dbb      	adds	r3, r7, #6
 800314a:	881b      	ldrh	r3, [r3, #0]
 800314c:	6593      	str	r3, [r2, #88]	@ 0x58
 800314e:	e004      	b.n	800315a <sevSeg_setIntensity+0x7a>
 8003150:	4b08      	ldr	r3, [pc, #32]	@ (8003174 <sevSeg_setIntensity+0x94>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	1dbb      	adds	r3, r7, #6
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 800315a:	4b05      	ldr	r3, [pc, #20]	@ (8003170 <sevSeg_setIntensity+0x90>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <sevSeg_setIntensity+0x94>)
 8003160:	0011      	movs	r1, r2
 8003162:	0018      	movs	r0, r3
 8003164:	f005 fa8c 	bl	8008680 <HAL_TIM_PWM_Start>

}
 8003168:	46c0      	nop			@ (mov r8, r8)
 800316a:	46bd      	mov	sp, r7
 800316c:	b002      	add	sp, #8
 800316e:	bd80      	pop	{r7, pc}
 8003170:	200005f0 	.word	0x200005f0
 8003174:	200005a4 	.word	0x200005a4

08003178 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800317e:	4b13      	ldr	r3, [pc, #76]	@ (80031cc <HAL_MspInit+0x54>)
 8003180:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <HAL_MspInit+0x54>)
 8003184:	2101      	movs	r1, #1
 8003186:	430a      	orrs	r2, r1
 8003188:	641a      	str	r2, [r3, #64]	@ 0x40
 800318a:	4b10      	ldr	r3, [pc, #64]	@ (80031cc <HAL_MspInit+0x54>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	2201      	movs	r2, #1
 8003190:	4013      	ands	r3, r2
 8003192:	607b      	str	r3, [r7, #4]
 8003194:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003196:	4b0d      	ldr	r3, [pc, #52]	@ (80031cc <HAL_MspInit+0x54>)
 8003198:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800319a:	4b0c      	ldr	r3, [pc, #48]	@ (80031cc <HAL_MspInit+0x54>)
 800319c:	2180      	movs	r1, #128	@ 0x80
 800319e:	0549      	lsls	r1, r1, #21
 80031a0:	430a      	orrs	r2, r1
 80031a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031a4:	4b09      	ldr	r3, [pc, #36]	@ (80031cc <HAL_MspInit+0x54>)
 80031a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031a8:	2380      	movs	r3, #128	@ 0x80
 80031aa:	055b      	lsls	r3, r3, #21
 80031ac:	4013      	ands	r3, r2
 80031ae:	603b      	str	r3, [r7, #0]
 80031b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80031b2:	2200      	movs	r2, #0
 80031b4:	2100      	movs	r1, #0
 80031b6:	2004      	movs	r0, #4
 80031b8:	f000 fc96 	bl	8003ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80031bc:	2004      	movs	r0, #4
 80031be:	f000 fca8 	bl	8003b12 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031c2:	46c0      	nop			@ (mov r8, r8)
 80031c4:	46bd      	mov	sp, r7
 80031c6:	b002      	add	sp, #8
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	46c0      	nop			@ (mov r8, r8)
 80031cc:	40021000 	.word	0x40021000

080031d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031d0:	b590      	push	{r4, r7, lr}
 80031d2:	b095      	sub	sp, #84	@ 0x54
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	233c      	movs	r3, #60	@ 0x3c
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	0018      	movs	r0, r3
 80031de:	2314      	movs	r3, #20
 80031e0:	001a      	movs	r2, r3
 80031e2:	2100      	movs	r1, #0
 80031e4:	f006 f916 	bl	8009414 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031e8:	2414      	movs	r4, #20
 80031ea:	193b      	adds	r3, r7, r4
 80031ec:	0018      	movs	r0, r3
 80031ee:	2328      	movs	r3, #40	@ 0x28
 80031f0:	001a      	movs	r2, r3
 80031f2:	2100      	movs	r1, #0
 80031f4:	f006 f90e 	bl	8009414 <memset>
  if(hi2c->Instance==I2C1)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a22      	ldr	r2, [pc, #136]	@ (8003288 <HAL_I2C_MspInit+0xb8>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d13d      	bne.n	800327e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003202:	193b      	adds	r3, r7, r4
 8003204:	2220      	movs	r2, #32
 8003206:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003208:	193b      	adds	r3, r7, r4
 800320a:	2200      	movs	r2, #0
 800320c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800320e:	193b      	adds	r3, r7, r4
 8003210:	0018      	movs	r0, r3
 8003212:	f002 ff93 	bl	800613c <HAL_RCCEx_PeriphCLKConfig>
 8003216:	1e03      	subs	r3, r0, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800321a:	f7ff fdf6 	bl	8002e0a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800321e:	4b1b      	ldr	r3, [pc, #108]	@ (800328c <HAL_I2C_MspInit+0xbc>)
 8003220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003222:	4b1a      	ldr	r3, [pc, #104]	@ (800328c <HAL_I2C_MspInit+0xbc>)
 8003224:	2102      	movs	r1, #2
 8003226:	430a      	orrs	r2, r1
 8003228:	635a      	str	r2, [r3, #52]	@ 0x34
 800322a:	4b18      	ldr	r3, [pc, #96]	@ (800328c <HAL_I2C_MspInit+0xbc>)
 800322c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800322e:	2202      	movs	r2, #2
 8003230:	4013      	ands	r3, r2
 8003232:	613b      	str	r3, [r7, #16]
 8003234:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003236:	213c      	movs	r1, #60	@ 0x3c
 8003238:	187b      	adds	r3, r7, r1
 800323a:	22c0      	movs	r2, #192	@ 0xc0
 800323c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800323e:	187b      	adds	r3, r7, r1
 8003240:	2212      	movs	r2, #18
 8003242:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003244:	187b      	adds	r3, r7, r1
 8003246:	2200      	movs	r2, #0
 8003248:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800324a:	187b      	adds	r3, r7, r1
 800324c:	2200      	movs	r2, #0
 800324e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003250:	187b      	adds	r3, r7, r1
 8003252:	2206      	movs	r2, #6
 8003254:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003256:	187b      	adds	r3, r7, r1
 8003258:	4a0d      	ldr	r2, [pc, #52]	@ (8003290 <HAL_I2C_MspInit+0xc0>)
 800325a:	0019      	movs	r1, r3
 800325c:	0010      	movs	r0, r2
 800325e:	f000 ff29 	bl	80040b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003262:	4b0a      	ldr	r3, [pc, #40]	@ (800328c <HAL_I2C_MspInit+0xbc>)
 8003264:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003266:	4b09      	ldr	r3, [pc, #36]	@ (800328c <HAL_I2C_MspInit+0xbc>)
 8003268:	2180      	movs	r1, #128	@ 0x80
 800326a:	0389      	lsls	r1, r1, #14
 800326c:	430a      	orrs	r2, r1
 800326e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003270:	4b06      	ldr	r3, [pc, #24]	@ (800328c <HAL_I2C_MspInit+0xbc>)
 8003272:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003274:	2380      	movs	r3, #128	@ 0x80
 8003276:	039b      	lsls	r3, r3, #14
 8003278:	4013      	ands	r3, r2
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800327e:	46c0      	nop			@ (mov r8, r8)
 8003280:	46bd      	mov	sp, r7
 8003282:	b015      	add	sp, #84	@ 0x54
 8003284:	bd90      	pop	{r4, r7, pc}
 8003286:	46c0      	nop			@ (mov r8, r8)
 8003288:	40005400 	.word	0x40005400
 800328c:	40021000 	.word	0x40021000
 8003290:	50000400 	.word	0x50000400

08003294 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003294:	b590      	push	{r4, r7, lr}
 8003296:	b095      	sub	sp, #84	@ 0x54
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800329c:	233c      	movs	r3, #60	@ 0x3c
 800329e:	18fb      	adds	r3, r7, r3
 80032a0:	0018      	movs	r0, r3
 80032a2:	2314      	movs	r3, #20
 80032a4:	001a      	movs	r2, r3
 80032a6:	2100      	movs	r1, #0
 80032a8:	f006 f8b4 	bl	8009414 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032ac:	2414      	movs	r4, #20
 80032ae:	193b      	adds	r3, r7, r4
 80032b0:	0018      	movs	r0, r3
 80032b2:	2328      	movs	r3, #40	@ 0x28
 80032b4:	001a      	movs	r2, r3
 80032b6:	2100      	movs	r1, #0
 80032b8:	f006 f8ac 	bl	8009414 <memset>
  if(hi2s->Instance==SPI1)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a4a      	ldr	r2, [pc, #296]	@ (80033ec <HAL_I2S_MspInit+0x158>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d000      	beq.n	80032c8 <HAL_I2S_MspInit+0x34>
 80032c6:	e08d      	b.n	80033e4 <HAL_I2S_MspInit+0x150>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 80032c8:	193b      	adds	r3, r7, r4
 80032ca:	2280      	movs	r2, #128	@ 0x80
 80032cc:	0112      	lsls	r2, r2, #4
 80032ce:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 80032d0:	193b      	adds	r3, r7, r4
 80032d2:	2200      	movs	r2, #0
 80032d4:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032d6:	193b      	adds	r3, r7, r4
 80032d8:	0018      	movs	r0, r3
 80032da:	f002 ff2f 	bl	800613c <HAL_RCCEx_PeriphCLKConfig>
 80032de:	1e03      	subs	r3, r0, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80032e2:	f7ff fd92 	bl	8002e0a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80032e6:	4b42      	ldr	r3, [pc, #264]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 80032e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032ea:	4b41      	ldr	r3, [pc, #260]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 80032ec:	2180      	movs	r1, #128	@ 0x80
 80032ee:	0149      	lsls	r1, r1, #5
 80032f0:	430a      	orrs	r2, r1
 80032f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80032f4:	4b3e      	ldr	r3, [pc, #248]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 80032f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032f8:	2380      	movs	r3, #128	@ 0x80
 80032fa:	015b      	lsls	r3, r3, #5
 80032fc:	4013      	ands	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
 8003300:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003302:	4b3b      	ldr	r3, [pc, #236]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 8003304:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003306:	4b3a      	ldr	r3, [pc, #232]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 8003308:	2101      	movs	r1, #1
 800330a:	430a      	orrs	r2, r1
 800330c:	635a      	str	r2, [r3, #52]	@ 0x34
 800330e:	4b38      	ldr	r3, [pc, #224]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 8003310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003312:	2201      	movs	r2, #1
 8003314:	4013      	ands	r3, r2
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800331a:	4b35      	ldr	r3, [pc, #212]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 800331c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800331e:	4b34      	ldr	r3, [pc, #208]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 8003320:	2102      	movs	r1, #2
 8003322:	430a      	orrs	r2, r1
 8003324:	635a      	str	r2, [r3, #52]	@ 0x34
 8003326:	4b32      	ldr	r3, [pc, #200]	@ (80033f0 <HAL_I2S_MspInit+0x15c>)
 8003328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800332a:	2202      	movs	r2, #2
 800332c:	4013      	ands	r3, r2
 800332e:	60bb      	str	r3, [r7, #8]
 8003330:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA1     ------> I2S1_CK
    PA2     ------> I2S1_SD
    PB0     ------> I2S1_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8003332:	243c      	movs	r4, #60	@ 0x3c
 8003334:	193b      	adds	r3, r7, r4
 8003336:	2206      	movs	r2, #6
 8003338:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800333a:	193b      	adds	r3, r7, r4
 800333c:	2202      	movs	r2, #2
 800333e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003340:	193b      	adds	r3, r7, r4
 8003342:	2200      	movs	r2, #0
 8003344:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003346:	193b      	adds	r3, r7, r4
 8003348:	2200      	movs	r2, #0
 800334a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800334c:	193b      	adds	r3, r7, r4
 800334e:	2200      	movs	r2, #0
 8003350:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003352:	193a      	adds	r2, r7, r4
 8003354:	23a0      	movs	r3, #160	@ 0xa0
 8003356:	05db      	lsls	r3, r3, #23
 8003358:	0011      	movs	r1, r2
 800335a:	0018      	movs	r0, r3
 800335c:	f000 feaa 	bl	80040b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003360:	0021      	movs	r1, r4
 8003362:	187b      	adds	r3, r7, r1
 8003364:	2201      	movs	r2, #1
 8003366:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003368:	187b      	adds	r3, r7, r1
 800336a:	2202      	movs	r2, #2
 800336c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336e:	187b      	adds	r3, r7, r1
 8003370:	2200      	movs	r2, #0
 8003372:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003374:	187b      	adds	r3, r7, r1
 8003376:	2200      	movs	r2, #0
 8003378:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800337a:	187b      	adds	r3, r7, r1
 800337c:	2200      	movs	r2, #0
 800337e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003380:	187b      	adds	r3, r7, r1
 8003382:	4a1c      	ldr	r2, [pc, #112]	@ (80033f4 <HAL_I2S_MspInit+0x160>)
 8003384:	0019      	movs	r1, r3
 8003386:	0010      	movs	r0, r2
 8003388:	f000 fe94 	bl	80040b4 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 800338c:	4b1a      	ldr	r3, [pc, #104]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 800338e:	4a1b      	ldr	r2, [pc, #108]	@ (80033fc <HAL_I2S_MspInit+0x168>)
 8003390:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8003392:	4b19      	ldr	r3, [pc, #100]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 8003394:	2211      	movs	r2, #17
 8003396:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003398:	4b17      	ldr	r3, [pc, #92]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 800339a:	2210      	movs	r2, #16
 800339c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800339e:	4b16      	ldr	r3, [pc, #88]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033a4:	4b14      	ldr	r3, [pc, #80]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033a6:	2280      	movs	r2, #128	@ 0x80
 80033a8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80033aa:	4b13      	ldr	r3, [pc, #76]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033ac:	2280      	movs	r2, #128	@ 0x80
 80033ae:	0052      	lsls	r2, r2, #1
 80033b0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033b2:	4b11      	ldr	r3, [pc, #68]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033b4:	2280      	movs	r2, #128	@ 0x80
 80033b6:	00d2      	lsls	r2, r2, #3
 80033b8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80033ba:	4b0f      	ldr	r3, [pc, #60]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033bc:	2220      	movs	r2, #32
 80033be:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80033c0:	4b0d      	ldr	r3, [pc, #52]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033c2:	22c0      	movs	r2, #192	@ 0xc0
 80033c4:	0192      	lsls	r2, r2, #6
 80033c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80033c8:	4b0b      	ldr	r3, [pc, #44]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033ca:	0018      	movs	r0, r3
 80033cc:	f000 fbbe 	bl	8003b4c <HAL_DMA_Init>
 80033d0:	1e03      	subs	r3, r0, #0
 80033d2:	d001      	beq.n	80033d8 <HAL_I2S_MspInit+0x144>
    {
      Error_Handler();
 80033d4:	f7ff fd19 	bl	8002e0a <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a07      	ldr	r2, [pc, #28]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80033de:	4b06      	ldr	r3, [pc, #24]	@ (80033f8 <HAL_I2S_MspInit+0x164>)
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80033e4:	46c0      	nop			@ (mov r8, r8)
 80033e6:	46bd      	mov	sp, r7
 80033e8:	b015      	add	sp, #84	@ 0x54
 80033ea:	bd90      	pop	{r4, r7, pc}
 80033ec:	40013000 	.word	0x40013000
 80033f0:	40021000 	.word	0x40021000
 80033f4:	50000400 	.word	0x50000400
 80033f8:	2000017c 	.word	0x2000017c
 80033fc:	40020008 	.word	0x40020008

08003400 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003400:	b590      	push	{r4, r7, lr}
 8003402:	b08f      	sub	sp, #60	@ 0x3c
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003408:	2410      	movs	r4, #16
 800340a:	193b      	adds	r3, r7, r4
 800340c:	0018      	movs	r0, r3
 800340e:	2328      	movs	r3, #40	@ 0x28
 8003410:	001a      	movs	r2, r3
 8003412:	2100      	movs	r1, #0
 8003414:	f005 fffe 	bl	8009414 <memset>
  if(hrtc->Instance==RTC)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a19      	ldr	r2, [pc, #100]	@ (8003484 <HAL_RTC_MspInit+0x84>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d12c      	bne.n	800347c <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003422:	193b      	adds	r3, r7, r4
 8003424:	2280      	movs	r2, #128	@ 0x80
 8003426:	0292      	lsls	r2, r2, #10
 8003428:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800342a:	193b      	adds	r3, r7, r4
 800342c:	2280      	movs	r2, #128	@ 0x80
 800342e:	0052      	lsls	r2, r2, #1
 8003430:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003432:	193b      	adds	r3, r7, r4
 8003434:	0018      	movs	r0, r3
 8003436:	f002 fe81 	bl	800613c <HAL_RCCEx_PeriphCLKConfig>
 800343a:	1e03      	subs	r3, r0, #0
 800343c:	d001      	beq.n	8003442 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800343e:	f7ff fce4 	bl	8002e0a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003442:	4b11      	ldr	r3, [pc, #68]	@ (8003488 <HAL_RTC_MspInit+0x88>)
 8003444:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003446:	4b10      	ldr	r3, [pc, #64]	@ (8003488 <HAL_RTC_MspInit+0x88>)
 8003448:	2180      	movs	r1, #128	@ 0x80
 800344a:	0209      	lsls	r1, r1, #8
 800344c:	430a      	orrs	r2, r1
 800344e:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003450:	4b0d      	ldr	r3, [pc, #52]	@ (8003488 <HAL_RTC_MspInit+0x88>)
 8003452:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003454:	4b0c      	ldr	r3, [pc, #48]	@ (8003488 <HAL_RTC_MspInit+0x88>)
 8003456:	2180      	movs	r1, #128	@ 0x80
 8003458:	00c9      	lsls	r1, r1, #3
 800345a:	430a      	orrs	r2, r1
 800345c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800345e:	4b0a      	ldr	r3, [pc, #40]	@ (8003488 <HAL_RTC_MspInit+0x88>)
 8003460:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003462:	2380      	movs	r3, #128	@ 0x80
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	4013      	ands	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 800346c:	2200      	movs	r2, #0
 800346e:	2100      	movs	r1, #0
 8003470:	2002      	movs	r0, #2
 8003472:	f000 fb39 	bl	8003ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003476:	2002      	movs	r0, #2
 8003478:	f000 fb4b 	bl	8003b12 <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 800347c:	46c0      	nop			@ (mov r8, r8)
 800347e:	46bd      	mov	sp, r7
 8003480:	b00f      	add	sp, #60	@ 0x3c
 8003482:	bd90      	pop	{r4, r7, pc}
 8003484:	40002800 	.word	0x40002800
 8003488:	40021000 	.word	0x40021000

0800348c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800348c:	b590      	push	{r4, r7, lr}
 800348e:	b08b      	sub	sp, #44	@ 0x2c
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003494:	2414      	movs	r4, #20
 8003496:	193b      	adds	r3, r7, r4
 8003498:	0018      	movs	r0, r3
 800349a:	2314      	movs	r3, #20
 800349c:	001a      	movs	r2, r3
 800349e:	2100      	movs	r1, #0
 80034a0:	f005 ffb8 	bl	8009414 <memset>
  if(hspi->Instance==SPI2)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a51      	ldr	r2, [pc, #324]	@ (80035f0 <HAL_SPI_MspInit+0x164>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d000      	beq.n	80034b0 <HAL_SPI_MspInit+0x24>
 80034ae:	e09a      	b.n	80035e6 <HAL_SPI_MspInit+0x15a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80034b0:	4b50      	ldr	r3, [pc, #320]	@ (80035f4 <HAL_SPI_MspInit+0x168>)
 80034b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034b4:	4b4f      	ldr	r3, [pc, #316]	@ (80035f4 <HAL_SPI_MspInit+0x168>)
 80034b6:	2180      	movs	r1, #128	@ 0x80
 80034b8:	01c9      	lsls	r1, r1, #7
 80034ba:	430a      	orrs	r2, r1
 80034bc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80034be:	4b4d      	ldr	r3, [pc, #308]	@ (80035f4 <HAL_SPI_MspInit+0x168>)
 80034c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034c2:	2380      	movs	r3, #128	@ 0x80
 80034c4:	01db      	lsls	r3, r3, #7
 80034c6:	4013      	ands	r3, r2
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034cc:	4b49      	ldr	r3, [pc, #292]	@ (80035f4 <HAL_SPI_MspInit+0x168>)
 80034ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034d0:	4b48      	ldr	r3, [pc, #288]	@ (80035f4 <HAL_SPI_MspInit+0x168>)
 80034d2:	2101      	movs	r1, #1
 80034d4:	430a      	orrs	r2, r1
 80034d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80034d8:	4b46      	ldr	r3, [pc, #280]	@ (80035f4 <HAL_SPI_MspInit+0x168>)
 80034da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034dc:	2201      	movs	r2, #1
 80034de:	4013      	ands	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]
 80034e2:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PA3     ------> SPI2_MISO
    PA4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80034e4:	193b      	adds	r3, r7, r4
 80034e6:	2209      	movs	r2, #9
 80034e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ea:	193b      	adds	r3, r7, r4
 80034ec:	2202      	movs	r2, #2
 80034ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f0:	193b      	adds	r3, r7, r4
 80034f2:	2200      	movs	r2, #0
 80034f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f6:	193b      	adds	r3, r7, r4
 80034f8:	2200      	movs	r2, #0
 80034fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80034fc:	193b      	adds	r3, r7, r4
 80034fe:	2200      	movs	r2, #0
 8003500:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003502:	193a      	adds	r2, r7, r4
 8003504:	23a0      	movs	r3, #160	@ 0xa0
 8003506:	05db      	lsls	r3, r3, #23
 8003508:	0011      	movs	r1, r2
 800350a:	0018      	movs	r0, r3
 800350c:	f000 fdd2 	bl	80040b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003510:	0021      	movs	r1, r4
 8003512:	187b      	adds	r3, r7, r1
 8003514:	2210      	movs	r2, #16
 8003516:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003518:	187b      	adds	r3, r7, r1
 800351a:	2202      	movs	r2, #2
 800351c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351e:	187b      	adds	r3, r7, r1
 8003520:	2200      	movs	r2, #0
 8003522:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003524:	187b      	adds	r3, r7, r1
 8003526:	2200      	movs	r2, #0
 8003528:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800352a:	187b      	adds	r3, r7, r1
 800352c:	2201      	movs	r2, #1
 800352e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003530:	187a      	adds	r2, r7, r1
 8003532:	23a0      	movs	r3, #160	@ 0xa0
 8003534:	05db      	lsls	r3, r3, #23
 8003536:	0011      	movs	r1, r2
 8003538:	0018      	movs	r0, r3
 800353a:	f000 fdbb 	bl	80040b4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 800353e:	4b2e      	ldr	r3, [pc, #184]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 8003540:	4a2e      	ldr	r2, [pc, #184]	@ (80035fc <HAL_SPI_MspInit+0x170>)
 8003542:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8003544:	4b2c      	ldr	r3, [pc, #176]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 8003546:	2212      	movs	r2, #18
 8003548:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800354a:	4b2b      	ldr	r3, [pc, #172]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 800354c:	2200      	movs	r2, #0
 800354e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003550:	4b29      	ldr	r3, [pc, #164]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 8003552:	2200      	movs	r2, #0
 8003554:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003556:	4b28      	ldr	r3, [pc, #160]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 8003558:	2280      	movs	r2, #128	@ 0x80
 800355a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800355c:	4b26      	ldr	r3, [pc, #152]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 800355e:	2200      	movs	r2, #0
 8003560:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003562:	4b25      	ldr	r3, [pc, #148]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 8003564:	2200      	movs	r2, #0
 8003566:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003568:	4b23      	ldr	r3, [pc, #140]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 800356a:	2200      	movs	r2, #0
 800356c:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800356e:	4b22      	ldr	r3, [pc, #136]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 8003570:	2280      	movs	r2, #128	@ 0x80
 8003572:	0192      	lsls	r2, r2, #6
 8003574:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003576:	4b20      	ldr	r3, [pc, #128]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 8003578:	0018      	movs	r0, r3
 800357a:	f000 fae7 	bl	8003b4c <HAL_DMA_Init>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d001      	beq.n	8003586 <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 8003582:	f7ff fc42 	bl	8002e0a <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a1b      	ldr	r2, [pc, #108]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 800358a:	659a      	str	r2, [r3, #88]	@ 0x58
 800358c:	4b1a      	ldr	r3, [pc, #104]	@ (80035f8 <HAL_SPI_MspInit+0x16c>)
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel2;
 8003592:	4b1b      	ldr	r3, [pc, #108]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 8003594:	4a1b      	ldr	r2, [pc, #108]	@ (8003604 <HAL_SPI_MspInit+0x178>)
 8003596:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8003598:	4b19      	ldr	r3, [pc, #100]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 800359a:	2213      	movs	r2, #19
 800359c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800359e:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035a0:	2210      	movs	r2, #16
 80035a2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035a4:	4b16      	ldr	r3, [pc, #88]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035aa:	4b15      	ldr	r3, [pc, #84]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035ac:	2280      	movs	r2, #128	@ 0x80
 80035ae:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035b0:	4b13      	ldr	r3, [pc, #76]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035b6:	4b12      	ldr	r3, [pc, #72]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80035bc:	4b10      	ldr	r3, [pc, #64]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035be:	2200      	movs	r2, #0
 80035c0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80035c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035c4:	2280      	movs	r2, #128	@ 0x80
 80035c6:	0192      	lsls	r2, r2, #6
 80035c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80035ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035cc:	0018      	movs	r0, r3
 80035ce:	f000 fabd 	bl	8003b4c <HAL_DMA_Init>
 80035d2:	1e03      	subs	r3, r0, #0
 80035d4:	d001      	beq.n	80035da <HAL_SPI_MspInit+0x14e>
    {
      Error_Handler();
 80035d6:	f7ff fc18 	bl	8002e0a <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a08      	ldr	r2, [pc, #32]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035de:	655a      	str	r2, [r3, #84]	@ 0x54
 80035e0:	4b07      	ldr	r3, [pc, #28]	@ (8003600 <HAL_SPI_MspInit+0x174>)
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	46bd      	mov	sp, r7
 80035ea:	b00b      	add	sp, #44	@ 0x2c
 80035ec:	bd90      	pop	{r4, r7, pc}
 80035ee:	46c0      	nop			@ (mov r8, r8)
 80035f0:	40003800 	.word	0x40003800
 80035f4:	40021000 	.word	0x40021000
 80035f8:	20000268 	.word	0x20000268
 80035fc:	40020030 	.word	0x40020030
 8003600:	200002c4 	.word	0x200002c4
 8003604:	4002001c 	.word	0x4002001c

08003608 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	2380      	movs	r3, #128	@ 0x80
 8003616:	05db      	lsls	r3, r3, #23
 8003618:	429a      	cmp	r2, r3
 800361a:	d10b      	bne.n	8003634 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800361c:	4b07      	ldr	r3, [pc, #28]	@ (800363c <HAL_TIM_PWM_MspInit+0x34>)
 800361e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003620:	4b06      	ldr	r3, [pc, #24]	@ (800363c <HAL_TIM_PWM_MspInit+0x34>)
 8003622:	2101      	movs	r1, #1
 8003624:	430a      	orrs	r2, r1
 8003626:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003628:	4b04      	ldr	r3, [pc, #16]	@ (800363c <HAL_TIM_PWM_MspInit+0x34>)
 800362a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362c:	2201      	movs	r2, #1
 800362e:	4013      	ands	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003634:	46c0      	nop			@ (mov r8, r8)
 8003636:	46bd      	mov	sp, r7
 8003638:	b004      	add	sp, #16
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40021000 	.word	0x40021000

08003640 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a18      	ldr	r2, [pc, #96]	@ (80036b0 <HAL_TIM_Base_MspInit+0x70>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d10e      	bne.n	8003670 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003652:	4b18      	ldr	r3, [pc, #96]	@ (80036b4 <HAL_TIM_Base_MspInit+0x74>)
 8003654:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003656:	4b17      	ldr	r3, [pc, #92]	@ (80036b4 <HAL_TIM_Base_MspInit+0x74>)
 8003658:	2180      	movs	r1, #128	@ 0x80
 800365a:	0209      	lsls	r1, r1, #8
 800365c:	430a      	orrs	r2, r1
 800365e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003660:	4b14      	ldr	r3, [pc, #80]	@ (80036b4 <HAL_TIM_Base_MspInit+0x74>)
 8003662:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003664:	2380      	movs	r3, #128	@ 0x80
 8003666:	021b      	lsls	r3, r3, #8
 8003668:	4013      	ands	r3, r2
 800366a:	60fb      	str	r3, [r7, #12]
 800366c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800366e:	e01a      	b.n	80036a6 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM16)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a10      	ldr	r2, [pc, #64]	@ (80036b8 <HAL_TIM_Base_MspInit+0x78>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d115      	bne.n	80036a6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800367a:	4b0e      	ldr	r3, [pc, #56]	@ (80036b4 <HAL_TIM_Base_MspInit+0x74>)
 800367c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800367e:	4b0d      	ldr	r3, [pc, #52]	@ (80036b4 <HAL_TIM_Base_MspInit+0x74>)
 8003680:	2180      	movs	r1, #128	@ 0x80
 8003682:	0289      	lsls	r1, r1, #10
 8003684:	430a      	orrs	r2, r1
 8003686:	641a      	str	r2, [r3, #64]	@ 0x40
 8003688:	4b0a      	ldr	r3, [pc, #40]	@ (80036b4 <HAL_TIM_Base_MspInit+0x74>)
 800368a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800368c:	2380      	movs	r3, #128	@ 0x80
 800368e:	029b      	lsls	r3, r3, #10
 8003690:	4013      	ands	r3, r2
 8003692:	60bb      	str	r3, [r7, #8]
 8003694:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 8003696:	2200      	movs	r2, #0
 8003698:	2101      	movs	r1, #1
 800369a:	2015      	movs	r0, #21
 800369c:	f000 fa24 	bl	8003ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80036a0:	2015      	movs	r0, #21
 80036a2:	f000 fa36 	bl	8003b12 <HAL_NVIC_EnableIRQ>
}
 80036a6:	46c0      	nop			@ (mov r8, r8)
 80036a8:	46bd      	mov	sp, r7
 80036aa:	b004      	add	sp, #16
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	46c0      	nop			@ (mov r8, r8)
 80036b0:	40002000 	.word	0x40002000
 80036b4:	40021000 	.word	0x40021000
 80036b8:	40014400 	.word	0x40014400

080036bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036bc:	b590      	push	{r4, r7, lr}
 80036be:	b089      	sub	sp, #36	@ 0x24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c4:	240c      	movs	r4, #12
 80036c6:	193b      	adds	r3, r7, r4
 80036c8:	0018      	movs	r0, r3
 80036ca:	2314      	movs	r3, #20
 80036cc:	001a      	movs	r2, r3
 80036ce:	2100      	movs	r1, #0
 80036d0:	f005 fea0 	bl	8009414 <memset>
  if(htim->Instance==TIM2)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	2380      	movs	r3, #128	@ 0x80
 80036da:	05db      	lsls	r3, r3, #23
 80036dc:	429a      	cmp	r2, r3
 80036de:	d121      	bne.n	8003724 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e0:	4b12      	ldr	r3, [pc, #72]	@ (800372c <HAL_TIM_MspPostInit+0x70>)
 80036e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036e4:	4b11      	ldr	r3, [pc, #68]	@ (800372c <HAL_TIM_MspPostInit+0x70>)
 80036e6:	2104      	movs	r1, #4
 80036e8:	430a      	orrs	r2, r1
 80036ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80036ec:	4b0f      	ldr	r3, [pc, #60]	@ (800372c <HAL_TIM_MspPostInit+0x70>)
 80036ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036f0:	2204      	movs	r2, #4
 80036f2:	4013      	ands	r3, r2
 80036f4:	60bb      	str	r3, [r7, #8]
 80036f6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = PWM_SHIFT_nOE_Pin;
 80036f8:	0021      	movs	r1, r4
 80036fa:	187b      	adds	r3, r7, r1
 80036fc:	2240      	movs	r2, #64	@ 0x40
 80036fe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003700:	187b      	adds	r3, r7, r1
 8003702:	2202      	movs	r2, #2
 8003704:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003706:	187b      	adds	r3, r7, r1
 8003708:	2200      	movs	r2, #0
 800370a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370c:	187b      	adds	r3, r7, r1
 800370e:	2200      	movs	r2, #0
 8003710:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003712:	187b      	adds	r3, r7, r1
 8003714:	2202      	movs	r2, #2
 8003716:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_SHIFT_nOE_GPIO_Port, &GPIO_InitStruct);
 8003718:	187b      	adds	r3, r7, r1
 800371a:	4a05      	ldr	r2, [pc, #20]	@ (8003730 <HAL_TIM_MspPostInit+0x74>)
 800371c:	0019      	movs	r1, r3
 800371e:	0010      	movs	r0, r2
 8003720:	f000 fcc8 	bl	80040b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003724:	46c0      	nop			@ (mov r8, r8)
 8003726:	46bd      	mov	sp, r7
 8003728:	b009      	add	sp, #36	@ 0x24
 800372a:	bd90      	pop	{r4, r7, pc}
 800372c:	40021000 	.word	0x40021000
 8003730:	50000800 	.word	0x50000800

08003734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003738:	46c0      	nop			@ (mov r8, r8)
 800373a:	e7fd      	b.n	8003738 <NMI_Handler+0x4>

0800373c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003740:	46c0      	nop			@ (mov r8, r8)
 8003742:	e7fd      	b.n	8003740 <HardFault_Handler+0x4>

08003744 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003748:	46c0      	nop			@ (mov r8, r8)
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800375c:	f000 f8fc 	bl	8003958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003760:	46c0      	nop			@ (mov r8, r8)
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
	...

08003768 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800376c:	4b03      	ldr	r3, [pc, #12]	@ (800377c <RTC_TAMP_IRQHandler+0x14>)
 800376e:	0018      	movs	r0, r3
 8003770:	f003 fcf0 	bl	8007154 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003774:	46c0      	nop			@ (mov r8, r8)
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	200001d8 	.word	0x200001d8

08003780 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003784:	46c0      	nop			@ (mov r8, r8)
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800378a:	b580      	push	{r7, lr}
 800378c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_EXTI_Pin);
 800378e:	2001      	movs	r0, #1
 8003790:	f000 fe4a 	bl	8004428 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_EXTI_Pin);
 8003794:	2002      	movs	r0, #2
 8003796:	f000 fe47 	bl	8004428 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800379a:	46c0      	nop			@ (mov r8, r8)
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_EXTI_Pin);
 80037a4:	2004      	movs	r0, #4
 80037a6:	f000 fe3f 	bl	8004428 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_EXTI_Pin);
 80037aa:	2008      	movs	r0, #8
 80037ac:	f000 fe3c 	bl	8004428 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80037b0:	46c0      	nop			@ (mov r8, r8)
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TIME_SWITCH_EXTI_Pin);
 80037ba:	2010      	movs	r0, #16
 80037bc:	f000 fe34 	bl	8004428 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_EXTI_Pin);
 80037c0:	2380      	movs	r3, #128	@ 0x80
 80037c2:	021b      	lsls	r3, r3, #8
 80037c4:	0018      	movs	r0, r3
 80037c6:	f000 fe2f 	bl	8004428 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80037ca:	46c0      	nop			@ (mov r8, r8)
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80037d4:	4b03      	ldr	r3, [pc, #12]	@ (80037e4 <DMA1_Channel1_IRQHandler+0x14>)
 80037d6:	0018      	movs	r0, r3
 80037d8:	f000 fb2a 	bl	8003e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037dc:	46c0      	nop			@ (mov r8, r8)
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	2000017c 	.word	0x2000017c

080037e8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80037ec:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <DMA1_Channel2_3_IRQHandler+0x1c>)
 80037ee:	0018      	movs	r0, r3
 80037f0:	f000 fb1e 	bl	8003e30 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80037f4:	4b04      	ldr	r3, [pc, #16]	@ (8003808 <DMA1_Channel2_3_IRQHandler+0x20>)
 80037f6:	0018      	movs	r0, r3
 80037f8:	f000 fb1a 	bl	8003e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80037fc:	46c0      	nop			@ (mov r8, r8)
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	200002c4 	.word	0x200002c4
 8003808:	20000268 	.word	0x20000268

0800380c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003810:	4b03      	ldr	r3, [pc, #12]	@ (8003820 <TIM16_IRQHandler+0x14>)
 8003812:	0018      	movs	r0, r3
 8003814:	f005 f812 	bl	800883c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003818:	46c0      	nop			@ (mov r8, r8)
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	46c0      	nop			@ (mov r8, r8)
 8003820:	200003b8 	.word	0x200003b8

08003824 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003828:	46c0      	nop			@ (mov r8, r8)
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003830:	480d      	ldr	r0, [pc, #52]	@ (8003868 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003832:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003834:	f7ff fff6 	bl	8003824 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003838:	480c      	ldr	r0, [pc, #48]	@ (800386c <LoopForever+0x6>)
  ldr r1, =_edata
 800383a:	490d      	ldr	r1, [pc, #52]	@ (8003870 <LoopForever+0xa>)
  ldr r2, =_sidata
 800383c:	4a0d      	ldr	r2, [pc, #52]	@ (8003874 <LoopForever+0xe>)
  movs r3, #0
 800383e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003840:	e002      	b.n	8003848 <LoopCopyDataInit>

08003842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003846:	3304      	adds	r3, #4

08003848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800384a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800384c:	d3f9      	bcc.n	8003842 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800384e:	4a0a      	ldr	r2, [pc, #40]	@ (8003878 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003850:	4c0a      	ldr	r4, [pc, #40]	@ (800387c <LoopForever+0x16>)
  movs r3, #0
 8003852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003854:	e001      	b.n	800385a <LoopFillZerobss>

08003856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003858:	3204      	adds	r2, #4

0800385a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800385a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800385c:	d3fb      	bcc.n	8003856 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800385e:	f005 fde1 	bl	8009424 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003862:	f7fd ff3b 	bl	80016dc <main>

08003866 <LoopForever>:

LoopForever:
  b LoopForever
 8003866:	e7fe      	b.n	8003866 <LoopForever>
  ldr   r0, =_estack
 8003868:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800386c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003870:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8003874:	08009594 	.word	0x08009594
  ldr r2, =_sbss
 8003878:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 800387c:	200005f8 	.word	0x200005f8

08003880 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003880:	e7fe      	b.n	8003880 <ADC1_IRQHandler>
	...

08003884 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800388a:	1dfb      	adds	r3, r7, #7
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003890:	4b0b      	ldr	r3, [pc, #44]	@ (80038c0 <HAL_Init+0x3c>)
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	4b0a      	ldr	r3, [pc, #40]	@ (80038c0 <HAL_Init+0x3c>)
 8003896:	2180      	movs	r1, #128	@ 0x80
 8003898:	0049      	lsls	r1, r1, #1
 800389a:	430a      	orrs	r2, r1
 800389c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800389e:	2003      	movs	r0, #3
 80038a0:	f000 f810 	bl	80038c4 <HAL_InitTick>
 80038a4:	1e03      	subs	r3, r0, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80038a8:	1dfb      	adds	r3, r7, #7
 80038aa:	2201      	movs	r2, #1
 80038ac:	701a      	strb	r2, [r3, #0]
 80038ae:	e001      	b.n	80038b4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80038b0:	f7ff fc62 	bl	8003178 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038b4:	1dfb      	adds	r3, r7, #7
 80038b6:	781b      	ldrb	r3, [r3, #0]
}
 80038b8:	0018      	movs	r0, r3
 80038ba:	46bd      	mov	sp, r7
 80038bc:	b002      	add	sp, #8
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	40022000 	.word	0x40022000

080038c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038c4:	b590      	push	{r4, r7, lr}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80038cc:	230f      	movs	r3, #15
 80038ce:	18fb      	adds	r3, r7, r3
 80038d0:	2200      	movs	r2, #0
 80038d2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80038d4:	4b1d      	ldr	r3, [pc, #116]	@ (800394c <HAL_InitTick+0x88>)
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d02b      	beq.n	8003934 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80038dc:	4b1c      	ldr	r3, [pc, #112]	@ (8003950 <HAL_InitTick+0x8c>)
 80038de:	681c      	ldr	r4, [r3, #0]
 80038e0:	4b1a      	ldr	r3, [pc, #104]	@ (800394c <HAL_InitTick+0x88>)
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	0019      	movs	r1, r3
 80038e6:	23fa      	movs	r3, #250	@ 0xfa
 80038e8:	0098      	lsls	r0, r3, #2
 80038ea:	f7fc fc0b 	bl	8000104 <__udivsi3>
 80038ee:	0003      	movs	r3, r0
 80038f0:	0019      	movs	r1, r3
 80038f2:	0020      	movs	r0, r4
 80038f4:	f7fc fc06 	bl	8000104 <__udivsi3>
 80038f8:	0003      	movs	r3, r0
 80038fa:	0018      	movs	r0, r3
 80038fc:	f000 f919 	bl	8003b32 <HAL_SYSTICK_Config>
 8003900:	1e03      	subs	r3, r0, #0
 8003902:	d112      	bne.n	800392a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b03      	cmp	r3, #3
 8003908:	d80a      	bhi.n	8003920 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	2301      	movs	r3, #1
 800390e:	425b      	negs	r3, r3
 8003910:	2200      	movs	r2, #0
 8003912:	0018      	movs	r0, r3
 8003914:	f000 f8e8 	bl	8003ae8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003918:	4b0e      	ldr	r3, [pc, #56]	@ (8003954 <HAL_InitTick+0x90>)
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	e00d      	b.n	800393c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003920:	230f      	movs	r3, #15
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	2201      	movs	r2, #1
 8003926:	701a      	strb	r2, [r3, #0]
 8003928:	e008      	b.n	800393c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800392a:	230f      	movs	r3, #15
 800392c:	18fb      	adds	r3, r7, r3
 800392e:	2201      	movs	r2, #1
 8003930:	701a      	strb	r2, [r3, #0]
 8003932:	e003      	b.n	800393c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003934:	230f      	movs	r3, #15
 8003936:	18fb      	adds	r3, r7, r3
 8003938:	2201      	movs	r2, #1
 800393a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800393c:	230f      	movs	r3, #15
 800393e:	18fb      	adds	r3, r7, r3
 8003940:	781b      	ldrb	r3, [r3, #0]
}
 8003942:	0018      	movs	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	b005      	add	sp, #20
 8003948:	bd90      	pop	{r4, r7, pc}
 800394a:	46c0      	nop			@ (mov r8, r8)
 800394c:	20000094 	.word	0x20000094
 8003950:	2000008c 	.word	0x2000008c
 8003954:	20000090 	.word	0x20000090

08003958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800395c:	4b05      	ldr	r3, [pc, #20]	@ (8003974 <HAL_IncTick+0x1c>)
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	001a      	movs	r2, r3
 8003962:	4b05      	ldr	r3, [pc, #20]	@ (8003978 <HAL_IncTick+0x20>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	18d2      	adds	r2, r2, r3
 8003968:	4b03      	ldr	r3, [pc, #12]	@ (8003978 <HAL_IncTick+0x20>)
 800396a:	601a      	str	r2, [r3, #0]
}
 800396c:	46c0      	nop			@ (mov r8, r8)
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	46c0      	nop			@ (mov r8, r8)
 8003974:	20000094 	.word	0x20000094
 8003978:	200005f4 	.word	0x200005f4

0800397c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  return uwTick;
 8003980:	4b02      	ldr	r3, [pc, #8]	@ (800398c <HAL_GetTick+0x10>)
 8003982:	681b      	ldr	r3, [r3, #0]
}
 8003984:	0018      	movs	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	46c0      	nop			@ (mov r8, r8)
 800398c:	200005f4 	.word	0x200005f4

08003990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	0002      	movs	r2, r0
 8003998:	1dfb      	adds	r3, r7, #7
 800399a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800399c:	1dfb      	adds	r3, r7, #7
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80039a2:	d809      	bhi.n	80039b8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039a4:	1dfb      	adds	r3, r7, #7
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	001a      	movs	r2, r3
 80039aa:	231f      	movs	r3, #31
 80039ac:	401a      	ands	r2, r3
 80039ae:	4b04      	ldr	r3, [pc, #16]	@ (80039c0 <__NVIC_EnableIRQ+0x30>)
 80039b0:	2101      	movs	r1, #1
 80039b2:	4091      	lsls	r1, r2
 80039b4:	000a      	movs	r2, r1
 80039b6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80039b8:	46c0      	nop			@ (mov r8, r8)
 80039ba:	46bd      	mov	sp, r7
 80039bc:	b002      	add	sp, #8
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	e000e100 	.word	0xe000e100

080039c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	0002      	movs	r2, r0
 80039cc:	6039      	str	r1, [r7, #0]
 80039ce:	1dfb      	adds	r3, r7, #7
 80039d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80039d2:	1dfb      	adds	r3, r7, #7
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80039d8:	d828      	bhi.n	8003a2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039da:	4a2f      	ldr	r2, [pc, #188]	@ (8003a98 <__NVIC_SetPriority+0xd4>)
 80039dc:	1dfb      	adds	r3, r7, #7
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	b25b      	sxtb	r3, r3
 80039e2:	089b      	lsrs	r3, r3, #2
 80039e4:	33c0      	adds	r3, #192	@ 0xc0
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	589b      	ldr	r3, [r3, r2]
 80039ea:	1dfa      	adds	r2, r7, #7
 80039ec:	7812      	ldrb	r2, [r2, #0]
 80039ee:	0011      	movs	r1, r2
 80039f0:	2203      	movs	r2, #3
 80039f2:	400a      	ands	r2, r1
 80039f4:	00d2      	lsls	r2, r2, #3
 80039f6:	21ff      	movs	r1, #255	@ 0xff
 80039f8:	4091      	lsls	r1, r2
 80039fa:	000a      	movs	r2, r1
 80039fc:	43d2      	mvns	r2, r2
 80039fe:	401a      	ands	r2, r3
 8003a00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	019b      	lsls	r3, r3, #6
 8003a06:	22ff      	movs	r2, #255	@ 0xff
 8003a08:	401a      	ands	r2, r3
 8003a0a:	1dfb      	adds	r3, r7, #7
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	0018      	movs	r0, r3
 8003a10:	2303      	movs	r3, #3
 8003a12:	4003      	ands	r3, r0
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a18:	481f      	ldr	r0, [pc, #124]	@ (8003a98 <__NVIC_SetPriority+0xd4>)
 8003a1a:	1dfb      	adds	r3, r7, #7
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	b25b      	sxtb	r3, r3
 8003a20:	089b      	lsrs	r3, r3, #2
 8003a22:	430a      	orrs	r2, r1
 8003a24:	33c0      	adds	r3, #192	@ 0xc0
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003a2a:	e031      	b.n	8003a90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8003a9c <__NVIC_SetPriority+0xd8>)
 8003a2e:	1dfb      	adds	r3, r7, #7
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	0019      	movs	r1, r3
 8003a34:	230f      	movs	r3, #15
 8003a36:	400b      	ands	r3, r1
 8003a38:	3b08      	subs	r3, #8
 8003a3a:	089b      	lsrs	r3, r3, #2
 8003a3c:	3306      	adds	r3, #6
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	18d3      	adds	r3, r2, r3
 8003a42:	3304      	adds	r3, #4
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	1dfa      	adds	r2, r7, #7
 8003a48:	7812      	ldrb	r2, [r2, #0]
 8003a4a:	0011      	movs	r1, r2
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	400a      	ands	r2, r1
 8003a50:	00d2      	lsls	r2, r2, #3
 8003a52:	21ff      	movs	r1, #255	@ 0xff
 8003a54:	4091      	lsls	r1, r2
 8003a56:	000a      	movs	r2, r1
 8003a58:	43d2      	mvns	r2, r2
 8003a5a:	401a      	ands	r2, r3
 8003a5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	019b      	lsls	r3, r3, #6
 8003a62:	22ff      	movs	r2, #255	@ 0xff
 8003a64:	401a      	ands	r2, r3
 8003a66:	1dfb      	adds	r3, r7, #7
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	4003      	ands	r3, r0
 8003a70:	00db      	lsls	r3, r3, #3
 8003a72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a74:	4809      	ldr	r0, [pc, #36]	@ (8003a9c <__NVIC_SetPriority+0xd8>)
 8003a76:	1dfb      	adds	r3, r7, #7
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	001c      	movs	r4, r3
 8003a7c:	230f      	movs	r3, #15
 8003a7e:	4023      	ands	r3, r4
 8003a80:	3b08      	subs	r3, #8
 8003a82:	089b      	lsrs	r3, r3, #2
 8003a84:	430a      	orrs	r2, r1
 8003a86:	3306      	adds	r3, #6
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	18c3      	adds	r3, r0, r3
 8003a8c:	3304      	adds	r3, #4
 8003a8e:	601a      	str	r2, [r3, #0]
}
 8003a90:	46c0      	nop			@ (mov r8, r8)
 8003a92:	46bd      	mov	sp, r7
 8003a94:	b003      	add	sp, #12
 8003a96:	bd90      	pop	{r4, r7, pc}
 8003a98:	e000e100 	.word	0xe000e100
 8003a9c:	e000ed00 	.word	0xe000ed00

08003aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	1e5a      	subs	r2, r3, #1
 8003aac:	2380      	movs	r3, #128	@ 0x80
 8003aae:	045b      	lsls	r3, r3, #17
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d301      	bcc.n	8003ab8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e010      	b.n	8003ada <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae4 <SysTick_Config+0x44>)
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	3a01      	subs	r2, #1
 8003abe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	425b      	negs	r3, r3
 8003ac4:	2103      	movs	r1, #3
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	f7ff ff7c 	bl	80039c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003acc:	4b05      	ldr	r3, [pc, #20]	@ (8003ae4 <SysTick_Config+0x44>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ad2:	4b04      	ldr	r3, [pc, #16]	@ (8003ae4 <SysTick_Config+0x44>)
 8003ad4:	2207      	movs	r2, #7
 8003ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	0018      	movs	r0, r3
 8003adc:	46bd      	mov	sp, r7
 8003ade:	b002      	add	sp, #8
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	46c0      	nop			@ (mov r8, r8)
 8003ae4:	e000e010 	.word	0xe000e010

08003ae8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60b9      	str	r1, [r7, #8]
 8003af0:	607a      	str	r2, [r7, #4]
 8003af2:	210f      	movs	r1, #15
 8003af4:	187b      	adds	r3, r7, r1
 8003af6:	1c02      	adds	r2, r0, #0
 8003af8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	187b      	adds	r3, r7, r1
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	b25b      	sxtb	r3, r3
 8003b02:	0011      	movs	r1, r2
 8003b04:	0018      	movs	r0, r3
 8003b06:	f7ff ff5d 	bl	80039c4 <__NVIC_SetPriority>
}
 8003b0a:	46c0      	nop			@ (mov r8, r8)
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b004      	add	sp, #16
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b082      	sub	sp, #8
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	0002      	movs	r2, r0
 8003b1a:	1dfb      	adds	r3, r7, #7
 8003b1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b1e:	1dfb      	adds	r3, r7, #7
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	b25b      	sxtb	r3, r3
 8003b24:	0018      	movs	r0, r3
 8003b26:	f7ff ff33 	bl	8003990 <__NVIC_EnableIRQ>
}
 8003b2a:	46c0      	nop			@ (mov r8, r8)
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b002      	add	sp, #8
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b082      	sub	sp, #8
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7ff ffaf 	bl	8003aa0 <SysTick_Config>
 8003b42:	0003      	movs	r3, r0
}
 8003b44:	0018      	movs	r0, r3
 8003b46:	46bd      	mov	sp, r7
 8003b48:	b002      	add	sp, #8
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e077      	b.n	8003c4e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a3d      	ldr	r2, [pc, #244]	@ (8003c58 <HAL_DMA_Init+0x10c>)
 8003b64:	4694      	mov	ip, r2
 8003b66:	4463      	add	r3, ip
 8003b68:	2114      	movs	r1, #20
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f7fc faca 	bl	8000104 <__udivsi3>
 8003b70:	0003      	movs	r3, r0
 8003b72:	009a      	lsls	r2, r3, #2
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2225      	movs	r2, #37	@ 0x25
 8003b7c:	2102      	movs	r1, #2
 8003b7e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4934      	ldr	r1, [pc, #208]	@ (8003c5c <HAL_DMA_Init+0x110>)
 8003b8c:	400a      	ands	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6819      	ldr	r1, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f000 fa23 	bl	8004014 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	2380      	movs	r3, #128	@ 0x80
 8003bd4:	01db      	lsls	r3, r3, #7
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d102      	bne.n	8003be0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be8:	213f      	movs	r1, #63	@ 0x3f
 8003bea:	400a      	ands	r2, r1
 8003bec:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003bf6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d011      	beq.n	8003c24 <HAL_DMA_Init+0xd8>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d80d      	bhi.n	8003c24 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f000 fa2e 	bl	800406c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003c20:	605a      	str	r2, [r3, #4]
 8003c22:	e008      	b.n	8003c36 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2225      	movs	r2, #37	@ 0x25
 8003c40:	2101      	movs	r1, #1
 8003c42:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2224      	movs	r2, #36	@ 0x24
 8003c48:	2100      	movs	r1, #0
 8003c4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	0018      	movs	r0, r3
 8003c50:	46bd      	mov	sp, r7
 8003c52:	b002      	add	sp, #8
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	46c0      	nop			@ (mov r8, r8)
 8003c58:	bffdfff8 	.word	0xbffdfff8
 8003c5c:	ffff800f 	.word	0xffff800f

08003c60 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
 8003c6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6e:	2317      	movs	r3, #23
 8003c70:	18fb      	adds	r3, r7, r3
 8003c72:	2200      	movs	r2, #0
 8003c74:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2224      	movs	r2, #36	@ 0x24
 8003c7a:	5c9b      	ldrb	r3, [r3, r2]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d101      	bne.n	8003c84 <HAL_DMA_Start_IT+0x24>
 8003c80:	2302      	movs	r3, #2
 8003c82:	e06f      	b.n	8003d64 <HAL_DMA_Start_IT+0x104>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2224      	movs	r2, #36	@ 0x24
 8003c88:	2101      	movs	r1, #1
 8003c8a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2225      	movs	r2, #37	@ 0x25
 8003c90:	5c9b      	ldrb	r3, [r3, r2]
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d157      	bne.n	8003d48 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2225      	movs	r2, #37	@ 0x25
 8003c9c:	2102      	movs	r1, #2
 8003c9e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	438a      	bics	r2, r1
 8003cb4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	68b9      	ldr	r1, [r7, #8]
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f969 	bl	8003f94 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d008      	beq.n	8003cdc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	210e      	movs	r1, #14
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	e00f      	b.n	8003cfc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2104      	movs	r1, #4
 8003ce8:	438a      	bics	r2, r1
 8003cea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	210a      	movs	r1, #10
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	2380      	movs	r3, #128	@ 0x80
 8003d04:	025b      	lsls	r3, r3, #9
 8003d06:	4013      	ands	r3, r2
 8003d08:	d008      	beq.n	8003d1c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d14:	2180      	movs	r1, #128	@ 0x80
 8003d16:	0049      	lsls	r1, r1, #1
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d008      	beq.n	8003d36 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d2e:	2180      	movs	r1, #128	@ 0x80
 8003d30:	0049      	lsls	r1, r1, #1
 8003d32:	430a      	orrs	r2, r1
 8003d34:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2101      	movs	r1, #1
 8003d42:	430a      	orrs	r2, r1
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	e00a      	b.n	8003d5e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2280      	movs	r2, #128	@ 0x80
 8003d4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2224      	movs	r2, #36	@ 0x24
 8003d52:	2100      	movs	r1, #0
 8003d54:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8003d56:	2317      	movs	r3, #23
 8003d58:	18fb      	adds	r3, r7, r3
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003d5e:	2317      	movs	r3, #23
 8003d60:	18fb      	adds	r3, r7, r3
 8003d62:	781b      	ldrb	r3, [r3, #0]
}
 8003d64:	0018      	movs	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	b006      	add	sp, #24
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e050      	b.n	8003e20 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2225      	movs	r2, #37	@ 0x25
 8003d82:	5c9b      	ldrb	r3, [r3, r2]
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d008      	beq.n	8003d9c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2204      	movs	r2, #4
 8003d8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2224      	movs	r2, #36	@ 0x24
 8003d94:	2100      	movs	r1, #0
 8003d96:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e041      	b.n	8003e20 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	210e      	movs	r1, #14
 8003da8:	438a      	bics	r2, r1
 8003daa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db6:	491c      	ldr	r1, [pc, #112]	@ (8003e28 <HAL_DMA_Abort+0xbc>)
 8003db8:	400a      	ands	r2, r1
 8003dba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	438a      	bics	r2, r1
 8003dca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8003dcc:	4b17      	ldr	r3, [pc, #92]	@ (8003e2c <HAL_DMA_Abort+0xc0>)
 8003dce:	6859      	ldr	r1, [r3, #4]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd4:	221c      	movs	r2, #28
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	2201      	movs	r2, #1
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	4b13      	ldr	r3, [pc, #76]	@ (8003e2c <HAL_DMA_Abort+0xc0>)
 8003dde:	430a      	orrs	r2, r1
 8003de0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003dea:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00c      	beq.n	8003e0e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dfe:	490a      	ldr	r1, [pc, #40]	@ (8003e28 <HAL_DMA_Abort+0xbc>)
 8003e00:	400a      	ands	r2, r1
 8003e02:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003e0c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2225      	movs	r2, #37	@ 0x25
 8003e12:	2101      	movs	r1, #1
 8003e14:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2224      	movs	r2, #36	@ 0x24
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	0018      	movs	r0, r3
 8003e22:	46bd      	mov	sp, r7
 8003e24:	b002      	add	sp, #8
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	fffffeff 	.word	0xfffffeff
 8003e2c:	40020000 	.word	0x40020000

08003e30 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003e38:	4b55      	ldr	r3, [pc, #340]	@ (8003f90 <HAL_DMA_IRQHandler+0x160>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4a:	221c      	movs	r2, #28
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2204      	movs	r2, #4
 8003e50:	409a      	lsls	r2, r3
 8003e52:	0013      	movs	r3, r2
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	4013      	ands	r3, r2
 8003e58:	d027      	beq.n	8003eaa <HAL_DMA_IRQHandler+0x7a>
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	4013      	ands	r3, r2
 8003e60:	d023      	beq.n	8003eaa <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	d107      	bne.n	8003e7e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2104      	movs	r1, #4
 8003e7a:	438a      	bics	r2, r1
 8003e7c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003e7e:	4b44      	ldr	r3, [pc, #272]	@ (8003f90 <HAL_DMA_IRQHandler+0x160>)
 8003e80:	6859      	ldr	r1, [r3, #4]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	221c      	movs	r2, #28
 8003e88:	4013      	ands	r3, r2
 8003e8a:	2204      	movs	r2, #4
 8003e8c:	409a      	lsls	r2, r3
 8003e8e:	4b40      	ldr	r3, [pc, #256]	@ (8003f90 <HAL_DMA_IRQHandler+0x160>)
 8003e90:	430a      	orrs	r2, r1
 8003e92:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d100      	bne.n	8003e9e <HAL_DMA_IRQHandler+0x6e>
 8003e9c:	e073      	b.n	8003f86 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	0010      	movs	r0, r2
 8003ea6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003ea8:	e06d      	b.n	8003f86 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	221c      	movs	r2, #28
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	409a      	lsls	r2, r3
 8003eb6:	0013      	movs	r3, r2
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d02e      	beq.n	8003f1c <HAL_DMA_IRQHandler+0xec>
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	d02a      	beq.n	8003f1c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	4013      	ands	r3, r2
 8003ed0:	d10b      	bne.n	8003eea <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	210a      	movs	r1, #10
 8003ede:	438a      	bics	r2, r1
 8003ee0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2225      	movs	r2, #37	@ 0x25
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003eea:	4b29      	ldr	r3, [pc, #164]	@ (8003f90 <HAL_DMA_IRQHandler+0x160>)
 8003eec:	6859      	ldr	r1, [r3, #4]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef2:	221c      	movs	r2, #28
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	409a      	lsls	r2, r3
 8003efa:	4b25      	ldr	r3, [pc, #148]	@ (8003f90 <HAL_DMA_IRQHandler+0x160>)
 8003efc:	430a      	orrs	r2, r1
 8003efe:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2224      	movs	r2, #36	@ 0x24
 8003f04:	2100      	movs	r1, #0
 8003f06:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d03a      	beq.n	8003f86 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	0010      	movs	r0, r2
 8003f18:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003f1a:	e034      	b.n	8003f86 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	221c      	movs	r2, #28
 8003f22:	4013      	ands	r3, r2
 8003f24:	2208      	movs	r2, #8
 8003f26:	409a      	lsls	r2, r3
 8003f28:	0013      	movs	r3, r2
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	d02b      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x158>
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	2208      	movs	r2, #8
 8003f34:	4013      	ands	r3, r2
 8003f36:	d027      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	210e      	movs	r1, #14
 8003f44:	438a      	bics	r2, r1
 8003f46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003f48:	4b11      	ldr	r3, [pc, #68]	@ (8003f90 <HAL_DMA_IRQHandler+0x160>)
 8003f4a:	6859      	ldr	r1, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f50:	221c      	movs	r2, #28
 8003f52:	4013      	ands	r3, r2
 8003f54:	2201      	movs	r2, #1
 8003f56:	409a      	lsls	r2, r3
 8003f58:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <HAL_DMA_IRQHandler+0x160>)
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2225      	movs	r2, #37	@ 0x25
 8003f68:	2101      	movs	r1, #1
 8003f6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2224      	movs	r2, #36	@ 0x24
 8003f70:	2100      	movs	r1, #0
 8003f72:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	0010      	movs	r0, r2
 8003f84:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	46c0      	nop			@ (mov r8, r8)
}
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	b004      	add	sp, #16
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40020000 	.word	0x40020000

08003f94 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003faa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d004      	beq.n	8003fbe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003fbc:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003fbe:	4b14      	ldr	r3, [pc, #80]	@ (8004010 <DMA_SetConfig+0x7c>)
 8003fc0:	6859      	ldr	r1, [r3, #4]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc6:	221c      	movs	r2, #28
 8003fc8:	4013      	ands	r3, r2
 8003fca:	2201      	movs	r2, #1
 8003fcc:	409a      	lsls	r2, r3
 8003fce:	4b10      	ldr	r3, [pc, #64]	@ (8004010 <DMA_SetConfig+0x7c>)
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2b10      	cmp	r3, #16
 8003fe2:	d108      	bne.n	8003ff6 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68ba      	ldr	r2, [r7, #8]
 8003ff2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ff4:	e007      	b.n	8004006 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	60da      	str	r2, [r3, #12]
}
 8004006:	46c0      	nop			@ (mov r8, r8)
 8004008:	46bd      	mov	sp, r7
 800400a:	b004      	add	sp, #16
 800400c:	bd80      	pop	{r7, pc}
 800400e:	46c0      	nop			@ (mov r8, r8)
 8004010:	40020000 	.word	0x40020000

08004014 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004020:	089b      	lsrs	r3, r3, #2
 8004022:	4a10      	ldr	r2, [pc, #64]	@ (8004064 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004024:	4694      	mov	ip, r2
 8004026:	4463      	add	r3, ip
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	001a      	movs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	001a      	movs	r2, r3
 8004036:	23ff      	movs	r3, #255	@ 0xff
 8004038:	4013      	ands	r3, r2
 800403a:	3b08      	subs	r3, #8
 800403c:	2114      	movs	r1, #20
 800403e:	0018      	movs	r0, r3
 8004040:	f7fc f860 	bl	8000104 <__udivsi3>
 8004044:	0003      	movs	r3, r0
 8004046:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a07      	ldr	r2, [pc, #28]	@ (8004068 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800404c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	221f      	movs	r2, #31
 8004052:	4013      	ands	r3, r2
 8004054:	2201      	movs	r2, #1
 8004056:	409a      	lsls	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800405c:	46c0      	nop			@ (mov r8, r8)
 800405e:	46bd      	mov	sp, r7
 8004060:	b004      	add	sp, #16
 8004062:	bd80      	pop	{r7, pc}
 8004064:	10008200 	.word	0x10008200
 8004068:	40020880 	.word	0x40020880

0800406c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	223f      	movs	r2, #63	@ 0x3f
 800407a:	4013      	ands	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	4a0a      	ldr	r2, [pc, #40]	@ (80040ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004082:	4694      	mov	ip, r2
 8004084:	4463      	add	r3, ip
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	001a      	movs	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a07      	ldr	r2, [pc, #28]	@ (80040b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004092:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	3b01      	subs	r3, #1
 8004098:	2203      	movs	r2, #3
 800409a:	4013      	ands	r3, r2
 800409c:	2201      	movs	r2, #1
 800409e:	409a      	lsls	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80040a4:	46c0      	nop			@ (mov r8, r8)
 80040a6:	46bd      	mov	sp, r7
 80040a8:	b004      	add	sp, #16
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	1000823f 	.word	0x1000823f
 80040b0:	40020940 	.word	0x40020940

080040b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040be:	2300      	movs	r3, #0
 80040c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040c2:	e147      	b.n	8004354 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2101      	movs	r1, #1
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	4091      	lsls	r1, r2
 80040ce:	000a      	movs	r2, r1
 80040d0:	4013      	ands	r3, r2
 80040d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d100      	bne.n	80040dc <HAL_GPIO_Init+0x28>
 80040da:	e138      	b.n	800434e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	2203      	movs	r2, #3
 80040e2:	4013      	ands	r3, r2
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d005      	beq.n	80040f4 <HAL_GPIO_Init+0x40>
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2203      	movs	r2, #3
 80040ee:	4013      	ands	r3, r2
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d130      	bne.n	8004156 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	2203      	movs	r2, #3
 8004100:	409a      	lsls	r2, r3
 8004102:	0013      	movs	r3, r2
 8004104:	43da      	mvns	r2, r3
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	4013      	ands	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	68da      	ldr	r2, [r3, #12]
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	409a      	lsls	r2, r3
 8004116:	0013      	movs	r3, r2
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800412a:	2201      	movs	r2, #1
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	409a      	lsls	r2, r3
 8004130:	0013      	movs	r3, r2
 8004132:	43da      	mvns	r2, r3
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	4013      	ands	r3, r2
 8004138:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	091b      	lsrs	r3, r3, #4
 8004140:	2201      	movs	r2, #1
 8004142:	401a      	ands	r2, r3
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	409a      	lsls	r2, r3
 8004148:	0013      	movs	r3, r2
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	4313      	orrs	r3, r2
 800414e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2203      	movs	r2, #3
 800415c:	4013      	ands	r3, r2
 800415e:	2b03      	cmp	r3, #3
 8004160:	d017      	beq.n	8004192 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	2203      	movs	r2, #3
 800416e:	409a      	lsls	r2, r3
 8004170:	0013      	movs	r3, r2
 8004172:	43da      	mvns	r2, r3
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	4013      	ands	r3, r2
 8004178:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	409a      	lsls	r2, r3
 8004184:	0013      	movs	r3, r2
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	4313      	orrs	r3, r2
 800418a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	2203      	movs	r2, #3
 8004198:	4013      	ands	r3, r2
 800419a:	2b02      	cmp	r3, #2
 800419c:	d123      	bne.n	80041e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	08da      	lsrs	r2, r3, #3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	3208      	adds	r2, #8
 80041a6:	0092      	lsls	r2, r2, #2
 80041a8:	58d3      	ldr	r3, [r2, r3]
 80041aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	2207      	movs	r2, #7
 80041b0:	4013      	ands	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	220f      	movs	r2, #15
 80041b6:	409a      	lsls	r2, r3
 80041b8:	0013      	movs	r3, r2
 80041ba:	43da      	mvns	r2, r3
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	4013      	ands	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	691a      	ldr	r2, [r3, #16]
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2107      	movs	r1, #7
 80041ca:	400b      	ands	r3, r1
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	409a      	lsls	r2, r3
 80041d0:	0013      	movs	r3, r2
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	08da      	lsrs	r2, r3, #3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	3208      	adds	r2, #8
 80041e0:	0092      	lsls	r2, r2, #2
 80041e2:	6939      	ldr	r1, [r7, #16]
 80041e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	2203      	movs	r2, #3
 80041f2:	409a      	lsls	r2, r3
 80041f4:	0013      	movs	r3, r2
 80041f6:	43da      	mvns	r2, r3
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	4013      	ands	r3, r2
 80041fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	2203      	movs	r2, #3
 8004204:	401a      	ands	r2, r3
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	005b      	lsls	r3, r3, #1
 800420a:	409a      	lsls	r2, r3
 800420c:	0013      	movs	r3, r2
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	4313      	orrs	r3, r2
 8004212:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	23c0      	movs	r3, #192	@ 0xc0
 8004220:	029b      	lsls	r3, r3, #10
 8004222:	4013      	ands	r3, r2
 8004224:	d100      	bne.n	8004228 <HAL_GPIO_Init+0x174>
 8004226:	e092      	b.n	800434e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004228:	4a50      	ldr	r2, [pc, #320]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	089b      	lsrs	r3, r3, #2
 800422e:	3318      	adds	r3, #24
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	589b      	ldr	r3, [r3, r2]
 8004234:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	2203      	movs	r2, #3
 800423a:	4013      	ands	r3, r2
 800423c:	00db      	lsls	r3, r3, #3
 800423e:	220f      	movs	r2, #15
 8004240:	409a      	lsls	r2, r3
 8004242:	0013      	movs	r3, r2
 8004244:	43da      	mvns	r2, r3
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	4013      	ands	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	23a0      	movs	r3, #160	@ 0xa0
 8004250:	05db      	lsls	r3, r3, #23
 8004252:	429a      	cmp	r2, r3
 8004254:	d013      	beq.n	800427e <HAL_GPIO_Init+0x1ca>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a45      	ldr	r2, [pc, #276]	@ (8004370 <HAL_GPIO_Init+0x2bc>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00d      	beq.n	800427a <HAL_GPIO_Init+0x1c6>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a44      	ldr	r2, [pc, #272]	@ (8004374 <HAL_GPIO_Init+0x2c0>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d007      	beq.n	8004276 <HAL_GPIO_Init+0x1c2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a43      	ldr	r2, [pc, #268]	@ (8004378 <HAL_GPIO_Init+0x2c4>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d101      	bne.n	8004272 <HAL_GPIO_Init+0x1be>
 800426e:	2303      	movs	r3, #3
 8004270:	e006      	b.n	8004280 <HAL_GPIO_Init+0x1cc>
 8004272:	2305      	movs	r3, #5
 8004274:	e004      	b.n	8004280 <HAL_GPIO_Init+0x1cc>
 8004276:	2302      	movs	r3, #2
 8004278:	e002      	b.n	8004280 <HAL_GPIO_Init+0x1cc>
 800427a:	2301      	movs	r3, #1
 800427c:	e000      	b.n	8004280 <HAL_GPIO_Init+0x1cc>
 800427e:	2300      	movs	r3, #0
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	2103      	movs	r1, #3
 8004284:	400a      	ands	r2, r1
 8004286:	00d2      	lsls	r2, r2, #3
 8004288:	4093      	lsls	r3, r2
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004290:	4936      	ldr	r1, [pc, #216]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	089b      	lsrs	r3, r3, #2
 8004296:	3318      	adds	r3, #24
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800429e:	4b33      	ldr	r3, [pc, #204]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	43da      	mvns	r2, r3
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	2380      	movs	r3, #128	@ 0x80
 80042b4:	035b      	lsls	r3, r3, #13
 80042b6:	4013      	ands	r3, r2
 80042b8:	d003      	beq.n	80042c2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042c2:	4b2a      	ldr	r3, [pc, #168]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80042c8:	4b28      	ldr	r3, [pc, #160]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	43da      	mvns	r2, r3
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	2380      	movs	r3, #128	@ 0x80
 80042de:	039b      	lsls	r3, r3, #14
 80042e0:	4013      	ands	r3, r2
 80042e2:	d003      	beq.n	80042ec <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80042ec:	4b1f      	ldr	r3, [pc, #124]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80042f2:	4a1e      	ldr	r2, [pc, #120]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 80042f4:	2384      	movs	r3, #132	@ 0x84
 80042f6:	58d3      	ldr	r3, [r2, r3]
 80042f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	43da      	mvns	r2, r3
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	4013      	ands	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	2380      	movs	r3, #128	@ 0x80
 800430a:	029b      	lsls	r3, r3, #10
 800430c:	4013      	ands	r3, r2
 800430e:	d003      	beq.n	8004318 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004318:	4914      	ldr	r1, [pc, #80]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 800431a:	2284      	movs	r2, #132	@ 0x84
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004320:	4a12      	ldr	r2, [pc, #72]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 8004322:	2380      	movs	r3, #128	@ 0x80
 8004324:	58d3      	ldr	r3, [r2, r3]
 8004326:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	43da      	mvns	r2, r3
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	4013      	ands	r3, r2
 8004330:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	2380      	movs	r3, #128	@ 0x80
 8004338:	025b      	lsls	r3, r3, #9
 800433a:	4013      	ands	r3, r2
 800433c:	d003      	beq.n	8004346 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4313      	orrs	r3, r2
 8004344:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004346:	4909      	ldr	r1, [pc, #36]	@ (800436c <HAL_GPIO_Init+0x2b8>)
 8004348:	2280      	movs	r2, #128	@ 0x80
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	3301      	adds	r3, #1
 8004352:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	40da      	lsrs	r2, r3
 800435c:	1e13      	subs	r3, r2, #0
 800435e:	d000      	beq.n	8004362 <HAL_GPIO_Init+0x2ae>
 8004360:	e6b0      	b.n	80040c4 <HAL_GPIO_Init+0x10>
  }
}
 8004362:	46c0      	nop			@ (mov r8, r8)
 8004364:	46c0      	nop			@ (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b006      	add	sp, #24
 800436a:	bd80      	pop	{r7, pc}
 800436c:	40021800 	.word	0x40021800
 8004370:	50000400 	.word	0x50000400
 8004374:	50000800 	.word	0x50000800
 8004378:	50000c00 	.word	0x50000c00

0800437c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	000a      	movs	r2, r1
 8004386:	1cbb      	adds	r3, r7, #2
 8004388:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	1cba      	adds	r2, r7, #2
 8004390:	8812      	ldrh	r2, [r2, #0]
 8004392:	4013      	ands	r3, r2
 8004394:	d004      	beq.n	80043a0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004396:	230f      	movs	r3, #15
 8004398:	18fb      	adds	r3, r7, r3
 800439a:	2201      	movs	r2, #1
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	e003      	b.n	80043a8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043a0:	230f      	movs	r3, #15
 80043a2:	18fb      	adds	r3, r7, r3
 80043a4:	2200      	movs	r2, #0
 80043a6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80043a8:	230f      	movs	r3, #15
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	781b      	ldrb	r3, [r3, #0]
}
 80043ae:	0018      	movs	r0, r3
 80043b0:	46bd      	mov	sp, r7
 80043b2:	b004      	add	sp, #16
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b082      	sub	sp, #8
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	0008      	movs	r0, r1
 80043c0:	0011      	movs	r1, r2
 80043c2:	1cbb      	adds	r3, r7, #2
 80043c4:	1c02      	adds	r2, r0, #0
 80043c6:	801a      	strh	r2, [r3, #0]
 80043c8:	1c7b      	adds	r3, r7, #1
 80043ca:	1c0a      	adds	r2, r1, #0
 80043cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043ce:	1c7b      	adds	r3, r7, #1
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d004      	beq.n	80043e0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043d6:	1cbb      	adds	r3, r7, #2
 80043d8:	881a      	ldrh	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043de:	e003      	b.n	80043e8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043e0:	1cbb      	adds	r3, r7, #2
 80043e2:	881a      	ldrh	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043e8:	46c0      	nop			@ (mov r8, r8)
 80043ea:	46bd      	mov	sp, r7
 80043ec:	b002      	add	sp, #8
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	000a      	movs	r2, r1
 80043fa:	1cbb      	adds	r3, r7, #2
 80043fc:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004404:	1cbb      	adds	r3, r7, #2
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	4013      	ands	r3, r2
 800440c:	041a      	lsls	r2, r3, #16
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	43db      	mvns	r3, r3
 8004412:	1cb9      	adds	r1, r7, #2
 8004414:	8809      	ldrh	r1, [r1, #0]
 8004416:	400b      	ands	r3, r1
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	619a      	str	r2, [r3, #24]
}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	46bd      	mov	sp, r7
 8004422:	b004      	add	sp, #16
 8004424:	bd80      	pop	{r7, pc}
	...

08004428 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	0002      	movs	r2, r0
 8004430:	1dbb      	adds	r3, r7, #6
 8004432:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004434:	4b10      	ldr	r3, [pc, #64]	@ (8004478 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	1dba      	adds	r2, r7, #6
 800443a:	8812      	ldrh	r2, [r2, #0]
 800443c:	4013      	ands	r3, r2
 800443e:	d008      	beq.n	8004452 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004440:	4b0d      	ldr	r3, [pc, #52]	@ (8004478 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004442:	1dba      	adds	r2, r7, #6
 8004444:	8812      	ldrh	r2, [r2, #0]
 8004446:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004448:	1dbb      	adds	r3, r7, #6
 800444a:	881b      	ldrh	r3, [r3, #0]
 800444c:	0018      	movs	r0, r3
 800444e:	f7fe f893 	bl	8002578 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004452:	4b09      	ldr	r3, [pc, #36]	@ (8004478 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	1dba      	adds	r2, r7, #6
 8004458:	8812      	ldrh	r2, [r2, #0]
 800445a:	4013      	ands	r3, r2
 800445c:	d008      	beq.n	8004470 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800445e:	4b06      	ldr	r3, [pc, #24]	@ (8004478 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004460:	1dba      	adds	r2, r7, #6
 8004462:	8812      	ldrh	r2, [r2, #0]
 8004464:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004466:	1dbb      	adds	r3, r7, #6
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	0018      	movs	r0, r3
 800446c:	f7fe f830 	bl	80024d0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004470:	46c0      	nop			@ (mov r8, r8)
 8004472:	46bd      	mov	sp, r7
 8004474:	b002      	add	sp, #8
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40021800 	.word	0x40021800

0800447c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e08f      	b.n	80045ae <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2241      	movs	r2, #65	@ 0x41
 8004492:	5c9b      	ldrb	r3, [r3, r2]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d107      	bne.n	80044aa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2240      	movs	r2, #64	@ 0x40
 800449e:	2100      	movs	r1, #0
 80044a0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	0018      	movs	r0, r3
 80044a6:	f7fe fe93 	bl	80031d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2241      	movs	r2, #65	@ 0x41
 80044ae:	2124      	movs	r1, #36	@ 0x24
 80044b0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2101      	movs	r1, #1
 80044be:	438a      	bics	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	493b      	ldr	r1, [pc, #236]	@ (80045b8 <HAL_I2C_Init+0x13c>)
 80044cc:	400a      	ands	r2, r1
 80044ce:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4938      	ldr	r1, [pc, #224]	@ (80045bc <HAL_I2C_Init+0x140>)
 80044dc:	400a      	ands	r2, r1
 80044de:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d108      	bne.n	80044fa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689a      	ldr	r2, [r3, #8]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2180      	movs	r1, #128	@ 0x80
 80044f2:	0209      	lsls	r1, r1, #8
 80044f4:	430a      	orrs	r2, r1
 80044f6:	609a      	str	r2, [r3, #8]
 80044f8:	e007      	b.n	800450a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2184      	movs	r1, #132	@ 0x84
 8004504:	0209      	lsls	r1, r1, #8
 8004506:	430a      	orrs	r2, r1
 8004508:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d109      	bne.n	8004526 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2180      	movs	r1, #128	@ 0x80
 800451e:	0109      	lsls	r1, r1, #4
 8004520:	430a      	orrs	r2, r1
 8004522:	605a      	str	r2, [r3, #4]
 8004524:	e007      	b.n	8004536 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4923      	ldr	r1, [pc, #140]	@ (80045c0 <HAL_I2C_Init+0x144>)
 8004532:	400a      	ands	r2, r1
 8004534:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	685a      	ldr	r2, [r3, #4]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4920      	ldr	r1, [pc, #128]	@ (80045c4 <HAL_I2C_Init+0x148>)
 8004542:	430a      	orrs	r2, r1
 8004544:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	491a      	ldr	r1, [pc, #104]	@ (80045bc <HAL_I2C_Init+0x140>)
 8004552:	400a      	ands	r2, r1
 8004554:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	431a      	orrs	r2, r3
 8004560:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	430a      	orrs	r2, r1
 800456e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	69d9      	ldr	r1, [r3, #28]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a1a      	ldr	r2, [r3, #32]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2101      	movs	r1, #1
 800458c:	430a      	orrs	r2, r1
 800458e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2241      	movs	r2, #65	@ 0x41
 800459a:	2120      	movs	r1, #32
 800459c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2242      	movs	r2, #66	@ 0x42
 80045a8:	2100      	movs	r1, #0
 80045aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	0018      	movs	r0, r3
 80045b0:	46bd      	mov	sp, r7
 80045b2:	b002      	add	sp, #8
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	46c0      	nop			@ (mov r8, r8)
 80045b8:	f0ffffff 	.word	0xf0ffffff
 80045bc:	ffff7fff 	.word	0xffff7fff
 80045c0:	fffff7ff 	.word	0xfffff7ff
 80045c4:	02008000 	.word	0x02008000

080045c8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b089      	sub	sp, #36	@ 0x24
 80045cc:	af02      	add	r7, sp, #8
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	0008      	movs	r0, r1
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	0019      	movs	r1, r3
 80045d6:	230a      	movs	r3, #10
 80045d8:	18fb      	adds	r3, r7, r3
 80045da:	1c02      	adds	r2, r0, #0
 80045dc:	801a      	strh	r2, [r3, #0]
 80045de:	2308      	movs	r3, #8
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	1c0a      	adds	r2, r1, #0
 80045e4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2241      	movs	r2, #65	@ 0x41
 80045ea:	5c9b      	ldrb	r3, [r3, r2]
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b20      	cmp	r3, #32
 80045f0:	d000      	beq.n	80045f4 <HAL_I2C_Master_Transmit+0x2c>
 80045f2:	e10a      	b.n	800480a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2240      	movs	r2, #64	@ 0x40
 80045f8:	5c9b      	ldrb	r3, [r3, r2]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d101      	bne.n	8004602 <HAL_I2C_Master_Transmit+0x3a>
 80045fe:	2302      	movs	r3, #2
 8004600:	e104      	b.n	800480c <HAL_I2C_Master_Transmit+0x244>
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2240      	movs	r2, #64	@ 0x40
 8004606:	2101      	movs	r1, #1
 8004608:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800460a:	f7ff f9b7 	bl	800397c <HAL_GetTick>
 800460e:	0003      	movs	r3, r0
 8004610:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004612:	2380      	movs	r3, #128	@ 0x80
 8004614:	0219      	lsls	r1, r3, #8
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2319      	movs	r3, #25
 800461e:	2201      	movs	r2, #1
 8004620:	f000 fa26 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8004624:	1e03      	subs	r3, r0, #0
 8004626:	d001      	beq.n	800462c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e0ef      	b.n	800480c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2241      	movs	r2, #65	@ 0x41
 8004630:	2121      	movs	r1, #33	@ 0x21
 8004632:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2242      	movs	r2, #66	@ 0x42
 8004638:	2110      	movs	r1, #16
 800463a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2208      	movs	r2, #8
 800464c:	18ba      	adds	r2, r7, r2
 800464e:	8812      	ldrh	r2, [r2, #0]
 8004650:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465c:	b29b      	uxth	r3, r3
 800465e:	2bff      	cmp	r3, #255	@ 0xff
 8004660:	d906      	bls.n	8004670 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	22ff      	movs	r2, #255	@ 0xff
 8004666:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004668:	2380      	movs	r3, #128	@ 0x80
 800466a:	045b      	lsls	r3, r3, #17
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	e007      	b.n	8004680 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004674:	b29a      	uxth	r2, r3
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800467a:	2380      	movs	r3, #128	@ 0x80
 800467c:	049b      	lsls	r3, r3, #18
 800467e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004684:	2b00      	cmp	r3, #0
 8004686:	d027      	beq.n	80046d8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468c:	781a      	ldrb	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b0:	3b01      	subs	r3, #1
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	3301      	adds	r3, #1
 80046c0:	b2da      	uxtb	r2, r3
 80046c2:	697c      	ldr	r4, [r7, #20]
 80046c4:	230a      	movs	r3, #10
 80046c6:	18fb      	adds	r3, r7, r3
 80046c8:	8819      	ldrh	r1, [r3, #0]
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	4b51      	ldr	r3, [pc, #324]	@ (8004814 <HAL_I2C_Master_Transmit+0x24c>)
 80046ce:	9300      	str	r3, [sp, #0]
 80046d0:	0023      	movs	r3, r4
 80046d2:	f000 fc45 	bl	8004f60 <I2C_TransferConfig>
 80046d6:	e06f      	b.n	80047b8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046dc:	b2da      	uxtb	r2, r3
 80046de:	697c      	ldr	r4, [r7, #20]
 80046e0:	230a      	movs	r3, #10
 80046e2:	18fb      	adds	r3, r7, r3
 80046e4:	8819      	ldrh	r1, [r3, #0]
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004814 <HAL_I2C_Master_Transmit+0x24c>)
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	0023      	movs	r3, r4
 80046ee:	f000 fc37 	bl	8004f60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80046f2:	e061      	b.n	80047b8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	0018      	movs	r0, r3
 80046fc:	f000 fa10 	bl	8004b20 <I2C_WaitOnTXISFlagUntilTimeout>
 8004700:	1e03      	subs	r3, r0, #0
 8004702:	d001      	beq.n	8004708 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e081      	b.n	800480c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470c:	781a      	ldrb	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004718:	1c5a      	adds	r2, r3, #1
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004722:	b29b      	uxth	r3, r3
 8004724:	3b01      	subs	r3, #1
 8004726:	b29a      	uxth	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004730:	3b01      	subs	r3, #1
 8004732:	b29a      	uxth	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800473c:	b29b      	uxth	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d03a      	beq.n	80047b8 <HAL_I2C_Master_Transmit+0x1f0>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004746:	2b00      	cmp	r3, #0
 8004748:	d136      	bne.n	80047b8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800474a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	9300      	str	r3, [sp, #0]
 8004752:	0013      	movs	r3, r2
 8004754:	2200      	movs	r2, #0
 8004756:	2180      	movs	r1, #128	@ 0x80
 8004758:	f000 f98a 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 800475c:	1e03      	subs	r3, r0, #0
 800475e:	d001      	beq.n	8004764 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e053      	b.n	800480c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004768:	b29b      	uxth	r3, r3
 800476a:	2bff      	cmp	r3, #255	@ 0xff
 800476c:	d911      	bls.n	8004792 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	22ff      	movs	r2, #255	@ 0xff
 8004772:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004778:	b2da      	uxtb	r2, r3
 800477a:	2380      	movs	r3, #128	@ 0x80
 800477c:	045c      	lsls	r4, r3, #17
 800477e:	230a      	movs	r3, #10
 8004780:	18fb      	adds	r3, r7, r3
 8004782:	8819      	ldrh	r1, [r3, #0]
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	2300      	movs	r3, #0
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	0023      	movs	r3, r4
 800478c:	f000 fbe8 	bl	8004f60 <I2C_TransferConfig>
 8004790:	e012      	b.n	80047b8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004796:	b29a      	uxth	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	2380      	movs	r3, #128	@ 0x80
 80047a4:	049c      	lsls	r4, r3, #18
 80047a6:	230a      	movs	r3, #10
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	8819      	ldrh	r1, [r3, #0]
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	2300      	movs	r3, #0
 80047b0:	9300      	str	r3, [sp, #0]
 80047b2:	0023      	movs	r3, r4
 80047b4:	f000 fbd4 	bl	8004f60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d198      	bne.n	80046f4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	0018      	movs	r0, r3
 80047ca:	f000 f9ef 	bl	8004bac <I2C_WaitOnSTOPFlagUntilTimeout>
 80047ce:	1e03      	subs	r3, r0, #0
 80047d0:	d001      	beq.n	80047d6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e01a      	b.n	800480c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2220      	movs	r2, #32
 80047dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	490b      	ldr	r1, [pc, #44]	@ (8004818 <HAL_I2C_Master_Transmit+0x250>)
 80047ea:	400a      	ands	r2, r1
 80047ec:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2241      	movs	r2, #65	@ 0x41
 80047f2:	2120      	movs	r1, #32
 80047f4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2242      	movs	r2, #66	@ 0x42
 80047fa:	2100      	movs	r1, #0
 80047fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2240      	movs	r2, #64	@ 0x40
 8004802:	2100      	movs	r1, #0
 8004804:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	e000      	b.n	800480c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800480a:	2302      	movs	r3, #2
  }
}
 800480c:	0018      	movs	r0, r3
 800480e:	46bd      	mov	sp, r7
 8004810:	b007      	add	sp, #28
 8004812:	bd90      	pop	{r4, r7, pc}
 8004814:	80002000 	.word	0x80002000
 8004818:	fe00e800 	.word	0xfe00e800

0800481c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800481c:	b590      	push	{r4, r7, lr}
 800481e:	b089      	sub	sp, #36	@ 0x24
 8004820:	af02      	add	r7, sp, #8
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	0008      	movs	r0, r1
 8004826:	607a      	str	r2, [r7, #4]
 8004828:	0019      	movs	r1, r3
 800482a:	230a      	movs	r3, #10
 800482c:	18fb      	adds	r3, r7, r3
 800482e:	1c02      	adds	r2, r0, #0
 8004830:	801a      	strh	r2, [r3, #0]
 8004832:	2308      	movs	r3, #8
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	1c0a      	adds	r2, r1, #0
 8004838:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2241      	movs	r2, #65	@ 0x41
 800483e:	5c9b      	ldrb	r3, [r3, r2]
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b20      	cmp	r3, #32
 8004844:	d000      	beq.n	8004848 <HAL_I2C_Master_Receive+0x2c>
 8004846:	e0e8      	b.n	8004a1a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2240      	movs	r2, #64	@ 0x40
 800484c:	5c9b      	ldrb	r3, [r3, r2]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d101      	bne.n	8004856 <HAL_I2C_Master_Receive+0x3a>
 8004852:	2302      	movs	r3, #2
 8004854:	e0e2      	b.n	8004a1c <HAL_I2C_Master_Receive+0x200>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2240      	movs	r2, #64	@ 0x40
 800485a:	2101      	movs	r1, #1
 800485c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800485e:	f7ff f88d 	bl	800397c <HAL_GetTick>
 8004862:	0003      	movs	r3, r0
 8004864:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004866:	2380      	movs	r3, #128	@ 0x80
 8004868:	0219      	lsls	r1, r3, #8
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	2319      	movs	r3, #25
 8004872:	2201      	movs	r2, #1
 8004874:	f000 f8fc 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8004878:	1e03      	subs	r3, r0, #0
 800487a:	d001      	beq.n	8004880 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e0cd      	b.n	8004a1c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2241      	movs	r2, #65	@ 0x41
 8004884:	2122      	movs	r1, #34	@ 0x22
 8004886:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2242      	movs	r2, #66	@ 0x42
 800488c:	2110      	movs	r1, #16
 800488e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2208      	movs	r2, #8
 80048a0:	18ba      	adds	r2, r7, r2
 80048a2:	8812      	ldrh	r2, [r2, #0]
 80048a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2bff      	cmp	r3, #255	@ 0xff
 80048b4:	d911      	bls.n	80048da <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	22ff      	movs	r2, #255	@ 0xff
 80048ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	2380      	movs	r3, #128	@ 0x80
 80048c4:	045c      	lsls	r4, r3, #17
 80048c6:	230a      	movs	r3, #10
 80048c8:	18fb      	adds	r3, r7, r3
 80048ca:	8819      	ldrh	r1, [r3, #0]
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	4b55      	ldr	r3, [pc, #340]	@ (8004a24 <HAL_I2C_Master_Receive+0x208>)
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	0023      	movs	r3, r4
 80048d4:	f000 fb44 	bl	8004f60 <I2C_TransferConfig>
 80048d8:	e076      	b.n	80049c8 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e8:	b2da      	uxtb	r2, r3
 80048ea:	2380      	movs	r3, #128	@ 0x80
 80048ec:	049c      	lsls	r4, r3, #18
 80048ee:	230a      	movs	r3, #10
 80048f0:	18fb      	adds	r3, r7, r3
 80048f2:	8819      	ldrh	r1, [r3, #0]
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	4b4b      	ldr	r3, [pc, #300]	@ (8004a24 <HAL_I2C_Master_Receive+0x208>)
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	0023      	movs	r3, r4
 80048fc:	f000 fb30 	bl	8004f60 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004900:	e062      	b.n	80049c8 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	0018      	movs	r0, r3
 800490a:	f000 f993 	bl	8004c34 <I2C_WaitOnRXNEFlagUntilTimeout>
 800490e:	1e03      	subs	r3, r0, #0
 8004910:	d001      	beq.n	8004916 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e082      	b.n	8004a1c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004920:	b2d2      	uxtb	r2, r2
 8004922:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004932:	3b01      	subs	r3, #1
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800493e:	b29b      	uxth	r3, r3
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d03a      	beq.n	80049c8 <HAL_I2C_Master_Receive+0x1ac>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004956:	2b00      	cmp	r3, #0
 8004958:	d136      	bne.n	80049c8 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800495a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	0013      	movs	r3, r2
 8004964:	2200      	movs	r2, #0
 8004966:	2180      	movs	r1, #128	@ 0x80
 8004968:	f000 f882 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 800496c:	1e03      	subs	r3, r0, #0
 800496e:	d001      	beq.n	8004974 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e053      	b.n	8004a1c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004978:	b29b      	uxth	r3, r3
 800497a:	2bff      	cmp	r3, #255	@ 0xff
 800497c:	d911      	bls.n	80049a2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	22ff      	movs	r2, #255	@ 0xff
 8004982:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004988:	b2da      	uxtb	r2, r3
 800498a:	2380      	movs	r3, #128	@ 0x80
 800498c:	045c      	lsls	r4, r3, #17
 800498e:	230a      	movs	r3, #10
 8004990:	18fb      	adds	r3, r7, r3
 8004992:	8819      	ldrh	r1, [r3, #0]
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	2300      	movs	r3, #0
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	0023      	movs	r3, r4
 800499c:	f000 fae0 	bl	8004f60 <I2C_TransferConfig>
 80049a0:	e012      	b.n	80049c8 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	2380      	movs	r3, #128	@ 0x80
 80049b4:	049c      	lsls	r4, r3, #18
 80049b6:	230a      	movs	r3, #10
 80049b8:	18fb      	adds	r3, r7, r3
 80049ba:	8819      	ldrh	r1, [r3, #0]
 80049bc:	68f8      	ldr	r0, [r7, #12]
 80049be:	2300      	movs	r3, #0
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	0023      	movs	r3, r4
 80049c4:	f000 facc 	bl	8004f60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d197      	bne.n	8004902 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	0018      	movs	r0, r3
 80049da:	f000 f8e7 	bl	8004bac <I2C_WaitOnSTOPFlagUntilTimeout>
 80049de:	1e03      	subs	r3, r0, #0
 80049e0:	d001      	beq.n	80049e6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e01a      	b.n	8004a1c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2220      	movs	r2, #32
 80049ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	490b      	ldr	r1, [pc, #44]	@ (8004a28 <HAL_I2C_Master_Receive+0x20c>)
 80049fa:	400a      	ands	r2, r1
 80049fc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2241      	movs	r2, #65	@ 0x41
 8004a02:	2120      	movs	r1, #32
 8004a04:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2242      	movs	r2, #66	@ 0x42
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2240      	movs	r2, #64	@ 0x40
 8004a12:	2100      	movs	r1, #0
 8004a14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004a16:	2300      	movs	r3, #0
 8004a18:	e000      	b.n	8004a1c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8004a1a:	2302      	movs	r3, #2
  }
}
 8004a1c:	0018      	movs	r0, r3
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b007      	add	sp, #28
 8004a22:	bd90      	pop	{r4, r7, pc}
 8004a24:	80002400 	.word	0x80002400
 8004a28:	fe00e800 	.word	0xfe00e800

08004a2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d103      	bne.n	8004a4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2200      	movs	r2, #0
 8004a48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	2201      	movs	r2, #1
 8004a52:	4013      	ands	r3, r2
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d007      	beq.n	8004a68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699a      	ldr	r2, [r3, #24]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2101      	movs	r1, #1
 8004a64:	430a      	orrs	r2, r1
 8004a66:	619a      	str	r2, [r3, #24]
  }
}
 8004a68:	46c0      	nop			@ (mov r8, r8)
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b002      	add	sp, #8
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	603b      	str	r3, [r7, #0]
 8004a7c:	1dfb      	adds	r3, r7, #7
 8004a7e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a80:	e03a      	b.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a82:	69ba      	ldr	r2, [r7, #24]
 8004a84:	6839      	ldr	r1, [r7, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f000 f971 	bl	8004d70 <I2C_IsErrorOccurred>
 8004a8e:	1e03      	subs	r3, r0, #0
 8004a90:	d001      	beq.n	8004a96 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e040      	b.n	8004b18 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	d02d      	beq.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a9c:	f7fe ff6e 	bl	800397c <HAL_GetTick>
 8004aa0:	0002      	movs	r2, r0
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d302      	bcc.n	8004ab2 <I2C_WaitOnFlagUntilTimeout+0x42>
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d122      	bne.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	4013      	ands	r3, r2
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	425a      	negs	r2, r3
 8004ac2:	4153      	adcs	r3, r2
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	001a      	movs	r2, r3
 8004ac8:	1dfb      	adds	r3, r7, #7
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d113      	bne.n	8004af8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2241      	movs	r2, #65	@ 0x41
 8004ae0:	2120      	movs	r1, #32
 8004ae2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2242      	movs	r2, #66	@ 0x42
 8004ae8:	2100      	movs	r1, #0
 8004aea:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2240      	movs	r2, #64	@ 0x40
 8004af0:	2100      	movs	r1, #0
 8004af2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e00f      	b.n	8004b18 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	4013      	ands	r3, r2
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	425a      	negs	r2, r3
 8004b08:	4153      	adcs	r3, r2
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	001a      	movs	r2, r3
 8004b0e:	1dfb      	adds	r3, r7, #7
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d0b5      	beq.n	8004a82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	0018      	movs	r0, r3
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	b004      	add	sp, #16
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b2c:	e032      	b.n	8004b94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	68b9      	ldr	r1, [r7, #8]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	0018      	movs	r0, r3
 8004b36:	f000 f91b 	bl	8004d70 <I2C_IsErrorOccurred>
 8004b3a:	1e03      	subs	r3, r0, #0
 8004b3c:	d001      	beq.n	8004b42 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e030      	b.n	8004ba4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	3301      	adds	r3, #1
 8004b46:	d025      	beq.n	8004b94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b48:	f7fe ff18 	bl	800397c <HAL_GetTick>
 8004b4c:	0002      	movs	r2, r0
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d302      	bcc.n	8004b5e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d11a      	bne.n	8004b94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	2202      	movs	r2, #2
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d013      	beq.n	8004b94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b70:	2220      	movs	r2, #32
 8004b72:	431a      	orrs	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2241      	movs	r2, #65	@ 0x41
 8004b7c:	2120      	movs	r1, #32
 8004b7e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2242      	movs	r2, #66	@ 0x42
 8004b84:	2100      	movs	r1, #0
 8004b86:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2240      	movs	r2, #64	@ 0x40
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e007      	b.n	8004ba4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d1c5      	bne.n	8004b2e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	b004      	add	sp, #16
 8004baa:	bd80      	pop	{r7, pc}

08004bac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bb8:	e02f      	b.n	8004c1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	68b9      	ldr	r1, [r7, #8]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	f000 f8d5 	bl	8004d70 <I2C_IsErrorOccurred>
 8004bc6:	1e03      	subs	r3, r0, #0
 8004bc8:	d001      	beq.n	8004bce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e02d      	b.n	8004c2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bce:	f7fe fed5 	bl	800397c <HAL_GetTick>
 8004bd2:	0002      	movs	r2, r0
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d302      	bcc.n	8004be4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d11a      	bne.n	8004c1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	2220      	movs	r2, #32
 8004bec:	4013      	ands	r3, r2
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d013      	beq.n	8004c1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2241      	movs	r2, #65	@ 0x41
 8004c02:	2120      	movs	r1, #32
 8004c04:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2242      	movs	r2, #66	@ 0x42
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2240      	movs	r2, #64	@ 0x40
 8004c12:	2100      	movs	r1, #0
 8004c14:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e007      	b.n	8004c2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	2220      	movs	r2, #32
 8004c22:	4013      	ands	r3, r2
 8004c24:	2b20      	cmp	r3, #32
 8004c26:	d1c8      	bne.n	8004bba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	b004      	add	sp, #16
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c40:	2317      	movs	r3, #23
 8004c42:	18fb      	adds	r3, r7, r3
 8004c44:	2200      	movs	r2, #0
 8004c46:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004c48:	e07b      	b.n	8004d42 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	68b9      	ldr	r1, [r7, #8]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	0018      	movs	r0, r3
 8004c52:	f000 f88d 	bl	8004d70 <I2C_IsErrorOccurred>
 8004c56:	1e03      	subs	r3, r0, #0
 8004c58:	d003      	beq.n	8004c62 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004c5a:	2317      	movs	r3, #23
 8004c5c:	18fb      	adds	r3, r7, r3
 8004c5e:	2201      	movs	r2, #1
 8004c60:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	699b      	ldr	r3, [r3, #24]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	2b20      	cmp	r3, #32
 8004c6e:	d140      	bne.n	8004cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8004c70:	2117      	movs	r1, #23
 8004c72:	187b      	adds	r3, r7, r1
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d13b      	bne.n	8004cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	2204      	movs	r2, #4
 8004c82:	4013      	ands	r3, r2
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d106      	bne.n	8004c96 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004c90:	187b      	adds	r3, r7, r1
 8004c92:	2200      	movs	r2, #0
 8004c94:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	2210      	movs	r2, #16
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	2b10      	cmp	r3, #16
 8004ca2:	d123      	bne.n	8004cec <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2210      	movs	r2, #16
 8004caa:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2204      	movs	r2, #4
 8004cb0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4929      	ldr	r1, [pc, #164]	@ (8004d6c <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8004cc6:	400a      	ands	r2, r1
 8004cc8:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2241      	movs	r2, #65	@ 0x41
 8004cce:	2120      	movs	r1, #32
 8004cd0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2242      	movs	r2, #66	@ 0x42
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2240      	movs	r2, #64	@ 0x40
 8004cde:	2100      	movs	r1, #0
 8004ce0:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004ce2:	2317      	movs	r3, #23
 8004ce4:	18fb      	adds	r3, r7, r3
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	701a      	strb	r2, [r3, #0]
 8004cea:	e002      	b.n	8004cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004cf2:	f7fe fe43 	bl	800397c <HAL_GetTick>
 8004cf6:	0002      	movs	r2, r0
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	68ba      	ldr	r2, [r7, #8]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d302      	bcc.n	8004d08 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d11c      	bne.n	8004d42 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8004d08:	2017      	movs	r0, #23
 8004d0a:	183b      	adds	r3, r7, r0
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d117      	bne.n	8004d42 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	2204      	movs	r2, #4
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d010      	beq.n	8004d42 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d24:	2220      	movs	r2, #32
 8004d26:	431a      	orrs	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2241      	movs	r2, #65	@ 0x41
 8004d30:	2120      	movs	r1, #32
 8004d32:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2240      	movs	r2, #64	@ 0x40
 8004d38:	2100      	movs	r1, #0
 8004d3a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004d3c:	183b      	adds	r3, r7, r0
 8004d3e:	2201      	movs	r2, #1
 8004d40:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	2204      	movs	r2, #4
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	d005      	beq.n	8004d5c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004d50:	2317      	movs	r3, #23
 8004d52:	18fb      	adds	r3, r7, r3
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d100      	bne.n	8004d5c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004d5a:	e776      	b.n	8004c4a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004d5c:	2317      	movs	r3, #23
 8004d5e:	18fb      	adds	r3, r7, r3
 8004d60:	781b      	ldrb	r3, [r3, #0]
}
 8004d62:	0018      	movs	r0, r3
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b006      	add	sp, #24
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	46c0      	nop			@ (mov r8, r8)
 8004d6c:	fe00e800 	.word	0xfe00e800

08004d70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08a      	sub	sp, #40	@ 0x28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d7c:	2327      	movs	r3, #39	@ 0x27
 8004d7e:	18fb      	adds	r3, r7, r3
 8004d80:	2200      	movs	r2, #0
 8004d82:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	2210      	movs	r2, #16
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d100      	bne.n	8004d9e <I2C_IsErrorOccurred+0x2e>
 8004d9c:	e079      	b.n	8004e92 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2210      	movs	r2, #16
 8004da4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004da6:	e057      	b.n	8004e58 <I2C_IsErrorOccurred+0xe8>
 8004da8:	2227      	movs	r2, #39	@ 0x27
 8004daa:	18bb      	adds	r3, r7, r2
 8004dac:	18ba      	adds	r2, r7, r2
 8004dae:	7812      	ldrb	r2, [r2, #0]
 8004db0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	3301      	adds	r3, #1
 8004db6:	d04f      	beq.n	8004e58 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004db8:	f7fe fde0 	bl	800397c <HAL_GetTick>
 8004dbc:	0002      	movs	r2, r0
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d302      	bcc.n	8004dce <I2C_IsErrorOccurred+0x5e>
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d144      	bne.n	8004e58 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	2380      	movs	r3, #128	@ 0x80
 8004dd6:	01db      	lsls	r3, r3, #7
 8004dd8:	4013      	ands	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ddc:	2013      	movs	r0, #19
 8004dde:	183b      	adds	r3, r7, r0
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	2142      	movs	r1, #66	@ 0x42
 8004de4:	5c52      	ldrb	r2, [r2, r1]
 8004de6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699a      	ldr	r2, [r3, #24]
 8004dee:	2380      	movs	r3, #128	@ 0x80
 8004df0:	021b      	lsls	r3, r3, #8
 8004df2:	401a      	ands	r2, r3
 8004df4:	2380      	movs	r3, #128	@ 0x80
 8004df6:	021b      	lsls	r3, r3, #8
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d126      	bne.n	8004e4a <I2C_IsErrorOccurred+0xda>
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	2380      	movs	r3, #128	@ 0x80
 8004e00:	01db      	lsls	r3, r3, #7
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d021      	beq.n	8004e4a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004e06:	183b      	adds	r3, r7, r0
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	2b20      	cmp	r3, #32
 8004e0c:	d01d      	beq.n	8004e4a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2180      	movs	r1, #128	@ 0x80
 8004e1a:	01c9      	lsls	r1, r1, #7
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004e20:	f7fe fdac 	bl	800397c <HAL_GetTick>
 8004e24:	0003      	movs	r3, r0
 8004e26:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e28:	e00f      	b.n	8004e4a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e2a:	f7fe fda7 	bl	800397c <HAL_GetTick>
 8004e2e:	0002      	movs	r2, r0
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	2b19      	cmp	r3, #25
 8004e36:	d908      	bls.n	8004e4a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e40:	2327      	movs	r3, #39	@ 0x27
 8004e42:	18fb      	adds	r3, r7, r3
 8004e44:	2201      	movs	r2, #1
 8004e46:	701a      	strb	r2, [r3, #0]

              break;
 8004e48:	e006      	b.n	8004e58 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	2220      	movs	r2, #32
 8004e52:	4013      	ands	r3, r2
 8004e54:	2b20      	cmp	r3, #32
 8004e56:	d1e8      	bne.n	8004e2a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	4013      	ands	r3, r2
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d004      	beq.n	8004e70 <I2C_IsErrorOccurred+0x100>
 8004e66:	2327      	movs	r3, #39	@ 0x27
 8004e68:	18fb      	adds	r3, r7, r3
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d09b      	beq.n	8004da8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e70:	2327      	movs	r3, #39	@ 0x27
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d103      	bne.n	8004e82 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	2204      	movs	r2, #4
 8004e86:	4313      	orrs	r3, r2
 8004e88:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004e8a:	2327      	movs	r3, #39	@ 0x27
 8004e8c:	18fb      	adds	r3, r7, r3
 8004e8e:	2201      	movs	r2, #1
 8004e90:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004e9a:	69ba      	ldr	r2, [r7, #24]
 8004e9c:	2380      	movs	r3, #128	@ 0x80
 8004e9e:	005b      	lsls	r3, r3, #1
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	d00c      	beq.n	8004ebe <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2280      	movs	r2, #128	@ 0x80
 8004eb2:	0052      	lsls	r2, r2, #1
 8004eb4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004eb6:	2327      	movs	r3, #39	@ 0x27
 8004eb8:	18fb      	adds	r3, r7, r3
 8004eba:	2201      	movs	r2, #1
 8004ebc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	2380      	movs	r3, #128	@ 0x80
 8004ec2:	00db      	lsls	r3, r3, #3
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	d00c      	beq.n	8004ee2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
 8004eca:	2208      	movs	r2, #8
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2280      	movs	r2, #128	@ 0x80
 8004ed6:	00d2      	lsls	r2, r2, #3
 8004ed8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004eda:	2327      	movs	r3, #39	@ 0x27
 8004edc:	18fb      	adds	r3, r7, r3
 8004ede:	2201      	movs	r2, #1
 8004ee0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	2380      	movs	r3, #128	@ 0x80
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	4013      	ands	r3, r2
 8004eea:	d00c      	beq.n	8004f06 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	2202      	movs	r2, #2
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2280      	movs	r2, #128	@ 0x80
 8004efa:	0092      	lsls	r2, r2, #2
 8004efc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004efe:	2327      	movs	r3, #39	@ 0x27
 8004f00:	18fb      	adds	r3, r7, r3
 8004f02:	2201      	movs	r2, #1
 8004f04:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004f06:	2327      	movs	r3, #39	@ 0x27
 8004f08:	18fb      	adds	r3, r7, r3
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01d      	beq.n	8004f4c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	0018      	movs	r0, r3
 8004f14:	f7ff fd8a 	bl	8004a2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	490e      	ldr	r1, [pc, #56]	@ (8004f5c <I2C_IsErrorOccurred+0x1ec>)
 8004f24:	400a      	ands	r2, r1
 8004f26:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2241      	movs	r2, #65	@ 0x41
 8004f38:	2120      	movs	r1, #32
 8004f3a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2242      	movs	r2, #66	@ 0x42
 8004f40:	2100      	movs	r1, #0
 8004f42:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2240      	movs	r2, #64	@ 0x40
 8004f48:	2100      	movs	r1, #0
 8004f4a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004f4c:	2327      	movs	r3, #39	@ 0x27
 8004f4e:	18fb      	adds	r3, r7, r3
 8004f50:	781b      	ldrb	r3, [r3, #0]
}
 8004f52:	0018      	movs	r0, r3
 8004f54:	46bd      	mov	sp, r7
 8004f56:	b00a      	add	sp, #40	@ 0x28
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	46c0      	nop			@ (mov r8, r8)
 8004f5c:	fe00e800 	.word	0xfe00e800

08004f60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f60:	b590      	push	{r4, r7, lr}
 8004f62:	b087      	sub	sp, #28
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	0008      	movs	r0, r1
 8004f6a:	0011      	movs	r1, r2
 8004f6c:	607b      	str	r3, [r7, #4]
 8004f6e:	240a      	movs	r4, #10
 8004f70:	193b      	adds	r3, r7, r4
 8004f72:	1c02      	adds	r2, r0, #0
 8004f74:	801a      	strh	r2, [r3, #0]
 8004f76:	2009      	movs	r0, #9
 8004f78:	183b      	adds	r3, r7, r0
 8004f7a:	1c0a      	adds	r2, r1, #0
 8004f7c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f7e:	193b      	adds	r3, r7, r4
 8004f80:	881b      	ldrh	r3, [r3, #0]
 8004f82:	059b      	lsls	r3, r3, #22
 8004f84:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f86:	183b      	adds	r3, r7, r0
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	0419      	lsls	r1, r3, #16
 8004f8c:	23ff      	movs	r3, #255	@ 0xff
 8004f8e:	041b      	lsls	r3, r3, #16
 8004f90:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f92:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	085b      	lsrs	r3, r3, #1
 8004fa0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004faa:	0d51      	lsrs	r1, r2, #21
 8004fac:	2280      	movs	r2, #128	@ 0x80
 8004fae:	00d2      	lsls	r2, r2, #3
 8004fb0:	400a      	ands	r2, r1
 8004fb2:	4907      	ldr	r1, [pc, #28]	@ (8004fd0 <I2C_TransferConfig+0x70>)
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	43d2      	mvns	r2, r2
 8004fb8:	401a      	ands	r2, r3
 8004fba:	0011      	movs	r1, r2
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004fc6:	46c0      	nop			@ (mov r8, r8)
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	b007      	add	sp, #28
 8004fcc:	bd90      	pop	{r4, r7, pc}
 8004fce:	46c0      	nop			@ (mov r8, r8)
 8004fd0:	03ff63ff 	.word	0x03ff63ff

08004fd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2241      	movs	r2, #65	@ 0x41
 8004fe2:	5c9b      	ldrb	r3, [r3, r2]
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b20      	cmp	r3, #32
 8004fe8:	d138      	bne.n	800505c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2240      	movs	r2, #64	@ 0x40
 8004fee:	5c9b      	ldrb	r3, [r3, r2]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e032      	b.n	800505e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2240      	movs	r2, #64	@ 0x40
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2241      	movs	r2, #65	@ 0x41
 8005004:	2124      	movs	r1, #36	@ 0x24
 8005006:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2101      	movs	r1, #1
 8005014:	438a      	bics	r2, r1
 8005016:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4911      	ldr	r1, [pc, #68]	@ (8005068 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005024:	400a      	ands	r2, r1
 8005026:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6819      	ldr	r1, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	430a      	orrs	r2, r1
 8005036:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2101      	movs	r1, #1
 8005044:	430a      	orrs	r2, r1
 8005046:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2241      	movs	r2, #65	@ 0x41
 800504c:	2120      	movs	r1, #32
 800504e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2240      	movs	r2, #64	@ 0x40
 8005054:	2100      	movs	r1, #0
 8005056:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005058:	2300      	movs	r3, #0
 800505a:	e000      	b.n	800505e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800505c:	2302      	movs	r3, #2
  }
}
 800505e:	0018      	movs	r0, r3
 8005060:	46bd      	mov	sp, r7
 8005062:	b002      	add	sp, #8
 8005064:	bd80      	pop	{r7, pc}
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	ffffefff 	.word	0xffffefff

0800506c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2241      	movs	r2, #65	@ 0x41
 800507a:	5c9b      	ldrb	r3, [r3, r2]
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b20      	cmp	r3, #32
 8005080:	d139      	bne.n	80050f6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2240      	movs	r2, #64	@ 0x40
 8005086:	5c9b      	ldrb	r3, [r3, r2]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d101      	bne.n	8005090 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800508c:	2302      	movs	r3, #2
 800508e:	e033      	b.n	80050f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2240      	movs	r2, #64	@ 0x40
 8005094:	2101      	movs	r1, #1
 8005096:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2241      	movs	r2, #65	@ 0x41
 800509c:	2124      	movs	r1, #36	@ 0x24
 800509e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2101      	movs	r1, #1
 80050ac:	438a      	bics	r2, r1
 80050ae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	4a11      	ldr	r2, [pc, #68]	@ (8005100 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80050bc:	4013      	ands	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	021b      	lsls	r3, r3, #8
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2101      	movs	r1, #1
 80050de:	430a      	orrs	r2, r1
 80050e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2241      	movs	r2, #65	@ 0x41
 80050e6:	2120      	movs	r1, #32
 80050e8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2240      	movs	r2, #64	@ 0x40
 80050ee:	2100      	movs	r1, #0
 80050f0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80050f2:	2300      	movs	r3, #0
 80050f4:	e000      	b.n	80050f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80050f6:	2302      	movs	r3, #2
  }
}
 80050f8:	0018      	movs	r0, r3
 80050fa:	46bd      	mov	sp, r7
 80050fc:	b004      	add	sp, #16
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	fffff0ff 	.word	0xfffff0ff

08005104 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b088      	sub	sp, #32
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e0e5      	b.n	80052e2 <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2235      	movs	r2, #53	@ 0x35
 800511a:	5c9b      	ldrb	r3, [r3, r2]
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d107      	bne.n	8005132 <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2234      	movs	r2, #52	@ 0x34
 8005126:	2100      	movs	r1, #0
 8005128:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	0018      	movs	r0, r3
 800512e:	f7fe f8b1 	bl	8003294 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2235      	movs	r2, #53	@ 0x35
 8005136:	2102      	movs	r1, #2
 8005138:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	69da      	ldr	r2, [r3, #28]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4969      	ldr	r1, [pc, #420]	@ (80052ec <HAL_I2S_Init+0x1e8>)
 8005146:	400a      	ands	r2, r1
 8005148:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2202      	movs	r2, #2
 8005150:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	2b02      	cmp	r3, #2
 8005158:	d100      	bne.n	800515c <HAL_I2S_Init+0x58>
 800515a:	e076      	b.n	800524a <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d102      	bne.n	800516a <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005164:	2310      	movs	r3, #16
 8005166:	617b      	str	r3, [r7, #20]
 8005168:	e001      	b.n	800516e <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800516a:	2320      	movs	r3, #32
 800516c:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	2b20      	cmp	r3, #32
 8005174:	d802      	bhi.n	800517c <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 800517c:	2380      	movs	r3, #128	@ 0x80
 800517e:	011b      	lsls	r3, r3, #4
 8005180:	0018      	movs	r0, r3
 8005182:	f001 f955 	bl	8006430 <HAL_RCCEx_GetPeriphCLKFreq>
 8005186:	0003      	movs	r3, r0
 8005188:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691a      	ldr	r2, [r3, #16]
 800518e:	2380      	movs	r3, #128	@ 0x80
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	429a      	cmp	r2, r3
 8005194:	d131      	bne.n	80051fa <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d016      	beq.n	80051cc <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	0019      	movs	r1, r3
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f7fa ffad 	bl	8000104 <__udivsi3>
 80051aa:	0003      	movs	r3, r0
 80051ac:	001a      	movs	r2, r3
 80051ae:	0013      	movs	r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	189b      	adds	r3, r3, r2
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	001a      	movs	r2, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	0019      	movs	r1, r3
 80051be:	0010      	movs	r0, r2
 80051c0:	f7fa ffa0 	bl	8000104 <__udivsi3>
 80051c4:	0003      	movs	r3, r0
 80051c6:	3305      	adds	r3, #5
 80051c8:	613b      	str	r3, [r7, #16]
 80051ca:	e02a      	b.n	8005222 <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	00db      	lsls	r3, r3, #3
 80051d0:	0019      	movs	r1, r3
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f7fa ff96 	bl	8000104 <__udivsi3>
 80051d8:	0003      	movs	r3, r0
 80051da:	001a      	movs	r2, r3
 80051dc:	0013      	movs	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	189b      	adds	r3, r3, r2
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	001a      	movs	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	0019      	movs	r1, r3
 80051ec:	0010      	movs	r0, r2
 80051ee:	f7fa ff89 	bl	8000104 <__udivsi3>
 80051f2:	0003      	movs	r3, r0
 80051f4:	3305      	adds	r3, #5
 80051f6:	613b      	str	r3, [r7, #16]
 80051f8:	e013      	b.n	8005222 <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80051fa:	6979      	ldr	r1, [r7, #20]
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f7fa ff81 	bl	8000104 <__udivsi3>
 8005202:	0003      	movs	r3, r0
 8005204:	001a      	movs	r2, r3
 8005206:	0013      	movs	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	189b      	adds	r3, r3, r2
 800520c:	005b      	lsls	r3, r3, #1
 800520e:	001a      	movs	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	695b      	ldr	r3, [r3, #20]
 8005214:	0019      	movs	r1, r3
 8005216:	0010      	movs	r0, r2
 8005218:	f7fa ff74 	bl	8000104 <__udivsi3>
 800521c:	0003      	movs	r3, r0
 800521e:	3305      	adds	r3, #5
 8005220:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	210a      	movs	r1, #10
 8005226:	0018      	movs	r0, r3
 8005228:	f7fa ff6c 	bl	8000104 <__udivsi3>
 800522c:	0003      	movs	r3, r0
 800522e:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	2201      	movs	r2, #1
 8005234:	4013      	ands	r3, r2
 8005236:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	085b      	lsrs	r3, r3, #1
 8005240:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	61bb      	str	r3, [r7, #24]
 8005248:	e003      	b.n	8005252 <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800524a:	2302      	movs	r3, #2
 800524c:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d902      	bls.n	800525e <HAL_I2S_Init+0x15a>
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	2bff      	cmp	r3, #255	@ 0xff
 800525c:	d907      	bls.n	800526e <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005262:	2210      	movs	r2, #16
 8005264:	431a      	orrs	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e039      	b.n	80052e2 <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	691a      	ldr	r2, [r3, #16]
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	431a      	orrs	r2, r3
 8005276:	0011      	movs	r1, r2
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	69fa      	ldr	r2, [r7, #28]
 800527e:	430a      	orrs	r2, r1
 8005280:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	69db      	ldr	r3, [r3, #28]
 8005288:	4a18      	ldr	r2, [pc, #96]	@ (80052ec <HAL_I2S_Init+0x1e8>)
 800528a:	401a      	ands	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6859      	ldr	r1, [r3, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	4319      	orrs	r1, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	4319      	orrs	r1, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	430b      	orrs	r3, r1
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2180      	movs	r1, #128	@ 0x80
 80052aa:	0109      	lsls	r1, r1, #4
 80052ac:	430a      	orrs	r2, r1
 80052ae:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	2b30      	cmp	r3, #48	@ 0x30
 80052b6:	d003      	beq.n	80052c0 <HAL_I2S_Init+0x1bc>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	2bb0      	cmp	r3, #176	@ 0xb0
 80052be:	d108      	bne.n	80052d2 <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	69da      	ldr	r2, [r3, #28]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2180      	movs	r1, #128	@ 0x80
 80052cc:	0149      	lsls	r1, r1, #5
 80052ce:	430a      	orrs	r2, r1
 80052d0:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2235      	movs	r2, #53	@ 0x35
 80052dc:	2101      	movs	r1, #1
 80052de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	0018      	movs	r0, r3
 80052e4:	46bd      	mov	sp, r7
 80052e6:	b008      	add	sp, #32
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	46c0      	nop			@ (mov r8, r8)
 80052ec:	fffff040 	.word	0xfffff040

080052f0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	1dbb      	adds	r3, r7, #6
 80052fc:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d003      	beq.n	800530c <HAL_I2S_Transmit_DMA+0x1c>
 8005304:	1dbb      	adds	r3, r7, #6
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <HAL_I2S_Transmit_DMA+0x20>
  {
    return  HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e091      	b.n	8005434 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2234      	movs	r2, #52	@ 0x34
 8005314:	5c9b      	ldrb	r3, [r3, r2]
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_I2S_Transmit_DMA+0x30>
 800531c:	2302      	movs	r3, #2
 800531e:	e089      	b.n	8005434 <HAL_I2S_Transmit_DMA+0x144>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2234      	movs	r2, #52	@ 0x34
 8005324:	2101      	movs	r1, #1
 8005326:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2235      	movs	r2, #53	@ 0x35
 800532c:	5c9b      	ldrb	r3, [r3, r2]
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b01      	cmp	r3, #1
 8005332:	d005      	beq.n	8005340 <HAL_I2S_Transmit_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2234      	movs	r2, #52	@ 0x34
 8005338:	2100      	movs	r1, #0
 800533a:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 800533c:	2302      	movs	r3, #2
 800533e:	e079      	b.n	8005434 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2235      	movs	r2, #53	@ 0x35
 8005344:	2103      	movs	r1, #3
 8005346:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->pTxBuffPtr = pData;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	68ba      	ldr	r2, [r7, #8]
 8005352:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	2207      	movs	r2, #7
 800535c:	4013      	ands	r3, r2
 800535e:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	2b03      	cmp	r3, #3
 8005364:	d002      	beq.n	800536c <HAL_I2S_Transmit_DMA+0x7c>
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2b05      	cmp	r3, #5
 800536a:	d10c      	bne.n	8005386 <HAL_I2S_Transmit_DMA+0x96>
  {
    hi2s->TxXferSize = (Size << 1U);
 800536c:	1dbb      	adds	r3, r7, #6
 800536e:	881b      	ldrh	r3, [r3, #0]
 8005370:	18db      	adds	r3, r3, r3
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8005378:	1dbb      	adds	r3, r7, #6
 800537a:	881b      	ldrh	r3, [r3, #0]
 800537c:	18db      	adds	r3, r3, r3
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	845a      	strh	r2, [r3, #34]	@ 0x22
 8005384:	e007      	b.n	8005396 <HAL_I2S_Transmit_DMA+0xa6>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	1dba      	adds	r2, r7, #6
 800538a:	8812      	ldrh	r2, [r2, #0]
 800538c:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	1dba      	adds	r2, r7, #6
 8005392:	8812      	ldrh	r2, [r2, #0]
 8005394:	845a      	strh	r2, [r3, #34]	@ 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539a:	4a28      	ldr	r2, [pc, #160]	@ (800543c <HAL_I2S_Transmit_DMA+0x14c>)
 800539c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a2:	4a27      	ldr	r2, [pc, #156]	@ (8005440 <HAL_I2S_Transmit_DMA+0x150>)
 80053a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053aa:	4a26      	ldr	r2, [pc, #152]	@ (8005444 <HAL_I2S_Transmit_DMA+0x154>)
 80053ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80053b6:	0019      	movs	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80053be:	001a      	movs	r2, r3
                                 hi2s->TxXferSize))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8c1b      	ldrh	r3, [r3, #32]
 80053c4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80053c6:	f7fe fc4b 	bl	8003c60 <HAL_DMA_Start_IT>
 80053ca:	1e03      	subs	r3, r0, #0
 80053cc:	d00f      	beq.n	80053ee <HAL_I2S_Transmit_DMA+0xfe>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d2:	2208      	movs	r2, #8
 80053d4:	431a      	orrs	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	639a      	str	r2, [r3, #56]	@ 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2235      	movs	r2, #53	@ 0x35
 80053de:	2101      	movs	r1, #1
 80053e0:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2234      	movs	r2, #52	@ 0x34
 80053e6:	2100      	movs	r1, #0
 80053e8:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e022      	b.n	8005434 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	69da      	ldr	r2, [r3, #28]
 80053f4:	2380      	movs	r3, #128	@ 0x80
 80053f6:	00db      	lsls	r3, r3, #3
 80053f8:	4013      	ands	r3, r2
 80053fa:	d108      	bne.n	800540e <HAL_I2S_Transmit_DMA+0x11e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	69da      	ldr	r2, [r3, #28]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2180      	movs	r1, #128	@ 0x80
 8005408:	00c9      	lsls	r1, r1, #3
 800540a:	430a      	orrs	r2, r1
 800540c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	2202      	movs	r2, #2
 8005416:	4013      	ands	r3, r2
 8005418:	d107      	bne.n	800542a <HAL_I2S_Transmit_DMA+0x13a>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685a      	ldr	r2, [r3, #4]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2102      	movs	r1, #2
 8005426:	430a      	orrs	r2, r1
 8005428:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2234      	movs	r2, #52	@ 0x34
 800542e:	2100      	movs	r1, #0
 8005430:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	0018      	movs	r0, r3
 8005436:	46bd      	mov	sp, r7
 8005438:	b006      	add	sp, #24
 800543a:	bd80      	pop	{r7, pc}
 800543c:	08005625 	.word	0x08005625
 8005440:	080055e1 	.word	0x080055e1
 8005444:	08005643 	.word	0x08005643

08005448 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005450:	2317      	movs	r3, #23
 8005452:	18fb      	adds	r3, r7, r3
 8005454:	2200      	movs	r2, #0
 8005456:	701a      	strb	r2, [r3, #0]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	2380      	movs	r3, #128	@ 0x80
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	429a      	cmp	r2, r3
 8005462:	d003      	beq.n	800546c <HAL_I2S_DMAStop+0x24>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d158      	bne.n	800551e <HAL_I2S_DMAStop+0xd6>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005470:	2b00      	cmp	r3, #0
 8005472:	d010      	beq.n	8005496 <HAL_I2S_DMAStop+0x4e>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005478:	0018      	movs	r0, r3
 800547a:	f7fe fc77 	bl	8003d6c <HAL_DMA_Abort>
 800547e:	1e03      	subs	r3, r0, #0
 8005480:	d009      	beq.n	8005496 <HAL_I2S_DMAStop+0x4e>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005486:	2208      	movs	r2, #8
 8005488:	431a      	orrs	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	639a      	str	r2, [r3, #56]	@ 0x38
        errorcode = HAL_ERROR;
 800548e:	2317      	movs	r3, #23
 8005490:	18fb      	adds	r3, r7, r3
 8005492:	2201      	movs	r2, #1
 8005494:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	2364      	movs	r3, #100	@ 0x64
 800549a:	2201      	movs	r2, #1
 800549c:	2102      	movs	r1, #2
 800549e:	f000 f8f7 	bl	8005690 <I2S_WaitFlagStateUntilTimeout>
 80054a2:	1e03      	subs	r3, r0, #0
 80054a4:	d00d      	beq.n	80054c2 <HAL_I2S_DMAStop+0x7a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054aa:	2201      	movs	r2, #1
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2235      	movs	r2, #53	@ 0x35
 80054b6:	2101      	movs	r1, #1
 80054b8:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 80054ba:	2317      	movs	r3, #23
 80054bc:	18fb      	adds	r3, r7, r3
 80054be:	2201      	movs	r2, #1
 80054c0:	701a      	strb	r2, [r3, #0]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	2364      	movs	r3, #100	@ 0x64
 80054c6:	2200      	movs	r2, #0
 80054c8:	2180      	movs	r1, #128	@ 0x80
 80054ca:	f000 f8e1 	bl	8005690 <I2S_WaitFlagStateUntilTimeout>
 80054ce:	1e03      	subs	r3, r0, #0
 80054d0:	d00d      	beq.n	80054ee <HAL_I2S_DMAStop+0xa6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d6:	2201      	movs	r2, #1
 80054d8:	431a      	orrs	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2235      	movs	r2, #53	@ 0x35
 80054e2:	2101      	movs	r1, #1
 80054e4:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 80054e6:	2317      	movs	r3, #23
 80054e8:	18fb      	adds	r3, r7, r3
 80054ea:	2201      	movs	r2, #1
 80054ec:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	69da      	ldr	r2, [r3, #28]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4938      	ldr	r1, [pc, #224]	@ (80055dc <HAL_I2S_DMAStop+0x194>)
 80054fa:	400a      	ands	r2, r1
 80054fc:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80054fe:	2300      	movs	r3, #0
 8005500:	613b      	str	r3, [r7, #16]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	613b      	str	r3, [r7, #16]
 800550a:	693b      	ldr	r3, [r7, #16]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2102      	movs	r1, #2
 8005518:	438a      	bics	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
 800551c:	e053      	b.n	80055c6 <HAL_I2S_DMAStop+0x17e>

  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	23c0      	movs	r3, #192	@ 0xc0
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	429a      	cmp	r2, r3
 8005528:	d005      	beq.n	8005536 <HAL_I2S_DMAStop+0xee>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685a      	ldr	r2, [r3, #4]
 800552e:	2380      	movs	r3, #128	@ 0x80
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	429a      	cmp	r2, r3
 8005534:	d147      	bne.n	80055c6 <HAL_I2S_DMAStop+0x17e>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553a:	2b00      	cmp	r3, #0
 800553c:	d010      	beq.n	8005560 <HAL_I2S_DMAStop+0x118>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005542:	0018      	movs	r0, r3
 8005544:	f7fe fc12 	bl	8003d6c <HAL_DMA_Abort>
 8005548:	1e03      	subs	r3, r0, #0
 800554a:	d009      	beq.n	8005560 <HAL_I2S_DMAStop+0x118>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005550:	2208      	movs	r2, #8
 8005552:	431a      	orrs	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	639a      	str	r2, [r3, #56]	@ 0x38
        errorcode = HAL_ERROR;
 8005558:	2317      	movs	r3, #23
 800555a:	18fb      	adds	r3, r7, r3
 800555c:	2201      	movs	r2, #1
 800555e:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	69da      	ldr	r2, [r3, #28]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	491c      	ldr	r1, [pc, #112]	@ (80055dc <HAL_I2S_DMAStop+0x194>)
 800556c:	400a      	ands	r2, r1
 800556e:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005570:	2300      	movs	r3, #0
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	60fb      	str	r3, [r7, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	68fb      	ldr	r3, [r7, #12]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2101      	movs	r1, #1
 8005592:	438a      	bics	r2, r1
 8005594:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685a      	ldr	r2, [r3, #4]
 800559a:	2380      	movs	r3, #128	@ 0x80
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	429a      	cmp	r2, r3
 80055a0:	d10e      	bne.n	80055c0 <HAL_I2S_DMAStop+0x178>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a6:	2240      	movs	r2, #64	@ 0x40
 80055a8:	431a      	orrs	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2235      	movs	r2, #53	@ 0x35
 80055b2:	2101      	movs	r1, #1
 80055b4:	5499      	strb	r1, [r3, r2]
      errorcode = HAL_ERROR;
 80055b6:	2317      	movs	r3, #23
 80055b8:	18fb      	adds	r3, r7, r3
 80055ba:	2201      	movs	r2, #1
 80055bc:	701a      	strb	r2, [r3, #0]
 80055be:	e002      	b.n	80055c6 <HAL_I2S_DMAStop+0x17e>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2235      	movs	r2, #53	@ 0x35
 80055ca:	2101      	movs	r1, #1
 80055cc:	5499      	strb	r1, [r3, r2]

  return errorcode;
 80055ce:	2317      	movs	r3, #23
 80055d0:	18fb      	adds	r3, r7, r3
 80055d2:	781b      	ldrb	r3, [r3, #0]
}
 80055d4:	0018      	movs	r0, r3
 80055d6:	46bd      	mov	sp, r7
 80055d8:	b006      	add	sp, #24
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	fffffbff 	.word	0xfffffbff

080055e0 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ec:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10e      	bne.n	8005614 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2102      	movs	r1, #2
 8005602:	438a      	bics	r2, r1
 8005604:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	845a      	strh	r2, [r3, #34]	@ 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2235      	movs	r2, #53	@ 0x35
 8005610:	2101      	movs	r1, #1
 8005612:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	0018      	movs	r0, r3
 8005618:	f7fd fb91 	bl	8002d3e <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800561c:	46c0      	nop			@ (mov r8, r8)
 800561e:	46bd      	mov	sp, r7
 8005620:	b004      	add	sp, #16
 8005622:	bd80      	pop	{r7, pc}

08005624 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005630:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	0018      	movs	r0, r3
 8005636:	f7fd fb77 	bl	8002d28 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800563a:	46c0      	nop			@ (mov r8, r8)
 800563c:	46bd      	mov	sp, r7
 800563e:	b004      	add	sp, #16
 8005640:	bd80      	pop	{r7, pc}

08005642 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b084      	sub	sp, #16
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2103      	movs	r1, #3
 800565c:	438a      	bics	r2, r1
 800565e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	845a      	strh	r2, [r3, #34]	@ 0x22
  hi2s->RxXferCount = 0U;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2235      	movs	r2, #53	@ 0x35
 8005670:	2101      	movs	r1, #1
 8005672:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005678:	2208      	movs	r2, #8
 800567a:	431a      	orrs	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	0018      	movs	r0, r3
 8005684:	f7fd fbb8 	bl	8002df8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005688:	46c0      	nop			@ (mov r8, r8)
 800568a:	46bd      	mov	sp, r7
 800568c:	b004      	add	sp, #16
 800568e:	bd80      	pop	{r7, pc}

08005690 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	603b      	str	r3, [r7, #0]
 800569c:	1dfb      	adds	r3, r7, #7
 800569e:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80056a0:	f7fe f96c 	bl	800397c <HAL_GetTick>
 80056a4:	0003      	movs	r3, r0
 80056a6:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80056a8:	e017      	b.n	80056da <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	3301      	adds	r3, #1
 80056ae:	d014      	beq.n	80056da <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80056b0:	f7fe f964 	bl	800397c <HAL_GetTick>
 80056b4:	0002      	movs	r2, r0
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d902      	bls.n	80056c6 <I2S_WaitFlagStateUntilTimeout+0x36>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d109      	bne.n	80056da <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2235      	movs	r2, #53	@ 0x35
 80056ca:	2101      	movs	r1, #1
 80056cc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2234      	movs	r2, #52	@ 0x34
 80056d2:	2100      	movs	r1, #0
 80056d4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e00f      	b.n	80056fa <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	4013      	ands	r3, r2
 80056e4:	68ba      	ldr	r2, [r7, #8]
 80056e6:	1ad3      	subs	r3, r2, r3
 80056e8:	425a      	negs	r2, r3
 80056ea:	4153      	adcs	r3, r2
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	001a      	movs	r2, r3
 80056f0:	1dfb      	adds	r3, r7, #7
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d1d8      	bne.n	80056aa <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	0018      	movs	r0, r3
 80056fc:	46bd      	mov	sp, r7
 80056fe:	b006      	add	sp, #24
 8005700:	bd80      	pop	{r7, pc}
	...

08005704 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005708:	4b04      	ldr	r3, [pc, #16]	@ (800571c <HAL_PWR_EnableBkUpAccess+0x18>)
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	4b03      	ldr	r3, [pc, #12]	@ (800571c <HAL_PWR_EnableBkUpAccess+0x18>)
 800570e:	2180      	movs	r1, #128	@ 0x80
 8005710:	0049      	lsls	r1, r1, #1
 8005712:	430a      	orrs	r2, r1
 8005714:	601a      	str	r2, [r3, #0]
}
 8005716:	46c0      	nop			@ (mov r8, r8)
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40007000 	.word	0x40007000

08005720 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005728:	4b19      	ldr	r3, [pc, #100]	@ (8005790 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a19      	ldr	r2, [pc, #100]	@ (8005794 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800572e:	4013      	ands	r3, r2
 8005730:	0019      	movs	r1, r3
 8005732:	4b17      	ldr	r3, [pc, #92]	@ (8005790 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	430a      	orrs	r2, r1
 8005738:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	2380      	movs	r3, #128	@ 0x80
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	429a      	cmp	r2, r3
 8005742:	d11f      	bne.n	8005784 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005744:	4b14      	ldr	r3, [pc, #80]	@ (8005798 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	0013      	movs	r3, r2
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	189b      	adds	r3, r3, r2
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	4912      	ldr	r1, [pc, #72]	@ (800579c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005752:	0018      	movs	r0, r3
 8005754:	f7fa fcd6 	bl	8000104 <__udivsi3>
 8005758:	0003      	movs	r3, r0
 800575a:	3301      	adds	r3, #1
 800575c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800575e:	e008      	b.n	8005772 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	3b01      	subs	r3, #1
 800576a:	60fb      	str	r3, [r7, #12]
 800576c:	e001      	b.n	8005772 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e009      	b.n	8005786 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005772:	4b07      	ldr	r3, [pc, #28]	@ (8005790 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005774:	695a      	ldr	r2, [r3, #20]
 8005776:	2380      	movs	r3, #128	@ 0x80
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	401a      	ands	r2, r3
 800577c:	2380      	movs	r3, #128	@ 0x80
 800577e:	00db      	lsls	r3, r3, #3
 8005780:	429a      	cmp	r2, r3
 8005782:	d0ed      	beq.n	8005760 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	0018      	movs	r0, r3
 8005788:	46bd      	mov	sp, r7
 800578a:	b004      	add	sp, #16
 800578c:	bd80      	pop	{r7, pc}
 800578e:	46c0      	nop			@ (mov r8, r8)
 8005790:	40007000 	.word	0x40007000
 8005794:	fffff9ff 	.word	0xfffff9ff
 8005798:	2000008c 	.word	0x2000008c
 800579c:	000f4240 	.word	0x000f4240

080057a0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80057a4:	4b03      	ldr	r3, [pc, #12]	@ (80057b4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	23e0      	movs	r3, #224	@ 0xe0
 80057aa:	01db      	lsls	r3, r3, #7
 80057ac:	4013      	ands	r3, r2
}
 80057ae:	0018      	movs	r0, r3
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	40021000 	.word	0x40021000

080057b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b088      	sub	sp, #32
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e2fe      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2201      	movs	r2, #1
 80057d0:	4013      	ands	r3, r2
 80057d2:	d100      	bne.n	80057d6 <HAL_RCC_OscConfig+0x1e>
 80057d4:	e07c      	b.n	80058d0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057d6:	4bc3      	ldr	r3, [pc, #780]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2238      	movs	r2, #56	@ 0x38
 80057dc:	4013      	ands	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057e0:	4bc0      	ldr	r3, [pc, #768]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	2203      	movs	r2, #3
 80057e6:	4013      	ands	r3, r2
 80057e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	2b10      	cmp	r3, #16
 80057ee:	d102      	bne.n	80057f6 <HAL_RCC_OscConfig+0x3e>
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d002      	beq.n	80057fc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d10b      	bne.n	8005814 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057fc:	4bb9      	ldr	r3, [pc, #740]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	2380      	movs	r3, #128	@ 0x80
 8005802:	029b      	lsls	r3, r3, #10
 8005804:	4013      	ands	r3, r2
 8005806:	d062      	beq.n	80058ce <HAL_RCC_OscConfig+0x116>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d15e      	bne.n	80058ce <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e2d9      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	2380      	movs	r3, #128	@ 0x80
 800581a:	025b      	lsls	r3, r3, #9
 800581c:	429a      	cmp	r2, r3
 800581e:	d107      	bne.n	8005830 <HAL_RCC_OscConfig+0x78>
 8005820:	4bb0      	ldr	r3, [pc, #704]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	4baf      	ldr	r3, [pc, #700]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005826:	2180      	movs	r1, #128	@ 0x80
 8005828:	0249      	lsls	r1, r1, #9
 800582a:	430a      	orrs	r2, r1
 800582c:	601a      	str	r2, [r3, #0]
 800582e:	e020      	b.n	8005872 <HAL_RCC_OscConfig+0xba>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	23a0      	movs	r3, #160	@ 0xa0
 8005836:	02db      	lsls	r3, r3, #11
 8005838:	429a      	cmp	r2, r3
 800583a:	d10e      	bne.n	800585a <HAL_RCC_OscConfig+0xa2>
 800583c:	4ba9      	ldr	r3, [pc, #676]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	4ba8      	ldr	r3, [pc, #672]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005842:	2180      	movs	r1, #128	@ 0x80
 8005844:	02c9      	lsls	r1, r1, #11
 8005846:	430a      	orrs	r2, r1
 8005848:	601a      	str	r2, [r3, #0]
 800584a:	4ba6      	ldr	r3, [pc, #664]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	4ba5      	ldr	r3, [pc, #660]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005850:	2180      	movs	r1, #128	@ 0x80
 8005852:	0249      	lsls	r1, r1, #9
 8005854:	430a      	orrs	r2, r1
 8005856:	601a      	str	r2, [r3, #0]
 8005858:	e00b      	b.n	8005872 <HAL_RCC_OscConfig+0xba>
 800585a:	4ba2      	ldr	r3, [pc, #648]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	4ba1      	ldr	r3, [pc, #644]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005860:	49a1      	ldr	r1, [pc, #644]	@ (8005ae8 <HAL_RCC_OscConfig+0x330>)
 8005862:	400a      	ands	r2, r1
 8005864:	601a      	str	r2, [r3, #0]
 8005866:	4b9f      	ldr	r3, [pc, #636]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	4b9e      	ldr	r3, [pc, #632]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800586c:	499f      	ldr	r1, [pc, #636]	@ (8005aec <HAL_RCC_OscConfig+0x334>)
 800586e:	400a      	ands	r2, r1
 8005870:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d014      	beq.n	80058a4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800587a:	f7fe f87f 	bl	800397c <HAL_GetTick>
 800587e:	0003      	movs	r3, r0
 8005880:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005882:	e008      	b.n	8005896 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005884:	f7fe f87a 	bl	800397c <HAL_GetTick>
 8005888:	0002      	movs	r2, r0
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	2b64      	cmp	r3, #100	@ 0x64
 8005890:	d901      	bls.n	8005896 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e298      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005896:	4b93      	ldr	r3, [pc, #588]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	2380      	movs	r3, #128	@ 0x80
 800589c:	029b      	lsls	r3, r3, #10
 800589e:	4013      	ands	r3, r2
 80058a0:	d0f0      	beq.n	8005884 <HAL_RCC_OscConfig+0xcc>
 80058a2:	e015      	b.n	80058d0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7fe f86a 	bl	800397c <HAL_GetTick>
 80058a8:	0003      	movs	r3, r0
 80058aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058ae:	f7fe f865 	bl	800397c <HAL_GetTick>
 80058b2:	0002      	movs	r2, r0
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b64      	cmp	r3, #100	@ 0x64
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e283      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058c0:	4b88      	ldr	r3, [pc, #544]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	2380      	movs	r3, #128	@ 0x80
 80058c6:	029b      	lsls	r3, r3, #10
 80058c8:	4013      	ands	r3, r2
 80058ca:	d1f0      	bne.n	80058ae <HAL_RCC_OscConfig+0xf6>
 80058cc:	e000      	b.n	80058d0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058ce:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2202      	movs	r2, #2
 80058d6:	4013      	ands	r3, r2
 80058d8:	d100      	bne.n	80058dc <HAL_RCC_OscConfig+0x124>
 80058da:	e099      	b.n	8005a10 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058dc:	4b81      	ldr	r3, [pc, #516]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	2238      	movs	r2, #56	@ 0x38
 80058e2:	4013      	ands	r3, r2
 80058e4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058e6:	4b7f      	ldr	r3, [pc, #508]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	2203      	movs	r2, #3
 80058ec:	4013      	ands	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	2b10      	cmp	r3, #16
 80058f4:	d102      	bne.n	80058fc <HAL_RCC_OscConfig+0x144>
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d002      	beq.n	8005902 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d135      	bne.n	800596e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005902:	4b78      	ldr	r3, [pc, #480]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	2380      	movs	r3, #128	@ 0x80
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	4013      	ands	r3, r2
 800590c:	d005      	beq.n	800591a <HAL_RCC_OscConfig+0x162>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e256      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800591a:	4b72      	ldr	r3, [pc, #456]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	4a74      	ldr	r2, [pc, #464]	@ (8005af0 <HAL_RCC_OscConfig+0x338>)
 8005920:	4013      	ands	r3, r2
 8005922:	0019      	movs	r1, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	695b      	ldr	r3, [r3, #20]
 8005928:	021a      	lsls	r2, r3, #8
 800592a:	4b6e      	ldr	r3, [pc, #440]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800592c:	430a      	orrs	r2, r1
 800592e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d112      	bne.n	800595c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005936:	4b6b      	ldr	r3, [pc, #428]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a6e      	ldr	r2, [pc, #440]	@ (8005af4 <HAL_RCC_OscConfig+0x33c>)
 800593c:	4013      	ands	r3, r2
 800593e:	0019      	movs	r1, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	691a      	ldr	r2, [r3, #16]
 8005944:	4b67      	ldr	r3, [pc, #412]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005946:	430a      	orrs	r2, r1
 8005948:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800594a:	4b66      	ldr	r3, [pc, #408]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	0adb      	lsrs	r3, r3, #11
 8005950:	2207      	movs	r2, #7
 8005952:	4013      	ands	r3, r2
 8005954:	4a68      	ldr	r2, [pc, #416]	@ (8005af8 <HAL_RCC_OscConfig+0x340>)
 8005956:	40da      	lsrs	r2, r3
 8005958:	4b68      	ldr	r3, [pc, #416]	@ (8005afc <HAL_RCC_OscConfig+0x344>)
 800595a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800595c:	4b68      	ldr	r3, [pc, #416]	@ (8005b00 <HAL_RCC_OscConfig+0x348>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	0018      	movs	r0, r3
 8005962:	f7fd ffaf 	bl	80038c4 <HAL_InitTick>
 8005966:	1e03      	subs	r3, r0, #0
 8005968:	d051      	beq.n	8005a0e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e22c      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d030      	beq.n	80059d8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005976:	4b5b      	ldr	r3, [pc, #364]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a5e      	ldr	r2, [pc, #376]	@ (8005af4 <HAL_RCC_OscConfig+0x33c>)
 800597c:	4013      	ands	r3, r2
 800597e:	0019      	movs	r1, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	691a      	ldr	r2, [r3, #16]
 8005984:	4b57      	ldr	r3, [pc, #348]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005986:	430a      	orrs	r2, r1
 8005988:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800598a:	4b56      	ldr	r3, [pc, #344]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	4b55      	ldr	r3, [pc, #340]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005990:	2180      	movs	r1, #128	@ 0x80
 8005992:	0049      	lsls	r1, r1, #1
 8005994:	430a      	orrs	r2, r1
 8005996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005998:	f7fd fff0 	bl	800397c <HAL_GetTick>
 800599c:	0003      	movs	r3, r0
 800599e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059a0:	e008      	b.n	80059b4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059a2:	f7fd ffeb 	bl	800397c <HAL_GetTick>
 80059a6:	0002      	movs	r2, r0
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d901      	bls.n	80059b4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e209      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059b4:	4b4b      	ldr	r3, [pc, #300]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	2380      	movs	r3, #128	@ 0x80
 80059ba:	00db      	lsls	r3, r3, #3
 80059bc:	4013      	ands	r3, r2
 80059be:	d0f0      	beq.n	80059a2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059c0:	4b48      	ldr	r3, [pc, #288]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	4a4a      	ldr	r2, [pc, #296]	@ (8005af0 <HAL_RCC_OscConfig+0x338>)
 80059c6:	4013      	ands	r3, r2
 80059c8:	0019      	movs	r1, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	021a      	lsls	r2, r3, #8
 80059d0:	4b44      	ldr	r3, [pc, #272]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80059d2:	430a      	orrs	r2, r1
 80059d4:	605a      	str	r2, [r3, #4]
 80059d6:	e01b      	b.n	8005a10 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80059d8:	4b42      	ldr	r3, [pc, #264]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	4b41      	ldr	r3, [pc, #260]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 80059de:	4949      	ldr	r1, [pc, #292]	@ (8005b04 <HAL_RCC_OscConfig+0x34c>)
 80059e0:	400a      	ands	r2, r1
 80059e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e4:	f7fd ffca 	bl	800397c <HAL_GetTick>
 80059e8:	0003      	movs	r3, r0
 80059ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059ec:	e008      	b.n	8005a00 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059ee:	f7fd ffc5 	bl	800397c <HAL_GetTick>
 80059f2:	0002      	movs	r2, r0
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d901      	bls.n	8005a00 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e1e3      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a00:	4b38      	ldr	r3, [pc, #224]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	2380      	movs	r3, #128	@ 0x80
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	4013      	ands	r3, r2
 8005a0a:	d1f0      	bne.n	80059ee <HAL_RCC_OscConfig+0x236>
 8005a0c:	e000      	b.n	8005a10 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a0e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2208      	movs	r2, #8
 8005a16:	4013      	ands	r3, r2
 8005a18:	d047      	beq.n	8005aaa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005a1a:	4b32      	ldr	r3, [pc, #200]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2238      	movs	r2, #56	@ 0x38
 8005a20:	4013      	ands	r3, r2
 8005a22:	2b18      	cmp	r3, #24
 8005a24:	d10a      	bne.n	8005a3c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005a26:	4b2f      	ldr	r3, [pc, #188]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	d03c      	beq.n	8005aaa <HAL_RCC_OscConfig+0x2f2>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d138      	bne.n	8005aaa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e1c5      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d019      	beq.n	8005a78 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005a44:	4b27      	ldr	r3, [pc, #156]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a46:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a48:	4b26      	ldr	r3, [pc, #152]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a50:	f7fd ff94 	bl	800397c <HAL_GetTick>
 8005a54:	0003      	movs	r3, r0
 8005a56:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a5a:	f7fd ff8f 	bl	800397c <HAL_GetTick>
 8005a5e:	0002      	movs	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e1ad      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a70:	2202      	movs	r2, #2
 8005a72:	4013      	ands	r3, r2
 8005a74:	d0f1      	beq.n	8005a5a <HAL_RCC_OscConfig+0x2a2>
 8005a76:	e018      	b.n	8005aaa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005a78:	4b1a      	ldr	r3, [pc, #104]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a7a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a7c:	4b19      	ldr	r3, [pc, #100]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005a7e:	2101      	movs	r1, #1
 8005a80:	438a      	bics	r2, r1
 8005a82:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a84:	f7fd ff7a 	bl	800397c <HAL_GetTick>
 8005a88:	0003      	movs	r3, r0
 8005a8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a8c:	e008      	b.n	8005aa0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a8e:	f7fd ff75 	bl	800397c <HAL_GetTick>
 8005a92:	0002      	movs	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e193      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005aa0:	4b10      	ldr	r3, [pc, #64]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aa4:	2202      	movs	r2, #2
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	d1f1      	bne.n	8005a8e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2204      	movs	r2, #4
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	d100      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x2fe>
 8005ab4:	e0c6      	b.n	8005c44 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ab6:	231f      	movs	r3, #31
 8005ab8:	18fb      	adds	r3, r7, r3
 8005aba:	2200      	movs	r2, #0
 8005abc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005abe:	4b09      	ldr	r3, [pc, #36]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	2238      	movs	r2, #56	@ 0x38
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	2b20      	cmp	r3, #32
 8005ac8:	d11e      	bne.n	8005b08 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005aca:	4b06      	ldr	r3, [pc, #24]	@ (8005ae4 <HAL_RCC_OscConfig+0x32c>)
 8005acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ace:	2202      	movs	r2, #2
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d100      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x31e>
 8005ad4:	e0b6      	b.n	8005c44 <HAL_RCC_OscConfig+0x48c>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d000      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x328>
 8005ade:	e0b1      	b.n	8005c44 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e171      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
 8005ae4:	40021000 	.word	0x40021000
 8005ae8:	fffeffff 	.word	0xfffeffff
 8005aec:	fffbffff 	.word	0xfffbffff
 8005af0:	ffff80ff 	.word	0xffff80ff
 8005af4:	ffffc7ff 	.word	0xffffc7ff
 8005af8:	00f42400 	.word	0x00f42400
 8005afc:	2000008c 	.word	0x2000008c
 8005b00:	20000090 	.word	0x20000090
 8005b04:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b08:	4bb1      	ldr	r3, [pc, #708]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005b0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b0c:	2380      	movs	r3, #128	@ 0x80
 8005b0e:	055b      	lsls	r3, r3, #21
 8005b10:	4013      	ands	r3, r2
 8005b12:	d101      	bne.n	8005b18 <HAL_RCC_OscConfig+0x360>
 8005b14:	2301      	movs	r3, #1
 8005b16:	e000      	b.n	8005b1a <HAL_RCC_OscConfig+0x362>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d011      	beq.n	8005b42 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005b1e:	4bac      	ldr	r3, [pc, #688]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005b20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b22:	4bab      	ldr	r3, [pc, #684]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005b24:	2180      	movs	r1, #128	@ 0x80
 8005b26:	0549      	lsls	r1, r1, #21
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b2c:	4ba8      	ldr	r3, [pc, #672]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005b2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b30:	2380      	movs	r3, #128	@ 0x80
 8005b32:	055b      	lsls	r3, r3, #21
 8005b34:	4013      	ands	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005b3a:	231f      	movs	r3, #31
 8005b3c:	18fb      	adds	r3, r7, r3
 8005b3e:	2201      	movs	r2, #1
 8005b40:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b42:	4ba4      	ldr	r3, [pc, #656]	@ (8005dd4 <HAL_RCC_OscConfig+0x61c>)
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	2380      	movs	r3, #128	@ 0x80
 8005b48:	005b      	lsls	r3, r3, #1
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	d11a      	bne.n	8005b84 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b4e:	4ba1      	ldr	r3, [pc, #644]	@ (8005dd4 <HAL_RCC_OscConfig+0x61c>)
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	4ba0      	ldr	r3, [pc, #640]	@ (8005dd4 <HAL_RCC_OscConfig+0x61c>)
 8005b54:	2180      	movs	r1, #128	@ 0x80
 8005b56:	0049      	lsls	r1, r1, #1
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005b5c:	f7fd ff0e 	bl	800397c <HAL_GetTick>
 8005b60:	0003      	movs	r3, r0
 8005b62:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b64:	e008      	b.n	8005b78 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b66:	f7fd ff09 	bl	800397c <HAL_GetTick>
 8005b6a:	0002      	movs	r2, r0
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d901      	bls.n	8005b78 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e127      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b78:	4b96      	ldr	r3, [pc, #600]	@ (8005dd4 <HAL_RCC_OscConfig+0x61c>)
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	2380      	movs	r3, #128	@ 0x80
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	4013      	ands	r3, r2
 8005b82:	d0f0      	beq.n	8005b66 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d106      	bne.n	8005b9a <HAL_RCC_OscConfig+0x3e2>
 8005b8c:	4b90      	ldr	r3, [pc, #576]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005b8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005b90:	4b8f      	ldr	r3, [pc, #572]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005b92:	2101      	movs	r1, #1
 8005b94:	430a      	orrs	r2, r1
 8005b96:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005b98:	e01c      	b.n	8005bd4 <HAL_RCC_OscConfig+0x41c>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	2b05      	cmp	r3, #5
 8005ba0:	d10c      	bne.n	8005bbc <HAL_RCC_OscConfig+0x404>
 8005ba2:	4b8b      	ldr	r3, [pc, #556]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005ba4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ba6:	4b8a      	ldr	r3, [pc, #552]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005ba8:	2104      	movs	r1, #4
 8005baa:	430a      	orrs	r2, r1
 8005bac:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005bae:	4b88      	ldr	r3, [pc, #544]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005bb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005bb2:	4b87      	ldr	r3, [pc, #540]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005bba:	e00b      	b.n	8005bd4 <HAL_RCC_OscConfig+0x41c>
 8005bbc:	4b84      	ldr	r3, [pc, #528]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005bbe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005bc0:	4b83      	ldr	r3, [pc, #524]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	438a      	bics	r2, r1
 8005bc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005bc8:	4b81      	ldr	r3, [pc, #516]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005bca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005bcc:	4b80      	ldr	r3, [pc, #512]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005bce:	2104      	movs	r1, #4
 8005bd0:	438a      	bics	r2, r1
 8005bd2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d014      	beq.n	8005c06 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bdc:	f7fd fece 	bl	800397c <HAL_GetTick>
 8005be0:	0003      	movs	r3, r0
 8005be2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005be4:	e009      	b.n	8005bfa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005be6:	f7fd fec9 	bl	800397c <HAL_GetTick>
 8005bea:	0002      	movs	r2, r0
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	4a79      	ldr	r2, [pc, #484]	@ (8005dd8 <HAL_RCC_OscConfig+0x620>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e0e6      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bfa:	4b75      	ldr	r3, [pc, #468]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bfe:	2202      	movs	r2, #2
 8005c00:	4013      	ands	r3, r2
 8005c02:	d0f0      	beq.n	8005be6 <HAL_RCC_OscConfig+0x42e>
 8005c04:	e013      	b.n	8005c2e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c06:	f7fd feb9 	bl	800397c <HAL_GetTick>
 8005c0a:	0003      	movs	r3, r0
 8005c0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c0e:	e009      	b.n	8005c24 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c10:	f7fd feb4 	bl	800397c <HAL_GetTick>
 8005c14:	0002      	movs	r2, r0
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	4a6f      	ldr	r2, [pc, #444]	@ (8005dd8 <HAL_RCC_OscConfig+0x620>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d901      	bls.n	8005c24 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e0d1      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c24:	4b6a      	ldr	r3, [pc, #424]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c28:	2202      	movs	r2, #2
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d1f0      	bne.n	8005c10 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005c2e:	231f      	movs	r3, #31
 8005c30:	18fb      	adds	r3, r7, r3
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d105      	bne.n	8005c44 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005c38:	4b65      	ldr	r3, [pc, #404]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c3c:	4b64      	ldr	r3, [pc, #400]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c3e:	4967      	ldr	r1, [pc, #412]	@ (8005ddc <HAL_RCC_OscConfig+0x624>)
 8005c40:	400a      	ands	r2, r1
 8005c42:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	69db      	ldr	r3, [r3, #28]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d100      	bne.n	8005c4e <HAL_RCC_OscConfig+0x496>
 8005c4c:	e0bb      	b.n	8005dc6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c4e:	4b60      	ldr	r3, [pc, #384]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	2238      	movs	r2, #56	@ 0x38
 8005c54:	4013      	ands	r3, r2
 8005c56:	2b10      	cmp	r3, #16
 8005c58:	d100      	bne.n	8005c5c <HAL_RCC_OscConfig+0x4a4>
 8005c5a:	e07b      	b.n	8005d54 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	69db      	ldr	r3, [r3, #28]
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d156      	bne.n	8005d12 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c64:	4b5a      	ldr	r3, [pc, #360]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	4b59      	ldr	r3, [pc, #356]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c6a:	495d      	ldr	r1, [pc, #372]	@ (8005de0 <HAL_RCC_OscConfig+0x628>)
 8005c6c:	400a      	ands	r2, r1
 8005c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c70:	f7fd fe84 	bl	800397c <HAL_GetTick>
 8005c74:	0003      	movs	r3, r0
 8005c76:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c78:	e008      	b.n	8005c8c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c7a:	f7fd fe7f 	bl	800397c <HAL_GetTick>
 8005c7e:	0002      	movs	r2, r0
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d901      	bls.n	8005c8c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e09d      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c8c:	4b50      	ldr	r3, [pc, #320]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	2380      	movs	r3, #128	@ 0x80
 8005c92:	049b      	lsls	r3, r3, #18
 8005c94:	4013      	ands	r3, r2
 8005c96:	d1f0      	bne.n	8005c7a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c98:	4b4d      	ldr	r3, [pc, #308]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	4a51      	ldr	r2, [pc, #324]	@ (8005de4 <HAL_RCC_OscConfig+0x62c>)
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	0019      	movs	r1, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a1a      	ldr	r2, [r3, #32]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	431a      	orrs	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb0:	021b      	lsls	r3, r3, #8
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb8:	431a      	orrs	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc4:	431a      	orrs	r2, r3
 8005cc6:	4b42      	ldr	r3, [pc, #264]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ccc:	4b40      	ldr	r3, [pc, #256]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	4b3f      	ldr	r3, [pc, #252]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cd2:	2180      	movs	r1, #128	@ 0x80
 8005cd4:	0449      	lsls	r1, r1, #17
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005cda:	4b3d      	ldr	r3, [pc, #244]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cdc:	68da      	ldr	r2, [r3, #12]
 8005cde:	4b3c      	ldr	r3, [pc, #240]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005ce0:	2180      	movs	r1, #128	@ 0x80
 8005ce2:	0549      	lsls	r1, r1, #21
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ce8:	f7fd fe48 	bl	800397c <HAL_GetTick>
 8005cec:	0003      	movs	r3, r0
 8005cee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cf0:	e008      	b.n	8005d04 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf2:	f7fd fe43 	bl	800397c <HAL_GetTick>
 8005cf6:	0002      	movs	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e061      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d04:	4b32      	ldr	r3, [pc, #200]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	2380      	movs	r3, #128	@ 0x80
 8005d0a:	049b      	lsls	r3, r3, #18
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	d0f0      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x53a>
 8005d10:	e059      	b.n	8005dc6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d12:	4b2f      	ldr	r3, [pc, #188]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	4b2e      	ldr	r3, [pc, #184]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d18:	4931      	ldr	r1, [pc, #196]	@ (8005de0 <HAL_RCC_OscConfig+0x628>)
 8005d1a:	400a      	ands	r2, r1
 8005d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d1e:	f7fd fe2d 	bl	800397c <HAL_GetTick>
 8005d22:	0003      	movs	r3, r0
 8005d24:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d26:	e008      	b.n	8005d3a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d28:	f7fd fe28 	bl	800397c <HAL_GetTick>
 8005d2c:	0002      	movs	r2, r0
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e046      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d3a:	4b25      	ldr	r3, [pc, #148]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	2380      	movs	r3, #128	@ 0x80
 8005d40:	049b      	lsls	r3, r3, #18
 8005d42:	4013      	ands	r3, r2
 8005d44:	d1f0      	bne.n	8005d28 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005d46:	4b22      	ldr	r3, [pc, #136]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	4b21      	ldr	r3, [pc, #132]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d4c:	4926      	ldr	r1, [pc, #152]	@ (8005de8 <HAL_RCC_OscConfig+0x630>)
 8005d4e:	400a      	ands	r2, r1
 8005d50:	60da      	str	r2, [r3, #12]
 8005d52:	e038      	b.n	8005dc6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	69db      	ldr	r3, [r3, #28]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d101      	bne.n	8005d60 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e033      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005d60:	4b1b      	ldr	r3, [pc, #108]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	2203      	movs	r2, #3
 8005d6a:	401a      	ands	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d126      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	2270      	movs	r2, #112	@ 0x70
 8005d78:	401a      	ands	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d11f      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	23fe      	movs	r3, #254	@ 0xfe
 8005d86:	01db      	lsls	r3, r3, #7
 8005d88:	401a      	ands	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d8e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d116      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	23f8      	movs	r3, #248	@ 0xf8
 8005d98:	039b      	lsls	r3, r3, #14
 8005d9a:	401a      	ands	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d10e      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	23e0      	movs	r3, #224	@ 0xe0
 8005da8:	051b      	lsls	r3, r3, #20
 8005daa:	401a      	ands	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d106      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	0f5b      	lsrs	r3, r3, #29
 8005db8:	075a      	lsls	r2, r3, #29
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d001      	beq.n	8005dc6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e000      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	0018      	movs	r0, r3
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	b008      	add	sp, #32
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	40007000 	.word	0x40007000
 8005dd8:	00001388 	.word	0x00001388
 8005ddc:	efffffff 	.word	0xefffffff
 8005de0:	feffffff 	.word	0xfeffffff
 8005de4:	11c1808c 	.word	0x11c1808c
 8005de8:	eefefffc 	.word	0xeefefffc

08005dec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d101      	bne.n	8005e00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e0e9      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e00:	4b76      	ldr	r3, [pc, #472]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2207      	movs	r2, #7
 8005e06:	4013      	ands	r3, r2
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d91e      	bls.n	8005e4c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e0e:	4b73      	ldr	r3, [pc, #460]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2207      	movs	r2, #7
 8005e14:	4393      	bics	r3, r2
 8005e16:	0019      	movs	r1, r3
 8005e18:	4b70      	ldr	r3, [pc, #448]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005e20:	f7fd fdac 	bl	800397c <HAL_GetTick>
 8005e24:	0003      	movs	r3, r0
 8005e26:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e28:	e009      	b.n	8005e3e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e2a:	f7fd fda7 	bl	800397c <HAL_GetTick>
 8005e2e:	0002      	movs	r2, r0
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	4a6a      	ldr	r2, [pc, #424]	@ (8005fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e0ca      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e3e:	4b67      	ldr	r3, [pc, #412]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2207      	movs	r2, #7
 8005e44:	4013      	ands	r3, r2
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d1ee      	bne.n	8005e2a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2202      	movs	r2, #2
 8005e52:	4013      	ands	r3, r2
 8005e54:	d015      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2204      	movs	r2, #4
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	d006      	beq.n	8005e6e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005e60:	4b60      	ldr	r3, [pc, #384]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	4b5f      	ldr	r3, [pc, #380]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005e66:	21e0      	movs	r1, #224	@ 0xe0
 8005e68:	01c9      	lsls	r1, r1, #7
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e6e:	4b5d      	ldr	r3, [pc, #372]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	4a5d      	ldr	r2, [pc, #372]	@ (8005fe8 <HAL_RCC_ClockConfig+0x1fc>)
 8005e74:	4013      	ands	r3, r2
 8005e76:	0019      	movs	r1, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	689a      	ldr	r2, [r3, #8]
 8005e7c:	4b59      	ldr	r3, [pc, #356]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2201      	movs	r2, #1
 8005e88:	4013      	ands	r3, r2
 8005e8a:	d057      	beq.n	8005f3c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d107      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e94:	4b53      	ldr	r3, [pc, #332]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	2380      	movs	r3, #128	@ 0x80
 8005e9a:	029b      	lsls	r3, r3, #10
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	d12b      	bne.n	8005ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e097      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d107      	bne.n	8005ebc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eac:	4b4d      	ldr	r3, [pc, #308]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	2380      	movs	r3, #128	@ 0x80
 8005eb2:	049b      	lsls	r3, r3, #18
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	d11f      	bne.n	8005ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e08b      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d107      	bne.n	8005ed4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ec4:	4b47      	ldr	r3, [pc, #284]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	2380      	movs	r3, #128	@ 0x80
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	4013      	ands	r3, r2
 8005ece:	d113      	bne.n	8005ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e07f      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	2b03      	cmp	r3, #3
 8005eda:	d106      	bne.n	8005eea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005edc:	4b41      	ldr	r3, [pc, #260]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ee0:	2202      	movs	r2, #2
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	d108      	bne.n	8005ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e074      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eea:	4b3e      	ldr	r3, [pc, #248]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eee:	2202      	movs	r2, #2
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	d101      	bne.n	8005ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e06d      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	2207      	movs	r2, #7
 8005efe:	4393      	bics	r3, r2
 8005f00:	0019      	movs	r1, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	4b37      	ldr	r3, [pc, #220]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f0c:	f7fd fd36 	bl	800397c <HAL_GetTick>
 8005f10:	0003      	movs	r3, r0
 8005f12:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f14:	e009      	b.n	8005f2a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f16:	f7fd fd31 	bl	800397c <HAL_GetTick>
 8005f1a:	0002      	movs	r2, r0
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	4a2f      	ldr	r2, [pc, #188]	@ (8005fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e054      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f2a:	4b2e      	ldr	r3, [pc, #184]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	2238      	movs	r2, #56	@ 0x38
 8005f30:	401a      	ands	r2, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	00db      	lsls	r3, r3, #3
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d1ec      	bne.n	8005f16 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f3c:	4b27      	ldr	r3, [pc, #156]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2207      	movs	r2, #7
 8005f42:	4013      	ands	r3, r2
 8005f44:	683a      	ldr	r2, [r7, #0]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d21e      	bcs.n	8005f88 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f4a:	4b24      	ldr	r3, [pc, #144]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2207      	movs	r2, #7
 8005f50:	4393      	bics	r3, r2
 8005f52:	0019      	movs	r1, r3
 8005f54:	4b21      	ldr	r3, [pc, #132]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f5c:	f7fd fd0e 	bl	800397c <HAL_GetTick>
 8005f60:	0003      	movs	r3, r0
 8005f62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005f64:	e009      	b.n	8005f7a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f66:	f7fd fd09 	bl	800397c <HAL_GetTick>
 8005f6a:	0002      	movs	r2, r0
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	4a1b      	ldr	r2, [pc, #108]	@ (8005fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e02c      	b.n	8005fd4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005f7a:	4b18      	ldr	r3, [pc, #96]	@ (8005fdc <HAL_RCC_ClockConfig+0x1f0>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2207      	movs	r2, #7
 8005f80:	4013      	ands	r3, r2
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d1ee      	bne.n	8005f66 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2204      	movs	r2, #4
 8005f8e:	4013      	ands	r3, r2
 8005f90:	d009      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005f92:	4b14      	ldr	r3, [pc, #80]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	4a15      	ldr	r2, [pc, #84]	@ (8005fec <HAL_RCC_ClockConfig+0x200>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	0019      	movs	r1, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	68da      	ldr	r2, [r3, #12]
 8005fa0:	4b10      	ldr	r3, [pc, #64]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005fa6:	f000 f829 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 8005faa:	0001      	movs	r1, r0
 8005fac:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	0a1b      	lsrs	r3, r3, #8
 8005fb2:	220f      	movs	r2, #15
 8005fb4:	401a      	ands	r2, r3
 8005fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff0 <HAL_RCC_ClockConfig+0x204>)
 8005fb8:	0092      	lsls	r2, r2, #2
 8005fba:	58d3      	ldr	r3, [r2, r3]
 8005fbc:	221f      	movs	r2, #31
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	000a      	movs	r2, r1
 8005fc2:	40da      	lsrs	r2, r3
 8005fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff4 <HAL_RCC_ClockConfig+0x208>)
 8005fc6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff8 <HAL_RCC_ClockConfig+0x20c>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	0018      	movs	r0, r3
 8005fce:	f7fd fc79 	bl	80038c4 <HAL_InitTick>
 8005fd2:	0003      	movs	r3, r0
}
 8005fd4:	0018      	movs	r0, r3
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	b004      	add	sp, #16
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	40022000 	.word	0x40022000
 8005fe0:	00001388 	.word	0x00001388
 8005fe4:	40021000 	.word	0x40021000
 8005fe8:	fffff0ff 	.word	0xfffff0ff
 8005fec:	ffff8fff 	.word	0xffff8fff
 8005ff0:	080094d8 	.word	0x080094d8
 8005ff4:	2000008c 	.word	0x2000008c
 8005ff8:	20000090 	.word	0x20000090

08005ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b086      	sub	sp, #24
 8006000:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006002:	4b3c      	ldr	r3, [pc, #240]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	2238      	movs	r2, #56	@ 0x38
 8006008:	4013      	ands	r3, r2
 800600a:	d10f      	bne.n	800602c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800600c:	4b39      	ldr	r3, [pc, #228]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	0adb      	lsrs	r3, r3, #11
 8006012:	2207      	movs	r2, #7
 8006014:	4013      	ands	r3, r2
 8006016:	2201      	movs	r2, #1
 8006018:	409a      	lsls	r2, r3
 800601a:	0013      	movs	r3, r2
 800601c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800601e:	6839      	ldr	r1, [r7, #0]
 8006020:	4835      	ldr	r0, [pc, #212]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006022:	f7fa f86f 	bl	8000104 <__udivsi3>
 8006026:	0003      	movs	r3, r0
 8006028:	613b      	str	r3, [r7, #16]
 800602a:	e05d      	b.n	80060e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800602c:	4b31      	ldr	r3, [pc, #196]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	2238      	movs	r2, #56	@ 0x38
 8006032:	4013      	ands	r3, r2
 8006034:	2b08      	cmp	r3, #8
 8006036:	d102      	bne.n	800603e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006038:	4b2f      	ldr	r3, [pc, #188]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800603a:	613b      	str	r3, [r7, #16]
 800603c:	e054      	b.n	80060e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800603e:	4b2d      	ldr	r3, [pc, #180]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	2238      	movs	r2, #56	@ 0x38
 8006044:	4013      	ands	r3, r2
 8006046:	2b10      	cmp	r3, #16
 8006048:	d138      	bne.n	80060bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800604a:	4b2a      	ldr	r3, [pc, #168]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	2203      	movs	r2, #3
 8006050:	4013      	ands	r3, r2
 8006052:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006054:	4b27      	ldr	r3, [pc, #156]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	091b      	lsrs	r3, r3, #4
 800605a:	2207      	movs	r2, #7
 800605c:	4013      	ands	r3, r2
 800605e:	3301      	adds	r3, #1
 8006060:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2b03      	cmp	r3, #3
 8006066:	d10d      	bne.n	8006084 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006068:	68b9      	ldr	r1, [r7, #8]
 800606a:	4823      	ldr	r0, [pc, #140]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800606c:	f7fa f84a 	bl	8000104 <__udivsi3>
 8006070:	0003      	movs	r3, r0
 8006072:	0019      	movs	r1, r3
 8006074:	4b1f      	ldr	r3, [pc, #124]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	0a1b      	lsrs	r3, r3, #8
 800607a:	227f      	movs	r2, #127	@ 0x7f
 800607c:	4013      	ands	r3, r2
 800607e:	434b      	muls	r3, r1
 8006080:	617b      	str	r3, [r7, #20]
        break;
 8006082:	e00d      	b.n	80060a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006084:	68b9      	ldr	r1, [r7, #8]
 8006086:	481c      	ldr	r0, [pc, #112]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006088:	f7fa f83c 	bl	8000104 <__udivsi3>
 800608c:	0003      	movs	r3, r0
 800608e:	0019      	movs	r1, r3
 8006090:	4b18      	ldr	r3, [pc, #96]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	0a1b      	lsrs	r3, r3, #8
 8006096:	227f      	movs	r2, #127	@ 0x7f
 8006098:	4013      	ands	r3, r2
 800609a:	434b      	muls	r3, r1
 800609c:	617b      	str	r3, [r7, #20]
        break;
 800609e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80060a0:	4b14      	ldr	r3, [pc, #80]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	0f5b      	lsrs	r3, r3, #29
 80060a6:	2207      	movs	r2, #7
 80060a8:	4013      	ands	r3, r2
 80060aa:	3301      	adds	r3, #1
 80060ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80060ae:	6879      	ldr	r1, [r7, #4]
 80060b0:	6978      	ldr	r0, [r7, #20]
 80060b2:	f7fa f827 	bl	8000104 <__udivsi3>
 80060b6:	0003      	movs	r3, r0
 80060b8:	613b      	str	r3, [r7, #16]
 80060ba:	e015      	b.n	80060e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80060bc:	4b0d      	ldr	r3, [pc, #52]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	2238      	movs	r2, #56	@ 0x38
 80060c2:	4013      	ands	r3, r2
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	d103      	bne.n	80060d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80060c8:	2380      	movs	r3, #128	@ 0x80
 80060ca:	021b      	lsls	r3, r3, #8
 80060cc:	613b      	str	r3, [r7, #16]
 80060ce:	e00b      	b.n	80060e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80060d0:	4b08      	ldr	r3, [pc, #32]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	2238      	movs	r2, #56	@ 0x38
 80060d6:	4013      	ands	r3, r2
 80060d8:	2b18      	cmp	r3, #24
 80060da:	d103      	bne.n	80060e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80060dc:	23fa      	movs	r3, #250	@ 0xfa
 80060de:	01db      	lsls	r3, r3, #7
 80060e0:	613b      	str	r3, [r7, #16]
 80060e2:	e001      	b.n	80060e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80060e8:	693b      	ldr	r3, [r7, #16]
}
 80060ea:	0018      	movs	r0, r3
 80060ec:	46bd      	mov	sp, r7
 80060ee:	b006      	add	sp, #24
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	46c0      	nop			@ (mov r8, r8)
 80060f4:	40021000 	.word	0x40021000
 80060f8:	00f42400 	.word	0x00f42400

080060fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006100:	4b02      	ldr	r3, [pc, #8]	@ (800610c <HAL_RCC_GetHCLKFreq+0x10>)
 8006102:	681b      	ldr	r3, [r3, #0]
}
 8006104:	0018      	movs	r0, r3
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	46c0      	nop			@ (mov r8, r8)
 800610c:	2000008c 	.word	0x2000008c

08006110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006110:	b5b0      	push	{r4, r5, r7, lr}
 8006112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006114:	f7ff fff2 	bl	80060fc <HAL_RCC_GetHCLKFreq>
 8006118:	0004      	movs	r4, r0
 800611a:	f7ff fb41 	bl	80057a0 <LL_RCC_GetAPB1Prescaler>
 800611e:	0003      	movs	r3, r0
 8006120:	0b1a      	lsrs	r2, r3, #12
 8006122:	4b05      	ldr	r3, [pc, #20]	@ (8006138 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006124:	0092      	lsls	r2, r2, #2
 8006126:	58d3      	ldr	r3, [r2, r3]
 8006128:	221f      	movs	r2, #31
 800612a:	4013      	ands	r3, r2
 800612c:	40dc      	lsrs	r4, r3
 800612e:	0023      	movs	r3, r4
}
 8006130:	0018      	movs	r0, r3
 8006132:	46bd      	mov	sp, r7
 8006134:	bdb0      	pop	{r4, r5, r7, pc}
 8006136:	46c0      	nop			@ (mov r8, r8)
 8006138:	08009518 	.word	0x08009518

0800613c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006144:	2313      	movs	r3, #19
 8006146:	18fb      	adds	r3, r7, r3
 8006148:	2200      	movs	r2, #0
 800614a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800614c:	2312      	movs	r3, #18
 800614e:	18fb      	adds	r3, r7, r3
 8006150:	2200      	movs	r2, #0
 8006152:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	2380      	movs	r3, #128	@ 0x80
 800615a:	029b      	lsls	r3, r3, #10
 800615c:	4013      	ands	r3, r2
 800615e:	d100      	bne.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006160:	e0a3      	b.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006162:	2011      	movs	r0, #17
 8006164:	183b      	adds	r3, r7, r0
 8006166:	2200      	movs	r2, #0
 8006168:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800616a:	4ba5      	ldr	r3, [pc, #660]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800616c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800616e:	2380      	movs	r3, #128	@ 0x80
 8006170:	055b      	lsls	r3, r3, #21
 8006172:	4013      	ands	r3, r2
 8006174:	d110      	bne.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006176:	4ba2      	ldr	r3, [pc, #648]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006178:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800617a:	4ba1      	ldr	r3, [pc, #644]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800617c:	2180      	movs	r1, #128	@ 0x80
 800617e:	0549      	lsls	r1, r1, #21
 8006180:	430a      	orrs	r2, r1
 8006182:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006184:	4b9e      	ldr	r3, [pc, #632]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006186:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006188:	2380      	movs	r3, #128	@ 0x80
 800618a:	055b      	lsls	r3, r3, #21
 800618c:	4013      	ands	r3, r2
 800618e:	60bb      	str	r3, [r7, #8]
 8006190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006192:	183b      	adds	r3, r7, r0
 8006194:	2201      	movs	r2, #1
 8006196:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006198:	4b9a      	ldr	r3, [pc, #616]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	4b99      	ldr	r3, [pc, #612]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800619e:	2180      	movs	r1, #128	@ 0x80
 80061a0:	0049      	lsls	r1, r1, #1
 80061a2:	430a      	orrs	r2, r1
 80061a4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061a6:	f7fd fbe9 	bl	800397c <HAL_GetTick>
 80061aa:	0003      	movs	r3, r0
 80061ac:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061ae:	e00b      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061b0:	f7fd fbe4 	bl	800397c <HAL_GetTick>
 80061b4:	0002      	movs	r2, r0
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d904      	bls.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80061be:	2313      	movs	r3, #19
 80061c0:	18fb      	adds	r3, r7, r3
 80061c2:	2203      	movs	r2, #3
 80061c4:	701a      	strb	r2, [r3, #0]
        break;
 80061c6:	e005      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061c8:	4b8e      	ldr	r3, [pc, #568]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	2380      	movs	r3, #128	@ 0x80
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	4013      	ands	r3, r2
 80061d2:	d0ed      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80061d4:	2313      	movs	r3, #19
 80061d6:	18fb      	adds	r3, r7, r3
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d154      	bne.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80061de:	4b88      	ldr	r3, [pc, #544]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80061e2:	23c0      	movs	r3, #192	@ 0xc0
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	4013      	ands	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d019      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d014      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80061fa:	4b81      	ldr	r3, [pc, #516]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061fe:	4a82      	ldr	r2, [pc, #520]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006200:	4013      	ands	r3, r2
 8006202:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006204:	4b7e      	ldr	r3, [pc, #504]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006206:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006208:	4b7d      	ldr	r3, [pc, #500]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800620a:	2180      	movs	r1, #128	@ 0x80
 800620c:	0249      	lsls	r1, r1, #9
 800620e:	430a      	orrs	r2, r1
 8006210:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006212:	4b7b      	ldr	r3, [pc, #492]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006214:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006216:	4b7a      	ldr	r3, [pc, #488]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006218:	497c      	ldr	r1, [pc, #496]	@ (800640c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800621a:	400a      	ands	r2, r1
 800621c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800621e:	4b78      	ldr	r3, [pc, #480]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	2201      	movs	r2, #1
 8006228:	4013      	ands	r3, r2
 800622a:	d016      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800622c:	f7fd fba6 	bl	800397c <HAL_GetTick>
 8006230:	0003      	movs	r3, r0
 8006232:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006234:	e00c      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006236:	f7fd fba1 	bl	800397c <HAL_GetTick>
 800623a:	0002      	movs	r2, r0
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	4a73      	ldr	r2, [pc, #460]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d904      	bls.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8006246:	2313      	movs	r3, #19
 8006248:	18fb      	adds	r3, r7, r3
 800624a:	2203      	movs	r2, #3
 800624c:	701a      	strb	r2, [r3, #0]
            break;
 800624e:	e004      	b.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006250:	4b6b      	ldr	r3, [pc, #428]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006254:	2202      	movs	r2, #2
 8006256:	4013      	ands	r3, r2
 8006258:	d0ed      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800625a:	2313      	movs	r3, #19
 800625c:	18fb      	adds	r3, r7, r3
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10a      	bne.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006264:	4b66      	ldr	r3, [pc, #408]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006268:	4a67      	ldr	r2, [pc, #412]	@ (8006408 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800626a:	4013      	ands	r3, r2
 800626c:	0019      	movs	r1, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006272:	4b63      	ldr	r3, [pc, #396]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006274:	430a      	orrs	r2, r1
 8006276:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006278:	e00c      	b.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800627a:	2312      	movs	r3, #18
 800627c:	18fb      	adds	r3, r7, r3
 800627e:	2213      	movs	r2, #19
 8006280:	18ba      	adds	r2, r7, r2
 8006282:	7812      	ldrb	r2, [r2, #0]
 8006284:	701a      	strb	r2, [r3, #0]
 8006286:	e005      	b.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006288:	2312      	movs	r3, #18
 800628a:	18fb      	adds	r3, r7, r3
 800628c:	2213      	movs	r2, #19
 800628e:	18ba      	adds	r2, r7, r2
 8006290:	7812      	ldrb	r2, [r2, #0]
 8006292:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006294:	2311      	movs	r3, #17
 8006296:	18fb      	adds	r3, r7, r3
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d105      	bne.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800629e:	4b58      	ldr	r3, [pc, #352]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062a2:	4b57      	ldr	r3, [pc, #348]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062a4:	495b      	ldr	r1, [pc, #364]	@ (8006414 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80062a6:	400a      	ands	r2, r1
 80062a8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2201      	movs	r2, #1
 80062b0:	4013      	ands	r3, r2
 80062b2:	d009      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062b4:	4b52      	ldr	r3, [pc, #328]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b8:	2203      	movs	r2, #3
 80062ba:	4393      	bics	r3, r2
 80062bc:	0019      	movs	r1, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	4b4f      	ldr	r3, [pc, #316]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062c4:	430a      	orrs	r2, r1
 80062c6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2210      	movs	r2, #16
 80062ce:	4013      	ands	r3, r2
 80062d0:	d009      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80062d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d6:	4a50      	ldr	r2, [pc, #320]	@ (8006418 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80062d8:	4013      	ands	r3, r2
 80062da:	0019      	movs	r1, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	689a      	ldr	r2, [r3, #8]
 80062e0:	4b47      	ldr	r3, [pc, #284]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062e2:	430a      	orrs	r2, r1
 80062e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	2380      	movs	r3, #128	@ 0x80
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	4013      	ands	r3, r2
 80062f0:	d009      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062f2:	4b43      	ldr	r3, [pc, #268]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062f6:	4a49      	ldr	r2, [pc, #292]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80062f8:	4013      	ands	r3, r2
 80062fa:	0019      	movs	r1, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	695a      	ldr	r2, [r3, #20]
 8006300:	4b3f      	ldr	r3, [pc, #252]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006302:	430a      	orrs	r2, r1
 8006304:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	2380      	movs	r3, #128	@ 0x80
 800630c:	00db      	lsls	r3, r3, #3
 800630e:	4013      	ands	r3, r2
 8006310:	d009      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006312:	4b3b      	ldr	r3, [pc, #236]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006316:	4a42      	ldr	r2, [pc, #264]	@ (8006420 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006318:	4013      	ands	r3, r2
 800631a:	0019      	movs	r1, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	699a      	ldr	r2, [r3, #24]
 8006320:	4b37      	ldr	r3, [pc, #220]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006322:	430a      	orrs	r2, r1
 8006324:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2220      	movs	r2, #32
 800632c:	4013      	ands	r3, r2
 800632e:	d009      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006330:	4b33      	ldr	r3, [pc, #204]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006334:	4a3b      	ldr	r2, [pc, #236]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006336:	4013      	ands	r3, r2
 8006338:	0019      	movs	r1, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68da      	ldr	r2, [r3, #12]
 800633e:	4b30      	ldr	r3, [pc, #192]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006340:	430a      	orrs	r2, r1
 8006342:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	2380      	movs	r3, #128	@ 0x80
 800634a:	01db      	lsls	r3, r3, #7
 800634c:	4013      	ands	r3, r2
 800634e:	d015      	beq.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006350:	4b2b      	ldr	r3, [pc, #172]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	0899      	lsrs	r1, r3, #2
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	69da      	ldr	r2, [r3, #28]
 800635c:	4b28      	ldr	r3, [pc, #160]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800635e:	430a      	orrs	r2, r1
 8006360:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	69da      	ldr	r2, [r3, #28]
 8006366:	2380      	movs	r3, #128	@ 0x80
 8006368:	05db      	lsls	r3, r3, #23
 800636a:	429a      	cmp	r2, r3
 800636c:	d106      	bne.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800636e:	4b24      	ldr	r3, [pc, #144]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006370:	68da      	ldr	r2, [r3, #12]
 8006372:	4b23      	ldr	r3, [pc, #140]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006374:	2180      	movs	r1, #128	@ 0x80
 8006376:	0249      	lsls	r1, r1, #9
 8006378:	430a      	orrs	r2, r1
 800637a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	2380      	movs	r3, #128	@ 0x80
 8006382:	039b      	lsls	r3, r3, #14
 8006384:	4013      	ands	r3, r2
 8006386:	d016      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006388:	4b1d      	ldr	r3, [pc, #116]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800638a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800638c:	4a26      	ldr	r2, [pc, #152]	@ (8006428 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800638e:	4013      	ands	r3, r2
 8006390:	0019      	movs	r1, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a1a      	ldr	r2, [r3, #32]
 8006396:	4b1a      	ldr	r3, [pc, #104]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006398:	430a      	orrs	r2, r1
 800639a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a1a      	ldr	r2, [r3, #32]
 80063a0:	2380      	movs	r3, #128	@ 0x80
 80063a2:	03db      	lsls	r3, r3, #15
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d106      	bne.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80063a8:	4b15      	ldr	r3, [pc, #84]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063aa:	68da      	ldr	r2, [r3, #12]
 80063ac:	4b14      	ldr	r3, [pc, #80]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063ae:	2180      	movs	r1, #128	@ 0x80
 80063b0:	0449      	lsls	r1, r1, #17
 80063b2:	430a      	orrs	r2, r1
 80063b4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	2380      	movs	r3, #128	@ 0x80
 80063bc:	011b      	lsls	r3, r3, #4
 80063be:	4013      	ands	r3, r2
 80063c0:	d016      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80063c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c6:	4a19      	ldr	r2, [pc, #100]	@ (800642c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80063c8:	4013      	ands	r3, r2
 80063ca:	0019      	movs	r1, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	691a      	ldr	r2, [r3, #16]
 80063d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063d2:	430a      	orrs	r2, r1
 80063d4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	2380      	movs	r3, #128	@ 0x80
 80063dc:	01db      	lsls	r3, r3, #7
 80063de:	429a      	cmp	r2, r3
 80063e0:	d106      	bne.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80063e2:	4b07      	ldr	r3, [pc, #28]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063e4:	68da      	ldr	r2, [r3, #12]
 80063e6:	4b06      	ldr	r3, [pc, #24]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063e8:	2180      	movs	r1, #128	@ 0x80
 80063ea:	0249      	lsls	r1, r1, #9
 80063ec:	430a      	orrs	r2, r1
 80063ee:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80063f0:	2312      	movs	r3, #18
 80063f2:	18fb      	adds	r3, r7, r3
 80063f4:	781b      	ldrb	r3, [r3, #0]
}
 80063f6:	0018      	movs	r0, r3
 80063f8:	46bd      	mov	sp, r7
 80063fa:	b006      	add	sp, #24
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	46c0      	nop			@ (mov r8, r8)
 8006400:	40021000 	.word	0x40021000
 8006404:	40007000 	.word	0x40007000
 8006408:	fffffcff 	.word	0xfffffcff
 800640c:	fffeffff 	.word	0xfffeffff
 8006410:	00001388 	.word	0x00001388
 8006414:	efffffff 	.word	0xefffffff
 8006418:	fffff3ff 	.word	0xfffff3ff
 800641c:	fff3ffff 	.word	0xfff3ffff
 8006420:	ffcfffff 	.word	0xffcfffff
 8006424:	ffffcfff 	.word	0xffffcfff
 8006428:	ffbfffff 	.word	0xffbfffff
 800642c:	ffff3fff 	.word	0xffff3fff

08006430 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006438:	2300      	movs	r3, #0
 800643a:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	2380      	movs	r3, #128	@ 0x80
 8006440:	029b      	lsls	r3, r3, #10
 8006442:	429a      	cmp	r2, r3
 8006444:	d136      	bne.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006446:	4bcd      	ldr	r3, [pc, #820]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006448:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800644a:	23c0      	movs	r3, #192	@ 0xc0
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4013      	ands	r3, r2
 8006450:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006452:	4bca      	ldr	r3, [pc, #808]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006456:	2202      	movs	r2, #2
 8006458:	4013      	ands	r3, r2
 800645a:	2b02      	cmp	r3, #2
 800645c:	d108      	bne.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	2380      	movs	r3, #128	@ 0x80
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	429a      	cmp	r2, r3
 8006466:	d103      	bne.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8006468:	2380      	movs	r3, #128	@ 0x80
 800646a:	021b      	lsls	r3, r3, #8
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	e26b      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006470:	4bc2      	ldr	r3, [pc, #776]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006474:	2202      	movs	r2, #2
 8006476:	4013      	ands	r3, r2
 8006478:	2b02      	cmp	r3, #2
 800647a:	d108      	bne.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	2380      	movs	r3, #128	@ 0x80
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	429a      	cmp	r2, r3
 8006484:	d103      	bne.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8006486:	23fa      	movs	r3, #250	@ 0xfa
 8006488:	01db      	lsls	r3, r3, #7
 800648a:	617b      	str	r3, [r7, #20]
 800648c:	e25c      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800648e:	4bbb      	ldr	r3, [pc, #748]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	2380      	movs	r3, #128	@ 0x80
 8006494:	029b      	lsls	r3, r3, #10
 8006496:	401a      	ands	r2, r3
 8006498:	2380      	movs	r3, #128	@ 0x80
 800649a:	029b      	lsls	r3, r3, #10
 800649c:	429a      	cmp	r2, r3
 800649e:	d000      	beq.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 80064a0:	e252      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	23c0      	movs	r3, #192	@ 0xc0
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d000      	beq.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 80064ac:	e24c      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    {
      frequency = HSE_VALUE / 32U;
 80064ae:	4bb4      	ldr	r3, [pc, #720]	@ (8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80064b0:	617b      	str	r3, [r7, #20]
 80064b2:	e249      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 80064b4:	4bb1      	ldr	r3, [pc, #708]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	2203      	movs	r2, #3
 80064ba:	4013      	ands	r3, r2
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d102      	bne.n	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 80064c0:	4bb0      	ldr	r3, [pc, #704]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80064c2:	613b      	str	r3, [r7, #16]
 80064c4:	e00a      	b.n	80064dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 80064c6:	4bad      	ldr	r3, [pc, #692]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	2203      	movs	r2, #3
 80064cc:	4013      	ands	r3, r2
 80064ce:	2b03      	cmp	r3, #3
 80064d0:	d102      	bne.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 80064d2:	4bac      	ldr	r3, [pc, #688]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80064d4:	613b      	str	r3, [r7, #16]
 80064d6:	e001      	b.n	80064dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80064dc:	4ba7      	ldr	r3, [pc, #668]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	091b      	lsrs	r3, r3, #4
 80064e2:	2207      	movs	r2, #7
 80064e4:	4013      	ands	r3, r2
 80064e6:	3301      	adds	r3, #1
 80064e8:	0019      	movs	r1, r3
 80064ea:	6938      	ldr	r0, [r7, #16]
 80064ec:	f7f9 fe0a 	bl	8000104 <__udivsi3>
 80064f0:	0003      	movs	r3, r0
 80064f2:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	2380      	movs	r3, #128	@ 0x80
 80064f8:	039b      	lsls	r3, r3, #14
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d100      	bne.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 80064fe:	e1e3      	b.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	2380      	movs	r3, #128	@ 0x80
 8006504:	039b      	lsls	r3, r3, #14
 8006506:	429a      	cmp	r2, r3
 8006508:	d900      	bls.n	800650c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800650a:	e20c      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	2380      	movs	r3, #128	@ 0x80
 8006510:	01db      	lsls	r3, r3, #7
 8006512:	429a      	cmp	r2, r3
 8006514:	d100      	bne.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8006516:	e0a5      	b.n	8006664 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	2380      	movs	r3, #128	@ 0x80
 800651c:	01db      	lsls	r3, r3, #7
 800651e:	429a      	cmp	r2, r3
 8006520:	d900      	bls.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8006522:	e200      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	2380      	movs	r3, #128	@ 0x80
 8006528:	011b      	lsls	r3, r3, #4
 800652a:	429a      	cmp	r2, r3
 800652c:	d100      	bne.n	8006530 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800652e:	e0fc      	b.n	800672a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	2380      	movs	r3, #128	@ 0x80
 8006534:	011b      	lsls	r3, r3, #4
 8006536:	429a      	cmp	r2, r3
 8006538:	d900      	bls.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800653a:	e1f4      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	2380      	movs	r3, #128	@ 0x80
 8006540:	00db      	lsls	r3, r3, #3
 8006542:	429a      	cmp	r2, r3
 8006544:	d100      	bne.n	8006548 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8006546:	e181      	b.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	2380      	movs	r3, #128	@ 0x80
 800654c:	00db      	lsls	r3, r3, #3
 800654e:	429a      	cmp	r2, r3
 8006550:	d900      	bls.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006552:	e1e8      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	2380      	movs	r3, #128	@ 0x80
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	429a      	cmp	r2, r3
 800655c:	d100      	bne.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 800655e:	e135      	b.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	2380      	movs	r3, #128	@ 0x80
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	429a      	cmp	r2, r3
 8006568:	d900      	bls.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 800656a:	e1dc      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b20      	cmp	r3, #32
 8006570:	d100      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8006572:	e0af      	b.n	80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b20      	cmp	r3, #32
 8006578:	d900      	bls.n	800657c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800657a:	e1d4      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b01      	cmp	r3, #1
 8006580:	d003      	beq.n	800658a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b10      	cmp	r3, #16
 8006586:	d033      	beq.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8006588:	e1cd      	b.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800658a:	4b7c      	ldr	r3, [pc, #496]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800658c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800658e:	2203      	movs	r2, #3
 8006590:	4013      	ands	r3, r2
 8006592:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d104      	bne.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
          frequency = HAL_RCC_GetPCLK1Freq();
 800659a:	f7ff fdb9 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 800659e:	0003      	movs	r3, r0
 80065a0:	617b      	str	r3, [r7, #20]
        break;
 80065a2:	e1c2      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d104      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
          frequency = HAL_RCC_GetSysClockFreq();
 80065aa:	f7ff fd27 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 80065ae:	0003      	movs	r3, r0
 80065b0:	617b      	str	r3, [r7, #20]
        break;
 80065b2:	e1ba      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80065b4:	4b71      	ldr	r3, [pc, #452]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	2380      	movs	r3, #128	@ 0x80
 80065ba:	00db      	lsls	r3, r3, #3
 80065bc:	401a      	ands	r2, r3
 80065be:	2380      	movs	r3, #128	@ 0x80
 80065c0:	00db      	lsls	r3, r3, #3
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d105      	bne.n	80065d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d102      	bne.n	80065d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
          frequency = HSI_VALUE;
 80065cc:	4b6d      	ldr	r3, [pc, #436]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80065ce:	617b      	str	r3, [r7, #20]
        break;
 80065d0:	e1ab      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80065d2:	4b6a      	ldr	r3, [pc, #424]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80065d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d6:	2202      	movs	r2, #2
 80065d8:	4013      	ands	r3, r2
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d000      	beq.n	80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 80065de:	e1a4      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2b03      	cmp	r3, #3
 80065e4:	d000      	beq.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 80065e6:	e1a0      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
          frequency = LSE_VALUE;
 80065e8:	2380      	movs	r3, #128	@ 0x80
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	617b      	str	r3, [r7, #20]
        break;
 80065ee:	e19c      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80065f0:	4b62      	ldr	r3, [pc, #392]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80065f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065f4:	23c0      	movs	r3, #192	@ 0xc0
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	4013      	ands	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d104      	bne.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006602:	f7ff fd85 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 8006606:	0003      	movs	r3, r0
 8006608:	617b      	str	r3, [r7, #20]
        break;
 800660a:	e190      	b.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	2380      	movs	r3, #128	@ 0x80
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	429a      	cmp	r2, r3
 8006614:	d104      	bne.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006616:	f7ff fcf1 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 800661a:	0003      	movs	r3, r0
 800661c:	617b      	str	r3, [r7, #20]
        break;
 800661e:	e186      	b.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006620:	4b56      	ldr	r3, [pc, #344]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	2380      	movs	r3, #128	@ 0x80
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	401a      	ands	r2, r3
 800662a:	2380      	movs	r3, #128	@ 0x80
 800662c:	00db      	lsls	r3, r3, #3
 800662e:	429a      	cmp	r2, r3
 8006630:	d107      	bne.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x212>
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	2380      	movs	r3, #128	@ 0x80
 8006636:	011b      	lsls	r3, r3, #4
 8006638:	429a      	cmp	r2, r3
 800663a:	d102      	bne.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x212>
          frequency = HSI_VALUE;
 800663c:	4b51      	ldr	r3, [pc, #324]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800663e:	617b      	str	r3, [r7, #20]
        break;
 8006640:	e175      	b.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006642:	4b4e      	ldr	r3, [pc, #312]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006646:	2202      	movs	r2, #2
 8006648:	4013      	ands	r3, r2
 800664a:	2b02      	cmp	r3, #2
 800664c:	d000      	beq.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
 800664e:	e16e      	b.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	23c0      	movs	r3, #192	@ 0xc0
 8006654:	011b      	lsls	r3, r3, #4
 8006656:	429a      	cmp	r2, r3
 8006658:	d000      	beq.n	800665c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 800665a:	e168      	b.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
          frequency = LSE_VALUE;
 800665c:	2380      	movs	r3, #128	@ 0x80
 800665e:	021b      	lsls	r3, r3, #8
 8006660:	617b      	str	r3, [r7, #20]
        break;
 8006662:	e164      	b.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006664:	4b45      	ldr	r3, [pc, #276]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006668:	0f9b      	lsrs	r3, r3, #30
 800666a:	079b      	lsls	r3, r3, #30
 800666c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d104      	bne.n	800667e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = HAL_RCC_GetSysClockFreq();
 8006674:	f7ff fcc2 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 8006678:	0003      	movs	r3, r0
 800667a:	617b      	str	r3, [r7, #20]
        break;
 800667c:	e159      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	2380      	movs	r3, #128	@ 0x80
 8006682:	061b      	lsls	r3, r3, #24
 8006684:	429a      	cmp	r2, r3
 8006686:	d102      	bne.n	800668e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
          frequency = HSI_VALUE;
 8006688:	4b3e      	ldr	r3, [pc, #248]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800668a:	617b      	str	r3, [r7, #20]
        break;
 800668c:	e151      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	2380      	movs	r3, #128	@ 0x80
 8006692:	05db      	lsls	r3, r3, #23
 8006694:	429a      	cmp	r2, r3
 8006696:	d000      	beq.n	800669a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006698:	e14b      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 800669a:	4b38      	ldr	r3, [pc, #224]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800669c:	68da      	ldr	r2, [r3, #12]
 800669e:	2380      	movs	r3, #128	@ 0x80
 80066a0:	025b      	lsls	r3, r3, #9
 80066a2:	4013      	ands	r3, r2
 80066a4:	d100      	bne.n	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 80066a6:	e144      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80066a8:	4b34      	ldr	r3, [pc, #208]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	0a1b      	lsrs	r3, r3, #8
 80066ae:	227f      	movs	r2, #127	@ 0x7f
 80066b0:	4013      	ands	r3, r2
 80066b2:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	68ba      	ldr	r2, [r7, #8]
 80066b8:	435a      	muls	r2, r3
 80066ba:	4b30      	ldr	r3, [pc, #192]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	0c5b      	lsrs	r3, r3, #17
 80066c0:	211f      	movs	r1, #31
 80066c2:	400b      	ands	r3, r1
 80066c4:	3301      	adds	r3, #1
 80066c6:	0019      	movs	r1, r3
 80066c8:	0010      	movs	r0, r2
 80066ca:	f7f9 fd1b 	bl	8000104 <__udivsi3>
 80066ce:	0003      	movs	r3, r0
 80066d0:	617b      	str	r3, [r7, #20]
        break;
 80066d2:	e12e      	b.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80066d4:	4b29      	ldr	r3, [pc, #164]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80066d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066d8:	23c0      	movs	r3, #192	@ 0xc0
 80066da:	019b      	lsls	r3, r3, #6
 80066dc:	4013      	ands	r3, r2
 80066de:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d104      	bne.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
          frequency = HAL_RCC_GetPCLK1Freq();
 80066e6:	f7ff fd13 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 80066ea:	0003      	movs	r3, r0
 80066ec:	617b      	str	r3, [r7, #20]
        break;
 80066ee:	e122      	b.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	2380      	movs	r3, #128	@ 0x80
 80066f4:	015b      	lsls	r3, r3, #5
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d104      	bne.n	8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
          frequency = HAL_RCC_GetSysClockFreq();
 80066fa:	f7ff fc7f 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 80066fe:	0003      	movs	r3, r0
 8006700:	617b      	str	r3, [r7, #20]
        break;
 8006702:	e118      	b.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006704:	4b1d      	ldr	r3, [pc, #116]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	2380      	movs	r3, #128	@ 0x80
 800670a:	00db      	lsls	r3, r3, #3
 800670c:	401a      	ands	r2, r3
 800670e:	2380      	movs	r3, #128	@ 0x80
 8006710:	00db      	lsls	r3, r3, #3
 8006712:	429a      	cmp	r2, r3
 8006714:	d000      	beq.n	8006718 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8006716:	e10e      	b.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	2380      	movs	r3, #128	@ 0x80
 800671c:	019b      	lsls	r3, r3, #6
 800671e:	429a      	cmp	r2, r3
 8006720:	d000      	beq.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8006722:	e108      	b.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          frequency = HSI_VALUE;
 8006724:	4b17      	ldr	r3, [pc, #92]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006726:	617b      	str	r3, [r7, #20]
        break;
 8006728:	e105      	b.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 800672a:	4b14      	ldr	r3, [pc, #80]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800672c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800672e:	23c0      	movs	r3, #192	@ 0xc0
 8006730:	021b      	lsls	r3, r3, #8
 8006732:	4013      	ands	r3, r2
 8006734:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	2380      	movs	r3, #128	@ 0x80
 800673a:	01db      	lsls	r3, r3, #7
 800673c:	429a      	cmp	r2, r3
 800673e:	d123      	bne.n	8006788 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8006740:	4b0e      	ldr	r3, [pc, #56]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006742:	68da      	ldr	r2, [r3, #12]
 8006744:	2380      	movs	r3, #128	@ 0x80
 8006746:	025b      	lsls	r3, r3, #9
 8006748:	4013      	ands	r3, r2
 800674a:	d100      	bne.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800674c:	e0f5      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800674e:	4b0b      	ldr	r3, [pc, #44]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	0a1b      	lsrs	r3, r3, #8
 8006754:	227f      	movs	r2, #127	@ 0x7f
 8006756:	4013      	ands	r3, r2
 8006758:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	435a      	muls	r2, r3
 8006760:	4b06      	ldr	r3, [pc, #24]	@ (800677c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	0c5b      	lsrs	r3, r3, #17
 8006766:	211f      	movs	r1, #31
 8006768:	400b      	ands	r3, r1
 800676a:	3301      	adds	r3, #1
 800676c:	0019      	movs	r1, r3
 800676e:	0010      	movs	r0, r2
 8006770:	f7f9 fcc8 	bl	8000104 <__udivsi3>
 8006774:	0003      	movs	r3, r0
 8006776:	617b      	str	r3, [r7, #20]
        break;
 8006778:	e0df      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800677a:	46c0      	nop			@ (mov r8, r8)
 800677c:	40021000 	.word	0x40021000
 8006780:	0007a120 	.word	0x0007a120
 8006784:	00f42400 	.word	0x00f42400
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d104      	bne.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          frequency = HAL_RCC_GetSysClockFreq();
 800678e:	f7ff fc35 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 8006792:	0003      	movs	r3, r0
 8006794:	617b      	str	r3, [r7, #20]
        break;
 8006796:	e0d0      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8006798:	4b6e      	ldr	r3, [pc, #440]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	2380      	movs	r3, #128	@ 0x80
 800679e:	00db      	lsls	r3, r3, #3
 80067a0:	401a      	ands	r2, r3
 80067a2:	2380      	movs	r3, #128	@ 0x80
 80067a4:	00db      	lsls	r3, r3, #3
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d107      	bne.n	80067ba <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	2380      	movs	r3, #128	@ 0x80
 80067ae:	021b      	lsls	r3, r3, #8
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d102      	bne.n	80067ba <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
          frequency = HSI_VALUE;
 80067b4:	4b68      	ldr	r3, [pc, #416]	@ (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80067b6:	617b      	str	r3, [r7, #20]
        break;
 80067b8:	e0bf      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	23c0      	movs	r3, #192	@ 0xc0
 80067be:	021b      	lsls	r3, r3, #8
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d000      	beq.n	80067c6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80067c4:	e0b9      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 80067c6:	4b65      	ldr	r3, [pc, #404]	@ (800695c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80067c8:	617b      	str	r3, [r7, #20]
        break;
 80067ca:	e0b6      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80067cc:	4b61      	ldr	r3, [pc, #388]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80067ce:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067d0:	23c0      	movs	r3, #192	@ 0xc0
 80067d2:	031b      	lsls	r3, r3, #12
 80067d4:	4013      	ands	r3, r2
 80067d6:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d104      	bne.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80067de:	f7ff fc97 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 80067e2:	0003      	movs	r3, r0
 80067e4:	617b      	str	r3, [r7, #20]
        break;
 80067e6:	e0aa      	b.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80067e8:	4b5a      	ldr	r3, [pc, #360]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80067ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067ec:	2202      	movs	r2, #2
 80067ee:	4013      	ands	r3, r2
 80067f0:	2b02      	cmp	r3, #2
 80067f2:	d108      	bne.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	2380      	movs	r3, #128	@ 0x80
 80067f8:	02db      	lsls	r3, r3, #11
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d103      	bne.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = LSI_VALUE;
 80067fe:	23fa      	movs	r3, #250	@ 0xfa
 8006800:	01db      	lsls	r3, r3, #7
 8006802:	617b      	str	r3, [r7, #20]
 8006804:	e021      	b.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006806:	4b53      	ldr	r3, [pc, #332]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	2380      	movs	r3, #128	@ 0x80
 800680c:	00db      	lsls	r3, r3, #3
 800680e:	401a      	ands	r2, r3
 8006810:	2380      	movs	r3, #128	@ 0x80
 8006812:	00db      	lsls	r3, r3, #3
 8006814:	429a      	cmp	r2, r3
 8006816:	d107      	bne.n	8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	2380      	movs	r3, #128	@ 0x80
 800681c:	031b      	lsls	r3, r3, #12
 800681e:	429a      	cmp	r2, r3
 8006820:	d102      	bne.n	8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          frequency = HSI_VALUE;
 8006822:	4b4d      	ldr	r3, [pc, #308]	@ (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8006824:	617b      	str	r3, [r7, #20]
 8006826:	e010      	b.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006828:	4b4a      	ldr	r3, [pc, #296]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800682a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800682c:	2202      	movs	r2, #2
 800682e:	4013      	ands	r3, r2
 8006830:	2b02      	cmp	r3, #2
 8006832:	d000      	beq.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
 8006834:	e083      	b.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	23c0      	movs	r3, #192	@ 0xc0
 800683a:	031b      	lsls	r3, r3, #12
 800683c:	429a      	cmp	r2, r3
 800683e:	d000      	beq.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 8006840:	e07d      	b.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
          frequency = LSE_VALUE;
 8006842:	2380      	movs	r3, #128	@ 0x80
 8006844:	021b      	lsls	r3, r3, #8
 8006846:	617b      	str	r3, [r7, #20]
        break;
 8006848:	e079      	b.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 800684a:	e078      	b.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800684c:	4b41      	ldr	r3, [pc, #260]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800684e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006850:	23c0      	movs	r3, #192	@ 0xc0
 8006852:	039b      	lsls	r3, r3, #14
 8006854:	4013      	ands	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d104      	bne.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
          frequency = HAL_RCC_GetPCLK1Freq();
 800685e:	f7ff fc57 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 8006862:	0003      	movs	r3, r0
 8006864:	617b      	str	r3, [r7, #20]
        break;
 8006866:	e06c      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006868:	4b3a      	ldr	r3, [pc, #232]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800686a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800686c:	2202      	movs	r2, #2
 800686e:	4013      	ands	r3, r2
 8006870:	2b02      	cmp	r3, #2
 8006872:	d108      	bne.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	2380      	movs	r3, #128	@ 0x80
 8006878:	035b      	lsls	r3, r3, #13
 800687a:	429a      	cmp	r2, r3
 800687c:	d103      	bne.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          frequency = LSI_VALUE;
 800687e:	23fa      	movs	r3, #250	@ 0xfa
 8006880:	01db      	lsls	r3, r3, #7
 8006882:	617b      	str	r3, [r7, #20]
 8006884:	e01f      	b.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006886:	4b33      	ldr	r3, [pc, #204]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	2380      	movs	r3, #128	@ 0x80
 800688c:	00db      	lsls	r3, r3, #3
 800688e:	401a      	ands	r2, r3
 8006890:	2380      	movs	r3, #128	@ 0x80
 8006892:	00db      	lsls	r3, r3, #3
 8006894:	429a      	cmp	r2, r3
 8006896:	d107      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	2380      	movs	r3, #128	@ 0x80
 800689c:	039b      	lsls	r3, r3, #14
 800689e:	429a      	cmp	r2, r3
 80068a0:	d102      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HSI_VALUE;
 80068a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80068a4:	617b      	str	r3, [r7, #20]
 80068a6:	e00e      	b.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80068a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80068aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ac:	2202      	movs	r2, #2
 80068ae:	4013      	ands	r3, r2
 80068b0:	2b02      	cmp	r3, #2
 80068b2:	d146      	bne.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 80068b4:	68fa      	ldr	r2, [r7, #12]
 80068b6:	23c0      	movs	r3, #192	@ 0xc0
 80068b8:	039b      	lsls	r3, r3, #14
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d141      	bne.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
          frequency = LSE_VALUE;
 80068be:	2380      	movs	r3, #128	@ 0x80
 80068c0:	021b      	lsls	r3, r3, #8
 80068c2:	617b      	str	r3, [r7, #20]
        break;
 80068c4:	e03d      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 80068c6:	e03c      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 80068c8:	4b22      	ldr	r3, [pc, #136]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80068ca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068cc:	2380      	movs	r3, #128	@ 0x80
 80068ce:	03db      	lsls	r3, r3, #15
 80068d0:	4013      	ands	r3, r2
 80068d2:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	2380      	movs	r3, #128	@ 0x80
 80068d8:	03db      	lsls	r3, r3, #15
 80068da:	429a      	cmp	r2, r3
 80068dc:	d11b      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80068de:	4b1d      	ldr	r3, [pc, #116]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	2380      	movs	r3, #128	@ 0x80
 80068e4:	045b      	lsls	r3, r3, #17
 80068e6:	4013      	ands	r3, r2
 80068e8:	d02d      	beq.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80068ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	0a1b      	lsrs	r3, r3, #8
 80068f0:	227f      	movs	r2, #127	@ 0x7f
 80068f2:	4013      	ands	r3, r2
 80068f4:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	435a      	muls	r2, r3
 80068fc:	4b15      	ldr	r3, [pc, #84]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	0e5b      	lsrs	r3, r3, #25
 8006902:	2107      	movs	r1, #7
 8006904:	400b      	ands	r3, r1
 8006906:	3301      	adds	r3, #1
 8006908:	0019      	movs	r1, r3
 800690a:	0010      	movs	r0, r2
 800690c:	f7f9 fbfa 	bl	8000104 <__udivsi3>
 8006910:	0003      	movs	r3, r0
 8006912:	617b      	str	r3, [r7, #20]
        break;
 8006914:	e017      	b.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d114      	bne.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          frequency = HAL_RCC_GetPCLK1Freq();
 800691c:	f7ff fbf8 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 8006920:	0003      	movs	r3, r0
 8006922:	617b      	str	r3, [r7, #20]
        break;
 8006924:	e00f      	b.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        break;
 8006926:	46c0      	nop			@ (mov r8, r8)
 8006928:	e00e      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800692a:	46c0      	nop			@ (mov r8, r8)
 800692c:	e00c      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800692e:	46c0      	nop			@ (mov r8, r8)
 8006930:	e00a      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006932:	46c0      	nop			@ (mov r8, r8)
 8006934:	e008      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006936:	46c0      	nop			@ (mov r8, r8)
 8006938:	e006      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800693a:	46c0      	nop			@ (mov r8, r8)
 800693c:	e004      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800693e:	46c0      	nop			@ (mov r8, r8)
 8006940:	e002      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006942:	46c0      	nop			@ (mov r8, r8)
 8006944:	e000      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006946:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return (frequency);
 8006948:	697b      	ldr	r3, [r7, #20]
}
 800694a:	0018      	movs	r0, r3
 800694c:	46bd      	mov	sp, r7
 800694e:	b006      	add	sp, #24
 8006950:	bd80      	pop	{r7, pc}
 8006952:	46c0      	nop			@ (mov r8, r8)
 8006954:	40021000 	.word	0x40021000
 8006958:	00f42400 	.word	0x00f42400
 800695c:	00bb8000 	.word	0x00bb8000

08006960 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006960:	b5b0      	push	{r4, r5, r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006968:	230f      	movs	r3, #15
 800696a:	18fb      	adds	r3, r7, r3
 800696c:	2201      	movs	r2, #1
 800696e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d100      	bne.n	8006978 <HAL_RTC_Init+0x18>
 8006976:	e08c      	b.n	8006a92 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2229      	movs	r2, #41	@ 0x29
 800697c:	5c9b      	ldrb	r3, [r3, r2]
 800697e:	b2db      	uxtb	r3, r3
 8006980:	2b00      	cmp	r3, #0
 8006982:	d10b      	bne.n	800699c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2228      	movs	r2, #40	@ 0x28
 8006988:	2100      	movs	r1, #0
 800698a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2288      	movs	r2, #136	@ 0x88
 8006990:	0212      	lsls	r2, r2, #8
 8006992:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	0018      	movs	r0, r3
 8006998:	f7fc fd32 	bl	8003400 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2229      	movs	r2, #41	@ 0x29
 80069a0:	2102      	movs	r1, #2
 80069a2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	2210      	movs	r2, #16
 80069ac:	4013      	ands	r3, r2
 80069ae:	2b10      	cmp	r3, #16
 80069b0:	d062      	beq.n	8006a78 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	22ca      	movs	r2, #202	@ 0xca
 80069b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2253      	movs	r2, #83	@ 0x53
 80069c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80069c2:	250f      	movs	r5, #15
 80069c4:	197c      	adds	r4, r7, r5
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	0018      	movs	r0, r3
 80069ca:	f000 fc27 	bl	800721c <RTC_EnterInitMode>
 80069ce:	0003      	movs	r3, r0
 80069d0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80069d2:	0028      	movs	r0, r5
 80069d4:	183b      	adds	r3, r7, r0
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d12c      	bne.n	8006a36 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	699a      	ldr	r2, [r3, #24]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	492e      	ldr	r1, [pc, #184]	@ (8006aa0 <HAL_RTC_Init+0x140>)
 80069e8:	400a      	ands	r2, r1
 80069ea:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6999      	ldr	r1, [r3, #24]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	695b      	ldr	r3, [r3, #20]
 80069fa:	431a      	orrs	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	431a      	orrs	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	6912      	ldr	r2, [r2, #16]
 8006a12:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	6919      	ldr	r1, [r3, #16]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	041a      	lsls	r2, r3, #16
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	430a      	orrs	r2, r1
 8006a26:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006a28:	183c      	adds	r4, r7, r0
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	f000 fc37 	bl	80072a0 <RTC_ExitInitMode>
 8006a32:	0003      	movs	r3, r0
 8006a34:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8006a36:	230f      	movs	r3, #15
 8006a38:	18fb      	adds	r3, r7, r3
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d116      	bne.n	8006a6e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	699a      	ldr	r2, [r3, #24]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	00d2      	lsls	r2, r2, #3
 8006a4c:	08d2      	lsrs	r2, r2, #3
 8006a4e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6999      	ldr	r1, [r3, #24]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	431a      	orrs	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	22ff      	movs	r2, #255	@ 0xff
 8006a74:	625a      	str	r2, [r3, #36]	@ 0x24
 8006a76:	e003      	b.n	8006a80 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006a78:	230f      	movs	r3, #15
 8006a7a:	18fb      	adds	r3, r7, r3
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8006a80:	230f      	movs	r3, #15
 8006a82:	18fb      	adds	r3, r7, r3
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d103      	bne.n	8006a92 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2229      	movs	r2, #41	@ 0x29
 8006a8e:	2101      	movs	r1, #1
 8006a90:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8006a92:	230f      	movs	r3, #15
 8006a94:	18fb      	adds	r3, r7, r3
 8006a96:	781b      	ldrb	r3, [r3, #0]
}
 8006a98:	0018      	movs	r0, r3
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	b004      	add	sp, #16
 8006a9e:	bdb0      	pop	{r4, r5, r7, pc}
 8006aa0:	fb8fffbf 	.word	0xfb8fffbf

08006aa4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006aa4:	b5b0      	push	{r4, r5, r7, lr}
 8006aa6:	b086      	sub	sp, #24
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2228      	movs	r2, #40	@ 0x28
 8006ab4:	5c9b      	ldrb	r3, [r3, r2]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d101      	bne.n	8006abe <HAL_RTC_SetTime+0x1a>
 8006aba:	2302      	movs	r3, #2
 8006abc:	e092      	b.n	8006be4 <HAL_RTC_SetTime+0x140>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2228      	movs	r2, #40	@ 0x28
 8006ac2:	2101      	movs	r1, #1
 8006ac4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2229      	movs	r2, #41	@ 0x29
 8006aca:	2102      	movs	r1, #2
 8006acc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	22ca      	movs	r2, #202	@ 0xca
 8006ad4:	625a      	str	r2, [r3, #36]	@ 0x24
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2253      	movs	r2, #83	@ 0x53
 8006adc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006ade:	2513      	movs	r5, #19
 8006ae0:	197c      	adds	r4, r7, r5
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	0018      	movs	r0, r3
 8006ae6:	f000 fb99 	bl	800721c <RTC_EnterInitMode>
 8006aea:	0003      	movs	r3, r0
 8006aec:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8006aee:	197b      	adds	r3, r7, r5
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d162      	bne.n	8006bbc <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d125      	bne.n	8006b48 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	2240      	movs	r2, #64	@ 0x40
 8006b04:	4013      	ands	r3, r2
 8006b06:	d102      	bne.n	8006b0e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	0018      	movs	r0, r3
 8006b14:	f000 fc08 	bl	8007328 <RTC_ByteToBcd2>
 8006b18:	0003      	movs	r3, r0
 8006b1a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	785b      	ldrb	r3, [r3, #1]
 8006b20:	0018      	movs	r0, r3
 8006b22:	f000 fc01 	bl	8007328 <RTC_ByteToBcd2>
 8006b26:	0003      	movs	r3, r0
 8006b28:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006b2a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	789b      	ldrb	r3, [r3, #2]
 8006b30:	0018      	movs	r0, r3
 8006b32:	f000 fbf9 	bl	8007328 <RTC_ByteToBcd2>
 8006b36:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b38:	0022      	movs	r2, r4
 8006b3a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	78db      	ldrb	r3, [r3, #3]
 8006b40:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006b42:	4313      	orrs	r3, r2
 8006b44:	617b      	str	r3, [r7, #20]
 8006b46:	e017      	b.n	8006b78 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	2240      	movs	r2, #64	@ 0x40
 8006b50:	4013      	ands	r3, r2
 8006b52:	d102      	bne.n	8006b5a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	2200      	movs	r2, #0
 8006b58:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	785b      	ldrb	r3, [r3, #1]
 8006b64:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006b66:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b6c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	78db      	ldrb	r3, [r3, #3]
 8006b72:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006b74:	4313      	orrs	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	697a      	ldr	r2, [r7, #20]
 8006b7e:	491b      	ldr	r1, [pc, #108]	@ (8006bec <HAL_RTC_SetTime+0x148>)
 8006b80:	400a      	ands	r2, r1
 8006b82:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	699a      	ldr	r2, [r3, #24]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4918      	ldr	r1, [pc, #96]	@ (8006bf0 <HAL_RTC_SetTime+0x14c>)
 8006b90:	400a      	ands	r2, r1
 8006b92:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6999      	ldr	r1, [r3, #24]
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	68da      	ldr	r2, [r3, #12]
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	691b      	ldr	r3, [r3, #16]
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	430a      	orrs	r2, r1
 8006baa:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006bac:	2313      	movs	r3, #19
 8006bae:	18fc      	adds	r4, r7, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	0018      	movs	r0, r3
 8006bb4:	f000 fb74 	bl	80072a0 <RTC_ExitInitMode>
 8006bb8:	0003      	movs	r3, r0
 8006bba:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	22ff      	movs	r2, #255	@ 0xff
 8006bc2:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8006bc4:	2313      	movs	r3, #19
 8006bc6:	18fb      	adds	r3, r7, r3
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d103      	bne.n	8006bd6 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2229      	movs	r2, #41	@ 0x29
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2228      	movs	r2, #40	@ 0x28
 8006bda:	2100      	movs	r1, #0
 8006bdc:	5499      	strb	r1, [r3, r2]

  return status;
 8006bde:	2313      	movs	r3, #19
 8006be0:	18fb      	adds	r3, r7, r3
 8006be2:	781b      	ldrb	r3, [r3, #0]
}
 8006be4:	0018      	movs	r0, r3
 8006be6:	46bd      	mov	sp, r7
 8006be8:	b006      	add	sp, #24
 8006bea:	bdb0      	pop	{r4, r5, r7, pc}
 8006bec:	007f7f7f 	.word	0x007f7f7f
 8006bf0:	fffbffff 	.word	0xfffbffff

08006bf4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	689a      	ldr	r2, [r3, #8]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	045b      	lsls	r3, r3, #17
 8006c12:	0c5a      	lsrs	r2, r3, #17
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a22      	ldr	r2, [pc, #136]	@ (8006ca8 <HAL_RTC_GetTime+0xb4>)
 8006c20:	4013      	ands	r3, r2
 8006c22:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	0c1b      	lsrs	r3, r3, #16
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	223f      	movs	r2, #63	@ 0x3f
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	b2da      	uxtb	r2, r3
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	0a1b      	lsrs	r3, r3, #8
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	227f      	movs	r2, #127	@ 0x7f
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	227f      	movs	r2, #127	@ 0x7f
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	b2da      	uxtb	r2, r3
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	0d9b      	lsrs	r3, r3, #22
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2201      	movs	r2, #1
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	b2da      	uxtb	r2, r3
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d11a      	bne.n	8006c9e <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	0018      	movs	r0, r3
 8006c6e:	f000 fb83 	bl	8007378 <RTC_Bcd2ToByte>
 8006c72:	0003      	movs	r3, r0
 8006c74:	001a      	movs	r2, r3
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	785b      	ldrb	r3, [r3, #1]
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f000 fb7a 	bl	8007378 <RTC_Bcd2ToByte>
 8006c84:	0003      	movs	r3, r0
 8006c86:	001a      	movs	r2, r3
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	789b      	ldrb	r3, [r3, #2]
 8006c90:	0018      	movs	r0, r3
 8006c92:	f000 fb71 	bl	8007378 <RTC_Bcd2ToByte>
 8006c96:	0003      	movs	r3, r0
 8006c98:	001a      	movs	r2, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	b006      	add	sp, #24
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	007f7f7f 	.word	0x007f7f7f

08006cac <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	4a21      	ldr	r2, [pc, #132]	@ (8006d44 <HAL_RTC_GetDate+0x98>)
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	0c1b      	lsrs	r3, r3, #16
 8006cc8:	b2da      	uxtb	r2, r3
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	0a1b      	lsrs	r3, r3, #8
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	221f      	movs	r2, #31
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	b2da      	uxtb	r2, r3
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	223f      	movs	r2, #63	@ 0x3f
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	b2da      	uxtb	r2, r3
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	0b5b      	lsrs	r3, r3, #13
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2207      	movs	r2, #7
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	b2da      	uxtb	r2, r3
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d11a      	bne.n	8006d38 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	78db      	ldrb	r3, [r3, #3]
 8006d06:	0018      	movs	r0, r3
 8006d08:	f000 fb36 	bl	8007378 <RTC_Bcd2ToByte>
 8006d0c:	0003      	movs	r3, r0
 8006d0e:	001a      	movs	r2, r3
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	785b      	ldrb	r3, [r3, #1]
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f000 fb2d 	bl	8007378 <RTC_Bcd2ToByte>
 8006d1e:	0003      	movs	r3, r0
 8006d20:	001a      	movs	r2, r3
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	789b      	ldrb	r3, [r3, #2]
 8006d2a:	0018      	movs	r0, r3
 8006d2c:	f000 fb24 	bl	8007378 <RTC_Bcd2ToByte>
 8006d30:	0003      	movs	r3, r0
 8006d32:	001a      	movs	r2, r3
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	0018      	movs	r0, r3
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	b006      	add	sp, #24
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	46c0      	nop			@ (mov r8, r8)
 8006d44:	00ffff3f 	.word	0x00ffff3f

08006d48 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006d48:	b590      	push	{r4, r7, lr}
 8006d4a:	b089      	sub	sp, #36	@ 0x24
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2228      	movs	r2, #40	@ 0x28
 8006d58:	5c9b      	ldrb	r3, [r3, r2]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d101      	bne.n	8006d62 <HAL_RTC_SetAlarm_IT+0x1a>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	e127      	b.n	8006fb2 <HAL_RTC_SetAlarm_IT+0x26a>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2228      	movs	r2, #40	@ 0x28
 8006d66:	2101      	movs	r1, #1
 8006d68:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2229      	movs	r2, #41	@ 0x29
 8006d6e:	2102      	movs	r1, #2
 8006d70:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d136      	bne.n	8006de6 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	2240      	movs	r2, #64	@ 0x40
 8006d80:	4013      	ands	r3, r2
 8006d82:	d102      	bne.n	8006d8a <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2200      	movs	r2, #0
 8006d88:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	0018      	movs	r0, r3
 8006d90:	f000 faca 	bl	8007328 <RTC_ByteToBcd2>
 8006d94:	0003      	movs	r3, r0
 8006d96:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	785b      	ldrb	r3, [r3, #1]
 8006d9c:	0018      	movs	r0, r3
 8006d9e:	f000 fac3 	bl	8007328 <RTC_ByteToBcd2>
 8006da2:	0003      	movs	r3, r0
 8006da4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006da6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	789b      	ldrb	r3, [r3, #2]
 8006dac:	0018      	movs	r0, r3
 8006dae:	f000 fabb 	bl	8007328 <RTC_ByteToBcd2>
 8006db2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006db4:	0022      	movs	r2, r4
 8006db6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	78db      	ldrb	r3, [r3, #3]
 8006dbc:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006dbe:	431a      	orrs	r2, r3
 8006dc0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	5c9b      	ldrb	r3, [r3, r2]
 8006dc8:	0018      	movs	r0, r3
 8006dca:	f000 faad 	bl	8007328 <RTC_ByteToBcd2>
 8006dce:	0003      	movs	r3, r0
 8006dd0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006dd2:	0022      	movs	r2, r4
 8006dd4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006dda:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006de0:	4313      	orrs	r3, r2
 8006de2:	61fb      	str	r3, [r7, #28]
 8006de4:	e022      	b.n	8006e2c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	2240      	movs	r2, #64	@ 0x40
 8006dee:	4013      	ands	r3, r2
 8006df0:	d102      	bne.n	8006df8 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	2200      	movs	r2, #0
 8006df6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	785b      	ldrb	r3, [r3, #1]
 8006e02:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e04:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006e06:	68ba      	ldr	r2, [r7, #8]
 8006e08:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e0a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	78db      	ldrb	r3, [r3, #3]
 8006e10:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006e12:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	2120      	movs	r1, #32
 8006e18:	5c5b      	ldrb	r3, [r3, r1]
 8006e1a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006e1c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006e22:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	22ca      	movs	r2, #202	@ 0xca
 8006e3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2253      	movs	r2, #83	@ 0x53
 8006e46:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e4c:	2380      	movs	r3, #128	@ 0x80
 8006e4e:	005b      	lsls	r3, r3, #1
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d14c      	bne.n	8006eee <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4957      	ldr	r1, [pc, #348]	@ (8006fbc <HAL_RTC_SetAlarm_IT+0x274>)
 8006e60:	400a      	ands	r2, r1
 8006e62:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2101      	movs	r1, #1
 8006e70:	430a      	orrs	r2, r1
 8006e72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8006e74:	f7fc fd82 	bl	800397c <HAL_GetTick>
 8006e78:	0003      	movs	r3, r0
 8006e7a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006e7c:	e016      	b.n	8006eac <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006e7e:	f7fc fd7d 	bl	800397c <HAL_GetTick>
 8006e82:	0002      	movs	r2, r0
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	1ad2      	subs	r2, r2, r3
 8006e88:	23fa      	movs	r3, #250	@ 0xfa
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d90d      	bls.n	8006eac <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	22ff      	movs	r2, #255	@ 0xff
 8006e96:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2229      	movs	r2, #41	@ 0x29
 8006e9c:	2103      	movs	r1, #3
 8006e9e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2228      	movs	r2, #40	@ 0x28
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	e082      	b.n	8006fb2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	d0e2      	beq.n	8006e7e <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	69fa      	ldr	r2, [r7, #28]
 8006ebe:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	69ba      	ldr	r2, [r7, #24]
 8006ec6:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	699a      	ldr	r2, [r3, #24]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	2180      	movs	r1, #128	@ 0x80
 8006ed4:	0049      	lsls	r1, r1, #1
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	699a      	ldr	r2, [r3, #24]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2180      	movs	r1, #128	@ 0x80
 8006ee6:	0149      	lsls	r1, r1, #5
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	619a      	str	r2, [r3, #24]
 8006eec:	e04b      	b.n	8006f86 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	699a      	ldr	r2, [r3, #24]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4931      	ldr	r1, [pc, #196]	@ (8006fc0 <HAL_RTC_SetAlarm_IT+0x278>)
 8006efa:	400a      	ands	r2, r1
 8006efc:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2102      	movs	r1, #2
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8006f0e:	f7fc fd35 	bl	800397c <HAL_GetTick>
 8006f12:	0003      	movs	r3, r0
 8006f14:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006f16:	e016      	b.n	8006f46 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006f18:	f7fc fd30 	bl	800397c <HAL_GetTick>
 8006f1c:	0002      	movs	r2, r0
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	1ad2      	subs	r2, r2, r3
 8006f22:	23fa      	movs	r3, #250	@ 0xfa
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d90d      	bls.n	8006f46 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	22ff      	movs	r2, #255	@ 0xff
 8006f30:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2229      	movs	r2, #41	@ 0x29
 8006f36:	2103      	movs	r1, #3
 8006f38:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2228      	movs	r2, #40	@ 0x28
 8006f3e:	2100      	movs	r1, #0
 8006f40:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e035      	b.n	8006fb2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	2202      	movs	r2, #2
 8006f4e:	4013      	ands	r3, r2
 8006f50:	d0e2      	beq.n	8006f18 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	69fa      	ldr	r2, [r7, #28]
 8006f58:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	69ba      	ldr	r2, [r7, #24]
 8006f60:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	699a      	ldr	r2, [r3, #24]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2180      	movs	r1, #128	@ 0x80
 8006f6e:	0089      	lsls	r1, r1, #2
 8006f70:	430a      	orrs	r2, r1
 8006f72:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	699a      	ldr	r2, [r3, #24]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2180      	movs	r1, #128	@ 0x80
 8006f80:	0189      	lsls	r1, r1, #6
 8006f82:	430a      	orrs	r2, r1
 8006f84:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006f86:	4a0f      	ldr	r2, [pc, #60]	@ (8006fc4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006f88:	2380      	movs	r3, #128	@ 0x80
 8006f8a:	58d3      	ldr	r3, [r2, r3]
 8006f8c:	490d      	ldr	r1, [pc, #52]	@ (8006fc4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006f8e:	2280      	movs	r2, #128	@ 0x80
 8006f90:	0312      	lsls	r2, r2, #12
 8006f92:	4313      	orrs	r3, r2
 8006f94:	2280      	movs	r2, #128	@ 0x80
 8006f96:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	22ff      	movs	r2, #255	@ 0xff
 8006f9e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2229      	movs	r2, #41	@ 0x29
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2228      	movs	r2, #40	@ 0x28
 8006fac:	2100      	movs	r1, #0
 8006fae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	0018      	movs	r0, r3
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	b009      	add	sp, #36	@ 0x24
 8006fb8:	bd90      	pop	{r4, r7, pc}
 8006fba:	46c0      	nop			@ (mov r8, r8)
 8006fbc:	fffffeff 	.word	0xfffffeff
 8006fc0:	fffffdff 	.word	0xfffffdff
 8006fc4:	40021800 	.word	0x40021800

08006fc8 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b086      	sub	sp, #24
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
 8006fd4:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	2380      	movs	r3, #128	@ 0x80
 8006fda:	005b      	lsls	r3, r3, #1
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d144      	bne.n	800706a <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	2280      	movs	r2, #128	@ 0x80
 8006fe4:	0052      	lsls	r2, r2, #1
 8006fe6:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fee:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ff6:	045b      	lsls	r3, r3, #17
 8006ff8:	0c5b      	lsrs	r3, r3, #17
 8006ffa:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	0c1b      	lsrs	r3, r3, #16
 8007000:	b2db      	uxtb	r3, r3
 8007002:	223f      	movs	r2, #63	@ 0x3f
 8007004:	4013      	ands	r3, r2
 8007006:	b2da      	uxtb	r2, r3
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	0a1b      	lsrs	r3, r3, #8
 8007010:	b2db      	uxtb	r3, r3
 8007012:	227f      	movs	r2, #127	@ 0x7f
 8007014:	4013      	ands	r3, r2
 8007016:	b2da      	uxtb	r2, r3
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	b2db      	uxtb	r3, r3
 8007020:	227f      	movs	r2, #127	@ 0x7f
 8007022:	4013      	ands	r3, r2
 8007024:	b2da      	uxtb	r2, r3
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	0d9b      	lsrs	r3, r3, #22
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2201      	movs	r2, #1
 8007032:	4013      	ands	r3, r2
 8007034:	b2da      	uxtb	r2, r3
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	693a      	ldr	r2, [r7, #16]
 800703e:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	0e1b      	lsrs	r3, r3, #24
 8007044:	b2db      	uxtb	r3, r3
 8007046:	223f      	movs	r2, #63	@ 0x3f
 8007048:	4013      	ands	r3, r2
 800704a:	b2d9      	uxtb	r1, r3
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2220      	movs	r2, #32
 8007050:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	2380      	movs	r3, #128	@ 0x80
 8007056:	05db      	lsls	r3, r3, #23
 8007058:	401a      	ands	r2, r3
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	4a3b      	ldr	r2, [pc, #236]	@ (8007150 <HAL_RTC_GetAlarm+0x188>)
 8007062:	401a      	ands	r2, r3
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	615a      	str	r2, [r3, #20]
 8007068:	e043      	b.n	80070f2 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	2280      	movs	r2, #128	@ 0x80
 800706e:	0092      	lsls	r2, r2, #2
 8007070:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007078:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007080:	045b      	lsls	r3, r3, #17
 8007082:	0c5b      	lsrs	r3, r3, #17
 8007084:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	0c1b      	lsrs	r3, r3, #16
 800708a:	b2db      	uxtb	r3, r3
 800708c:	223f      	movs	r2, #63	@ 0x3f
 800708e:	4013      	ands	r3, r2
 8007090:	b2da      	uxtb	r2, r3
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	0a1b      	lsrs	r3, r3, #8
 800709a:	b2db      	uxtb	r3, r3
 800709c:	227f      	movs	r2, #127	@ 0x7f
 800709e:	4013      	ands	r3, r2
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	227f      	movs	r2, #127	@ 0x7f
 80070ac:	4013      	ands	r3, r2
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	0d9b      	lsrs	r3, r3, #22
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2201      	movs	r2, #1
 80070bc:	4013      	ands	r3, r2
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	693a      	ldr	r2, [r7, #16]
 80070c8:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	0e1b      	lsrs	r3, r3, #24
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	223f      	movs	r2, #63	@ 0x3f
 80070d2:	4013      	ands	r3, r2
 80070d4:	b2d9      	uxtb	r1, r3
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	2220      	movs	r2, #32
 80070da:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	2380      	movs	r3, #128	@ 0x80
 80070e0:	05db      	lsls	r3, r3, #23
 80070e2:	401a      	ands	r2, r3
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	4a19      	ldr	r2, [pc, #100]	@ (8007150 <HAL_RTC_GetAlarm+0x188>)
 80070ec:	401a      	ands	r2, r3
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d125      	bne.n	8007144 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	781b      	ldrb	r3, [r3, #0]
 80070fc:	0018      	movs	r0, r3
 80070fe:	f000 f93b 	bl	8007378 <RTC_Bcd2ToByte>
 8007102:	0003      	movs	r3, r0
 8007104:	001a      	movs	r2, r3
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	785b      	ldrb	r3, [r3, #1]
 800710e:	0018      	movs	r0, r3
 8007110:	f000 f932 	bl	8007378 <RTC_Bcd2ToByte>
 8007114:	0003      	movs	r3, r0
 8007116:	001a      	movs	r2, r3
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	789b      	ldrb	r3, [r3, #2]
 8007120:	0018      	movs	r0, r3
 8007122:	f000 f929 	bl	8007378 <RTC_Bcd2ToByte>
 8007126:	0003      	movs	r3, r0
 8007128:	001a      	movs	r2, r3
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	2220      	movs	r2, #32
 8007132:	5c9b      	ldrb	r3, [r3, r2]
 8007134:	0018      	movs	r0, r3
 8007136:	f000 f91f 	bl	8007378 <RTC_Bcd2ToByte>
 800713a:	0003      	movs	r3, r0
 800713c:	0019      	movs	r1, r3
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	2220      	movs	r2, #32
 8007142:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	0018      	movs	r0, r3
 8007148:	46bd      	mov	sp, r7
 800714a:	b006      	add	sp, #24
 800714c:	bd80      	pop	{r7, pc}
 800714e:	46c0      	nop			@ (mov r8, r8)
 8007150:	80808080 	.word	0x80808080

08007154 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	699a      	ldr	r2, [r3, #24]
 8007162:	2380      	movs	r3, #128	@ 0x80
 8007164:	015b      	lsls	r3, r3, #5
 8007166:	4013      	ands	r3, r2
 8007168:	d011      	beq.n	800718e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007170:	2201      	movs	r2, #1
 8007172:	4013      	ands	r3, r2
 8007174:	d00b      	beq.n	800718e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2101      	movs	r1, #1
 8007182:	430a      	orrs	r2, r1
 8007184:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	0018      	movs	r0, r3
 800718a:	f7fb f881 	bl	8002290 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	699a      	ldr	r2, [r3, #24]
 8007194:	2380      	movs	r3, #128	@ 0x80
 8007196:	019b      	lsls	r3, r3, #6
 8007198:	4013      	ands	r3, r2
 800719a:	d011      	beq.n	80071c0 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071a2:	2202      	movs	r2, #2
 80071a4:	4013      	ands	r3, r2
 80071a6:	d00b      	beq.n	80071c0 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2102      	movs	r1, #2
 80071b4:	430a      	orrs	r2, r1
 80071b6:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	0018      	movs	r0, r3
 80071bc:	f000 f95b 	bl	8007476 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2229      	movs	r2, #41	@ 0x29
 80071c4:	2101      	movs	r1, #1
 80071c6:	5499      	strb	r1, [r3, r2]
}
 80071c8:	46c0      	nop			@ (mov r8, r8)
 80071ca:	46bd      	mov	sp, r7
 80071cc:	b002      	add	sp, #8
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a0e      	ldr	r2, [pc, #56]	@ (8007218 <HAL_RTC_WaitForSynchro+0x48>)
 80071de:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80071e0:	f7fc fbcc 	bl	800397c <HAL_GetTick>
 80071e4:	0003      	movs	r3, r0
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80071e8:	e00a      	b.n	8007200 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80071ea:	f7fc fbc7 	bl	800397c <HAL_GetTick>
 80071ee:	0002      	movs	r2, r0
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	1ad2      	subs	r2, r2, r3
 80071f4:	23fa      	movs	r3, #250	@ 0xfa
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d901      	bls.n	8007200 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e006      	b.n	800720e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	2220      	movs	r2, #32
 8007208:	4013      	ands	r3, r2
 800720a:	d0ee      	beq.n	80071ea <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	0018      	movs	r0, r3
 8007210:	46bd      	mov	sp, r7
 8007212:	b004      	add	sp, #16
 8007214:	bd80      	pop	{r7, pc}
 8007216:	46c0      	nop			@ (mov r8, r8)
 8007218:	0001005f 	.word	0x0001005f

0800721c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8007224:	230f      	movs	r3, #15
 8007226:	18fb      	adds	r3, r7, r3
 8007228:	2200      	movs	r2, #0
 800722a:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	2240      	movs	r2, #64	@ 0x40
 8007234:	4013      	ands	r3, r2
 8007236:	d12c      	bne.n	8007292 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68da      	ldr	r2, [r3, #12]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2180      	movs	r1, #128	@ 0x80
 8007244:	430a      	orrs	r2, r1
 8007246:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007248:	f7fc fb98 	bl	800397c <HAL_GetTick>
 800724c:	0003      	movs	r3, r0
 800724e:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007250:	e014      	b.n	800727c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8007252:	f7fc fb93 	bl	800397c <HAL_GetTick>
 8007256:	0002      	movs	r2, r0
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	1ad2      	subs	r2, r2, r3
 800725c:	200f      	movs	r0, #15
 800725e:	183b      	adds	r3, r7, r0
 8007260:	1839      	adds	r1, r7, r0
 8007262:	7809      	ldrb	r1, [r1, #0]
 8007264:	7019      	strb	r1, [r3, #0]
 8007266:	23fa      	movs	r3, #250	@ 0xfa
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	429a      	cmp	r2, r3
 800726c:	d906      	bls.n	800727c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800726e:	183b      	adds	r3, r7, r0
 8007270:	2203      	movs	r2, #3
 8007272:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2229      	movs	r2, #41	@ 0x29
 8007278:	2103      	movs	r1, #3
 800727a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	2240      	movs	r2, #64	@ 0x40
 8007284:	4013      	ands	r3, r2
 8007286:	d104      	bne.n	8007292 <RTC_EnterInitMode+0x76>
 8007288:	230f      	movs	r3, #15
 800728a:	18fb      	adds	r3, r7, r3
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	2b03      	cmp	r3, #3
 8007290:	d1df      	bne.n	8007252 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007292:	230f      	movs	r3, #15
 8007294:	18fb      	adds	r3, r7, r3
 8007296:	781b      	ldrb	r3, [r3, #0]
}
 8007298:	0018      	movs	r0, r3
 800729a:	46bd      	mov	sp, r7
 800729c:	b004      	add	sp, #16
 800729e:	bd80      	pop	{r7, pc}

080072a0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80072a0:	b590      	push	{r4, r7, lr}
 80072a2:	b085      	sub	sp, #20
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072a8:	240f      	movs	r4, #15
 80072aa:	193b      	adds	r3, r7, r4
 80072ac:	2200      	movs	r2, #0
 80072ae:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80072b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007324 <RTC_ExitInitMode+0x84>)
 80072b2:	68da      	ldr	r2, [r3, #12]
 80072b4:	4b1b      	ldr	r3, [pc, #108]	@ (8007324 <RTC_ExitInitMode+0x84>)
 80072b6:	2180      	movs	r1, #128	@ 0x80
 80072b8:	438a      	bics	r2, r1
 80072ba:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80072bc:	4b19      	ldr	r3, [pc, #100]	@ (8007324 <RTC_ExitInitMode+0x84>)
 80072be:	699b      	ldr	r3, [r3, #24]
 80072c0:	2220      	movs	r2, #32
 80072c2:	4013      	ands	r3, r2
 80072c4:	d10d      	bne.n	80072e2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	0018      	movs	r0, r3
 80072ca:	f7ff ff81 	bl	80071d0 <HAL_RTC_WaitForSynchro>
 80072ce:	1e03      	subs	r3, r0, #0
 80072d0:	d021      	beq.n	8007316 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2229      	movs	r2, #41	@ 0x29
 80072d6:	2103      	movs	r1, #3
 80072d8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80072da:	193b      	adds	r3, r7, r4
 80072dc:	2203      	movs	r2, #3
 80072de:	701a      	strb	r2, [r3, #0]
 80072e0:	e019      	b.n	8007316 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80072e2:	4b10      	ldr	r3, [pc, #64]	@ (8007324 <RTC_ExitInitMode+0x84>)
 80072e4:	699a      	ldr	r2, [r3, #24]
 80072e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007324 <RTC_ExitInitMode+0x84>)
 80072e8:	2120      	movs	r1, #32
 80072ea:	438a      	bics	r2, r1
 80072ec:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	0018      	movs	r0, r3
 80072f2:	f7ff ff6d 	bl	80071d0 <HAL_RTC_WaitForSynchro>
 80072f6:	1e03      	subs	r3, r0, #0
 80072f8:	d007      	beq.n	800730a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2229      	movs	r2, #41	@ 0x29
 80072fe:	2103      	movs	r1, #3
 8007300:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8007302:	230f      	movs	r3, #15
 8007304:	18fb      	adds	r3, r7, r3
 8007306:	2203      	movs	r2, #3
 8007308:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800730a:	4b06      	ldr	r3, [pc, #24]	@ (8007324 <RTC_ExitInitMode+0x84>)
 800730c:	699a      	ldr	r2, [r3, #24]
 800730e:	4b05      	ldr	r3, [pc, #20]	@ (8007324 <RTC_ExitInitMode+0x84>)
 8007310:	2120      	movs	r1, #32
 8007312:	430a      	orrs	r2, r1
 8007314:	619a      	str	r2, [r3, #24]
  }

  return status;
 8007316:	230f      	movs	r3, #15
 8007318:	18fb      	adds	r3, r7, r3
 800731a:	781b      	ldrb	r3, [r3, #0]
}
 800731c:	0018      	movs	r0, r3
 800731e:	46bd      	mov	sp, r7
 8007320:	b005      	add	sp, #20
 8007322:	bd90      	pop	{r4, r7, pc}
 8007324:	40002800 	.word	0x40002800

08007328 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	0002      	movs	r2, r0
 8007330:	1dfb      	adds	r3, r7, #7
 8007332:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8007334:	2300      	movs	r3, #0
 8007336:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8007338:	230b      	movs	r3, #11
 800733a:	18fb      	adds	r3, r7, r3
 800733c:	1dfa      	adds	r2, r7, #7
 800733e:	7812      	ldrb	r2, [r2, #0]
 8007340:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8007342:	e008      	b.n	8007356 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	3301      	adds	r3, #1
 8007348:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800734a:	220b      	movs	r2, #11
 800734c:	18bb      	adds	r3, r7, r2
 800734e:	18ba      	adds	r2, r7, r2
 8007350:	7812      	ldrb	r2, [r2, #0]
 8007352:	3a0a      	subs	r2, #10
 8007354:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8007356:	210b      	movs	r1, #11
 8007358:	187b      	adds	r3, r7, r1
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	2b09      	cmp	r3, #9
 800735e:	d8f1      	bhi.n	8007344 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	b2db      	uxtb	r3, r3
 8007364:	011b      	lsls	r3, r3, #4
 8007366:	b2da      	uxtb	r2, r3
 8007368:	187b      	adds	r3, r7, r1
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	4313      	orrs	r3, r2
 800736e:	b2db      	uxtb	r3, r3
}
 8007370:	0018      	movs	r0, r3
 8007372:	46bd      	mov	sp, r7
 8007374:	b004      	add	sp, #16
 8007376:	bd80      	pop	{r7, pc}

08007378 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	0002      	movs	r2, r0
 8007380:	1dfb      	adds	r3, r7, #7
 8007382:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8007384:	1dfb      	adds	r3, r7, #7
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	091b      	lsrs	r3, r3, #4
 800738a:	b2db      	uxtb	r3, r3
 800738c:	001a      	movs	r2, r3
 800738e:	0013      	movs	r3, r2
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	189b      	adds	r3, r3, r2
 8007394:	005b      	lsls	r3, r3, #1
 8007396:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	b2da      	uxtb	r2, r3
 800739c:	1dfb      	adds	r3, r7, #7
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	210f      	movs	r1, #15
 80073a2:	400b      	ands	r3, r1
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	18d3      	adds	r3, r2, r3
 80073a8:	b2db      	uxtb	r3, r3
}
 80073aa:	0018      	movs	r0, r3
 80073ac:	46bd      	mov	sp, r7
 80073ae:	b004      	add	sp, #16
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b086      	sub	sp, #24
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	60f8      	str	r0, [r7, #12]
 80073ba:	60b9      	str	r1, [r7, #8]
 80073bc:	607a      	str	r2, [r7, #4]
 80073be:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2228      	movs	r2, #40	@ 0x28
 80073c4:	5c9b      	ldrb	r3, [r3, r2]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d101      	bne.n	80073ce <HAL_RTCEx_SetSmoothCalib+0x1c>
 80073ca:	2302      	movs	r3, #2
 80073cc:	e04f      	b.n	800746e <HAL_RTCEx_SetSmoothCalib+0xbc>
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2228      	movs	r2, #40	@ 0x28
 80073d2:	2101      	movs	r1, #1
 80073d4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2229      	movs	r2, #41	@ 0x29
 80073da:	2102      	movs	r1, #2
 80073dc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	22ca      	movs	r2, #202	@ 0xca
 80073e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2253      	movs	r2, #83	@ 0x53
 80073ec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68da      	ldr	r2, [r3, #12]
 80073f4:	2380      	movs	r3, #128	@ 0x80
 80073f6:	025b      	lsls	r3, r3, #9
 80073f8:	4013      	ands	r3, r2
 80073fa:	d022      	beq.n	8007442 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 80073fc:	f7fc fabe 	bl	800397c <HAL_GetTick>
 8007400:	0003      	movs	r3, r0
 8007402:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8007404:	e016      	b.n	8007434 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007406:	f7fc fab9 	bl	800397c <HAL_GetTick>
 800740a:	0002      	movs	r2, r0
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	1ad2      	subs	r2, r2, r3
 8007410:	23fa      	movs	r3, #250	@ 0xfa
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	429a      	cmp	r2, r3
 8007416:	d90d      	bls.n	8007434 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	22ff      	movs	r2, #255	@ 0xff
 800741e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2229      	movs	r2, #41	@ 0x29
 8007424:	2103      	movs	r1, #3
 8007426:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2228      	movs	r2, #40	@ 0x28
 800742c:	2100      	movs	r1, #0
 800742e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e01c      	b.n	800746e <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68da      	ldr	r2, [r3, #12]
 800743a:	2380      	movs	r3, #128	@ 0x80
 800743c:	025b      	lsls	r3, r3, #9
 800743e:	4013      	ands	r3, r2
 8007440:	d1e1      	bne.n	8007406 <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 8007442:	68ba      	ldr	r2, [r7, #8]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	431a      	orrs	r2, r3
 8007448:	0011      	movs	r1, r2
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	430a      	orrs	r2, r1
 8007452:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	22ff      	movs	r2, #255	@ 0xff
 800745a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2229      	movs	r2, #41	@ 0x29
 8007460:	2101      	movs	r1, #1
 8007462:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2228      	movs	r2, #40	@ 0x28
 8007468:	2100      	movs	r1, #0
 800746a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	0018      	movs	r0, r3
 8007470:	46bd      	mov	sp, r7
 8007472:	b006      	add	sp, #24
 8007474:	bd80      	pop	{r7, pc}

08007476 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007476:	b580      	push	{r7, lr}
 8007478:	b082      	sub	sp, #8
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800747e:	46c0      	nop			@ (mov r8, r8)
 8007480:	46bd      	mov	sp, r7
 8007482:	b002      	add	sp, #8
 8007484:	bd80      	pop	{r7, pc}

08007486 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b086      	sub	sp, #24
 800748a:	af00      	add	r7, sp, #0
 800748c:	60f8      	str	r0, [r7, #12]
 800748e:	60b9      	str	r1, [r7, #8]
 8007490:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	001a      	movs	r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	18d3      	adds	r3, r2, r3
 800749e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	3301      	adds	r3, #1
 80074a4:	33ff      	adds	r3, #255	@ 0xff
 80074a6:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	693a      	ldr	r2, [r7, #16]
 80074ae:	18d3      	adds	r3, r2, r3
 80074b0:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	601a      	str	r2, [r3, #0]
}
 80074b8:	46c0      	nop			@ (mov r8, r8)
 80074ba:	46bd      	mov	sp, r7
 80074bc:	b006      	add	sp, #24
 80074be:	bd80      	pop	{r7, pc}

080074c0 <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	001a      	movs	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	18d3      	adds	r3, r2, r3
 80074d6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	3301      	adds	r3, #1
 80074dc:	33ff      	adds	r3, #255	@ 0xff
 80074de:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	18d3      	adds	r3, r2, r3
 80074e8:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	681b      	ldr	r3, [r3, #0]
}
 80074ee:	0018      	movs	r0, r3
 80074f0:	46bd      	mov	sp, r7
 80074f2:	b004      	add	sp, #16
 80074f4:	bd80      	pop	{r7, pc}
	...

080074f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e0a8      	b.n	800765c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750e:	2b00      	cmp	r3, #0
 8007510:	d109      	bne.n	8007526 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	2382      	movs	r3, #130	@ 0x82
 8007518:	005b      	lsls	r3, r3, #1
 800751a:	429a      	cmp	r2, r3
 800751c:	d009      	beq.n	8007532 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	61da      	str	r2, [r3, #28]
 8007524:	e005      	b.n	8007532 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	225d      	movs	r2, #93	@ 0x5d
 800753c:	5c9b      	ldrb	r3, [r3, r2]
 800753e:	b2db      	uxtb	r3, r3
 8007540:	2b00      	cmp	r3, #0
 8007542:	d107      	bne.n	8007554 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	225c      	movs	r2, #92	@ 0x5c
 8007548:	2100      	movs	r1, #0
 800754a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	0018      	movs	r0, r3
 8007550:	f7fb ff9c 	bl	800348c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	225d      	movs	r2, #93	@ 0x5d
 8007558:	2102      	movs	r1, #2
 800755a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2140      	movs	r1, #64	@ 0x40
 8007568:	438a      	bics	r2, r1
 800756a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	68da      	ldr	r2, [r3, #12]
 8007570:	23e0      	movs	r3, #224	@ 0xe0
 8007572:	00db      	lsls	r3, r3, #3
 8007574:	429a      	cmp	r2, r3
 8007576:	d902      	bls.n	800757e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007578:	2300      	movs	r3, #0
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	e002      	b.n	8007584 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800757e:	2380      	movs	r3, #128	@ 0x80
 8007580:	015b      	lsls	r3, r3, #5
 8007582:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	68da      	ldr	r2, [r3, #12]
 8007588:	23f0      	movs	r3, #240	@ 0xf0
 800758a:	011b      	lsls	r3, r3, #4
 800758c:	429a      	cmp	r2, r3
 800758e:	d008      	beq.n	80075a2 <HAL_SPI_Init+0xaa>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68da      	ldr	r2, [r3, #12]
 8007594:	23e0      	movs	r3, #224	@ 0xe0
 8007596:	00db      	lsls	r3, r3, #3
 8007598:	429a      	cmp	r2, r3
 800759a:	d002      	beq.n	80075a2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685a      	ldr	r2, [r3, #4]
 80075a6:	2382      	movs	r3, #130	@ 0x82
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	401a      	ands	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6899      	ldr	r1, [r3, #8]
 80075b0:	2384      	movs	r3, #132	@ 0x84
 80075b2:	021b      	lsls	r3, r3, #8
 80075b4:	400b      	ands	r3, r1
 80075b6:	431a      	orrs	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	2102      	movs	r1, #2
 80075be:	400b      	ands	r3, r1
 80075c0:	431a      	orrs	r2, r3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	695b      	ldr	r3, [r3, #20]
 80075c6:	2101      	movs	r1, #1
 80075c8:	400b      	ands	r3, r1
 80075ca:	431a      	orrs	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6999      	ldr	r1, [r3, #24]
 80075d0:	2380      	movs	r3, #128	@ 0x80
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	400b      	ands	r3, r1
 80075d6:	431a      	orrs	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	69db      	ldr	r3, [r3, #28]
 80075dc:	2138      	movs	r1, #56	@ 0x38
 80075de:	400b      	ands	r3, r1
 80075e0:	431a      	orrs	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	2180      	movs	r1, #128	@ 0x80
 80075e8:	400b      	ands	r3, r1
 80075ea:	431a      	orrs	r2, r3
 80075ec:	0011      	movs	r1, r2
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075f2:	2380      	movs	r3, #128	@ 0x80
 80075f4:	019b      	lsls	r3, r3, #6
 80075f6:	401a      	ands	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	430a      	orrs	r2, r1
 80075fe:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	699b      	ldr	r3, [r3, #24]
 8007604:	0c1b      	lsrs	r3, r3, #16
 8007606:	2204      	movs	r2, #4
 8007608:	401a      	ands	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760e:	2110      	movs	r1, #16
 8007610:	400b      	ands	r3, r1
 8007612:	431a      	orrs	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007618:	2108      	movs	r1, #8
 800761a:	400b      	ands	r3, r1
 800761c:	431a      	orrs	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68d9      	ldr	r1, [r3, #12]
 8007622:	23f0      	movs	r3, #240	@ 0xf0
 8007624:	011b      	lsls	r3, r3, #4
 8007626:	400b      	ands	r3, r1
 8007628:	431a      	orrs	r2, r3
 800762a:	0011      	movs	r1, r2
 800762c:	68fa      	ldr	r2, [r7, #12]
 800762e:	2380      	movs	r3, #128	@ 0x80
 8007630:	015b      	lsls	r3, r3, #5
 8007632:	401a      	ands	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	430a      	orrs	r2, r1
 800763a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69da      	ldr	r2, [r3, #28]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4907      	ldr	r1, [pc, #28]	@ (8007664 <HAL_SPI_Init+0x16c>)
 8007648:	400a      	ands	r2, r1
 800764a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	225d      	movs	r2, #93	@ 0x5d
 8007656:	2101      	movs	r1, #1
 8007658:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	0018      	movs	r0, r3
 800765e:	46bd      	mov	sp, r7
 8007660:	b004      	add	sp, #16
 8007662:	bd80      	pop	{r7, pc}
 8007664:	fffff7ff 	.word	0xfffff7ff

08007668 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b088      	sub	sp, #32
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	603b      	str	r3, [r7, #0]
 8007674:	1dbb      	adds	r3, r7, #6
 8007676:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007678:	231f      	movs	r3, #31
 800767a:	18fb      	adds	r3, r7, r3
 800767c:	2200      	movs	r2, #0
 800767e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	225c      	movs	r2, #92	@ 0x5c
 8007684:	5c9b      	ldrb	r3, [r3, r2]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d101      	bne.n	800768e <HAL_SPI_Transmit+0x26>
 800768a:	2302      	movs	r3, #2
 800768c:	e147      	b.n	800791e <HAL_SPI_Transmit+0x2b6>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	225c      	movs	r2, #92	@ 0x5c
 8007692:	2101      	movs	r1, #1
 8007694:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007696:	f7fc f971 	bl	800397c <HAL_GetTick>
 800769a:	0003      	movs	r3, r0
 800769c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800769e:	2316      	movs	r3, #22
 80076a0:	18fb      	adds	r3, r7, r3
 80076a2:	1dba      	adds	r2, r7, #6
 80076a4:	8812      	ldrh	r2, [r2, #0]
 80076a6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	225d      	movs	r2, #93	@ 0x5d
 80076ac:	5c9b      	ldrb	r3, [r3, r2]
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d004      	beq.n	80076be <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80076b4:	231f      	movs	r3, #31
 80076b6:	18fb      	adds	r3, r7, r3
 80076b8:	2202      	movs	r2, #2
 80076ba:	701a      	strb	r2, [r3, #0]
    goto error;
 80076bc:	e128      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d003      	beq.n	80076cc <HAL_SPI_Transmit+0x64>
 80076c4:	1dbb      	adds	r3, r7, #6
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d104      	bne.n	80076d6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80076cc:	231f      	movs	r3, #31
 80076ce:	18fb      	adds	r3, r7, r3
 80076d0:	2201      	movs	r2, #1
 80076d2:	701a      	strb	r2, [r3, #0]
    goto error;
 80076d4:	e11c      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	225d      	movs	r2, #93	@ 0x5d
 80076da:	2103      	movs	r1, #3
 80076dc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	1dba      	adds	r2, r7, #6
 80076ee:	8812      	ldrh	r2, [r2, #0]
 80076f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	1dba      	adds	r2, r7, #6
 80076f6:	8812      	ldrh	r2, [r2, #0]
 80076f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2244      	movs	r2, #68	@ 0x44
 8007704:	2100      	movs	r1, #0
 8007706:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2246      	movs	r2, #70	@ 0x46
 800770c:	2100      	movs	r1, #0
 800770e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	689a      	ldr	r2, [r3, #8]
 8007720:	2380      	movs	r3, #128	@ 0x80
 8007722:	021b      	lsls	r3, r3, #8
 8007724:	429a      	cmp	r2, r3
 8007726:	d110      	bne.n	800774a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2140      	movs	r1, #64	@ 0x40
 8007734:	438a      	bics	r2, r1
 8007736:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2180      	movs	r1, #128	@ 0x80
 8007744:	01c9      	lsls	r1, r1, #7
 8007746:	430a      	orrs	r2, r1
 8007748:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2240      	movs	r2, #64	@ 0x40
 8007752:	4013      	ands	r3, r2
 8007754:	2b40      	cmp	r3, #64	@ 0x40
 8007756:	d007      	beq.n	8007768 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2140      	movs	r1, #64	@ 0x40
 8007764:	430a      	orrs	r2, r1
 8007766:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	68da      	ldr	r2, [r3, #12]
 800776c:	23e0      	movs	r3, #224	@ 0xe0
 800776e:	00db      	lsls	r3, r3, #3
 8007770:	429a      	cmp	r2, r3
 8007772:	d952      	bls.n	800781a <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d004      	beq.n	8007786 <HAL_SPI_Transmit+0x11e>
 800777c:	2316      	movs	r3, #22
 800777e:	18fb      	adds	r3, r7, r3
 8007780:	881b      	ldrh	r3, [r3, #0]
 8007782:	2b01      	cmp	r3, #1
 8007784:	d143      	bne.n	800780e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778a:	881a      	ldrh	r2, [r3, #0]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007796:	1c9a      	adds	r2, r3, #2
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	3b01      	subs	r3, #1
 80077a4:	b29a      	uxth	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80077aa:	e030      	b.n	800780e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	2202      	movs	r2, #2
 80077b4:	4013      	ands	r3, r2
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d112      	bne.n	80077e0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077be:	881a      	ldrh	r2, [r3, #0]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ca:	1c9a      	adds	r2, r3, #2
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	3b01      	subs	r3, #1
 80077d8:	b29a      	uxth	r2, r3
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80077de:	e016      	b.n	800780e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077e0:	f7fc f8cc 	bl	800397c <HAL_GetTick>
 80077e4:	0002      	movs	r2, r0
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	683a      	ldr	r2, [r7, #0]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d802      	bhi.n	80077f6 <HAL_SPI_Transmit+0x18e>
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	3301      	adds	r3, #1
 80077f4:	d102      	bne.n	80077fc <HAL_SPI_Transmit+0x194>
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d108      	bne.n	800780e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80077fc:	231f      	movs	r3, #31
 80077fe:	18fb      	adds	r3, r7, r3
 8007800:	2203      	movs	r2, #3
 8007802:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	225d      	movs	r2, #93	@ 0x5d
 8007808:	2101      	movs	r1, #1
 800780a:	5499      	strb	r1, [r3, r2]
          goto error;
 800780c:	e080      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007812:	b29b      	uxth	r3, r3
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1c9      	bne.n	80077ac <HAL_SPI_Transmit+0x144>
 8007818:	e053      	b.n	80078c2 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d004      	beq.n	800782c <HAL_SPI_Transmit+0x1c4>
 8007822:	2316      	movs	r3, #22
 8007824:	18fb      	adds	r3, r7, r3
 8007826:	881b      	ldrh	r3, [r3, #0]
 8007828:	2b01      	cmp	r3, #1
 800782a:	d145      	bne.n	80078b8 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	330c      	adds	r3, #12
 8007836:	7812      	ldrb	r2, [r2, #0]
 8007838:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800783e:	1c5a      	adds	r2, r3, #1
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007848:	b29b      	uxth	r3, r3
 800784a:	3b01      	subs	r3, #1
 800784c:	b29a      	uxth	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8007852:	e031      	b.n	80078b8 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2202      	movs	r2, #2
 800785c:	4013      	ands	r3, r2
 800785e:	2b02      	cmp	r3, #2
 8007860:	d113      	bne.n	800788a <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	330c      	adds	r3, #12
 800786c:	7812      	ldrb	r2, [r2, #0]
 800786e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007874:	1c5a      	adds	r2, r3, #1
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800787e:	b29b      	uxth	r3, r3
 8007880:	3b01      	subs	r3, #1
 8007882:	b29a      	uxth	r2, r3
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007888:	e016      	b.n	80078b8 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800788a:	f7fc f877 	bl	800397c <HAL_GetTick>
 800788e:	0002      	movs	r2, r0
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	1ad3      	subs	r3, r2, r3
 8007894:	683a      	ldr	r2, [r7, #0]
 8007896:	429a      	cmp	r2, r3
 8007898:	d802      	bhi.n	80078a0 <HAL_SPI_Transmit+0x238>
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	3301      	adds	r3, #1
 800789e:	d102      	bne.n	80078a6 <HAL_SPI_Transmit+0x23e>
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d108      	bne.n	80078b8 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80078a6:	231f      	movs	r3, #31
 80078a8:	18fb      	adds	r3, r7, r3
 80078aa:	2203      	movs	r2, #3
 80078ac:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	225d      	movs	r2, #93	@ 0x5d
 80078b2:	2101      	movs	r1, #1
 80078b4:	5499      	strb	r1, [r3, r2]
          goto error;
 80078b6:	e02b      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078bc:	b29b      	uxth	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1c8      	bne.n	8007854 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078c2:	69ba      	ldr	r2, [r7, #24]
 80078c4:	6839      	ldr	r1, [r7, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	0018      	movs	r0, r3
 80078ca:	f000 fcef 	bl	80082ac <SPI_EndRxTxTransaction>
 80078ce:	1e03      	subs	r3, r0, #0
 80078d0:	d002      	beq.n	80078d8 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2220      	movs	r2, #32
 80078d6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d10a      	bne.n	80078f6 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078e0:	2300      	movs	r3, #0
 80078e2:	613b      	str	r3, [r7, #16]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	613b      	str	r3, [r7, #16]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d004      	beq.n	8007908 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80078fe:	231f      	movs	r3, #31
 8007900:	18fb      	adds	r3, r7, r3
 8007902:	2201      	movs	r2, #1
 8007904:	701a      	strb	r2, [r3, #0]
 8007906:	e003      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	225d      	movs	r2, #93	@ 0x5d
 800790c:	2101      	movs	r1, #1
 800790e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	225c      	movs	r2, #92	@ 0x5c
 8007914:	2100      	movs	r1, #0
 8007916:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007918:	231f      	movs	r3, #31
 800791a:	18fb      	adds	r3, r7, r3
 800791c:	781b      	ldrb	r3, [r3, #0]
}
 800791e:	0018      	movs	r0, r3
 8007920:	46bd      	mov	sp, r7
 8007922:	b008      	add	sp, #32
 8007924:	bd80      	pop	{r7, pc}
	...

08007928 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007928:	b590      	push	{r4, r7, lr}
 800792a:	b089      	sub	sp, #36	@ 0x24
 800792c:	af02      	add	r7, sp, #8
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	603b      	str	r3, [r7, #0]
 8007934:	1dbb      	adds	r3, r7, #6
 8007936:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007938:	2117      	movs	r1, #23
 800793a:	187b      	adds	r3, r7, r1
 800793c:	2200      	movs	r2, #0
 800793e:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	225d      	movs	r2, #93	@ 0x5d
 8007944:	5c9b      	ldrb	r3, [r3, r2]
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b01      	cmp	r3, #1
 800794a:	d003      	beq.n	8007954 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 800794c:	187b      	adds	r3, r7, r1
 800794e:	2202      	movs	r2, #2
 8007950:	701a      	strb	r2, [r3, #0]
    goto error;
 8007952:	e12b      	b.n	8007bac <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	2382      	movs	r3, #130	@ 0x82
 800795a:	005b      	lsls	r3, r3, #1
 800795c:	429a      	cmp	r2, r3
 800795e:	d113      	bne.n	8007988 <HAL_SPI_Receive+0x60>
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10f      	bne.n	8007988 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	225d      	movs	r2, #93	@ 0x5d
 800796c:	2104      	movs	r1, #4
 800796e:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007970:	1dbb      	adds	r3, r7, #6
 8007972:	881c      	ldrh	r4, [r3, #0]
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	68b9      	ldr	r1, [r7, #8]
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	9300      	str	r3, [sp, #0]
 800797e:	0023      	movs	r3, r4
 8007980:	f000 f924 	bl	8007bcc <HAL_SPI_TransmitReceive>
 8007984:	0003      	movs	r3, r0
 8007986:	e118      	b.n	8007bba <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	225c      	movs	r2, #92	@ 0x5c
 800798c:	5c9b      	ldrb	r3, [r3, r2]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d101      	bne.n	8007996 <HAL_SPI_Receive+0x6e>
 8007992:	2302      	movs	r3, #2
 8007994:	e111      	b.n	8007bba <HAL_SPI_Receive+0x292>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	225c      	movs	r2, #92	@ 0x5c
 800799a:	2101      	movs	r1, #1
 800799c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800799e:	f7fb ffed 	bl	800397c <HAL_GetTick>
 80079a2:	0003      	movs	r3, r0
 80079a4:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d003      	beq.n	80079b4 <HAL_SPI_Receive+0x8c>
 80079ac:	1dbb      	adds	r3, r7, #6
 80079ae:	881b      	ldrh	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d104      	bne.n	80079be <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 80079b4:	2317      	movs	r3, #23
 80079b6:	18fb      	adds	r3, r7, r3
 80079b8:	2201      	movs	r2, #1
 80079ba:	701a      	strb	r2, [r3, #0]
    goto error;
 80079bc:	e0f6      	b.n	8007bac <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	225d      	movs	r2, #93	@ 0x5d
 80079c2:	2104      	movs	r1, #4
 80079c4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2200      	movs	r2, #0
 80079ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	1dba      	adds	r2, r7, #6
 80079d6:	2144      	movs	r1, #68	@ 0x44
 80079d8:	8812      	ldrh	r2, [r2, #0]
 80079da:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	1dba      	adds	r2, r7, #6
 80079e0:	2146      	movs	r1, #70	@ 0x46
 80079e2:	8812      	ldrh	r2, [r2, #0]
 80079e4:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2200      	movs	r2, #0
 80079f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2200      	movs	r2, #0
 80079f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2200      	movs	r2, #0
 8007a02:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	68da      	ldr	r2, [r3, #12]
 8007a08:	23e0      	movs	r3, #224	@ 0xe0
 8007a0a:	00db      	lsls	r3, r3, #3
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d908      	bls.n	8007a22 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	496a      	ldr	r1, [pc, #424]	@ (8007bc4 <HAL_SPI_Receive+0x29c>)
 8007a1c:	400a      	ands	r2, r1
 8007a1e:	605a      	str	r2, [r3, #4]
 8007a20:	e008      	b.n	8007a34 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	685a      	ldr	r2, [r3, #4]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2180      	movs	r1, #128	@ 0x80
 8007a2e:	0149      	lsls	r1, r1, #5
 8007a30:	430a      	orrs	r2, r1
 8007a32:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	689a      	ldr	r2, [r3, #8]
 8007a38:	2380      	movs	r3, #128	@ 0x80
 8007a3a:	021b      	lsls	r3, r3, #8
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d10f      	bne.n	8007a60 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2140      	movs	r1, #64	@ 0x40
 8007a4c:	438a      	bics	r2, r1
 8007a4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	495b      	ldr	r1, [pc, #364]	@ (8007bc8 <HAL_SPI_Receive+0x2a0>)
 8007a5c:	400a      	ands	r2, r1
 8007a5e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2240      	movs	r2, #64	@ 0x40
 8007a68:	4013      	ands	r3, r2
 8007a6a:	2b40      	cmp	r3, #64	@ 0x40
 8007a6c:	d007      	beq.n	8007a7e <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2140      	movs	r1, #64	@ 0x40
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	68da      	ldr	r2, [r3, #12]
 8007a82:	23e0      	movs	r3, #224	@ 0xe0
 8007a84:	00db      	lsls	r3, r3, #3
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d900      	bls.n	8007a8c <HAL_SPI_Receive+0x164>
 8007a8a:	e071      	b.n	8007b70 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007a8c:	e035      	b.n	8007afa <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	2201      	movs	r2, #1
 8007a96:	4013      	ands	r3, r2
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d117      	bne.n	8007acc <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	330c      	adds	r3, #12
 8007aa2:	001a      	movs	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa8:	7812      	ldrb	r2, [r2, #0]
 8007aaa:	b2d2      	uxtb	r2, r2
 8007aac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab2:	1c5a      	adds	r2, r3, #1
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2246      	movs	r2, #70	@ 0x46
 8007abc:	5a9b      	ldrh	r3, [r3, r2]
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	b299      	uxth	r1, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2246      	movs	r2, #70	@ 0x46
 8007ac8:	5299      	strh	r1, [r3, r2]
 8007aca:	e016      	b.n	8007afa <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007acc:	f7fb ff56 	bl	800397c <HAL_GetTick>
 8007ad0:	0002      	movs	r2, r0
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	1ad3      	subs	r3, r2, r3
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d802      	bhi.n	8007ae2 <HAL_SPI_Receive+0x1ba>
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	d102      	bne.n	8007ae8 <HAL_SPI_Receive+0x1c0>
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d108      	bne.n	8007afa <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8007ae8:	2317      	movs	r3, #23
 8007aea:	18fb      	adds	r3, r7, r3
 8007aec:	2203      	movs	r2, #3
 8007aee:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	225d      	movs	r2, #93	@ 0x5d
 8007af4:	2101      	movs	r1, #1
 8007af6:	5499      	strb	r1, [r3, r2]
          goto error;
 8007af8:	e058      	b.n	8007bac <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2246      	movs	r2, #70	@ 0x46
 8007afe:	5a9b      	ldrh	r3, [r3, r2]
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1c3      	bne.n	8007a8e <HAL_SPI_Receive+0x166>
 8007b06:	e039      	b.n	8007b7c <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	4013      	ands	r3, r2
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	d115      	bne.n	8007b42 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68da      	ldr	r2, [r3, #12]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b20:	b292      	uxth	r2, r2
 8007b22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b28:	1c9a      	adds	r2, r3, #2
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2246      	movs	r2, #70	@ 0x46
 8007b32:	5a9b      	ldrh	r3, [r3, r2]
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	3b01      	subs	r3, #1
 8007b38:	b299      	uxth	r1, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2246      	movs	r2, #70	@ 0x46
 8007b3e:	5299      	strh	r1, [r3, r2]
 8007b40:	e016      	b.n	8007b70 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b42:	f7fb ff1b 	bl	800397c <HAL_GetTick>
 8007b46:	0002      	movs	r2, r0
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d802      	bhi.n	8007b58 <HAL_SPI_Receive+0x230>
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	3301      	adds	r3, #1
 8007b56:	d102      	bne.n	8007b5e <HAL_SPI_Receive+0x236>
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d108      	bne.n	8007b70 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8007b5e:	2317      	movs	r3, #23
 8007b60:	18fb      	adds	r3, r7, r3
 8007b62:	2203      	movs	r2, #3
 8007b64:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	225d      	movs	r2, #93	@ 0x5d
 8007b6a:	2101      	movs	r1, #1
 8007b6c:	5499      	strb	r1, [r3, r2]
          goto error;
 8007b6e:	e01d      	b.n	8007bac <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2246      	movs	r2, #70	@ 0x46
 8007b74:	5a9b      	ldrh	r3, [r3, r2]
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1c5      	bne.n	8007b08 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	6839      	ldr	r1, [r7, #0]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	0018      	movs	r0, r3
 8007b84:	f000 fb34 	bl	80081f0 <SPI_EndRxTransaction>
 8007b88:	1e03      	subs	r3, r0, #0
 8007b8a:	d002      	beq.n	8007b92 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2220      	movs	r2, #32
 8007b90:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d004      	beq.n	8007ba4 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8007b9a:	2317      	movs	r3, #23
 8007b9c:	18fb      	adds	r3, r7, r3
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	701a      	strb	r2, [r3, #0]
 8007ba2:	e003      	b.n	8007bac <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	225d      	movs	r2, #93	@ 0x5d
 8007ba8:	2101      	movs	r1, #1
 8007baa:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	225c      	movs	r2, #92	@ 0x5c
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007bb4:	2317      	movs	r3, #23
 8007bb6:	18fb      	adds	r3, r7, r3
 8007bb8:	781b      	ldrb	r3, [r3, #0]
}
 8007bba:	0018      	movs	r0, r3
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	b007      	add	sp, #28
 8007bc0:	bd90      	pop	{r4, r7, pc}
 8007bc2:	46c0      	nop			@ (mov r8, r8)
 8007bc4:	ffffefff 	.word	0xffffefff
 8007bc8:	ffffbfff 	.word	0xffffbfff

08007bcc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b08a      	sub	sp, #40	@ 0x28
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
 8007bd8:	001a      	movs	r2, r3
 8007bda:	1cbb      	adds	r3, r7, #2
 8007bdc:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007bde:	2301      	movs	r3, #1
 8007be0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007be2:	2323      	movs	r3, #35	@ 0x23
 8007be4:	18fb      	adds	r3, r7, r3
 8007be6:	2200      	movs	r2, #0
 8007be8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	225c      	movs	r2, #92	@ 0x5c
 8007bee:	5c9b      	ldrb	r3, [r3, r2]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d101      	bne.n	8007bf8 <HAL_SPI_TransmitReceive+0x2c>
 8007bf4:	2302      	movs	r3, #2
 8007bf6:	e1c4      	b.n	8007f82 <HAL_SPI_TransmitReceive+0x3b6>
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	225c      	movs	r2, #92	@ 0x5c
 8007bfc:	2101      	movs	r1, #1
 8007bfe:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c00:	f7fb febc 	bl	800397c <HAL_GetTick>
 8007c04:	0003      	movs	r3, r0
 8007c06:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c08:	201b      	movs	r0, #27
 8007c0a:	183b      	adds	r3, r7, r0
 8007c0c:	68fa      	ldr	r2, [r7, #12]
 8007c0e:	215d      	movs	r1, #93	@ 0x5d
 8007c10:	5c52      	ldrb	r2, [r2, r1]
 8007c12:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007c1a:	2312      	movs	r3, #18
 8007c1c:	18fb      	adds	r3, r7, r3
 8007c1e:	1cba      	adds	r2, r7, #2
 8007c20:	8812      	ldrh	r2, [r2, #0]
 8007c22:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c24:	183b      	adds	r3, r7, r0
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d011      	beq.n	8007c50 <HAL_SPI_TransmitReceive+0x84>
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	2382      	movs	r3, #130	@ 0x82
 8007c30:	005b      	lsls	r3, r3, #1
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d107      	bne.n	8007c46 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d103      	bne.n	8007c46 <HAL_SPI_TransmitReceive+0x7a>
 8007c3e:	183b      	adds	r3, r7, r0
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	2b04      	cmp	r3, #4
 8007c44:	d004      	beq.n	8007c50 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8007c46:	2323      	movs	r3, #35	@ 0x23
 8007c48:	18fb      	adds	r3, r7, r3
 8007c4a:	2202      	movs	r2, #2
 8007c4c:	701a      	strb	r2, [r3, #0]
    goto error;
 8007c4e:	e191      	b.n	8007f74 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d006      	beq.n	8007c64 <HAL_SPI_TransmitReceive+0x98>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d003      	beq.n	8007c64 <HAL_SPI_TransmitReceive+0x98>
 8007c5c:	1cbb      	adds	r3, r7, #2
 8007c5e:	881b      	ldrh	r3, [r3, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d104      	bne.n	8007c6e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8007c64:	2323      	movs	r3, #35	@ 0x23
 8007c66:	18fb      	adds	r3, r7, r3
 8007c68:	2201      	movs	r2, #1
 8007c6a:	701a      	strb	r2, [r3, #0]
    goto error;
 8007c6c:	e182      	b.n	8007f74 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	225d      	movs	r2, #93	@ 0x5d
 8007c72:	5c9b      	ldrb	r3, [r3, r2]
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	2b04      	cmp	r3, #4
 8007c78:	d003      	beq.n	8007c82 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	225d      	movs	r2, #93	@ 0x5d
 8007c7e:	2105      	movs	r1, #5
 8007c80:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	1cba      	adds	r2, r7, #2
 8007c92:	2146      	movs	r1, #70	@ 0x46
 8007c94:	8812      	ldrh	r2, [r2, #0]
 8007c96:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	1cba      	adds	r2, r7, #2
 8007c9c:	2144      	movs	r1, #68	@ 0x44
 8007c9e:	8812      	ldrh	r2, [r2, #0]
 8007ca0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	1cba      	adds	r2, r7, #2
 8007cac:	8812      	ldrh	r2, [r2, #0]
 8007cae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	1cba      	adds	r2, r7, #2
 8007cb4:	8812      	ldrh	r2, [r2, #0]
 8007cb6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	68da      	ldr	r2, [r3, #12]
 8007cc8:	23e0      	movs	r3, #224	@ 0xe0
 8007cca:	00db      	lsls	r3, r3, #3
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d908      	bls.n	8007ce2 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	49ac      	ldr	r1, [pc, #688]	@ (8007f8c <HAL_SPI_TransmitReceive+0x3c0>)
 8007cdc:	400a      	ands	r2, r1
 8007cde:	605a      	str	r2, [r3, #4]
 8007ce0:	e008      	b.n	8007cf4 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2180      	movs	r1, #128	@ 0x80
 8007cee:	0149      	lsls	r1, r1, #5
 8007cf0:	430a      	orrs	r2, r1
 8007cf2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2240      	movs	r2, #64	@ 0x40
 8007cfc:	4013      	ands	r3, r2
 8007cfe:	2b40      	cmp	r3, #64	@ 0x40
 8007d00:	d007      	beq.n	8007d12 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2140      	movs	r1, #64	@ 0x40
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	68da      	ldr	r2, [r3, #12]
 8007d16:	23e0      	movs	r3, #224	@ 0xe0
 8007d18:	00db      	lsls	r3, r3, #3
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d800      	bhi.n	8007d20 <HAL_SPI_TransmitReceive+0x154>
 8007d1e:	e083      	b.n	8007e28 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d005      	beq.n	8007d34 <HAL_SPI_TransmitReceive+0x168>
 8007d28:	2312      	movs	r3, #18
 8007d2a:	18fb      	adds	r3, r7, r3
 8007d2c:	881b      	ldrh	r3, [r3, #0]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d000      	beq.n	8007d34 <HAL_SPI_TransmitReceive+0x168>
 8007d32:	e06d      	b.n	8007e10 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d38:	881a      	ldrh	r2, [r3, #0]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d44:	1c9a      	adds	r2, r3, #2
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	3b01      	subs	r3, #1
 8007d52:	b29a      	uxth	r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d58:	e05a      	b.n	8007e10 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	2202      	movs	r2, #2
 8007d62:	4013      	ands	r3, r2
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d11b      	bne.n	8007da0 <HAL_SPI_TransmitReceive+0x1d4>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d016      	beq.n	8007da0 <HAL_SPI_TransmitReceive+0x1d4>
 8007d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d113      	bne.n	8007da0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d7c:	881a      	ldrh	r2, [r3, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d88:	1c9a      	adds	r2, r3, #2
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	3b01      	subs	r3, #1
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	2201      	movs	r2, #1
 8007da8:	4013      	ands	r3, r2
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d11c      	bne.n	8007de8 <HAL_SPI_TransmitReceive+0x21c>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2246      	movs	r2, #70	@ 0x46
 8007db2:	5a9b      	ldrh	r3, [r3, r2]
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d016      	beq.n	8007de8 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc4:	b292      	uxth	r2, r2
 8007dc6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dcc:	1c9a      	adds	r2, r3, #2
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2246      	movs	r2, #70	@ 0x46
 8007dd6:	5a9b      	ldrh	r3, [r3, r2]
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	3b01      	subs	r3, #1
 8007ddc:	b299      	uxth	r1, r3
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2246      	movs	r2, #70	@ 0x46
 8007de2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007de4:	2301      	movs	r3, #1
 8007de6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007de8:	f7fb fdc8 	bl	800397c <HAL_GetTick>
 8007dec:	0002      	movs	r2, r0
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d80b      	bhi.n	8007e10 <HAL_SPI_TransmitReceive+0x244>
 8007df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfa:	3301      	adds	r3, #1
 8007dfc:	d008      	beq.n	8007e10 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8007dfe:	2323      	movs	r3, #35	@ 0x23
 8007e00:	18fb      	adds	r3, r7, r3
 8007e02:	2203      	movs	r2, #3
 8007e04:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	225d      	movs	r2, #93	@ 0x5d
 8007e0a:	2101      	movs	r1, #1
 8007e0c:	5499      	strb	r1, [r3, r2]
        goto error;
 8007e0e:	e0b1      	b.n	8007f74 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d19f      	bne.n	8007d5a <HAL_SPI_TransmitReceive+0x18e>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2246      	movs	r2, #70	@ 0x46
 8007e1e:	5a9b      	ldrh	r3, [r3, r2]
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d199      	bne.n	8007d5a <HAL_SPI_TransmitReceive+0x18e>
 8007e26:	e089      	b.n	8007f3c <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d005      	beq.n	8007e3c <HAL_SPI_TransmitReceive+0x270>
 8007e30:	2312      	movs	r3, #18
 8007e32:	18fb      	adds	r3, r7, r3
 8007e34:	881b      	ldrh	r3, [r3, #0]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d000      	beq.n	8007e3c <HAL_SPI_TransmitReceive+0x270>
 8007e3a:	e074      	b.n	8007f26 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	330c      	adds	r3, #12
 8007e46:	7812      	ldrb	r2, [r2, #0]
 8007e48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e4e:	1c5a      	adds	r2, r3, #1
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	b29a      	uxth	r2, r3
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e62:	e060      	b.n	8007f26 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d11c      	bne.n	8007eac <HAL_SPI_TransmitReceive+0x2e0>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d017      	beq.n	8007eac <HAL_SPI_TransmitReceive+0x2e0>
 8007e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d114      	bne.n	8007eac <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	330c      	adds	r3, #12
 8007e8c:	7812      	ldrb	r2, [r2, #0]
 8007e8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e94:	1c5a      	adds	r2, r3, #1
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	b29a      	uxth	r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d11e      	bne.n	8007ef8 <HAL_SPI_TransmitReceive+0x32c>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2246      	movs	r2, #70	@ 0x46
 8007ebe:	5a9b      	ldrh	r3, [r3, r2]
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d018      	beq.n	8007ef8 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	330c      	adds	r3, #12
 8007ecc:	001a      	movs	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed2:	7812      	ldrb	r2, [r2, #0]
 8007ed4:	b2d2      	uxtb	r2, r2
 8007ed6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007edc:	1c5a      	adds	r2, r3, #1
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2246      	movs	r2, #70	@ 0x46
 8007ee6:	5a9b      	ldrh	r3, [r3, r2]
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	3b01      	subs	r3, #1
 8007eec:	b299      	uxth	r1, r3
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2246      	movs	r2, #70	@ 0x46
 8007ef2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ef8:	f7fb fd40 	bl	800397c <HAL_GetTick>
 8007efc:	0002      	movs	r2, r0
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d802      	bhi.n	8007f0e <HAL_SPI_TransmitReceive+0x342>
 8007f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	d102      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x348>
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d108      	bne.n	8007f26 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8007f14:	2323      	movs	r3, #35	@ 0x23
 8007f16:	18fb      	adds	r3, r7, r3
 8007f18:	2203      	movs	r2, #3
 8007f1a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	225d      	movs	r2, #93	@ 0x5d
 8007f20:	2101      	movs	r1, #1
 8007f22:	5499      	strb	r1, [r3, r2]
        goto error;
 8007f24:	e026      	b.n	8007f74 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d199      	bne.n	8007e64 <HAL_SPI_TransmitReceive+0x298>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2246      	movs	r2, #70	@ 0x46
 8007f34:	5a9b      	ldrh	r3, [r3, r2]
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d193      	bne.n	8007e64 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f3c:	69fa      	ldr	r2, [r7, #28]
 8007f3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	0018      	movs	r0, r3
 8007f44:	f000 f9b2 	bl	80082ac <SPI_EndRxTxTransaction>
 8007f48:	1e03      	subs	r3, r0, #0
 8007f4a:	d006      	beq.n	8007f5a <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8007f4c:	2323      	movs	r3, #35	@ 0x23
 8007f4e:	18fb      	adds	r3, r7, r3
 8007f50:	2201      	movs	r2, #1
 8007f52:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2220      	movs	r2, #32
 8007f58:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d004      	beq.n	8007f6c <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8007f62:	2323      	movs	r3, #35	@ 0x23
 8007f64:	18fb      	adds	r3, r7, r3
 8007f66:	2201      	movs	r2, #1
 8007f68:	701a      	strb	r2, [r3, #0]
 8007f6a:	e003      	b.n	8007f74 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	225d      	movs	r2, #93	@ 0x5d
 8007f70:	2101      	movs	r1, #1
 8007f72:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	225c      	movs	r2, #92	@ 0x5c
 8007f78:	2100      	movs	r1, #0
 8007f7a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007f7c:	2323      	movs	r3, #35	@ 0x23
 8007f7e:	18fb      	adds	r3, r7, r3
 8007f80:	781b      	ldrb	r3, [r3, #0]
}
 8007f82:	0018      	movs	r0, r3
 8007f84:	46bd      	mov	sp, r7
 8007f86:	b00a      	add	sp, #40	@ 0x28
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	46c0      	nop			@ (mov r8, r8)
 8007f8c:	ffffefff 	.word	0xffffefff

08007f90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b088      	sub	sp, #32
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	60b9      	str	r1, [r7, #8]
 8007f9a:	603b      	str	r3, [r7, #0]
 8007f9c:	1dfb      	adds	r3, r7, #7
 8007f9e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fa0:	f7fb fcec 	bl	800397c <HAL_GetTick>
 8007fa4:	0002      	movs	r2, r0
 8007fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa8:	1a9b      	subs	r3, r3, r2
 8007faa:	683a      	ldr	r2, [r7, #0]
 8007fac:	18d3      	adds	r3, r2, r3
 8007fae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fb0:	f7fb fce4 	bl	800397c <HAL_GetTick>
 8007fb4:	0003      	movs	r3, r0
 8007fb6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80080a4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	015b      	lsls	r3, r3, #5
 8007fbe:	0d1b      	lsrs	r3, r3, #20
 8007fc0:	69fa      	ldr	r2, [r7, #28]
 8007fc2:	4353      	muls	r3, r2
 8007fc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fc6:	e058      	b.n	800807a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	d055      	beq.n	800807a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fce:	f7fb fcd5 	bl	800397c <HAL_GetTick>
 8007fd2:	0002      	movs	r2, r0
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	69fa      	ldr	r2, [r7, #28]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d902      	bls.n	8007fe4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d142      	bne.n	800806a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	685a      	ldr	r2, [r3, #4]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	21e0      	movs	r1, #224	@ 0xe0
 8007ff0:	438a      	bics	r2, r1
 8007ff2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	685a      	ldr	r2, [r3, #4]
 8007ff8:	2382      	movs	r3, #130	@ 0x82
 8007ffa:	005b      	lsls	r3, r3, #1
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d113      	bne.n	8008028 <SPI_WaitFlagStateUntilTimeout+0x98>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	689a      	ldr	r2, [r3, #8]
 8008004:	2380      	movs	r3, #128	@ 0x80
 8008006:	021b      	lsls	r3, r3, #8
 8008008:	429a      	cmp	r2, r3
 800800a:	d005      	beq.n	8008018 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	689a      	ldr	r2, [r3, #8]
 8008010:	2380      	movs	r3, #128	@ 0x80
 8008012:	00db      	lsls	r3, r3, #3
 8008014:	429a      	cmp	r2, r3
 8008016:	d107      	bne.n	8008028 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	2140      	movs	r1, #64	@ 0x40
 8008024:	438a      	bics	r2, r1
 8008026:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800802c:	2380      	movs	r3, #128	@ 0x80
 800802e:	019b      	lsls	r3, r3, #6
 8008030:	429a      	cmp	r2, r3
 8008032:	d110      	bne.n	8008056 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	491a      	ldr	r1, [pc, #104]	@ (80080a8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8008040:	400a      	ands	r2, r1
 8008042:	601a      	str	r2, [r3, #0]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2180      	movs	r1, #128	@ 0x80
 8008050:	0189      	lsls	r1, r1, #6
 8008052:	430a      	orrs	r2, r1
 8008054:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	225d      	movs	r2, #93	@ 0x5d
 800805a:	2101      	movs	r1, #1
 800805c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	225c      	movs	r2, #92	@ 0x5c
 8008062:	2100      	movs	r1, #0
 8008064:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008066:	2303      	movs	r3, #3
 8008068:	e017      	b.n	800809a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8008070:	2300      	movs	r3, #0
 8008072:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	3b01      	subs	r3, #1
 8008078:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	4013      	ands	r3, r2
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	425a      	negs	r2, r3
 800808a:	4153      	adcs	r3, r2
 800808c:	b2db      	uxtb	r3, r3
 800808e:	001a      	movs	r2, r3
 8008090:	1dfb      	adds	r3, r7, #7
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	429a      	cmp	r2, r3
 8008096:	d197      	bne.n	8007fc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	0018      	movs	r0, r3
 800809c:	46bd      	mov	sp, r7
 800809e:	b008      	add	sp, #32
 80080a0:	bd80      	pop	{r7, pc}
 80080a2:	46c0      	nop			@ (mov r8, r8)
 80080a4:	2000008c 	.word	0x2000008c
 80080a8:	ffffdfff 	.word	0xffffdfff

080080ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b08a      	sub	sp, #40	@ 0x28
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	607a      	str	r2, [r7, #4]
 80080b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80080ba:	2317      	movs	r3, #23
 80080bc:	18fb      	adds	r3, r7, r3
 80080be:	2200      	movs	r2, #0
 80080c0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80080c2:	f7fb fc5b 	bl	800397c <HAL_GetTick>
 80080c6:	0002      	movs	r2, r0
 80080c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ca:	1a9b      	subs	r3, r3, r2
 80080cc:	683a      	ldr	r2, [r7, #0]
 80080ce:	18d3      	adds	r3, r2, r3
 80080d0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80080d2:	f7fb fc53 	bl	800397c <HAL_GetTick>
 80080d6:	0003      	movs	r3, r0
 80080d8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	330c      	adds	r3, #12
 80080e0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80080e2:	4b41      	ldr	r3, [pc, #260]	@ (80081e8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	0013      	movs	r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	189b      	adds	r3, r3, r2
 80080ec:	00da      	lsls	r2, r3, #3
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	0d1b      	lsrs	r3, r3, #20
 80080f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080f4:	4353      	muls	r3, r2
 80080f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80080f8:	e068      	b.n	80081cc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80080fa:	68ba      	ldr	r2, [r7, #8]
 80080fc:	23c0      	movs	r3, #192	@ 0xc0
 80080fe:	00db      	lsls	r3, r3, #3
 8008100:	429a      	cmp	r2, r3
 8008102:	d10a      	bne.n	800811a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d107      	bne.n	800811a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	b2da      	uxtb	r2, r3
 8008110:	2117      	movs	r1, #23
 8008112:	187b      	adds	r3, r7, r1
 8008114:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008116:	187b      	adds	r3, r7, r1
 8008118:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	3301      	adds	r3, #1
 800811e:	d055      	beq.n	80081cc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008120:	f7fb fc2c 	bl	800397c <HAL_GetTick>
 8008124:	0002      	movs	r2, r0
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800812c:	429a      	cmp	r2, r3
 800812e:	d902      	bls.n	8008136 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8008130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008132:	2b00      	cmp	r3, #0
 8008134:	d142      	bne.n	80081bc <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	21e0      	movs	r1, #224	@ 0xe0
 8008142:	438a      	bics	r2, r1
 8008144:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	2382      	movs	r3, #130	@ 0x82
 800814c:	005b      	lsls	r3, r3, #1
 800814e:	429a      	cmp	r2, r3
 8008150:	d113      	bne.n	800817a <SPI_WaitFifoStateUntilTimeout+0xce>
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	689a      	ldr	r2, [r3, #8]
 8008156:	2380      	movs	r3, #128	@ 0x80
 8008158:	021b      	lsls	r3, r3, #8
 800815a:	429a      	cmp	r2, r3
 800815c:	d005      	beq.n	800816a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	689a      	ldr	r2, [r3, #8]
 8008162:	2380      	movs	r3, #128	@ 0x80
 8008164:	00db      	lsls	r3, r3, #3
 8008166:	429a      	cmp	r2, r3
 8008168:	d107      	bne.n	800817a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	2140      	movs	r1, #64	@ 0x40
 8008176:	438a      	bics	r2, r1
 8008178:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800817e:	2380      	movs	r3, #128	@ 0x80
 8008180:	019b      	lsls	r3, r3, #6
 8008182:	429a      	cmp	r2, r3
 8008184:	d110      	bne.n	80081a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4916      	ldr	r1, [pc, #88]	@ (80081ec <SPI_WaitFifoStateUntilTimeout+0x140>)
 8008192:	400a      	ands	r2, r1
 8008194:	601a      	str	r2, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2180      	movs	r1, #128	@ 0x80
 80081a2:	0189      	lsls	r1, r1, #6
 80081a4:	430a      	orrs	r2, r1
 80081a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	225d      	movs	r2, #93	@ 0x5d
 80081ac:	2101      	movs	r1, #1
 80081ae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	225c      	movs	r2, #92	@ 0x5c
 80081b4:	2100      	movs	r1, #0
 80081b6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e010      	b.n	80081de <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d101      	bne.n	80081c6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80081c2:	2300      	movs	r3, #0
 80081c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80081c6:	69bb      	ldr	r3, [r7, #24]
 80081c8:	3b01      	subs	r3, #1
 80081ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	4013      	ands	r3, r2
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d18e      	bne.n	80080fa <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80081dc:	2300      	movs	r3, #0
}
 80081de:	0018      	movs	r0, r3
 80081e0:	46bd      	mov	sp, r7
 80081e2:	b00a      	add	sp, #40	@ 0x28
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	46c0      	nop			@ (mov r8, r8)
 80081e8:	2000008c 	.word	0x2000008c
 80081ec:	ffffdfff 	.word	0xffffdfff

080081f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b086      	sub	sp, #24
 80081f4:	af02      	add	r7, sp, #8
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	685a      	ldr	r2, [r3, #4]
 8008200:	2382      	movs	r3, #130	@ 0x82
 8008202:	005b      	lsls	r3, r3, #1
 8008204:	429a      	cmp	r2, r3
 8008206:	d113      	bne.n	8008230 <SPI_EndRxTransaction+0x40>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	689a      	ldr	r2, [r3, #8]
 800820c:	2380      	movs	r3, #128	@ 0x80
 800820e:	021b      	lsls	r3, r3, #8
 8008210:	429a      	cmp	r2, r3
 8008212:	d005      	beq.n	8008220 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	689a      	ldr	r2, [r3, #8]
 8008218:	2380      	movs	r3, #128	@ 0x80
 800821a:	00db      	lsls	r3, r3, #3
 800821c:	429a      	cmp	r2, r3
 800821e:	d107      	bne.n	8008230 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2140      	movs	r1, #64	@ 0x40
 800822c:	438a      	bics	r2, r1
 800822e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008230:	68ba      	ldr	r2, [r7, #8]
 8008232:	68f8      	ldr	r0, [r7, #12]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	9300      	str	r3, [sp, #0]
 8008238:	0013      	movs	r3, r2
 800823a:	2200      	movs	r2, #0
 800823c:	2180      	movs	r1, #128	@ 0x80
 800823e:	f7ff fea7 	bl	8007f90 <SPI_WaitFlagStateUntilTimeout>
 8008242:	1e03      	subs	r3, r0, #0
 8008244:	d007      	beq.n	8008256 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800824a:	2220      	movs	r2, #32
 800824c:	431a      	orrs	r2, r3
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e026      	b.n	80082a4 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	685a      	ldr	r2, [r3, #4]
 800825a:	2382      	movs	r3, #130	@ 0x82
 800825c:	005b      	lsls	r3, r3, #1
 800825e:	429a      	cmp	r2, r3
 8008260:	d11f      	bne.n	80082a2 <SPI_EndRxTransaction+0xb2>
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	689a      	ldr	r2, [r3, #8]
 8008266:	2380      	movs	r3, #128	@ 0x80
 8008268:	021b      	lsls	r3, r3, #8
 800826a:	429a      	cmp	r2, r3
 800826c:	d005      	beq.n	800827a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	689a      	ldr	r2, [r3, #8]
 8008272:	2380      	movs	r3, #128	@ 0x80
 8008274:	00db      	lsls	r3, r3, #3
 8008276:	429a      	cmp	r2, r3
 8008278:	d113      	bne.n	80082a2 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	23c0      	movs	r3, #192	@ 0xc0
 800827e:	00d9      	lsls	r1, r3, #3
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	9300      	str	r3, [sp, #0]
 8008286:	0013      	movs	r3, r2
 8008288:	2200      	movs	r2, #0
 800828a:	f7ff ff0f 	bl	80080ac <SPI_WaitFifoStateUntilTimeout>
 800828e:	1e03      	subs	r3, r0, #0
 8008290:	d007      	beq.n	80082a2 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008296:	2220      	movs	r2, #32
 8008298:	431a      	orrs	r2, r3
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e000      	b.n	80082a4 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80082a2:	2300      	movs	r3, #0
}
 80082a4:	0018      	movs	r0, r3
 80082a6:	46bd      	mov	sp, r7
 80082a8:	b004      	add	sp, #16
 80082aa:	bd80      	pop	{r7, pc}

080082ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b086      	sub	sp, #24
 80082b0:	af02      	add	r7, sp, #8
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082b8:	68ba      	ldr	r2, [r7, #8]
 80082ba:	23c0      	movs	r3, #192	@ 0xc0
 80082bc:	0159      	lsls	r1, r3, #5
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	9300      	str	r3, [sp, #0]
 80082c4:	0013      	movs	r3, r2
 80082c6:	2200      	movs	r2, #0
 80082c8:	f7ff fef0 	bl	80080ac <SPI_WaitFifoStateUntilTimeout>
 80082cc:	1e03      	subs	r3, r0, #0
 80082ce:	d007      	beq.n	80082e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082d4:	2220      	movs	r2, #32
 80082d6:	431a      	orrs	r2, r3
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082dc:	2303      	movs	r3, #3
 80082de:	e027      	b.n	8008330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082e0:	68ba      	ldr	r2, [r7, #8]
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	9300      	str	r3, [sp, #0]
 80082e8:	0013      	movs	r3, r2
 80082ea:	2200      	movs	r2, #0
 80082ec:	2180      	movs	r1, #128	@ 0x80
 80082ee:	f7ff fe4f 	bl	8007f90 <SPI_WaitFlagStateUntilTimeout>
 80082f2:	1e03      	subs	r3, r0, #0
 80082f4:	d007      	beq.n	8008306 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082fa:	2220      	movs	r2, #32
 80082fc:	431a      	orrs	r2, r3
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008302:	2303      	movs	r3, #3
 8008304:	e014      	b.n	8008330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008306:	68ba      	ldr	r2, [r7, #8]
 8008308:	23c0      	movs	r3, #192	@ 0xc0
 800830a:	00d9      	lsls	r1, r3, #3
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	0013      	movs	r3, r2
 8008314:	2200      	movs	r2, #0
 8008316:	f7ff fec9 	bl	80080ac <SPI_WaitFifoStateUntilTimeout>
 800831a:	1e03      	subs	r3, r0, #0
 800831c:	d007      	beq.n	800832e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008322:	2220      	movs	r2, #32
 8008324:	431a      	orrs	r2, r3
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800832a:	2303      	movs	r3, #3
 800832c:	e000      	b.n	8008330 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	0018      	movs	r0, r3
 8008332:	46bd      	mov	sp, r7
 8008334:	b004      	add	sp, #16
 8008336:	bd80      	pop	{r7, pc}

08008338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d101      	bne.n	800834a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e04a      	b.n	80083e0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	223d      	movs	r2, #61	@ 0x3d
 800834e:	5c9b      	ldrb	r3, [r3, r2]
 8008350:	b2db      	uxtb	r3, r3
 8008352:	2b00      	cmp	r3, #0
 8008354:	d107      	bne.n	8008366 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	223c      	movs	r2, #60	@ 0x3c
 800835a:	2100      	movs	r1, #0
 800835c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	0018      	movs	r0, r3
 8008362:	f7fb f96d 	bl	8003640 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	223d      	movs	r2, #61	@ 0x3d
 800836a:	2102      	movs	r1, #2
 800836c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	3304      	adds	r3, #4
 8008376:	0019      	movs	r1, r3
 8008378:	0010      	movs	r0, r2
 800837a:	f000 fc87 	bl	8008c8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2248      	movs	r2, #72	@ 0x48
 8008382:	2101      	movs	r1, #1
 8008384:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	223e      	movs	r2, #62	@ 0x3e
 800838a:	2101      	movs	r1, #1
 800838c:	5499      	strb	r1, [r3, r2]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	223f      	movs	r2, #63	@ 0x3f
 8008392:	2101      	movs	r1, #1
 8008394:	5499      	strb	r1, [r3, r2]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2240      	movs	r2, #64	@ 0x40
 800839a:	2101      	movs	r1, #1
 800839c:	5499      	strb	r1, [r3, r2]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2241      	movs	r2, #65	@ 0x41
 80083a2:	2101      	movs	r1, #1
 80083a4:	5499      	strb	r1, [r3, r2]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2242      	movs	r2, #66	@ 0x42
 80083aa:	2101      	movs	r1, #1
 80083ac:	5499      	strb	r1, [r3, r2]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2243      	movs	r2, #67	@ 0x43
 80083b2:	2101      	movs	r1, #1
 80083b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2244      	movs	r2, #68	@ 0x44
 80083ba:	2101      	movs	r1, #1
 80083bc:	5499      	strb	r1, [r3, r2]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2245      	movs	r2, #69	@ 0x45
 80083c2:	2101      	movs	r1, #1
 80083c4:	5499      	strb	r1, [r3, r2]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2246      	movs	r2, #70	@ 0x46
 80083ca:	2101      	movs	r1, #1
 80083cc:	5499      	strb	r1, [r3, r2]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2247      	movs	r2, #71	@ 0x47
 80083d2:	2101      	movs	r1, #1
 80083d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	223d      	movs	r2, #61	@ 0x3d
 80083da:	2101      	movs	r1, #1
 80083dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	0018      	movs	r0, r3
 80083e2:	46bd      	mov	sp, r7
 80083e4:	b002      	add	sp, #8
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	223d      	movs	r2, #61	@ 0x3d
 80083f4:	5c9b      	ldrb	r3, [r3, r2]
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d001      	beq.n	8008400 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e035      	b.n	800846c <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	223d      	movs	r2, #61	@ 0x3d
 8008404:	2102      	movs	r1, #2
 8008406:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a19      	ldr	r2, [pc, #100]	@ (8008474 <HAL_TIM_Base_Start+0x8c>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d00a      	beq.n	8008428 <HAL_TIM_Base_Start+0x40>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	2380      	movs	r3, #128	@ 0x80
 8008418:	05db      	lsls	r3, r3, #23
 800841a:	429a      	cmp	r2, r3
 800841c:	d004      	beq.n	8008428 <HAL_TIM_Base_Start+0x40>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a15      	ldr	r2, [pc, #84]	@ (8008478 <HAL_TIM_Base_Start+0x90>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d116      	bne.n	8008456 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	4a13      	ldr	r2, [pc, #76]	@ (800847c <HAL_TIM_Base_Start+0x94>)
 8008430:	4013      	ands	r3, r2
 8008432:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2b06      	cmp	r3, #6
 8008438:	d016      	beq.n	8008468 <HAL_TIM_Base_Start+0x80>
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	2380      	movs	r3, #128	@ 0x80
 800843e:	025b      	lsls	r3, r3, #9
 8008440:	429a      	cmp	r2, r3
 8008442:	d011      	beq.n	8008468 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2101      	movs	r1, #1
 8008450:	430a      	orrs	r2, r1
 8008452:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008454:	e008      	b.n	8008468 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2101      	movs	r1, #1
 8008462:	430a      	orrs	r2, r1
 8008464:	601a      	str	r2, [r3, #0]
 8008466:	e000      	b.n	800846a <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008468:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800846a:	2300      	movs	r3, #0
}
 800846c:	0018      	movs	r0, r3
 800846e:	46bd      	mov	sp, r7
 8008470:	b004      	add	sp, #16
 8008472:	bd80      	pop	{r7, pc}
 8008474:	40012c00 	.word	0x40012c00
 8008478:	40000400 	.word	0x40000400
 800847c:	00010007 	.word	0x00010007

08008480 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	6a1b      	ldr	r3, [r3, #32]
 800848e:	4a0d      	ldr	r2, [pc, #52]	@ (80084c4 <HAL_TIM_Base_Stop+0x44>)
 8008490:	4013      	ands	r3, r2
 8008492:	d10d      	bne.n	80084b0 <HAL_TIM_Base_Stop+0x30>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	6a1b      	ldr	r3, [r3, #32]
 800849a:	4a0b      	ldr	r2, [pc, #44]	@ (80084c8 <HAL_TIM_Base_Stop+0x48>)
 800849c:	4013      	ands	r3, r2
 800849e:	d107      	bne.n	80084b0 <HAL_TIM_Base_Stop+0x30>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2101      	movs	r1, #1
 80084ac:	438a      	bics	r2, r1
 80084ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	223d      	movs	r2, #61	@ 0x3d
 80084b4:	2101      	movs	r1, #1
 80084b6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80084b8:	2300      	movs	r3, #0
}
 80084ba:	0018      	movs	r0, r3
 80084bc:	46bd      	mov	sp, r7
 80084be:	b002      	add	sp, #8
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	46c0      	nop			@ (mov r8, r8)
 80084c4:	00001111 	.word	0x00001111
 80084c8:	00000444 	.word	0x00000444

080084cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	223d      	movs	r2, #61	@ 0x3d
 80084d8:	5c9b      	ldrb	r3, [r3, r2]
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d001      	beq.n	80084e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e03d      	b.n	8008560 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	223d      	movs	r2, #61	@ 0x3d
 80084e8:	2102      	movs	r1, #2
 80084ea:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68da      	ldr	r2, [r3, #12]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2101      	movs	r1, #1
 80084f8:	430a      	orrs	r2, r1
 80084fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a19      	ldr	r2, [pc, #100]	@ (8008568 <HAL_TIM_Base_Start_IT+0x9c>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d00a      	beq.n	800851c <HAL_TIM_Base_Start_IT+0x50>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	2380      	movs	r3, #128	@ 0x80
 800850c:	05db      	lsls	r3, r3, #23
 800850e:	429a      	cmp	r2, r3
 8008510:	d004      	beq.n	800851c <HAL_TIM_Base_Start_IT+0x50>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a15      	ldr	r2, [pc, #84]	@ (800856c <HAL_TIM_Base_Start_IT+0xa0>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d116      	bne.n	800854a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	4a13      	ldr	r2, [pc, #76]	@ (8008570 <HAL_TIM_Base_Start_IT+0xa4>)
 8008524:	4013      	ands	r3, r2
 8008526:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2b06      	cmp	r3, #6
 800852c:	d016      	beq.n	800855c <HAL_TIM_Base_Start_IT+0x90>
 800852e:	68fa      	ldr	r2, [r7, #12]
 8008530:	2380      	movs	r3, #128	@ 0x80
 8008532:	025b      	lsls	r3, r3, #9
 8008534:	429a      	cmp	r2, r3
 8008536:	d011      	beq.n	800855c <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2101      	movs	r1, #1
 8008544:	430a      	orrs	r2, r1
 8008546:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008548:	e008      	b.n	800855c <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2101      	movs	r1, #1
 8008556:	430a      	orrs	r2, r1
 8008558:	601a      	str	r2, [r3, #0]
 800855a:	e000      	b.n	800855e <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800855c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800855e:	2300      	movs	r3, #0
}
 8008560:	0018      	movs	r0, r3
 8008562:	46bd      	mov	sp, r7
 8008564:	b004      	add	sp, #16
 8008566:	bd80      	pop	{r7, pc}
 8008568:	40012c00 	.word	0x40012c00
 800856c:	40000400 	.word	0x40000400
 8008570:	00010007 	.word	0x00010007

08008574 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	68da      	ldr	r2, [r3, #12]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2101      	movs	r1, #1
 8008588:	438a      	bics	r2, r1
 800858a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	6a1b      	ldr	r3, [r3, #32]
 8008592:	4a0d      	ldr	r2, [pc, #52]	@ (80085c8 <HAL_TIM_Base_Stop_IT+0x54>)
 8008594:	4013      	ands	r3, r2
 8008596:	d10d      	bne.n	80085b4 <HAL_TIM_Base_Stop_IT+0x40>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6a1b      	ldr	r3, [r3, #32]
 800859e:	4a0b      	ldr	r2, [pc, #44]	@ (80085cc <HAL_TIM_Base_Stop_IT+0x58>)
 80085a0:	4013      	ands	r3, r2
 80085a2:	d107      	bne.n	80085b4 <HAL_TIM_Base_Stop_IT+0x40>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2101      	movs	r1, #1
 80085b0:	438a      	bics	r2, r1
 80085b2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	223d      	movs	r2, #61	@ 0x3d
 80085b8:	2101      	movs	r1, #1
 80085ba:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80085bc:	2300      	movs	r3, #0
}
 80085be:	0018      	movs	r0, r3
 80085c0:	46bd      	mov	sp, r7
 80085c2:	b002      	add	sp, #8
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	46c0      	nop			@ (mov r8, r8)
 80085c8:	00001111 	.word	0x00001111
 80085cc:	00000444 	.word	0x00000444

080085d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d101      	bne.n	80085e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	e04a      	b.n	8008678 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	223d      	movs	r2, #61	@ 0x3d
 80085e6:	5c9b      	ldrb	r3, [r3, r2]
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d107      	bne.n	80085fe <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	223c      	movs	r2, #60	@ 0x3c
 80085f2:	2100      	movs	r1, #0
 80085f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	0018      	movs	r0, r3
 80085fa:	f7fb f805 	bl	8003608 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	223d      	movs	r2, #61	@ 0x3d
 8008602:	2102      	movs	r1, #2
 8008604:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	3304      	adds	r3, #4
 800860e:	0019      	movs	r1, r3
 8008610:	0010      	movs	r0, r2
 8008612:	f000 fb3b 	bl	8008c8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2248      	movs	r2, #72	@ 0x48
 800861a:	2101      	movs	r1, #1
 800861c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	223e      	movs	r2, #62	@ 0x3e
 8008622:	2101      	movs	r1, #1
 8008624:	5499      	strb	r1, [r3, r2]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	223f      	movs	r2, #63	@ 0x3f
 800862a:	2101      	movs	r1, #1
 800862c:	5499      	strb	r1, [r3, r2]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2240      	movs	r2, #64	@ 0x40
 8008632:	2101      	movs	r1, #1
 8008634:	5499      	strb	r1, [r3, r2]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2241      	movs	r2, #65	@ 0x41
 800863a:	2101      	movs	r1, #1
 800863c:	5499      	strb	r1, [r3, r2]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2242      	movs	r2, #66	@ 0x42
 8008642:	2101      	movs	r1, #1
 8008644:	5499      	strb	r1, [r3, r2]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2243      	movs	r2, #67	@ 0x43
 800864a:	2101      	movs	r1, #1
 800864c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2244      	movs	r2, #68	@ 0x44
 8008652:	2101      	movs	r1, #1
 8008654:	5499      	strb	r1, [r3, r2]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2245      	movs	r2, #69	@ 0x45
 800865a:	2101      	movs	r1, #1
 800865c:	5499      	strb	r1, [r3, r2]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2246      	movs	r2, #70	@ 0x46
 8008662:	2101      	movs	r1, #1
 8008664:	5499      	strb	r1, [r3, r2]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2247      	movs	r2, #71	@ 0x47
 800866a:	2101      	movs	r1, #1
 800866c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	223d      	movs	r2, #61	@ 0x3d
 8008672:	2101      	movs	r1, #1
 8008674:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008676:	2300      	movs	r3, #0
}
 8008678:	0018      	movs	r0, r3
 800867a:	46bd      	mov	sp, r7
 800867c:	b002      	add	sp, #8
 800867e:	bd80      	pop	{r7, pc}

08008680 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d108      	bne.n	80086a2 <HAL_TIM_PWM_Start+0x22>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	223e      	movs	r2, #62	@ 0x3e
 8008694:	5c9b      	ldrb	r3, [r3, r2]
 8008696:	b2db      	uxtb	r3, r3
 8008698:	3b01      	subs	r3, #1
 800869a:	1e5a      	subs	r2, r3, #1
 800869c:	4193      	sbcs	r3, r2
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	e037      	b.n	8008712 <HAL_TIM_PWM_Start+0x92>
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	2b04      	cmp	r3, #4
 80086a6:	d108      	bne.n	80086ba <HAL_TIM_PWM_Start+0x3a>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	223f      	movs	r2, #63	@ 0x3f
 80086ac:	5c9b      	ldrb	r3, [r3, r2]
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	3b01      	subs	r3, #1
 80086b2:	1e5a      	subs	r2, r3, #1
 80086b4:	4193      	sbcs	r3, r2
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	e02b      	b.n	8008712 <HAL_TIM_PWM_Start+0x92>
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b08      	cmp	r3, #8
 80086be:	d108      	bne.n	80086d2 <HAL_TIM_PWM_Start+0x52>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2240      	movs	r2, #64	@ 0x40
 80086c4:	5c9b      	ldrb	r3, [r3, r2]
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	3b01      	subs	r3, #1
 80086ca:	1e5a      	subs	r2, r3, #1
 80086cc:	4193      	sbcs	r3, r2
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	e01f      	b.n	8008712 <HAL_TIM_PWM_Start+0x92>
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	2b0c      	cmp	r3, #12
 80086d6:	d108      	bne.n	80086ea <HAL_TIM_PWM_Start+0x6a>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2241      	movs	r2, #65	@ 0x41
 80086dc:	5c9b      	ldrb	r3, [r3, r2]
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	3b01      	subs	r3, #1
 80086e2:	1e5a      	subs	r2, r3, #1
 80086e4:	4193      	sbcs	r3, r2
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	e013      	b.n	8008712 <HAL_TIM_PWM_Start+0x92>
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2b10      	cmp	r3, #16
 80086ee:	d108      	bne.n	8008702 <HAL_TIM_PWM_Start+0x82>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2242      	movs	r2, #66	@ 0x42
 80086f4:	5c9b      	ldrb	r3, [r3, r2]
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	3b01      	subs	r3, #1
 80086fa:	1e5a      	subs	r2, r3, #1
 80086fc:	4193      	sbcs	r3, r2
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	e007      	b.n	8008712 <HAL_TIM_PWM_Start+0x92>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2243      	movs	r2, #67	@ 0x43
 8008706:	5c9b      	ldrb	r3, [r3, r2]
 8008708:	b2db      	uxtb	r3, r3
 800870a:	3b01      	subs	r3, #1
 800870c:	1e5a      	subs	r2, r3, #1
 800870e:	4193      	sbcs	r3, r2
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b00      	cmp	r3, #0
 8008714:	d001      	beq.n	800871a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e081      	b.n	800881e <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d104      	bne.n	800872a <HAL_TIM_PWM_Start+0xaa>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	223e      	movs	r2, #62	@ 0x3e
 8008724:	2102      	movs	r1, #2
 8008726:	5499      	strb	r1, [r3, r2]
 8008728:	e023      	b.n	8008772 <HAL_TIM_PWM_Start+0xf2>
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	2b04      	cmp	r3, #4
 800872e:	d104      	bne.n	800873a <HAL_TIM_PWM_Start+0xba>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	223f      	movs	r2, #63	@ 0x3f
 8008734:	2102      	movs	r1, #2
 8008736:	5499      	strb	r1, [r3, r2]
 8008738:	e01b      	b.n	8008772 <HAL_TIM_PWM_Start+0xf2>
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2b08      	cmp	r3, #8
 800873e:	d104      	bne.n	800874a <HAL_TIM_PWM_Start+0xca>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2240      	movs	r2, #64	@ 0x40
 8008744:	2102      	movs	r1, #2
 8008746:	5499      	strb	r1, [r3, r2]
 8008748:	e013      	b.n	8008772 <HAL_TIM_PWM_Start+0xf2>
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	2b0c      	cmp	r3, #12
 800874e:	d104      	bne.n	800875a <HAL_TIM_PWM_Start+0xda>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2241      	movs	r2, #65	@ 0x41
 8008754:	2102      	movs	r1, #2
 8008756:	5499      	strb	r1, [r3, r2]
 8008758:	e00b      	b.n	8008772 <HAL_TIM_PWM_Start+0xf2>
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	2b10      	cmp	r3, #16
 800875e:	d104      	bne.n	800876a <HAL_TIM_PWM_Start+0xea>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2242      	movs	r2, #66	@ 0x42
 8008764:	2102      	movs	r1, #2
 8008766:	5499      	strb	r1, [r3, r2]
 8008768:	e003      	b.n	8008772 <HAL_TIM_PWM_Start+0xf2>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2243      	movs	r2, #67	@ 0x43
 800876e:	2102      	movs	r1, #2
 8008770:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	6839      	ldr	r1, [r7, #0]
 8008778:	2201      	movs	r2, #1
 800877a:	0018      	movs	r0, r3
 800877c:	f000 fda6 	bl	80092cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a28      	ldr	r2, [pc, #160]	@ (8008828 <HAL_TIM_PWM_Start+0x1a8>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d009      	beq.n	800879e <HAL_TIM_PWM_Start+0x11e>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a27      	ldr	r2, [pc, #156]	@ (800882c <HAL_TIM_PWM_Start+0x1ac>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d004      	beq.n	800879e <HAL_TIM_PWM_Start+0x11e>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a25      	ldr	r2, [pc, #148]	@ (8008830 <HAL_TIM_PWM_Start+0x1b0>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d101      	bne.n	80087a2 <HAL_TIM_PWM_Start+0x122>
 800879e:	2301      	movs	r3, #1
 80087a0:	e000      	b.n	80087a4 <HAL_TIM_PWM_Start+0x124>
 80087a2:	2300      	movs	r3, #0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d008      	beq.n	80087ba <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	2180      	movs	r1, #128	@ 0x80
 80087b4:	0209      	lsls	r1, r1, #8
 80087b6:	430a      	orrs	r2, r1
 80087b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a1a      	ldr	r2, [pc, #104]	@ (8008828 <HAL_TIM_PWM_Start+0x1a8>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d00a      	beq.n	80087da <HAL_TIM_PWM_Start+0x15a>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	2380      	movs	r3, #128	@ 0x80
 80087ca:	05db      	lsls	r3, r3, #23
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d004      	beq.n	80087da <HAL_TIM_PWM_Start+0x15a>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a17      	ldr	r2, [pc, #92]	@ (8008834 <HAL_TIM_PWM_Start+0x1b4>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d116      	bne.n	8008808 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	4a15      	ldr	r2, [pc, #84]	@ (8008838 <HAL_TIM_PWM_Start+0x1b8>)
 80087e2:	4013      	ands	r3, r2
 80087e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2b06      	cmp	r3, #6
 80087ea:	d016      	beq.n	800881a <HAL_TIM_PWM_Start+0x19a>
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	2380      	movs	r3, #128	@ 0x80
 80087f0:	025b      	lsls	r3, r3, #9
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d011      	beq.n	800881a <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2101      	movs	r1, #1
 8008802:	430a      	orrs	r2, r1
 8008804:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008806:	e008      	b.n	800881a <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2101      	movs	r1, #1
 8008814:	430a      	orrs	r2, r1
 8008816:	601a      	str	r2, [r3, #0]
 8008818:	e000      	b.n	800881c <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800881a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	0018      	movs	r0, r3
 8008820:	46bd      	mov	sp, r7
 8008822:	b004      	add	sp, #16
 8008824:	bd80      	pop	{r7, pc}
 8008826:	46c0      	nop			@ (mov r8, r8)
 8008828:	40012c00 	.word	0x40012c00
 800882c:	40014400 	.word	0x40014400
 8008830:	40014800 	.word	0x40014800
 8008834:	40000400 	.word	0x40000400
 8008838:	00010007 	.word	0x00010007

0800883c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68db      	ldr	r3, [r3, #12]
 800884a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	691b      	ldr	r3, [r3, #16]
 8008852:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	2202      	movs	r2, #2
 8008858:	4013      	ands	r3, r2
 800885a:	d021      	beq.n	80088a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2202      	movs	r2, #2
 8008860:	4013      	ands	r3, r2
 8008862:	d01d      	beq.n	80088a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2203      	movs	r2, #3
 800886a:	4252      	negs	r2, r2
 800886c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2201      	movs	r2, #1
 8008872:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	2203      	movs	r2, #3
 800887c:	4013      	ands	r3, r2
 800887e:	d004      	beq.n	800888a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	0018      	movs	r0, r3
 8008884:	f000 f9ea 	bl	8008c5c <HAL_TIM_IC_CaptureCallback>
 8008888:	e007      	b.n	800889a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	0018      	movs	r0, r3
 800888e:	f000 f9dd 	bl	8008c4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	0018      	movs	r0, r3
 8008896:	f000 f9e9 	bl	8008c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2204      	movs	r2, #4
 80088a4:	4013      	ands	r3, r2
 80088a6:	d022      	beq.n	80088ee <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2204      	movs	r2, #4
 80088ac:	4013      	ands	r3, r2
 80088ae:	d01e      	beq.n	80088ee <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2205      	movs	r2, #5
 80088b6:	4252      	negs	r2, r2
 80088b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2202      	movs	r2, #2
 80088be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	699a      	ldr	r2, [r3, #24]
 80088c6:	23c0      	movs	r3, #192	@ 0xc0
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	4013      	ands	r3, r2
 80088cc:	d004      	beq.n	80088d8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	0018      	movs	r0, r3
 80088d2:	f000 f9c3 	bl	8008c5c <HAL_TIM_IC_CaptureCallback>
 80088d6:	e007      	b.n	80088e8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	0018      	movs	r0, r3
 80088dc:	f000 f9b6 	bl	8008c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	0018      	movs	r0, r3
 80088e4:	f000 f9c2 	bl	8008c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	2208      	movs	r2, #8
 80088f2:	4013      	ands	r3, r2
 80088f4:	d021      	beq.n	800893a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2208      	movs	r2, #8
 80088fa:	4013      	ands	r3, r2
 80088fc:	d01d      	beq.n	800893a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2209      	movs	r2, #9
 8008904:	4252      	negs	r2, r2
 8008906:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2204      	movs	r2, #4
 800890c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	69db      	ldr	r3, [r3, #28]
 8008914:	2203      	movs	r2, #3
 8008916:	4013      	ands	r3, r2
 8008918:	d004      	beq.n	8008924 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	0018      	movs	r0, r3
 800891e:	f000 f99d 	bl	8008c5c <HAL_TIM_IC_CaptureCallback>
 8008922:	e007      	b.n	8008934 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	0018      	movs	r0, r3
 8008928:	f000 f990 	bl	8008c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	0018      	movs	r0, r3
 8008930:	f000 f99c 	bl	8008c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	2210      	movs	r2, #16
 800893e:	4013      	ands	r3, r2
 8008940:	d022      	beq.n	8008988 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2210      	movs	r2, #16
 8008946:	4013      	ands	r3, r2
 8008948:	d01e      	beq.n	8008988 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2211      	movs	r2, #17
 8008950:	4252      	negs	r2, r2
 8008952:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2208      	movs	r2, #8
 8008958:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	69da      	ldr	r2, [r3, #28]
 8008960:	23c0      	movs	r3, #192	@ 0xc0
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	4013      	ands	r3, r2
 8008966:	d004      	beq.n	8008972 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	0018      	movs	r0, r3
 800896c:	f000 f976 	bl	8008c5c <HAL_TIM_IC_CaptureCallback>
 8008970:	e007      	b.n	8008982 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	0018      	movs	r0, r3
 8008976:	f000 f969 	bl	8008c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	0018      	movs	r0, r3
 800897e:	f000 f975 	bl	8008c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	2201      	movs	r2, #1
 800898c:	4013      	ands	r3, r2
 800898e:	d00c      	beq.n	80089aa <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2201      	movs	r2, #1
 8008994:	4013      	ands	r3, r2
 8008996:	d008      	beq.n	80089aa <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2202      	movs	r2, #2
 800899e:	4252      	negs	r2, r2
 80089a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	0018      	movs	r0, r3
 80089a6:	f7f9 fdf9 	bl	800259c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	2280      	movs	r2, #128	@ 0x80
 80089ae:	4013      	ands	r3, r2
 80089b0:	d104      	bne.n	80089bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80089b2:	68ba      	ldr	r2, [r7, #8]
 80089b4:	2380      	movs	r3, #128	@ 0x80
 80089b6:	019b      	lsls	r3, r3, #6
 80089b8:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089ba:	d00b      	beq.n	80089d4 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2280      	movs	r2, #128	@ 0x80
 80089c0:	4013      	ands	r3, r2
 80089c2:	d007      	beq.n	80089d4 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a1e      	ldr	r2, [pc, #120]	@ (8008a44 <HAL_TIM_IRQHandler+0x208>)
 80089ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	0018      	movs	r0, r3
 80089d0:	f000 fd10 	bl	80093f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80089d4:	68ba      	ldr	r2, [r7, #8]
 80089d6:	2380      	movs	r3, #128	@ 0x80
 80089d8:	005b      	lsls	r3, r3, #1
 80089da:	4013      	ands	r3, r2
 80089dc:	d00b      	beq.n	80089f6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2280      	movs	r2, #128	@ 0x80
 80089e2:	4013      	ands	r3, r2
 80089e4:	d007      	beq.n	80089f6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a17      	ldr	r2, [pc, #92]	@ (8008a48 <HAL_TIM_IRQHandler+0x20c>)
 80089ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	0018      	movs	r0, r3
 80089f2:	f000 fd07 	bl	8009404 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	2240      	movs	r2, #64	@ 0x40
 80089fa:	4013      	ands	r3, r2
 80089fc:	d00c      	beq.n	8008a18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2240      	movs	r2, #64	@ 0x40
 8008a02:	4013      	ands	r3, r2
 8008a04:	d008      	beq.n	8008a18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	2241      	movs	r2, #65	@ 0x41
 8008a0c:	4252      	negs	r2, r2
 8008a0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	0018      	movs	r0, r3
 8008a14:	f000 f932 	bl	8008c7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	2220      	movs	r2, #32
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	d00c      	beq.n	8008a3a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2220      	movs	r2, #32
 8008a24:	4013      	ands	r3, r2
 8008a26:	d008      	beq.n	8008a3a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	2221      	movs	r2, #33	@ 0x21
 8008a2e:	4252      	negs	r2, r2
 8008a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	0018      	movs	r0, r3
 8008a36:	f000 fcd5 	bl	80093e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a3a:	46c0      	nop			@ (mov r8, r8)
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	b004      	add	sp, #16
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	46c0      	nop			@ (mov r8, r8)
 8008a44:	ffffdf7f 	.word	0xffffdf7f
 8008a48:	fffffeff 	.word	0xfffffeff

08008a4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b086      	sub	sp, #24
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a58:	2317      	movs	r3, #23
 8008a5a:	18fb      	adds	r3, r7, r3
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	223c      	movs	r2, #60	@ 0x3c
 8008a64:	5c9b      	ldrb	r3, [r3, r2]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d101      	bne.n	8008a6e <HAL_TIM_PWM_ConfigChannel+0x22>
 8008a6a:	2302      	movs	r3, #2
 8008a6c:	e0e5      	b.n	8008c3a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	223c      	movs	r2, #60	@ 0x3c
 8008a72:	2101      	movs	r1, #1
 8008a74:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2b14      	cmp	r3, #20
 8008a7a:	d900      	bls.n	8008a7e <HAL_TIM_PWM_ConfigChannel+0x32>
 8008a7c:	e0d1      	b.n	8008c22 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	009a      	lsls	r2, r3, #2
 8008a82:	4b70      	ldr	r3, [pc, #448]	@ (8008c44 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8008a84:	18d3      	adds	r3, r2, r3
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	68ba      	ldr	r2, [r7, #8]
 8008a90:	0011      	movs	r1, r2
 8008a92:	0018      	movs	r0, r3
 8008a94:	f000 f97e 	bl	8008d94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	699a      	ldr	r2, [r3, #24]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2108      	movs	r1, #8
 8008aa4:	430a      	orrs	r2, r1
 8008aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	699a      	ldr	r2, [r3, #24]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2104      	movs	r1, #4
 8008ab4:	438a      	bics	r2, r1
 8008ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	6999      	ldr	r1, [r3, #24]
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	691a      	ldr	r2, [r3, #16]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	430a      	orrs	r2, r1
 8008ac8:	619a      	str	r2, [r3, #24]
      break;
 8008aca:	e0af      	b.n	8008c2c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	68ba      	ldr	r2, [r7, #8]
 8008ad2:	0011      	movs	r1, r2
 8008ad4:	0018      	movs	r0, r3
 8008ad6:	f000 f9dd 	bl	8008e94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	699a      	ldr	r2, [r3, #24]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2180      	movs	r1, #128	@ 0x80
 8008ae6:	0109      	lsls	r1, r1, #4
 8008ae8:	430a      	orrs	r2, r1
 8008aea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	699a      	ldr	r2, [r3, #24]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4954      	ldr	r1, [pc, #336]	@ (8008c48 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008af8:	400a      	ands	r2, r1
 8008afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	6999      	ldr	r1, [r3, #24]
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	021a      	lsls	r2, r3, #8
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	430a      	orrs	r2, r1
 8008b0e:	619a      	str	r2, [r3, #24]
      break;
 8008b10:	e08c      	b.n	8008c2c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68ba      	ldr	r2, [r7, #8]
 8008b18:	0011      	movs	r1, r2
 8008b1a:	0018      	movs	r0, r3
 8008b1c:	f000 fa38 	bl	8008f90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	69da      	ldr	r2, [r3, #28]
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2108      	movs	r1, #8
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	69da      	ldr	r2, [r3, #28]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2104      	movs	r1, #4
 8008b3c:	438a      	bics	r2, r1
 8008b3e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	69d9      	ldr	r1, [r3, #28]
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	691a      	ldr	r2, [r3, #16]
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	430a      	orrs	r2, r1
 8008b50:	61da      	str	r2, [r3, #28]
      break;
 8008b52:	e06b      	b.n	8008c2c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	0011      	movs	r1, r2
 8008b5c:	0018      	movs	r0, r3
 8008b5e:	f000 fa99 	bl	8009094 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	69da      	ldr	r2, [r3, #28]
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2180      	movs	r1, #128	@ 0x80
 8008b6e:	0109      	lsls	r1, r1, #4
 8008b70:	430a      	orrs	r2, r1
 8008b72:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	69da      	ldr	r2, [r3, #28]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4932      	ldr	r1, [pc, #200]	@ (8008c48 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008b80:	400a      	ands	r2, r1
 8008b82:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	69d9      	ldr	r1, [r3, #28]
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	691b      	ldr	r3, [r3, #16]
 8008b8e:	021a      	lsls	r2, r3, #8
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	430a      	orrs	r2, r1
 8008b96:	61da      	str	r2, [r3, #28]
      break;
 8008b98:	e048      	b.n	8008c2c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	0011      	movs	r1, r2
 8008ba2:	0018      	movs	r0, r3
 8008ba4:	f000 fada 	bl	800915c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2108      	movs	r1, #8
 8008bb4:	430a      	orrs	r2, r1
 8008bb6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2104      	movs	r1, #4
 8008bc4:	438a      	bics	r2, r1
 8008bc6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	691a      	ldr	r2, [r3, #16]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	430a      	orrs	r2, r1
 8008bd8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008bda:	e027      	b.n	8008c2c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68ba      	ldr	r2, [r7, #8]
 8008be2:	0011      	movs	r1, r2
 8008be4:	0018      	movs	r0, r3
 8008be6:	f000 fb13 	bl	8009210 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2180      	movs	r1, #128	@ 0x80
 8008bf6:	0109      	lsls	r1, r1, #4
 8008bf8:	430a      	orrs	r2, r1
 8008bfa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4910      	ldr	r1, [pc, #64]	@ (8008c48 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008c08:	400a      	ands	r2, r1
 8008c0a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	021a      	lsls	r2, r3, #8
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	430a      	orrs	r2, r1
 8008c1e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008c20:	e004      	b.n	8008c2c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8008c22:	2317      	movs	r3, #23
 8008c24:	18fb      	adds	r3, r7, r3
 8008c26:	2201      	movs	r2, #1
 8008c28:	701a      	strb	r2, [r3, #0]
      break;
 8008c2a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	223c      	movs	r2, #60	@ 0x3c
 8008c30:	2100      	movs	r1, #0
 8008c32:	5499      	strb	r1, [r3, r2]

  return status;
 8008c34:	2317      	movs	r3, #23
 8008c36:	18fb      	adds	r3, r7, r3
 8008c38:	781b      	ldrb	r3, [r3, #0]
}
 8008c3a:	0018      	movs	r0, r3
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	b006      	add	sp, #24
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	46c0      	nop			@ (mov r8, r8)
 8008c44:	08009538 	.word	0x08009538
 8008c48:	fffffbff 	.word	0xfffffbff

08008c4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b082      	sub	sp, #8
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c54:	46c0      	nop			@ (mov r8, r8)
 8008c56:	46bd      	mov	sp, r7
 8008c58:	b002      	add	sp, #8
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c64:	46c0      	nop			@ (mov r8, r8)
 8008c66:	46bd      	mov	sp, r7
 8008c68:	b002      	add	sp, #8
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b082      	sub	sp, #8
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c74:	46c0      	nop			@ (mov r8, r8)
 8008c76:	46bd      	mov	sp, r7
 8008c78:	b002      	add	sp, #8
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b082      	sub	sp, #8
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c84:	46c0      	nop			@ (mov r8, r8)
 8008c86:	46bd      	mov	sp, r7
 8008c88:	b002      	add	sp, #8
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	4a37      	ldr	r2, [pc, #220]	@ (8008d7c <TIM_Base_SetConfig+0xf0>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d008      	beq.n	8008cb6 <TIM_Base_SetConfig+0x2a>
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	2380      	movs	r3, #128	@ 0x80
 8008ca8:	05db      	lsls	r3, r3, #23
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d003      	beq.n	8008cb6 <TIM_Base_SetConfig+0x2a>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	4a33      	ldr	r2, [pc, #204]	@ (8008d80 <TIM_Base_SetConfig+0xf4>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d108      	bne.n	8008cc8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2270      	movs	r2, #112	@ 0x70
 8008cba:	4393      	bics	r3, r2
 8008cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	68fa      	ldr	r2, [r7, #12]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	4a2c      	ldr	r2, [pc, #176]	@ (8008d7c <TIM_Base_SetConfig+0xf0>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d014      	beq.n	8008cfa <TIM_Base_SetConfig+0x6e>
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	2380      	movs	r3, #128	@ 0x80
 8008cd4:	05db      	lsls	r3, r3, #23
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d00f      	beq.n	8008cfa <TIM_Base_SetConfig+0x6e>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a28      	ldr	r2, [pc, #160]	@ (8008d80 <TIM_Base_SetConfig+0xf4>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d00b      	beq.n	8008cfa <TIM_Base_SetConfig+0x6e>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a27      	ldr	r2, [pc, #156]	@ (8008d84 <TIM_Base_SetConfig+0xf8>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d007      	beq.n	8008cfa <TIM_Base_SetConfig+0x6e>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a26      	ldr	r2, [pc, #152]	@ (8008d88 <TIM_Base_SetConfig+0xfc>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d003      	beq.n	8008cfa <TIM_Base_SetConfig+0x6e>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a25      	ldr	r2, [pc, #148]	@ (8008d8c <TIM_Base_SetConfig+0x100>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d108      	bne.n	8008d0c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4a24      	ldr	r2, [pc, #144]	@ (8008d90 <TIM_Base_SetConfig+0x104>)
 8008cfe:	4013      	ands	r3, r2
 8008d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2280      	movs	r2, #128	@ 0x80
 8008d10:	4393      	bics	r3, r2
 8008d12:	001a      	movs	r2, r3
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	695b      	ldr	r3, [r3, #20]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a11      	ldr	r2, [pc, #68]	@ (8008d7c <TIM_Base_SetConfig+0xf0>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d007      	beq.n	8008d4a <TIM_Base_SetConfig+0xbe>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a12      	ldr	r2, [pc, #72]	@ (8008d88 <TIM_Base_SetConfig+0xfc>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d003      	beq.n	8008d4a <TIM_Base_SetConfig+0xbe>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a11      	ldr	r2, [pc, #68]	@ (8008d8c <TIM_Base_SetConfig+0x100>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d103      	bne.n	8008d52 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	691a      	ldr	r2, [r3, #16]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2201      	movs	r2, #1
 8008d56:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	4013      	ands	r3, r2
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d106      	bne.n	8008d72 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	4393      	bics	r3, r2
 8008d6c:	001a      	movs	r2, r3
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	611a      	str	r2, [r3, #16]
  }
}
 8008d72:	46c0      	nop			@ (mov r8, r8)
 8008d74:	46bd      	mov	sp, r7
 8008d76:	b004      	add	sp, #16
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	46c0      	nop			@ (mov r8, r8)
 8008d7c:	40012c00 	.word	0x40012c00
 8008d80:	40000400 	.word	0x40000400
 8008d84:	40002000 	.word	0x40002000
 8008d88:	40014400 	.word	0x40014400
 8008d8c:	40014800 	.word	0x40014800
 8008d90:	fffffcff 	.word	0xfffffcff

08008d94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b086      	sub	sp, #24
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a1b      	ldr	r3, [r3, #32]
 8008da2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6a1b      	ldr	r3, [r3, #32]
 8008da8:	2201      	movs	r2, #1
 8008daa:	4393      	bics	r3, r2
 8008dac:	001a      	movs	r2, r3
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	699b      	ldr	r3, [r3, #24]
 8008dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	4a2e      	ldr	r2, [pc, #184]	@ (8008e7c <TIM_OC1_SetConfig+0xe8>)
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2203      	movs	r2, #3
 8008dca:	4393      	bics	r3, r2
 8008dcc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	68fa      	ldr	r2, [r7, #12]
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	2202      	movs	r2, #2
 8008ddc:	4393      	bics	r3, r2
 8008dde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	697a      	ldr	r2, [r7, #20]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4a24      	ldr	r2, [pc, #144]	@ (8008e80 <TIM_OC1_SetConfig+0xec>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d007      	beq.n	8008e02 <TIM_OC1_SetConfig+0x6e>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	4a23      	ldr	r2, [pc, #140]	@ (8008e84 <TIM_OC1_SetConfig+0xf0>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d003      	beq.n	8008e02 <TIM_OC1_SetConfig+0x6e>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4a22      	ldr	r2, [pc, #136]	@ (8008e88 <TIM_OC1_SetConfig+0xf4>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d10c      	bne.n	8008e1c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2208      	movs	r2, #8
 8008e06:	4393      	bics	r3, r2
 8008e08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	68db      	ldr	r3, [r3, #12]
 8008e0e:	697a      	ldr	r2, [r7, #20]
 8008e10:	4313      	orrs	r3, r2
 8008e12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	2204      	movs	r2, #4
 8008e18:	4393      	bics	r3, r2
 8008e1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	4a18      	ldr	r2, [pc, #96]	@ (8008e80 <TIM_OC1_SetConfig+0xec>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d007      	beq.n	8008e34 <TIM_OC1_SetConfig+0xa0>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4a17      	ldr	r2, [pc, #92]	@ (8008e84 <TIM_OC1_SetConfig+0xf0>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d003      	beq.n	8008e34 <TIM_OC1_SetConfig+0xa0>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a16      	ldr	r2, [pc, #88]	@ (8008e88 <TIM_OC1_SetConfig+0xf4>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d111      	bne.n	8008e58 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	4a15      	ldr	r2, [pc, #84]	@ (8008e8c <TIM_OC1_SetConfig+0xf8>)
 8008e38:	4013      	ands	r3, r2
 8008e3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	4a14      	ldr	r2, [pc, #80]	@ (8008e90 <TIM_OC1_SetConfig+0xfc>)
 8008e40:	4013      	ands	r3, r2
 8008e42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	695b      	ldr	r3, [r3, #20]
 8008e48:	693a      	ldr	r2, [r7, #16]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	699b      	ldr	r3, [r3, #24]
 8008e52:	693a      	ldr	r2, [r7, #16]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	685a      	ldr	r2, [r3, #4]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	697a      	ldr	r2, [r7, #20]
 8008e70:	621a      	str	r2, [r3, #32]
}
 8008e72:	46c0      	nop			@ (mov r8, r8)
 8008e74:	46bd      	mov	sp, r7
 8008e76:	b006      	add	sp, #24
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	46c0      	nop			@ (mov r8, r8)
 8008e7c:	fffeff8f 	.word	0xfffeff8f
 8008e80:	40012c00 	.word	0x40012c00
 8008e84:	40014400 	.word	0x40014400
 8008e88:	40014800 	.word	0x40014800
 8008e8c:	fffffeff 	.word	0xfffffeff
 8008e90:	fffffdff 	.word	0xfffffdff

08008e94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b086      	sub	sp, #24
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a1b      	ldr	r3, [r3, #32]
 8008ea2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6a1b      	ldr	r3, [r3, #32]
 8008ea8:	2210      	movs	r2, #16
 8008eaa:	4393      	bics	r3, r2
 8008eac:	001a      	movs	r2, r3
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	699b      	ldr	r3, [r3, #24]
 8008ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	4a2c      	ldr	r2, [pc, #176]	@ (8008f74 <TIM_OC2_SetConfig+0xe0>)
 8008ec2:	4013      	ands	r3, r2
 8008ec4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8008f78 <TIM_OC2_SetConfig+0xe4>)
 8008eca:	4013      	ands	r3, r2
 8008ecc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	021b      	lsls	r3, r3, #8
 8008ed4:	68fa      	ldr	r2, [r7, #12]
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	2220      	movs	r2, #32
 8008ede:	4393      	bics	r3, r2
 8008ee0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	011b      	lsls	r3, r3, #4
 8008ee8:	697a      	ldr	r2, [r7, #20]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a22      	ldr	r2, [pc, #136]	@ (8008f7c <TIM_OC2_SetConfig+0xe8>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d10d      	bne.n	8008f12 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	2280      	movs	r2, #128	@ 0x80
 8008efa:	4393      	bics	r3, r2
 8008efc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	697a      	ldr	r2, [r7, #20]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	2240      	movs	r2, #64	@ 0x40
 8008f0e:	4393      	bics	r3, r2
 8008f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a19      	ldr	r2, [pc, #100]	@ (8008f7c <TIM_OC2_SetConfig+0xe8>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d007      	beq.n	8008f2a <TIM_OC2_SetConfig+0x96>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a18      	ldr	r2, [pc, #96]	@ (8008f80 <TIM_OC2_SetConfig+0xec>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d003      	beq.n	8008f2a <TIM_OC2_SetConfig+0x96>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a17      	ldr	r2, [pc, #92]	@ (8008f84 <TIM_OC2_SetConfig+0xf0>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d113      	bne.n	8008f52 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	4a16      	ldr	r2, [pc, #88]	@ (8008f88 <TIM_OC2_SetConfig+0xf4>)
 8008f2e:	4013      	ands	r3, r2
 8008f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	4a15      	ldr	r2, [pc, #84]	@ (8008f8c <TIM_OC2_SetConfig+0xf8>)
 8008f36:	4013      	ands	r3, r2
 8008f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	695b      	ldr	r3, [r3, #20]
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	4313      	orrs	r3, r2
 8008f44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685a      	ldr	r2, [r3, #4]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	697a      	ldr	r2, [r7, #20]
 8008f6a:	621a      	str	r2, [r3, #32]
}
 8008f6c:	46c0      	nop			@ (mov r8, r8)
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	b006      	add	sp, #24
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	feff8fff 	.word	0xfeff8fff
 8008f78:	fffffcff 	.word	0xfffffcff
 8008f7c:	40012c00 	.word	0x40012c00
 8008f80:	40014400 	.word	0x40014400
 8008f84:	40014800 	.word	0x40014800
 8008f88:	fffffbff 	.word	0xfffffbff
 8008f8c:	fffff7ff 	.word	0xfffff7ff

08008f90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a1b      	ldr	r3, [r3, #32]
 8008fa4:	4a31      	ldr	r2, [pc, #196]	@ (800906c <TIM_OC3_SetConfig+0xdc>)
 8008fa6:	401a      	ands	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	69db      	ldr	r3, [r3, #28]
 8008fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	4a2d      	ldr	r2, [pc, #180]	@ (8009070 <TIM_OC3_SetConfig+0xe0>)
 8008fbc:	4013      	ands	r3, r2
 8008fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2203      	movs	r2, #3
 8008fc4:	4393      	bics	r3, r2
 8008fc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	68fa      	ldr	r2, [r7, #12]
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	4a27      	ldr	r2, [pc, #156]	@ (8009074 <TIM_OC3_SetConfig+0xe4>)
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	689b      	ldr	r3, [r3, #8]
 8008fde:	021b      	lsls	r3, r3, #8
 8008fe0:	697a      	ldr	r2, [r7, #20]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a23      	ldr	r2, [pc, #140]	@ (8009078 <TIM_OC3_SetConfig+0xe8>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d10d      	bne.n	800900a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	4a22      	ldr	r2, [pc, #136]	@ (800907c <TIM_OC3_SetConfig+0xec>)
 8008ff2:	4013      	ands	r3, r2
 8008ff4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	021b      	lsls	r3, r3, #8
 8008ffc:	697a      	ldr	r2, [r7, #20]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	4a1e      	ldr	r2, [pc, #120]	@ (8009080 <TIM_OC3_SetConfig+0xf0>)
 8009006:	4013      	ands	r3, r2
 8009008:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	4a1a      	ldr	r2, [pc, #104]	@ (8009078 <TIM_OC3_SetConfig+0xe8>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d007      	beq.n	8009022 <TIM_OC3_SetConfig+0x92>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	4a1b      	ldr	r2, [pc, #108]	@ (8009084 <TIM_OC3_SetConfig+0xf4>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d003      	beq.n	8009022 <TIM_OC3_SetConfig+0x92>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4a1a      	ldr	r2, [pc, #104]	@ (8009088 <TIM_OC3_SetConfig+0xf8>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d113      	bne.n	800904a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	4a19      	ldr	r2, [pc, #100]	@ (800908c <TIM_OC3_SetConfig+0xfc>)
 8009026:	4013      	ands	r3, r2
 8009028:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	4a18      	ldr	r2, [pc, #96]	@ (8009090 <TIM_OC3_SetConfig+0x100>)
 800902e:	4013      	ands	r3, r2
 8009030:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	4313      	orrs	r3, r2
 800903c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	699b      	ldr	r3, [r3, #24]
 8009042:	011b      	lsls	r3, r3, #4
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	4313      	orrs	r3, r2
 8009048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	693a      	ldr	r2, [r7, #16]
 800904e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	697a      	ldr	r2, [r7, #20]
 8009062:	621a      	str	r2, [r3, #32]
}
 8009064:	46c0      	nop			@ (mov r8, r8)
 8009066:	46bd      	mov	sp, r7
 8009068:	b006      	add	sp, #24
 800906a:	bd80      	pop	{r7, pc}
 800906c:	fffffeff 	.word	0xfffffeff
 8009070:	fffeff8f 	.word	0xfffeff8f
 8009074:	fffffdff 	.word	0xfffffdff
 8009078:	40012c00 	.word	0x40012c00
 800907c:	fffff7ff 	.word	0xfffff7ff
 8009080:	fffffbff 	.word	0xfffffbff
 8009084:	40014400 	.word	0x40014400
 8009088:	40014800 	.word	0x40014800
 800908c:	ffffefff 	.word	0xffffefff
 8009090:	ffffdfff 	.word	0xffffdfff

08009094 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b086      	sub	sp, #24
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6a1b      	ldr	r3, [r3, #32]
 80090a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6a1b      	ldr	r3, [r3, #32]
 80090a8:	4a24      	ldr	r2, [pc, #144]	@ (800913c <TIM_OC4_SetConfig+0xa8>)
 80090aa:	401a      	ands	r2, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	69db      	ldr	r3, [r3, #28]
 80090ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	4a20      	ldr	r2, [pc, #128]	@ (8009140 <TIM_OC4_SetConfig+0xac>)
 80090c0:	4013      	ands	r3, r2
 80090c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	4a1f      	ldr	r2, [pc, #124]	@ (8009144 <TIM_OC4_SetConfig+0xb0>)
 80090c8:	4013      	ands	r3, r2
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	021b      	lsls	r3, r3, #8
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	4a1b      	ldr	r2, [pc, #108]	@ (8009148 <TIM_OC4_SetConfig+0xb4>)
 80090dc:	4013      	ands	r3, r2
 80090de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	031b      	lsls	r3, r3, #12
 80090e6:	693a      	ldr	r2, [r7, #16]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a17      	ldr	r2, [pc, #92]	@ (800914c <TIM_OC4_SetConfig+0xb8>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d007      	beq.n	8009104 <TIM_OC4_SetConfig+0x70>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a16      	ldr	r2, [pc, #88]	@ (8009150 <TIM_OC4_SetConfig+0xbc>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d003      	beq.n	8009104 <TIM_OC4_SetConfig+0x70>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a15      	ldr	r2, [pc, #84]	@ (8009154 <TIM_OC4_SetConfig+0xc0>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d109      	bne.n	8009118 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	4a14      	ldr	r2, [pc, #80]	@ (8009158 <TIM_OC4_SetConfig+0xc4>)
 8009108:	4013      	ands	r3, r2
 800910a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	695b      	ldr	r3, [r3, #20]
 8009110:	019b      	lsls	r3, r3, #6
 8009112:	697a      	ldr	r2, [r7, #20]
 8009114:	4313      	orrs	r3, r2
 8009116:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	697a      	ldr	r2, [r7, #20]
 800911c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	68fa      	ldr	r2, [r7, #12]
 8009122:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	685a      	ldr	r2, [r3, #4]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	693a      	ldr	r2, [r7, #16]
 8009130:	621a      	str	r2, [r3, #32]
}
 8009132:	46c0      	nop			@ (mov r8, r8)
 8009134:	46bd      	mov	sp, r7
 8009136:	b006      	add	sp, #24
 8009138:	bd80      	pop	{r7, pc}
 800913a:	46c0      	nop			@ (mov r8, r8)
 800913c:	ffffefff 	.word	0xffffefff
 8009140:	feff8fff 	.word	0xfeff8fff
 8009144:	fffffcff 	.word	0xfffffcff
 8009148:	ffffdfff 	.word	0xffffdfff
 800914c:	40012c00 	.word	0x40012c00
 8009150:	40014400 	.word	0x40014400
 8009154:	40014800 	.word	0x40014800
 8009158:	ffffbfff 	.word	0xffffbfff

0800915c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b086      	sub	sp, #24
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a1b      	ldr	r3, [r3, #32]
 800916a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6a1b      	ldr	r3, [r3, #32]
 8009170:	4a21      	ldr	r2, [pc, #132]	@ (80091f8 <TIM_OC5_SetConfig+0x9c>)
 8009172:	401a      	ands	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	4a1d      	ldr	r2, [pc, #116]	@ (80091fc <TIM_OC5_SetConfig+0xa0>)
 8009188:	4013      	ands	r3, r2
 800918a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	68fa      	ldr	r2, [r7, #12]
 8009192:	4313      	orrs	r3, r2
 8009194:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	4a19      	ldr	r2, [pc, #100]	@ (8009200 <TIM_OC5_SetConfig+0xa4>)
 800919a:	4013      	ands	r3, r2
 800919c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	041b      	lsls	r3, r3, #16
 80091a4:	693a      	ldr	r2, [r7, #16]
 80091a6:	4313      	orrs	r3, r2
 80091a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a15      	ldr	r2, [pc, #84]	@ (8009204 <TIM_OC5_SetConfig+0xa8>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d007      	beq.n	80091c2 <TIM_OC5_SetConfig+0x66>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a14      	ldr	r2, [pc, #80]	@ (8009208 <TIM_OC5_SetConfig+0xac>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d003      	beq.n	80091c2 <TIM_OC5_SetConfig+0x66>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	4a13      	ldr	r2, [pc, #76]	@ (800920c <TIM_OC5_SetConfig+0xb0>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d109      	bne.n	80091d6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	4a0c      	ldr	r2, [pc, #48]	@ (80091f8 <TIM_OC5_SetConfig+0x9c>)
 80091c6:	4013      	ands	r3, r2
 80091c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	021b      	lsls	r3, r3, #8
 80091d0:	697a      	ldr	r2, [r7, #20]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	697a      	ldr	r2, [r7, #20]
 80091da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	685a      	ldr	r2, [r3, #4]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	621a      	str	r2, [r3, #32]
}
 80091f0:	46c0      	nop			@ (mov r8, r8)
 80091f2:	46bd      	mov	sp, r7
 80091f4:	b006      	add	sp, #24
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	fffeffff 	.word	0xfffeffff
 80091fc:	fffeff8f 	.word	0xfffeff8f
 8009200:	fffdffff 	.word	0xfffdffff
 8009204:	40012c00 	.word	0x40012c00
 8009208:	40014400 	.word	0x40014400
 800920c:	40014800 	.word	0x40014800

08009210 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b086      	sub	sp, #24
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a1b      	ldr	r3, [r3, #32]
 800921e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6a1b      	ldr	r3, [r3, #32]
 8009224:	4a22      	ldr	r2, [pc, #136]	@ (80092b0 <TIM_OC6_SetConfig+0xa0>)
 8009226:	401a      	ands	r2, r3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	4a1e      	ldr	r2, [pc, #120]	@ (80092b4 <TIM_OC6_SetConfig+0xa4>)
 800923c:	4013      	ands	r3, r2
 800923e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	021b      	lsls	r3, r3, #8
 8009246:	68fa      	ldr	r2, [r7, #12]
 8009248:	4313      	orrs	r3, r2
 800924a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	4a1a      	ldr	r2, [pc, #104]	@ (80092b8 <TIM_OC6_SetConfig+0xa8>)
 8009250:	4013      	ands	r3, r2
 8009252:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	051b      	lsls	r3, r3, #20
 800925a:	693a      	ldr	r2, [r7, #16]
 800925c:	4313      	orrs	r3, r2
 800925e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	4a16      	ldr	r2, [pc, #88]	@ (80092bc <TIM_OC6_SetConfig+0xac>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d007      	beq.n	8009278 <TIM_OC6_SetConfig+0x68>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	4a15      	ldr	r2, [pc, #84]	@ (80092c0 <TIM_OC6_SetConfig+0xb0>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d003      	beq.n	8009278 <TIM_OC6_SetConfig+0x68>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	4a14      	ldr	r2, [pc, #80]	@ (80092c4 <TIM_OC6_SetConfig+0xb4>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d109      	bne.n	800928c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	4a13      	ldr	r2, [pc, #76]	@ (80092c8 <TIM_OC6_SetConfig+0xb8>)
 800927c:	4013      	ands	r3, r2
 800927e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	695b      	ldr	r3, [r3, #20]
 8009284:	029b      	lsls	r3, r3, #10
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	4313      	orrs	r3, r2
 800928a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	697a      	ldr	r2, [r7, #20]
 8009290:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	68fa      	ldr	r2, [r7, #12]
 8009296:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	685a      	ldr	r2, [r3, #4]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	693a      	ldr	r2, [r7, #16]
 80092a4:	621a      	str	r2, [r3, #32]
}
 80092a6:	46c0      	nop			@ (mov r8, r8)
 80092a8:	46bd      	mov	sp, r7
 80092aa:	b006      	add	sp, #24
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	46c0      	nop			@ (mov r8, r8)
 80092b0:	ffefffff 	.word	0xffefffff
 80092b4:	feff8fff 	.word	0xfeff8fff
 80092b8:	ffdfffff 	.word	0xffdfffff
 80092bc:	40012c00 	.word	0x40012c00
 80092c0:	40014400 	.word	0x40014400
 80092c4:	40014800 	.word	0x40014800
 80092c8:	fffbffff 	.word	0xfffbffff

080092cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b086      	sub	sp, #24
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	60f8      	str	r0, [r7, #12]
 80092d4:	60b9      	str	r1, [r7, #8]
 80092d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	221f      	movs	r2, #31
 80092dc:	4013      	ands	r3, r2
 80092de:	2201      	movs	r2, #1
 80092e0:	409a      	lsls	r2, r3
 80092e2:	0013      	movs	r3, r2
 80092e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6a1b      	ldr	r3, [r3, #32]
 80092ea:	697a      	ldr	r2, [r7, #20]
 80092ec:	43d2      	mvns	r2, r2
 80092ee:	401a      	ands	r2, r3
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6a1a      	ldr	r2, [r3, #32]
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	211f      	movs	r1, #31
 80092fc:	400b      	ands	r3, r1
 80092fe:	6879      	ldr	r1, [r7, #4]
 8009300:	4099      	lsls	r1, r3
 8009302:	000b      	movs	r3, r1
 8009304:	431a      	orrs	r2, r3
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	621a      	str	r2, [r3, #32]
}
 800930a:	46c0      	nop			@ (mov r8, r8)
 800930c:	46bd      	mov	sp, r7
 800930e:	b006      	add	sp, #24
 8009310:	bd80      	pop	{r7, pc}
	...

08009314 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	223c      	movs	r2, #60	@ 0x3c
 8009322:	5c9b      	ldrb	r3, [r3, r2]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d101      	bne.n	800932c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009328:	2302      	movs	r3, #2
 800932a:	e050      	b.n	80093ce <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	223c      	movs	r2, #60	@ 0x3c
 8009330:	2101      	movs	r1, #1
 8009332:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	223d      	movs	r2, #61	@ 0x3d
 8009338:	2102      	movs	r1, #2
 800933a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a21      	ldr	r2, [pc, #132]	@ (80093d8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d108      	bne.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	4a20      	ldr	r2, [pc, #128]	@ (80093dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800935a:	4013      	ands	r3, r2
 800935c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	68fa      	ldr	r2, [r7, #12]
 8009364:	4313      	orrs	r3, r2
 8009366:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2270      	movs	r2, #112	@ 0x70
 800936c:	4393      	bics	r3, r2
 800936e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	4313      	orrs	r3, r2
 8009378:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a14      	ldr	r2, [pc, #80]	@ (80093d8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d00a      	beq.n	80093a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681a      	ldr	r2, [r3, #0]
 8009390:	2380      	movs	r3, #128	@ 0x80
 8009392:	05db      	lsls	r3, r3, #23
 8009394:	429a      	cmp	r2, r3
 8009396:	d004      	beq.n	80093a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4a10      	ldr	r2, [pc, #64]	@ (80093e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d10c      	bne.n	80093bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	2280      	movs	r2, #128	@ 0x80
 80093a6:	4393      	bics	r3, r2
 80093a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	68ba      	ldr	r2, [r7, #8]
 80093b0:	4313      	orrs	r3, r2
 80093b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68ba      	ldr	r2, [r7, #8]
 80093ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	223d      	movs	r2, #61	@ 0x3d
 80093c0:	2101      	movs	r1, #1
 80093c2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	223c      	movs	r2, #60	@ 0x3c
 80093c8:	2100      	movs	r1, #0
 80093ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80093cc:	2300      	movs	r3, #0
}
 80093ce:	0018      	movs	r0, r3
 80093d0:	46bd      	mov	sp, r7
 80093d2:	b004      	add	sp, #16
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	46c0      	nop			@ (mov r8, r8)
 80093d8:	40012c00 	.word	0x40012c00
 80093dc:	ff0fffff 	.word	0xff0fffff
 80093e0:	40000400 	.word	0x40000400

080093e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b082      	sub	sp, #8
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80093ec:	46c0      	nop			@ (mov r8, r8)
 80093ee:	46bd      	mov	sp, r7
 80093f0:	b002      	add	sp, #8
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b082      	sub	sp, #8
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093fc:	46c0      	nop			@ (mov r8, r8)
 80093fe:	46bd      	mov	sp, r7
 8009400:	b002      	add	sp, #8
 8009402:	bd80      	pop	{r7, pc}

08009404 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b082      	sub	sp, #8
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800940c:	46c0      	nop			@ (mov r8, r8)
 800940e:	46bd      	mov	sp, r7
 8009410:	b002      	add	sp, #8
 8009412:	bd80      	pop	{r7, pc}

08009414 <memset>:
 8009414:	0003      	movs	r3, r0
 8009416:	1882      	adds	r2, r0, r2
 8009418:	4293      	cmp	r3, r2
 800941a:	d100      	bne.n	800941e <memset+0xa>
 800941c:	4770      	bx	lr
 800941e:	7019      	strb	r1, [r3, #0]
 8009420:	3301      	adds	r3, #1
 8009422:	e7f9      	b.n	8009418 <memset+0x4>

08009424 <__libc_init_array>:
 8009424:	b570      	push	{r4, r5, r6, lr}
 8009426:	2600      	movs	r6, #0
 8009428:	4c0c      	ldr	r4, [pc, #48]	@ (800945c <__libc_init_array+0x38>)
 800942a:	4d0d      	ldr	r5, [pc, #52]	@ (8009460 <__libc_init_array+0x3c>)
 800942c:	1b64      	subs	r4, r4, r5
 800942e:	10a4      	asrs	r4, r4, #2
 8009430:	42a6      	cmp	r6, r4
 8009432:	d109      	bne.n	8009448 <__libc_init_array+0x24>
 8009434:	2600      	movs	r6, #0
 8009436:	f000 f823 	bl	8009480 <_init>
 800943a:	4c0a      	ldr	r4, [pc, #40]	@ (8009464 <__libc_init_array+0x40>)
 800943c:	4d0a      	ldr	r5, [pc, #40]	@ (8009468 <__libc_init_array+0x44>)
 800943e:	1b64      	subs	r4, r4, r5
 8009440:	10a4      	asrs	r4, r4, #2
 8009442:	42a6      	cmp	r6, r4
 8009444:	d105      	bne.n	8009452 <__libc_init_array+0x2e>
 8009446:	bd70      	pop	{r4, r5, r6, pc}
 8009448:	00b3      	lsls	r3, r6, #2
 800944a:	58eb      	ldr	r3, [r5, r3]
 800944c:	4798      	blx	r3
 800944e:	3601      	adds	r6, #1
 8009450:	e7ee      	b.n	8009430 <__libc_init_array+0xc>
 8009452:	00b3      	lsls	r3, r6, #2
 8009454:	58eb      	ldr	r3, [r5, r3]
 8009456:	4798      	blx	r3
 8009458:	3601      	adds	r6, #1
 800945a:	e7f2      	b.n	8009442 <__libc_init_array+0x1e>
 800945c:	0800958c 	.word	0x0800958c
 8009460:	0800958c 	.word	0x0800958c
 8009464:	08009590 	.word	0x08009590
 8009468:	0800958c 	.word	0x0800958c

0800946c <memcpy>:
 800946c:	2300      	movs	r3, #0
 800946e:	b510      	push	{r4, lr}
 8009470:	429a      	cmp	r2, r3
 8009472:	d100      	bne.n	8009476 <memcpy+0xa>
 8009474:	bd10      	pop	{r4, pc}
 8009476:	5ccc      	ldrb	r4, [r1, r3]
 8009478:	54c4      	strb	r4, [r0, r3]
 800947a:	3301      	adds	r3, #1
 800947c:	e7f8      	b.n	8009470 <memcpy+0x4>
	...

08009480 <_init>:
 8009480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009482:	46c0      	nop			@ (mov r8, r8)
 8009484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009486:	bc08      	pop	{r3}
 8009488:	469e      	mov	lr, r3
 800948a:	4770      	bx	lr

0800948c <_fini>:
 800948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948e:	46c0      	nop			@ (mov r8, r8)
 8009490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009492:	bc08      	pop	{r3}
 8009494:	469e      	mov	lr, r3
 8009496:	4770      	bx	lr
