<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='946' type='llvm::SDValue llvm::AArch64TargetLowering::LowerFixedLengthVectorLoadToSVE(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4422' u='c' c='_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16839' ll='16856' type='llvm::SDValue llvm::AArch64TargetLowering::LowerFixedLengthVectorLoadToSVE(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16838'>// Convert all fixed length vector loads larger than NEON to masked_loads.</doc>
