SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,lift_mot_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_11_6|N_17_inferred_clock,lift_mot_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
2,lift_mot_if_0.sync_cntr[1:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
3,lift_mot_if_0.act_test_duration[15:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
4,lift_mot_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_11_6|N_17_inferred_clock,lift_mot_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
5,lift_mot_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
6,lift_mot_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
7,lift_mot_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
8,lift_mot_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
9,lift_mot_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
10,lift_mot_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
11,lift_mot_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
12,lift_mot_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
13,lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_11_6|N_17_inferred_clock,top|FPGA_100M_CLK,lift_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
14,gantry_brk3_ret_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_11_5|N_17_inferred_clock,gantry_brk3_ret_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
15,gantry_brk3_ret_if_0.sync_cntr[1:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
16,gantry_brk3_ret_if_0.act_test_duration[15:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
17,gantry_brk3_ret_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_11_5|N_17_inferred_clock,gantry_brk3_ret_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
18,gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
19,gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
20,gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
21,gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.ENABLE_SYNC,CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
22,gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.start_timer[1:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
23,gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
24,gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down,CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
25,gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.sPWM[3:1],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.brk_pwm_param[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
26,gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
27,gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
28,gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
29,gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
30,gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
31,gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
32,gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_11_5|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
33,gantry_brk2_ret_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_11_4|N_17_inferred_clock,gantry_brk2_ret_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
34,gantry_brk2_ret_if_0.sync_cntr[1:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
35,gantry_brk2_ret_if_0.act_test_duration[15:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
36,gantry_brk2_ret_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_11_4|N_17_inferred_clock,gantry_brk2_ret_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
37,gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
38,gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
39,gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
40,gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.ENABLE_SYNC,CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
41,gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.start_timer[1:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
42,gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
43,gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down,CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
44,gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.sPWM[3:1],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.brk_pwm_param[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
45,gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
46,gantry_brk2_ret_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
47,gantry_brk2_ret_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
48,gantry_brk2_ret_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
49,gantry_brk2_ret_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
50,gantry_brk2_ret_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
51,gantry_brk2_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_11_4|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
52,gantry_brk1_ret_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_11_3|N_17_inferred_clock,gantry_brk1_ret_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
53,gantry_brk1_ret_if_0.sync_cntr[1:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
54,gantry_brk1_ret_if_0.act_test_duration[15:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
55,gantry_brk1_ret_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_11_3|N_17_inferred_clock,gantry_brk1_ret_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
56,gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
57,gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
58,gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
59,gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.ENABLE_SYNC,CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
60,gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.start_timer[1:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
61,gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
62,gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down,CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
63,gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.sPWM[3:1],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.brk_pwm_param[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
64,gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
65,gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
66,gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
67,gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
68,gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
69,gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
70,gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_11_3|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_ret_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
71,gantry_brk3_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_11_2|N_17_inferred_clock,gantry_brk3_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
72,gantry_brk3_if_0.sync_cntr[1:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
73,gantry_brk3_if_0.act_test_duration[15:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
74,gantry_brk3_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_11_2|N_17_inferred_clock,gantry_brk3_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
75,gantry_brk3_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
76,gantry_brk3_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
77,gantry_brk3_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
78,gantry_brk3_if_0.pwm_0.i_brk_pwm.ENABLE_SYNC,CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
79,gantry_brk3_if_0.pwm_0.i_brk_pwm.start_timer[1:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
80,gantry_brk3_if_0.pwm_0.i_brk_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
81,gantry_brk3_if_0.pwm_0.i_brk_pwm.down,CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
82,gantry_brk3_if_0.pwm_0.i_brk_pwm.sPWM[3:1],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.brk_pwm_param[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
83,gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
84,gantry_brk3_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
85,gantry_brk3_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
86,gantry_brk3_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
87,gantry_brk3_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
88,gantry_brk3_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
89,gantry_brk3_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_11_2|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk3_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
90,gantry_brk2_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_11_1|N_17_inferred_clock,gantry_brk2_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
91,gantry_brk2_if_0.sync_cntr[1:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
92,gantry_brk2_if_0.act_test_duration[15:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
93,gantry_brk2_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_11_1|N_17_inferred_clock,gantry_brk2_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
94,gantry_brk2_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
95,gantry_brk2_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
96,gantry_brk2_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
97,gantry_brk2_if_0.pwm_0.i_brk_pwm.ENABLE_SYNC,CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
98,gantry_brk2_if_0.pwm_0.i_brk_pwm.start_timer[1:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
99,gantry_brk2_if_0.pwm_0.i_brk_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
100,gantry_brk2_if_0.pwm_0.i_brk_pwm.down,CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
101,gantry_brk2_if_0.pwm_0.i_brk_pwm.sPWM[3:1],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.brk_pwm_param[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
102,gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
103,gantry_brk2_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
104,gantry_brk2_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
105,gantry_brk2_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
106,gantry_brk2_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
107,gantry_brk2_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
108,gantry_brk2_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_11_1|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk2_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
109,gantry_brk1_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_11_0|N_17_inferred_clock,gantry_brk1_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
110,gantry_brk1_if_0.sync_cntr[1:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
111,gantry_brk1_if_0.act_test_duration[15:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
112,gantry_brk1_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_11_0|N_17_inferred_clock,gantry_brk1_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
113,gantry_brk1_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
114,gantry_brk1_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
115,gantry_brk1_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
116,gantry_brk1_if_0.pwm_0.i_brk_pwm.ENABLE_SYNC,CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
117,gantry_brk1_if_0.pwm_0.i_brk_pwm.start_timer[1:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
118,gantry_brk1_if_0.pwm_0.i_brk_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
119,gantry_brk1_if_0.pwm_0.i_brk_pwm.down,CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
120,gantry_brk1_if_0.pwm_0.i_brk_pwm.sPWM[3:1],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.brk_pwm_param[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
121,gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
122,gantry_brk1_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
123,gantry_brk1_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
124,gantry_brk1_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
125,gantry_brk1_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
126,gantry_brk1_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
127,gantry_brk1_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_11_0|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_brk1_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
128,gantry_mot_if_0.pwm_status[23:8],top|FPGA_100M_CLK,CLOCK_DIV_10|N_17_inferred_clock,gantry_mot_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
129,gantry_mot_if_0.sync_cntr[1:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
130,gantry_mot_if_0.act_test_duration[15:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
131,gantry_mot_if_0.state[2:0],top|FPGA_100M_CLK,CLOCK_DIV_10|N_17_inferred_clock,gantry_mot_if_0.act_test_duration[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
132,gantry_mot_if_0.pwm_0.valid_mot_pwm_param01[8:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.mot_pwm_param01[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
133,gantry_mot_if_0.pwm_0.valid_mot_pwm_param23[8:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.mot_pwm_param23[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
134,gantry_mot_if_0.pwm_0.valid_mot_pwm_param45[8:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.mot_pwm_param45[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
135,gantry_mot_if_0.pwm_0.i_mot_pwm.ENABLE_SYNC,CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
136,gantry_mot_if_0.pwm_0.i_mot_pwm.start_timer[1:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.pwm_config[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
137,gantry_mot_if_0.pwm_0.i_mot_pwm.ENABLE_CNTR[1:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
138,gantry_mot_if_0.pwm_0.i_mot_pwm.down,CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
139,gantry_mot_if_0.pwm_0.i_mot_pwm.sPWM[3:1],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
140,gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8:0],CLOCK_DIV_10|N_17_inferred_clock,top|FPGA_100M_CLK,gantry_mot_if_0.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
141,dac_0.data_out[23:0],CLOCK_DIV_9|N_17_inferred_clock,top|FPGA_100M_CLK,dac_0.opb_fifo_inst.mem[23:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
142,dac_0.opb_fifo_inst.wq1_rgray[4:0],top|FPGA_100M_CLK,CLOCK_DIV_9|N_17_inferred_clock,dac_0.opb_fifo_inst.rbin[4:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
143,dac_0.opb_fifo_inst.rq1_wgray[4:0],CLOCK_DIV_9|N_17_inferred_clock,top|FPGA_100M_CLK,dac_0.opb_fifo_inst.wbin[4:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
144,adc_0.OPB_DO_1[15:0],top|FPGA_100M_CLK,ADC_ADS8864_IF|ram_wr_clk_inferred_clock,adc_0.data_in_ram.ram[15:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
145,adc_0.data_in_ram.ram[15:0],ADC_ADS8864_IF|ram_wr_clk_inferred_clock,top|FPGA_100M_CLK,adc_0.ram_wr_pt[9:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
146,osc_counter_0.resetb,top|FPGA_100M_CLK,top|DBUG_HEADER10,osc_counter_0.cntr_trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
147,osc_counter_0.startb,top|FPGA_100M_CLK,top|DBUG_HEADER10,osc_counter_0.cntr_trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
148,osc_counter_0.count_data[15:0],top|FPGA_100M_CLK,top|DBUG_HEADER10,osc_counter_0.cntr_trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
149,osc_counter_0.opb_fifo_inst.wq1_rgray[2:0],top|FPGA_100M_CLK,top|DBUG_HEADER10,osc_counter_0.opb_fifo_inst.rbin[2:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
150,osc_counter_0.opb_fifo_inst.rq1_wgray[2:0],top|DBUG_HEADER10,top|FPGA_100M_CLK,osc_counter_0.opb_fifo_inst.wbin[2:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
151,cmd_server_0.opb_emu_target_inst.msg_write_inst.tx_data[31:0],top|FPGA_100M_CLK,CLOCK_DIV_9|N_17_inferred_clock,dac_0.data_in_ram.ram[23:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.