// Seed: 952724677
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  logic [7:0] id_3, id_4;
  uwire id_5;
  assign id_3[1'd0] = 1'b0;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri1 id_4
    , id_21,
    output logic id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11,
    output wor id_12,
    output tri id_13,
    input wand id_14,
    input supply1 id_15,
    output uwire id_16,
    input wand id_17,
    input supply1 id_18,
    input supply1 id_19
);
  wire id_22;
  task id_23;
  endtask
  supply1 id_24 = 1'd0;
  assign id_16 = 1;
  assign id_24 = 1;
  always_latch id_5 = @(posedge 1) 1;
  module_0 modCall_1 (
      id_2,
      id_18
  );
endmodule : SymbolIdentifier
