    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; nex
nex__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
nex__0__MASK EQU 0x80
nex__0__PC EQU CYREG_PRT1_PC7
nex__0__PORT EQU 1
nex__0__SHIFT EQU 7
nex__AG EQU CYREG_PRT1_AG
nex__AMUX EQU CYREG_PRT1_AMUX
nex__BIE EQU CYREG_PRT1_BIE
nex__BIT_MASK EQU CYREG_PRT1_BIT_MASK
nex__BYP EQU CYREG_PRT1_BYP
nex__CTL EQU CYREG_PRT1_CTL
nex__DM0 EQU CYREG_PRT1_DM0
nex__DM1 EQU CYREG_PRT1_DM1
nex__DM2 EQU CYREG_PRT1_DM2
nex__DR EQU CYREG_PRT1_DR
nex__INP_DIS EQU CYREG_PRT1_INP_DIS
nex__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
nex__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
nex__LCD_EN EQU CYREG_PRT1_LCD_EN
nex__MASK EQU 0x80
nex__PORT EQU 1
nex__PRT EQU CYREG_PRT1_PRT
nex__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
nex__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
nex__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
nex__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
nex__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
nex__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
nex__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
nex__PS EQU CYREG_PRT1_PS
nex__SHIFT EQU 7
nex__SLW EQU CYREG_PRT1_SLW

; cross
cross__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
cross__0__MASK EQU 0x80
cross__0__PC EQU CYREG_PRT2_PC7
cross__0__PORT EQU 2
cross__0__SHIFT EQU 7
cross__AG EQU CYREG_PRT2_AG
cross__AMUX EQU CYREG_PRT2_AMUX
cross__BIE EQU CYREG_PRT2_BIE
cross__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cross__BYP EQU CYREG_PRT2_BYP
cross__CTL EQU CYREG_PRT2_CTL
cross__DM0 EQU CYREG_PRT2_DM0
cross__DM1 EQU CYREG_PRT2_DM1
cross__DM2 EQU CYREG_PRT2_DM2
cross__DR EQU CYREG_PRT2_DR
cross__INP_DIS EQU CYREG_PRT2_INP_DIS
cross__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cross__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cross__LCD_EN EQU CYREG_PRT2_LCD_EN
cross__MASK EQU 0x80
cross__PORT EQU 2
cross__PRT EQU CYREG_PRT2_PRT
cross__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cross__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cross__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cross__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cross__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cross__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cross__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cross__PS EQU CYREG_PRT2_PS
cross__SHIFT EQU 7
cross__SLW EQU CYREG_PRT2_SLW

; pantallaLCD_LCDPort
pantallaLCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
pantallaLCD_LCDPort__0__MASK EQU 0x01
pantallaLCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
pantallaLCD_LCDPort__0__PORT EQU 2
pantallaLCD_LCDPort__0__SHIFT EQU 0
pantallaLCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
pantallaLCD_LCDPort__1__MASK EQU 0x02
pantallaLCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
pantallaLCD_LCDPort__1__PORT EQU 2
pantallaLCD_LCDPort__1__SHIFT EQU 1
pantallaLCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
pantallaLCD_LCDPort__2__MASK EQU 0x04
pantallaLCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
pantallaLCD_LCDPort__2__PORT EQU 2
pantallaLCD_LCDPort__2__SHIFT EQU 2
pantallaLCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
pantallaLCD_LCDPort__3__MASK EQU 0x08
pantallaLCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
pantallaLCD_LCDPort__3__PORT EQU 2
pantallaLCD_LCDPort__3__SHIFT EQU 3
pantallaLCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
pantallaLCD_LCDPort__4__MASK EQU 0x10
pantallaLCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
pantallaLCD_LCDPort__4__PORT EQU 2
pantallaLCD_LCDPort__4__SHIFT EQU 4
pantallaLCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
pantallaLCD_LCDPort__5__MASK EQU 0x20
pantallaLCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
pantallaLCD_LCDPort__5__PORT EQU 2
pantallaLCD_LCDPort__5__SHIFT EQU 5
pantallaLCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
pantallaLCD_LCDPort__6__MASK EQU 0x40
pantallaLCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
pantallaLCD_LCDPort__6__PORT EQU 2
pantallaLCD_LCDPort__6__SHIFT EQU 6
pantallaLCD_LCDPort__AG EQU CYREG_PRT2_AG
pantallaLCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
pantallaLCD_LCDPort__BIE EQU CYREG_PRT2_BIE
pantallaLCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pantallaLCD_LCDPort__BYP EQU CYREG_PRT2_BYP
pantallaLCD_LCDPort__CTL EQU CYREG_PRT2_CTL
pantallaLCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
pantallaLCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
pantallaLCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
pantallaLCD_LCDPort__DR EQU CYREG_PRT2_DR
pantallaLCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
pantallaLCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pantallaLCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pantallaLCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
pantallaLCD_LCDPort__MASK EQU 0x7F
pantallaLCD_LCDPort__PORT EQU 2
pantallaLCD_LCDPort__PRT EQU CYREG_PRT2_PRT
pantallaLCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pantallaLCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pantallaLCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pantallaLCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pantallaLCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pantallaLCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pantallaLCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pantallaLCD_LCDPort__PS EQU CYREG_PRT2_PS
pantallaLCD_LCDPort__SHIFT EQU 0
pantallaLCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Status_Reg_Error
Status_Reg_Error_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_Error_sts_sts_reg__0__POS EQU 0
Status_Reg_Error_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_Error_sts_sts_reg__1__POS EQU 1
Status_Reg_Error_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Status_Reg_Error_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Status_Reg_Error_sts_sts_reg__MASK EQU 0x03
Status_Reg_Error_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
Status_Reg_Error_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_Error_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_Error_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Status_Reg_Error_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_Error_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_Error_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

; Control_Reg_Clock
Control_Reg_Clock_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Clock_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Clock_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Control_Reg_Clock_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Clock_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Clock_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Clock_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Clock_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Clock_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Clock_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Clock_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Clock_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Control_Reg_Clock_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Control_Reg_Clock_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Reg_Clock_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Control_Reg_Clock_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Reg_Clock_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_Clock_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Reg_Clock_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Reg_Clock_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; Status_Reg_LastStep
Status_Reg_LastStep_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_LastStep_sts_sts_reg__0__POS EQU 0
Status_Reg_LastStep_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_LastStep_sts_sts_reg__1__POS EQU 1
Status_Reg_LastStep_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Status_Reg_LastStep_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Status_Reg_LastStep_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_LastStep_sts_sts_reg__2__POS EQU 2
Status_Reg_LastStep_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_LastStep_sts_sts_reg__3__POS EQU 3
Status_Reg_LastStep_sts_sts_reg__MASK EQU 0x0F
Status_Reg_LastStep_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB12_MSK
Status_Reg_LastStep_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Status_Reg_LastStep_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB12_ST

; Control_Reg_NextStep
Control_Reg_NextStep_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_NextStep_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_NextStep_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_NextStep_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_NextStep_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_NextStep_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_NextStep_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_NextStep_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_NextStep_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_NextStep_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Control_Reg_NextStep_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_NextStep_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_NextStep_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_NextStep_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_NextStep_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_NextStep_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_NextStep_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_NextStep_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; Status_Reg_CurrentStep
Status_Reg_CurrentStep_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_CurrentStep_sts_sts_reg__0__POS EQU 0
Status_Reg_CurrentStep_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_CurrentStep_sts_sts_reg__1__POS EQU 1
Status_Reg_CurrentStep_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Status_Reg_CurrentStep_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Status_Reg_CurrentStep_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_CurrentStep_sts_sts_reg__2__POS EQU 2
Status_Reg_CurrentStep_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_CurrentStep_sts_sts_reg__3__POS EQU 3
Status_Reg_CurrentStep_sts_sts_reg__MASK EQU 0x0F
Status_Reg_CurrentStep_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB11_MSK
Status_Reg_CurrentStep_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Status_Reg_CurrentStep_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Status_Reg_CurrentStep_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Status_Reg_CurrentStep_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Status_Reg_CurrentStep_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Status_Reg_CurrentStep_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB11_ST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
