module partsel_00460(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [3:30] x4;
  wire [30:3] x5;
  wire signed [29:7] x6;
  wire signed [25:7] x7;
  wire [5:25] x8;
  wire signed [3:30] x9;
  wire signed [27:6] x10;
  wire signed [24:5] x11;
  wire [7:24] x12;
  wire signed [27:2] x13;
  wire [30:5] x14;
  wire [30:7] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [7:29] p0 = 948516377;
  localparam signed [26:2] p1 = 226355073;
  localparam signed [5:30] p2 = 96732413;
  localparam [31:1] p3 = 177083704;
  assign x4 = x0[11];
  assign x5 = (!ctrl[1] || !ctrl[0] || !ctrl[3] ? x2[9] : x0[10 + s3]);
  assign x6 = x2[3 + s0 +: 4];
  assign x7 = p0;
  assign x8 = x7[11 +: 2];
  assign x9 = x4;
  assign x10 = (x0[13 + s0 -: 6] & p0[8 +: 1]);
  assign x11 = ((p1 | (ctrl[1] || ctrl[2] || !ctrl[1] ? p1[19 + s1] : p2)) - p2[14 + s2]);
  assign x12 = x6;
  assign x13 = x6;
  assign x14 = p1;
  assign x15 = (x4[23] & x9[15]);
  assign y0 = p1[9 +: 4];
  assign y1 = (ctrl[0] || !ctrl[0] || ctrl[2] ? x8[20 -: 4] : x5[27 + s1 -: 2]);
  assign y2 = (p3 & {2{(x2[14 +: 2] | x5[24 + s0 -: 3])}});
  assign y3 = {2{((({((x6[14] + x2[11]) - (x7[21] - (p1[18 -: 3] - p1[20]))), (x3[22] - x3[16 -: 3])} + (p1[22 + s0 +: 2] & p0[11])) & (!ctrl[1] && !ctrl[1] || !ctrl[3] ? (p0[14] | x6[9]) : p3[14 + s3])) ^ (p0 & p2))}};
endmodule
