#   step REPORT : Synthesizing module : mss_bus_switch_dw512_slv
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2pack_0000
#   step REPORT : Synthesizing module : mss_bus_switch_ibpx2ibpy_0000_0000
#   step REPORT : Synthesizing module : mss_bus_switch_ibp_cwbind_0000_0000
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_dw512_slv
#   step REPORT : [39.350] Instance count of module mss_bus_switch_dw512_slv is 1
#   step REPORT : [6.1691] Total net count: 40040
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 527
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1695] 5-input LUTs: 6
#   step REPORT : [6.1695] 6-input LUTs: 2
#   step REPORT : [6.1696] Total LUT area: 540
#   step REPORT : [6.1697] +CSA LUTs: 526
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.022 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_dw512_slv' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                1066 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                9306 |                  10 |                   0 |                   0 |                   0 || mss_bus_switch_dw512_slv
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_dw512_slv' to 'edif/mss_bus_switch_dw512_slv/mss_bus_switch_dw512_slv.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_dw512_slv/mss_bus_switch_dw512_slv.edf.gz'
#   step SERIALIZE : #bytes in: 2403094, #bytes out: 370506, compression ratio: 6.485979
#   step REPORT : [87.28] Resource usage for mss_bus_switch_dw512_slv: 1.592s 64.0M
