

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul 14 15:00:09 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wsp2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2" [patchMaker.cpp:23]   --->   Operation 5 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1" [patchMaker.cpp:23]   --->   Operation 6 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp2_read, i4 0" [patchMaker.cpp:23]   --->   Operation 7 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i3 %wsp2_read" [patchMaker.cpp:23]   --->   Operation 8 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_171_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln23, i6 0" [patchMaker.cpp:23]   --->   Operation 9 'bitconcatenate' 'tmp_171_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %tmp" [patchMaker.cpp:23]   --->   Operation 10 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%sub_ln23 = sub i8 %tmp_171_cast, i8 %zext_ln23" [patchMaker.cpp:23]   --->   Operation 11 'sub' 'sub_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%or_ln23 = or i8 %sub_ln23, i8 2" [patchMaker.cpp:23]   --->   Operation 12 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i8 %or_ln23" [patchMaker.cpp:23]   --->   Operation 13 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_6 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_6" [patchMaker.cpp:23]   --->   Operation 14 'getelementptr' 'patches_superpoints_31_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp1_read, i4 0" [patchMaker.cpp:23]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i3 %wsp1_read" [patchMaker.cpp:23]   --->   Operation 16 'trunc' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_175_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln23_5, i6 0" [patchMaker.cpp:23]   --->   Operation 17 'bitconcatenate' 'tmp_175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i7 %tmp_s" [patchMaker.cpp:23]   --->   Operation 18 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%sub_ln23_7 = sub i8 %tmp_175_cast, i8 %zext_ln23_8" [patchMaker.cpp:23]   --->   Operation 19 'sub' 'sub_ln23_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln23_5 = or i8 %sub_ln23_7, i8 2" [patchMaker.cpp:23]   --->   Operation 20 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i8 %or_ln23_5" [patchMaker.cpp:23]   --->   Operation 21 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_9" [patchMaker.cpp:23]   --->   Operation 22 'getelementptr' 'patches_superpoints_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i8 %patches_superpoints_31_addr" [patchMaker.cpp:23]   --->   Operation 23 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_1 : Operation 24 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_3 = load i8 %patches_superpoints_31_addr_6" [patchMaker.cpp:23]   --->   Operation 24 'load' 'patches_superpoints_31_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln23_4 = or i7 %tmp, i7 15" [patchMaker.cpp:23]   --->   Operation 25 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_173_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %or_ln23_4" [patchMaker.cpp:23]   --->   Operation 26 'bitconcatenate' 'tmp_173_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i7 %or_ln23_4" [patchMaker.cpp:23]   --->   Operation 27 'trunc' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln23_4, i2 0" [patchMaker.cpp:23]   --->   Operation 28 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_6 = sub i8 %p_shl3_cast, i8 %tmp_173_cast" [patchMaker.cpp:23]   --->   Operation 29 'sub' 'sub_ln23_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 30 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23 = add i8 %sub_ln23_6, i8 2" [patchMaker.cpp:23]   --->   Operation 30 'add' 'add_ln23' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i8 %add_ln23" [patchMaker.cpp:23]   --->   Operation 31 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_7 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_7" [patchMaker.cpp:23]   --->   Operation 32 'getelementptr' 'patches_superpoints_31_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln23_6 = or i7 %tmp_s, i7 15" [patchMaker.cpp:23]   --->   Operation 33 'or' 'or_ln23_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_177_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %or_ln23_6" [patchMaker.cpp:23]   --->   Operation 34 'bitconcatenate' 'tmp_177_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = trunc i7 %or_ln23_6" [patchMaker.cpp:23]   --->   Operation 35 'trunc' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln23_6, i2 0" [patchMaker.cpp:23]   --->   Operation 36 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_8 = sub i8 %p_shl_cast, i8 %tmp_177_cast" [patchMaker.cpp:23]   --->   Operation 37 'sub' 'sub_ln23_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 38 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_2 = add i8 %sub_ln23_8, i8 2" [patchMaker.cpp:23]   --->   Operation 38 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i8 %add_ln23_2" [patchMaker.cpp:23]   --->   Operation 39 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_8 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_10" [patchMaker.cpp:23]   --->   Operation 40 'getelementptr' 'patches_superpoints_31_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i8 %patches_superpoints_31_addr" [patchMaker.cpp:23]   --->   Operation 41 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 42 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_3 = load i8 %patches_superpoints_31_addr_6" [patchMaker.cpp:23]   --->   Operation 42 'load' 'patches_superpoints_31_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%sub_ln23_9 = sub i64 %patches_superpoints_31_load, i64 %patches_superpoints_31_load_3" [patchMaker.cpp:23]   --->   Operation 43 'sub' 'sub_ln23_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln23_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 44 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_4 = load i8 %patches_superpoints_31_addr_8" [patchMaker.cpp:23]   --->   Operation 45 'load' 'patches_superpoints_31_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 46 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_5 = load i8 %patches_superpoints_31_addr_7" [patchMaker.cpp:23]   --->   Operation 46 'load' 'patches_superpoints_31_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 47 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln23_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 47 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 48 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 49 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i64 %data_V"   --->   Operation 50 'trunc' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_207, i1 0"   --->   Operation 51 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 52 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_206" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 53 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 54 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 55 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_206"   --->   Operation 56 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 57 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 58 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 59 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 60 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 61 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V_19 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 62 'shl' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 63 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%zext_ln662 = zext i1 %tmp_201"   --->   Operation 64 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_135 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_19, i32 53, i32 116"   --->   Operation 65 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_135"   --->   Operation 66 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:23]   --->   Operation 67 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_4 = load i8 %patches_superpoints_31_addr_8" [patchMaker.cpp:23]   --->   Operation 68 'load' 'patches_superpoints_31_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_3 : Operation 69 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_5 = load i8 %patches_superpoints_31_addr_7" [patchMaker.cpp:23]   --->   Operation 69 'load' 'patches_superpoints_31_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%sub_ln23_10 = sub i64 %patches_superpoints_31_load_4, i64 %patches_superpoints_31_load_5" [patchMaker.cpp:23]   --->   Operation 70 'sub' 'sub_ln23_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (4.65ns)   --->   "%dc_14 = sitodp i64 %sub_ln23_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 71 'sitodp' 'dc_14' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.93>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (4.65ns)   --->   "%dc_14 = sitodp i64 %sub_ln23_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 73 'sitodp' 'dc_14' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%data_V_15 = bitcast i64 %dc_14" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 74 'bitcast' 'data_V_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_15, i32 52, i32 62"   --->   Operation 75 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i64 %data_V_15"   --->   Operation 76 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%mantissa_7 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_209, i1 0"   --->   Operation 77 'bitconcatenate' 'mantissa_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i54 %mantissa_7" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 78 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln510_3 = zext i11 %tmp_208" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 79 'zext' 'zext_ln510_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.73ns)   --->   "%add_ln510_3 = add i12 %zext_ln510_3, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 80 'add' 'add_ln510_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%isNeg_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_3, i32 11"   --->   Operation 81 'bitselect' 'isNeg_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%sub_ln1311_6 = sub i11 1023, i11 %tmp_208"   --->   Operation 82 'sub' 'sub_ln1311_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1311_7 = sext i11 %sub_ln1311_6"   --->   Operation 83 'sext' 'sext_ln1311_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.29ns)   --->   "%ush_7 = select i1 %isNeg_7, i12 %sext_ln1311_7, i12 %add_ln510_3"   --->   Operation 84 'select' 'ush_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_cast_cast_cast = sext i12 %ush_7"   --->   Operation 85 'sext' 'sh_prom_i_i_i_i_i59_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i59_cast_cast_cast"   --->   Operation 86 'zext' 'sh_prom_i_i_i_i_i59_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%r_V_20 = lshr i169 %zext_ln15_7, i169 %sh_prom_i_i_i_i_i59_cast_cast_cast_cast"   --->   Operation 87 'lshr' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%r_V_21 = shl i169 %zext_ln15_7, i169 %sh_prom_i_i_i_i_i59_cast_cast_cast_cast"   --->   Operation 88 'shl' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_20, i32 53"   --->   Operation 89 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%zext_ln662_7 = zext i1 %tmp_205"   --->   Operation 90 'zext' 'zext_ln662_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%tmp_137 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_21, i32 53, i32 116"   --->   Operation 91 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%val_7 = select i1 %isNeg_7, i64 %zext_ln662_7, i64 %tmp_137"   --->   Operation 92 'select' 'val_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23_2 = icmp_slt  i64 %val_7, i64 100" [patchMaker.cpp:23]   --->   Operation 93 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.12ns)   --->   "%and_ln23 = and i1 %icmp_ln23, i1 %icmp_ln23_2" [patchMaker.cpp:23]   --->   Operation 94 'and' 'and_ln23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i1 %and_ln23" [patchMaker.cpp:23]   --->   Operation 95 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp2_read                               (read          ) [ 00000]
wsp1_read                               (read          ) [ 00000]
tmp                                     (bitconcatenate) [ 00100]
trunc_ln23                              (trunc         ) [ 00000]
tmp_171_cast                            (bitconcatenate) [ 00000]
zext_ln23                               (zext          ) [ 00000]
sub_ln23                                (sub           ) [ 00000]
or_ln23                                 (or            ) [ 00000]
zext_ln23_6                             (zext          ) [ 00000]
patches_superpoints_31_addr_6           (getelementptr ) [ 00100]
tmp_s                                   (bitconcatenate) [ 00100]
trunc_ln23_5                            (trunc         ) [ 00000]
tmp_175_cast                            (bitconcatenate) [ 00000]
zext_ln23_8                             (zext          ) [ 00000]
sub_ln23_7                              (sub           ) [ 00000]
or_ln23_5                               (or            ) [ 00000]
zext_ln23_9                             (zext          ) [ 00000]
patches_superpoints_31_addr             (getelementptr ) [ 00100]
or_ln23_4                               (or            ) [ 00000]
tmp_173_cast                            (bitconcatenate) [ 00000]
trunc_ln23_4                            (trunc         ) [ 00000]
p_shl3_cast                             (bitconcatenate) [ 00000]
sub_ln23_6                              (sub           ) [ 00000]
add_ln23                                (add           ) [ 00000]
zext_ln23_7                             (zext          ) [ 00000]
patches_superpoints_31_addr_7           (getelementptr ) [ 01010]
or_ln23_6                               (or            ) [ 00000]
tmp_177_cast                            (bitconcatenate) [ 00000]
trunc_ln23_6                            (trunc         ) [ 00000]
p_shl_cast                              (bitconcatenate) [ 00000]
sub_ln23_8                              (sub           ) [ 00000]
add_ln23_2                              (add           ) [ 00000]
zext_ln23_10                            (zext          ) [ 00000]
patches_superpoints_31_addr_8           (getelementptr ) [ 01010]
patches_superpoints_31_load             (load          ) [ 00000]
patches_superpoints_31_load_3           (load          ) [ 00000]
sub_ln23_9                              (sub           ) [ 01010]
dc                                      (sitodp        ) [ 00000]
data_V                                  (bitcast       ) [ 00000]
tmp_206                                 (partselect    ) [ 00000]
tmp_207                                 (trunc         ) [ 00000]
mantissa                                (bitconcatenate) [ 00000]
zext_ln15                               (zext          ) [ 00000]
zext_ln510                              (zext          ) [ 00000]
add_ln510                               (add           ) [ 00000]
isNeg                                   (bitselect     ) [ 00000]
sub_ln1311                              (sub           ) [ 00000]
sext_ln1311                             (sext          ) [ 00000]
ush                                     (select        ) [ 00000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 00000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 00000]
r_V                                     (lshr          ) [ 00000]
r_V_19                                  (shl           ) [ 00000]
tmp_201                                 (bitselect     ) [ 00000]
zext_ln662                              (zext          ) [ 00000]
tmp_135                                 (partselect    ) [ 00000]
val                                     (select        ) [ 00000]
icmp_ln23                               (icmp          ) [ 00101]
patches_superpoints_31_load_4           (load          ) [ 00000]
patches_superpoints_31_load_5           (load          ) [ 00000]
sub_ln23_10                             (sub           ) [ 00101]
specinterface_ln0                       (specinterface ) [ 00000]
dc_14                                   (sitodp        ) [ 00000]
data_V_15                               (bitcast       ) [ 00000]
tmp_208                                 (partselect    ) [ 00000]
tmp_209                                 (trunc         ) [ 00000]
mantissa_7                              (bitconcatenate) [ 00000]
zext_ln15_7                             (zext          ) [ 00000]
zext_ln510_3                            (zext          ) [ 00000]
add_ln510_3                             (add           ) [ 00000]
isNeg_7                                 (bitselect     ) [ 00000]
sub_ln1311_6                            (sub           ) [ 00000]
sext_ln1311_7                           (sext          ) [ 00000]
ush_7                                   (select        ) [ 00000]
sh_prom_i_i_i_i_i59_cast_cast_cast      (sext          ) [ 00000]
sh_prom_i_i_i_i_i59_cast_cast_cast_cast (zext          ) [ 00000]
r_V_20                                  (lshr          ) [ 00000]
r_V_21                                  (shl           ) [ 00000]
tmp_205                                 (bitselect     ) [ 00000]
zext_ln662_7                            (zext          ) [ 00000]
tmp_137                                 (partselect    ) [ 00000]
val_7                                   (select        ) [ 00000]
icmp_ln23_2                             (icmp          ) [ 00000]
and_ln23                                (and           ) [ 00000]
ret_ln23                                (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints_31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_31"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="wsp2_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="3" slack="0"/>
<pin id="71" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="wsp1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="patches_superpoints_31_addr_6_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_6/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="patches_superpoints_31_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="0"/>
<pin id="102" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_31_load/1 patches_superpoints_31_load_3/1 patches_superpoints_31_load_4/2 patches_superpoints_31_load_5/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="patches_superpoints_31_addr_7_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_7/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="patches_superpoints_31_addr_8_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_8/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/2 dc_14/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_9/2 sub_ln23_10/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23_9 sub_ln23_10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln23_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_171_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_171_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln23_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sub_ln23_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln23_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln23_6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln23_5_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_5/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_175_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_175_cast/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln23_8_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_8/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln23_7_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_7/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln23_5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_5/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln23_9_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_9/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln23_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="1"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_4/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_173_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_173_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln23_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_4/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl3_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln23_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_6/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln23_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln23_7_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln23_6_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="1"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_6/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_177_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_177_cast/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln23_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_6/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_shl_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_ln23_8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln23_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln23_10_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_10/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="data_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_206_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_206/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_207_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_207/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mantissa_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="54" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="52" slack="0"/>
<pin id="324" dir="0" index="3" bw="1" slack="0"/>
<pin id="325" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln15_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="54" slack="0"/>
<pin id="332" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln510_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln510_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="isNeg_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="12" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln1311_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln1311_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="ush_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="11" slack="0"/>
<pin id="365" dir="0" index="2" bw="12" slack="0"/>
<pin id="366" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="r_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="54" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="r_V_19_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="54" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_201_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="169" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_201/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln662_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_135_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="169" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="0" index="3" bw="8" slack="0"/>
<pin id="407" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_135/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="val_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="64" slack="0"/>
<pin id="416" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln23_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="data_V_15_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_15/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_208_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="7" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_208/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_209_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_209/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mantissa_7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="54" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="52" slack="0"/>
<pin id="448" dir="0" index="3" bw="1" slack="0"/>
<pin id="449" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_7/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln15_7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="54" slack="0"/>
<pin id="456" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln510_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_3/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln510_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_3/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="isNeg_7_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="12" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_7/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sub_ln1311_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_6/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln1311_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_7/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="ush_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="0" index="2" bw="12" slack="0"/>
<pin id="490" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_7/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sh_prom_i_i_i_i_i59_cast_cast_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i59_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sh_prom_i_i_i_i_i59_cast_cast_cast_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i59_cast_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="r_V_20_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="54" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_20/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="r_V_21_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="54" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_21/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_205_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="169" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_205/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln662_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_7/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_137_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="169" slack="0"/>
<pin id="529" dir="0" index="2" bw="7" slack="0"/>
<pin id="530" dir="0" index="3" bw="8" slack="0"/>
<pin id="531" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_137/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="val_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="64" slack="0"/>
<pin id="540" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_7/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln23_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_2/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="and_ln23_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/4 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="1"/>
<pin id="557" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="560" class="1005" name="patches_superpoints_31_addr_6_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="1"/>
<pin id="562" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_6 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_s_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="1"/>
<pin id="567" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="570" class="1005" name="patches_superpoints_31_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="patches_superpoints_31_addr_7_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="1"/>
<pin id="577" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_7 "/>
</bind>
</comp>

<comp id="580" class="1005" name="patches_superpoints_31_addr_8_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="1"/>
<pin id="582" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_8 "/>
</bind>
</comp>

<comp id="585" class="1005" name="icmp_ln23_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="120"><net_src comp="105" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="128"><net_src comp="94" pin="7"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="94" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="68" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="68" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="136" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="74" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="74" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="177" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="189" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="218" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="223" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="260" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="265" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="305"><net_src comp="121" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="302" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="306" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="306" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="344" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="338" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="330" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="330" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="374" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="378" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="384" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="417"><net_src comp="344" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="398" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="402" pin="4"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="121" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="30" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="32" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="426" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="36" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="24" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="444" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="430" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="430" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="468" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="462" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="454" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="454" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="498" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="48" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="502" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="508" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="50" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="54" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="468" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="522" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="526" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="136" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="563"><net_src comp="80" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="568"><net_src comp="177" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="573"><net_src comp="87" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="578"><net_src comp="105" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="583"><net_src comp="112" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="588"><net_src comp="420" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="550" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: areWedgeSuperPointsEqual : patches_superpoints_31 | {1 2 3 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
  - Chain level:
	State 1
		tmp_171_cast : 1
		zext_ln23 : 1
		sub_ln23 : 2
		or_ln23 : 3
		zext_ln23_6 : 3
		patches_superpoints_31_addr_6 : 4
		tmp_175_cast : 1
		zext_ln23_8 : 1
		sub_ln23_7 : 2
		or_ln23_5 : 3
		zext_ln23_9 : 3
		patches_superpoints_31_addr : 4
		patches_superpoints_31_load : 5
		patches_superpoints_31_load_3 : 5
	State 2
		p_shl3_cast : 1
		sub_ln23_6 : 2
		add_ln23 : 3
		zext_ln23_7 : 4
		patches_superpoints_31_addr_7 : 5
		p_shl_cast : 1
		sub_ln23_8 : 2
		add_ln23_2 : 3
		zext_ln23_10 : 4
		patches_superpoints_31_addr_8 : 5
		sub_ln23_9 : 1
		dc : 2
		patches_superpoints_31_load_4 : 6
		patches_superpoints_31_load_5 : 6
	State 3
		data_V : 1
		tmp_206 : 2
		tmp_207 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln510 : 3
		add_ln510 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sh_prom_i_i_i_i_i_cast_cast_cast : 7
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 8
		r_V : 9
		r_V_19 : 9
		tmp_201 : 10
		zext_ln662 : 11
		tmp_135 : 10
		val : 12
		icmp_ln23 : 13
		sub_ln23_10 : 1
		dc_14 : 2
	State 4
		data_V_15 : 1
		tmp_208 : 2
		tmp_209 : 2
		mantissa_7 : 3
		zext_ln15_7 : 4
		zext_ln510_3 : 3
		add_ln510_3 : 4
		isNeg_7 : 5
		sub_ln1311_6 : 3
		sext_ln1311_7 : 4
		ush_7 : 6
		sh_prom_i_i_i_i_i59_cast_cast_cast : 7
		sh_prom_i_i_i_i_i59_cast_cast_cast_cast : 8
		r_V_20 : 9
		r_V_21 : 9
		tmp_205 : 10
		zext_ln662_7 : 11
		tmp_137 : 10
		val_7 : 12
		icmp_ln23_2 : 13
		and_ln23 : 14
		ret_ln23 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   lshr   |                   r_V_fu_378                   |    0    |   161   |
|          |                  r_V_20_fu_502                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|    shl   |                  r_V_19_fu_384                 |    0    |   161   |
|          |                  r_V_21_fu_508                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|          |                   grp_fu_124                   |    0    |    71   |
|          |                 sub_ln23_fu_160                |    0    |    15   |
|          |                sub_ln23_7_fu_201               |    0    |    15   |
|    sub   |                sub_ln23_6_fu_243               |    0    |    19   |
|          |                sub_ln23_8_fu_285               |    0    |    19   |
|          |                sub_ln1311_fu_352               |    0    |    18   |
|          |               sub_ln1311_6_fu_476              |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|          |                   ush_fu_362                   |    0    |    12   |
|  select  |                   val_fu_412                   |    0    |    63   |
|          |                  ush_7_fu_486                  |    0    |    12   |
|          |                  val_7_fu_536                  |    0    |    63   |
|----------|------------------------------------------------|---------|---------|
|          |                 add_ln23_fu_249                |    0    |    19   |
|    add   |                add_ln23_2_fu_291               |    0    |    19   |
|          |                add_ln510_fu_338                |    0    |    18   |
|          |               add_ln510_3_fu_462               |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln23_fu_420                |    0    |    29   |
|          |               icmp_ln23_2_fu_544               |    0    |    29   |
|----------|------------------------------------------------|---------|---------|
|    and   |                 and_ln23_fu_550                |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|   read   |              wsp2_read_read_fu_68              |    0    |    0    |
|          |              wsp1_read_read_fu_74              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|  sitodp  |                   grp_fu_121                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                   tmp_fu_136                   |    0    |    0    |
|          |               tmp_171_cast_fu_148              |    0    |    0    |
|          |                  tmp_s_fu_177                  |    0    |    0    |
|          |               tmp_175_cast_fu_189              |    0    |    0    |
|bitconcatenate|               tmp_173_cast_fu_223              |    0    |    0    |
|          |               p_shl3_cast_fu_235               |    0    |    0    |
|          |               tmp_177_cast_fu_265              |    0    |    0    |
|          |                p_shl_cast_fu_277               |    0    |    0    |
|          |                 mantissa_fu_320                |    0    |    0    |
|          |                mantissa_7_fu_444               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                trunc_ln23_fu_144               |    0    |    0    |
|          |               trunc_ln23_5_fu_185              |    0    |    0    |
|   trunc  |               trunc_ln23_4_fu_231              |    0    |    0    |
|          |               trunc_ln23_6_fu_273              |    0    |    0    |
|          |                 tmp_207_fu_316                 |    0    |    0    |
|          |                 tmp_209_fu_440                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                zext_ln23_fu_156                |    0    |    0    |
|          |               zext_ln23_6_fu_172               |    0    |    0    |
|          |               zext_ln23_8_fu_197               |    0    |    0    |
|          |               zext_ln23_9_fu_213               |    0    |    0    |
|          |               zext_ln23_7_fu_255               |    0    |    0    |
|          |               zext_ln23_10_fu_297              |    0    |    0    |
|   zext   |                zext_ln15_fu_330                |    0    |    0    |
|          |                zext_ln510_fu_334               |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_374  |    0    |    0    |
|          |                zext_ln662_fu_398               |    0    |    0    |
|          |               zext_ln15_7_fu_454               |    0    |    0    |
|          |               zext_ln510_3_fu_458              |    0    |    0    |
|          | sh_prom_i_i_i_i_i59_cast_cast_cast_cast_fu_498 |    0    |    0    |
|          |               zext_ln662_7_fu_522              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                 or_ln23_fu_166                 |    0    |    0    |
|    or    |                or_ln23_5_fu_207                |    0    |    0    |
|          |                or_ln23_4_fu_218                |    0    |    0    |
|          |                or_ln23_6_fu_260                |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                 tmp_206_fu_306                 |    0    |    0    |
|partselect|                 tmp_135_fu_402                 |    0    |    0    |
|          |                 tmp_208_fu_430                 |    0    |    0    |
|          |                 tmp_137_fu_526                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  isNeg_fu_344                  |    0    |    0    |
| bitselect|                 tmp_201_fu_390                 |    0    |    0    |
|          |                 isNeg_7_fu_468                 |    0    |    0    |
|          |                 tmp_205_fu_514                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |               sext_ln1311_fu_358               |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_370    |    0    |    0    |
|          |              sext_ln1311_7_fu_482              |    0    |    0    |
|          |    sh_prom_i_i_i_i_i59_cast_cast_cast_fu_494   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   1103  |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          icmp_ln23_reg_585          |    1   |
|patches_superpoints_31_addr_6_reg_560|    8   |
|patches_superpoints_31_addr_7_reg_575|    8   |
|patches_superpoints_31_addr_8_reg_580|    8   |
| patches_superpoints_31_addr_reg_570 |    8   |
|               reg_131               |   64   |
|             tmp_reg_555             |    7   |
|            tmp_s_reg_565            |    7   |
+-------------------------------------+--------+
|                Total                |   111  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_94 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_94 |  p2  |   4  |   0  |    0   ||    20   |
|    grp_fu_121    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   160  || 1.29243 ||    49   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   111  |  1152  |
+-----------+--------+--------+--------+
