
g.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cc0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001164  08007e90  08007e90  00008e90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ff4  08008ff4  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ff4  08008ff4  00009ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ffc  08008ffc  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ffc  08008ffc  00009ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009000  08009000  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009004  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c8c  200001d4  080091d8  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e60  080091d8  0000be60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d857  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000225c  00000000  00000000  00018a5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf0  00000000  00000000  0001acb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000093e  00000000  00000000  0001b8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bba  00000000  00000000  0001c1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001011e  00000000  00000000  0003eda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdc80  00000000  00000000  0004eebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011cb3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042b8  00000000  00000000  0011cb84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00120e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007e78 	.word	0x08007e78

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08007e78 	.word	0x08007e78

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b988 	b.w	8000f30 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	468e      	mov	lr, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	4688      	mov	r8, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d962      	bls.n	8000d14 <__udivmoddi4+0xdc>
 8000c4e:	fab2 f682 	clz	r6, r2
 8000c52:	b14e      	cbz	r6, 8000c68 <__udivmoddi4+0x30>
 8000c54:	f1c6 0320 	rsb	r3, r6, #32
 8000c58:	fa01 f806 	lsl.w	r8, r1, r6
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	40b7      	lsls	r7, r6
 8000c62:	ea43 0808 	orr.w	r8, r3, r8
 8000c66:	40b4      	lsls	r4, r6
 8000c68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c74:	0c23      	lsrs	r3, r4, #16
 8000c76:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c7e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c8c:	f080 80ea 	bcs.w	8000e64 <__udivmoddi4+0x22c>
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f240 80e7 	bls.w	8000e64 <__udivmoddi4+0x22c>
 8000c96:	3902      	subs	r1, #2
 8000c98:	443b      	add	r3, r7
 8000c9a:	1a9a      	subs	r2, r3, r2
 8000c9c:	b2a3      	uxth	r3, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000caa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cae:	459c      	cmp	ip, r3
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0x8e>
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cb8:	f080 80d6 	bcs.w	8000e68 <__udivmoddi4+0x230>
 8000cbc:	459c      	cmp	ip, r3
 8000cbe:	f240 80d3 	bls.w	8000e68 <__udivmoddi4+0x230>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cca:	eba3 030c 	sub.w	r3, r3, ip
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11d      	cbz	r5, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40f3      	lsrs	r3, r6
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d905      	bls.n	8000cee <__udivmoddi4+0xb6>
 8000ce2:	b10d      	cbz	r5, 8000ce8 <__udivmoddi4+0xb0>
 8000ce4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4608      	mov	r0, r1
 8000cec:	e7f5      	b.n	8000cda <__udivmoddi4+0xa2>
 8000cee:	fab3 f183 	clz	r1, r3
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d146      	bne.n	8000d84 <__udivmoddi4+0x14c>
 8000cf6:	4573      	cmp	r3, lr
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0xc8>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 8105 	bhi.w	8000f0a <__udivmoddi4+0x2d2>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	4690      	mov	r8, r2
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0e5      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d0e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d12:	e7e2      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f000 8090 	beq.w	8000e3a <__udivmoddi4+0x202>
 8000d1a:	fab2 f682 	clz	r6, r2
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	f040 80a4 	bne.w	8000e6c <__udivmoddi4+0x234>
 8000d24:	1a8a      	subs	r2, r1, r2
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	b280      	uxth	r0, r0
 8000d2e:	b2bc      	uxth	r4, r7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d36:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d907      	bls.n	8000d56 <__udivmoddi4+0x11e>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x11c>
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	f200 80e0 	bhi.w	8000f14 <__udivmoddi4+0x2dc>
 8000d54:	46c4      	mov	ip, r8
 8000d56:	1a9b      	subs	r3, r3, r2
 8000d58:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d5c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d60:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d64:	fb02 f404 	mul.w	r4, r2, r4
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x144>
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x142>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f200 80ca 	bhi.w	8000f0e <__udivmoddi4+0x2d6>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	1b1b      	subs	r3, r3, r4
 8000d7e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d82:	e7a5      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d84:	f1c1 0620 	rsb	r6, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d8e:	431f      	orrs	r7, r3
 8000d90:	fa0e f401 	lsl.w	r4, lr, r1
 8000d94:	fa20 f306 	lsr.w	r3, r0, r6
 8000d98:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d9c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	fa1f fc87 	uxth.w	ip, r7
 8000daa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000db4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000db8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x1a0>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dca:	f080 809c 	bcs.w	8000f06 <__udivmoddi4+0x2ce>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f240 8099 	bls.w	8000f06 <__udivmoddi4+0x2ce>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	eba4 040e 	sub.w	r4, r4, lr
 8000ddc:	fa1f fe83 	uxth.w	lr, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dec:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1ce>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dfa:	f080 8082 	bcs.w	8000f02 <__udivmoddi4+0x2ca>
 8000dfe:	45a4      	cmp	ip, r4
 8000e00:	d97f      	bls.n	8000f02 <__udivmoddi4+0x2ca>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	443c      	add	r4, r7
 8000e06:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e0a:	eba4 040c 	sub.w	r4, r4, ip
 8000e0e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e12:	4564      	cmp	r4, ip
 8000e14:	4673      	mov	r3, lr
 8000e16:	46e1      	mov	r9, ip
 8000e18:	d362      	bcc.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e1a:	d05f      	beq.n	8000edc <__udivmoddi4+0x2a4>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x1fe>
 8000e1e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e22:	eb64 0409 	sbc.w	r4, r4, r9
 8000e26:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e2e:	431e      	orrs	r6, r3
 8000e30:	40cc      	lsrs	r4, r1
 8000e32:	e9c5 6400 	strd	r6, r4, [r5]
 8000e36:	2100      	movs	r1, #0
 8000e38:	e74f      	b.n	8000cda <__udivmoddi4+0xa2>
 8000e3a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e3e:	0c01      	lsrs	r1, r0, #16
 8000e40:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e44:	b280      	uxth	r0, r0
 8000e46:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	463c      	mov	r4, r7
 8000e50:	46b8      	mov	r8, r7
 8000e52:	46be      	mov	lr, r7
 8000e54:	2620      	movs	r6, #32
 8000e56:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e5a:	eba2 0208 	sub.w	r2, r2, r8
 8000e5e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e62:	e766      	b.n	8000d32 <__udivmoddi4+0xfa>
 8000e64:	4601      	mov	r1, r0
 8000e66:	e718      	b.n	8000c9a <__udivmoddi4+0x62>
 8000e68:	4610      	mov	r0, r2
 8000e6a:	e72c      	b.n	8000cc6 <__udivmoddi4+0x8e>
 8000e6c:	f1c6 0220 	rsb	r2, r6, #32
 8000e70:	fa2e f302 	lsr.w	r3, lr, r2
 8000e74:	40b7      	lsls	r7, r6
 8000e76:	40b1      	lsls	r1, r6
 8000e78:	fa20 f202 	lsr.w	r2, r0, r2
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	430a      	orrs	r2, r1
 8000e82:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e86:	b2bc      	uxth	r4, r7
 8000e88:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb08 f904 	mul.w	r9, r8, r4
 8000e96:	40b0      	lsls	r0, r6
 8000e98:	4589      	cmp	r9, r1
 8000e9a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e9e:	b280      	uxth	r0, r0
 8000ea0:	d93e      	bls.n	8000f20 <__udivmoddi4+0x2e8>
 8000ea2:	1879      	adds	r1, r7, r1
 8000ea4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ea8:	d201      	bcs.n	8000eae <__udivmoddi4+0x276>
 8000eaa:	4589      	cmp	r9, r1
 8000eac:	d81f      	bhi.n	8000eee <__udivmoddi4+0x2b6>
 8000eae:	eba1 0109 	sub.w	r1, r1, r9
 8000eb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb6:	fb09 f804 	mul.w	r8, r9, r4
 8000eba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ebe:	b292      	uxth	r2, r2
 8000ec0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec4:	4542      	cmp	r2, r8
 8000ec6:	d229      	bcs.n	8000f1c <__udivmoddi4+0x2e4>
 8000ec8:	18ba      	adds	r2, r7, r2
 8000eca:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ece:	d2c4      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed0:	4542      	cmp	r2, r8
 8000ed2:	d2c2      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ed8:	443a      	add	r2, r7
 8000eda:	e7be      	b.n	8000e5a <__udivmoddi4+0x222>
 8000edc:	45f0      	cmp	r8, lr
 8000ede:	d29d      	bcs.n	8000e1c <__udivmoddi4+0x1e4>
 8000ee0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ee4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ee8:	3801      	subs	r0, #1
 8000eea:	46e1      	mov	r9, ip
 8000eec:	e796      	b.n	8000e1c <__udivmoddi4+0x1e4>
 8000eee:	eba7 0909 	sub.w	r9, r7, r9
 8000ef2:	4449      	add	r1, r9
 8000ef4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ef8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efc:	fb09 f804 	mul.w	r8, r9, r4
 8000f00:	e7db      	b.n	8000eba <__udivmoddi4+0x282>
 8000f02:	4673      	mov	r3, lr
 8000f04:	e77f      	b.n	8000e06 <__udivmoddi4+0x1ce>
 8000f06:	4650      	mov	r0, sl
 8000f08:	e766      	b.n	8000dd8 <__udivmoddi4+0x1a0>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e6fd      	b.n	8000d0a <__udivmoddi4+0xd2>
 8000f0e:	443b      	add	r3, r7
 8000f10:	3a02      	subs	r2, #2
 8000f12:	e733      	b.n	8000d7c <__udivmoddi4+0x144>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	443b      	add	r3, r7
 8000f1a:	e71c      	b.n	8000d56 <__udivmoddi4+0x11e>
 8000f1c:	4649      	mov	r1, r9
 8000f1e:	e79c      	b.n	8000e5a <__udivmoddi4+0x222>
 8000f20:	eba1 0109 	sub.w	r1, r1, r9
 8000f24:	46c4      	mov	ip, r8
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	e7c4      	b.n	8000eba <__udivmoddi4+0x282>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <send_history>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void send_history(void)
{
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b097      	sub	sp, #92	@ 0x5c
 8000f38:	af02      	add	r7, sp, #8
    char msg[64];

    HAL_UART_Transmit(&huart2, (uint8_t*)"--- HISTORY START ---\r\n", 23, 50);
 8000f3a:	2332      	movs	r3, #50	@ 0x32
 8000f3c:	2217      	movs	r2, #23
 8000f3e:	493c      	ldr	r1, [pc, #240]	@ (8001030 <send_history+0xfc>)
 8000f40:	483c      	ldr	r0, [pc, #240]	@ (8001034 <send_history+0x100>)
 8000f42:	f003 f933 	bl	80041ac <HAL_UART_Transmit>

    if (buffer_full == 0)
 8000f46:	4b3c      	ldr	r3, [pc, #240]	@ (8001038 <send_history+0x104>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d12b      	bne.n	8000fa6 <send_history+0x72>
    {
        for (uint16_t i = 0; i < buf_index; i++)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8000f54:	e020      	b.n	8000f98 <send_history+0x64>
        {
            int len = sprintf(msg, "%u: %.2f C\r\n", i, temp_buffer[i]);
 8000f56:	f8b7 404e 	ldrh.w	r4, [r7, #78]	@ 0x4e
 8000f5a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000f5e:	4a37      	ldr	r2, [pc, #220]	@ (800103c <send_history+0x108>)
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	4413      	add	r3, r2
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fb1e 	bl	80005a8 <__aeabi_f2d>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4638      	mov	r0, r7
 8000f72:	e9cd 2300 	strd	r2, r3, [sp]
 8000f76:	4622      	mov	r2, r4
 8000f78:	4931      	ldr	r1, [pc, #196]	@ (8001040 <send_history+0x10c>)
 8000f7a:	f004 fe4b 	bl	8005c14 <siprintf>
 8000f7e:	6438      	str	r0, [r7, #64]	@ 0x40
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 50);
 8000f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	4639      	mov	r1, r7
 8000f86:	2332      	movs	r3, #50	@ 0x32
 8000f88:	482a      	ldr	r0, [pc, #168]	@ (8001034 <send_history+0x100>)
 8000f8a:	f003 f90f 	bl	80041ac <HAL_UART_Transmit>
        for (uint16_t i = 0; i < buf_index; i++)
 8000f8e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000f92:	3301      	adds	r3, #1
 8000f94:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8000f98:	4b2a      	ldr	r3, [pc, #168]	@ (8001044 <send_history+0x110>)
 8000f9a:	881b      	ldrh	r3, [r3, #0]
 8000f9c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d3d8      	bcc.n	8000f56 <send_history+0x22>
 8000fa4:	e03a      	b.n	800101c <send_history+0xe8>
        }
    }
    else
    {
        uint16_t idx = buf_index;
 8000fa6:	4b27      	ldr	r3, [pc, #156]	@ (8001044 <send_history+0x110>)
 8000fa8:	881b      	ldrh	r3, [r3, #0]
 8000faa:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        for (uint16_t n = 0; n < BUFFER_SIZE; n++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8000fb4:	e02d      	b.n	8001012 <send_history+0xde>
        {
            int len = sprintf(msg, "%u: %.2f C\r\n", n, temp_buffer[idx]);
 8000fb6:	f8b7 404a 	ldrh.w	r4, [r7, #74]	@ 0x4a
 8000fba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800103c <send_history+0x108>)
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4413      	add	r3, r2
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff faee 	bl	80005a8 <__aeabi_f2d>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4638      	mov	r0, r7
 8000fd2:	e9cd 2300 	strd	r2, r3, [sp]
 8000fd6:	4622      	mov	r2, r4
 8000fd8:	4919      	ldr	r1, [pc, #100]	@ (8001040 <send_history+0x10c>)
 8000fda:	f004 fe1b 	bl	8005c14 <siprintf>
 8000fde:	6478      	str	r0, [r7, #68]	@ 0x44
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 50);
 8000fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	2332      	movs	r3, #50	@ 0x32
 8000fe8:	4812      	ldr	r0, [pc, #72]	@ (8001034 <send_history+0x100>)
 8000fea:	f003 f8df 	bl	80041ac <HAL_UART_Transmit>

            idx++;
 8000fee:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
            if (idx >= BUFFER_SIZE)
 8000ff8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000ffc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001000:	d302      	bcc.n	8001008 <send_history+0xd4>
                idx = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
        for (uint16_t n = 0; n < BUFFER_SIZE; n++)
 8001008:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800100c:	3301      	adds	r3, #1
 800100e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8001012:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001016:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800101a:	d3cc      	bcc.n	8000fb6 <send_history+0x82>
        }
    }

    HAL_UART_Transmit(&huart2, (uint8_t*)"--- END OF HISTORY ---\r\n", 24, 50);
 800101c:	2332      	movs	r3, #50	@ 0x32
 800101e:	2218      	movs	r2, #24
 8001020:	4909      	ldr	r1, [pc, #36]	@ (8001048 <send_history+0x114>)
 8001022:	4804      	ldr	r0, [pc, #16]	@ (8001034 <send_history+0x100>)
 8001024:	f003 f8c2 	bl	80041ac <HAL_UART_Transmit>
}
 8001028:	bf00      	nop
 800102a:	3754      	adds	r7, #84	@ 0x54
 800102c:	46bd      	mov	sp, r7
 800102e:	bd90      	pop	{r4, r7, pc}
 8001030:	08007e90 	.word	0x08007e90
 8001034:	20000244 	.word	0x20000244
 8001038:	200008f6 	.word	0x200008f6
 800103c:	200002b4 	.word	0x200002b4
 8001040:	08007ea8 	.word	0x08007ea8
 8001044:	200008f4 	.word	0x200008f4
 8001048:	08007eb8 	.word	0x08007eb8

0800104c <buffer_add>:

// ============================================
// Bufor koowy temperatur
// ============================================
void buffer_add(float value)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	ed87 0a01 	vstr	s0, [r7, #4]
    temp_buffer[buf_index] = value;
 8001056:	4b0f      	ldr	r3, [pc, #60]	@ (8001094 <buffer_add+0x48>)
 8001058:	881b      	ldrh	r3, [r3, #0]
 800105a:	4a0f      	ldr	r2, [pc, #60]	@ (8001098 <buffer_add+0x4c>)
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	4413      	add	r3, r2
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	601a      	str	r2, [r3, #0]
    buf_index++;
 8001064:	4b0b      	ldr	r3, [pc, #44]	@ (8001094 <buffer_add+0x48>)
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	3301      	adds	r3, #1
 800106a:	b29a      	uxth	r2, r3
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <buffer_add+0x48>)
 800106e:	801a      	strh	r2, [r3, #0]

    if (buf_index >= BUFFER_SIZE)
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <buffer_add+0x48>)
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001078:	d305      	bcc.n	8001086 <buffer_add+0x3a>
    {
        buf_index = 0;
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <buffer_add+0x48>)
 800107c:	2200      	movs	r2, #0
 800107e:	801a      	strh	r2, [r3, #0]
        buffer_full = 1;
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <buffer_add+0x50>)
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
    }
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	200008f4 	.word	0x200008f4
 8001098:	200002b4 	.word	0x200002b4
 800109c:	200008f6 	.word	0x200008f6

080010a0 <BME280_ReadCalibration>:

BME280_CalibData calib;
int32_t t_fine;

void BME280_ReadCalibration()
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af04      	add	r7, sp, #16
    uint8_t buf[6];
    HAL_I2C_Mem_Read(&hi2c1, BME280_ADDR, 0x88, 1, buf, 6, 1000);
 80010a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010aa:	9302      	str	r3, [sp, #8]
 80010ac:	2306      	movs	r3, #6
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	463b      	mov	r3, r7
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2301      	movs	r3, #1
 80010b6:	2288      	movs	r2, #136	@ 0x88
 80010b8:	21ec      	movs	r1, #236	@ 0xec
 80010ba:	4813      	ldr	r0, [pc, #76]	@ (8001108 <BME280_ReadCalibration+0x68>)
 80010bc:	f001 fcde 	bl	8002a7c <HAL_I2C_Mem_Read>

    calib.dig_T1 = (uint16_t)(buf[1] << 8 | buf[0]);
 80010c0:	787b      	ldrb	r3, [r7, #1]
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	783b      	ldrb	r3, [r7, #0]
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b21b      	sxth	r3, r3
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <BME280_ReadCalibration+0x6c>)
 80010d4:	801a      	strh	r2, [r3, #0]
    calib.dig_T2 = (int16_t)(buf[3] << 8 | buf[2]);
 80010d6:	78fb      	ldrb	r3, [r7, #3]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	b21a      	sxth	r2, r3
 80010de:	78bb      	ldrb	r3, [r7, #2]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	4b09      	ldr	r3, [pc, #36]	@ (800110c <BME280_ReadCalibration+0x6c>)
 80010e8:	805a      	strh	r2, [r3, #2]
    calib.dig_T3 = (int16_t)(buf[5] << 8 | buf[4]);
 80010ea:	797b      	ldrb	r3, [r7, #5]
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	793b      	ldrb	r3, [r7, #4]
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	4b04      	ldr	r3, [pc, #16]	@ (800110c <BME280_ReadCalibration+0x6c>)
 80010fc:	809a      	strh	r2, [r3, #4]
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001f0 	.word	0x200001f0
 800110c:	200008f8 	.word	0x200008f8

08001110 <BME280_Init>:

void BME280_Init()
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af04      	add	r7, sp, #16
    uint8_t reset = 0xB6;
 8001116:	23b6      	movs	r3, #182	@ 0xb6
 8001118:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, BME280_ADDR, 0xE0, 1, &reset, 1, 100);
 800111a:	2364      	movs	r3, #100	@ 0x64
 800111c:	9302      	str	r3, [sp, #8]
 800111e:	2301      	movs	r3, #1
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	1dfb      	adds	r3, r7, #7
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	22e0      	movs	r2, #224	@ 0xe0
 800112a:	21ec      	movs	r1, #236	@ 0xec
 800112c:	4814      	ldr	r0, [pc, #80]	@ (8001180 <BME280_Init+0x70>)
 800112e:	f001 fbab 	bl	8002888 <HAL_I2C_Mem_Write>
    HAL_Delay(300);
 8001132:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001136:	f000 feed 	bl	8001f14 <HAL_Delay>

    uint8_t hum = 0x01;
 800113a:	2301      	movs	r3, #1
 800113c:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c1, BME280_ADDR, 0xF2, 1, &hum, 1, 100);
 800113e:	2364      	movs	r3, #100	@ 0x64
 8001140:	9302      	str	r3, [sp, #8]
 8001142:	2301      	movs	r3, #1
 8001144:	9301      	str	r3, [sp, #4]
 8001146:	1dbb      	adds	r3, r7, #6
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2301      	movs	r3, #1
 800114c:	22f2      	movs	r2, #242	@ 0xf2
 800114e:	21ec      	movs	r1, #236	@ 0xec
 8001150:	480b      	ldr	r0, [pc, #44]	@ (8001180 <BME280_Init+0x70>)
 8001152:	f001 fb99 	bl	8002888 <HAL_I2C_Mem_Write>

    uint8_t ctrl = 0x27;
 8001156:	2327      	movs	r3, #39	@ 0x27
 8001158:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c1, BME280_ADDR, 0xF4, 1, &ctrl, 1, 100);
 800115a:	2364      	movs	r3, #100	@ 0x64
 800115c:	9302      	str	r3, [sp, #8]
 800115e:	2301      	movs	r3, #1
 8001160:	9301      	str	r3, [sp, #4]
 8001162:	1d7b      	adds	r3, r7, #5
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2301      	movs	r3, #1
 8001168:	22f4      	movs	r2, #244	@ 0xf4
 800116a:	21ec      	movs	r1, #236	@ 0xec
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <BME280_Init+0x70>)
 800116e:	f001 fb8b 	bl	8002888 <HAL_I2C_Mem_Write>

    BME280_ReadCalibration();
 8001172:	f7ff ff95 	bl	80010a0 <BME280_ReadCalibration>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200001f0 	.word	0x200001f0

08001184 <BME280_ReadTemperature>:

float BME280_ReadTemperature()
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08a      	sub	sp, #40	@ 0x28
 8001188:	af04      	add	r7, sp, #16
    uint8_t d[3];
    HAL_I2C_Mem_Read(&hi2c1, BME280_ADDR, 0xFA, 1, d, 3, 100);
 800118a:	2364      	movs	r3, #100	@ 0x64
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2303      	movs	r3, #3
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2301      	movs	r3, #1
 8001198:	22fa      	movs	r2, #250	@ 0xfa
 800119a:	21ec      	movs	r1, #236	@ 0xec
 800119c:	4826      	ldr	r0, [pc, #152]	@ (8001238 <BME280_ReadTemperature+0xb4>)
 800119e:	f001 fc6d 	bl	8002a7c <HAL_I2C_Mem_Read>

    int32_t adc_T = ((int32_t)d[0] << 12) | ((int32_t)d[1] << 4) | (d[2] >> 4);
 80011a2:	793b      	ldrb	r3, [r7, #4]
 80011a4:	031a      	lsls	r2, r3, #12
 80011a6:	797b      	ldrb	r3, [r7, #5]
 80011a8:	011b      	lsls	r3, r3, #4
 80011aa:	4313      	orrs	r3, r2
 80011ac:	79ba      	ldrb	r2, [r7, #6]
 80011ae:	0912      	lsrs	r2, r2, #4
 80011b0:	b2d2      	uxtb	r2, r2
 80011b2:	4313      	orrs	r3, r2
 80011b4:	617b      	str	r3, [r7, #20]

    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1))) *
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	10da      	asrs	r2, r3, #3
 80011ba:	4b20      	ldr	r3, [pc, #128]	@ (800123c <BME280_ReadTemperature+0xb8>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	1ad3      	subs	r3, r2, r3
                    ((int32_t)calib.dig_T2)) >> 11;
 80011c2:	4a1e      	ldr	r2, [pc, #120]	@ (800123c <BME280_ReadTemperature+0xb8>)
 80011c4:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1))) *
 80011c8:	fb02 f303 	mul.w	r3, r2, r3
 80011cc:	12db      	asrs	r3, r3, #11
 80011ce:	613b      	str	r3, [r7, #16]

    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) *
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	111b      	asrs	r3, r3, #4
 80011d4:	4a19      	ldr	r2, [pc, #100]	@ (800123c <BME280_ReadTemperature+0xb8>)
 80011d6:	8812      	ldrh	r2, [r2, #0]
 80011d8:	1a9b      	subs	r3, r3, r2
                      ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 80011da:	697a      	ldr	r2, [r7, #20]
 80011dc:	1112      	asrs	r2, r2, #4
 80011de:	4917      	ldr	r1, [pc, #92]	@ (800123c <BME280_ReadTemperature+0xb8>)
 80011e0:	8809      	ldrh	r1, [r1, #0]
 80011e2:	1a52      	subs	r2, r2, r1
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) *
 80011e4:	fb02 f303 	mul.w	r3, r2, r3
                      ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 80011e8:	131b      	asrs	r3, r3, #12
                    ((int32_t)calib.dig_T3)) >> 14;
 80011ea:	4a14      	ldr	r2, [pc, #80]	@ (800123c <BME280_ReadTemperature+0xb8>)
 80011ec:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
                      ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 80011f0:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) *
 80011f4:	139b      	asrs	r3, r3, #14
 80011f6:	60fb      	str	r3, [r7, #12]

    t_fine = var1 + var2;
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	4413      	add	r3, r2
 80011fe:	4a10      	ldr	r2, [pc, #64]	@ (8001240 <BME280_ReadTemperature+0xbc>)
 8001200:	6013      	str	r3, [r2, #0]

    float temp = (t_fine * 5 + 128) >> 8;
 8001202:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <BME280_ReadTemperature+0xbc>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	3380      	adds	r3, #128	@ 0x80
 800120e:	121b      	asrs	r3, r3, #8
 8001210:	ee07 3a90 	vmov	s15, r3
 8001214:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001218:	edc7 7a02 	vstr	s15, [r7, #8]
    return temp / 100.0f;
 800121c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001220:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001244 <BME280_ReadTemperature+0xc0>
 8001224:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001228:	eef0 7a66 	vmov.f32	s15, s13
}
 800122c:	eeb0 0a67 	vmov.f32	s0, s15
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	200001f0 	.word	0x200001f0
 800123c:	200008f8 	.word	0x200008f8
 8001240:	20000900 	.word	0x20000900
 8001244:	42c80000 	.word	0x42c80000

08001248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08c      	sub	sp, #48	@ 0x30
 800124c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124e:	f000 fdef 	bl	8001e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001252:	f000 f859 	bl	8001308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001256:	f000 f90f 	bl	8001478 <MX_GPIO_Init>
  MX_I2C1_Init();
 800125a:	f000 f8b5 	bl	80013c8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800125e:	f000 f8e1 	bl	8001424 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(200);
 8001262:	20c8      	movs	r0, #200	@ 0xc8
 8001264:	f000 fe56 	bl	8001f14 <HAL_Delay>
  ssd1306_Init();
 8001268:	f000 fbe2 	bl	8001a30 <ssd1306_Init>
  ssd1306_Fill(Black);
 800126c:	2000      	movs	r0, #0
 800126e:	f000 fc49 	bl	8001b04 <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8001272:	2100      	movs	r1, #0
 8001274:	2000      	movs	r0, #0
 8001276:	f000 fd91 	bl	8001d9c <ssd1306_SetCursor>
  ssd1306_WriteString("OLED+BME OK", Font_11x18, White);
 800127a:	4b1e      	ldr	r3, [pc, #120]	@ (80012f4 <main+0xac>)
 800127c:	2201      	movs	r2, #1
 800127e:	9200      	str	r2, [sp, #0]
 8001280:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001282:	481d      	ldr	r0, [pc, #116]	@ (80012f8 <main+0xb0>)
 8001284:	f000 fd64 	bl	8001d50 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001288:	f000 fc54 	bl	8001b34 <ssd1306_UpdateScreen>
  BME280_Init();
 800128c:	f7ff ff40 	bl	8001110 <BME280_Init>
  HAL_Delay(300);
 8001290:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001294:	f000 fe3e 	bl	8001f14 <HAL_Delay>
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8001298:	2201      	movs	r2, #1
 800129a:	4918      	ldr	r1, [pc, #96]	@ (80012fc <main+0xb4>)
 800129c:	4818      	ldr	r0, [pc, #96]	@ (8001300 <main+0xb8>)
 800129e:	f003 f810 	bl	80042c2 <HAL_UART_Receive_IT>
  ssd1306_UpdateScreen();
 80012a2:	f000 fc47 	bl	8001b34 <ssd1306_UpdateScreen>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    float temp = BME280_ReadTemperature();
 80012a6:	f7ff ff6d 	bl	8001184 <BME280_ReadTemperature>
 80012aa:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	    buffer_add(temp);
 80012ae:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80012b2:	f7ff fecb 	bl	800104c <buffer_add>
	    char txt[32];
	    sprintf(txt, "Temp: %.2f C", temp);
 80012b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012b8:	f7ff f976 	bl	80005a8 <__aeabi_f2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	1d38      	adds	r0, r7, #4
 80012c2:	4910      	ldr	r1, [pc, #64]	@ (8001304 <main+0xbc>)
 80012c4:	f004 fca6 	bl	8005c14 <siprintf>

	    ssd1306_Fill(Black);
 80012c8:	2000      	movs	r0, #0
 80012ca:	f000 fc1b 	bl	8001b04 <ssd1306_Fill>
	    ssd1306_SetCursor(0, 0);
 80012ce:	2100      	movs	r1, #0
 80012d0:	2000      	movs	r0, #0
 80012d2:	f000 fd63 	bl	8001d9c <ssd1306_SetCursor>
	    ssd1306_WriteString(txt, Font_11x18, White);
 80012d6:	4b07      	ldr	r3, [pc, #28]	@ (80012f4 <main+0xac>)
 80012d8:	1d38      	adds	r0, r7, #4
 80012da:	2201      	movs	r2, #1
 80012dc:	9200      	str	r2, [sp, #0]
 80012de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012e0:	f000 fd36 	bl	8001d50 <ssd1306_WriteString>
	    ssd1306_UpdateScreen();
 80012e4:	f000 fc26 	bl	8001b34 <ssd1306_UpdateScreen>

	    HAL_Delay(30000);
 80012e8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80012ec:	f000 fe12 	bl	8001f14 <HAL_Delay>
  {
 80012f0:	bf00      	nop
 80012f2:	e7d8      	b.n	80012a6 <main+0x5e>
 80012f4:	08008c70 	.word	0x08008c70
 80012f8:	08007ed4 	.word	0x08007ed4
 80012fc:	2000028c 	.word	0x2000028c
 8001300:	20000244 	.word	0x20000244
 8001304:	08007ee0 	.word	0x08007ee0

08001308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b094      	sub	sp, #80	@ 0x50
 800130c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	2234      	movs	r2, #52	@ 0x34
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f004 fcfb 	bl	8005d12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800132c:	2300      	movs	r3, #0
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	4b23      	ldr	r3, [pc, #140]	@ (80013c0 <SystemClock_Config+0xb8>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001334:	4a22      	ldr	r2, [pc, #136]	@ (80013c0 <SystemClock_Config+0xb8>)
 8001336:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133a:	6413      	str	r3, [r2, #64]	@ 0x40
 800133c:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <SystemClock_Config+0xb8>)
 800133e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001348:	2300      	movs	r3, #0
 800134a:	603b      	str	r3, [r7, #0]
 800134c:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <SystemClock_Config+0xbc>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001354:	4a1b      	ldr	r2, [pc, #108]	@ (80013c4 <SystemClock_Config+0xbc>)
 8001356:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	4b19      	ldr	r3, [pc, #100]	@ (80013c4 <SystemClock_Config+0xbc>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001364:	603b      	str	r3, [r7, #0]
 8001366:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001368:	2302      	movs	r3, #2
 800136a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800136c:	2301      	movs	r3, #1
 800136e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001370:	2310      	movs	r3, #16
 8001372:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001374:	2300      	movs	r3, #0
 8001376:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001378:	f107 031c 	add.w	r3, r7, #28
 800137c:	4618      	mov	r0, r3
 800137e:	f002 fc27 	bl	8003bd0 <HAL_RCC_OscConfig>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001388:	f000 f918 	bl	80015bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800138c:	230f      	movs	r3, #15
 800138e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001390:	2300      	movs	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001394:	2300      	movs	r3, #0
 8001396:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001398:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800139c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013a2:	f107 0308 	add.w	r3, r7, #8
 80013a6:	2100      	movs	r1, #0
 80013a8:	4618      	mov	r0, r3
 80013aa:	f002 f94d 	bl	8003648 <HAL_RCC_ClockConfig>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80013b4:	f000 f902 	bl	80015bc <Error_Handler>
  }
}
 80013b8:	bf00      	nop
 80013ba:	3750      	adds	r7, #80	@ 0x50
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40023800 	.word	0x40023800
 80013c4:	40007000 	.word	0x40007000

080013c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013ce:	4a13      	ldr	r2, [pc, #76]	@ (800141c <MX_I2C1_Init+0x54>)
 80013d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013d2:	4b11      	ldr	r3, [pc, #68]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013d4:	4a12      	ldr	r2, [pc, #72]	@ (8001420 <MX_I2C1_Init+0x58>)
 80013d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013da:	2200      	movs	r2, #0
 80013dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013de:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013f2:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013f8:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <MX_I2C1_Init+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <MX_I2C1_Init+0x50>)
 8001400:	2200      	movs	r2, #0
 8001402:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001404:	4804      	ldr	r0, [pc, #16]	@ (8001418 <MX_I2C1_Init+0x50>)
 8001406:	f001 f8fb 	bl	8002600 <HAL_I2C_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001410:	f000 f8d4 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200001f0 	.word	0x200001f0
 800141c:	40005400 	.word	0x40005400
 8001420:	000186a0 	.word	0x000186a0

08001424 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001428:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 800142a:	4a12      	ldr	r2, [pc, #72]	@ (8001474 <MX_USART2_UART_Init+0x50>)
 800142c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800142e:	4b10      	ldr	r3, [pc, #64]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 8001430:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001434:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001436:	4b0e      	ldr	r3, [pc, #56]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800143c:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 800143e:	2200      	movs	r2, #0
 8001440:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001442:	4b0b      	ldr	r3, [pc, #44]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001448:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 800144a:	220c      	movs	r2, #12
 800144c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800144e:	4b08      	ldr	r3, [pc, #32]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001454:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800145a:	4805      	ldr	r0, [pc, #20]	@ (8001470 <MX_USART2_UART_Init+0x4c>)
 800145c:	f002 fe56 	bl	800410c <HAL_UART_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001466:	f000 f8a9 	bl	80015bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000244 	.word	0x20000244
 8001474:	40004400 	.word	0x40004400

08001478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b088      	sub	sp, #32
 800147c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <MX_GPIO_Init+0x7c>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a17      	ldr	r2, [pc, #92]	@ (80014f4 <MX_GPIO_Init+0x7c>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <MX_GPIO_Init+0x7c>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	60bb      	str	r3, [r7, #8]
 80014a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <MX_GPIO_Init+0x7c>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	4a10      	ldr	r2, [pc, #64]	@ (80014f4 <MX_GPIO_Init+0x7c>)
 80014b4:	f043 0302 	orr.w	r3, r3, #2
 80014b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <MX_GPIO_Init+0x7c>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2120      	movs	r1, #32
 80014ca:	480b      	ldr	r0, [pc, #44]	@ (80014f8 <MX_GPIO_Init+0x80>)
 80014cc:	f001 f87e 	bl	80025cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80014d0:	2320      	movs	r3, #32
 80014d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d4:	2301      	movs	r3, #1
 80014d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014dc:	2300      	movs	r3, #0
 80014de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	4619      	mov	r1, r3
 80014e6:	4804      	ldr	r0, [pc, #16]	@ (80014f8 <MX_GPIO_Init+0x80>)
 80014e8:	f000 fedc 	bl	80022a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014ec:	bf00      	nop
 80014ee:	3720      	adds	r7, #32
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40020000 	.word	0x40020000

080014fc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af02      	add	r7, sp, #8
 8001502:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a25      	ldr	r2, [pc, #148]	@ (80015a0 <HAL_UART_RxCpltCallback+0xa4>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d144      	bne.n	8001598 <HAL_UART_RxCpltCallback+0x9c>
    {
        HAL_UART_Transmit(&huart2, &rx_byte, 1, 10); // echo
 800150e:	230a      	movs	r3, #10
 8001510:	2201      	movs	r2, #1
 8001512:	4924      	ldr	r1, [pc, #144]	@ (80015a4 <HAL_UART_RxCpltCallback+0xa8>)
 8001514:	4824      	ldr	r0, [pc, #144]	@ (80015a8 <HAL_UART_RxCpltCallback+0xac>)
 8001516:	f002 fe49 	bl	80041ac <HAL_UART_Transmit>

        if (rx_byte == '\r' || rx_byte == '\n')
 800151a:	4b22      	ldr	r3, [pc, #136]	@ (80015a4 <HAL_UART_RxCpltCallback+0xa8>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b0d      	cmp	r3, #13
 8001520:	d003      	beq.n	800152a <HAL_UART_RxCpltCallback+0x2e>
 8001522:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <HAL_UART_RxCpltCallback+0xa8>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b0a      	cmp	r3, #10
 8001528:	d122      	bne.n	8001570 <HAL_UART_RxCpltCallback+0x74>
        {
            oled_buffer[oled_idx] = 0;   // zakocz string
 800152a:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <HAL_UART_RxCpltCallback+0xb0>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	461a      	mov	r2, r3
 8001530:	4b1f      	ldr	r3, [pc, #124]	@ (80015b0 <HAL_UART_RxCpltCallback+0xb4>)
 8001532:	2100      	movs	r1, #0
 8001534:	5499      	strb	r1, [r3, r2]

            // ---- SPRAWDZANIE KOMENDY ----
            if (strcmp(oled_buffer, "GET_HISTORY") == 0)
 8001536:	491f      	ldr	r1, [pc, #124]	@ (80015b4 <HAL_UART_RxCpltCallback+0xb8>)
 8001538:	481d      	ldr	r0, [pc, #116]	@ (80015b0 <HAL_UART_RxCpltCallback+0xb4>)
 800153a:	f7fe fe69 	bl	8000210 <strcmp>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d101      	bne.n	8001548 <HAL_UART_RxCpltCallback+0x4c>
            {
                send_history();
 8001544:	f7ff fcf6 	bl	8000f34 <send_history>
            }

            // OLED DISPLAY
            ssd1306_Fill(Black);
 8001548:	2000      	movs	r0, #0
 800154a:	f000 fadb 	bl	8001b04 <ssd1306_Fill>
            ssd1306_SetCursor(0, 0);
 800154e:	2100      	movs	r1, #0
 8001550:	2000      	movs	r0, #0
 8001552:	f000 fc23 	bl	8001d9c <ssd1306_SetCursor>
            ssd1306_WriteString(oled_buffer, Font_11x18, White);
 8001556:	4b18      	ldr	r3, [pc, #96]	@ (80015b8 <HAL_UART_RxCpltCallback+0xbc>)
 8001558:	2201      	movs	r2, #1
 800155a:	9200      	str	r2, [sp, #0]
 800155c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800155e:	4814      	ldr	r0, [pc, #80]	@ (80015b0 <HAL_UART_RxCpltCallback+0xb4>)
 8001560:	f000 fbf6 	bl	8001d50 <ssd1306_WriteString>
            ssd1306_UpdateScreen();
 8001564:	f000 fae6 	bl	8001b34 <ssd1306_UpdateScreen>

            oled_idx = 0;
 8001568:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <HAL_UART_RxCpltCallback+0xb0>)
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
 800156e:	e00e      	b.n	800158e <HAL_UART_RxCpltCallback+0x92>
        }
        else if (oled_idx < sizeof(oled_buffer) - 1)
 8001570:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <HAL_UART_RxCpltCallback+0xb0>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b1e      	cmp	r3, #30
 8001576:	d80a      	bhi.n	800158e <HAL_UART_RxCpltCallback+0x92>
        {
            oled_buffer[oled_idx++] = rx_byte;
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <HAL_UART_RxCpltCallback+0xb0>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	b2d1      	uxtb	r1, r2
 8001580:	4a0a      	ldr	r2, [pc, #40]	@ (80015ac <HAL_UART_RxCpltCallback+0xb0>)
 8001582:	7011      	strb	r1, [r2, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	4b07      	ldr	r3, [pc, #28]	@ (80015a4 <HAL_UART_RxCpltCallback+0xa8>)
 8001588:	7819      	ldrb	r1, [r3, #0]
 800158a:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <HAL_UART_RxCpltCallback+0xb4>)
 800158c:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800158e:	2201      	movs	r2, #1
 8001590:	4904      	ldr	r1, [pc, #16]	@ (80015a4 <HAL_UART_RxCpltCallback+0xa8>)
 8001592:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <HAL_UART_RxCpltCallback+0xac>)
 8001594:	f002 fe95 	bl	80042c2 <HAL_UART_Receive_IT>
    }
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40004400 	.word	0x40004400
 80015a4:	2000028c 	.word	0x2000028c
 80015a8:	20000244 	.word	0x20000244
 80015ac:	200002b0 	.word	0x200002b0
 80015b0:	20000290 	.word	0x20000290
 80015b4:	08007ef0 	.word	0x08007ef0
 80015b8:	08008c70 	.word	0x08008c70

080015bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c0:	b672      	cpsid	i
}
 80015c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <Error_Handler+0x8>

080015c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <HAL_MspInit+0x4c>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001614 <HAL_MspInit+0x4c>)
 80015d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <HAL_MspInit+0x4c>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	603b      	str	r3, [r7, #0]
 80015ee:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <HAL_MspInit+0x4c>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	4a08      	ldr	r2, [pc, #32]	@ (8001614 <HAL_MspInit+0x4c>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_MspInit+0x4c>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	40023800 	.word	0x40023800

08001618 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	@ 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a19      	ldr	r2, [pc, #100]	@ (800169c <HAL_I2C_MspInit+0x84>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d12c      	bne.n	8001694 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	4b18      	ldr	r3, [pc, #96]	@ (80016a0 <HAL_I2C_MspInit+0x88>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a17      	ldr	r2, [pc, #92]	@ (80016a0 <HAL_I2C_MspInit+0x88>)
 8001644:	f043 0302 	orr.w	r3, r3, #2
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b15      	ldr	r3, [pc, #84]	@ (80016a0 <HAL_I2C_MspInit+0x88>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001656:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800165a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800165c:	2312      	movs	r3, #18
 800165e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001664:	2303      	movs	r3, #3
 8001666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001668:	2304      	movs	r3, #4
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	4619      	mov	r1, r3
 8001672:	480c      	ldr	r0, [pc, #48]	@ (80016a4 <HAL_I2C_MspInit+0x8c>)
 8001674:	f000 fe16 	bl	80022a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001678:	2300      	movs	r3, #0
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <HAL_I2C_MspInit+0x88>)
 800167e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001680:	4a07      	ldr	r2, [pc, #28]	@ (80016a0 <HAL_I2C_MspInit+0x88>)
 8001682:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001686:	6413      	str	r3, [r2, #64]	@ 0x40
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <HAL_I2C_MspInit+0x88>)
 800168a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001694:	bf00      	nop
 8001696:	3728      	adds	r7, #40	@ 0x28
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40005400 	.word	0x40005400
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40020400 	.word	0x40020400

080016a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08a      	sub	sp, #40	@ 0x28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a1d      	ldr	r2, [pc, #116]	@ (800173c <HAL_UART_MspInit+0x94>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d133      	bne.n	8001732 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <HAL_UART_MspInit+0x98>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	4a1b      	ldr	r2, [pc, #108]	@ (8001740 <HAL_UART_MspInit+0x98>)
 80016d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016da:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <HAL_UART_MspInit+0x98>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <HAL_UART_MspInit+0x98>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	4a14      	ldr	r2, [pc, #80]	@ (8001740 <HAL_UART_MspInit+0x98>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f6:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <HAL_UART_MspInit+0x98>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001702:	230c      	movs	r3, #12
 8001704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001706:	2302      	movs	r3, #2
 8001708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170e:	2303      	movs	r3, #3
 8001710:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001712:	2307      	movs	r3, #7
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	4809      	ldr	r0, [pc, #36]	@ (8001744 <HAL_UART_MspInit+0x9c>)
 800171e:	f000 fdc1 	bl	80022a4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001722:	2200      	movs	r2, #0
 8001724:	2100      	movs	r1, #0
 8001726:	2026      	movs	r0, #38	@ 0x26
 8001728:	f000 fcf3 	bl	8002112 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800172c:	2026      	movs	r0, #38	@ 0x26
 800172e:	f000 fd0c 	bl	800214a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	@ 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40004400 	.word	0x40004400
 8001740:	40023800 	.word	0x40023800
 8001744:	40020000 	.word	0x40020000

08001748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <NMI_Handler+0x4>

08001750 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <HardFault_Handler+0x4>

08001758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <MemManage_Handler+0x4>

08001760 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <BusFault_Handler+0x4>

08001768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800176c:	bf00      	nop
 800176e:	e7fd      	b.n	800176c <UsageFault_Handler+0x4>

08001770 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800179e:	f000 fb99 	bl	8001ed4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017ac:	4802      	ldr	r0, [pc, #8]	@ (80017b8 <USART2_IRQHandler+0x10>)
 80017ae:	f002 fdad 	bl	800430c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000244 	.word	0x20000244

080017bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  return 1;
 80017c0:	2301      	movs	r3, #1
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <_kill>:

int _kill(int pid, int sig)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017d6:	f004 faef 	bl	8005db8 <__errno>
 80017da:	4603      	mov	r3, r0
 80017dc:	2216      	movs	r2, #22
 80017de:	601a      	str	r2, [r3, #0]
  return -1;
 80017e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <_exit>:

void _exit (int status)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017f4:	f04f 31ff 	mov.w	r1, #4294967295
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff ffe7 	bl	80017cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80017fe:	bf00      	nop
 8001800:	e7fd      	b.n	80017fe <_exit+0x12>

08001802 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	e00a      	b.n	800182a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001814:	f3af 8000 	nop.w
 8001818:	4601      	mov	r1, r0
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	1c5a      	adds	r2, r3, #1
 800181e:	60ba      	str	r2, [r7, #8]
 8001820:	b2ca      	uxtb	r2, r1
 8001822:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	3301      	adds	r3, #1
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	429a      	cmp	r2, r3
 8001830:	dbf0      	blt.n	8001814 <_read+0x12>
  }

  return len;
 8001832:	687b      	ldr	r3, [r7, #4]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3718      	adds	r7, #24
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	e009      	b.n	8001862 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	1c5a      	adds	r2, r3, #1
 8001852:	60ba      	str	r2, [r7, #8]
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	429a      	cmp	r2, r3
 8001868:	dbf1      	blt.n	800184e <_write+0x12>
  }
  return len;
 800186a:	687b      	ldr	r3, [r7, #4]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <_close>:

int _close(int file)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800187c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001880:	4618      	mov	r0, r3
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800189c:	605a      	str	r2, [r3, #4]
  return 0;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <_isatty>:

int _isatty(int file)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018b4:	2301      	movs	r3, #1
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b085      	sub	sp, #20
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	60f8      	str	r0, [r7, #12]
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e4:	4a14      	ldr	r2, [pc, #80]	@ (8001938 <_sbrk+0x5c>)
 80018e6:	4b15      	ldr	r3, [pc, #84]	@ (800193c <_sbrk+0x60>)
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018f0:	4b13      	ldr	r3, [pc, #76]	@ (8001940 <_sbrk+0x64>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d102      	bne.n	80018fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f8:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <_sbrk+0x64>)
 80018fa:	4a12      	ldr	r2, [pc, #72]	@ (8001944 <_sbrk+0x68>)
 80018fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018fe:	4b10      	ldr	r3, [pc, #64]	@ (8001940 <_sbrk+0x64>)
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	429a      	cmp	r2, r3
 800190a:	d207      	bcs.n	800191c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800190c:	f004 fa54 	bl	8005db8 <__errno>
 8001910:	4603      	mov	r3, r0
 8001912:	220c      	movs	r2, #12
 8001914:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001916:	f04f 33ff 	mov.w	r3, #4294967295
 800191a:	e009      	b.n	8001930 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800191c:	4b08      	ldr	r3, [pc, #32]	@ (8001940 <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001922:	4b07      	ldr	r3, [pc, #28]	@ (8001940 <_sbrk+0x64>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	4a05      	ldr	r2, [pc, #20]	@ (8001940 <_sbrk+0x64>)
 800192c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800192e:	68fb      	ldr	r3, [r7, #12]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3718      	adds	r7, #24
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20020000 	.word	0x20020000
 800193c:	00000400 	.word	0x00000400
 8001940:	20000904 	.word	0x20000904
 8001944:	20000e60 	.word	0x20000e60

08001948 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <SystemInit+0x20>)
 800194e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001952:	4a05      	ldr	r2, [pc, #20]	@ (8001968 <SystemInit+0x20>)
 8001954:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001958:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800196c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001970:	f7ff ffea 	bl	8001948 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001974:	480c      	ldr	r0, [pc, #48]	@ (80019a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001976:	490d      	ldr	r1, [pc, #52]	@ (80019ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001978:	4a0d      	ldr	r2, [pc, #52]	@ (80019b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800197a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800197c:	e002      	b.n	8001984 <LoopCopyDataInit>

0800197e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800197e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001982:	3304      	adds	r3, #4

08001984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001988:	d3f9      	bcc.n	800197e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800198a:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800198c:	4c0a      	ldr	r4, [pc, #40]	@ (80019b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800198e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001990:	e001      	b.n	8001996 <LoopFillZerobss>

08001992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001994:	3204      	adds	r2, #4

08001996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001998:	d3fb      	bcc.n	8001992 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800199a:	f004 fa13 	bl	8005dc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800199e:	f7ff fc53 	bl	8001248 <main>
  bx  lr    
 80019a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019ac:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019b0:	08009004 	.word	0x08009004
  ldr r2, =_sbss
 80019b4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019b8:	20000e60 	.word	0x20000e60

080019bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019bc:	e7fe      	b.n	80019bc <ADC_IRQHandler>

080019be <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80019c2:	bf00      	nop
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af04      	add	r7, sp, #16
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	2301      	movs	r3, #1
 80019de:	9301      	str	r3, [sp, #4]
 80019e0:	1dfb      	adds	r3, r7, #7
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	2301      	movs	r3, #1
 80019e6:	2200      	movs	r2, #0
 80019e8:	2178      	movs	r1, #120	@ 0x78
 80019ea:	4803      	ldr	r0, [pc, #12]	@ (80019f8 <ssd1306_WriteCommand+0x2c>)
 80019ec:	f000 ff4c 	bl	8002888 <HAL_I2C_Mem_Write>
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200001f0 	.word	0x200001f0

080019fc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af04      	add	r7, sp, #16
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a0e:	9202      	str	r2, [sp, #8]
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	2301      	movs	r3, #1
 8001a18:	2240      	movs	r2, #64	@ 0x40
 8001a1a:	2178      	movs	r1, #120	@ 0x78
 8001a1c:	4803      	ldr	r0, [pc, #12]	@ (8001a2c <ssd1306_WriteData+0x30>)
 8001a1e:	f000 ff33 	bl	8002888 <HAL_I2C_Mem_Write>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200001f0 	.word	0x200001f0

08001a30 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a34:	f7ff ffc3 	bl	80019be <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a38:	2064      	movs	r0, #100	@ 0x64
 8001a3a:	f000 fa6b 	bl	8001f14 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f000 f9d8 	bl	8001df4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a44:	2020      	movs	r0, #32
 8001a46:	f7ff ffc1 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f7ff ffbe 	bl	80019cc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a50:	20b0      	movs	r0, #176	@ 0xb0
 8001a52:	f7ff ffbb 	bl	80019cc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a56:	20c8      	movs	r0, #200	@ 0xc8
 8001a58:	f7ff ffb8 	bl	80019cc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff ffb5 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001a62:	2010      	movs	r0, #16
 8001a64:	f7ff ffb2 	bl	80019cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001a68:	2040      	movs	r0, #64	@ 0x40
 8001a6a:	f7ff ffaf 	bl	80019cc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001a6e:	20ff      	movs	r0, #255	@ 0xff
 8001a70:	f000 f9ac 	bl	8001dcc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001a74:	20a1      	movs	r0, #161	@ 0xa1
 8001a76:	f7ff ffa9 	bl	80019cc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001a7a:	20a6      	movs	r0, #166	@ 0xa6
 8001a7c:	f7ff ffa6 	bl	80019cc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001a80:	20a8      	movs	r0, #168	@ 0xa8
 8001a82:	f7ff ffa3 	bl	80019cc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001a86:	203f      	movs	r0, #63	@ 0x3f
 8001a88:	f7ff ffa0 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001a8c:	20a4      	movs	r0, #164	@ 0xa4
 8001a8e:	f7ff ff9d 	bl	80019cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001a92:	20d3      	movs	r0, #211	@ 0xd3
 8001a94:	f7ff ff9a 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f7ff ff97 	bl	80019cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001a9e:	20d5      	movs	r0, #213	@ 0xd5
 8001aa0:	f7ff ff94 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001aa4:	20f0      	movs	r0, #240	@ 0xf0
 8001aa6:	f7ff ff91 	bl	80019cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001aaa:	20d9      	movs	r0, #217	@ 0xd9
 8001aac:	f7ff ff8e 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ab0:	2022      	movs	r0, #34	@ 0x22
 8001ab2:	f7ff ff8b 	bl	80019cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001ab6:	20da      	movs	r0, #218	@ 0xda
 8001ab8:	f7ff ff88 	bl	80019cc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001abc:	2012      	movs	r0, #18
 8001abe:	f7ff ff85 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001ac2:	20db      	movs	r0, #219	@ 0xdb
 8001ac4:	f7ff ff82 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001ac8:	2020      	movs	r0, #32
 8001aca:	f7ff ff7f 	bl	80019cc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001ace:	208d      	movs	r0, #141	@ 0x8d
 8001ad0:	f7ff ff7c 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001ad4:	2014      	movs	r0, #20
 8001ad6:	f7ff ff79 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001ada:	2001      	movs	r0, #1
 8001adc:	f000 f98a 	bl	8001df4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	f000 f80f 	bl	8001b04 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001ae6:	f000 f825 	bl	8001b34 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001aea:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <ssd1306_Init+0xd0>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001af0:	4b03      	ldr	r3, [pc, #12]	@ (8001b00 <ssd1306_Init+0xd0>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001af6:	4b02      	ldr	r3, [pc, #8]	@ (8001b00 <ssd1306_Init+0xd0>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	711a      	strb	r2, [r3, #4]
}
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000d08 	.word	0x20000d08

08001b04 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <ssd1306_Fill+0x14>
 8001b14:	2300      	movs	r3, #0
 8001b16:	e000      	b.n	8001b1a <ssd1306_Fill+0x16>
 8001b18:	23ff      	movs	r3, #255	@ 0xff
 8001b1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4803      	ldr	r0, [pc, #12]	@ (8001b30 <ssd1306_Fill+0x2c>)
 8001b22:	f004 f8f6 	bl	8005d12 <memset>
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000908 	.word	0x20000908

08001b34 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	71fb      	strb	r3, [r7, #7]
 8001b3e:	e016      	b.n	8001b6e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	3b50      	subs	r3, #80	@ 0x50
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff ff40 	bl	80019cc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	f7ff ff3d 	bl	80019cc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001b52:	2010      	movs	r0, #16
 8001b54:	f7ff ff3a 	bl	80019cc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	01db      	lsls	r3, r3, #7
 8001b5c:	4a08      	ldr	r2, [pc, #32]	@ (8001b80 <ssd1306_UpdateScreen+0x4c>)
 8001b5e:	4413      	add	r3, r2
 8001b60:	2180      	movs	r1, #128	@ 0x80
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff ff4a 	bl	80019fc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	71fb      	strb	r3, [r7, #7]
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	2b07      	cmp	r3, #7
 8001b72:	d9e5      	bls.n	8001b40 <ssd1306_UpdateScreen+0xc>
    }
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000908 	.word	0x20000908

08001b84 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	71fb      	strb	r3, [r7, #7]
 8001b8e:	460b      	mov	r3, r1
 8001b90:	71bb      	strb	r3, [r7, #6]
 8001b92:	4613      	mov	r3, r2
 8001b94:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	db3d      	blt.n	8001c1a <ssd1306_DrawPixel+0x96>
 8001b9e:	79bb      	ldrb	r3, [r7, #6]
 8001ba0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ba2:	d83a      	bhi.n	8001c1a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001ba4:	797b      	ldrb	r3, [r7, #5]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d11a      	bne.n	8001be0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001baa:	79fa      	ldrb	r2, [r7, #7]
 8001bac:	79bb      	ldrb	r3, [r7, #6]
 8001bae:	08db      	lsrs	r3, r3, #3
 8001bb0:	b2d8      	uxtb	r0, r3
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	01db      	lsls	r3, r3, #7
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c28 <ssd1306_DrawPixel+0xa4>)
 8001bba:	5cd3      	ldrb	r3, [r2, r3]
 8001bbc:	b25a      	sxtb	r2, r3
 8001bbe:	79bb      	ldrb	r3, [r7, #6]
 8001bc0:	f003 0307 	and.w	r3, r3, #7
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bca:	b25b      	sxtb	r3, r3
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	b259      	sxtb	r1, r3
 8001bd0:	79fa      	ldrb	r2, [r7, #7]
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	01db      	lsls	r3, r3, #7
 8001bd6:	4413      	add	r3, r2
 8001bd8:	b2c9      	uxtb	r1, r1
 8001bda:	4a13      	ldr	r2, [pc, #76]	@ (8001c28 <ssd1306_DrawPixel+0xa4>)
 8001bdc:	54d1      	strb	r1, [r2, r3]
 8001bde:	e01d      	b.n	8001c1c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001be0:	79fa      	ldrb	r2, [r7, #7]
 8001be2:	79bb      	ldrb	r3, [r7, #6]
 8001be4:	08db      	lsrs	r3, r3, #3
 8001be6:	b2d8      	uxtb	r0, r3
 8001be8:	4603      	mov	r3, r0
 8001bea:	01db      	lsls	r3, r3, #7
 8001bec:	4413      	add	r3, r2
 8001bee:	4a0e      	ldr	r2, [pc, #56]	@ (8001c28 <ssd1306_DrawPixel+0xa4>)
 8001bf0:	5cd3      	ldrb	r3, [r2, r3]
 8001bf2:	b25a      	sxtb	r2, r3
 8001bf4:	79bb      	ldrb	r3, [r7, #6]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001c00:	b25b      	sxtb	r3, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	4013      	ands	r3, r2
 8001c08:	b259      	sxtb	r1, r3
 8001c0a:	79fa      	ldrb	r2, [r7, #7]
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	01db      	lsls	r3, r3, #7
 8001c10:	4413      	add	r3, r2
 8001c12:	b2c9      	uxtb	r1, r1
 8001c14:	4a04      	ldr	r2, [pc, #16]	@ (8001c28 <ssd1306_DrawPixel+0xa4>)
 8001c16:	54d1      	strb	r1, [r2, r3]
 8001c18:	e000      	b.n	8001c1c <ssd1306_DrawPixel+0x98>
        return;
 8001c1a:	bf00      	nop
    }
}
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20000908 	.word	0x20000908

08001c2c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c2c:	b590      	push	{r4, r7, lr}
 8001c2e:	b089      	sub	sp, #36	@ 0x24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4604      	mov	r4, r0
 8001c34:	4638      	mov	r0, r7
 8001c36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	2b1f      	cmp	r3, #31
 8001c42:	d902      	bls.n	8001c4a <ssd1306_WriteChar+0x1e>
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	2b7e      	cmp	r3, #126	@ 0x7e
 8001c48:	d901      	bls.n	8001c4e <ssd1306_WriteChar+0x22>
        return 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	e079      	b.n	8001d42 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d005      	beq.n	8001c60 <ssd1306_WriteChar+0x34>
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	3b20      	subs	r3, #32
 8001c5a:	4413      	add	r3, r2
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	e000      	b.n	8001c62 <ssd1306_WriteChar+0x36>
 8001c60:	783b      	ldrb	r3, [r7, #0]
 8001c62:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001c64:	4b39      	ldr	r3, [pc, #228]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001c66:	881b      	ldrh	r3, [r3, #0]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	7dfb      	ldrb	r3, [r7, #23]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	2b80      	cmp	r3, #128	@ 0x80
 8001c70:	dc06      	bgt.n	8001c80 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001c72:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001c74:	885b      	ldrh	r3, [r3, #2]
 8001c76:	461a      	mov	r2, r3
 8001c78:	787b      	ldrb	r3, [r7, #1]
 8001c7a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001c7c:	2b40      	cmp	r3, #64	@ 0x40
 8001c7e:	dd01      	ble.n	8001c84 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	e05e      	b.n	8001d42 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001c84:	2300      	movs	r3, #0
 8001c86:	61fb      	str	r3, [r7, #28]
 8001c88:	e04d      	b.n	8001d26 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
 8001c8e:	3b20      	subs	r3, #32
 8001c90:	7879      	ldrb	r1, [r7, #1]
 8001c92:	fb01 f303 	mul.w	r3, r1, r3
 8001c96:	4619      	mov	r1, r3
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	440b      	add	r3, r1
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	4413      	add	r3, r2
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61bb      	str	r3, [r7, #24]
 8001ca8:	e036      	b.n	8001d18 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d013      	beq.n	8001ce2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001cba:	4b24      	ldr	r3, [pc, #144]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	b2d8      	uxtb	r0, r3
 8001cc8:	4b20      	ldr	r3, [pc, #128]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001cca:	885b      	ldrh	r3, [r3, #2]
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	4413      	add	r3, r2
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f7ff ff52 	bl	8001b84 <ssd1306_DrawPixel>
 8001ce0:	e017      	b.n	8001d12 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	4413      	add	r3, r2
 8001cee:	b2d8      	uxtb	r0, r3
 8001cf0:	4b16      	ldr	r3, [pc, #88]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001cf2:	885b      	ldrh	r3, [r3, #2]
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	4413      	add	r3, r2
 8001cfc:	b2d9      	uxtb	r1, r3
 8001cfe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	bf0c      	ite	eq
 8001d06:	2301      	moveq	r3, #1
 8001d08:	2300      	movne	r3, #0
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	f7ff ff39 	bl	8001b84 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	3301      	adds	r3, #1
 8001d16:	61bb      	str	r3, [r7, #24]
 8001d18:	7dfb      	ldrb	r3, [r7, #23]
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d3c4      	bcc.n	8001caa <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	3301      	adds	r3, #1
 8001d24:	61fb      	str	r3, [r7, #28]
 8001d26:	787b      	ldrb	r3, [r7, #1]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d3ac      	bcc.n	8001c8a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001d30:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001d32:	881a      	ldrh	r2, [r3, #0]
 8001d34:	7dfb      	ldrb	r3, [r7, #23]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	4413      	add	r3, r2
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	4b03      	ldr	r3, [pc, #12]	@ (8001d4c <ssd1306_WriteChar+0x120>)
 8001d3e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3724      	adds	r7, #36	@ 0x24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd90      	pop	{r4, r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000d08 	.word	0x20000d08

08001d50 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af02      	add	r7, sp, #8
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	4638      	mov	r0, r7
 8001d5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001d5e:	e013      	b.n	8001d88 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	7818      	ldrb	r0, [r3, #0]
 8001d64:	7e3b      	ldrb	r3, [r7, #24]
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	463b      	mov	r3, r7
 8001d6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d6c:	f7ff ff5e 	bl	8001c2c <ssd1306_WriteChar>
 8001d70:	4603      	mov	r3, r0
 8001d72:	461a      	mov	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d002      	beq.n	8001d82 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	e008      	b.n	8001d94 <ssd1306_WriteString+0x44>
        }
        str++;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	3301      	adds	r3, #1
 8001d86:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1e7      	bne.n	8001d60 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	781b      	ldrb	r3, [r3, #0]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3710      	adds	r7, #16
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	460a      	mov	r2, r1
 8001da6:	71fb      	strb	r3, [r7, #7]
 8001da8:	4613      	mov	r3, r2
 8001daa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	4b05      	ldr	r3, [pc, #20]	@ (8001dc8 <ssd1306_SetCursor+0x2c>)
 8001db2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001db4:	79bb      	ldrb	r3, [r7, #6]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	4b03      	ldr	r3, [pc, #12]	@ (8001dc8 <ssd1306_SetCursor+0x2c>)
 8001dba:	805a      	strh	r2, [r3, #2]
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	20000d08 	.word	0x20000d08

08001dcc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001dd6:	2381      	movs	r3, #129	@ 0x81
 8001dd8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fdf5 	bl	80019cc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fdf1 	bl	80019cc <ssd1306_WriteCommand>
}
 8001dea:	bf00      	nop
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d005      	beq.n	8001e10 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e04:	23af      	movs	r3, #175	@ 0xaf
 8001e06:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e08:	4b08      	ldr	r3, [pc, #32]	@ (8001e2c <ssd1306_SetDisplayOn+0x38>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	715a      	strb	r2, [r3, #5]
 8001e0e:	e004      	b.n	8001e1a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e10:	23ae      	movs	r3, #174	@ 0xae
 8001e12:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e14:	4b05      	ldr	r3, [pc, #20]	@ (8001e2c <ssd1306_SetDisplayOn+0x38>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fdd5 	bl	80019cc <ssd1306_WriteCommand>
}
 8001e22:	bf00      	nop
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000d08 	.word	0x20000d08

08001e30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e34:	4b0e      	ldr	r3, [pc, #56]	@ (8001e70 <HAL_Init+0x40>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a0d      	ldr	r2, [pc, #52]	@ (8001e70 <HAL_Init+0x40>)
 8001e3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e40:	4b0b      	ldr	r3, [pc, #44]	@ (8001e70 <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <HAL_Init+0x40>)
 8001e46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e4c:	4b08      	ldr	r3, [pc, #32]	@ (8001e70 <HAL_Init+0x40>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a07      	ldr	r2, [pc, #28]	@ (8001e70 <HAL_Init+0x40>)
 8001e52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e58:	2003      	movs	r0, #3
 8001e5a:	f000 f94f 	bl	80020fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e5e:	200f      	movs	r0, #15
 8001e60:	f000 f808 	bl	8001e74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e64:	f7ff fbb0 	bl	80015c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40023c00 	.word	0x40023c00

08001e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e7c:	4b12      	ldr	r3, [pc, #72]	@ (8001ec8 <HAL_InitTick+0x54>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b12      	ldr	r3, [pc, #72]	@ (8001ecc <HAL_InitTick+0x58>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4619      	mov	r1, r3
 8001e86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e92:	4618      	mov	r0, r3
 8001e94:	f000 f967 	bl	8002166 <HAL_SYSTICK_Config>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e00e      	b.n	8001ec0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b0f      	cmp	r3, #15
 8001ea6:	d80a      	bhi.n	8001ebe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb0:	f000 f92f 	bl	8002112 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eb4:	4a06      	ldr	r2, [pc, #24]	@ (8001ed0 <HAL_InitTick+0x5c>)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	e000      	b.n	8001ec0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	20000000 	.word	0x20000000
 8001ecc:	20000008 	.word	0x20000008
 8001ed0:	20000004 	.word	0x20000004

08001ed4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ed8:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <HAL_IncTick+0x20>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	461a      	mov	r2, r3
 8001ede:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <HAL_IncTick+0x24>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	4a04      	ldr	r2, [pc, #16]	@ (8001ef8 <HAL_IncTick+0x24>)
 8001ee6:	6013      	str	r3, [r2, #0]
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	20000008 	.word	0x20000008
 8001ef8:	20000d10 	.word	0x20000d10

08001efc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return uwTick;
 8001f00:	4b03      	ldr	r3, [pc, #12]	@ (8001f10 <HAL_GetTick+0x14>)
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	20000d10 	.word	0x20000d10

08001f14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f1c:	f7ff ffee 	bl	8001efc <HAL_GetTick>
 8001f20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f2c:	d005      	beq.n	8001f3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <HAL_Delay+0x44>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	461a      	mov	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	4413      	add	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f3a:	bf00      	nop
 8001f3c:	f7ff ffde 	bl	8001efc <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d8f7      	bhi.n	8001f3c <HAL_Delay+0x28>
  {
  }
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000008 	.word	0x20000008

08001f5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f003 0307 	and.w	r3, r3, #7
 8001f6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f72:	68ba      	ldr	r2, [r7, #8]
 8001f74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f78:	4013      	ands	r3, r2
 8001f7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f8e:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	60d3      	str	r3, [r2, #12]
}
 8001f94:	bf00      	nop
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fa8:	4b04      	ldr	r3, [pc, #16]	@ (8001fbc <__NVIC_GetPriorityGrouping+0x18>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	0a1b      	lsrs	r3, r3, #8
 8001fae:	f003 0307 	and.w	r3, r3, #7
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	db0b      	blt.n	8001fea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	f003 021f 	and.w	r2, r3, #31
 8001fd8:	4907      	ldr	r1, [pc, #28]	@ (8001ff8 <__NVIC_EnableIRQ+0x38>)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	095b      	lsrs	r3, r3, #5
 8001fe0:	2001      	movs	r0, #1
 8001fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	e000e100 	.word	0xe000e100

08001ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	6039      	str	r1, [r7, #0]
 8002006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200c:	2b00      	cmp	r3, #0
 800200e:	db0a      	blt.n	8002026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	b2da      	uxtb	r2, r3
 8002014:	490c      	ldr	r1, [pc, #48]	@ (8002048 <__NVIC_SetPriority+0x4c>)
 8002016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201a:	0112      	lsls	r2, r2, #4
 800201c:	b2d2      	uxtb	r2, r2
 800201e:	440b      	add	r3, r1
 8002020:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002024:	e00a      	b.n	800203c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	b2da      	uxtb	r2, r3
 800202a:	4908      	ldr	r1, [pc, #32]	@ (800204c <__NVIC_SetPriority+0x50>)
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	f003 030f 	and.w	r3, r3, #15
 8002032:	3b04      	subs	r3, #4
 8002034:	0112      	lsls	r2, r2, #4
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	440b      	add	r3, r1
 800203a:	761a      	strb	r2, [r3, #24]
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	e000e100 	.word	0xe000e100
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002050:	b480      	push	{r7}
 8002052:	b089      	sub	sp, #36	@ 0x24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f1c3 0307 	rsb	r3, r3, #7
 800206a:	2b04      	cmp	r3, #4
 800206c:	bf28      	it	cs
 800206e:	2304      	movcs	r3, #4
 8002070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	3304      	adds	r3, #4
 8002076:	2b06      	cmp	r3, #6
 8002078:	d902      	bls.n	8002080 <NVIC_EncodePriority+0x30>
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3b03      	subs	r3, #3
 800207e:	e000      	b.n	8002082 <NVIC_EncodePriority+0x32>
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	f04f 32ff 	mov.w	r2, #4294967295
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43da      	mvns	r2, r3
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	401a      	ands	r2, r3
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002098:	f04f 31ff 	mov.w	r1, #4294967295
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	fa01 f303 	lsl.w	r3, r1, r3
 80020a2:	43d9      	mvns	r1, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a8:	4313      	orrs	r3, r2
         );
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3724      	adds	r7, #36	@ 0x24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
	...

080020b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020c8:	d301      	bcc.n	80020ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ca:	2301      	movs	r3, #1
 80020cc:	e00f      	b.n	80020ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ce:	4a0a      	ldr	r2, [pc, #40]	@ (80020f8 <SysTick_Config+0x40>)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020d6:	210f      	movs	r1, #15
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295
 80020dc:	f7ff ff8e 	bl	8001ffc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e0:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <SysTick_Config+0x40>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e6:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <SysTick_Config+0x40>)
 80020e8:	2207      	movs	r2, #7
 80020ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	e000e010 	.word	0xe000e010

080020fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff ff29 	bl	8001f5c <__NVIC_SetPriorityGrouping>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	4603      	mov	r3, r0
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002124:	f7ff ff3e 	bl	8001fa4 <__NVIC_GetPriorityGrouping>
 8002128:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	6978      	ldr	r0, [r7, #20]
 8002130:	f7ff ff8e 	bl	8002050 <NVIC_EncodePriority>
 8002134:	4602      	mov	r2, r0
 8002136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800213a:	4611      	mov	r1, r2
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff5d 	bl	8001ffc <__NVIC_SetPriority>
}
 8002142:	bf00      	nop
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff ff31 	bl	8001fc0 <__NVIC_EnableIRQ>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b082      	sub	sp, #8
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff ffa2 	bl	80020b8 <SysTick_Config>
 8002174:	4603      	mov	r3, r0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b084      	sub	sp, #16
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800218c:	f7ff feb6 	bl	8001efc <HAL_GetTick>
 8002190:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d008      	beq.n	80021b0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2280      	movs	r2, #128	@ 0x80
 80021a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e052      	b.n	8002256 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 0216 	bic.w	r2, r2, #22
 80021be:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695a      	ldr	r2, [r3, #20]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021ce:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d103      	bne.n	80021e0 <HAL_DMA_Abort+0x62>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d007      	beq.n	80021f0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 0208 	bic.w	r2, r2, #8
 80021ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0201 	bic.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002200:	e013      	b.n	800222a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002202:	f7ff fe7b 	bl	8001efc <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b05      	cmp	r3, #5
 800220e:	d90c      	bls.n	800222a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2220      	movs	r2, #32
 8002214:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2203      	movs	r2, #3
 800221a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e015      	b.n	8002256 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1e4      	bne.n	8002202 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223c:	223f      	movs	r2, #63	@ 0x3f
 800223e:	409a      	lsls	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800225e:	b480      	push	{r7}
 8002260:	b083      	sub	sp, #12
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800226c:	b2db      	uxtb	r3, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d004      	beq.n	800227c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2280      	movs	r2, #128	@ 0x80
 8002276:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e00c      	b.n	8002296 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2205      	movs	r2, #5
 8002280:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 0201 	bic.w	r2, r2, #1
 8002292:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
	...

080022a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b089      	sub	sp, #36	@ 0x24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ba:	2300      	movs	r3, #0
 80022bc:	61fb      	str	r3, [r7, #28]
 80022be:	e165      	b.n	800258c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022c0:	2201      	movs	r2, #1
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	4013      	ands	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	429a      	cmp	r2, r3
 80022da:	f040 8154 	bne.w	8002586 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 0303 	and.w	r3, r3, #3
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d005      	beq.n	80022f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d130      	bne.n	8002358 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	2203      	movs	r2, #3
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4313      	orrs	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800232c:	2201      	movs	r2, #1
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	091b      	lsrs	r3, r3, #4
 8002342:	f003 0201 	and.w	r2, r3, #1
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	2b03      	cmp	r3, #3
 8002362:	d017      	beq.n	8002394 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	2203      	movs	r2, #3
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4313      	orrs	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f003 0303 	and.w	r3, r3, #3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d123      	bne.n	80023e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	08da      	lsrs	r2, r3, #3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3208      	adds	r2, #8
 80023a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	220f      	movs	r2, #15
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	08da      	lsrs	r2, r3, #3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3208      	adds	r2, #8
 80023e2:	69b9      	ldr	r1, [r7, #24]
 80023e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2203      	movs	r2, #3
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0203 	and.w	r2, r3, #3
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4313      	orrs	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80ae 	beq.w	8002586 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	4b5d      	ldr	r3, [pc, #372]	@ (80025a4 <HAL_GPIO_Init+0x300>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002432:	4a5c      	ldr	r2, [pc, #368]	@ (80025a4 <HAL_GPIO_Init+0x300>)
 8002434:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002438:	6453      	str	r3, [r2, #68]	@ 0x44
 800243a:	4b5a      	ldr	r3, [pc, #360]	@ (80025a4 <HAL_GPIO_Init+0x300>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002446:	4a58      	ldr	r2, [pc, #352]	@ (80025a8 <HAL_GPIO_Init+0x304>)
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	089b      	lsrs	r3, r3, #2
 800244c:	3302      	adds	r3, #2
 800244e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	220f      	movs	r2, #15
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4013      	ands	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a4f      	ldr	r2, [pc, #316]	@ (80025ac <HAL_GPIO_Init+0x308>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d025      	beq.n	80024be <HAL_GPIO_Init+0x21a>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a4e      	ldr	r2, [pc, #312]	@ (80025b0 <HAL_GPIO_Init+0x30c>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d01f      	beq.n	80024ba <HAL_GPIO_Init+0x216>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a4d      	ldr	r2, [pc, #308]	@ (80025b4 <HAL_GPIO_Init+0x310>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d019      	beq.n	80024b6 <HAL_GPIO_Init+0x212>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a4c      	ldr	r2, [pc, #304]	@ (80025b8 <HAL_GPIO_Init+0x314>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d013      	beq.n	80024b2 <HAL_GPIO_Init+0x20e>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a4b      	ldr	r2, [pc, #300]	@ (80025bc <HAL_GPIO_Init+0x318>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00d      	beq.n	80024ae <HAL_GPIO_Init+0x20a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a4a      	ldr	r2, [pc, #296]	@ (80025c0 <HAL_GPIO_Init+0x31c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d007      	beq.n	80024aa <HAL_GPIO_Init+0x206>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a49      	ldr	r2, [pc, #292]	@ (80025c4 <HAL_GPIO_Init+0x320>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d101      	bne.n	80024a6 <HAL_GPIO_Init+0x202>
 80024a2:	2306      	movs	r3, #6
 80024a4:	e00c      	b.n	80024c0 <HAL_GPIO_Init+0x21c>
 80024a6:	2307      	movs	r3, #7
 80024a8:	e00a      	b.n	80024c0 <HAL_GPIO_Init+0x21c>
 80024aa:	2305      	movs	r3, #5
 80024ac:	e008      	b.n	80024c0 <HAL_GPIO_Init+0x21c>
 80024ae:	2304      	movs	r3, #4
 80024b0:	e006      	b.n	80024c0 <HAL_GPIO_Init+0x21c>
 80024b2:	2303      	movs	r3, #3
 80024b4:	e004      	b.n	80024c0 <HAL_GPIO_Init+0x21c>
 80024b6:	2302      	movs	r3, #2
 80024b8:	e002      	b.n	80024c0 <HAL_GPIO_Init+0x21c>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <HAL_GPIO_Init+0x21c>
 80024be:	2300      	movs	r3, #0
 80024c0:	69fa      	ldr	r2, [r7, #28]
 80024c2:	f002 0203 	and.w	r2, r2, #3
 80024c6:	0092      	lsls	r2, r2, #2
 80024c8:	4093      	lsls	r3, r2
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024d0:	4935      	ldr	r1, [pc, #212]	@ (80025a8 <HAL_GPIO_Init+0x304>)
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	089b      	lsrs	r3, r3, #2
 80024d6:	3302      	adds	r3, #2
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024de:	4b3a      	ldr	r3, [pc, #232]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002502:	4a31      	ldr	r2, [pc, #196]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002508:	4b2f      	ldr	r3, [pc, #188]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800252c:	4a26      	ldr	r2, [pc, #152]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002532:	4b25      	ldr	r3, [pc, #148]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	43db      	mvns	r3, r3
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	4013      	ands	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d003      	beq.n	8002556 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4313      	orrs	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002556:	4a1c      	ldr	r2, [pc, #112]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800255c:	4b1a      	ldr	r3, [pc, #104]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4313      	orrs	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002580:	4a11      	ldr	r2, [pc, #68]	@ (80025c8 <HAL_GPIO_Init+0x324>)
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3301      	adds	r3, #1
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	2b0f      	cmp	r3, #15
 8002590:	f67f ae96 	bls.w	80022c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop
 8002598:	3724      	adds	r7, #36	@ 0x24
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40013800 	.word	0x40013800
 80025ac:	40020000 	.word	0x40020000
 80025b0:	40020400 	.word	0x40020400
 80025b4:	40020800 	.word	0x40020800
 80025b8:	40020c00 	.word	0x40020c00
 80025bc:	40021000 	.word	0x40021000
 80025c0:	40021400 	.word	0x40021400
 80025c4:	40021800 	.word	0x40021800
 80025c8:	40013c00 	.word	0x40013c00

080025cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	807b      	strh	r3, [r7, #2]
 80025d8:	4613      	mov	r3, r2
 80025da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025dc:	787b      	ldrb	r3, [r7, #1]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025e2:	887a      	ldrh	r2, [r7, #2]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025e8:	e003      	b.n	80025f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025ea:	887b      	ldrh	r3, [r7, #2]
 80025ec:	041a      	lsls	r2, r3, #16
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	619a      	str	r2, [r3, #24]
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
	...

08002600 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e12b      	b.n	800286a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d106      	bne.n	800262c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7fe fff6 	bl	8001618 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2224      	movs	r2, #36	@ 0x24
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0201 	bic.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002652:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002662:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002664:	f001 f8e2 	bl	800382c <HAL_RCC_GetPCLK1Freq>
 8002668:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	4a81      	ldr	r2, [pc, #516]	@ (8002874 <HAL_I2C_Init+0x274>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d807      	bhi.n	8002684 <HAL_I2C_Init+0x84>
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4a80      	ldr	r2, [pc, #512]	@ (8002878 <HAL_I2C_Init+0x278>)
 8002678:	4293      	cmp	r3, r2
 800267a:	bf94      	ite	ls
 800267c:	2301      	movls	r3, #1
 800267e:	2300      	movhi	r3, #0
 8002680:	b2db      	uxtb	r3, r3
 8002682:	e006      	b.n	8002692 <HAL_I2C_Init+0x92>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4a7d      	ldr	r2, [pc, #500]	@ (800287c <HAL_I2C_Init+0x27c>)
 8002688:	4293      	cmp	r3, r2
 800268a:	bf94      	ite	ls
 800268c:	2301      	movls	r3, #1
 800268e:	2300      	movhi	r3, #0
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e0e7      	b.n	800286a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4a78      	ldr	r2, [pc, #480]	@ (8002880 <HAL_I2C_Init+0x280>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	0c9b      	lsrs	r3, r3, #18
 80026a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	4a6a      	ldr	r2, [pc, #424]	@ (8002874 <HAL_I2C_Init+0x274>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d802      	bhi.n	80026d4 <HAL_I2C_Init+0xd4>
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	3301      	adds	r3, #1
 80026d2:	e009      	b.n	80026e8 <HAL_I2C_Init+0xe8>
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026da:	fb02 f303 	mul.w	r3, r2, r3
 80026de:	4a69      	ldr	r2, [pc, #420]	@ (8002884 <HAL_I2C_Init+0x284>)
 80026e0:	fba2 2303 	umull	r2, r3, r2, r3
 80026e4:	099b      	lsrs	r3, r3, #6
 80026e6:	3301      	adds	r3, #1
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	495c      	ldr	r1, [pc, #368]	@ (8002874 <HAL_I2C_Init+0x274>)
 8002704:	428b      	cmp	r3, r1
 8002706:	d819      	bhi.n	800273c <HAL_I2C_Init+0x13c>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	1e59      	subs	r1, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	fbb1 f3f3 	udiv	r3, r1, r3
 8002716:	1c59      	adds	r1, r3, #1
 8002718:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800271c:	400b      	ands	r3, r1
 800271e:	2b00      	cmp	r3, #0
 8002720:	d00a      	beq.n	8002738 <HAL_I2C_Init+0x138>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	1e59      	subs	r1, r3, #1
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002730:	3301      	adds	r3, #1
 8002732:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002736:	e051      	b.n	80027dc <HAL_I2C_Init+0x1dc>
 8002738:	2304      	movs	r3, #4
 800273a:	e04f      	b.n	80027dc <HAL_I2C_Init+0x1dc>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d111      	bne.n	8002768 <HAL_I2C_Init+0x168>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	1e58      	subs	r0, r3, #1
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6859      	ldr	r1, [r3, #4]
 800274c:	460b      	mov	r3, r1
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	440b      	add	r3, r1
 8002752:	fbb0 f3f3 	udiv	r3, r0, r3
 8002756:	3301      	adds	r3, #1
 8002758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800275c:	2b00      	cmp	r3, #0
 800275e:	bf0c      	ite	eq
 8002760:	2301      	moveq	r3, #1
 8002762:	2300      	movne	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	e012      	b.n	800278e <HAL_I2C_Init+0x18e>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	1e58      	subs	r0, r3, #1
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6859      	ldr	r1, [r3, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	440b      	add	r3, r1
 8002776:	0099      	lsls	r1, r3, #2
 8002778:	440b      	add	r3, r1
 800277a:	fbb0 f3f3 	udiv	r3, r0, r3
 800277e:	3301      	adds	r3, #1
 8002780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002784:	2b00      	cmp	r3, #0
 8002786:	bf0c      	ite	eq
 8002788:	2301      	moveq	r3, #1
 800278a:	2300      	movne	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_I2C_Init+0x196>
 8002792:	2301      	movs	r3, #1
 8002794:	e022      	b.n	80027dc <HAL_I2C_Init+0x1dc>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10e      	bne.n	80027bc <HAL_I2C_Init+0x1bc>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	1e58      	subs	r0, r3, #1
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6859      	ldr	r1, [r3, #4]
 80027a6:	460b      	mov	r3, r1
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	440b      	add	r3, r1
 80027ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b0:	3301      	adds	r3, #1
 80027b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027ba:	e00f      	b.n	80027dc <HAL_I2C_Init+0x1dc>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	1e58      	subs	r0, r3, #1
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6859      	ldr	r1, [r3, #4]
 80027c4:	460b      	mov	r3, r1
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	0099      	lsls	r1, r3, #2
 80027cc:	440b      	add	r3, r1
 80027ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d2:	3301      	adds	r3, #1
 80027d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027dc:	6879      	ldr	r1, [r7, #4]
 80027de:	6809      	ldr	r1, [r1, #0]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	69da      	ldr	r2, [r3, #28]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800280a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6911      	ldr	r1, [r2, #16]
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	68d2      	ldr	r2, [r2, #12]
 8002816:	4311      	orrs	r1, r2
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6812      	ldr	r2, [r2, #0]
 800281c:	430b      	orrs	r3, r1
 800281e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695a      	ldr	r2, [r3, #20]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f042 0201 	orr.w	r2, r2, #1
 800284a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2220      	movs	r2, #32
 8002856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	000186a0 	.word	0x000186a0
 8002878:	001e847f 	.word	0x001e847f
 800287c:	003d08ff 	.word	0x003d08ff
 8002880:	431bde83 	.word	0x431bde83
 8002884:	10624dd3 	.word	0x10624dd3

08002888 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b088      	sub	sp, #32
 800288c:	af02      	add	r7, sp, #8
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	4608      	mov	r0, r1
 8002892:	4611      	mov	r1, r2
 8002894:	461a      	mov	r2, r3
 8002896:	4603      	mov	r3, r0
 8002898:	817b      	strh	r3, [r7, #10]
 800289a:	460b      	mov	r3, r1
 800289c:	813b      	strh	r3, [r7, #8]
 800289e:	4613      	mov	r3, r2
 80028a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028a2:	f7ff fb2b 	bl	8001efc <HAL_GetTick>
 80028a6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	f040 80d9 	bne.w	8002a68 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	2319      	movs	r3, #25
 80028bc:	2201      	movs	r2, #1
 80028be:	496d      	ldr	r1, [pc, #436]	@ (8002a74 <HAL_I2C_Mem_Write+0x1ec>)
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f000 fc8b 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80028cc:	2302      	movs	r3, #2
 80028ce:	e0cc      	b.n	8002a6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_I2C_Mem_Write+0x56>
 80028da:	2302      	movs	r3, #2
 80028dc:	e0c5      	b.n	8002a6a <HAL_I2C_Mem_Write+0x1e2>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0301 	and.w	r3, r3, #1
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d007      	beq.n	8002904 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0201 	orr.w	r2, r2, #1
 8002902:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002912:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2221      	movs	r2, #33	@ 0x21
 8002918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2240      	movs	r2, #64	@ 0x40
 8002920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6a3a      	ldr	r2, [r7, #32]
 800292e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002934:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293a:	b29a      	uxth	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4a4d      	ldr	r2, [pc, #308]	@ (8002a78 <HAL_I2C_Mem_Write+0x1f0>)
 8002944:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002946:	88f8      	ldrh	r0, [r7, #6]
 8002948:	893a      	ldrh	r2, [r7, #8]
 800294a:	8979      	ldrh	r1, [r7, #10]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	9301      	str	r3, [sp, #4]
 8002950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	4603      	mov	r3, r0
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 fac2 	bl	8002ee0 <I2C_RequestMemoryWrite>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d052      	beq.n	8002a08 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e081      	b.n	8002a6a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 fd50 	bl	8003410 <I2C_WaitOnTXEFlagUntilTimeout>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00d      	beq.n	8002992 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	2b04      	cmp	r3, #4
 800297c:	d107      	bne.n	800298e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800298c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e06b      	b.n	8002a6a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002996:	781a      	ldrb	r2, [r3, #0]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ac:	3b01      	subs	r3, #1
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	3b01      	subs	r3, #1
 80029bc:	b29a      	uxth	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d11b      	bne.n	8002a08 <HAL_I2C_Mem_Write+0x180>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d017      	beq.n	8002a08 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029dc:	781a      	ldrb	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e8:	1c5a      	adds	r2, r3, #1
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f2:	3b01      	subs	r3, #1
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	3b01      	subs	r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1aa      	bne.n	8002966 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 fd43 	bl	80034a0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00d      	beq.n	8002a3c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	2b04      	cmp	r3, #4
 8002a26:	d107      	bne.n	8002a38 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a36:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e016      	b.n	8002a6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	e000      	b.n	8002a6a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3718      	adds	r7, #24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	00100002 	.word	0x00100002
 8002a78:	ffff0000 	.word	0xffff0000

08002a7c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08c      	sub	sp, #48	@ 0x30
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	4608      	mov	r0, r1
 8002a86:	4611      	mov	r1, r2
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	817b      	strh	r3, [r7, #10]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	813b      	strh	r3, [r7, #8]
 8002a92:	4613      	mov	r3, r2
 8002a94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a96:	f7ff fa31 	bl	8001efc <HAL_GetTick>
 8002a9a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	f040 8214 	bne.w	8002ed2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	2319      	movs	r3, #25
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	497b      	ldr	r1, [pc, #492]	@ (8002ca0 <HAL_I2C_Mem_Read+0x224>)
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f000 fb91 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	e207      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d101      	bne.n	8002ad2 <HAL_I2C_Mem_Read+0x56>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e200      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d007      	beq.n	8002af8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2222      	movs	r2, #34	@ 0x22
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2240      	movs	r2, #64	@ 0x40
 8002b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002b28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4a5b      	ldr	r2, [pc, #364]	@ (8002ca4 <HAL_I2C_Mem_Read+0x228>)
 8002b38:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b3a:	88f8      	ldrh	r0, [r7, #6]
 8002b3c:	893a      	ldrh	r2, [r7, #8]
 8002b3e:	8979      	ldrh	r1, [r7, #10]
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	9301      	str	r3, [sp, #4]
 8002b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	4603      	mov	r3, r0
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fa5e 	bl	800300c <I2C_RequestMemoryRead>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e1bc      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d113      	bne.n	8002b8a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b62:	2300      	movs	r3, #0
 8002b64:	623b      	str	r3, [r7, #32]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	695b      	ldr	r3, [r3, #20]
 8002b6c:	623b      	str	r3, [r7, #32]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	623b      	str	r3, [r7, #32]
 8002b76:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	e190      	b.n	8002eac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d11b      	bne.n	8002bca <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ba0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61fb      	str	r3, [r7, #28]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	61fb      	str	r3, [r7, #28]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	e170      	b.n	8002eac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d11b      	bne.n	8002c0a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002be0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61bb      	str	r3, [r7, #24]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	61bb      	str	r3, [r7, #24]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	61bb      	str	r3, [r7, #24]
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	e150      	b.n	8002eac <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	617b      	str	r3, [r7, #20]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	617b      	str	r3, [r7, #20]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	617b      	str	r3, [r7, #20]
 8002c1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002c20:	e144      	b.n	8002eac <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	f200 80f1 	bhi.w	8002e0e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d123      	bne.n	8002c7c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c36:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 fc79 	bl	8003530 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e145      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691a      	ldr	r2, [r3, #16]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5a:	1c5a      	adds	r2, r3, #1
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c7a:	e117      	b.n	8002eac <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d14e      	bne.n	8002d22 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	4906      	ldr	r1, [pc, #24]	@ (8002ca8 <HAL_I2C_Mem_Read+0x22c>)
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 faa4 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d008      	beq.n	8002cac <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e11a      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
 8002c9e:	bf00      	nop
 8002ca0:	00100002 	.word	0x00100002
 8002ca4:	ffff0000 	.word	0xffff0000
 8002ca8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	691a      	ldr	r2, [r3, #16]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cce:	1c5a      	adds	r2, r3, #1
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	691a      	ldr	r2, [r3, #16]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	b2d2      	uxtb	r2, r2
 8002cfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d20:	e0c4      	b.n	8002eac <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d28:	2200      	movs	r2, #0
 8002d2a:	496c      	ldr	r1, [pc, #432]	@ (8002edc <HAL_I2C_Mem_Read+0x460>)
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 fa55 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e0cb      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	691a      	ldr	r2, [r3, #16]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	3b01      	subs	r3, #1
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d84:	2200      	movs	r2, #0
 8002d86:	4955      	ldr	r1, [pc, #340]	@ (8002edc <HAL_I2C_Mem_Read+0x460>)
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fa27 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e09d      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002da6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	691a      	ldr	r2, [r3, #16]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	b2d2      	uxtb	r2, r2
 8002db4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dba:	1c5a      	adds	r2, r3, #1
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	691a      	ldr	r2, [r3, #16]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de4:	b2d2      	uxtb	r2, r2
 8002de6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df6:	3b01      	subs	r3, #1
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e0c:	e04e      	b.n	8002eac <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e10:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f000 fb8c 	bl	8003530 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e058      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691a      	ldr	r2, [r3, #16]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2c:	b2d2      	uxtb	r2, r2
 8002e2e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e34:	1c5a      	adds	r2, r3, #1
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b04      	cmp	r3, #4
 8002e60:	d124      	bne.n	8002eac <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	d107      	bne.n	8002e7a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e78:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	691a      	ldr	r2, [r3, #16]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	b2d2      	uxtb	r2, r2
 8002e86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	1c5a      	adds	r2, r3, #1
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f47f aeb6 	bne.w	8002c22 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2220      	movs	r2, #32
 8002eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	e000      	b.n	8002ed4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002ed2:	2302      	movs	r3, #2
  }
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3728      	adds	r7, #40	@ 0x28
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	00010004 	.word	0x00010004

08002ee0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b088      	sub	sp, #32
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	4608      	mov	r0, r1
 8002eea:	4611      	mov	r1, r2
 8002eec:	461a      	mov	r2, r3
 8002eee:	4603      	mov	r3, r0
 8002ef0:	817b      	strh	r3, [r7, #10]
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	813b      	strh	r3, [r7, #8]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f08:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 f960 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00d      	beq.n	8002f3e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f30:	d103      	bne.n	8002f3a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f38:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e05f      	b.n	8002ffe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f3e:	897b      	ldrh	r3, [r7, #10]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	461a      	mov	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f4c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	6a3a      	ldr	r2, [r7, #32]
 8002f52:	492d      	ldr	r1, [pc, #180]	@ (8003008 <I2C_RequestMemoryWrite+0x128>)
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f000 f9bb 	bl	80032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e04c      	b.n	8002ffe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	617b      	str	r3, [r7, #20]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	617b      	str	r3, [r7, #20]
 8002f78:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f7c:	6a39      	ldr	r1, [r7, #32]
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f000 fa46 	bl	8003410 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00d      	beq.n	8002fa6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	2b04      	cmp	r3, #4
 8002f90:	d107      	bne.n	8002fa2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fa0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e02b      	b.n	8002ffe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fa6:	88fb      	ldrh	r3, [r7, #6]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d105      	bne.n	8002fb8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fac:	893b      	ldrh	r3, [r7, #8]
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	611a      	str	r2, [r3, #16]
 8002fb6:	e021      	b.n	8002ffc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002fb8:	893b      	ldrh	r3, [r7, #8]
 8002fba:	0a1b      	lsrs	r3, r3, #8
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fc8:	6a39      	ldr	r1, [r7, #32]
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 fa20 	bl	8003410 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00d      	beq.n	8002ff2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d107      	bne.n	8002fee <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e005      	b.n	8002ffe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ff2:	893b      	ldrh	r3, [r7, #8]
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3718      	adds	r7, #24
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	00010002 	.word	0x00010002

0800300c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af02      	add	r7, sp, #8
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	4608      	mov	r0, r1
 8003016:	4611      	mov	r1, r2
 8003018:	461a      	mov	r2, r3
 800301a:	4603      	mov	r3, r0
 800301c:	817b      	strh	r3, [r7, #10]
 800301e:	460b      	mov	r3, r1
 8003020:	813b      	strh	r3, [r7, #8]
 8003022:	4613      	mov	r3, r2
 8003024:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003034:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003044:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	6a3b      	ldr	r3, [r7, #32]
 800304c:	2200      	movs	r2, #0
 800304e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 f8c2 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00d      	beq.n	800307a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003068:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800306c:	d103      	bne.n	8003076 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003074:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e0aa      	b.n	80031d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800307a:	897b      	ldrh	r3, [r7, #10]
 800307c:	b2db      	uxtb	r3, r3
 800307e:	461a      	mov	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003088:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	6a3a      	ldr	r2, [r7, #32]
 800308e:	4952      	ldr	r1, [pc, #328]	@ (80031d8 <I2C_RequestMemoryRead+0x1cc>)
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 f91d 	bl	80032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e097      	b.n	80031d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030a0:	2300      	movs	r3, #0
 80030a2:	617b      	str	r3, [r7, #20]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	617b      	str	r3, [r7, #20]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	617b      	str	r3, [r7, #20]
 80030b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030b8:	6a39      	ldr	r1, [r7, #32]
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 f9a8 	bl	8003410 <I2C_WaitOnTXEFlagUntilTimeout>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00d      	beq.n	80030e2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d107      	bne.n	80030de <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e076      	b.n	80031d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d105      	bne.n	80030f4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80030e8:	893b      	ldrh	r3, [r7, #8]
 80030ea:	b2da      	uxtb	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	611a      	str	r2, [r3, #16]
 80030f2:	e021      	b.n	8003138 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80030f4:	893b      	ldrh	r3, [r7, #8]
 80030f6:	0a1b      	lsrs	r3, r3, #8
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003104:	6a39      	ldr	r1, [r7, #32]
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 f982 	bl	8003410 <I2C_WaitOnTXEFlagUntilTimeout>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00d      	beq.n	800312e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	2b04      	cmp	r3, #4
 8003118:	d107      	bne.n	800312a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003128:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e050      	b.n	80031d0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800312e:	893b      	ldrh	r3, [r7, #8]
 8003130:	b2da      	uxtb	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800313a:	6a39      	ldr	r1, [r7, #32]
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 f967 	bl	8003410 <I2C_WaitOnTXEFlagUntilTimeout>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d00d      	beq.n	8003164 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314c:	2b04      	cmp	r3, #4
 800314e:	d107      	bne.n	8003160 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e035      	b.n	80031d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003172:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	6a3b      	ldr	r3, [r7, #32]
 800317a:	2200      	movs	r2, #0
 800317c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 f82b 	bl	80031dc <I2C_WaitOnFlagUntilTimeout>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00d      	beq.n	80031a8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003196:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800319a:	d103      	bne.n	80031a4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e013      	b.n	80031d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80031a8:	897b      	ldrh	r3, [r7, #10]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ba:	6a3a      	ldr	r2, [r7, #32]
 80031bc:	4906      	ldr	r1, [pc, #24]	@ (80031d8 <I2C_RequestMemoryRead+0x1cc>)
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f886 	bl	80032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	00010002 	.word	0x00010002

080031dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	603b      	str	r3, [r7, #0]
 80031e8:	4613      	mov	r3, r2
 80031ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031ec:	e048      	b.n	8003280 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f4:	d044      	beq.n	8003280 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f6:	f7fe fe81 	bl	8001efc <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	429a      	cmp	r2, r3
 8003204:	d302      	bcc.n	800320c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d139      	bne.n	8003280 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	0c1b      	lsrs	r3, r3, #16
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b01      	cmp	r3, #1
 8003214:	d10d      	bne.n	8003232 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	43da      	mvns	r2, r3
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	4013      	ands	r3, r2
 8003222:	b29b      	uxth	r3, r3
 8003224:	2b00      	cmp	r3, #0
 8003226:	bf0c      	ite	eq
 8003228:	2301      	moveq	r3, #1
 800322a:	2300      	movne	r3, #0
 800322c:	b2db      	uxtb	r3, r3
 800322e:	461a      	mov	r2, r3
 8003230:	e00c      	b.n	800324c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	43da      	mvns	r2, r3
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	4013      	ands	r3, r2
 800323e:	b29b      	uxth	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	bf0c      	ite	eq
 8003244:	2301      	moveq	r3, #1
 8003246:	2300      	movne	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	461a      	mov	r2, r3
 800324c:	79fb      	ldrb	r3, [r7, #7]
 800324e:	429a      	cmp	r2, r3
 8003250:	d116      	bne.n	8003280 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e023      	b.n	80032c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	0c1b      	lsrs	r3, r3, #16
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b01      	cmp	r3, #1
 8003288:	d10d      	bne.n	80032a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	43da      	mvns	r2, r3
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	4013      	ands	r3, r2
 8003296:	b29b      	uxth	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	bf0c      	ite	eq
 800329c:	2301      	moveq	r3, #1
 800329e:	2300      	movne	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	461a      	mov	r2, r3
 80032a4:	e00c      	b.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	43da      	mvns	r2, r3
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	4013      	ands	r3, r2
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bf0c      	ite	eq
 80032b8:	2301      	moveq	r3, #1
 80032ba:	2300      	movne	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	461a      	mov	r2, r3
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d093      	beq.n	80031ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032de:	e071      	b.n	80033c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ee:	d123      	bne.n	8003338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003308:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003324:	f043 0204 	orr.w	r2, r3, #4
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e067      	b.n	8003408 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333e:	d041      	beq.n	80033c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003340:	f7fe fddc 	bl	8001efc <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	429a      	cmp	r2, r3
 800334e:	d302      	bcc.n	8003356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d136      	bne.n	80033c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	0c1b      	lsrs	r3, r3, #16
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b01      	cmp	r3, #1
 800335e:	d10c      	bne.n	800337a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	43da      	mvns	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	4013      	ands	r3, r2
 800336c:	b29b      	uxth	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	bf14      	ite	ne
 8003372:	2301      	movne	r3, #1
 8003374:	2300      	moveq	r3, #0
 8003376:	b2db      	uxtb	r3, r3
 8003378:	e00b      	b.n	8003392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	43da      	mvns	r2, r3
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	bf14      	ite	ne
 800338c:	2301      	movne	r3, #1
 800338e:	2300      	moveq	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d016      	beq.n	80033c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b0:	f043 0220 	orr.w	r2, r3, #32
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e021      	b.n	8003408 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	0c1b      	lsrs	r3, r3, #16
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d10c      	bne.n	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	43da      	mvns	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	4013      	ands	r3, r2
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	bf14      	ite	ne
 80033e0:	2301      	movne	r3, #1
 80033e2:	2300      	moveq	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	e00b      	b.n	8003400 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	43da      	mvns	r2, r3
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4013      	ands	r3, r2
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	bf14      	ite	ne
 80033fa:	2301      	movne	r3, #1
 80033fc:	2300      	moveq	r3, #0
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	f47f af6d 	bne.w	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800341c:	e034      	b.n	8003488 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 f8e3 	bl	80035ea <I2C_IsAcknowledgeFailed>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e034      	b.n	8003498 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003434:	d028      	beq.n	8003488 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003436:	f7fe fd61 	bl	8001efc <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	429a      	cmp	r2, r3
 8003444:	d302      	bcc.n	800344c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d11d      	bne.n	8003488 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003456:	2b80      	cmp	r3, #128	@ 0x80
 8003458:	d016      	beq.n	8003488 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2220      	movs	r2, #32
 8003464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003474:	f043 0220 	orr.w	r2, r3, #32
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e007      	b.n	8003498 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003492:	2b80      	cmp	r3, #128	@ 0x80
 8003494:	d1c3      	bne.n	800341e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034ac:	e034      	b.n	8003518 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f89b 	bl	80035ea <I2C_IsAcknowledgeFailed>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e034      	b.n	8003528 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c4:	d028      	beq.n	8003518 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034c6:	f7fe fd19 	bl	8001efc <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d302      	bcc.n	80034dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d11d      	bne.n	8003518 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	f003 0304 	and.w	r3, r3, #4
 80034e6:	2b04      	cmp	r3, #4
 80034e8:	d016      	beq.n	8003518 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	f043 0220 	orr.w	r2, r3, #32
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e007      	b.n	8003528 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	f003 0304 	and.w	r3, r3, #4
 8003522:	2b04      	cmp	r3, #4
 8003524:	d1c3      	bne.n	80034ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800353c:	e049      	b.n	80035d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	f003 0310 	and.w	r3, r3, #16
 8003548:	2b10      	cmp	r3, #16
 800354a:	d119      	bne.n	8003580 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f06f 0210 	mvn.w	r2, #16
 8003554:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2220      	movs	r2, #32
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e030      	b.n	80035e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003580:	f7fe fcbc 	bl	8001efc <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	429a      	cmp	r2, r3
 800358e:	d302      	bcc.n	8003596 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d11d      	bne.n	80035d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a0:	2b40      	cmp	r3, #64	@ 0x40
 80035a2:	d016      	beq.n	80035d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	f043 0220 	orr.w	r2, r3, #32
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e007      	b.n	80035e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035dc:	2b40      	cmp	r3, #64	@ 0x40
 80035de:	d1ae      	bne.n	800353e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003600:	d11b      	bne.n	800363a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800360a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2220      	movs	r2, #32
 8003616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003626:	f043 0204 	orr.w	r2, r3, #4
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e0cc      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800365c:	4b68      	ldr	r3, [pc, #416]	@ (8003800 <HAL_RCC_ClockConfig+0x1b8>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 030f 	and.w	r3, r3, #15
 8003664:	683a      	ldr	r2, [r7, #0]
 8003666:	429a      	cmp	r2, r3
 8003668:	d90c      	bls.n	8003684 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800366a:	4b65      	ldr	r3, [pc, #404]	@ (8003800 <HAL_RCC_ClockConfig+0x1b8>)
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003672:	4b63      	ldr	r3, [pc, #396]	@ (8003800 <HAL_RCC_ClockConfig+0x1b8>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 030f 	and.w	r3, r3, #15
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	429a      	cmp	r2, r3
 800367e:	d001      	beq.n	8003684 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0b8      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0302 	and.w	r3, r3, #2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d020      	beq.n	80036d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	2b00      	cmp	r3, #0
 800369a:	d005      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800369c:	4b59      	ldr	r3, [pc, #356]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	4a58      	ldr	r2, [pc, #352]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80036a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0308 	and.w	r3, r3, #8
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d005      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036b4:	4b53      	ldr	r3, [pc, #332]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	4a52      	ldr	r2, [pc, #328]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80036ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c0:	4b50      	ldr	r3, [pc, #320]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	494d      	ldr	r1, [pc, #308]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d044      	beq.n	8003768 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d107      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e6:	4b47      	ldr	r3, [pc, #284]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d119      	bne.n	8003726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e07f      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d003      	beq.n	8003706 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003702:	2b03      	cmp	r3, #3
 8003704:	d107      	bne.n	8003716 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003706:	4b3f      	ldr	r3, [pc, #252]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d109      	bne.n	8003726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e06f      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003716:	4b3b      	ldr	r3, [pc, #236]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e067      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003726:	4b37      	ldr	r3, [pc, #220]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f023 0203 	bic.w	r2, r3, #3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	4934      	ldr	r1, [pc, #208]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	4313      	orrs	r3, r2
 8003736:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003738:	f7fe fbe0 	bl	8001efc <HAL_GetTick>
 800373c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800373e:	e00a      	b.n	8003756 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003740:	f7fe fbdc 	bl	8001efc <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800374e:	4293      	cmp	r3, r2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e04f      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003756:	4b2b      	ldr	r3, [pc, #172]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 020c 	and.w	r2, r3, #12
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	429a      	cmp	r2, r3
 8003766:	d1eb      	bne.n	8003740 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003768:	4b25      	ldr	r3, [pc, #148]	@ (8003800 <HAL_RCC_ClockConfig+0x1b8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 030f 	and.w	r3, r3, #15
 8003770:	683a      	ldr	r2, [r7, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	d20c      	bcs.n	8003790 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003776:	4b22      	ldr	r3, [pc, #136]	@ (8003800 <HAL_RCC_ClockConfig+0x1b8>)
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	b2d2      	uxtb	r2, r2
 800377c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800377e:	4b20      	ldr	r3, [pc, #128]	@ (8003800 <HAL_RCC_ClockConfig+0x1b8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	429a      	cmp	r2, r3
 800378a:	d001      	beq.n	8003790 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e032      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b00      	cmp	r3, #0
 800379a:	d008      	beq.n	80037ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800379c:	4b19      	ldr	r3, [pc, #100]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	4916      	ldr	r1, [pc, #88]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0308 	and.w	r3, r3, #8
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d009      	beq.n	80037ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037ba:	4b12      	ldr	r3, [pc, #72]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	490e      	ldr	r1, [pc, #56]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ce:	f000 f855 	bl	800387c <HAL_RCC_GetSysClockFreq>
 80037d2:	4602      	mov	r2, r0
 80037d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003804 <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	091b      	lsrs	r3, r3, #4
 80037da:	f003 030f 	and.w	r3, r3, #15
 80037de:	490a      	ldr	r1, [pc, #40]	@ (8003808 <HAL_RCC_ClockConfig+0x1c0>)
 80037e0:	5ccb      	ldrb	r3, [r1, r3]
 80037e2:	fa22 f303 	lsr.w	r3, r2, r3
 80037e6:	4a09      	ldr	r2, [pc, #36]	@ (800380c <HAL_RCC_ClockConfig+0x1c4>)
 80037e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037ea:	4b09      	ldr	r3, [pc, #36]	@ (8003810 <HAL_RCC_ClockConfig+0x1c8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7fe fb40 	bl	8001e74 <HAL_InitTick>

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40023c00 	.word	0x40023c00
 8003804:	40023800 	.word	0x40023800
 8003808:	08007efc 	.word	0x08007efc
 800380c:	20000000 	.word	0x20000000
 8003810:	20000004 	.word	0x20000004

08003814 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003818:	4b03      	ldr	r3, [pc, #12]	@ (8003828 <HAL_RCC_GetHCLKFreq+0x14>)
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	20000000 	.word	0x20000000

0800382c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003830:	f7ff fff0 	bl	8003814 <HAL_RCC_GetHCLKFreq>
 8003834:	4602      	mov	r2, r0
 8003836:	4b05      	ldr	r3, [pc, #20]	@ (800384c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	0a9b      	lsrs	r3, r3, #10
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	4903      	ldr	r1, [pc, #12]	@ (8003850 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003842:	5ccb      	ldrb	r3, [r1, r3]
 8003844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003848:	4618      	mov	r0, r3
 800384a:	bd80      	pop	{r7, pc}
 800384c:	40023800 	.word	0x40023800
 8003850:	08007f0c 	.word	0x08007f0c

08003854 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003858:	f7ff ffdc 	bl	8003814 <HAL_RCC_GetHCLKFreq>
 800385c:	4602      	mov	r2, r0
 800385e:	4b05      	ldr	r3, [pc, #20]	@ (8003874 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	0b5b      	lsrs	r3, r3, #13
 8003864:	f003 0307 	and.w	r3, r3, #7
 8003868:	4903      	ldr	r1, [pc, #12]	@ (8003878 <HAL_RCC_GetPCLK2Freq+0x24>)
 800386a:	5ccb      	ldrb	r3, [r1, r3]
 800386c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003870:	4618      	mov	r0, r3
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40023800 	.word	0x40023800
 8003878:	08007f0c 	.word	0x08007f0c

0800387c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800387c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003880:	b0a6      	sub	sp, #152	@ 0x98
 8003882:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800388a:	2300      	movs	r3, #0
 800388c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003890:	2300      	movs	r3, #0
 8003892:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003896:	2300      	movs	r3, #0
 8003898:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 800389c:	2300      	movs	r3, #0
 800389e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038a2:	4bc8      	ldr	r3, [pc, #800]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 030c 	and.w	r3, r3, #12
 80038aa:	2b0c      	cmp	r3, #12
 80038ac:	f200 817e 	bhi.w	8003bac <HAL_RCC_GetSysClockFreq+0x330>
 80038b0:	a201      	add	r2, pc, #4	@ (adr r2, 80038b8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80038b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b6:	bf00      	nop
 80038b8:	080038ed 	.word	0x080038ed
 80038bc:	08003bad 	.word	0x08003bad
 80038c0:	08003bad 	.word	0x08003bad
 80038c4:	08003bad 	.word	0x08003bad
 80038c8:	080038f5 	.word	0x080038f5
 80038cc:	08003bad 	.word	0x08003bad
 80038d0:	08003bad 	.word	0x08003bad
 80038d4:	08003bad 	.word	0x08003bad
 80038d8:	080038fd 	.word	0x080038fd
 80038dc:	08003bad 	.word	0x08003bad
 80038e0:	08003bad 	.word	0x08003bad
 80038e4:	08003bad 	.word	0x08003bad
 80038e8:	08003a67 	.word	0x08003a67
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038ec:	4bb6      	ldr	r3, [pc, #728]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80038ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80038f2:	e15f      	b.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038f4:	4bb5      	ldr	r3, [pc, #724]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x350>)
 80038f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80038fa:	e15b      	b.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038fc:	4bb1      	ldr	r3, [pc, #708]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003904:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003908:	4bae      	ldr	r3, [pc, #696]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d031      	beq.n	8003978 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003914:	4bab      	ldr	r3, [pc, #684]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	099b      	lsrs	r3, r3, #6
 800391a:	2200      	movs	r2, #0
 800391c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800391e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003920:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003926:	663b      	str	r3, [r7, #96]	@ 0x60
 8003928:	2300      	movs	r3, #0
 800392a:	667b      	str	r3, [r7, #100]	@ 0x64
 800392c:	4ba7      	ldr	r3, [pc, #668]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x350>)
 800392e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003932:	462a      	mov	r2, r5
 8003934:	fb03 f202 	mul.w	r2, r3, r2
 8003938:	2300      	movs	r3, #0
 800393a:	4621      	mov	r1, r4
 800393c:	fb01 f303 	mul.w	r3, r1, r3
 8003940:	4413      	add	r3, r2
 8003942:	4aa2      	ldr	r2, [pc, #648]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x350>)
 8003944:	4621      	mov	r1, r4
 8003946:	fba1 1202 	umull	r1, r2, r1, r2
 800394a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800394c:	460a      	mov	r2, r1
 800394e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003950:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003952:	4413      	add	r3, r2
 8003954:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003956:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800395a:	2200      	movs	r2, #0
 800395c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800395e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003960:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003964:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003968:	f7fd f94e 	bl	8000c08 <__aeabi_uldivmod>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4613      	mov	r3, r2
 8003972:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003976:	e064      	b.n	8003a42 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003978:	4b92      	ldr	r3, [pc, #584]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	099b      	lsrs	r3, r3, #6
 800397e:	2200      	movs	r2, #0
 8003980:	653b      	str	r3, [r7, #80]	@ 0x50
 8003982:	657a      	str	r2, [r7, #84]	@ 0x54
 8003984:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800398a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800398c:	2300      	movs	r3, #0
 800398e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003990:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003994:	4622      	mov	r2, r4
 8003996:	462b      	mov	r3, r5
 8003998:	f04f 0000 	mov.w	r0, #0
 800399c:	f04f 0100 	mov.w	r1, #0
 80039a0:	0159      	lsls	r1, r3, #5
 80039a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039a6:	0150      	lsls	r0, r2, #5
 80039a8:	4602      	mov	r2, r0
 80039aa:	460b      	mov	r3, r1
 80039ac:	4621      	mov	r1, r4
 80039ae:	1a51      	subs	r1, r2, r1
 80039b0:	6139      	str	r1, [r7, #16]
 80039b2:	4629      	mov	r1, r5
 80039b4:	eb63 0301 	sbc.w	r3, r3, r1
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	f04f 0200 	mov.w	r2, #0
 80039be:	f04f 0300 	mov.w	r3, #0
 80039c2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039c6:	4659      	mov	r1, fp
 80039c8:	018b      	lsls	r3, r1, #6
 80039ca:	4651      	mov	r1, sl
 80039cc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039d0:	4651      	mov	r1, sl
 80039d2:	018a      	lsls	r2, r1, #6
 80039d4:	4651      	mov	r1, sl
 80039d6:	ebb2 0801 	subs.w	r8, r2, r1
 80039da:	4659      	mov	r1, fp
 80039dc:	eb63 0901 	sbc.w	r9, r3, r1
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039ec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039f0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039f4:	4690      	mov	r8, r2
 80039f6:	4699      	mov	r9, r3
 80039f8:	4623      	mov	r3, r4
 80039fa:	eb18 0303 	adds.w	r3, r8, r3
 80039fe:	60bb      	str	r3, [r7, #8]
 8003a00:	462b      	mov	r3, r5
 8003a02:	eb49 0303 	adc.w	r3, r9, r3
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	f04f 0200 	mov.w	r2, #0
 8003a0c:	f04f 0300 	mov.w	r3, #0
 8003a10:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003a14:	4629      	mov	r1, r5
 8003a16:	028b      	lsls	r3, r1, #10
 8003a18:	4621      	mov	r1, r4
 8003a1a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a1e:	4621      	mov	r1, r4
 8003a20:	028a      	lsls	r2, r1, #10
 8003a22:	4610      	mov	r0, r2
 8003a24:	4619      	mov	r1, r3
 8003a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a34:	f7fd f8e8 	bl	8000c08 <__aeabi_uldivmod>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a42:	4b60      	ldr	r3, [pc, #384]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	0c1b      	lsrs	r3, r3, #16
 8003a48:	f003 0303 	and.w	r3, r3, #3
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003a54:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003a64:	e0a6      	b.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a66:	4b57      	ldr	r3, [pc, #348]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a72:	4b54      	ldr	r3, [pc, #336]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d02a      	beq.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a7e:	4b51      	ldr	r3, [pc, #324]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	099b      	lsrs	r3, r3, #6
 8003a84:	2200      	movs	r2, #0
 8003a86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a88:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003a90:	2100      	movs	r1, #0
 8003a92:	4b4e      	ldr	r3, [pc, #312]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x350>)
 8003a94:	fb03 f201 	mul.w	r2, r3, r1
 8003a98:	2300      	movs	r3, #0
 8003a9a:	fb00 f303 	mul.w	r3, r0, r3
 8003a9e:	4413      	add	r3, r2
 8003aa0:	4a4a      	ldr	r2, [pc, #296]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x350>)
 8003aa2:	fba0 1202 	umull	r1, r2, r0, r2
 8003aa6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003aa8:	460a      	mov	r2, r1
 8003aaa:	673a      	str	r2, [r7, #112]	@ 0x70
 8003aac:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003aae:	4413      	add	r3, r2
 8003ab0:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ab2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003aba:	637a      	str	r2, [r7, #52]	@ 0x34
 8003abc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003ac0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003ac4:	f7fd f8a0 	bl	8000c08 <__aeabi_uldivmod>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4613      	mov	r3, r2
 8003ace:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ad2:	e05b      	b.n	8003b8c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ad4:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	099b      	lsrs	r3, r3, #6
 8003ada:	2200      	movs	r2, #0
 8003adc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ade:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	2300      	movs	r3, #0
 8003aea:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003af0:	4642      	mov	r2, r8
 8003af2:	464b      	mov	r3, r9
 8003af4:	f04f 0000 	mov.w	r0, #0
 8003af8:	f04f 0100 	mov.w	r1, #0
 8003afc:	0159      	lsls	r1, r3, #5
 8003afe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b02:	0150      	lsls	r0, r2, #5
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4641      	mov	r1, r8
 8003b0a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b0e:	4649      	mov	r1, r9
 8003b10:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b14:	f04f 0200 	mov.w	r2, #0
 8003b18:	f04f 0300 	mov.w	r3, #0
 8003b1c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b20:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b24:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b28:	ebb2 040a 	subs.w	r4, r2, sl
 8003b2c:	eb63 050b 	sbc.w	r5, r3, fp
 8003b30:	f04f 0200 	mov.w	r2, #0
 8003b34:	f04f 0300 	mov.w	r3, #0
 8003b38:	00eb      	lsls	r3, r5, #3
 8003b3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b3e:	00e2      	lsls	r2, r4, #3
 8003b40:	4614      	mov	r4, r2
 8003b42:	461d      	mov	r5, r3
 8003b44:	4643      	mov	r3, r8
 8003b46:	18e3      	adds	r3, r4, r3
 8003b48:	603b      	str	r3, [r7, #0]
 8003b4a:	464b      	mov	r3, r9
 8003b4c:	eb45 0303 	adc.w	r3, r5, r3
 8003b50:	607b      	str	r3, [r7, #4]
 8003b52:	f04f 0200 	mov.w	r2, #0
 8003b56:	f04f 0300 	mov.w	r3, #0
 8003b5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b5e:	4629      	mov	r1, r5
 8003b60:	028b      	lsls	r3, r1, #10
 8003b62:	4621      	mov	r1, r4
 8003b64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b68:	4621      	mov	r1, r4
 8003b6a:	028a      	lsls	r2, r1, #10
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	4619      	mov	r1, r3
 8003b70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b74:	2200      	movs	r2, #0
 8003b76:	61bb      	str	r3, [r7, #24]
 8003b78:	61fa      	str	r2, [r7, #28]
 8003b7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b7e:	f7fd f843 	bl	8000c08 <__aeabi_uldivmod>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4613      	mov	r3, r2
 8003b88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	0f1b      	lsrs	r3, r3, #28
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003b9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003baa:	e003      	b.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bac:	4b06      	ldr	r3, [pc, #24]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003bae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003bb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3798      	adds	r7, #152	@ 0x98
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bc2:	bf00      	nop
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	00f42400 	.word	0x00f42400
 8003bcc:	017d7840 	.word	0x017d7840

08003bd0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e28d      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 8083 	beq.w	8003cf6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003bf0:	4b94      	ldr	r3, [pc, #592]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 030c 	and.w	r3, r3, #12
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d019      	beq.n	8003c30 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003bfc:	4b91      	ldr	r3, [pc, #580]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d106      	bne.n	8003c16 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c08:	4b8e      	ldr	r3, [pc, #568]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c14:	d00c      	beq.n	8003c30 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c16:	4b8b      	ldr	r3, [pc, #556]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c1e:	2b0c      	cmp	r3, #12
 8003c20:	d112      	bne.n	8003c48 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c22:	4b88      	ldr	r3, [pc, #544]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c2e:	d10b      	bne.n	8003c48 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c30:	4b84      	ldr	r3, [pc, #528]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d05b      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x124>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d157      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e25a      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c50:	d106      	bne.n	8003c60 <HAL_RCC_OscConfig+0x90>
 8003c52:	4b7c      	ldr	r3, [pc, #496]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a7b      	ldr	r2, [pc, #492]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c5c:	6013      	str	r3, [r2, #0]
 8003c5e:	e01d      	b.n	8003c9c <HAL_RCC_OscConfig+0xcc>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c68:	d10c      	bne.n	8003c84 <HAL_RCC_OscConfig+0xb4>
 8003c6a:	4b76      	ldr	r3, [pc, #472]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a75      	ldr	r2, [pc, #468]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	4b73      	ldr	r3, [pc, #460]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a72      	ldr	r2, [pc, #456]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	e00b      	b.n	8003c9c <HAL_RCC_OscConfig+0xcc>
 8003c84:	4b6f      	ldr	r3, [pc, #444]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a6e      	ldr	r2, [pc, #440]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c8e:	6013      	str	r3, [r2, #0]
 8003c90:	4b6c      	ldr	r3, [pc, #432]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a6b      	ldr	r2, [pc, #428]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003c96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d013      	beq.n	8003ccc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca4:	f7fe f92a 	bl	8001efc <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cac:	f7fe f926 	bl	8001efc <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b64      	cmp	r3, #100	@ 0x64
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e21f      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cbe:	4b61      	ldr	r3, [pc, #388]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f0      	beq.n	8003cac <HAL_RCC_OscConfig+0xdc>
 8003cca:	e014      	b.n	8003cf6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ccc:	f7fe f916 	bl	8001efc <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd4:	f7fe f912 	bl	8001efc <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b64      	cmp	r3, #100	@ 0x64
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e20b      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce6:	4b57      	ldr	r3, [pc, #348]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f0      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x104>
 8003cf2:	e000      	b.n	8003cf6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d06f      	beq.n	8003de2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d02:	4b50      	ldr	r3, [pc, #320]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 030c 	and.w	r3, r3, #12
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d017      	beq.n	8003d3e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d0e:	4b4d      	ldr	r3, [pc, #308]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d16:	2b08      	cmp	r3, #8
 8003d18:	d105      	bne.n	8003d26 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d1a:	4b4a      	ldr	r3, [pc, #296]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00b      	beq.n	8003d3e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d26:	4b47      	ldr	r3, [pc, #284]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d2e:	2b0c      	cmp	r3, #12
 8003d30:	d11c      	bne.n	8003d6c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d32:	4b44      	ldr	r3, [pc, #272]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d116      	bne.n	8003d6c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d3e:	4b41      	ldr	r3, [pc, #260]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d005      	beq.n	8003d56 <HAL_RCC_OscConfig+0x186>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d001      	beq.n	8003d56 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e1d3      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d56:	4b3b      	ldr	r3, [pc, #236]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	00db      	lsls	r3, r3, #3
 8003d64:	4937      	ldr	r1, [pc, #220]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d6a:	e03a      	b.n	8003de2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d020      	beq.n	8003db6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d74:	4b34      	ldr	r3, [pc, #208]	@ (8003e48 <HAL_RCC_OscConfig+0x278>)
 8003d76:	2201      	movs	r2, #1
 8003d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7a:	f7fe f8bf 	bl	8001efc <HAL_GetTick>
 8003d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d80:	e008      	b.n	8003d94 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d82:	f7fe f8bb 	bl	8001efc <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e1b4      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d94:	4b2b      	ldr	r3, [pc, #172]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d0f0      	beq.n	8003d82 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da0:	4b28      	ldr	r3, [pc, #160]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	4925      	ldr	r1, [pc, #148]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	600b      	str	r3, [r1, #0]
 8003db4:	e015      	b.n	8003de2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003db6:	4b24      	ldr	r3, [pc, #144]	@ (8003e48 <HAL_RCC_OscConfig+0x278>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbc:	f7fe f89e 	bl	8001efc <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dc4:	f7fe f89a 	bl	8001efc <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e193      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1f0      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0308 	and.w	r3, r3, #8
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d036      	beq.n	8003e5c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d016      	beq.n	8003e24 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003df6:	4b15      	ldr	r3, [pc, #84]	@ (8003e4c <HAL_RCC_OscConfig+0x27c>)
 8003df8:	2201      	movs	r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dfc:	f7fe f87e 	bl	8001efc <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e04:	f7fe f87a 	bl	8001efc <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e173      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e16:	4b0b      	ldr	r3, [pc, #44]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d0f0      	beq.n	8003e04 <HAL_RCC_OscConfig+0x234>
 8003e22:	e01b      	b.n	8003e5c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e24:	4b09      	ldr	r3, [pc, #36]	@ (8003e4c <HAL_RCC_OscConfig+0x27c>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2a:	f7fe f867 	bl	8001efc <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e30:	e00e      	b.n	8003e50 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e32:	f7fe f863 	bl	8001efc <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d907      	bls.n	8003e50 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e15c      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
 8003e44:	40023800 	.word	0x40023800
 8003e48:	42470000 	.word	0x42470000
 8003e4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e50:	4b8a      	ldr	r3, [pc, #552]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1ea      	bne.n	8003e32 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0304 	and.w	r3, r3, #4
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 8097 	beq.w	8003f98 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e6e:	4b83      	ldr	r3, [pc, #524]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10f      	bne.n	8003e9a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	60bb      	str	r3, [r7, #8]
 8003e7e:	4b7f      	ldr	r3, [pc, #508]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e82:	4a7e      	ldr	r2, [pc, #504]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e8a:	4b7c      	ldr	r3, [pc, #496]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e92:	60bb      	str	r3, [r7, #8]
 8003e94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e96:	2301      	movs	r3, #1
 8003e98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e9a:	4b79      	ldr	r3, [pc, #484]	@ (8004080 <HAL_RCC_OscConfig+0x4b0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d118      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ea6:	4b76      	ldr	r3, [pc, #472]	@ (8004080 <HAL_RCC_OscConfig+0x4b0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a75      	ldr	r2, [pc, #468]	@ (8004080 <HAL_RCC_OscConfig+0x4b0>)
 8003eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eb2:	f7fe f823 	bl	8001efc <HAL_GetTick>
 8003eb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb8:	e008      	b.n	8003ecc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eba:	f7fe f81f 	bl	8001efc <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e118      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ecc:	4b6c      	ldr	r3, [pc, #432]	@ (8004080 <HAL_RCC_OscConfig+0x4b0>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d0f0      	beq.n	8003eba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d106      	bne.n	8003eee <HAL_RCC_OscConfig+0x31e>
 8003ee0:	4b66      	ldr	r3, [pc, #408]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ee4:	4a65      	ldr	r2, [pc, #404]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003ee6:	f043 0301 	orr.w	r3, r3, #1
 8003eea:	6713      	str	r3, [r2, #112]	@ 0x70
 8003eec:	e01c      	b.n	8003f28 <HAL_RCC_OscConfig+0x358>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	2b05      	cmp	r3, #5
 8003ef4:	d10c      	bne.n	8003f10 <HAL_RCC_OscConfig+0x340>
 8003ef6:	4b61      	ldr	r3, [pc, #388]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003efa:	4a60      	ldr	r2, [pc, #384]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003efc:	f043 0304 	orr.w	r3, r3, #4
 8003f00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f02:	4b5e      	ldr	r3, [pc, #376]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f06:	4a5d      	ldr	r2, [pc, #372]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f08:	f043 0301 	orr.w	r3, r3, #1
 8003f0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f0e:	e00b      	b.n	8003f28 <HAL_RCC_OscConfig+0x358>
 8003f10:	4b5a      	ldr	r3, [pc, #360]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f14:	4a59      	ldr	r2, [pc, #356]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f16:	f023 0301 	bic.w	r3, r3, #1
 8003f1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f1c:	4b57      	ldr	r3, [pc, #348]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f20:	4a56      	ldr	r2, [pc, #344]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f22:	f023 0304 	bic.w	r3, r3, #4
 8003f26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d015      	beq.n	8003f5c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f30:	f7fd ffe4 	bl	8001efc <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f36:	e00a      	b.n	8003f4e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f38:	f7fd ffe0 	bl	8001efc <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e0d7      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d0ee      	beq.n	8003f38 <HAL_RCC_OscConfig+0x368>
 8003f5a:	e014      	b.n	8003f86 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5c:	f7fd ffce 	bl	8001efc <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f62:	e00a      	b.n	8003f7a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f64:	f7fd ffca 	bl	8001efc <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e0c1      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f7a:	4b40      	ldr	r3, [pc, #256]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1ee      	bne.n	8003f64 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f86:	7dfb      	ldrb	r3, [r7, #23]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d105      	bne.n	8003f98 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f90:	4a3a      	ldr	r2, [pc, #232]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003f92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 80ad 	beq.w	80040fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fa2:	4b36      	ldr	r3, [pc, #216]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f003 030c 	and.w	r3, r3, #12
 8003faa:	2b08      	cmp	r3, #8
 8003fac:	d060      	beq.n	8004070 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d145      	bne.n	8004042 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb6:	4b33      	ldr	r3, [pc, #204]	@ (8004084 <HAL_RCC_OscConfig+0x4b4>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fbc:	f7fd ff9e 	bl	8001efc <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc2:	e008      	b.n	8003fd6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fc4:	f7fd ff9a 	bl	8001efc <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d901      	bls.n	8003fd6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e093      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd6:	4b29      	ldr	r3, [pc, #164]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d1f0      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	69da      	ldr	r2, [r3, #28]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	431a      	orrs	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff0:	019b      	lsls	r3, r3, #6
 8003ff2:	431a      	orrs	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff8:	085b      	lsrs	r3, r3, #1
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	041b      	lsls	r3, r3, #16
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004004:	061b      	lsls	r3, r3, #24
 8004006:	431a      	orrs	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400c:	071b      	lsls	r3, r3, #28
 800400e:	491b      	ldr	r1, [pc, #108]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8004010:	4313      	orrs	r3, r2
 8004012:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004014:	4b1b      	ldr	r3, [pc, #108]	@ (8004084 <HAL_RCC_OscConfig+0x4b4>)
 8004016:	2201      	movs	r2, #1
 8004018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401a:	f7fd ff6f 	bl	8001efc <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004022:	f7fd ff6b 	bl	8001efc <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e064      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004034:	4b11      	ldr	r3, [pc, #68]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f0      	beq.n	8004022 <HAL_RCC_OscConfig+0x452>
 8004040:	e05c      	b.n	80040fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004042:	4b10      	ldr	r3, [pc, #64]	@ (8004084 <HAL_RCC_OscConfig+0x4b4>)
 8004044:	2200      	movs	r2, #0
 8004046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7fd ff58 	bl	8001efc <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004050:	f7fd ff54 	bl	8001efc <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e04d      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004062:	4b06      	ldr	r3, [pc, #24]	@ (800407c <HAL_RCC_OscConfig+0x4ac>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1f0      	bne.n	8004050 <HAL_RCC_OscConfig+0x480>
 800406e:	e045      	b.n	80040fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d107      	bne.n	8004088 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e040      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
 800407c:	40023800 	.word	0x40023800
 8004080:	40007000 	.word	0x40007000
 8004084:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004088:	4b1f      	ldr	r3, [pc, #124]	@ (8004108 <HAL_RCC_OscConfig+0x538>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d030      	beq.n	80040f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d129      	bne.n	80040f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d122      	bne.n	80040f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040b8:	4013      	ands	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d119      	bne.n	80040f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ce:	085b      	lsrs	r3, r3, #1
 80040d0:	3b01      	subs	r3, #1
 80040d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d10f      	bne.n	80040f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d107      	bne.n	80040f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d001      	beq.n	80040fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e000      	b.n	80040fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3718      	adds	r7, #24
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40023800 	.word	0x40023800

0800410c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e042      	b.n	80041a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d106      	bne.n	8004138 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7fd fab8 	bl	80016a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2224      	movs	r2, #36	@ 0x24
 800413c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800414e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 fdd3 	bl	8004cfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004164:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695a      	ldr	r2, [r3, #20]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004174:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004184:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2220      	movs	r2, #32
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2220      	movs	r2, #32
 8004198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	@ 0x28
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	603b      	str	r3, [r7, #0]
 80041b8:	4613      	mov	r3, r2
 80041ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b20      	cmp	r3, #32
 80041ca:	d175      	bne.n	80042b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <HAL_UART_Transmit+0x2c>
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e06e      	b.n	80042ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2221      	movs	r2, #33	@ 0x21
 80041e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041ea:	f7fd fe87 	bl	8001efc <HAL_GetTick>
 80041ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	88fa      	ldrh	r2, [r7, #6]
 80041f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	88fa      	ldrh	r2, [r7, #6]
 80041fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004204:	d108      	bne.n	8004218 <HAL_UART_Transmit+0x6c>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d104      	bne.n	8004218 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800420e:	2300      	movs	r3, #0
 8004210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	61bb      	str	r3, [r7, #24]
 8004216:	e003      	b.n	8004220 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800421c:	2300      	movs	r3, #0
 800421e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004220:	e02e      	b.n	8004280 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2200      	movs	r2, #0
 800422a:	2180      	movs	r1, #128	@ 0x80
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 fb37 	bl	80048a0 <UART_WaitOnFlagUntilTimeout>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e03a      	b.n	80042ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10b      	bne.n	8004262 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	881b      	ldrh	r3, [r3, #0]
 800424e:	461a      	mov	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004258:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	3302      	adds	r3, #2
 800425e:	61bb      	str	r3, [r7, #24]
 8004260:	e007      	b.n	8004272 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	781a      	ldrb	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	3301      	adds	r3, #1
 8004270:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1cb      	bne.n	8004222 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	2200      	movs	r2, #0
 8004292:	2140      	movs	r1, #64	@ 0x40
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 fb03 	bl	80048a0 <UART_WaitOnFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d005      	beq.n	80042ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e006      	b.n	80042ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2220      	movs	r2, #32
 80042b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	e000      	b.n	80042ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80042b8:	2302      	movs	r3, #2
  }
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3720      	adds	r7, #32
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	60f8      	str	r0, [r7, #12]
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	4613      	mov	r3, r2
 80042ce:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	2b20      	cmp	r3, #32
 80042da:	d112      	bne.n	8004302 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d002      	beq.n	80042e8 <HAL_UART_Receive_IT+0x26>
 80042e2:	88fb      	ldrh	r3, [r7, #6]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d101      	bne.n	80042ec <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e00b      	b.n	8004304 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80042f2:	88fb      	ldrh	r3, [r7, #6]
 80042f4:	461a      	mov	r2, r3
 80042f6:	68b9      	ldr	r1, [r7, #8]
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	f000 fb2a 	bl	8004952 <UART_Start_Receive_IT>
 80042fe:	4603      	mov	r3, r0
 8004300:	e000      	b.n	8004304 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004302:	2302      	movs	r3, #2
  }
}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b0ba      	sub	sp, #232	@ 0xe8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004332:	2300      	movs	r3, #0
 8004334:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004338:	2300      	movs	r3, #0
 800433a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800433e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800434a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10f      	bne.n	8004372 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004356:	f003 0320 	and.w	r3, r3, #32
 800435a:	2b00      	cmp	r3, #0
 800435c:	d009      	beq.n	8004372 <HAL_UART_IRQHandler+0x66>
 800435e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004362:	f003 0320 	and.w	r3, r3, #32
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 fc07 	bl	8004b7e <UART_Receive_IT>
      return;
 8004370:	e273      	b.n	800485a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004372:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004376:	2b00      	cmp	r3, #0
 8004378:	f000 80de 	beq.w	8004538 <HAL_UART_IRQHandler+0x22c>
 800437c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b00      	cmp	r3, #0
 8004386:	d106      	bne.n	8004396 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800438c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 80d1 	beq.w	8004538 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00b      	beq.n	80043ba <HAL_UART_IRQHandler+0xae>
 80043a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d005      	beq.n	80043ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b2:	f043 0201 	orr.w	r2, r3, #1
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00b      	beq.n	80043de <HAL_UART_IRQHandler+0xd2>
 80043c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d005      	beq.n	80043de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d6:	f043 0202 	orr.w	r2, r3, #2
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00b      	beq.n	8004402 <HAL_UART_IRQHandler+0xf6>
 80043ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d005      	beq.n	8004402 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fa:	f043 0204 	orr.w	r2, r3, #4
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	d011      	beq.n	8004432 <HAL_UART_IRQHandler+0x126>
 800440e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d105      	bne.n	8004426 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800441a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d005      	beq.n	8004432 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442a:	f043 0208 	orr.w	r2, r3, #8
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 820a 	beq.w	8004850 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800443c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004440:	f003 0320 	and.w	r3, r3, #32
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <HAL_UART_IRQHandler+0x14e>
 8004448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800444c:	f003 0320 	and.w	r3, r3, #32
 8004450:	2b00      	cmp	r3, #0
 8004452:	d002      	beq.n	800445a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 fb92 	bl	8004b7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004464:	2b40      	cmp	r3, #64	@ 0x40
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004476:	f003 0308 	and.w	r3, r3, #8
 800447a:	2b00      	cmp	r3, #0
 800447c:	d103      	bne.n	8004486 <HAL_UART_IRQHandler+0x17a>
 800447e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004482:	2b00      	cmp	r3, #0
 8004484:	d04f      	beq.n	8004526 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 fa9d 	bl	80049c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004496:	2b40      	cmp	r3, #64	@ 0x40
 8004498:	d141      	bne.n	800451e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	3314      	adds	r3, #20
 80044a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80044a8:	e853 3f00 	ldrex	r3, [r3]
 80044ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80044b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80044b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3314      	adds	r3, #20
 80044c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80044c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80044ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80044d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80044d6:	e841 2300 	strex	r3, r2, [r1]
 80044da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80044de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1d9      	bne.n	800449a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d013      	beq.n	8004516 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f2:	4a8a      	ldr	r2, [pc, #552]	@ (800471c <HAL_UART_IRQHandler+0x410>)
 80044f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7fd feaf 	bl	800225e <HAL_DMA_Abort_IT>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d016      	beq.n	8004534 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004510:	4610      	mov	r0, r2
 8004512:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004514:	e00e      	b.n	8004534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f9ac 	bl	8004874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800451c:	e00a      	b.n	8004534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f9a8 	bl	8004874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004524:	e006      	b.n	8004534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f9a4 	bl	8004874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004532:	e18d      	b.n	8004850 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004534:	bf00      	nop
    return;
 8004536:	e18b      	b.n	8004850 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453c:	2b01      	cmp	r3, #1
 800453e:	f040 8167 	bne.w	8004810 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004546:	f003 0310 	and.w	r3, r3, #16
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 8160 	beq.w	8004810 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8159 	beq.w	8004810 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800455e:	2300      	movs	r3, #0
 8004560:	60bb      	str	r3, [r7, #8]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457e:	2b40      	cmp	r3, #64	@ 0x40
 8004580:	f040 80ce 	bne.w	8004720 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004590:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 80a9 	beq.w	80046ec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800459e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80045a2:	429a      	cmp	r2, r3
 80045a4:	f080 80a2 	bcs.w	80046ec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80045ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ba:	f000 8088 	beq.w	80046ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	330c      	adds	r3, #12
 80045c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045cc:	e853 3f00 	ldrex	r3, [r3]
 80045d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80045d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	330c      	adds	r3, #12
 80045e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80045ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80045ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80045f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80045fa:	e841 2300 	strex	r3, r2, [r1]
 80045fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1d9      	bne.n	80045be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	3314      	adds	r3, #20
 8004610:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004612:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004614:	e853 3f00 	ldrex	r3, [r3]
 8004618:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800461a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800461c:	f023 0301 	bic.w	r3, r3, #1
 8004620:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	3314      	adds	r3, #20
 800462a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800462e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004632:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004634:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004636:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800463a:	e841 2300 	strex	r3, r2, [r1]
 800463e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004640:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1e1      	bne.n	800460a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3314      	adds	r3, #20
 800464c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004650:	e853 3f00 	ldrex	r3, [r3]
 8004654:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800465c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3314      	adds	r3, #20
 8004666:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800466a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800466c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004670:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004672:	e841 2300 	strex	r3, r2, [r1]
 8004676:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004678:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1e3      	bne.n	8004646 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	330c      	adds	r3, #12
 8004692:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004696:	e853 3f00 	ldrex	r3, [r3]
 800469a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800469c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800469e:	f023 0310 	bic.w	r3, r3, #16
 80046a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	330c      	adds	r3, #12
 80046ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80046b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80046b2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80046b8:	e841 2300 	strex	r3, r2, [r1]
 80046bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80046be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1e3      	bne.n	800468c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fd fd58 	bl	800217e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2202      	movs	r2, #2
 80046d2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046dc:	b29b      	uxth	r3, r3
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	4619      	mov	r1, r3
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f8cf 	bl	8004888 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80046ea:	e0b3      	b.n	8004854 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046f4:	429a      	cmp	r2, r3
 80046f6:	f040 80ad 	bne.w	8004854 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046fe:	69db      	ldr	r3, [r3, #28]
 8004700:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004704:	f040 80a6 	bne.w	8004854 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004712:	4619      	mov	r1, r3
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f8b7 	bl	8004888 <HAL_UARTEx_RxEventCallback>
      return;
 800471a:	e09b      	b.n	8004854 <HAL_UART_IRQHandler+0x548>
 800471c:	08004a8d 	.word	0x08004a8d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004728:	b29b      	uxth	r3, r3
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004734:	b29b      	uxth	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	f000 808e 	beq.w	8004858 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800473c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 8089 	beq.w	8004858 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	330c      	adds	r3, #12
 800474c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004750:	e853 3f00 	ldrex	r3, [r3]
 8004754:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004758:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800475c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	330c      	adds	r3, #12
 8004766:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800476a:	647a      	str	r2, [r7, #68]	@ 0x44
 800476c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004770:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004772:	e841 2300 	strex	r3, r2, [r1]
 8004776:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1e3      	bne.n	8004746 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3314      	adds	r3, #20
 8004784:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	e853 3f00 	ldrex	r3, [r3]
 800478c:	623b      	str	r3, [r7, #32]
   return(result);
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	f023 0301 	bic.w	r3, r3, #1
 8004794:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3314      	adds	r3, #20
 800479e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80047a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80047a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047aa:	e841 2300 	strex	r3, r2, [r1]
 80047ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1e3      	bne.n	800477e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2220      	movs	r2, #32
 80047ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	330c      	adds	r3, #12
 80047ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	e853 3f00 	ldrex	r3, [r3]
 80047d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f023 0310 	bic.w	r3, r3, #16
 80047da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	330c      	adds	r3, #12
 80047e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80047e8:	61fa      	str	r2, [r7, #28]
 80047ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ec:	69b9      	ldr	r1, [r7, #24]
 80047ee:	69fa      	ldr	r2, [r7, #28]
 80047f0:	e841 2300 	strex	r3, r2, [r1]
 80047f4:	617b      	str	r3, [r7, #20]
   return(result);
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1e3      	bne.n	80047c4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004802:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004806:	4619      	mov	r1, r3
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f83d 	bl	8004888 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800480e:	e023      	b.n	8004858 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004818:	2b00      	cmp	r3, #0
 800481a:	d009      	beq.n	8004830 <HAL_UART_IRQHandler+0x524>
 800481c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b00      	cmp	r3, #0
 8004826:	d003      	beq.n	8004830 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 f940 	bl	8004aae <UART_Transmit_IT>
    return;
 800482e:	e014      	b.n	800485a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00e      	beq.n	800485a <HAL_UART_IRQHandler+0x54e>
 800483c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004844:	2b00      	cmp	r3, #0
 8004846:	d008      	beq.n	800485a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f980 	bl	8004b4e <UART_EndTransmit_IT>
    return;
 800484e:	e004      	b.n	800485a <HAL_UART_IRQHandler+0x54e>
    return;
 8004850:	bf00      	nop
 8004852:	e002      	b.n	800485a <HAL_UART_IRQHandler+0x54e>
      return;
 8004854:	bf00      	nop
 8004856:	e000      	b.n	800485a <HAL_UART_IRQHandler+0x54e>
      return;
 8004858:	bf00      	nop
  }
}
 800485a:	37e8      	adds	r7, #232	@ 0xe8
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800487c:	bf00      	nop
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	460b      	mov	r3, r1
 8004892:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	603b      	str	r3, [r7, #0]
 80048ac:	4613      	mov	r3, r2
 80048ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048b0:	e03b      	b.n	800492a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b8:	d037      	beq.n	800492a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ba:	f7fd fb1f 	bl	8001efc <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	6a3a      	ldr	r2, [r7, #32]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d302      	bcc.n	80048d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80048ca:	6a3b      	ldr	r3, [r7, #32]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e03a      	b.n	800494a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f003 0304 	and.w	r3, r3, #4
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d023      	beq.n	800492a <UART_WaitOnFlagUntilTimeout+0x8a>
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b80      	cmp	r3, #128	@ 0x80
 80048e6:	d020      	beq.n	800492a <UART_WaitOnFlagUntilTimeout+0x8a>
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	2b40      	cmp	r3, #64	@ 0x40
 80048ec:	d01d      	beq.n	800492a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0308 	and.w	r3, r3, #8
 80048f8:	2b08      	cmp	r3, #8
 80048fa:	d116      	bne.n	800492a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	617b      	str	r3, [r7, #20]
 8004910:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f000 f857 	bl	80049c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2208      	movs	r2, #8
 800491c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e00f      	b.n	800494a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	4013      	ands	r3, r2
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	429a      	cmp	r2, r3
 8004938:	bf0c      	ite	eq
 800493a:	2301      	moveq	r3, #1
 800493c:	2300      	movne	r3, #0
 800493e:	b2db      	uxtb	r3, r3
 8004940:	461a      	mov	r2, r3
 8004942:	79fb      	ldrb	r3, [r7, #7]
 8004944:	429a      	cmp	r2, r3
 8004946:	d0b4      	beq.n	80048b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3718      	adds	r7, #24
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004952:	b480      	push	{r7}
 8004954:	b085      	sub	sp, #20
 8004956:	af00      	add	r7, sp, #0
 8004958:	60f8      	str	r0, [r7, #12]
 800495a:	60b9      	str	r1, [r7, #8]
 800495c:	4613      	mov	r3, r2
 800495e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	88fa      	ldrh	r2, [r7, #6]
 800496a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	88fa      	ldrh	r2, [r7, #6]
 8004970:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2222      	movs	r2, #34	@ 0x22
 800497c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d007      	beq.n	8004998 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68da      	ldr	r2, [r3, #12]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004996:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	695a      	ldr	r2, [r3, #20]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0201 	orr.w	r2, r2, #1
 80049a6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0220 	orr.w	r2, r2, #32
 80049b6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b095      	sub	sp, #84	@ 0x54
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	330c      	adds	r3, #12
 80049d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049d8:	e853 3f00 	ldrex	r3, [r3]
 80049dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80049de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	330c      	adds	r3, #12
 80049ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80049ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80049f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049f6:	e841 2300 	strex	r3, r2, [r1]
 80049fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1e5      	bne.n	80049ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	3314      	adds	r3, #20
 8004a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0a:	6a3b      	ldr	r3, [r7, #32]
 8004a0c:	e853 3f00 	ldrex	r3, [r3]
 8004a10:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	f023 0301 	bic.w	r3, r3, #1
 8004a18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3314      	adds	r3, #20
 8004a20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a2a:	e841 2300 	strex	r3, r2, [r1]
 8004a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1e5      	bne.n	8004a02 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d119      	bne.n	8004a72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	330c      	adds	r3, #12
 8004a44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	e853 3f00 	ldrex	r3, [r3]
 8004a4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	f023 0310 	bic.w	r3, r3, #16
 8004a54:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	330c      	adds	r3, #12
 8004a5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a5e:	61ba      	str	r2, [r7, #24]
 8004a60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a62:	6979      	ldr	r1, [r7, #20]
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	e841 2300 	strex	r3, r2, [r1]
 8004a6a:	613b      	str	r3, [r7, #16]
   return(result);
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1e5      	bne.n	8004a3e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004a80:	bf00      	nop
 8004a82:	3754      	adds	r7, #84	@ 0x54
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f7ff fee7 	bl	8004874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004aa6:	bf00      	nop
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b085      	sub	sp, #20
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b21      	cmp	r3, #33	@ 0x21
 8004ac0:	d13e      	bne.n	8004b40 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aca:	d114      	bne.n	8004af6 <UART_Transmit_IT+0x48>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d110      	bne.n	8004af6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	881b      	ldrh	r3, [r3, #0]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ae8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	1c9a      	adds	r2, r3, #2
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	621a      	str	r2, [r3, #32]
 8004af4:	e008      	b.n	8004b08 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	1c59      	adds	r1, r3, #1
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6211      	str	r1, [r2, #32]
 8004b00:	781a      	ldrb	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	4619      	mov	r1, r3
 8004b16:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10f      	bne.n	8004b3c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b2a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b3a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	e000      	b.n	8004b42 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b40:	2302      	movs	r3, #2
  }
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b082      	sub	sp, #8
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7ff fe76 	bl	8004860 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b08c      	sub	sp, #48	@ 0x30
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004b86:	2300      	movs	r3, #0
 8004b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b22      	cmp	r3, #34	@ 0x22
 8004b98:	f040 80aa 	bne.w	8004cf0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ba4:	d115      	bne.n	8004bd2 <UART_Receive_IT+0x54>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d111      	bne.n	8004bd2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bca:	1c9a      	adds	r2, r3, #2
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	629a      	str	r2, [r3, #40]	@ 0x28
 8004bd0:	e024      	b.n	8004c1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004be0:	d007      	beq.n	8004bf2 <UART_Receive_IT+0x74>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10a      	bne.n	8004c00 <UART_Receive_IT+0x82>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	e008      	b.n	8004c12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c0c:	b2da      	uxtb	r2, r3
 8004c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	4619      	mov	r1, r3
 8004c2a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d15d      	bne.n	8004cec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0220 	bic.w	r2, r2, #32
 8004c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68da      	ldr	r2, [r3, #12]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695a      	ldr	r2, [r3, #20]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0201 	bic.w	r2, r2, #1
 8004c5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d135      	bne.n	8004ce2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	330c      	adds	r3, #12
 8004c82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	e853 3f00 	ldrex	r3, [r3]
 8004c8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	f023 0310 	bic.w	r3, r3, #16
 8004c92:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	330c      	adds	r3, #12
 8004c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c9c:	623a      	str	r2, [r7, #32]
 8004c9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca0:	69f9      	ldr	r1, [r7, #28]
 8004ca2:	6a3a      	ldr	r2, [r7, #32]
 8004ca4:	e841 2300 	strex	r3, r2, [r1]
 8004ca8:	61bb      	str	r3, [r7, #24]
   return(result);
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1e5      	bne.n	8004c7c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0310 	and.w	r3, r3, #16
 8004cba:	2b10      	cmp	r3, #16
 8004cbc:	d10a      	bne.n	8004cd4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	60fb      	str	r3, [r7, #12]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	60fb      	str	r3, [r7, #12]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	60fb      	str	r3, [r7, #12]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cd8:	4619      	mov	r1, r3
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff fdd4 	bl	8004888 <HAL_UARTEx_RxEventCallback>
 8004ce0:	e002      	b.n	8004ce8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fc fc0a 	bl	80014fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	e002      	b.n	8004cf2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004cec:	2300      	movs	r3, #0
 8004cee:	e000      	b.n	8004cf2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004cf0:	2302      	movs	r3, #2
  }
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3730      	adds	r7, #48	@ 0x30
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
	...

08004cfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d00:	b0c0      	sub	sp, #256	@ 0x100
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d18:	68d9      	ldr	r1, [r3, #12]
 8004d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	ea40 0301 	orr.w	r3, r0, r1
 8004d24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d2a:	689a      	ldr	r2, [r3, #8]
 8004d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	431a      	orrs	r2, r3
 8004d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004d54:	f021 010c 	bic.w	r1, r1, #12
 8004d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004d62:	430b      	orrs	r3, r1
 8004d64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d76:	6999      	ldr	r1, [r3, #24]
 8004d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	ea40 0301 	orr.w	r3, r0, r1
 8004d82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	4b8f      	ldr	r3, [pc, #572]	@ (8004fc8 <UART_SetConfig+0x2cc>)
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d005      	beq.n	8004d9c <UART_SetConfig+0xa0>
 8004d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	4b8d      	ldr	r3, [pc, #564]	@ (8004fcc <UART_SetConfig+0x2d0>)
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d104      	bne.n	8004da6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d9c:	f7fe fd5a 	bl	8003854 <HAL_RCC_GetPCLK2Freq>
 8004da0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004da4:	e003      	b.n	8004dae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004da6:	f7fe fd41 	bl	800382c <HAL_RCC_GetPCLK1Freq>
 8004daa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004db8:	f040 810c 	bne.w	8004fd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004dbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004dc6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004dca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004dce:	4622      	mov	r2, r4
 8004dd0:	462b      	mov	r3, r5
 8004dd2:	1891      	adds	r1, r2, r2
 8004dd4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004dd6:	415b      	adcs	r3, r3
 8004dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004dda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004dde:	4621      	mov	r1, r4
 8004de0:	eb12 0801 	adds.w	r8, r2, r1
 8004de4:	4629      	mov	r1, r5
 8004de6:	eb43 0901 	adc.w	r9, r3, r1
 8004dea:	f04f 0200 	mov.w	r2, #0
 8004dee:	f04f 0300 	mov.w	r3, #0
 8004df2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004df6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dfe:	4690      	mov	r8, r2
 8004e00:	4699      	mov	r9, r3
 8004e02:	4623      	mov	r3, r4
 8004e04:	eb18 0303 	adds.w	r3, r8, r3
 8004e08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e0c:	462b      	mov	r3, r5
 8004e0e:	eb49 0303 	adc.w	r3, r9, r3
 8004e12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004e22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004e26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e2a:	460b      	mov	r3, r1
 8004e2c:	18db      	adds	r3, r3, r3
 8004e2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e30:	4613      	mov	r3, r2
 8004e32:	eb42 0303 	adc.w	r3, r2, r3
 8004e36:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004e3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004e40:	f7fb fee2 	bl	8000c08 <__aeabi_uldivmod>
 8004e44:	4602      	mov	r2, r0
 8004e46:	460b      	mov	r3, r1
 8004e48:	4b61      	ldr	r3, [pc, #388]	@ (8004fd0 <UART_SetConfig+0x2d4>)
 8004e4a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e4e:	095b      	lsrs	r3, r3, #5
 8004e50:	011c      	lsls	r4, r3, #4
 8004e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e56:	2200      	movs	r2, #0
 8004e58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004e60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004e64:	4642      	mov	r2, r8
 8004e66:	464b      	mov	r3, r9
 8004e68:	1891      	adds	r1, r2, r2
 8004e6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004e6c:	415b      	adcs	r3, r3
 8004e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004e74:	4641      	mov	r1, r8
 8004e76:	eb12 0a01 	adds.w	sl, r2, r1
 8004e7a:	4649      	mov	r1, r9
 8004e7c:	eb43 0b01 	adc.w	fp, r3, r1
 8004e80:	f04f 0200 	mov.w	r2, #0
 8004e84:	f04f 0300 	mov.w	r3, #0
 8004e88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e94:	4692      	mov	sl, r2
 8004e96:	469b      	mov	fp, r3
 8004e98:	4643      	mov	r3, r8
 8004e9a:	eb1a 0303 	adds.w	r3, sl, r3
 8004e9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	eb4b 0303 	adc.w	r3, fp, r3
 8004ea8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004eb8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ebc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	18db      	adds	r3, r3, r3
 8004ec4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	eb42 0303 	adc.w	r3, r2, r3
 8004ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ece:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004ed2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004ed6:	f7fb fe97 	bl	8000c08 <__aeabi_uldivmod>
 8004eda:	4602      	mov	r2, r0
 8004edc:	460b      	mov	r3, r1
 8004ede:	4611      	mov	r1, r2
 8004ee0:	4b3b      	ldr	r3, [pc, #236]	@ (8004fd0 <UART_SetConfig+0x2d4>)
 8004ee2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ee6:	095b      	lsrs	r3, r3, #5
 8004ee8:	2264      	movs	r2, #100	@ 0x64
 8004eea:	fb02 f303 	mul.w	r3, r2, r3
 8004eee:	1acb      	subs	r3, r1, r3
 8004ef0:	00db      	lsls	r3, r3, #3
 8004ef2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ef6:	4b36      	ldr	r3, [pc, #216]	@ (8004fd0 <UART_SetConfig+0x2d4>)
 8004ef8:	fba3 2302 	umull	r2, r3, r3, r2
 8004efc:	095b      	lsrs	r3, r3, #5
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f04:	441c      	add	r4, r3
 8004f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004f14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004f18:	4642      	mov	r2, r8
 8004f1a:	464b      	mov	r3, r9
 8004f1c:	1891      	adds	r1, r2, r2
 8004f1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f20:	415b      	adcs	r3, r3
 8004f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f28:	4641      	mov	r1, r8
 8004f2a:	1851      	adds	r1, r2, r1
 8004f2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004f2e:	4649      	mov	r1, r9
 8004f30:	414b      	adcs	r3, r1
 8004f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f34:	f04f 0200 	mov.w	r2, #0
 8004f38:	f04f 0300 	mov.w	r3, #0
 8004f3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004f40:	4659      	mov	r1, fp
 8004f42:	00cb      	lsls	r3, r1, #3
 8004f44:	4651      	mov	r1, sl
 8004f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f4a:	4651      	mov	r1, sl
 8004f4c:	00ca      	lsls	r2, r1, #3
 8004f4e:	4610      	mov	r0, r2
 8004f50:	4619      	mov	r1, r3
 8004f52:	4603      	mov	r3, r0
 8004f54:	4642      	mov	r2, r8
 8004f56:	189b      	adds	r3, r3, r2
 8004f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f5c:	464b      	mov	r3, r9
 8004f5e:	460a      	mov	r2, r1
 8004f60:	eb42 0303 	adc.w	r3, r2, r3
 8004f64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004f78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	18db      	adds	r3, r3, r3
 8004f80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f82:	4613      	mov	r3, r2
 8004f84:	eb42 0303 	adc.w	r3, r2, r3
 8004f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004f92:	f7fb fe39 	bl	8000c08 <__aeabi_uldivmod>
 8004f96:	4602      	mov	r2, r0
 8004f98:	460b      	mov	r3, r1
 8004f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd0 <UART_SetConfig+0x2d4>)
 8004f9c:	fba3 1302 	umull	r1, r3, r3, r2
 8004fa0:	095b      	lsrs	r3, r3, #5
 8004fa2:	2164      	movs	r1, #100	@ 0x64
 8004fa4:	fb01 f303 	mul.w	r3, r1, r3
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	00db      	lsls	r3, r3, #3
 8004fac:	3332      	adds	r3, #50	@ 0x32
 8004fae:	4a08      	ldr	r2, [pc, #32]	@ (8004fd0 <UART_SetConfig+0x2d4>)
 8004fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb4:	095b      	lsrs	r3, r3, #5
 8004fb6:	f003 0207 	and.w	r2, r3, #7
 8004fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4422      	add	r2, r4
 8004fc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004fc4:	e106      	b.n	80051d4 <UART_SetConfig+0x4d8>
 8004fc6:	bf00      	nop
 8004fc8:	40011000 	.word	0x40011000
 8004fcc:	40011400 	.word	0x40011400
 8004fd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004fde:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004fe2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004fe6:	4642      	mov	r2, r8
 8004fe8:	464b      	mov	r3, r9
 8004fea:	1891      	adds	r1, r2, r2
 8004fec:	6239      	str	r1, [r7, #32]
 8004fee:	415b      	adcs	r3, r3
 8004ff0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ff2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ff6:	4641      	mov	r1, r8
 8004ff8:	1854      	adds	r4, r2, r1
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	eb43 0501 	adc.w	r5, r3, r1
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	00eb      	lsls	r3, r5, #3
 800500a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800500e:	00e2      	lsls	r2, r4, #3
 8005010:	4614      	mov	r4, r2
 8005012:	461d      	mov	r5, r3
 8005014:	4643      	mov	r3, r8
 8005016:	18e3      	adds	r3, r4, r3
 8005018:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800501c:	464b      	mov	r3, r9
 800501e:	eb45 0303 	adc.w	r3, r5, r3
 8005022:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005032:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005036:	f04f 0200 	mov.w	r2, #0
 800503a:	f04f 0300 	mov.w	r3, #0
 800503e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005042:	4629      	mov	r1, r5
 8005044:	008b      	lsls	r3, r1, #2
 8005046:	4621      	mov	r1, r4
 8005048:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800504c:	4621      	mov	r1, r4
 800504e:	008a      	lsls	r2, r1, #2
 8005050:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005054:	f7fb fdd8 	bl	8000c08 <__aeabi_uldivmod>
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	4b60      	ldr	r3, [pc, #384]	@ (80051e0 <UART_SetConfig+0x4e4>)
 800505e:	fba3 2302 	umull	r2, r3, r3, r2
 8005062:	095b      	lsrs	r3, r3, #5
 8005064:	011c      	lsls	r4, r3, #4
 8005066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800506a:	2200      	movs	r2, #0
 800506c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005070:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005074:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005078:	4642      	mov	r2, r8
 800507a:	464b      	mov	r3, r9
 800507c:	1891      	adds	r1, r2, r2
 800507e:	61b9      	str	r1, [r7, #24]
 8005080:	415b      	adcs	r3, r3
 8005082:	61fb      	str	r3, [r7, #28]
 8005084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005088:	4641      	mov	r1, r8
 800508a:	1851      	adds	r1, r2, r1
 800508c:	6139      	str	r1, [r7, #16]
 800508e:	4649      	mov	r1, r9
 8005090:	414b      	adcs	r3, r1
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050a0:	4659      	mov	r1, fp
 80050a2:	00cb      	lsls	r3, r1, #3
 80050a4:	4651      	mov	r1, sl
 80050a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050aa:	4651      	mov	r1, sl
 80050ac:	00ca      	lsls	r2, r1, #3
 80050ae:	4610      	mov	r0, r2
 80050b0:	4619      	mov	r1, r3
 80050b2:	4603      	mov	r3, r0
 80050b4:	4642      	mov	r2, r8
 80050b6:	189b      	adds	r3, r3, r2
 80050b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80050bc:	464b      	mov	r3, r9
 80050be:	460a      	mov	r2, r1
 80050c0:	eb42 0303 	adc.w	r3, r2, r3
 80050c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80050c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80050d4:	f04f 0200 	mov.w	r2, #0
 80050d8:	f04f 0300 	mov.w	r3, #0
 80050dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80050e0:	4649      	mov	r1, r9
 80050e2:	008b      	lsls	r3, r1, #2
 80050e4:	4641      	mov	r1, r8
 80050e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050ea:	4641      	mov	r1, r8
 80050ec:	008a      	lsls	r2, r1, #2
 80050ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80050f2:	f7fb fd89 	bl	8000c08 <__aeabi_uldivmod>
 80050f6:	4602      	mov	r2, r0
 80050f8:	460b      	mov	r3, r1
 80050fa:	4611      	mov	r1, r2
 80050fc:	4b38      	ldr	r3, [pc, #224]	@ (80051e0 <UART_SetConfig+0x4e4>)
 80050fe:	fba3 2301 	umull	r2, r3, r3, r1
 8005102:	095b      	lsrs	r3, r3, #5
 8005104:	2264      	movs	r2, #100	@ 0x64
 8005106:	fb02 f303 	mul.w	r3, r2, r3
 800510a:	1acb      	subs	r3, r1, r3
 800510c:	011b      	lsls	r3, r3, #4
 800510e:	3332      	adds	r3, #50	@ 0x32
 8005110:	4a33      	ldr	r2, [pc, #204]	@ (80051e0 <UART_SetConfig+0x4e4>)
 8005112:	fba2 2303 	umull	r2, r3, r2, r3
 8005116:	095b      	lsrs	r3, r3, #5
 8005118:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800511c:	441c      	add	r4, r3
 800511e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005122:	2200      	movs	r2, #0
 8005124:	673b      	str	r3, [r7, #112]	@ 0x70
 8005126:	677a      	str	r2, [r7, #116]	@ 0x74
 8005128:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800512c:	4642      	mov	r2, r8
 800512e:	464b      	mov	r3, r9
 8005130:	1891      	adds	r1, r2, r2
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	415b      	adcs	r3, r3
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800513c:	4641      	mov	r1, r8
 800513e:	1851      	adds	r1, r2, r1
 8005140:	6039      	str	r1, [r7, #0]
 8005142:	4649      	mov	r1, r9
 8005144:	414b      	adcs	r3, r1
 8005146:	607b      	str	r3, [r7, #4]
 8005148:	f04f 0200 	mov.w	r2, #0
 800514c:	f04f 0300 	mov.w	r3, #0
 8005150:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005154:	4659      	mov	r1, fp
 8005156:	00cb      	lsls	r3, r1, #3
 8005158:	4651      	mov	r1, sl
 800515a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800515e:	4651      	mov	r1, sl
 8005160:	00ca      	lsls	r2, r1, #3
 8005162:	4610      	mov	r0, r2
 8005164:	4619      	mov	r1, r3
 8005166:	4603      	mov	r3, r0
 8005168:	4642      	mov	r2, r8
 800516a:	189b      	adds	r3, r3, r2
 800516c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800516e:	464b      	mov	r3, r9
 8005170:	460a      	mov	r2, r1
 8005172:	eb42 0303 	adc.w	r3, r2, r3
 8005176:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	663b      	str	r3, [r7, #96]	@ 0x60
 8005182:	667a      	str	r2, [r7, #100]	@ 0x64
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	f04f 0300 	mov.w	r3, #0
 800518c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005190:	4649      	mov	r1, r9
 8005192:	008b      	lsls	r3, r1, #2
 8005194:	4641      	mov	r1, r8
 8005196:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800519a:	4641      	mov	r1, r8
 800519c:	008a      	lsls	r2, r1, #2
 800519e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80051a2:	f7fb fd31 	bl	8000c08 <__aeabi_uldivmod>
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4b0d      	ldr	r3, [pc, #52]	@ (80051e0 <UART_SetConfig+0x4e4>)
 80051ac:	fba3 1302 	umull	r1, r3, r3, r2
 80051b0:	095b      	lsrs	r3, r3, #5
 80051b2:	2164      	movs	r1, #100	@ 0x64
 80051b4:	fb01 f303 	mul.w	r3, r1, r3
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	3332      	adds	r3, #50	@ 0x32
 80051be:	4a08      	ldr	r2, [pc, #32]	@ (80051e0 <UART_SetConfig+0x4e4>)
 80051c0:	fba2 2303 	umull	r2, r3, r2, r3
 80051c4:	095b      	lsrs	r3, r3, #5
 80051c6:	f003 020f 	and.w	r2, r3, #15
 80051ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4422      	add	r2, r4
 80051d2:	609a      	str	r2, [r3, #8]
}
 80051d4:	bf00      	nop
 80051d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80051da:	46bd      	mov	sp, r7
 80051dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051e0:	51eb851f 	.word	0x51eb851f

080051e4 <__cvt>:
 80051e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051e8:	ec57 6b10 	vmov	r6, r7, d0
 80051ec:	2f00      	cmp	r7, #0
 80051ee:	460c      	mov	r4, r1
 80051f0:	4619      	mov	r1, r3
 80051f2:	463b      	mov	r3, r7
 80051f4:	bfbb      	ittet	lt
 80051f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80051fa:	461f      	movlt	r7, r3
 80051fc:	2300      	movge	r3, #0
 80051fe:	232d      	movlt	r3, #45	@ 0x2d
 8005200:	700b      	strb	r3, [r1, #0]
 8005202:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005204:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005208:	4691      	mov	r9, r2
 800520a:	f023 0820 	bic.w	r8, r3, #32
 800520e:	bfbc      	itt	lt
 8005210:	4632      	movlt	r2, r6
 8005212:	4616      	movlt	r6, r2
 8005214:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005218:	d005      	beq.n	8005226 <__cvt+0x42>
 800521a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800521e:	d100      	bne.n	8005222 <__cvt+0x3e>
 8005220:	3401      	adds	r4, #1
 8005222:	2102      	movs	r1, #2
 8005224:	e000      	b.n	8005228 <__cvt+0x44>
 8005226:	2103      	movs	r1, #3
 8005228:	ab03      	add	r3, sp, #12
 800522a:	9301      	str	r3, [sp, #4]
 800522c:	ab02      	add	r3, sp, #8
 800522e:	9300      	str	r3, [sp, #0]
 8005230:	ec47 6b10 	vmov	d0, r6, r7
 8005234:	4653      	mov	r3, sl
 8005236:	4622      	mov	r2, r4
 8005238:	f000 fe82 	bl	8005f40 <_dtoa_r>
 800523c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005240:	4605      	mov	r5, r0
 8005242:	d119      	bne.n	8005278 <__cvt+0x94>
 8005244:	f019 0f01 	tst.w	r9, #1
 8005248:	d00e      	beq.n	8005268 <__cvt+0x84>
 800524a:	eb00 0904 	add.w	r9, r0, r4
 800524e:	2200      	movs	r2, #0
 8005250:	2300      	movs	r3, #0
 8005252:	4630      	mov	r0, r6
 8005254:	4639      	mov	r1, r7
 8005256:	f7fb fc67 	bl	8000b28 <__aeabi_dcmpeq>
 800525a:	b108      	cbz	r0, 8005260 <__cvt+0x7c>
 800525c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005260:	2230      	movs	r2, #48	@ 0x30
 8005262:	9b03      	ldr	r3, [sp, #12]
 8005264:	454b      	cmp	r3, r9
 8005266:	d31e      	bcc.n	80052a6 <__cvt+0xc2>
 8005268:	9b03      	ldr	r3, [sp, #12]
 800526a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800526c:	1b5b      	subs	r3, r3, r5
 800526e:	4628      	mov	r0, r5
 8005270:	6013      	str	r3, [r2, #0]
 8005272:	b004      	add	sp, #16
 8005274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005278:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800527c:	eb00 0904 	add.w	r9, r0, r4
 8005280:	d1e5      	bne.n	800524e <__cvt+0x6a>
 8005282:	7803      	ldrb	r3, [r0, #0]
 8005284:	2b30      	cmp	r3, #48	@ 0x30
 8005286:	d10a      	bne.n	800529e <__cvt+0xba>
 8005288:	2200      	movs	r2, #0
 800528a:	2300      	movs	r3, #0
 800528c:	4630      	mov	r0, r6
 800528e:	4639      	mov	r1, r7
 8005290:	f7fb fc4a 	bl	8000b28 <__aeabi_dcmpeq>
 8005294:	b918      	cbnz	r0, 800529e <__cvt+0xba>
 8005296:	f1c4 0401 	rsb	r4, r4, #1
 800529a:	f8ca 4000 	str.w	r4, [sl]
 800529e:	f8da 3000 	ldr.w	r3, [sl]
 80052a2:	4499      	add	r9, r3
 80052a4:	e7d3      	b.n	800524e <__cvt+0x6a>
 80052a6:	1c59      	adds	r1, r3, #1
 80052a8:	9103      	str	r1, [sp, #12]
 80052aa:	701a      	strb	r2, [r3, #0]
 80052ac:	e7d9      	b.n	8005262 <__cvt+0x7e>

080052ae <__exponent>:
 80052ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052b0:	2900      	cmp	r1, #0
 80052b2:	bfba      	itte	lt
 80052b4:	4249      	neglt	r1, r1
 80052b6:	232d      	movlt	r3, #45	@ 0x2d
 80052b8:	232b      	movge	r3, #43	@ 0x2b
 80052ba:	2909      	cmp	r1, #9
 80052bc:	7002      	strb	r2, [r0, #0]
 80052be:	7043      	strb	r3, [r0, #1]
 80052c0:	dd29      	ble.n	8005316 <__exponent+0x68>
 80052c2:	f10d 0307 	add.w	r3, sp, #7
 80052c6:	461d      	mov	r5, r3
 80052c8:	270a      	movs	r7, #10
 80052ca:	461a      	mov	r2, r3
 80052cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80052d0:	fb07 1416 	mls	r4, r7, r6, r1
 80052d4:	3430      	adds	r4, #48	@ 0x30
 80052d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80052da:	460c      	mov	r4, r1
 80052dc:	2c63      	cmp	r4, #99	@ 0x63
 80052de:	f103 33ff 	add.w	r3, r3, #4294967295
 80052e2:	4631      	mov	r1, r6
 80052e4:	dcf1      	bgt.n	80052ca <__exponent+0x1c>
 80052e6:	3130      	adds	r1, #48	@ 0x30
 80052e8:	1e94      	subs	r4, r2, #2
 80052ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80052ee:	1c41      	adds	r1, r0, #1
 80052f0:	4623      	mov	r3, r4
 80052f2:	42ab      	cmp	r3, r5
 80052f4:	d30a      	bcc.n	800530c <__exponent+0x5e>
 80052f6:	f10d 0309 	add.w	r3, sp, #9
 80052fa:	1a9b      	subs	r3, r3, r2
 80052fc:	42ac      	cmp	r4, r5
 80052fe:	bf88      	it	hi
 8005300:	2300      	movhi	r3, #0
 8005302:	3302      	adds	r3, #2
 8005304:	4403      	add	r3, r0
 8005306:	1a18      	subs	r0, r3, r0
 8005308:	b003      	add	sp, #12
 800530a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800530c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005310:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005314:	e7ed      	b.n	80052f2 <__exponent+0x44>
 8005316:	2330      	movs	r3, #48	@ 0x30
 8005318:	3130      	adds	r1, #48	@ 0x30
 800531a:	7083      	strb	r3, [r0, #2]
 800531c:	70c1      	strb	r1, [r0, #3]
 800531e:	1d03      	adds	r3, r0, #4
 8005320:	e7f1      	b.n	8005306 <__exponent+0x58>
	...

08005324 <_printf_float>:
 8005324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005328:	b08d      	sub	sp, #52	@ 0x34
 800532a:	460c      	mov	r4, r1
 800532c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005330:	4616      	mov	r6, r2
 8005332:	461f      	mov	r7, r3
 8005334:	4605      	mov	r5, r0
 8005336:	f000 fcf5 	bl	8005d24 <_localeconv_r>
 800533a:	6803      	ldr	r3, [r0, #0]
 800533c:	9304      	str	r3, [sp, #16]
 800533e:	4618      	mov	r0, r3
 8005340:	f7fa ffc6 	bl	80002d0 <strlen>
 8005344:	2300      	movs	r3, #0
 8005346:	930a      	str	r3, [sp, #40]	@ 0x28
 8005348:	f8d8 3000 	ldr.w	r3, [r8]
 800534c:	9005      	str	r0, [sp, #20]
 800534e:	3307      	adds	r3, #7
 8005350:	f023 0307 	bic.w	r3, r3, #7
 8005354:	f103 0208 	add.w	r2, r3, #8
 8005358:	f894 a018 	ldrb.w	sl, [r4, #24]
 800535c:	f8d4 b000 	ldr.w	fp, [r4]
 8005360:	f8c8 2000 	str.w	r2, [r8]
 8005364:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005368:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800536c:	9307      	str	r3, [sp, #28]
 800536e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005372:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005376:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800537a:	4b9c      	ldr	r3, [pc, #624]	@ (80055ec <_printf_float+0x2c8>)
 800537c:	f04f 32ff 	mov.w	r2, #4294967295
 8005380:	f7fb fc04 	bl	8000b8c <__aeabi_dcmpun>
 8005384:	bb70      	cbnz	r0, 80053e4 <_printf_float+0xc0>
 8005386:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800538a:	4b98      	ldr	r3, [pc, #608]	@ (80055ec <_printf_float+0x2c8>)
 800538c:	f04f 32ff 	mov.w	r2, #4294967295
 8005390:	f7fb fbde 	bl	8000b50 <__aeabi_dcmple>
 8005394:	bb30      	cbnz	r0, 80053e4 <_printf_float+0xc0>
 8005396:	2200      	movs	r2, #0
 8005398:	2300      	movs	r3, #0
 800539a:	4640      	mov	r0, r8
 800539c:	4649      	mov	r1, r9
 800539e:	f7fb fbcd 	bl	8000b3c <__aeabi_dcmplt>
 80053a2:	b110      	cbz	r0, 80053aa <_printf_float+0x86>
 80053a4:	232d      	movs	r3, #45	@ 0x2d
 80053a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053aa:	4a91      	ldr	r2, [pc, #580]	@ (80055f0 <_printf_float+0x2cc>)
 80053ac:	4b91      	ldr	r3, [pc, #580]	@ (80055f4 <_printf_float+0x2d0>)
 80053ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80053b2:	bf8c      	ite	hi
 80053b4:	4690      	movhi	r8, r2
 80053b6:	4698      	movls	r8, r3
 80053b8:	2303      	movs	r3, #3
 80053ba:	6123      	str	r3, [r4, #16]
 80053bc:	f02b 0304 	bic.w	r3, fp, #4
 80053c0:	6023      	str	r3, [r4, #0]
 80053c2:	f04f 0900 	mov.w	r9, #0
 80053c6:	9700      	str	r7, [sp, #0]
 80053c8:	4633      	mov	r3, r6
 80053ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80053cc:	4621      	mov	r1, r4
 80053ce:	4628      	mov	r0, r5
 80053d0:	f000 f9d2 	bl	8005778 <_printf_common>
 80053d4:	3001      	adds	r0, #1
 80053d6:	f040 808d 	bne.w	80054f4 <_printf_float+0x1d0>
 80053da:	f04f 30ff 	mov.w	r0, #4294967295
 80053de:	b00d      	add	sp, #52	@ 0x34
 80053e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053e4:	4642      	mov	r2, r8
 80053e6:	464b      	mov	r3, r9
 80053e8:	4640      	mov	r0, r8
 80053ea:	4649      	mov	r1, r9
 80053ec:	f7fb fbce 	bl	8000b8c <__aeabi_dcmpun>
 80053f0:	b140      	cbz	r0, 8005404 <_printf_float+0xe0>
 80053f2:	464b      	mov	r3, r9
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	bfbc      	itt	lt
 80053f8:	232d      	movlt	r3, #45	@ 0x2d
 80053fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80053fe:	4a7e      	ldr	r2, [pc, #504]	@ (80055f8 <_printf_float+0x2d4>)
 8005400:	4b7e      	ldr	r3, [pc, #504]	@ (80055fc <_printf_float+0x2d8>)
 8005402:	e7d4      	b.n	80053ae <_printf_float+0x8a>
 8005404:	6863      	ldr	r3, [r4, #4]
 8005406:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800540a:	9206      	str	r2, [sp, #24]
 800540c:	1c5a      	adds	r2, r3, #1
 800540e:	d13b      	bne.n	8005488 <_printf_float+0x164>
 8005410:	2306      	movs	r3, #6
 8005412:	6063      	str	r3, [r4, #4]
 8005414:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005418:	2300      	movs	r3, #0
 800541a:	6022      	str	r2, [r4, #0]
 800541c:	9303      	str	r3, [sp, #12]
 800541e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005420:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005424:	ab09      	add	r3, sp, #36	@ 0x24
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	6861      	ldr	r1, [r4, #4]
 800542a:	ec49 8b10 	vmov	d0, r8, r9
 800542e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005432:	4628      	mov	r0, r5
 8005434:	f7ff fed6 	bl	80051e4 <__cvt>
 8005438:	9b06      	ldr	r3, [sp, #24]
 800543a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800543c:	2b47      	cmp	r3, #71	@ 0x47
 800543e:	4680      	mov	r8, r0
 8005440:	d129      	bne.n	8005496 <_printf_float+0x172>
 8005442:	1cc8      	adds	r0, r1, #3
 8005444:	db02      	blt.n	800544c <_printf_float+0x128>
 8005446:	6863      	ldr	r3, [r4, #4]
 8005448:	4299      	cmp	r1, r3
 800544a:	dd41      	ble.n	80054d0 <_printf_float+0x1ac>
 800544c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005450:	fa5f fa8a 	uxtb.w	sl, sl
 8005454:	3901      	subs	r1, #1
 8005456:	4652      	mov	r2, sl
 8005458:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800545c:	9109      	str	r1, [sp, #36]	@ 0x24
 800545e:	f7ff ff26 	bl	80052ae <__exponent>
 8005462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005464:	1813      	adds	r3, r2, r0
 8005466:	2a01      	cmp	r2, #1
 8005468:	4681      	mov	r9, r0
 800546a:	6123      	str	r3, [r4, #16]
 800546c:	dc02      	bgt.n	8005474 <_printf_float+0x150>
 800546e:	6822      	ldr	r2, [r4, #0]
 8005470:	07d2      	lsls	r2, r2, #31
 8005472:	d501      	bpl.n	8005478 <_printf_float+0x154>
 8005474:	3301      	adds	r3, #1
 8005476:	6123      	str	r3, [r4, #16]
 8005478:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800547c:	2b00      	cmp	r3, #0
 800547e:	d0a2      	beq.n	80053c6 <_printf_float+0xa2>
 8005480:	232d      	movs	r3, #45	@ 0x2d
 8005482:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005486:	e79e      	b.n	80053c6 <_printf_float+0xa2>
 8005488:	9a06      	ldr	r2, [sp, #24]
 800548a:	2a47      	cmp	r2, #71	@ 0x47
 800548c:	d1c2      	bne.n	8005414 <_printf_float+0xf0>
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1c0      	bne.n	8005414 <_printf_float+0xf0>
 8005492:	2301      	movs	r3, #1
 8005494:	e7bd      	b.n	8005412 <_printf_float+0xee>
 8005496:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800549a:	d9db      	bls.n	8005454 <_printf_float+0x130>
 800549c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80054a0:	d118      	bne.n	80054d4 <_printf_float+0x1b0>
 80054a2:	2900      	cmp	r1, #0
 80054a4:	6863      	ldr	r3, [r4, #4]
 80054a6:	dd0b      	ble.n	80054c0 <_printf_float+0x19c>
 80054a8:	6121      	str	r1, [r4, #16]
 80054aa:	b913      	cbnz	r3, 80054b2 <_printf_float+0x18e>
 80054ac:	6822      	ldr	r2, [r4, #0]
 80054ae:	07d0      	lsls	r0, r2, #31
 80054b0:	d502      	bpl.n	80054b8 <_printf_float+0x194>
 80054b2:	3301      	adds	r3, #1
 80054b4:	440b      	add	r3, r1
 80054b6:	6123      	str	r3, [r4, #16]
 80054b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80054ba:	f04f 0900 	mov.w	r9, #0
 80054be:	e7db      	b.n	8005478 <_printf_float+0x154>
 80054c0:	b913      	cbnz	r3, 80054c8 <_printf_float+0x1a4>
 80054c2:	6822      	ldr	r2, [r4, #0]
 80054c4:	07d2      	lsls	r2, r2, #31
 80054c6:	d501      	bpl.n	80054cc <_printf_float+0x1a8>
 80054c8:	3302      	adds	r3, #2
 80054ca:	e7f4      	b.n	80054b6 <_printf_float+0x192>
 80054cc:	2301      	movs	r3, #1
 80054ce:	e7f2      	b.n	80054b6 <_printf_float+0x192>
 80054d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80054d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054d6:	4299      	cmp	r1, r3
 80054d8:	db05      	blt.n	80054e6 <_printf_float+0x1c2>
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	6121      	str	r1, [r4, #16]
 80054de:	07d8      	lsls	r0, r3, #31
 80054e0:	d5ea      	bpl.n	80054b8 <_printf_float+0x194>
 80054e2:	1c4b      	adds	r3, r1, #1
 80054e4:	e7e7      	b.n	80054b6 <_printf_float+0x192>
 80054e6:	2900      	cmp	r1, #0
 80054e8:	bfd4      	ite	le
 80054ea:	f1c1 0202 	rsble	r2, r1, #2
 80054ee:	2201      	movgt	r2, #1
 80054f0:	4413      	add	r3, r2
 80054f2:	e7e0      	b.n	80054b6 <_printf_float+0x192>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	055a      	lsls	r2, r3, #21
 80054f8:	d407      	bmi.n	800550a <_printf_float+0x1e6>
 80054fa:	6923      	ldr	r3, [r4, #16]
 80054fc:	4642      	mov	r2, r8
 80054fe:	4631      	mov	r1, r6
 8005500:	4628      	mov	r0, r5
 8005502:	47b8      	blx	r7
 8005504:	3001      	adds	r0, #1
 8005506:	d12b      	bne.n	8005560 <_printf_float+0x23c>
 8005508:	e767      	b.n	80053da <_printf_float+0xb6>
 800550a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800550e:	f240 80dd 	bls.w	80056cc <_printf_float+0x3a8>
 8005512:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005516:	2200      	movs	r2, #0
 8005518:	2300      	movs	r3, #0
 800551a:	f7fb fb05 	bl	8000b28 <__aeabi_dcmpeq>
 800551e:	2800      	cmp	r0, #0
 8005520:	d033      	beq.n	800558a <_printf_float+0x266>
 8005522:	4a37      	ldr	r2, [pc, #220]	@ (8005600 <_printf_float+0x2dc>)
 8005524:	2301      	movs	r3, #1
 8005526:	4631      	mov	r1, r6
 8005528:	4628      	mov	r0, r5
 800552a:	47b8      	blx	r7
 800552c:	3001      	adds	r0, #1
 800552e:	f43f af54 	beq.w	80053da <_printf_float+0xb6>
 8005532:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005536:	4543      	cmp	r3, r8
 8005538:	db02      	blt.n	8005540 <_printf_float+0x21c>
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	07d8      	lsls	r0, r3, #31
 800553e:	d50f      	bpl.n	8005560 <_printf_float+0x23c>
 8005540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005544:	4631      	mov	r1, r6
 8005546:	4628      	mov	r0, r5
 8005548:	47b8      	blx	r7
 800554a:	3001      	adds	r0, #1
 800554c:	f43f af45 	beq.w	80053da <_printf_float+0xb6>
 8005550:	f04f 0900 	mov.w	r9, #0
 8005554:	f108 38ff 	add.w	r8, r8, #4294967295
 8005558:	f104 0a1a 	add.w	sl, r4, #26
 800555c:	45c8      	cmp	r8, r9
 800555e:	dc09      	bgt.n	8005574 <_printf_float+0x250>
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	079b      	lsls	r3, r3, #30
 8005564:	f100 8103 	bmi.w	800576e <_printf_float+0x44a>
 8005568:	68e0      	ldr	r0, [r4, #12]
 800556a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800556c:	4298      	cmp	r0, r3
 800556e:	bfb8      	it	lt
 8005570:	4618      	movlt	r0, r3
 8005572:	e734      	b.n	80053de <_printf_float+0xba>
 8005574:	2301      	movs	r3, #1
 8005576:	4652      	mov	r2, sl
 8005578:	4631      	mov	r1, r6
 800557a:	4628      	mov	r0, r5
 800557c:	47b8      	blx	r7
 800557e:	3001      	adds	r0, #1
 8005580:	f43f af2b 	beq.w	80053da <_printf_float+0xb6>
 8005584:	f109 0901 	add.w	r9, r9, #1
 8005588:	e7e8      	b.n	800555c <_printf_float+0x238>
 800558a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800558c:	2b00      	cmp	r3, #0
 800558e:	dc39      	bgt.n	8005604 <_printf_float+0x2e0>
 8005590:	4a1b      	ldr	r2, [pc, #108]	@ (8005600 <_printf_float+0x2dc>)
 8005592:	2301      	movs	r3, #1
 8005594:	4631      	mov	r1, r6
 8005596:	4628      	mov	r0, r5
 8005598:	47b8      	blx	r7
 800559a:	3001      	adds	r0, #1
 800559c:	f43f af1d 	beq.w	80053da <_printf_float+0xb6>
 80055a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80055a4:	ea59 0303 	orrs.w	r3, r9, r3
 80055a8:	d102      	bne.n	80055b0 <_printf_float+0x28c>
 80055aa:	6823      	ldr	r3, [r4, #0]
 80055ac:	07d9      	lsls	r1, r3, #31
 80055ae:	d5d7      	bpl.n	8005560 <_printf_float+0x23c>
 80055b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055b4:	4631      	mov	r1, r6
 80055b6:	4628      	mov	r0, r5
 80055b8:	47b8      	blx	r7
 80055ba:	3001      	adds	r0, #1
 80055bc:	f43f af0d 	beq.w	80053da <_printf_float+0xb6>
 80055c0:	f04f 0a00 	mov.w	sl, #0
 80055c4:	f104 0b1a 	add.w	fp, r4, #26
 80055c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055ca:	425b      	negs	r3, r3
 80055cc:	4553      	cmp	r3, sl
 80055ce:	dc01      	bgt.n	80055d4 <_printf_float+0x2b0>
 80055d0:	464b      	mov	r3, r9
 80055d2:	e793      	b.n	80054fc <_printf_float+0x1d8>
 80055d4:	2301      	movs	r3, #1
 80055d6:	465a      	mov	r2, fp
 80055d8:	4631      	mov	r1, r6
 80055da:	4628      	mov	r0, r5
 80055dc:	47b8      	blx	r7
 80055de:	3001      	adds	r0, #1
 80055e0:	f43f aefb 	beq.w	80053da <_printf_float+0xb6>
 80055e4:	f10a 0a01 	add.w	sl, sl, #1
 80055e8:	e7ee      	b.n	80055c8 <_printf_float+0x2a4>
 80055ea:	bf00      	nop
 80055ec:	7fefffff 	.word	0x7fefffff
 80055f0:	08008c80 	.word	0x08008c80
 80055f4:	08008c7c 	.word	0x08008c7c
 80055f8:	08008c88 	.word	0x08008c88
 80055fc:	08008c84 	.word	0x08008c84
 8005600:	08008c8c 	.word	0x08008c8c
 8005604:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005606:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800560a:	4553      	cmp	r3, sl
 800560c:	bfa8      	it	ge
 800560e:	4653      	movge	r3, sl
 8005610:	2b00      	cmp	r3, #0
 8005612:	4699      	mov	r9, r3
 8005614:	dc36      	bgt.n	8005684 <_printf_float+0x360>
 8005616:	f04f 0b00 	mov.w	fp, #0
 800561a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800561e:	f104 021a 	add.w	r2, r4, #26
 8005622:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005624:	9306      	str	r3, [sp, #24]
 8005626:	eba3 0309 	sub.w	r3, r3, r9
 800562a:	455b      	cmp	r3, fp
 800562c:	dc31      	bgt.n	8005692 <_printf_float+0x36e>
 800562e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005630:	459a      	cmp	sl, r3
 8005632:	dc3a      	bgt.n	80056aa <_printf_float+0x386>
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	07da      	lsls	r2, r3, #31
 8005638:	d437      	bmi.n	80056aa <_printf_float+0x386>
 800563a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800563c:	ebaa 0903 	sub.w	r9, sl, r3
 8005640:	9b06      	ldr	r3, [sp, #24]
 8005642:	ebaa 0303 	sub.w	r3, sl, r3
 8005646:	4599      	cmp	r9, r3
 8005648:	bfa8      	it	ge
 800564a:	4699      	movge	r9, r3
 800564c:	f1b9 0f00 	cmp.w	r9, #0
 8005650:	dc33      	bgt.n	80056ba <_printf_float+0x396>
 8005652:	f04f 0800 	mov.w	r8, #0
 8005656:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800565a:	f104 0b1a 	add.w	fp, r4, #26
 800565e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005660:	ebaa 0303 	sub.w	r3, sl, r3
 8005664:	eba3 0309 	sub.w	r3, r3, r9
 8005668:	4543      	cmp	r3, r8
 800566a:	f77f af79 	ble.w	8005560 <_printf_float+0x23c>
 800566e:	2301      	movs	r3, #1
 8005670:	465a      	mov	r2, fp
 8005672:	4631      	mov	r1, r6
 8005674:	4628      	mov	r0, r5
 8005676:	47b8      	blx	r7
 8005678:	3001      	adds	r0, #1
 800567a:	f43f aeae 	beq.w	80053da <_printf_float+0xb6>
 800567e:	f108 0801 	add.w	r8, r8, #1
 8005682:	e7ec      	b.n	800565e <_printf_float+0x33a>
 8005684:	4642      	mov	r2, r8
 8005686:	4631      	mov	r1, r6
 8005688:	4628      	mov	r0, r5
 800568a:	47b8      	blx	r7
 800568c:	3001      	adds	r0, #1
 800568e:	d1c2      	bne.n	8005616 <_printf_float+0x2f2>
 8005690:	e6a3      	b.n	80053da <_printf_float+0xb6>
 8005692:	2301      	movs	r3, #1
 8005694:	4631      	mov	r1, r6
 8005696:	4628      	mov	r0, r5
 8005698:	9206      	str	r2, [sp, #24]
 800569a:	47b8      	blx	r7
 800569c:	3001      	adds	r0, #1
 800569e:	f43f ae9c 	beq.w	80053da <_printf_float+0xb6>
 80056a2:	9a06      	ldr	r2, [sp, #24]
 80056a4:	f10b 0b01 	add.w	fp, fp, #1
 80056a8:	e7bb      	b.n	8005622 <_printf_float+0x2fe>
 80056aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	d1c0      	bne.n	800563a <_printf_float+0x316>
 80056b8:	e68f      	b.n	80053da <_printf_float+0xb6>
 80056ba:	9a06      	ldr	r2, [sp, #24]
 80056bc:	464b      	mov	r3, r9
 80056be:	4442      	add	r2, r8
 80056c0:	4631      	mov	r1, r6
 80056c2:	4628      	mov	r0, r5
 80056c4:	47b8      	blx	r7
 80056c6:	3001      	adds	r0, #1
 80056c8:	d1c3      	bne.n	8005652 <_printf_float+0x32e>
 80056ca:	e686      	b.n	80053da <_printf_float+0xb6>
 80056cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80056d0:	f1ba 0f01 	cmp.w	sl, #1
 80056d4:	dc01      	bgt.n	80056da <_printf_float+0x3b6>
 80056d6:	07db      	lsls	r3, r3, #31
 80056d8:	d536      	bpl.n	8005748 <_printf_float+0x424>
 80056da:	2301      	movs	r3, #1
 80056dc:	4642      	mov	r2, r8
 80056de:	4631      	mov	r1, r6
 80056e0:	4628      	mov	r0, r5
 80056e2:	47b8      	blx	r7
 80056e4:	3001      	adds	r0, #1
 80056e6:	f43f ae78 	beq.w	80053da <_printf_float+0xb6>
 80056ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ee:	4631      	mov	r1, r6
 80056f0:	4628      	mov	r0, r5
 80056f2:	47b8      	blx	r7
 80056f4:	3001      	adds	r0, #1
 80056f6:	f43f ae70 	beq.w	80053da <_printf_float+0xb6>
 80056fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056fe:	2200      	movs	r2, #0
 8005700:	2300      	movs	r3, #0
 8005702:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005706:	f7fb fa0f 	bl	8000b28 <__aeabi_dcmpeq>
 800570a:	b9c0      	cbnz	r0, 800573e <_printf_float+0x41a>
 800570c:	4653      	mov	r3, sl
 800570e:	f108 0201 	add.w	r2, r8, #1
 8005712:	4631      	mov	r1, r6
 8005714:	4628      	mov	r0, r5
 8005716:	47b8      	blx	r7
 8005718:	3001      	adds	r0, #1
 800571a:	d10c      	bne.n	8005736 <_printf_float+0x412>
 800571c:	e65d      	b.n	80053da <_printf_float+0xb6>
 800571e:	2301      	movs	r3, #1
 8005720:	465a      	mov	r2, fp
 8005722:	4631      	mov	r1, r6
 8005724:	4628      	mov	r0, r5
 8005726:	47b8      	blx	r7
 8005728:	3001      	adds	r0, #1
 800572a:	f43f ae56 	beq.w	80053da <_printf_float+0xb6>
 800572e:	f108 0801 	add.w	r8, r8, #1
 8005732:	45d0      	cmp	r8, sl
 8005734:	dbf3      	blt.n	800571e <_printf_float+0x3fa>
 8005736:	464b      	mov	r3, r9
 8005738:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800573c:	e6df      	b.n	80054fe <_printf_float+0x1da>
 800573e:	f04f 0800 	mov.w	r8, #0
 8005742:	f104 0b1a 	add.w	fp, r4, #26
 8005746:	e7f4      	b.n	8005732 <_printf_float+0x40e>
 8005748:	2301      	movs	r3, #1
 800574a:	4642      	mov	r2, r8
 800574c:	e7e1      	b.n	8005712 <_printf_float+0x3ee>
 800574e:	2301      	movs	r3, #1
 8005750:	464a      	mov	r2, r9
 8005752:	4631      	mov	r1, r6
 8005754:	4628      	mov	r0, r5
 8005756:	47b8      	blx	r7
 8005758:	3001      	adds	r0, #1
 800575a:	f43f ae3e 	beq.w	80053da <_printf_float+0xb6>
 800575e:	f108 0801 	add.w	r8, r8, #1
 8005762:	68e3      	ldr	r3, [r4, #12]
 8005764:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005766:	1a5b      	subs	r3, r3, r1
 8005768:	4543      	cmp	r3, r8
 800576a:	dcf0      	bgt.n	800574e <_printf_float+0x42a>
 800576c:	e6fc      	b.n	8005568 <_printf_float+0x244>
 800576e:	f04f 0800 	mov.w	r8, #0
 8005772:	f104 0919 	add.w	r9, r4, #25
 8005776:	e7f4      	b.n	8005762 <_printf_float+0x43e>

08005778 <_printf_common>:
 8005778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800577c:	4616      	mov	r6, r2
 800577e:	4698      	mov	r8, r3
 8005780:	688a      	ldr	r2, [r1, #8]
 8005782:	690b      	ldr	r3, [r1, #16]
 8005784:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005788:	4293      	cmp	r3, r2
 800578a:	bfb8      	it	lt
 800578c:	4613      	movlt	r3, r2
 800578e:	6033      	str	r3, [r6, #0]
 8005790:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005794:	4607      	mov	r7, r0
 8005796:	460c      	mov	r4, r1
 8005798:	b10a      	cbz	r2, 800579e <_printf_common+0x26>
 800579a:	3301      	adds	r3, #1
 800579c:	6033      	str	r3, [r6, #0]
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	0699      	lsls	r1, r3, #26
 80057a2:	bf42      	ittt	mi
 80057a4:	6833      	ldrmi	r3, [r6, #0]
 80057a6:	3302      	addmi	r3, #2
 80057a8:	6033      	strmi	r3, [r6, #0]
 80057aa:	6825      	ldr	r5, [r4, #0]
 80057ac:	f015 0506 	ands.w	r5, r5, #6
 80057b0:	d106      	bne.n	80057c0 <_printf_common+0x48>
 80057b2:	f104 0a19 	add.w	sl, r4, #25
 80057b6:	68e3      	ldr	r3, [r4, #12]
 80057b8:	6832      	ldr	r2, [r6, #0]
 80057ba:	1a9b      	subs	r3, r3, r2
 80057bc:	42ab      	cmp	r3, r5
 80057be:	dc26      	bgt.n	800580e <_printf_common+0x96>
 80057c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057c4:	6822      	ldr	r2, [r4, #0]
 80057c6:	3b00      	subs	r3, #0
 80057c8:	bf18      	it	ne
 80057ca:	2301      	movne	r3, #1
 80057cc:	0692      	lsls	r2, r2, #26
 80057ce:	d42b      	bmi.n	8005828 <_printf_common+0xb0>
 80057d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057d4:	4641      	mov	r1, r8
 80057d6:	4638      	mov	r0, r7
 80057d8:	47c8      	blx	r9
 80057da:	3001      	adds	r0, #1
 80057dc:	d01e      	beq.n	800581c <_printf_common+0xa4>
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	6922      	ldr	r2, [r4, #16]
 80057e2:	f003 0306 	and.w	r3, r3, #6
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	bf02      	ittt	eq
 80057ea:	68e5      	ldreq	r5, [r4, #12]
 80057ec:	6833      	ldreq	r3, [r6, #0]
 80057ee:	1aed      	subeq	r5, r5, r3
 80057f0:	68a3      	ldr	r3, [r4, #8]
 80057f2:	bf0c      	ite	eq
 80057f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057f8:	2500      	movne	r5, #0
 80057fa:	4293      	cmp	r3, r2
 80057fc:	bfc4      	itt	gt
 80057fe:	1a9b      	subgt	r3, r3, r2
 8005800:	18ed      	addgt	r5, r5, r3
 8005802:	2600      	movs	r6, #0
 8005804:	341a      	adds	r4, #26
 8005806:	42b5      	cmp	r5, r6
 8005808:	d11a      	bne.n	8005840 <_printf_common+0xc8>
 800580a:	2000      	movs	r0, #0
 800580c:	e008      	b.n	8005820 <_printf_common+0xa8>
 800580e:	2301      	movs	r3, #1
 8005810:	4652      	mov	r2, sl
 8005812:	4641      	mov	r1, r8
 8005814:	4638      	mov	r0, r7
 8005816:	47c8      	blx	r9
 8005818:	3001      	adds	r0, #1
 800581a:	d103      	bne.n	8005824 <_printf_common+0xac>
 800581c:	f04f 30ff 	mov.w	r0, #4294967295
 8005820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005824:	3501      	adds	r5, #1
 8005826:	e7c6      	b.n	80057b6 <_printf_common+0x3e>
 8005828:	18e1      	adds	r1, r4, r3
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	2030      	movs	r0, #48	@ 0x30
 800582e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005832:	4422      	add	r2, r4
 8005834:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005838:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800583c:	3302      	adds	r3, #2
 800583e:	e7c7      	b.n	80057d0 <_printf_common+0x58>
 8005840:	2301      	movs	r3, #1
 8005842:	4622      	mov	r2, r4
 8005844:	4641      	mov	r1, r8
 8005846:	4638      	mov	r0, r7
 8005848:	47c8      	blx	r9
 800584a:	3001      	adds	r0, #1
 800584c:	d0e6      	beq.n	800581c <_printf_common+0xa4>
 800584e:	3601      	adds	r6, #1
 8005850:	e7d9      	b.n	8005806 <_printf_common+0x8e>
	...

08005854 <_printf_i>:
 8005854:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005858:	7e0f      	ldrb	r7, [r1, #24]
 800585a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800585c:	2f78      	cmp	r7, #120	@ 0x78
 800585e:	4691      	mov	r9, r2
 8005860:	4680      	mov	r8, r0
 8005862:	460c      	mov	r4, r1
 8005864:	469a      	mov	sl, r3
 8005866:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800586a:	d807      	bhi.n	800587c <_printf_i+0x28>
 800586c:	2f62      	cmp	r7, #98	@ 0x62
 800586e:	d80a      	bhi.n	8005886 <_printf_i+0x32>
 8005870:	2f00      	cmp	r7, #0
 8005872:	f000 80d1 	beq.w	8005a18 <_printf_i+0x1c4>
 8005876:	2f58      	cmp	r7, #88	@ 0x58
 8005878:	f000 80b8 	beq.w	80059ec <_printf_i+0x198>
 800587c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005880:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005884:	e03a      	b.n	80058fc <_printf_i+0xa8>
 8005886:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800588a:	2b15      	cmp	r3, #21
 800588c:	d8f6      	bhi.n	800587c <_printf_i+0x28>
 800588e:	a101      	add	r1, pc, #4	@ (adr r1, 8005894 <_printf_i+0x40>)
 8005890:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005894:	080058ed 	.word	0x080058ed
 8005898:	08005901 	.word	0x08005901
 800589c:	0800587d 	.word	0x0800587d
 80058a0:	0800587d 	.word	0x0800587d
 80058a4:	0800587d 	.word	0x0800587d
 80058a8:	0800587d 	.word	0x0800587d
 80058ac:	08005901 	.word	0x08005901
 80058b0:	0800587d 	.word	0x0800587d
 80058b4:	0800587d 	.word	0x0800587d
 80058b8:	0800587d 	.word	0x0800587d
 80058bc:	0800587d 	.word	0x0800587d
 80058c0:	080059ff 	.word	0x080059ff
 80058c4:	0800592b 	.word	0x0800592b
 80058c8:	080059b9 	.word	0x080059b9
 80058cc:	0800587d 	.word	0x0800587d
 80058d0:	0800587d 	.word	0x0800587d
 80058d4:	08005a21 	.word	0x08005a21
 80058d8:	0800587d 	.word	0x0800587d
 80058dc:	0800592b 	.word	0x0800592b
 80058e0:	0800587d 	.word	0x0800587d
 80058e4:	0800587d 	.word	0x0800587d
 80058e8:	080059c1 	.word	0x080059c1
 80058ec:	6833      	ldr	r3, [r6, #0]
 80058ee:	1d1a      	adds	r2, r3, #4
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6032      	str	r2, [r6, #0]
 80058f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058fc:	2301      	movs	r3, #1
 80058fe:	e09c      	b.n	8005a3a <_printf_i+0x1e6>
 8005900:	6833      	ldr	r3, [r6, #0]
 8005902:	6820      	ldr	r0, [r4, #0]
 8005904:	1d19      	adds	r1, r3, #4
 8005906:	6031      	str	r1, [r6, #0]
 8005908:	0606      	lsls	r6, r0, #24
 800590a:	d501      	bpl.n	8005910 <_printf_i+0xbc>
 800590c:	681d      	ldr	r5, [r3, #0]
 800590e:	e003      	b.n	8005918 <_printf_i+0xc4>
 8005910:	0645      	lsls	r5, r0, #25
 8005912:	d5fb      	bpl.n	800590c <_printf_i+0xb8>
 8005914:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005918:	2d00      	cmp	r5, #0
 800591a:	da03      	bge.n	8005924 <_printf_i+0xd0>
 800591c:	232d      	movs	r3, #45	@ 0x2d
 800591e:	426d      	negs	r5, r5
 8005920:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005924:	4858      	ldr	r0, [pc, #352]	@ (8005a88 <_printf_i+0x234>)
 8005926:	230a      	movs	r3, #10
 8005928:	e011      	b.n	800594e <_printf_i+0xfa>
 800592a:	6821      	ldr	r1, [r4, #0]
 800592c:	6833      	ldr	r3, [r6, #0]
 800592e:	0608      	lsls	r0, r1, #24
 8005930:	f853 5b04 	ldr.w	r5, [r3], #4
 8005934:	d402      	bmi.n	800593c <_printf_i+0xe8>
 8005936:	0649      	lsls	r1, r1, #25
 8005938:	bf48      	it	mi
 800593a:	b2ad      	uxthmi	r5, r5
 800593c:	2f6f      	cmp	r7, #111	@ 0x6f
 800593e:	4852      	ldr	r0, [pc, #328]	@ (8005a88 <_printf_i+0x234>)
 8005940:	6033      	str	r3, [r6, #0]
 8005942:	bf14      	ite	ne
 8005944:	230a      	movne	r3, #10
 8005946:	2308      	moveq	r3, #8
 8005948:	2100      	movs	r1, #0
 800594a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800594e:	6866      	ldr	r6, [r4, #4]
 8005950:	60a6      	str	r6, [r4, #8]
 8005952:	2e00      	cmp	r6, #0
 8005954:	db05      	blt.n	8005962 <_printf_i+0x10e>
 8005956:	6821      	ldr	r1, [r4, #0]
 8005958:	432e      	orrs	r6, r5
 800595a:	f021 0104 	bic.w	r1, r1, #4
 800595e:	6021      	str	r1, [r4, #0]
 8005960:	d04b      	beq.n	80059fa <_printf_i+0x1a6>
 8005962:	4616      	mov	r6, r2
 8005964:	fbb5 f1f3 	udiv	r1, r5, r3
 8005968:	fb03 5711 	mls	r7, r3, r1, r5
 800596c:	5dc7      	ldrb	r7, [r0, r7]
 800596e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005972:	462f      	mov	r7, r5
 8005974:	42bb      	cmp	r3, r7
 8005976:	460d      	mov	r5, r1
 8005978:	d9f4      	bls.n	8005964 <_printf_i+0x110>
 800597a:	2b08      	cmp	r3, #8
 800597c:	d10b      	bne.n	8005996 <_printf_i+0x142>
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	07df      	lsls	r7, r3, #31
 8005982:	d508      	bpl.n	8005996 <_printf_i+0x142>
 8005984:	6923      	ldr	r3, [r4, #16]
 8005986:	6861      	ldr	r1, [r4, #4]
 8005988:	4299      	cmp	r1, r3
 800598a:	bfde      	ittt	le
 800598c:	2330      	movle	r3, #48	@ 0x30
 800598e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005992:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005996:	1b92      	subs	r2, r2, r6
 8005998:	6122      	str	r2, [r4, #16]
 800599a:	f8cd a000 	str.w	sl, [sp]
 800599e:	464b      	mov	r3, r9
 80059a0:	aa03      	add	r2, sp, #12
 80059a2:	4621      	mov	r1, r4
 80059a4:	4640      	mov	r0, r8
 80059a6:	f7ff fee7 	bl	8005778 <_printf_common>
 80059aa:	3001      	adds	r0, #1
 80059ac:	d14a      	bne.n	8005a44 <_printf_i+0x1f0>
 80059ae:	f04f 30ff 	mov.w	r0, #4294967295
 80059b2:	b004      	add	sp, #16
 80059b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	f043 0320 	orr.w	r3, r3, #32
 80059be:	6023      	str	r3, [r4, #0]
 80059c0:	4832      	ldr	r0, [pc, #200]	@ (8005a8c <_printf_i+0x238>)
 80059c2:	2778      	movs	r7, #120	@ 0x78
 80059c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059c8:	6823      	ldr	r3, [r4, #0]
 80059ca:	6831      	ldr	r1, [r6, #0]
 80059cc:	061f      	lsls	r7, r3, #24
 80059ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80059d2:	d402      	bmi.n	80059da <_printf_i+0x186>
 80059d4:	065f      	lsls	r7, r3, #25
 80059d6:	bf48      	it	mi
 80059d8:	b2ad      	uxthmi	r5, r5
 80059da:	6031      	str	r1, [r6, #0]
 80059dc:	07d9      	lsls	r1, r3, #31
 80059de:	bf44      	itt	mi
 80059e0:	f043 0320 	orrmi.w	r3, r3, #32
 80059e4:	6023      	strmi	r3, [r4, #0]
 80059e6:	b11d      	cbz	r5, 80059f0 <_printf_i+0x19c>
 80059e8:	2310      	movs	r3, #16
 80059ea:	e7ad      	b.n	8005948 <_printf_i+0xf4>
 80059ec:	4826      	ldr	r0, [pc, #152]	@ (8005a88 <_printf_i+0x234>)
 80059ee:	e7e9      	b.n	80059c4 <_printf_i+0x170>
 80059f0:	6823      	ldr	r3, [r4, #0]
 80059f2:	f023 0320 	bic.w	r3, r3, #32
 80059f6:	6023      	str	r3, [r4, #0]
 80059f8:	e7f6      	b.n	80059e8 <_printf_i+0x194>
 80059fa:	4616      	mov	r6, r2
 80059fc:	e7bd      	b.n	800597a <_printf_i+0x126>
 80059fe:	6833      	ldr	r3, [r6, #0]
 8005a00:	6825      	ldr	r5, [r4, #0]
 8005a02:	6961      	ldr	r1, [r4, #20]
 8005a04:	1d18      	adds	r0, r3, #4
 8005a06:	6030      	str	r0, [r6, #0]
 8005a08:	062e      	lsls	r6, r5, #24
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	d501      	bpl.n	8005a12 <_printf_i+0x1be>
 8005a0e:	6019      	str	r1, [r3, #0]
 8005a10:	e002      	b.n	8005a18 <_printf_i+0x1c4>
 8005a12:	0668      	lsls	r0, r5, #25
 8005a14:	d5fb      	bpl.n	8005a0e <_printf_i+0x1ba>
 8005a16:	8019      	strh	r1, [r3, #0]
 8005a18:	2300      	movs	r3, #0
 8005a1a:	6123      	str	r3, [r4, #16]
 8005a1c:	4616      	mov	r6, r2
 8005a1e:	e7bc      	b.n	800599a <_printf_i+0x146>
 8005a20:	6833      	ldr	r3, [r6, #0]
 8005a22:	1d1a      	adds	r2, r3, #4
 8005a24:	6032      	str	r2, [r6, #0]
 8005a26:	681e      	ldr	r6, [r3, #0]
 8005a28:	6862      	ldr	r2, [r4, #4]
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	4630      	mov	r0, r6
 8005a2e:	f7fa fbff 	bl	8000230 <memchr>
 8005a32:	b108      	cbz	r0, 8005a38 <_printf_i+0x1e4>
 8005a34:	1b80      	subs	r0, r0, r6
 8005a36:	6060      	str	r0, [r4, #4]
 8005a38:	6863      	ldr	r3, [r4, #4]
 8005a3a:	6123      	str	r3, [r4, #16]
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a42:	e7aa      	b.n	800599a <_printf_i+0x146>
 8005a44:	6923      	ldr	r3, [r4, #16]
 8005a46:	4632      	mov	r2, r6
 8005a48:	4649      	mov	r1, r9
 8005a4a:	4640      	mov	r0, r8
 8005a4c:	47d0      	blx	sl
 8005a4e:	3001      	adds	r0, #1
 8005a50:	d0ad      	beq.n	80059ae <_printf_i+0x15a>
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	079b      	lsls	r3, r3, #30
 8005a56:	d413      	bmi.n	8005a80 <_printf_i+0x22c>
 8005a58:	68e0      	ldr	r0, [r4, #12]
 8005a5a:	9b03      	ldr	r3, [sp, #12]
 8005a5c:	4298      	cmp	r0, r3
 8005a5e:	bfb8      	it	lt
 8005a60:	4618      	movlt	r0, r3
 8005a62:	e7a6      	b.n	80059b2 <_printf_i+0x15e>
 8005a64:	2301      	movs	r3, #1
 8005a66:	4632      	mov	r2, r6
 8005a68:	4649      	mov	r1, r9
 8005a6a:	4640      	mov	r0, r8
 8005a6c:	47d0      	blx	sl
 8005a6e:	3001      	adds	r0, #1
 8005a70:	d09d      	beq.n	80059ae <_printf_i+0x15a>
 8005a72:	3501      	adds	r5, #1
 8005a74:	68e3      	ldr	r3, [r4, #12]
 8005a76:	9903      	ldr	r1, [sp, #12]
 8005a78:	1a5b      	subs	r3, r3, r1
 8005a7a:	42ab      	cmp	r3, r5
 8005a7c:	dcf2      	bgt.n	8005a64 <_printf_i+0x210>
 8005a7e:	e7eb      	b.n	8005a58 <_printf_i+0x204>
 8005a80:	2500      	movs	r5, #0
 8005a82:	f104 0619 	add.w	r6, r4, #25
 8005a86:	e7f5      	b.n	8005a74 <_printf_i+0x220>
 8005a88:	08008c8e 	.word	0x08008c8e
 8005a8c:	08008c9f 	.word	0x08008c9f

08005a90 <std>:
 8005a90:	2300      	movs	r3, #0
 8005a92:	b510      	push	{r4, lr}
 8005a94:	4604      	mov	r4, r0
 8005a96:	e9c0 3300 	strd	r3, r3, [r0]
 8005a9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a9e:	6083      	str	r3, [r0, #8]
 8005aa0:	8181      	strh	r1, [r0, #12]
 8005aa2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005aa4:	81c2      	strh	r2, [r0, #14]
 8005aa6:	6183      	str	r3, [r0, #24]
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	2208      	movs	r2, #8
 8005aac:	305c      	adds	r0, #92	@ 0x5c
 8005aae:	f000 f930 	bl	8005d12 <memset>
 8005ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ae8 <std+0x58>)
 8005ab4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8005aec <std+0x5c>)
 8005ab8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005aba:	4b0d      	ldr	r3, [pc, #52]	@ (8005af0 <std+0x60>)
 8005abc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005abe:	4b0d      	ldr	r3, [pc, #52]	@ (8005af4 <std+0x64>)
 8005ac0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8005af8 <std+0x68>)
 8005ac4:	6224      	str	r4, [r4, #32]
 8005ac6:	429c      	cmp	r4, r3
 8005ac8:	d006      	beq.n	8005ad8 <std+0x48>
 8005aca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005ace:	4294      	cmp	r4, r2
 8005ad0:	d002      	beq.n	8005ad8 <std+0x48>
 8005ad2:	33d0      	adds	r3, #208	@ 0xd0
 8005ad4:	429c      	cmp	r4, r3
 8005ad6:	d105      	bne.n	8005ae4 <std+0x54>
 8005ad8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae0:	f000 b994 	b.w	8005e0c <__retarget_lock_init_recursive>
 8005ae4:	bd10      	pop	{r4, pc}
 8005ae6:	bf00      	nop
 8005ae8:	08005c59 	.word	0x08005c59
 8005aec:	08005c7b 	.word	0x08005c7b
 8005af0:	08005cb3 	.word	0x08005cb3
 8005af4:	08005cd7 	.word	0x08005cd7
 8005af8:	20000d14 	.word	0x20000d14

08005afc <stdio_exit_handler>:
 8005afc:	4a02      	ldr	r2, [pc, #8]	@ (8005b08 <stdio_exit_handler+0xc>)
 8005afe:	4903      	ldr	r1, [pc, #12]	@ (8005b0c <stdio_exit_handler+0x10>)
 8005b00:	4803      	ldr	r0, [pc, #12]	@ (8005b10 <stdio_exit_handler+0x14>)
 8005b02:	f000 b869 	b.w	8005bd8 <_fwalk_sglue>
 8005b06:	bf00      	nop
 8005b08:	2000000c 	.word	0x2000000c
 8005b0c:	0800778d 	.word	0x0800778d
 8005b10:	2000001c 	.word	0x2000001c

08005b14 <cleanup_stdio>:
 8005b14:	6841      	ldr	r1, [r0, #4]
 8005b16:	4b0c      	ldr	r3, [pc, #48]	@ (8005b48 <cleanup_stdio+0x34>)
 8005b18:	4299      	cmp	r1, r3
 8005b1a:	b510      	push	{r4, lr}
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	d001      	beq.n	8005b24 <cleanup_stdio+0x10>
 8005b20:	f001 fe34 	bl	800778c <_fflush_r>
 8005b24:	68a1      	ldr	r1, [r4, #8]
 8005b26:	4b09      	ldr	r3, [pc, #36]	@ (8005b4c <cleanup_stdio+0x38>)
 8005b28:	4299      	cmp	r1, r3
 8005b2a:	d002      	beq.n	8005b32 <cleanup_stdio+0x1e>
 8005b2c:	4620      	mov	r0, r4
 8005b2e:	f001 fe2d 	bl	800778c <_fflush_r>
 8005b32:	68e1      	ldr	r1, [r4, #12]
 8005b34:	4b06      	ldr	r3, [pc, #24]	@ (8005b50 <cleanup_stdio+0x3c>)
 8005b36:	4299      	cmp	r1, r3
 8005b38:	d004      	beq.n	8005b44 <cleanup_stdio+0x30>
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b40:	f001 be24 	b.w	800778c <_fflush_r>
 8005b44:	bd10      	pop	{r4, pc}
 8005b46:	bf00      	nop
 8005b48:	20000d14 	.word	0x20000d14
 8005b4c:	20000d7c 	.word	0x20000d7c
 8005b50:	20000de4 	.word	0x20000de4

08005b54 <global_stdio_init.part.0>:
 8005b54:	b510      	push	{r4, lr}
 8005b56:	4b0b      	ldr	r3, [pc, #44]	@ (8005b84 <global_stdio_init.part.0+0x30>)
 8005b58:	4c0b      	ldr	r4, [pc, #44]	@ (8005b88 <global_stdio_init.part.0+0x34>)
 8005b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b8c <global_stdio_init.part.0+0x38>)
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	4620      	mov	r0, r4
 8005b60:	2200      	movs	r2, #0
 8005b62:	2104      	movs	r1, #4
 8005b64:	f7ff ff94 	bl	8005a90 <std>
 8005b68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	2109      	movs	r1, #9
 8005b70:	f7ff ff8e 	bl	8005a90 <std>
 8005b74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b78:	2202      	movs	r2, #2
 8005b7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b7e:	2112      	movs	r1, #18
 8005b80:	f7ff bf86 	b.w	8005a90 <std>
 8005b84:	20000e4c 	.word	0x20000e4c
 8005b88:	20000d14 	.word	0x20000d14
 8005b8c:	08005afd 	.word	0x08005afd

08005b90 <__sfp_lock_acquire>:
 8005b90:	4801      	ldr	r0, [pc, #4]	@ (8005b98 <__sfp_lock_acquire+0x8>)
 8005b92:	f000 b93c 	b.w	8005e0e <__retarget_lock_acquire_recursive>
 8005b96:	bf00      	nop
 8005b98:	20000e55 	.word	0x20000e55

08005b9c <__sfp_lock_release>:
 8005b9c:	4801      	ldr	r0, [pc, #4]	@ (8005ba4 <__sfp_lock_release+0x8>)
 8005b9e:	f000 b937 	b.w	8005e10 <__retarget_lock_release_recursive>
 8005ba2:	bf00      	nop
 8005ba4:	20000e55 	.word	0x20000e55

08005ba8 <__sinit>:
 8005ba8:	b510      	push	{r4, lr}
 8005baa:	4604      	mov	r4, r0
 8005bac:	f7ff fff0 	bl	8005b90 <__sfp_lock_acquire>
 8005bb0:	6a23      	ldr	r3, [r4, #32]
 8005bb2:	b11b      	cbz	r3, 8005bbc <__sinit+0x14>
 8005bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bb8:	f7ff bff0 	b.w	8005b9c <__sfp_lock_release>
 8005bbc:	4b04      	ldr	r3, [pc, #16]	@ (8005bd0 <__sinit+0x28>)
 8005bbe:	6223      	str	r3, [r4, #32]
 8005bc0:	4b04      	ldr	r3, [pc, #16]	@ (8005bd4 <__sinit+0x2c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1f5      	bne.n	8005bb4 <__sinit+0xc>
 8005bc8:	f7ff ffc4 	bl	8005b54 <global_stdio_init.part.0>
 8005bcc:	e7f2      	b.n	8005bb4 <__sinit+0xc>
 8005bce:	bf00      	nop
 8005bd0:	08005b15 	.word	0x08005b15
 8005bd4:	20000e4c 	.word	0x20000e4c

08005bd8 <_fwalk_sglue>:
 8005bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bdc:	4607      	mov	r7, r0
 8005bde:	4688      	mov	r8, r1
 8005be0:	4614      	mov	r4, r2
 8005be2:	2600      	movs	r6, #0
 8005be4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005be8:	f1b9 0901 	subs.w	r9, r9, #1
 8005bec:	d505      	bpl.n	8005bfa <_fwalk_sglue+0x22>
 8005bee:	6824      	ldr	r4, [r4, #0]
 8005bf0:	2c00      	cmp	r4, #0
 8005bf2:	d1f7      	bne.n	8005be4 <_fwalk_sglue+0xc>
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bfa:	89ab      	ldrh	r3, [r5, #12]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d907      	bls.n	8005c10 <_fwalk_sglue+0x38>
 8005c00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c04:	3301      	adds	r3, #1
 8005c06:	d003      	beq.n	8005c10 <_fwalk_sglue+0x38>
 8005c08:	4629      	mov	r1, r5
 8005c0a:	4638      	mov	r0, r7
 8005c0c:	47c0      	blx	r8
 8005c0e:	4306      	orrs	r6, r0
 8005c10:	3568      	adds	r5, #104	@ 0x68
 8005c12:	e7e9      	b.n	8005be8 <_fwalk_sglue+0x10>

08005c14 <siprintf>:
 8005c14:	b40e      	push	{r1, r2, r3}
 8005c16:	b510      	push	{r4, lr}
 8005c18:	b09d      	sub	sp, #116	@ 0x74
 8005c1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005c1c:	9002      	str	r0, [sp, #8]
 8005c1e:	9006      	str	r0, [sp, #24]
 8005c20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c24:	480a      	ldr	r0, [pc, #40]	@ (8005c50 <siprintf+0x3c>)
 8005c26:	9107      	str	r1, [sp, #28]
 8005c28:	9104      	str	r1, [sp, #16]
 8005c2a:	490a      	ldr	r1, [pc, #40]	@ (8005c54 <siprintf+0x40>)
 8005c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c30:	9105      	str	r1, [sp, #20]
 8005c32:	2400      	movs	r4, #0
 8005c34:	a902      	add	r1, sp, #8
 8005c36:	6800      	ldr	r0, [r0, #0]
 8005c38:	9301      	str	r3, [sp, #4]
 8005c3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c3c:	f001 fc26 	bl	800748c <_svfiprintf_r>
 8005c40:	9b02      	ldr	r3, [sp, #8]
 8005c42:	701c      	strb	r4, [r3, #0]
 8005c44:	b01d      	add	sp, #116	@ 0x74
 8005c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c4a:	b003      	add	sp, #12
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000018 	.word	0x20000018
 8005c54:	ffff0208 	.word	0xffff0208

08005c58 <__sread>:
 8005c58:	b510      	push	{r4, lr}
 8005c5a:	460c      	mov	r4, r1
 8005c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c60:	f000 f886 	bl	8005d70 <_read_r>
 8005c64:	2800      	cmp	r0, #0
 8005c66:	bfab      	itete	ge
 8005c68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c6a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c6c:	181b      	addge	r3, r3, r0
 8005c6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c72:	bfac      	ite	ge
 8005c74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c76:	81a3      	strhlt	r3, [r4, #12]
 8005c78:	bd10      	pop	{r4, pc}

08005c7a <__swrite>:
 8005c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7e:	461f      	mov	r7, r3
 8005c80:	898b      	ldrh	r3, [r1, #12]
 8005c82:	05db      	lsls	r3, r3, #23
 8005c84:	4605      	mov	r5, r0
 8005c86:	460c      	mov	r4, r1
 8005c88:	4616      	mov	r6, r2
 8005c8a:	d505      	bpl.n	8005c98 <__swrite+0x1e>
 8005c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c90:	2302      	movs	r3, #2
 8005c92:	2200      	movs	r2, #0
 8005c94:	f000 f85a 	bl	8005d4c <_lseek_r>
 8005c98:	89a3      	ldrh	r3, [r4, #12]
 8005c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ca2:	81a3      	strh	r3, [r4, #12]
 8005ca4:	4632      	mov	r2, r6
 8005ca6:	463b      	mov	r3, r7
 8005ca8:	4628      	mov	r0, r5
 8005caa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cae:	f000 b871 	b.w	8005d94 <_write_r>

08005cb2 <__sseek>:
 8005cb2:	b510      	push	{r4, lr}
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cba:	f000 f847 	bl	8005d4c <_lseek_r>
 8005cbe:	1c43      	adds	r3, r0, #1
 8005cc0:	89a3      	ldrh	r3, [r4, #12]
 8005cc2:	bf15      	itete	ne
 8005cc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005cc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005cca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005cce:	81a3      	strheq	r3, [r4, #12]
 8005cd0:	bf18      	it	ne
 8005cd2:	81a3      	strhne	r3, [r4, #12]
 8005cd4:	bd10      	pop	{r4, pc}

08005cd6 <__sclose>:
 8005cd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cda:	f000 b827 	b.w	8005d2c <_close_r>

08005cde <memmove>:
 8005cde:	4288      	cmp	r0, r1
 8005ce0:	b510      	push	{r4, lr}
 8005ce2:	eb01 0402 	add.w	r4, r1, r2
 8005ce6:	d902      	bls.n	8005cee <memmove+0x10>
 8005ce8:	4284      	cmp	r4, r0
 8005cea:	4623      	mov	r3, r4
 8005cec:	d807      	bhi.n	8005cfe <memmove+0x20>
 8005cee:	1e43      	subs	r3, r0, #1
 8005cf0:	42a1      	cmp	r1, r4
 8005cf2:	d008      	beq.n	8005d06 <memmove+0x28>
 8005cf4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005cf8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005cfc:	e7f8      	b.n	8005cf0 <memmove+0x12>
 8005cfe:	4402      	add	r2, r0
 8005d00:	4601      	mov	r1, r0
 8005d02:	428a      	cmp	r2, r1
 8005d04:	d100      	bne.n	8005d08 <memmove+0x2a>
 8005d06:	bd10      	pop	{r4, pc}
 8005d08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d0c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d10:	e7f7      	b.n	8005d02 <memmove+0x24>

08005d12 <memset>:
 8005d12:	4402      	add	r2, r0
 8005d14:	4603      	mov	r3, r0
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d100      	bne.n	8005d1c <memset+0xa>
 8005d1a:	4770      	bx	lr
 8005d1c:	f803 1b01 	strb.w	r1, [r3], #1
 8005d20:	e7f9      	b.n	8005d16 <memset+0x4>
	...

08005d24 <_localeconv_r>:
 8005d24:	4800      	ldr	r0, [pc, #0]	@ (8005d28 <_localeconv_r+0x4>)
 8005d26:	4770      	bx	lr
 8005d28:	20000158 	.word	0x20000158

08005d2c <_close_r>:
 8005d2c:	b538      	push	{r3, r4, r5, lr}
 8005d2e:	4d06      	ldr	r5, [pc, #24]	@ (8005d48 <_close_r+0x1c>)
 8005d30:	2300      	movs	r3, #0
 8005d32:	4604      	mov	r4, r0
 8005d34:	4608      	mov	r0, r1
 8005d36:	602b      	str	r3, [r5, #0]
 8005d38:	f7fb fd9c 	bl	8001874 <_close>
 8005d3c:	1c43      	adds	r3, r0, #1
 8005d3e:	d102      	bne.n	8005d46 <_close_r+0x1a>
 8005d40:	682b      	ldr	r3, [r5, #0]
 8005d42:	b103      	cbz	r3, 8005d46 <_close_r+0x1a>
 8005d44:	6023      	str	r3, [r4, #0]
 8005d46:	bd38      	pop	{r3, r4, r5, pc}
 8005d48:	20000e50 	.word	0x20000e50

08005d4c <_lseek_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	4d07      	ldr	r5, [pc, #28]	@ (8005d6c <_lseek_r+0x20>)
 8005d50:	4604      	mov	r4, r0
 8005d52:	4608      	mov	r0, r1
 8005d54:	4611      	mov	r1, r2
 8005d56:	2200      	movs	r2, #0
 8005d58:	602a      	str	r2, [r5, #0]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f7fb fdb1 	bl	80018c2 <_lseek>
 8005d60:	1c43      	adds	r3, r0, #1
 8005d62:	d102      	bne.n	8005d6a <_lseek_r+0x1e>
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	b103      	cbz	r3, 8005d6a <_lseek_r+0x1e>
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	bd38      	pop	{r3, r4, r5, pc}
 8005d6c:	20000e50 	.word	0x20000e50

08005d70 <_read_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	4d07      	ldr	r5, [pc, #28]	@ (8005d90 <_read_r+0x20>)
 8005d74:	4604      	mov	r4, r0
 8005d76:	4608      	mov	r0, r1
 8005d78:	4611      	mov	r1, r2
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	602a      	str	r2, [r5, #0]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f7fb fd3f 	bl	8001802 <_read>
 8005d84:	1c43      	adds	r3, r0, #1
 8005d86:	d102      	bne.n	8005d8e <_read_r+0x1e>
 8005d88:	682b      	ldr	r3, [r5, #0]
 8005d8a:	b103      	cbz	r3, 8005d8e <_read_r+0x1e>
 8005d8c:	6023      	str	r3, [r4, #0]
 8005d8e:	bd38      	pop	{r3, r4, r5, pc}
 8005d90:	20000e50 	.word	0x20000e50

08005d94 <_write_r>:
 8005d94:	b538      	push	{r3, r4, r5, lr}
 8005d96:	4d07      	ldr	r5, [pc, #28]	@ (8005db4 <_write_r+0x20>)
 8005d98:	4604      	mov	r4, r0
 8005d9a:	4608      	mov	r0, r1
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	2200      	movs	r2, #0
 8005da0:	602a      	str	r2, [r5, #0]
 8005da2:	461a      	mov	r2, r3
 8005da4:	f7fb fd4a 	bl	800183c <_write>
 8005da8:	1c43      	adds	r3, r0, #1
 8005daa:	d102      	bne.n	8005db2 <_write_r+0x1e>
 8005dac:	682b      	ldr	r3, [r5, #0]
 8005dae:	b103      	cbz	r3, 8005db2 <_write_r+0x1e>
 8005db0:	6023      	str	r3, [r4, #0]
 8005db2:	bd38      	pop	{r3, r4, r5, pc}
 8005db4:	20000e50 	.word	0x20000e50

08005db8 <__errno>:
 8005db8:	4b01      	ldr	r3, [pc, #4]	@ (8005dc0 <__errno+0x8>)
 8005dba:	6818      	ldr	r0, [r3, #0]
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	20000018 	.word	0x20000018

08005dc4 <__libc_init_array>:
 8005dc4:	b570      	push	{r4, r5, r6, lr}
 8005dc6:	4d0d      	ldr	r5, [pc, #52]	@ (8005dfc <__libc_init_array+0x38>)
 8005dc8:	4c0d      	ldr	r4, [pc, #52]	@ (8005e00 <__libc_init_array+0x3c>)
 8005dca:	1b64      	subs	r4, r4, r5
 8005dcc:	10a4      	asrs	r4, r4, #2
 8005dce:	2600      	movs	r6, #0
 8005dd0:	42a6      	cmp	r6, r4
 8005dd2:	d109      	bne.n	8005de8 <__libc_init_array+0x24>
 8005dd4:	4d0b      	ldr	r5, [pc, #44]	@ (8005e04 <__libc_init_array+0x40>)
 8005dd6:	4c0c      	ldr	r4, [pc, #48]	@ (8005e08 <__libc_init_array+0x44>)
 8005dd8:	f002 f84e 	bl	8007e78 <_init>
 8005ddc:	1b64      	subs	r4, r4, r5
 8005dde:	10a4      	asrs	r4, r4, #2
 8005de0:	2600      	movs	r6, #0
 8005de2:	42a6      	cmp	r6, r4
 8005de4:	d105      	bne.n	8005df2 <__libc_init_array+0x2e>
 8005de6:	bd70      	pop	{r4, r5, r6, pc}
 8005de8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dec:	4798      	blx	r3
 8005dee:	3601      	adds	r6, #1
 8005df0:	e7ee      	b.n	8005dd0 <__libc_init_array+0xc>
 8005df2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005df6:	4798      	blx	r3
 8005df8:	3601      	adds	r6, #1
 8005dfa:	e7f2      	b.n	8005de2 <__libc_init_array+0x1e>
 8005dfc:	08008ffc 	.word	0x08008ffc
 8005e00:	08008ffc 	.word	0x08008ffc
 8005e04:	08008ffc 	.word	0x08008ffc
 8005e08:	08009000 	.word	0x08009000

08005e0c <__retarget_lock_init_recursive>:
 8005e0c:	4770      	bx	lr

08005e0e <__retarget_lock_acquire_recursive>:
 8005e0e:	4770      	bx	lr

08005e10 <__retarget_lock_release_recursive>:
 8005e10:	4770      	bx	lr

08005e12 <memcpy>:
 8005e12:	440a      	add	r2, r1
 8005e14:	4291      	cmp	r1, r2
 8005e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e1a:	d100      	bne.n	8005e1e <memcpy+0xc>
 8005e1c:	4770      	bx	lr
 8005e1e:	b510      	push	{r4, lr}
 8005e20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e28:	4291      	cmp	r1, r2
 8005e2a:	d1f9      	bne.n	8005e20 <memcpy+0xe>
 8005e2c:	bd10      	pop	{r4, pc}

08005e2e <quorem>:
 8005e2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e32:	6903      	ldr	r3, [r0, #16]
 8005e34:	690c      	ldr	r4, [r1, #16]
 8005e36:	42a3      	cmp	r3, r4
 8005e38:	4607      	mov	r7, r0
 8005e3a:	db7e      	blt.n	8005f3a <quorem+0x10c>
 8005e3c:	3c01      	subs	r4, #1
 8005e3e:	f101 0814 	add.w	r8, r1, #20
 8005e42:	00a3      	lsls	r3, r4, #2
 8005e44:	f100 0514 	add.w	r5, r0, #20
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e4e:	9301      	str	r3, [sp, #4]
 8005e50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e60:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e64:	d32e      	bcc.n	8005ec4 <quorem+0x96>
 8005e66:	f04f 0a00 	mov.w	sl, #0
 8005e6a:	46c4      	mov	ip, r8
 8005e6c:	46ae      	mov	lr, r5
 8005e6e:	46d3      	mov	fp, sl
 8005e70:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e74:	b298      	uxth	r0, r3
 8005e76:	fb06 a000 	mla	r0, r6, r0, sl
 8005e7a:	0c02      	lsrs	r2, r0, #16
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	fb06 2303 	mla	r3, r6, r3, r2
 8005e82:	f8de 2000 	ldr.w	r2, [lr]
 8005e86:	b280      	uxth	r0, r0
 8005e88:	b292      	uxth	r2, r2
 8005e8a:	1a12      	subs	r2, r2, r0
 8005e8c:	445a      	add	r2, fp
 8005e8e:	f8de 0000 	ldr.w	r0, [lr]
 8005e92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e9c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005ea0:	b292      	uxth	r2, r2
 8005ea2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ea6:	45e1      	cmp	r9, ip
 8005ea8:	f84e 2b04 	str.w	r2, [lr], #4
 8005eac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005eb0:	d2de      	bcs.n	8005e70 <quorem+0x42>
 8005eb2:	9b00      	ldr	r3, [sp, #0]
 8005eb4:	58eb      	ldr	r3, [r5, r3]
 8005eb6:	b92b      	cbnz	r3, 8005ec4 <quorem+0x96>
 8005eb8:	9b01      	ldr	r3, [sp, #4]
 8005eba:	3b04      	subs	r3, #4
 8005ebc:	429d      	cmp	r5, r3
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	d32f      	bcc.n	8005f22 <quorem+0xf4>
 8005ec2:	613c      	str	r4, [r7, #16]
 8005ec4:	4638      	mov	r0, r7
 8005ec6:	f001 f97d 	bl	80071c4 <__mcmp>
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	db25      	blt.n	8005f1a <quorem+0xec>
 8005ece:	4629      	mov	r1, r5
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ed6:	f8d1 c000 	ldr.w	ip, [r1]
 8005eda:	fa1f fe82 	uxth.w	lr, r2
 8005ede:	fa1f f38c 	uxth.w	r3, ip
 8005ee2:	eba3 030e 	sub.w	r3, r3, lr
 8005ee6:	4403      	add	r3, r0
 8005ee8:	0c12      	lsrs	r2, r2, #16
 8005eea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005eee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ef8:	45c1      	cmp	r9, r8
 8005efa:	f841 3b04 	str.w	r3, [r1], #4
 8005efe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f02:	d2e6      	bcs.n	8005ed2 <quorem+0xa4>
 8005f04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f0c:	b922      	cbnz	r2, 8005f18 <quorem+0xea>
 8005f0e:	3b04      	subs	r3, #4
 8005f10:	429d      	cmp	r5, r3
 8005f12:	461a      	mov	r2, r3
 8005f14:	d30b      	bcc.n	8005f2e <quorem+0x100>
 8005f16:	613c      	str	r4, [r7, #16]
 8005f18:	3601      	adds	r6, #1
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	b003      	add	sp, #12
 8005f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f22:	6812      	ldr	r2, [r2, #0]
 8005f24:	3b04      	subs	r3, #4
 8005f26:	2a00      	cmp	r2, #0
 8005f28:	d1cb      	bne.n	8005ec2 <quorem+0x94>
 8005f2a:	3c01      	subs	r4, #1
 8005f2c:	e7c6      	b.n	8005ebc <quorem+0x8e>
 8005f2e:	6812      	ldr	r2, [r2, #0]
 8005f30:	3b04      	subs	r3, #4
 8005f32:	2a00      	cmp	r2, #0
 8005f34:	d1ef      	bne.n	8005f16 <quorem+0xe8>
 8005f36:	3c01      	subs	r4, #1
 8005f38:	e7ea      	b.n	8005f10 <quorem+0xe2>
 8005f3a:	2000      	movs	r0, #0
 8005f3c:	e7ee      	b.n	8005f1c <quorem+0xee>
	...

08005f40 <_dtoa_r>:
 8005f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f44:	69c7      	ldr	r7, [r0, #28]
 8005f46:	b097      	sub	sp, #92	@ 0x5c
 8005f48:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005f4c:	ec55 4b10 	vmov	r4, r5, d0
 8005f50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005f52:	9107      	str	r1, [sp, #28]
 8005f54:	4681      	mov	r9, r0
 8005f56:	920c      	str	r2, [sp, #48]	@ 0x30
 8005f58:	9311      	str	r3, [sp, #68]	@ 0x44
 8005f5a:	b97f      	cbnz	r7, 8005f7c <_dtoa_r+0x3c>
 8005f5c:	2010      	movs	r0, #16
 8005f5e:	f000 fe09 	bl	8006b74 <malloc>
 8005f62:	4602      	mov	r2, r0
 8005f64:	f8c9 001c 	str.w	r0, [r9, #28]
 8005f68:	b920      	cbnz	r0, 8005f74 <_dtoa_r+0x34>
 8005f6a:	4ba9      	ldr	r3, [pc, #676]	@ (8006210 <_dtoa_r+0x2d0>)
 8005f6c:	21ef      	movs	r1, #239	@ 0xef
 8005f6e:	48a9      	ldr	r0, [pc, #676]	@ (8006214 <_dtoa_r+0x2d4>)
 8005f70:	f001 fc44 	bl	80077fc <__assert_func>
 8005f74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f78:	6007      	str	r7, [r0, #0]
 8005f7a:	60c7      	str	r7, [r0, #12]
 8005f7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f80:	6819      	ldr	r1, [r3, #0]
 8005f82:	b159      	cbz	r1, 8005f9c <_dtoa_r+0x5c>
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	604a      	str	r2, [r1, #4]
 8005f88:	2301      	movs	r3, #1
 8005f8a:	4093      	lsls	r3, r2
 8005f8c:	608b      	str	r3, [r1, #8]
 8005f8e:	4648      	mov	r0, r9
 8005f90:	f000 fee6 	bl	8006d60 <_Bfree>
 8005f94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	1e2b      	subs	r3, r5, #0
 8005f9e:	bfb9      	ittee	lt
 8005fa0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005fa4:	9305      	strlt	r3, [sp, #20]
 8005fa6:	2300      	movge	r3, #0
 8005fa8:	6033      	strge	r3, [r6, #0]
 8005faa:	9f05      	ldr	r7, [sp, #20]
 8005fac:	4b9a      	ldr	r3, [pc, #616]	@ (8006218 <_dtoa_r+0x2d8>)
 8005fae:	bfbc      	itt	lt
 8005fb0:	2201      	movlt	r2, #1
 8005fb2:	6032      	strlt	r2, [r6, #0]
 8005fb4:	43bb      	bics	r3, r7
 8005fb6:	d112      	bne.n	8005fde <_dtoa_r+0x9e>
 8005fb8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005fba:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005fbe:	6013      	str	r3, [r2, #0]
 8005fc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fc4:	4323      	orrs	r3, r4
 8005fc6:	f000 855a 	beq.w	8006a7e <_dtoa_r+0xb3e>
 8005fca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fcc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800622c <_dtoa_r+0x2ec>
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f000 855c 	beq.w	8006a8e <_dtoa_r+0xb4e>
 8005fd6:	f10a 0303 	add.w	r3, sl, #3
 8005fda:	f000 bd56 	b.w	8006a8a <_dtoa_r+0xb4a>
 8005fde:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	ec51 0b17 	vmov	r0, r1, d7
 8005fe8:	2300      	movs	r3, #0
 8005fea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005fee:	f7fa fd9b 	bl	8000b28 <__aeabi_dcmpeq>
 8005ff2:	4680      	mov	r8, r0
 8005ff4:	b158      	cbz	r0, 800600e <_dtoa_r+0xce>
 8005ff6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	6013      	str	r3, [r2, #0]
 8005ffc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ffe:	b113      	cbz	r3, 8006006 <_dtoa_r+0xc6>
 8006000:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006002:	4b86      	ldr	r3, [pc, #536]	@ (800621c <_dtoa_r+0x2dc>)
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006230 <_dtoa_r+0x2f0>
 800600a:	f000 bd40 	b.w	8006a8e <_dtoa_r+0xb4e>
 800600e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006012:	aa14      	add	r2, sp, #80	@ 0x50
 8006014:	a915      	add	r1, sp, #84	@ 0x54
 8006016:	4648      	mov	r0, r9
 8006018:	f001 f984 	bl	8007324 <__d2b>
 800601c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006020:	9002      	str	r0, [sp, #8]
 8006022:	2e00      	cmp	r6, #0
 8006024:	d078      	beq.n	8006118 <_dtoa_r+0x1d8>
 8006026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006028:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800602c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006030:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006034:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006038:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800603c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006040:	4619      	mov	r1, r3
 8006042:	2200      	movs	r2, #0
 8006044:	4b76      	ldr	r3, [pc, #472]	@ (8006220 <_dtoa_r+0x2e0>)
 8006046:	f7fa f94f 	bl	80002e8 <__aeabi_dsub>
 800604a:	a36b      	add	r3, pc, #428	@ (adr r3, 80061f8 <_dtoa_r+0x2b8>)
 800604c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006050:	f7fa fb02 	bl	8000658 <__aeabi_dmul>
 8006054:	a36a      	add	r3, pc, #424	@ (adr r3, 8006200 <_dtoa_r+0x2c0>)
 8006056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605a:	f7fa f947 	bl	80002ec <__adddf3>
 800605e:	4604      	mov	r4, r0
 8006060:	4630      	mov	r0, r6
 8006062:	460d      	mov	r5, r1
 8006064:	f7fa fa8e 	bl	8000584 <__aeabi_i2d>
 8006068:	a367      	add	r3, pc, #412	@ (adr r3, 8006208 <_dtoa_r+0x2c8>)
 800606a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606e:	f7fa faf3 	bl	8000658 <__aeabi_dmul>
 8006072:	4602      	mov	r2, r0
 8006074:	460b      	mov	r3, r1
 8006076:	4620      	mov	r0, r4
 8006078:	4629      	mov	r1, r5
 800607a:	f7fa f937 	bl	80002ec <__adddf3>
 800607e:	4604      	mov	r4, r0
 8006080:	460d      	mov	r5, r1
 8006082:	f7fa fd99 	bl	8000bb8 <__aeabi_d2iz>
 8006086:	2200      	movs	r2, #0
 8006088:	4607      	mov	r7, r0
 800608a:	2300      	movs	r3, #0
 800608c:	4620      	mov	r0, r4
 800608e:	4629      	mov	r1, r5
 8006090:	f7fa fd54 	bl	8000b3c <__aeabi_dcmplt>
 8006094:	b140      	cbz	r0, 80060a8 <_dtoa_r+0x168>
 8006096:	4638      	mov	r0, r7
 8006098:	f7fa fa74 	bl	8000584 <__aeabi_i2d>
 800609c:	4622      	mov	r2, r4
 800609e:	462b      	mov	r3, r5
 80060a0:	f7fa fd42 	bl	8000b28 <__aeabi_dcmpeq>
 80060a4:	b900      	cbnz	r0, 80060a8 <_dtoa_r+0x168>
 80060a6:	3f01      	subs	r7, #1
 80060a8:	2f16      	cmp	r7, #22
 80060aa:	d852      	bhi.n	8006152 <_dtoa_r+0x212>
 80060ac:	4b5d      	ldr	r3, [pc, #372]	@ (8006224 <_dtoa_r+0x2e4>)
 80060ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80060b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80060ba:	f7fa fd3f 	bl	8000b3c <__aeabi_dcmplt>
 80060be:	2800      	cmp	r0, #0
 80060c0:	d049      	beq.n	8006156 <_dtoa_r+0x216>
 80060c2:	3f01      	subs	r7, #1
 80060c4:	2300      	movs	r3, #0
 80060c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80060c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80060ca:	1b9b      	subs	r3, r3, r6
 80060cc:	1e5a      	subs	r2, r3, #1
 80060ce:	bf45      	ittet	mi
 80060d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80060d4:	9300      	strmi	r3, [sp, #0]
 80060d6:	2300      	movpl	r3, #0
 80060d8:	2300      	movmi	r3, #0
 80060da:	9206      	str	r2, [sp, #24]
 80060dc:	bf54      	ite	pl
 80060de:	9300      	strpl	r3, [sp, #0]
 80060e0:	9306      	strmi	r3, [sp, #24]
 80060e2:	2f00      	cmp	r7, #0
 80060e4:	db39      	blt.n	800615a <_dtoa_r+0x21a>
 80060e6:	9b06      	ldr	r3, [sp, #24]
 80060e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80060ea:	443b      	add	r3, r7
 80060ec:	9306      	str	r3, [sp, #24]
 80060ee:	2300      	movs	r3, #0
 80060f0:	9308      	str	r3, [sp, #32]
 80060f2:	9b07      	ldr	r3, [sp, #28]
 80060f4:	2b09      	cmp	r3, #9
 80060f6:	d863      	bhi.n	80061c0 <_dtoa_r+0x280>
 80060f8:	2b05      	cmp	r3, #5
 80060fa:	bfc4      	itt	gt
 80060fc:	3b04      	subgt	r3, #4
 80060fe:	9307      	strgt	r3, [sp, #28]
 8006100:	9b07      	ldr	r3, [sp, #28]
 8006102:	f1a3 0302 	sub.w	r3, r3, #2
 8006106:	bfcc      	ite	gt
 8006108:	2400      	movgt	r4, #0
 800610a:	2401      	movle	r4, #1
 800610c:	2b03      	cmp	r3, #3
 800610e:	d863      	bhi.n	80061d8 <_dtoa_r+0x298>
 8006110:	e8df f003 	tbb	[pc, r3]
 8006114:	2b375452 	.word	0x2b375452
 8006118:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800611c:	441e      	add	r6, r3
 800611e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006122:	2b20      	cmp	r3, #32
 8006124:	bfc1      	itttt	gt
 8006126:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800612a:	409f      	lslgt	r7, r3
 800612c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006130:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006134:	bfd6      	itet	le
 8006136:	f1c3 0320 	rsble	r3, r3, #32
 800613a:	ea47 0003 	orrgt.w	r0, r7, r3
 800613e:	fa04 f003 	lslle.w	r0, r4, r3
 8006142:	f7fa fa0f 	bl	8000564 <__aeabi_ui2d>
 8006146:	2201      	movs	r2, #1
 8006148:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800614c:	3e01      	subs	r6, #1
 800614e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006150:	e776      	b.n	8006040 <_dtoa_r+0x100>
 8006152:	2301      	movs	r3, #1
 8006154:	e7b7      	b.n	80060c6 <_dtoa_r+0x186>
 8006156:	9010      	str	r0, [sp, #64]	@ 0x40
 8006158:	e7b6      	b.n	80060c8 <_dtoa_r+0x188>
 800615a:	9b00      	ldr	r3, [sp, #0]
 800615c:	1bdb      	subs	r3, r3, r7
 800615e:	9300      	str	r3, [sp, #0]
 8006160:	427b      	negs	r3, r7
 8006162:	9308      	str	r3, [sp, #32]
 8006164:	2300      	movs	r3, #0
 8006166:	930d      	str	r3, [sp, #52]	@ 0x34
 8006168:	e7c3      	b.n	80060f2 <_dtoa_r+0x1b2>
 800616a:	2301      	movs	r3, #1
 800616c:	9309      	str	r3, [sp, #36]	@ 0x24
 800616e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006170:	eb07 0b03 	add.w	fp, r7, r3
 8006174:	f10b 0301 	add.w	r3, fp, #1
 8006178:	2b01      	cmp	r3, #1
 800617a:	9303      	str	r3, [sp, #12]
 800617c:	bfb8      	it	lt
 800617e:	2301      	movlt	r3, #1
 8006180:	e006      	b.n	8006190 <_dtoa_r+0x250>
 8006182:	2301      	movs	r3, #1
 8006184:	9309      	str	r3, [sp, #36]	@ 0x24
 8006186:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006188:	2b00      	cmp	r3, #0
 800618a:	dd28      	ble.n	80061de <_dtoa_r+0x29e>
 800618c:	469b      	mov	fp, r3
 800618e:	9303      	str	r3, [sp, #12]
 8006190:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006194:	2100      	movs	r1, #0
 8006196:	2204      	movs	r2, #4
 8006198:	f102 0514 	add.w	r5, r2, #20
 800619c:	429d      	cmp	r5, r3
 800619e:	d926      	bls.n	80061ee <_dtoa_r+0x2ae>
 80061a0:	6041      	str	r1, [r0, #4]
 80061a2:	4648      	mov	r0, r9
 80061a4:	f000 fd9c 	bl	8006ce0 <_Balloc>
 80061a8:	4682      	mov	sl, r0
 80061aa:	2800      	cmp	r0, #0
 80061ac:	d142      	bne.n	8006234 <_dtoa_r+0x2f4>
 80061ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006228 <_dtoa_r+0x2e8>)
 80061b0:	4602      	mov	r2, r0
 80061b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80061b6:	e6da      	b.n	8005f6e <_dtoa_r+0x2e>
 80061b8:	2300      	movs	r3, #0
 80061ba:	e7e3      	b.n	8006184 <_dtoa_r+0x244>
 80061bc:	2300      	movs	r3, #0
 80061be:	e7d5      	b.n	800616c <_dtoa_r+0x22c>
 80061c0:	2401      	movs	r4, #1
 80061c2:	2300      	movs	r3, #0
 80061c4:	9307      	str	r3, [sp, #28]
 80061c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80061c8:	f04f 3bff 	mov.w	fp, #4294967295
 80061cc:	2200      	movs	r2, #0
 80061ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80061d2:	2312      	movs	r3, #18
 80061d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80061d6:	e7db      	b.n	8006190 <_dtoa_r+0x250>
 80061d8:	2301      	movs	r3, #1
 80061da:	9309      	str	r3, [sp, #36]	@ 0x24
 80061dc:	e7f4      	b.n	80061c8 <_dtoa_r+0x288>
 80061de:	f04f 0b01 	mov.w	fp, #1
 80061e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80061e6:	465b      	mov	r3, fp
 80061e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80061ec:	e7d0      	b.n	8006190 <_dtoa_r+0x250>
 80061ee:	3101      	adds	r1, #1
 80061f0:	0052      	lsls	r2, r2, #1
 80061f2:	e7d1      	b.n	8006198 <_dtoa_r+0x258>
 80061f4:	f3af 8000 	nop.w
 80061f8:	636f4361 	.word	0x636f4361
 80061fc:	3fd287a7 	.word	0x3fd287a7
 8006200:	8b60c8b3 	.word	0x8b60c8b3
 8006204:	3fc68a28 	.word	0x3fc68a28
 8006208:	509f79fb 	.word	0x509f79fb
 800620c:	3fd34413 	.word	0x3fd34413
 8006210:	08008cbd 	.word	0x08008cbd
 8006214:	08008cd4 	.word	0x08008cd4
 8006218:	7ff00000 	.word	0x7ff00000
 800621c:	08008c8d 	.word	0x08008c8d
 8006220:	3ff80000 	.word	0x3ff80000
 8006224:	08008e28 	.word	0x08008e28
 8006228:	08008d2c 	.word	0x08008d2c
 800622c:	08008cb9 	.word	0x08008cb9
 8006230:	08008c8c 	.word	0x08008c8c
 8006234:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006238:	6018      	str	r0, [r3, #0]
 800623a:	9b03      	ldr	r3, [sp, #12]
 800623c:	2b0e      	cmp	r3, #14
 800623e:	f200 80a1 	bhi.w	8006384 <_dtoa_r+0x444>
 8006242:	2c00      	cmp	r4, #0
 8006244:	f000 809e 	beq.w	8006384 <_dtoa_r+0x444>
 8006248:	2f00      	cmp	r7, #0
 800624a:	dd33      	ble.n	80062b4 <_dtoa_r+0x374>
 800624c:	4b9c      	ldr	r3, [pc, #624]	@ (80064c0 <_dtoa_r+0x580>)
 800624e:	f007 020f 	and.w	r2, r7, #15
 8006252:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006256:	ed93 7b00 	vldr	d7, [r3]
 800625a:	05f8      	lsls	r0, r7, #23
 800625c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006260:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006264:	d516      	bpl.n	8006294 <_dtoa_r+0x354>
 8006266:	4b97      	ldr	r3, [pc, #604]	@ (80064c4 <_dtoa_r+0x584>)
 8006268:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800626c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006270:	f7fa fb1c 	bl	80008ac <__aeabi_ddiv>
 8006274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006278:	f004 040f 	and.w	r4, r4, #15
 800627c:	2603      	movs	r6, #3
 800627e:	4d91      	ldr	r5, [pc, #580]	@ (80064c4 <_dtoa_r+0x584>)
 8006280:	b954      	cbnz	r4, 8006298 <_dtoa_r+0x358>
 8006282:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006286:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800628a:	f7fa fb0f 	bl	80008ac <__aeabi_ddiv>
 800628e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006292:	e028      	b.n	80062e6 <_dtoa_r+0x3a6>
 8006294:	2602      	movs	r6, #2
 8006296:	e7f2      	b.n	800627e <_dtoa_r+0x33e>
 8006298:	07e1      	lsls	r1, r4, #31
 800629a:	d508      	bpl.n	80062ae <_dtoa_r+0x36e>
 800629c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80062a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062a4:	f7fa f9d8 	bl	8000658 <__aeabi_dmul>
 80062a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80062ac:	3601      	adds	r6, #1
 80062ae:	1064      	asrs	r4, r4, #1
 80062b0:	3508      	adds	r5, #8
 80062b2:	e7e5      	b.n	8006280 <_dtoa_r+0x340>
 80062b4:	f000 80af 	beq.w	8006416 <_dtoa_r+0x4d6>
 80062b8:	427c      	negs	r4, r7
 80062ba:	4b81      	ldr	r3, [pc, #516]	@ (80064c0 <_dtoa_r+0x580>)
 80062bc:	4d81      	ldr	r5, [pc, #516]	@ (80064c4 <_dtoa_r+0x584>)
 80062be:	f004 020f 	and.w	r2, r4, #15
 80062c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80062ce:	f7fa f9c3 	bl	8000658 <__aeabi_dmul>
 80062d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062d6:	1124      	asrs	r4, r4, #4
 80062d8:	2300      	movs	r3, #0
 80062da:	2602      	movs	r6, #2
 80062dc:	2c00      	cmp	r4, #0
 80062de:	f040 808f 	bne.w	8006400 <_dtoa_r+0x4c0>
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1d3      	bne.n	800628e <_dtoa_r+0x34e>
 80062e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80062e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f000 8094 	beq.w	800641a <_dtoa_r+0x4da>
 80062f2:	4b75      	ldr	r3, [pc, #468]	@ (80064c8 <_dtoa_r+0x588>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	4620      	mov	r0, r4
 80062f8:	4629      	mov	r1, r5
 80062fa:	f7fa fc1f 	bl	8000b3c <__aeabi_dcmplt>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f000 808b 	beq.w	800641a <_dtoa_r+0x4da>
 8006304:	9b03      	ldr	r3, [sp, #12]
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 8087 	beq.w	800641a <_dtoa_r+0x4da>
 800630c:	f1bb 0f00 	cmp.w	fp, #0
 8006310:	dd34      	ble.n	800637c <_dtoa_r+0x43c>
 8006312:	4620      	mov	r0, r4
 8006314:	4b6d      	ldr	r3, [pc, #436]	@ (80064cc <_dtoa_r+0x58c>)
 8006316:	2200      	movs	r2, #0
 8006318:	4629      	mov	r1, r5
 800631a:	f7fa f99d 	bl	8000658 <__aeabi_dmul>
 800631e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006322:	f107 38ff 	add.w	r8, r7, #4294967295
 8006326:	3601      	adds	r6, #1
 8006328:	465c      	mov	r4, fp
 800632a:	4630      	mov	r0, r6
 800632c:	f7fa f92a 	bl	8000584 <__aeabi_i2d>
 8006330:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006334:	f7fa f990 	bl	8000658 <__aeabi_dmul>
 8006338:	4b65      	ldr	r3, [pc, #404]	@ (80064d0 <_dtoa_r+0x590>)
 800633a:	2200      	movs	r2, #0
 800633c:	f7f9 ffd6 	bl	80002ec <__adddf3>
 8006340:	4605      	mov	r5, r0
 8006342:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006346:	2c00      	cmp	r4, #0
 8006348:	d16a      	bne.n	8006420 <_dtoa_r+0x4e0>
 800634a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800634e:	4b61      	ldr	r3, [pc, #388]	@ (80064d4 <_dtoa_r+0x594>)
 8006350:	2200      	movs	r2, #0
 8006352:	f7f9 ffc9 	bl	80002e8 <__aeabi_dsub>
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800635e:	462a      	mov	r2, r5
 8006360:	4633      	mov	r3, r6
 8006362:	f7fa fc09 	bl	8000b78 <__aeabi_dcmpgt>
 8006366:	2800      	cmp	r0, #0
 8006368:	f040 8298 	bne.w	800689c <_dtoa_r+0x95c>
 800636c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006370:	462a      	mov	r2, r5
 8006372:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006376:	f7fa fbe1 	bl	8000b3c <__aeabi_dcmplt>
 800637a:	bb38      	cbnz	r0, 80063cc <_dtoa_r+0x48c>
 800637c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006380:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006384:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006386:	2b00      	cmp	r3, #0
 8006388:	f2c0 8157 	blt.w	800663a <_dtoa_r+0x6fa>
 800638c:	2f0e      	cmp	r7, #14
 800638e:	f300 8154 	bgt.w	800663a <_dtoa_r+0x6fa>
 8006392:	4b4b      	ldr	r3, [pc, #300]	@ (80064c0 <_dtoa_r+0x580>)
 8006394:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006398:	ed93 7b00 	vldr	d7, [r3]
 800639c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800639e:	2b00      	cmp	r3, #0
 80063a0:	ed8d 7b00 	vstr	d7, [sp]
 80063a4:	f280 80e5 	bge.w	8006572 <_dtoa_r+0x632>
 80063a8:	9b03      	ldr	r3, [sp, #12]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f300 80e1 	bgt.w	8006572 <_dtoa_r+0x632>
 80063b0:	d10c      	bne.n	80063cc <_dtoa_r+0x48c>
 80063b2:	4b48      	ldr	r3, [pc, #288]	@ (80064d4 <_dtoa_r+0x594>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	ec51 0b17 	vmov	r0, r1, d7
 80063ba:	f7fa f94d 	bl	8000658 <__aeabi_dmul>
 80063be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063c2:	f7fa fbcf 	bl	8000b64 <__aeabi_dcmpge>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	f000 8266 	beq.w	8006898 <_dtoa_r+0x958>
 80063cc:	2400      	movs	r4, #0
 80063ce:	4625      	mov	r5, r4
 80063d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80063d2:	4656      	mov	r6, sl
 80063d4:	ea6f 0803 	mvn.w	r8, r3
 80063d8:	2700      	movs	r7, #0
 80063da:	4621      	mov	r1, r4
 80063dc:	4648      	mov	r0, r9
 80063de:	f000 fcbf 	bl	8006d60 <_Bfree>
 80063e2:	2d00      	cmp	r5, #0
 80063e4:	f000 80bd 	beq.w	8006562 <_dtoa_r+0x622>
 80063e8:	b12f      	cbz	r7, 80063f6 <_dtoa_r+0x4b6>
 80063ea:	42af      	cmp	r7, r5
 80063ec:	d003      	beq.n	80063f6 <_dtoa_r+0x4b6>
 80063ee:	4639      	mov	r1, r7
 80063f0:	4648      	mov	r0, r9
 80063f2:	f000 fcb5 	bl	8006d60 <_Bfree>
 80063f6:	4629      	mov	r1, r5
 80063f8:	4648      	mov	r0, r9
 80063fa:	f000 fcb1 	bl	8006d60 <_Bfree>
 80063fe:	e0b0      	b.n	8006562 <_dtoa_r+0x622>
 8006400:	07e2      	lsls	r2, r4, #31
 8006402:	d505      	bpl.n	8006410 <_dtoa_r+0x4d0>
 8006404:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006408:	f7fa f926 	bl	8000658 <__aeabi_dmul>
 800640c:	3601      	adds	r6, #1
 800640e:	2301      	movs	r3, #1
 8006410:	1064      	asrs	r4, r4, #1
 8006412:	3508      	adds	r5, #8
 8006414:	e762      	b.n	80062dc <_dtoa_r+0x39c>
 8006416:	2602      	movs	r6, #2
 8006418:	e765      	b.n	80062e6 <_dtoa_r+0x3a6>
 800641a:	9c03      	ldr	r4, [sp, #12]
 800641c:	46b8      	mov	r8, r7
 800641e:	e784      	b.n	800632a <_dtoa_r+0x3ea>
 8006420:	4b27      	ldr	r3, [pc, #156]	@ (80064c0 <_dtoa_r+0x580>)
 8006422:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006424:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006428:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800642c:	4454      	add	r4, sl
 800642e:	2900      	cmp	r1, #0
 8006430:	d054      	beq.n	80064dc <_dtoa_r+0x59c>
 8006432:	4929      	ldr	r1, [pc, #164]	@ (80064d8 <_dtoa_r+0x598>)
 8006434:	2000      	movs	r0, #0
 8006436:	f7fa fa39 	bl	80008ac <__aeabi_ddiv>
 800643a:	4633      	mov	r3, r6
 800643c:	462a      	mov	r2, r5
 800643e:	f7f9 ff53 	bl	80002e8 <__aeabi_dsub>
 8006442:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006446:	4656      	mov	r6, sl
 8006448:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800644c:	f7fa fbb4 	bl	8000bb8 <__aeabi_d2iz>
 8006450:	4605      	mov	r5, r0
 8006452:	f7fa f897 	bl	8000584 <__aeabi_i2d>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800645e:	f7f9 ff43 	bl	80002e8 <__aeabi_dsub>
 8006462:	3530      	adds	r5, #48	@ 0x30
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800646c:	f806 5b01 	strb.w	r5, [r6], #1
 8006470:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006474:	f7fa fb62 	bl	8000b3c <__aeabi_dcmplt>
 8006478:	2800      	cmp	r0, #0
 800647a:	d172      	bne.n	8006562 <_dtoa_r+0x622>
 800647c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006480:	4911      	ldr	r1, [pc, #68]	@ (80064c8 <_dtoa_r+0x588>)
 8006482:	2000      	movs	r0, #0
 8006484:	f7f9 ff30 	bl	80002e8 <__aeabi_dsub>
 8006488:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800648c:	f7fa fb56 	bl	8000b3c <__aeabi_dcmplt>
 8006490:	2800      	cmp	r0, #0
 8006492:	f040 80b4 	bne.w	80065fe <_dtoa_r+0x6be>
 8006496:	42a6      	cmp	r6, r4
 8006498:	f43f af70 	beq.w	800637c <_dtoa_r+0x43c>
 800649c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80064a0:	4b0a      	ldr	r3, [pc, #40]	@ (80064cc <_dtoa_r+0x58c>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	f7fa f8d8 	bl	8000658 <__aeabi_dmul>
 80064a8:	4b08      	ldr	r3, [pc, #32]	@ (80064cc <_dtoa_r+0x58c>)
 80064aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064ae:	2200      	movs	r2, #0
 80064b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064b4:	f7fa f8d0 	bl	8000658 <__aeabi_dmul>
 80064b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064bc:	e7c4      	b.n	8006448 <_dtoa_r+0x508>
 80064be:	bf00      	nop
 80064c0:	08008e28 	.word	0x08008e28
 80064c4:	08008e00 	.word	0x08008e00
 80064c8:	3ff00000 	.word	0x3ff00000
 80064cc:	40240000 	.word	0x40240000
 80064d0:	401c0000 	.word	0x401c0000
 80064d4:	40140000 	.word	0x40140000
 80064d8:	3fe00000 	.word	0x3fe00000
 80064dc:	4631      	mov	r1, r6
 80064de:	4628      	mov	r0, r5
 80064e0:	f7fa f8ba 	bl	8000658 <__aeabi_dmul>
 80064e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80064ea:	4656      	mov	r6, sl
 80064ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064f0:	f7fa fb62 	bl	8000bb8 <__aeabi_d2iz>
 80064f4:	4605      	mov	r5, r0
 80064f6:	f7fa f845 	bl	8000584 <__aeabi_i2d>
 80064fa:	4602      	mov	r2, r0
 80064fc:	460b      	mov	r3, r1
 80064fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006502:	f7f9 fef1 	bl	80002e8 <__aeabi_dsub>
 8006506:	3530      	adds	r5, #48	@ 0x30
 8006508:	f806 5b01 	strb.w	r5, [r6], #1
 800650c:	4602      	mov	r2, r0
 800650e:	460b      	mov	r3, r1
 8006510:	42a6      	cmp	r6, r4
 8006512:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006516:	f04f 0200 	mov.w	r2, #0
 800651a:	d124      	bne.n	8006566 <_dtoa_r+0x626>
 800651c:	4baf      	ldr	r3, [pc, #700]	@ (80067dc <_dtoa_r+0x89c>)
 800651e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006522:	f7f9 fee3 	bl	80002ec <__adddf3>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800652e:	f7fa fb23 	bl	8000b78 <__aeabi_dcmpgt>
 8006532:	2800      	cmp	r0, #0
 8006534:	d163      	bne.n	80065fe <_dtoa_r+0x6be>
 8006536:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800653a:	49a8      	ldr	r1, [pc, #672]	@ (80067dc <_dtoa_r+0x89c>)
 800653c:	2000      	movs	r0, #0
 800653e:	f7f9 fed3 	bl	80002e8 <__aeabi_dsub>
 8006542:	4602      	mov	r2, r0
 8006544:	460b      	mov	r3, r1
 8006546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800654a:	f7fa faf7 	bl	8000b3c <__aeabi_dcmplt>
 800654e:	2800      	cmp	r0, #0
 8006550:	f43f af14 	beq.w	800637c <_dtoa_r+0x43c>
 8006554:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006556:	1e73      	subs	r3, r6, #1
 8006558:	9313      	str	r3, [sp, #76]	@ 0x4c
 800655a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800655e:	2b30      	cmp	r3, #48	@ 0x30
 8006560:	d0f8      	beq.n	8006554 <_dtoa_r+0x614>
 8006562:	4647      	mov	r7, r8
 8006564:	e03b      	b.n	80065de <_dtoa_r+0x69e>
 8006566:	4b9e      	ldr	r3, [pc, #632]	@ (80067e0 <_dtoa_r+0x8a0>)
 8006568:	f7fa f876 	bl	8000658 <__aeabi_dmul>
 800656c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006570:	e7bc      	b.n	80064ec <_dtoa_r+0x5ac>
 8006572:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006576:	4656      	mov	r6, sl
 8006578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800657c:	4620      	mov	r0, r4
 800657e:	4629      	mov	r1, r5
 8006580:	f7fa f994 	bl	80008ac <__aeabi_ddiv>
 8006584:	f7fa fb18 	bl	8000bb8 <__aeabi_d2iz>
 8006588:	4680      	mov	r8, r0
 800658a:	f7f9 fffb 	bl	8000584 <__aeabi_i2d>
 800658e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006592:	f7fa f861 	bl	8000658 <__aeabi_dmul>
 8006596:	4602      	mov	r2, r0
 8006598:	460b      	mov	r3, r1
 800659a:	4620      	mov	r0, r4
 800659c:	4629      	mov	r1, r5
 800659e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80065a2:	f7f9 fea1 	bl	80002e8 <__aeabi_dsub>
 80065a6:	f806 4b01 	strb.w	r4, [r6], #1
 80065aa:	9d03      	ldr	r5, [sp, #12]
 80065ac:	eba6 040a 	sub.w	r4, r6, sl
 80065b0:	42a5      	cmp	r5, r4
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	d133      	bne.n	8006620 <_dtoa_r+0x6e0>
 80065b8:	f7f9 fe98 	bl	80002ec <__adddf3>
 80065bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065c0:	4604      	mov	r4, r0
 80065c2:	460d      	mov	r5, r1
 80065c4:	f7fa fad8 	bl	8000b78 <__aeabi_dcmpgt>
 80065c8:	b9c0      	cbnz	r0, 80065fc <_dtoa_r+0x6bc>
 80065ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065ce:	4620      	mov	r0, r4
 80065d0:	4629      	mov	r1, r5
 80065d2:	f7fa faa9 	bl	8000b28 <__aeabi_dcmpeq>
 80065d6:	b110      	cbz	r0, 80065de <_dtoa_r+0x69e>
 80065d8:	f018 0f01 	tst.w	r8, #1
 80065dc:	d10e      	bne.n	80065fc <_dtoa_r+0x6bc>
 80065de:	9902      	ldr	r1, [sp, #8]
 80065e0:	4648      	mov	r0, r9
 80065e2:	f000 fbbd 	bl	8006d60 <_Bfree>
 80065e6:	2300      	movs	r3, #0
 80065e8:	7033      	strb	r3, [r6, #0]
 80065ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065ec:	3701      	adds	r7, #1
 80065ee:	601f      	str	r7, [r3, #0]
 80065f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 824b 	beq.w	8006a8e <_dtoa_r+0xb4e>
 80065f8:	601e      	str	r6, [r3, #0]
 80065fa:	e248      	b.n	8006a8e <_dtoa_r+0xb4e>
 80065fc:	46b8      	mov	r8, r7
 80065fe:	4633      	mov	r3, r6
 8006600:	461e      	mov	r6, r3
 8006602:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006606:	2a39      	cmp	r2, #57	@ 0x39
 8006608:	d106      	bne.n	8006618 <_dtoa_r+0x6d8>
 800660a:	459a      	cmp	sl, r3
 800660c:	d1f8      	bne.n	8006600 <_dtoa_r+0x6c0>
 800660e:	2230      	movs	r2, #48	@ 0x30
 8006610:	f108 0801 	add.w	r8, r8, #1
 8006614:	f88a 2000 	strb.w	r2, [sl]
 8006618:	781a      	ldrb	r2, [r3, #0]
 800661a:	3201      	adds	r2, #1
 800661c:	701a      	strb	r2, [r3, #0]
 800661e:	e7a0      	b.n	8006562 <_dtoa_r+0x622>
 8006620:	4b6f      	ldr	r3, [pc, #444]	@ (80067e0 <_dtoa_r+0x8a0>)
 8006622:	2200      	movs	r2, #0
 8006624:	f7fa f818 	bl	8000658 <__aeabi_dmul>
 8006628:	2200      	movs	r2, #0
 800662a:	2300      	movs	r3, #0
 800662c:	4604      	mov	r4, r0
 800662e:	460d      	mov	r5, r1
 8006630:	f7fa fa7a 	bl	8000b28 <__aeabi_dcmpeq>
 8006634:	2800      	cmp	r0, #0
 8006636:	d09f      	beq.n	8006578 <_dtoa_r+0x638>
 8006638:	e7d1      	b.n	80065de <_dtoa_r+0x69e>
 800663a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800663c:	2a00      	cmp	r2, #0
 800663e:	f000 80ea 	beq.w	8006816 <_dtoa_r+0x8d6>
 8006642:	9a07      	ldr	r2, [sp, #28]
 8006644:	2a01      	cmp	r2, #1
 8006646:	f300 80cd 	bgt.w	80067e4 <_dtoa_r+0x8a4>
 800664a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800664c:	2a00      	cmp	r2, #0
 800664e:	f000 80c1 	beq.w	80067d4 <_dtoa_r+0x894>
 8006652:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006656:	9c08      	ldr	r4, [sp, #32]
 8006658:	9e00      	ldr	r6, [sp, #0]
 800665a:	9a00      	ldr	r2, [sp, #0]
 800665c:	441a      	add	r2, r3
 800665e:	9200      	str	r2, [sp, #0]
 8006660:	9a06      	ldr	r2, [sp, #24]
 8006662:	2101      	movs	r1, #1
 8006664:	441a      	add	r2, r3
 8006666:	4648      	mov	r0, r9
 8006668:	9206      	str	r2, [sp, #24]
 800666a:	f000 fc2d 	bl	8006ec8 <__i2b>
 800666e:	4605      	mov	r5, r0
 8006670:	b166      	cbz	r6, 800668c <_dtoa_r+0x74c>
 8006672:	9b06      	ldr	r3, [sp, #24]
 8006674:	2b00      	cmp	r3, #0
 8006676:	dd09      	ble.n	800668c <_dtoa_r+0x74c>
 8006678:	42b3      	cmp	r3, r6
 800667a:	9a00      	ldr	r2, [sp, #0]
 800667c:	bfa8      	it	ge
 800667e:	4633      	movge	r3, r6
 8006680:	1ad2      	subs	r2, r2, r3
 8006682:	9200      	str	r2, [sp, #0]
 8006684:	9a06      	ldr	r2, [sp, #24]
 8006686:	1af6      	subs	r6, r6, r3
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	9306      	str	r3, [sp, #24]
 800668c:	9b08      	ldr	r3, [sp, #32]
 800668e:	b30b      	cbz	r3, 80066d4 <_dtoa_r+0x794>
 8006690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 80c6 	beq.w	8006824 <_dtoa_r+0x8e4>
 8006698:	2c00      	cmp	r4, #0
 800669a:	f000 80c0 	beq.w	800681e <_dtoa_r+0x8de>
 800669e:	4629      	mov	r1, r5
 80066a0:	4622      	mov	r2, r4
 80066a2:	4648      	mov	r0, r9
 80066a4:	f000 fcc8 	bl	8007038 <__pow5mult>
 80066a8:	9a02      	ldr	r2, [sp, #8]
 80066aa:	4601      	mov	r1, r0
 80066ac:	4605      	mov	r5, r0
 80066ae:	4648      	mov	r0, r9
 80066b0:	f000 fc20 	bl	8006ef4 <__multiply>
 80066b4:	9902      	ldr	r1, [sp, #8]
 80066b6:	4680      	mov	r8, r0
 80066b8:	4648      	mov	r0, r9
 80066ba:	f000 fb51 	bl	8006d60 <_Bfree>
 80066be:	9b08      	ldr	r3, [sp, #32]
 80066c0:	1b1b      	subs	r3, r3, r4
 80066c2:	9308      	str	r3, [sp, #32]
 80066c4:	f000 80b1 	beq.w	800682a <_dtoa_r+0x8ea>
 80066c8:	9a08      	ldr	r2, [sp, #32]
 80066ca:	4641      	mov	r1, r8
 80066cc:	4648      	mov	r0, r9
 80066ce:	f000 fcb3 	bl	8007038 <__pow5mult>
 80066d2:	9002      	str	r0, [sp, #8]
 80066d4:	2101      	movs	r1, #1
 80066d6:	4648      	mov	r0, r9
 80066d8:	f000 fbf6 	bl	8006ec8 <__i2b>
 80066dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066de:	4604      	mov	r4, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 81d8 	beq.w	8006a96 <_dtoa_r+0xb56>
 80066e6:	461a      	mov	r2, r3
 80066e8:	4601      	mov	r1, r0
 80066ea:	4648      	mov	r0, r9
 80066ec:	f000 fca4 	bl	8007038 <__pow5mult>
 80066f0:	9b07      	ldr	r3, [sp, #28]
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	4604      	mov	r4, r0
 80066f6:	f300 809f 	bgt.w	8006838 <_dtoa_r+0x8f8>
 80066fa:	9b04      	ldr	r3, [sp, #16]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f040 8097 	bne.w	8006830 <_dtoa_r+0x8f0>
 8006702:	9b05      	ldr	r3, [sp, #20]
 8006704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006708:	2b00      	cmp	r3, #0
 800670a:	f040 8093 	bne.w	8006834 <_dtoa_r+0x8f4>
 800670e:	9b05      	ldr	r3, [sp, #20]
 8006710:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006714:	0d1b      	lsrs	r3, r3, #20
 8006716:	051b      	lsls	r3, r3, #20
 8006718:	b133      	cbz	r3, 8006728 <_dtoa_r+0x7e8>
 800671a:	9b00      	ldr	r3, [sp, #0]
 800671c:	3301      	adds	r3, #1
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	9b06      	ldr	r3, [sp, #24]
 8006722:	3301      	adds	r3, #1
 8006724:	9306      	str	r3, [sp, #24]
 8006726:	2301      	movs	r3, #1
 8006728:	9308      	str	r3, [sp, #32]
 800672a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 81b8 	beq.w	8006aa2 <_dtoa_r+0xb62>
 8006732:	6923      	ldr	r3, [r4, #16]
 8006734:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006738:	6918      	ldr	r0, [r3, #16]
 800673a:	f000 fb79 	bl	8006e30 <__hi0bits>
 800673e:	f1c0 0020 	rsb	r0, r0, #32
 8006742:	9b06      	ldr	r3, [sp, #24]
 8006744:	4418      	add	r0, r3
 8006746:	f010 001f 	ands.w	r0, r0, #31
 800674a:	f000 8082 	beq.w	8006852 <_dtoa_r+0x912>
 800674e:	f1c0 0320 	rsb	r3, r0, #32
 8006752:	2b04      	cmp	r3, #4
 8006754:	dd73      	ble.n	800683e <_dtoa_r+0x8fe>
 8006756:	9b00      	ldr	r3, [sp, #0]
 8006758:	f1c0 001c 	rsb	r0, r0, #28
 800675c:	4403      	add	r3, r0
 800675e:	9300      	str	r3, [sp, #0]
 8006760:	9b06      	ldr	r3, [sp, #24]
 8006762:	4403      	add	r3, r0
 8006764:	4406      	add	r6, r0
 8006766:	9306      	str	r3, [sp, #24]
 8006768:	9b00      	ldr	r3, [sp, #0]
 800676a:	2b00      	cmp	r3, #0
 800676c:	dd05      	ble.n	800677a <_dtoa_r+0x83a>
 800676e:	9902      	ldr	r1, [sp, #8]
 8006770:	461a      	mov	r2, r3
 8006772:	4648      	mov	r0, r9
 8006774:	f000 fcba 	bl	80070ec <__lshift>
 8006778:	9002      	str	r0, [sp, #8]
 800677a:	9b06      	ldr	r3, [sp, #24]
 800677c:	2b00      	cmp	r3, #0
 800677e:	dd05      	ble.n	800678c <_dtoa_r+0x84c>
 8006780:	4621      	mov	r1, r4
 8006782:	461a      	mov	r2, r3
 8006784:	4648      	mov	r0, r9
 8006786:	f000 fcb1 	bl	80070ec <__lshift>
 800678a:	4604      	mov	r4, r0
 800678c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800678e:	2b00      	cmp	r3, #0
 8006790:	d061      	beq.n	8006856 <_dtoa_r+0x916>
 8006792:	9802      	ldr	r0, [sp, #8]
 8006794:	4621      	mov	r1, r4
 8006796:	f000 fd15 	bl	80071c4 <__mcmp>
 800679a:	2800      	cmp	r0, #0
 800679c:	da5b      	bge.n	8006856 <_dtoa_r+0x916>
 800679e:	2300      	movs	r3, #0
 80067a0:	9902      	ldr	r1, [sp, #8]
 80067a2:	220a      	movs	r2, #10
 80067a4:	4648      	mov	r0, r9
 80067a6:	f000 fafd 	bl	8006da4 <__multadd>
 80067aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ac:	9002      	str	r0, [sp, #8]
 80067ae:	f107 38ff 	add.w	r8, r7, #4294967295
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 8177 	beq.w	8006aa6 <_dtoa_r+0xb66>
 80067b8:	4629      	mov	r1, r5
 80067ba:	2300      	movs	r3, #0
 80067bc:	220a      	movs	r2, #10
 80067be:	4648      	mov	r0, r9
 80067c0:	f000 faf0 	bl	8006da4 <__multadd>
 80067c4:	f1bb 0f00 	cmp.w	fp, #0
 80067c8:	4605      	mov	r5, r0
 80067ca:	dc6f      	bgt.n	80068ac <_dtoa_r+0x96c>
 80067cc:	9b07      	ldr	r3, [sp, #28]
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	dc49      	bgt.n	8006866 <_dtoa_r+0x926>
 80067d2:	e06b      	b.n	80068ac <_dtoa_r+0x96c>
 80067d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80067da:	e73c      	b.n	8006656 <_dtoa_r+0x716>
 80067dc:	3fe00000 	.word	0x3fe00000
 80067e0:	40240000 	.word	0x40240000
 80067e4:	9b03      	ldr	r3, [sp, #12]
 80067e6:	1e5c      	subs	r4, r3, #1
 80067e8:	9b08      	ldr	r3, [sp, #32]
 80067ea:	42a3      	cmp	r3, r4
 80067ec:	db09      	blt.n	8006802 <_dtoa_r+0x8c2>
 80067ee:	1b1c      	subs	r4, r3, r4
 80067f0:	9b03      	ldr	r3, [sp, #12]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f6bf af30 	bge.w	8006658 <_dtoa_r+0x718>
 80067f8:	9b00      	ldr	r3, [sp, #0]
 80067fa:	9a03      	ldr	r2, [sp, #12]
 80067fc:	1a9e      	subs	r6, r3, r2
 80067fe:	2300      	movs	r3, #0
 8006800:	e72b      	b.n	800665a <_dtoa_r+0x71a>
 8006802:	9b08      	ldr	r3, [sp, #32]
 8006804:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006806:	9408      	str	r4, [sp, #32]
 8006808:	1ae3      	subs	r3, r4, r3
 800680a:	441a      	add	r2, r3
 800680c:	9e00      	ldr	r6, [sp, #0]
 800680e:	9b03      	ldr	r3, [sp, #12]
 8006810:	920d      	str	r2, [sp, #52]	@ 0x34
 8006812:	2400      	movs	r4, #0
 8006814:	e721      	b.n	800665a <_dtoa_r+0x71a>
 8006816:	9c08      	ldr	r4, [sp, #32]
 8006818:	9e00      	ldr	r6, [sp, #0]
 800681a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800681c:	e728      	b.n	8006670 <_dtoa_r+0x730>
 800681e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006822:	e751      	b.n	80066c8 <_dtoa_r+0x788>
 8006824:	9a08      	ldr	r2, [sp, #32]
 8006826:	9902      	ldr	r1, [sp, #8]
 8006828:	e750      	b.n	80066cc <_dtoa_r+0x78c>
 800682a:	f8cd 8008 	str.w	r8, [sp, #8]
 800682e:	e751      	b.n	80066d4 <_dtoa_r+0x794>
 8006830:	2300      	movs	r3, #0
 8006832:	e779      	b.n	8006728 <_dtoa_r+0x7e8>
 8006834:	9b04      	ldr	r3, [sp, #16]
 8006836:	e777      	b.n	8006728 <_dtoa_r+0x7e8>
 8006838:	2300      	movs	r3, #0
 800683a:	9308      	str	r3, [sp, #32]
 800683c:	e779      	b.n	8006732 <_dtoa_r+0x7f2>
 800683e:	d093      	beq.n	8006768 <_dtoa_r+0x828>
 8006840:	9a00      	ldr	r2, [sp, #0]
 8006842:	331c      	adds	r3, #28
 8006844:	441a      	add	r2, r3
 8006846:	9200      	str	r2, [sp, #0]
 8006848:	9a06      	ldr	r2, [sp, #24]
 800684a:	441a      	add	r2, r3
 800684c:	441e      	add	r6, r3
 800684e:	9206      	str	r2, [sp, #24]
 8006850:	e78a      	b.n	8006768 <_dtoa_r+0x828>
 8006852:	4603      	mov	r3, r0
 8006854:	e7f4      	b.n	8006840 <_dtoa_r+0x900>
 8006856:	9b03      	ldr	r3, [sp, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	46b8      	mov	r8, r7
 800685c:	dc20      	bgt.n	80068a0 <_dtoa_r+0x960>
 800685e:	469b      	mov	fp, r3
 8006860:	9b07      	ldr	r3, [sp, #28]
 8006862:	2b02      	cmp	r3, #2
 8006864:	dd1e      	ble.n	80068a4 <_dtoa_r+0x964>
 8006866:	f1bb 0f00 	cmp.w	fp, #0
 800686a:	f47f adb1 	bne.w	80063d0 <_dtoa_r+0x490>
 800686e:	4621      	mov	r1, r4
 8006870:	465b      	mov	r3, fp
 8006872:	2205      	movs	r2, #5
 8006874:	4648      	mov	r0, r9
 8006876:	f000 fa95 	bl	8006da4 <__multadd>
 800687a:	4601      	mov	r1, r0
 800687c:	4604      	mov	r4, r0
 800687e:	9802      	ldr	r0, [sp, #8]
 8006880:	f000 fca0 	bl	80071c4 <__mcmp>
 8006884:	2800      	cmp	r0, #0
 8006886:	f77f ada3 	ble.w	80063d0 <_dtoa_r+0x490>
 800688a:	4656      	mov	r6, sl
 800688c:	2331      	movs	r3, #49	@ 0x31
 800688e:	f806 3b01 	strb.w	r3, [r6], #1
 8006892:	f108 0801 	add.w	r8, r8, #1
 8006896:	e59f      	b.n	80063d8 <_dtoa_r+0x498>
 8006898:	9c03      	ldr	r4, [sp, #12]
 800689a:	46b8      	mov	r8, r7
 800689c:	4625      	mov	r5, r4
 800689e:	e7f4      	b.n	800688a <_dtoa_r+0x94a>
 80068a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80068a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	f000 8101 	beq.w	8006aae <_dtoa_r+0xb6e>
 80068ac:	2e00      	cmp	r6, #0
 80068ae:	dd05      	ble.n	80068bc <_dtoa_r+0x97c>
 80068b0:	4629      	mov	r1, r5
 80068b2:	4632      	mov	r2, r6
 80068b4:	4648      	mov	r0, r9
 80068b6:	f000 fc19 	bl	80070ec <__lshift>
 80068ba:	4605      	mov	r5, r0
 80068bc:	9b08      	ldr	r3, [sp, #32]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d05c      	beq.n	800697c <_dtoa_r+0xa3c>
 80068c2:	6869      	ldr	r1, [r5, #4]
 80068c4:	4648      	mov	r0, r9
 80068c6:	f000 fa0b 	bl	8006ce0 <_Balloc>
 80068ca:	4606      	mov	r6, r0
 80068cc:	b928      	cbnz	r0, 80068da <_dtoa_r+0x99a>
 80068ce:	4b82      	ldr	r3, [pc, #520]	@ (8006ad8 <_dtoa_r+0xb98>)
 80068d0:	4602      	mov	r2, r0
 80068d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80068d6:	f7ff bb4a 	b.w	8005f6e <_dtoa_r+0x2e>
 80068da:	692a      	ldr	r2, [r5, #16]
 80068dc:	3202      	adds	r2, #2
 80068de:	0092      	lsls	r2, r2, #2
 80068e0:	f105 010c 	add.w	r1, r5, #12
 80068e4:	300c      	adds	r0, #12
 80068e6:	f7ff fa94 	bl	8005e12 <memcpy>
 80068ea:	2201      	movs	r2, #1
 80068ec:	4631      	mov	r1, r6
 80068ee:	4648      	mov	r0, r9
 80068f0:	f000 fbfc 	bl	80070ec <__lshift>
 80068f4:	f10a 0301 	add.w	r3, sl, #1
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	eb0a 030b 	add.w	r3, sl, fp
 80068fe:	9308      	str	r3, [sp, #32]
 8006900:	9b04      	ldr	r3, [sp, #16]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	462f      	mov	r7, r5
 8006908:	9306      	str	r3, [sp, #24]
 800690a:	4605      	mov	r5, r0
 800690c:	9b00      	ldr	r3, [sp, #0]
 800690e:	9802      	ldr	r0, [sp, #8]
 8006910:	4621      	mov	r1, r4
 8006912:	f103 3bff 	add.w	fp, r3, #4294967295
 8006916:	f7ff fa8a 	bl	8005e2e <quorem>
 800691a:	4603      	mov	r3, r0
 800691c:	3330      	adds	r3, #48	@ 0x30
 800691e:	9003      	str	r0, [sp, #12]
 8006920:	4639      	mov	r1, r7
 8006922:	9802      	ldr	r0, [sp, #8]
 8006924:	9309      	str	r3, [sp, #36]	@ 0x24
 8006926:	f000 fc4d 	bl	80071c4 <__mcmp>
 800692a:	462a      	mov	r2, r5
 800692c:	9004      	str	r0, [sp, #16]
 800692e:	4621      	mov	r1, r4
 8006930:	4648      	mov	r0, r9
 8006932:	f000 fc63 	bl	80071fc <__mdiff>
 8006936:	68c2      	ldr	r2, [r0, #12]
 8006938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800693a:	4606      	mov	r6, r0
 800693c:	bb02      	cbnz	r2, 8006980 <_dtoa_r+0xa40>
 800693e:	4601      	mov	r1, r0
 8006940:	9802      	ldr	r0, [sp, #8]
 8006942:	f000 fc3f 	bl	80071c4 <__mcmp>
 8006946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006948:	4602      	mov	r2, r0
 800694a:	4631      	mov	r1, r6
 800694c:	4648      	mov	r0, r9
 800694e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006950:	9309      	str	r3, [sp, #36]	@ 0x24
 8006952:	f000 fa05 	bl	8006d60 <_Bfree>
 8006956:	9b07      	ldr	r3, [sp, #28]
 8006958:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800695a:	9e00      	ldr	r6, [sp, #0]
 800695c:	ea42 0103 	orr.w	r1, r2, r3
 8006960:	9b06      	ldr	r3, [sp, #24]
 8006962:	4319      	orrs	r1, r3
 8006964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006966:	d10d      	bne.n	8006984 <_dtoa_r+0xa44>
 8006968:	2b39      	cmp	r3, #57	@ 0x39
 800696a:	d027      	beq.n	80069bc <_dtoa_r+0xa7c>
 800696c:	9a04      	ldr	r2, [sp, #16]
 800696e:	2a00      	cmp	r2, #0
 8006970:	dd01      	ble.n	8006976 <_dtoa_r+0xa36>
 8006972:	9b03      	ldr	r3, [sp, #12]
 8006974:	3331      	adds	r3, #49	@ 0x31
 8006976:	f88b 3000 	strb.w	r3, [fp]
 800697a:	e52e      	b.n	80063da <_dtoa_r+0x49a>
 800697c:	4628      	mov	r0, r5
 800697e:	e7b9      	b.n	80068f4 <_dtoa_r+0x9b4>
 8006980:	2201      	movs	r2, #1
 8006982:	e7e2      	b.n	800694a <_dtoa_r+0xa0a>
 8006984:	9904      	ldr	r1, [sp, #16]
 8006986:	2900      	cmp	r1, #0
 8006988:	db04      	blt.n	8006994 <_dtoa_r+0xa54>
 800698a:	9807      	ldr	r0, [sp, #28]
 800698c:	4301      	orrs	r1, r0
 800698e:	9806      	ldr	r0, [sp, #24]
 8006990:	4301      	orrs	r1, r0
 8006992:	d120      	bne.n	80069d6 <_dtoa_r+0xa96>
 8006994:	2a00      	cmp	r2, #0
 8006996:	ddee      	ble.n	8006976 <_dtoa_r+0xa36>
 8006998:	9902      	ldr	r1, [sp, #8]
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	2201      	movs	r2, #1
 800699e:	4648      	mov	r0, r9
 80069a0:	f000 fba4 	bl	80070ec <__lshift>
 80069a4:	4621      	mov	r1, r4
 80069a6:	9002      	str	r0, [sp, #8]
 80069a8:	f000 fc0c 	bl	80071c4 <__mcmp>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	9b00      	ldr	r3, [sp, #0]
 80069b0:	dc02      	bgt.n	80069b8 <_dtoa_r+0xa78>
 80069b2:	d1e0      	bne.n	8006976 <_dtoa_r+0xa36>
 80069b4:	07da      	lsls	r2, r3, #31
 80069b6:	d5de      	bpl.n	8006976 <_dtoa_r+0xa36>
 80069b8:	2b39      	cmp	r3, #57	@ 0x39
 80069ba:	d1da      	bne.n	8006972 <_dtoa_r+0xa32>
 80069bc:	2339      	movs	r3, #57	@ 0x39
 80069be:	f88b 3000 	strb.w	r3, [fp]
 80069c2:	4633      	mov	r3, r6
 80069c4:	461e      	mov	r6, r3
 80069c6:	3b01      	subs	r3, #1
 80069c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80069cc:	2a39      	cmp	r2, #57	@ 0x39
 80069ce:	d04e      	beq.n	8006a6e <_dtoa_r+0xb2e>
 80069d0:	3201      	adds	r2, #1
 80069d2:	701a      	strb	r2, [r3, #0]
 80069d4:	e501      	b.n	80063da <_dtoa_r+0x49a>
 80069d6:	2a00      	cmp	r2, #0
 80069d8:	dd03      	ble.n	80069e2 <_dtoa_r+0xaa2>
 80069da:	2b39      	cmp	r3, #57	@ 0x39
 80069dc:	d0ee      	beq.n	80069bc <_dtoa_r+0xa7c>
 80069de:	3301      	adds	r3, #1
 80069e0:	e7c9      	b.n	8006976 <_dtoa_r+0xa36>
 80069e2:	9a00      	ldr	r2, [sp, #0]
 80069e4:	9908      	ldr	r1, [sp, #32]
 80069e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80069ea:	428a      	cmp	r2, r1
 80069ec:	d028      	beq.n	8006a40 <_dtoa_r+0xb00>
 80069ee:	9902      	ldr	r1, [sp, #8]
 80069f0:	2300      	movs	r3, #0
 80069f2:	220a      	movs	r2, #10
 80069f4:	4648      	mov	r0, r9
 80069f6:	f000 f9d5 	bl	8006da4 <__multadd>
 80069fa:	42af      	cmp	r7, r5
 80069fc:	9002      	str	r0, [sp, #8]
 80069fe:	f04f 0300 	mov.w	r3, #0
 8006a02:	f04f 020a 	mov.w	r2, #10
 8006a06:	4639      	mov	r1, r7
 8006a08:	4648      	mov	r0, r9
 8006a0a:	d107      	bne.n	8006a1c <_dtoa_r+0xadc>
 8006a0c:	f000 f9ca 	bl	8006da4 <__multadd>
 8006a10:	4607      	mov	r7, r0
 8006a12:	4605      	mov	r5, r0
 8006a14:	9b00      	ldr	r3, [sp, #0]
 8006a16:	3301      	adds	r3, #1
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	e777      	b.n	800690c <_dtoa_r+0x9cc>
 8006a1c:	f000 f9c2 	bl	8006da4 <__multadd>
 8006a20:	4629      	mov	r1, r5
 8006a22:	4607      	mov	r7, r0
 8006a24:	2300      	movs	r3, #0
 8006a26:	220a      	movs	r2, #10
 8006a28:	4648      	mov	r0, r9
 8006a2a:	f000 f9bb 	bl	8006da4 <__multadd>
 8006a2e:	4605      	mov	r5, r0
 8006a30:	e7f0      	b.n	8006a14 <_dtoa_r+0xad4>
 8006a32:	f1bb 0f00 	cmp.w	fp, #0
 8006a36:	bfcc      	ite	gt
 8006a38:	465e      	movgt	r6, fp
 8006a3a:	2601      	movle	r6, #1
 8006a3c:	4456      	add	r6, sl
 8006a3e:	2700      	movs	r7, #0
 8006a40:	9902      	ldr	r1, [sp, #8]
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	2201      	movs	r2, #1
 8006a46:	4648      	mov	r0, r9
 8006a48:	f000 fb50 	bl	80070ec <__lshift>
 8006a4c:	4621      	mov	r1, r4
 8006a4e:	9002      	str	r0, [sp, #8]
 8006a50:	f000 fbb8 	bl	80071c4 <__mcmp>
 8006a54:	2800      	cmp	r0, #0
 8006a56:	dcb4      	bgt.n	80069c2 <_dtoa_r+0xa82>
 8006a58:	d102      	bne.n	8006a60 <_dtoa_r+0xb20>
 8006a5a:	9b00      	ldr	r3, [sp, #0]
 8006a5c:	07db      	lsls	r3, r3, #31
 8006a5e:	d4b0      	bmi.n	80069c2 <_dtoa_r+0xa82>
 8006a60:	4633      	mov	r3, r6
 8006a62:	461e      	mov	r6, r3
 8006a64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a68:	2a30      	cmp	r2, #48	@ 0x30
 8006a6a:	d0fa      	beq.n	8006a62 <_dtoa_r+0xb22>
 8006a6c:	e4b5      	b.n	80063da <_dtoa_r+0x49a>
 8006a6e:	459a      	cmp	sl, r3
 8006a70:	d1a8      	bne.n	80069c4 <_dtoa_r+0xa84>
 8006a72:	2331      	movs	r3, #49	@ 0x31
 8006a74:	f108 0801 	add.w	r8, r8, #1
 8006a78:	f88a 3000 	strb.w	r3, [sl]
 8006a7c:	e4ad      	b.n	80063da <_dtoa_r+0x49a>
 8006a7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006adc <_dtoa_r+0xb9c>
 8006a84:	b11b      	cbz	r3, 8006a8e <_dtoa_r+0xb4e>
 8006a86:	f10a 0308 	add.w	r3, sl, #8
 8006a8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a8c:	6013      	str	r3, [r2, #0]
 8006a8e:	4650      	mov	r0, sl
 8006a90:	b017      	add	sp, #92	@ 0x5c
 8006a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a96:	9b07      	ldr	r3, [sp, #28]
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	f77f ae2e 	ble.w	80066fa <_dtoa_r+0x7ba>
 8006a9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006aa0:	9308      	str	r3, [sp, #32]
 8006aa2:	2001      	movs	r0, #1
 8006aa4:	e64d      	b.n	8006742 <_dtoa_r+0x802>
 8006aa6:	f1bb 0f00 	cmp.w	fp, #0
 8006aaa:	f77f aed9 	ble.w	8006860 <_dtoa_r+0x920>
 8006aae:	4656      	mov	r6, sl
 8006ab0:	9802      	ldr	r0, [sp, #8]
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	f7ff f9bb 	bl	8005e2e <quorem>
 8006ab8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006abc:	f806 3b01 	strb.w	r3, [r6], #1
 8006ac0:	eba6 020a 	sub.w	r2, r6, sl
 8006ac4:	4593      	cmp	fp, r2
 8006ac6:	ddb4      	ble.n	8006a32 <_dtoa_r+0xaf2>
 8006ac8:	9902      	ldr	r1, [sp, #8]
 8006aca:	2300      	movs	r3, #0
 8006acc:	220a      	movs	r2, #10
 8006ace:	4648      	mov	r0, r9
 8006ad0:	f000 f968 	bl	8006da4 <__multadd>
 8006ad4:	9002      	str	r0, [sp, #8]
 8006ad6:	e7eb      	b.n	8006ab0 <_dtoa_r+0xb70>
 8006ad8:	08008d2c 	.word	0x08008d2c
 8006adc:	08008cb0 	.word	0x08008cb0

08006ae0 <_free_r>:
 8006ae0:	b538      	push	{r3, r4, r5, lr}
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	2900      	cmp	r1, #0
 8006ae6:	d041      	beq.n	8006b6c <_free_r+0x8c>
 8006ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aec:	1f0c      	subs	r4, r1, #4
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	bfb8      	it	lt
 8006af2:	18e4      	addlt	r4, r4, r3
 8006af4:	f000 f8e8 	bl	8006cc8 <__malloc_lock>
 8006af8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b70 <_free_r+0x90>)
 8006afa:	6813      	ldr	r3, [r2, #0]
 8006afc:	b933      	cbnz	r3, 8006b0c <_free_r+0x2c>
 8006afe:	6063      	str	r3, [r4, #4]
 8006b00:	6014      	str	r4, [r2, #0]
 8006b02:	4628      	mov	r0, r5
 8006b04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b08:	f000 b8e4 	b.w	8006cd4 <__malloc_unlock>
 8006b0c:	42a3      	cmp	r3, r4
 8006b0e:	d908      	bls.n	8006b22 <_free_r+0x42>
 8006b10:	6820      	ldr	r0, [r4, #0]
 8006b12:	1821      	adds	r1, r4, r0
 8006b14:	428b      	cmp	r3, r1
 8006b16:	bf01      	itttt	eq
 8006b18:	6819      	ldreq	r1, [r3, #0]
 8006b1a:	685b      	ldreq	r3, [r3, #4]
 8006b1c:	1809      	addeq	r1, r1, r0
 8006b1e:	6021      	streq	r1, [r4, #0]
 8006b20:	e7ed      	b.n	8006afe <_free_r+0x1e>
 8006b22:	461a      	mov	r2, r3
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	b10b      	cbz	r3, 8006b2c <_free_r+0x4c>
 8006b28:	42a3      	cmp	r3, r4
 8006b2a:	d9fa      	bls.n	8006b22 <_free_r+0x42>
 8006b2c:	6811      	ldr	r1, [r2, #0]
 8006b2e:	1850      	adds	r0, r2, r1
 8006b30:	42a0      	cmp	r0, r4
 8006b32:	d10b      	bne.n	8006b4c <_free_r+0x6c>
 8006b34:	6820      	ldr	r0, [r4, #0]
 8006b36:	4401      	add	r1, r0
 8006b38:	1850      	adds	r0, r2, r1
 8006b3a:	4283      	cmp	r3, r0
 8006b3c:	6011      	str	r1, [r2, #0]
 8006b3e:	d1e0      	bne.n	8006b02 <_free_r+0x22>
 8006b40:	6818      	ldr	r0, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	6053      	str	r3, [r2, #4]
 8006b46:	4408      	add	r0, r1
 8006b48:	6010      	str	r0, [r2, #0]
 8006b4a:	e7da      	b.n	8006b02 <_free_r+0x22>
 8006b4c:	d902      	bls.n	8006b54 <_free_r+0x74>
 8006b4e:	230c      	movs	r3, #12
 8006b50:	602b      	str	r3, [r5, #0]
 8006b52:	e7d6      	b.n	8006b02 <_free_r+0x22>
 8006b54:	6820      	ldr	r0, [r4, #0]
 8006b56:	1821      	adds	r1, r4, r0
 8006b58:	428b      	cmp	r3, r1
 8006b5a:	bf04      	itt	eq
 8006b5c:	6819      	ldreq	r1, [r3, #0]
 8006b5e:	685b      	ldreq	r3, [r3, #4]
 8006b60:	6063      	str	r3, [r4, #4]
 8006b62:	bf04      	itt	eq
 8006b64:	1809      	addeq	r1, r1, r0
 8006b66:	6021      	streq	r1, [r4, #0]
 8006b68:	6054      	str	r4, [r2, #4]
 8006b6a:	e7ca      	b.n	8006b02 <_free_r+0x22>
 8006b6c:	bd38      	pop	{r3, r4, r5, pc}
 8006b6e:	bf00      	nop
 8006b70:	20000e5c 	.word	0x20000e5c

08006b74 <malloc>:
 8006b74:	4b02      	ldr	r3, [pc, #8]	@ (8006b80 <malloc+0xc>)
 8006b76:	4601      	mov	r1, r0
 8006b78:	6818      	ldr	r0, [r3, #0]
 8006b7a:	f000 b825 	b.w	8006bc8 <_malloc_r>
 8006b7e:	bf00      	nop
 8006b80:	20000018 	.word	0x20000018

08006b84 <sbrk_aligned>:
 8006b84:	b570      	push	{r4, r5, r6, lr}
 8006b86:	4e0f      	ldr	r6, [pc, #60]	@ (8006bc4 <sbrk_aligned+0x40>)
 8006b88:	460c      	mov	r4, r1
 8006b8a:	6831      	ldr	r1, [r6, #0]
 8006b8c:	4605      	mov	r5, r0
 8006b8e:	b911      	cbnz	r1, 8006b96 <sbrk_aligned+0x12>
 8006b90:	f000 fe24 	bl	80077dc <_sbrk_r>
 8006b94:	6030      	str	r0, [r6, #0]
 8006b96:	4621      	mov	r1, r4
 8006b98:	4628      	mov	r0, r5
 8006b9a:	f000 fe1f 	bl	80077dc <_sbrk_r>
 8006b9e:	1c43      	adds	r3, r0, #1
 8006ba0:	d103      	bne.n	8006baa <sbrk_aligned+0x26>
 8006ba2:	f04f 34ff 	mov.w	r4, #4294967295
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	bd70      	pop	{r4, r5, r6, pc}
 8006baa:	1cc4      	adds	r4, r0, #3
 8006bac:	f024 0403 	bic.w	r4, r4, #3
 8006bb0:	42a0      	cmp	r0, r4
 8006bb2:	d0f8      	beq.n	8006ba6 <sbrk_aligned+0x22>
 8006bb4:	1a21      	subs	r1, r4, r0
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	f000 fe10 	bl	80077dc <_sbrk_r>
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	d1f2      	bne.n	8006ba6 <sbrk_aligned+0x22>
 8006bc0:	e7ef      	b.n	8006ba2 <sbrk_aligned+0x1e>
 8006bc2:	bf00      	nop
 8006bc4:	20000e58 	.word	0x20000e58

08006bc8 <_malloc_r>:
 8006bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bcc:	1ccd      	adds	r5, r1, #3
 8006bce:	f025 0503 	bic.w	r5, r5, #3
 8006bd2:	3508      	adds	r5, #8
 8006bd4:	2d0c      	cmp	r5, #12
 8006bd6:	bf38      	it	cc
 8006bd8:	250c      	movcc	r5, #12
 8006bda:	2d00      	cmp	r5, #0
 8006bdc:	4606      	mov	r6, r0
 8006bde:	db01      	blt.n	8006be4 <_malloc_r+0x1c>
 8006be0:	42a9      	cmp	r1, r5
 8006be2:	d904      	bls.n	8006bee <_malloc_r+0x26>
 8006be4:	230c      	movs	r3, #12
 8006be6:	6033      	str	r3, [r6, #0]
 8006be8:	2000      	movs	r0, #0
 8006bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006cc4 <_malloc_r+0xfc>
 8006bf2:	f000 f869 	bl	8006cc8 <__malloc_lock>
 8006bf6:	f8d8 3000 	ldr.w	r3, [r8]
 8006bfa:	461c      	mov	r4, r3
 8006bfc:	bb44      	cbnz	r4, 8006c50 <_malloc_r+0x88>
 8006bfe:	4629      	mov	r1, r5
 8006c00:	4630      	mov	r0, r6
 8006c02:	f7ff ffbf 	bl	8006b84 <sbrk_aligned>
 8006c06:	1c43      	adds	r3, r0, #1
 8006c08:	4604      	mov	r4, r0
 8006c0a:	d158      	bne.n	8006cbe <_malloc_r+0xf6>
 8006c0c:	f8d8 4000 	ldr.w	r4, [r8]
 8006c10:	4627      	mov	r7, r4
 8006c12:	2f00      	cmp	r7, #0
 8006c14:	d143      	bne.n	8006c9e <_malloc_r+0xd6>
 8006c16:	2c00      	cmp	r4, #0
 8006c18:	d04b      	beq.n	8006cb2 <_malloc_r+0xea>
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	4639      	mov	r1, r7
 8006c1e:	4630      	mov	r0, r6
 8006c20:	eb04 0903 	add.w	r9, r4, r3
 8006c24:	f000 fdda 	bl	80077dc <_sbrk_r>
 8006c28:	4581      	cmp	r9, r0
 8006c2a:	d142      	bne.n	8006cb2 <_malloc_r+0xea>
 8006c2c:	6821      	ldr	r1, [r4, #0]
 8006c2e:	1a6d      	subs	r5, r5, r1
 8006c30:	4629      	mov	r1, r5
 8006c32:	4630      	mov	r0, r6
 8006c34:	f7ff ffa6 	bl	8006b84 <sbrk_aligned>
 8006c38:	3001      	adds	r0, #1
 8006c3a:	d03a      	beq.n	8006cb2 <_malloc_r+0xea>
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	442b      	add	r3, r5
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	f8d8 3000 	ldr.w	r3, [r8]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	bb62      	cbnz	r2, 8006ca4 <_malloc_r+0xdc>
 8006c4a:	f8c8 7000 	str.w	r7, [r8]
 8006c4e:	e00f      	b.n	8006c70 <_malloc_r+0xa8>
 8006c50:	6822      	ldr	r2, [r4, #0]
 8006c52:	1b52      	subs	r2, r2, r5
 8006c54:	d420      	bmi.n	8006c98 <_malloc_r+0xd0>
 8006c56:	2a0b      	cmp	r2, #11
 8006c58:	d917      	bls.n	8006c8a <_malloc_r+0xc2>
 8006c5a:	1961      	adds	r1, r4, r5
 8006c5c:	42a3      	cmp	r3, r4
 8006c5e:	6025      	str	r5, [r4, #0]
 8006c60:	bf18      	it	ne
 8006c62:	6059      	strne	r1, [r3, #4]
 8006c64:	6863      	ldr	r3, [r4, #4]
 8006c66:	bf08      	it	eq
 8006c68:	f8c8 1000 	streq.w	r1, [r8]
 8006c6c:	5162      	str	r2, [r4, r5]
 8006c6e:	604b      	str	r3, [r1, #4]
 8006c70:	4630      	mov	r0, r6
 8006c72:	f000 f82f 	bl	8006cd4 <__malloc_unlock>
 8006c76:	f104 000b 	add.w	r0, r4, #11
 8006c7a:	1d23      	adds	r3, r4, #4
 8006c7c:	f020 0007 	bic.w	r0, r0, #7
 8006c80:	1ac2      	subs	r2, r0, r3
 8006c82:	bf1c      	itt	ne
 8006c84:	1a1b      	subne	r3, r3, r0
 8006c86:	50a3      	strne	r3, [r4, r2]
 8006c88:	e7af      	b.n	8006bea <_malloc_r+0x22>
 8006c8a:	6862      	ldr	r2, [r4, #4]
 8006c8c:	42a3      	cmp	r3, r4
 8006c8e:	bf0c      	ite	eq
 8006c90:	f8c8 2000 	streq.w	r2, [r8]
 8006c94:	605a      	strne	r2, [r3, #4]
 8006c96:	e7eb      	b.n	8006c70 <_malloc_r+0xa8>
 8006c98:	4623      	mov	r3, r4
 8006c9a:	6864      	ldr	r4, [r4, #4]
 8006c9c:	e7ae      	b.n	8006bfc <_malloc_r+0x34>
 8006c9e:	463c      	mov	r4, r7
 8006ca0:	687f      	ldr	r7, [r7, #4]
 8006ca2:	e7b6      	b.n	8006c12 <_malloc_r+0x4a>
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	42a3      	cmp	r3, r4
 8006caa:	d1fb      	bne.n	8006ca4 <_malloc_r+0xdc>
 8006cac:	2300      	movs	r3, #0
 8006cae:	6053      	str	r3, [r2, #4]
 8006cb0:	e7de      	b.n	8006c70 <_malloc_r+0xa8>
 8006cb2:	230c      	movs	r3, #12
 8006cb4:	6033      	str	r3, [r6, #0]
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	f000 f80c 	bl	8006cd4 <__malloc_unlock>
 8006cbc:	e794      	b.n	8006be8 <_malloc_r+0x20>
 8006cbe:	6005      	str	r5, [r0, #0]
 8006cc0:	e7d6      	b.n	8006c70 <_malloc_r+0xa8>
 8006cc2:	bf00      	nop
 8006cc4:	20000e5c 	.word	0x20000e5c

08006cc8 <__malloc_lock>:
 8006cc8:	4801      	ldr	r0, [pc, #4]	@ (8006cd0 <__malloc_lock+0x8>)
 8006cca:	f7ff b8a0 	b.w	8005e0e <__retarget_lock_acquire_recursive>
 8006cce:	bf00      	nop
 8006cd0:	20000e54 	.word	0x20000e54

08006cd4 <__malloc_unlock>:
 8006cd4:	4801      	ldr	r0, [pc, #4]	@ (8006cdc <__malloc_unlock+0x8>)
 8006cd6:	f7ff b89b 	b.w	8005e10 <__retarget_lock_release_recursive>
 8006cda:	bf00      	nop
 8006cdc:	20000e54 	.word	0x20000e54

08006ce0 <_Balloc>:
 8006ce0:	b570      	push	{r4, r5, r6, lr}
 8006ce2:	69c6      	ldr	r6, [r0, #28]
 8006ce4:	4604      	mov	r4, r0
 8006ce6:	460d      	mov	r5, r1
 8006ce8:	b976      	cbnz	r6, 8006d08 <_Balloc+0x28>
 8006cea:	2010      	movs	r0, #16
 8006cec:	f7ff ff42 	bl	8006b74 <malloc>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	61e0      	str	r0, [r4, #28]
 8006cf4:	b920      	cbnz	r0, 8006d00 <_Balloc+0x20>
 8006cf6:	4b18      	ldr	r3, [pc, #96]	@ (8006d58 <_Balloc+0x78>)
 8006cf8:	4818      	ldr	r0, [pc, #96]	@ (8006d5c <_Balloc+0x7c>)
 8006cfa:	216b      	movs	r1, #107	@ 0x6b
 8006cfc:	f000 fd7e 	bl	80077fc <__assert_func>
 8006d00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d04:	6006      	str	r6, [r0, #0]
 8006d06:	60c6      	str	r6, [r0, #12]
 8006d08:	69e6      	ldr	r6, [r4, #28]
 8006d0a:	68f3      	ldr	r3, [r6, #12]
 8006d0c:	b183      	cbz	r3, 8006d30 <_Balloc+0x50>
 8006d0e:	69e3      	ldr	r3, [r4, #28]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d16:	b9b8      	cbnz	r0, 8006d48 <_Balloc+0x68>
 8006d18:	2101      	movs	r1, #1
 8006d1a:	fa01 f605 	lsl.w	r6, r1, r5
 8006d1e:	1d72      	adds	r2, r6, #5
 8006d20:	0092      	lsls	r2, r2, #2
 8006d22:	4620      	mov	r0, r4
 8006d24:	f000 fd88 	bl	8007838 <_calloc_r>
 8006d28:	b160      	cbz	r0, 8006d44 <_Balloc+0x64>
 8006d2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d2e:	e00e      	b.n	8006d4e <_Balloc+0x6e>
 8006d30:	2221      	movs	r2, #33	@ 0x21
 8006d32:	2104      	movs	r1, #4
 8006d34:	4620      	mov	r0, r4
 8006d36:	f000 fd7f 	bl	8007838 <_calloc_r>
 8006d3a:	69e3      	ldr	r3, [r4, #28]
 8006d3c:	60f0      	str	r0, [r6, #12]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e4      	bne.n	8006d0e <_Balloc+0x2e>
 8006d44:	2000      	movs	r0, #0
 8006d46:	bd70      	pop	{r4, r5, r6, pc}
 8006d48:	6802      	ldr	r2, [r0, #0]
 8006d4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d4e:	2300      	movs	r3, #0
 8006d50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d54:	e7f7      	b.n	8006d46 <_Balloc+0x66>
 8006d56:	bf00      	nop
 8006d58:	08008cbd 	.word	0x08008cbd
 8006d5c:	08008d3d 	.word	0x08008d3d

08006d60 <_Bfree>:
 8006d60:	b570      	push	{r4, r5, r6, lr}
 8006d62:	69c6      	ldr	r6, [r0, #28]
 8006d64:	4605      	mov	r5, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b976      	cbnz	r6, 8006d88 <_Bfree+0x28>
 8006d6a:	2010      	movs	r0, #16
 8006d6c:	f7ff ff02 	bl	8006b74 <malloc>
 8006d70:	4602      	mov	r2, r0
 8006d72:	61e8      	str	r0, [r5, #28]
 8006d74:	b920      	cbnz	r0, 8006d80 <_Bfree+0x20>
 8006d76:	4b09      	ldr	r3, [pc, #36]	@ (8006d9c <_Bfree+0x3c>)
 8006d78:	4809      	ldr	r0, [pc, #36]	@ (8006da0 <_Bfree+0x40>)
 8006d7a:	218f      	movs	r1, #143	@ 0x8f
 8006d7c:	f000 fd3e 	bl	80077fc <__assert_func>
 8006d80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d84:	6006      	str	r6, [r0, #0]
 8006d86:	60c6      	str	r6, [r0, #12]
 8006d88:	b13c      	cbz	r4, 8006d9a <_Bfree+0x3a>
 8006d8a:	69eb      	ldr	r3, [r5, #28]
 8006d8c:	6862      	ldr	r2, [r4, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d94:	6021      	str	r1, [r4, #0]
 8006d96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d9a:	bd70      	pop	{r4, r5, r6, pc}
 8006d9c:	08008cbd 	.word	0x08008cbd
 8006da0:	08008d3d 	.word	0x08008d3d

08006da4 <__multadd>:
 8006da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da8:	690d      	ldr	r5, [r1, #16]
 8006daa:	4607      	mov	r7, r0
 8006dac:	460c      	mov	r4, r1
 8006dae:	461e      	mov	r6, r3
 8006db0:	f101 0c14 	add.w	ip, r1, #20
 8006db4:	2000      	movs	r0, #0
 8006db6:	f8dc 3000 	ldr.w	r3, [ip]
 8006dba:	b299      	uxth	r1, r3
 8006dbc:	fb02 6101 	mla	r1, r2, r1, r6
 8006dc0:	0c1e      	lsrs	r6, r3, #16
 8006dc2:	0c0b      	lsrs	r3, r1, #16
 8006dc4:	fb02 3306 	mla	r3, r2, r6, r3
 8006dc8:	b289      	uxth	r1, r1
 8006dca:	3001      	adds	r0, #1
 8006dcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006dd0:	4285      	cmp	r5, r0
 8006dd2:	f84c 1b04 	str.w	r1, [ip], #4
 8006dd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006dda:	dcec      	bgt.n	8006db6 <__multadd+0x12>
 8006ddc:	b30e      	cbz	r6, 8006e22 <__multadd+0x7e>
 8006dde:	68a3      	ldr	r3, [r4, #8]
 8006de0:	42ab      	cmp	r3, r5
 8006de2:	dc19      	bgt.n	8006e18 <__multadd+0x74>
 8006de4:	6861      	ldr	r1, [r4, #4]
 8006de6:	4638      	mov	r0, r7
 8006de8:	3101      	adds	r1, #1
 8006dea:	f7ff ff79 	bl	8006ce0 <_Balloc>
 8006dee:	4680      	mov	r8, r0
 8006df0:	b928      	cbnz	r0, 8006dfe <__multadd+0x5a>
 8006df2:	4602      	mov	r2, r0
 8006df4:	4b0c      	ldr	r3, [pc, #48]	@ (8006e28 <__multadd+0x84>)
 8006df6:	480d      	ldr	r0, [pc, #52]	@ (8006e2c <__multadd+0x88>)
 8006df8:	21ba      	movs	r1, #186	@ 0xba
 8006dfa:	f000 fcff 	bl	80077fc <__assert_func>
 8006dfe:	6922      	ldr	r2, [r4, #16]
 8006e00:	3202      	adds	r2, #2
 8006e02:	f104 010c 	add.w	r1, r4, #12
 8006e06:	0092      	lsls	r2, r2, #2
 8006e08:	300c      	adds	r0, #12
 8006e0a:	f7ff f802 	bl	8005e12 <memcpy>
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4638      	mov	r0, r7
 8006e12:	f7ff ffa5 	bl	8006d60 <_Bfree>
 8006e16:	4644      	mov	r4, r8
 8006e18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e1c:	3501      	adds	r5, #1
 8006e1e:	615e      	str	r6, [r3, #20]
 8006e20:	6125      	str	r5, [r4, #16]
 8006e22:	4620      	mov	r0, r4
 8006e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e28:	08008d2c 	.word	0x08008d2c
 8006e2c:	08008d3d 	.word	0x08008d3d

08006e30 <__hi0bits>:
 8006e30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e34:	4603      	mov	r3, r0
 8006e36:	bf36      	itet	cc
 8006e38:	0403      	lslcc	r3, r0, #16
 8006e3a:	2000      	movcs	r0, #0
 8006e3c:	2010      	movcc	r0, #16
 8006e3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e42:	bf3c      	itt	cc
 8006e44:	021b      	lslcc	r3, r3, #8
 8006e46:	3008      	addcc	r0, #8
 8006e48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e4c:	bf3c      	itt	cc
 8006e4e:	011b      	lslcc	r3, r3, #4
 8006e50:	3004      	addcc	r0, #4
 8006e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e56:	bf3c      	itt	cc
 8006e58:	009b      	lslcc	r3, r3, #2
 8006e5a:	3002      	addcc	r0, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	db05      	blt.n	8006e6c <__hi0bits+0x3c>
 8006e60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e64:	f100 0001 	add.w	r0, r0, #1
 8006e68:	bf08      	it	eq
 8006e6a:	2020      	moveq	r0, #32
 8006e6c:	4770      	bx	lr

08006e6e <__lo0bits>:
 8006e6e:	6803      	ldr	r3, [r0, #0]
 8006e70:	4602      	mov	r2, r0
 8006e72:	f013 0007 	ands.w	r0, r3, #7
 8006e76:	d00b      	beq.n	8006e90 <__lo0bits+0x22>
 8006e78:	07d9      	lsls	r1, r3, #31
 8006e7a:	d421      	bmi.n	8006ec0 <__lo0bits+0x52>
 8006e7c:	0798      	lsls	r0, r3, #30
 8006e7e:	bf49      	itett	mi
 8006e80:	085b      	lsrmi	r3, r3, #1
 8006e82:	089b      	lsrpl	r3, r3, #2
 8006e84:	2001      	movmi	r0, #1
 8006e86:	6013      	strmi	r3, [r2, #0]
 8006e88:	bf5c      	itt	pl
 8006e8a:	6013      	strpl	r3, [r2, #0]
 8006e8c:	2002      	movpl	r0, #2
 8006e8e:	4770      	bx	lr
 8006e90:	b299      	uxth	r1, r3
 8006e92:	b909      	cbnz	r1, 8006e98 <__lo0bits+0x2a>
 8006e94:	0c1b      	lsrs	r3, r3, #16
 8006e96:	2010      	movs	r0, #16
 8006e98:	b2d9      	uxtb	r1, r3
 8006e9a:	b909      	cbnz	r1, 8006ea0 <__lo0bits+0x32>
 8006e9c:	3008      	adds	r0, #8
 8006e9e:	0a1b      	lsrs	r3, r3, #8
 8006ea0:	0719      	lsls	r1, r3, #28
 8006ea2:	bf04      	itt	eq
 8006ea4:	091b      	lsreq	r3, r3, #4
 8006ea6:	3004      	addeq	r0, #4
 8006ea8:	0799      	lsls	r1, r3, #30
 8006eaa:	bf04      	itt	eq
 8006eac:	089b      	lsreq	r3, r3, #2
 8006eae:	3002      	addeq	r0, #2
 8006eb0:	07d9      	lsls	r1, r3, #31
 8006eb2:	d403      	bmi.n	8006ebc <__lo0bits+0x4e>
 8006eb4:	085b      	lsrs	r3, r3, #1
 8006eb6:	f100 0001 	add.w	r0, r0, #1
 8006eba:	d003      	beq.n	8006ec4 <__lo0bits+0x56>
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	4770      	bx	lr
 8006ec0:	2000      	movs	r0, #0
 8006ec2:	4770      	bx	lr
 8006ec4:	2020      	movs	r0, #32
 8006ec6:	4770      	bx	lr

08006ec8 <__i2b>:
 8006ec8:	b510      	push	{r4, lr}
 8006eca:	460c      	mov	r4, r1
 8006ecc:	2101      	movs	r1, #1
 8006ece:	f7ff ff07 	bl	8006ce0 <_Balloc>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	b928      	cbnz	r0, 8006ee2 <__i2b+0x1a>
 8006ed6:	4b05      	ldr	r3, [pc, #20]	@ (8006eec <__i2b+0x24>)
 8006ed8:	4805      	ldr	r0, [pc, #20]	@ (8006ef0 <__i2b+0x28>)
 8006eda:	f240 1145 	movw	r1, #325	@ 0x145
 8006ede:	f000 fc8d 	bl	80077fc <__assert_func>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	6144      	str	r4, [r0, #20]
 8006ee6:	6103      	str	r3, [r0, #16]
 8006ee8:	bd10      	pop	{r4, pc}
 8006eea:	bf00      	nop
 8006eec:	08008d2c 	.word	0x08008d2c
 8006ef0:	08008d3d 	.word	0x08008d3d

08006ef4 <__multiply>:
 8006ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef8:	4617      	mov	r7, r2
 8006efa:	690a      	ldr	r2, [r1, #16]
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	bfa8      	it	ge
 8006f02:	463b      	movge	r3, r7
 8006f04:	4689      	mov	r9, r1
 8006f06:	bfa4      	itt	ge
 8006f08:	460f      	movge	r7, r1
 8006f0a:	4699      	movge	r9, r3
 8006f0c:	693d      	ldr	r5, [r7, #16]
 8006f0e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	6879      	ldr	r1, [r7, #4]
 8006f16:	eb05 060a 	add.w	r6, r5, sl
 8006f1a:	42b3      	cmp	r3, r6
 8006f1c:	b085      	sub	sp, #20
 8006f1e:	bfb8      	it	lt
 8006f20:	3101      	addlt	r1, #1
 8006f22:	f7ff fedd 	bl	8006ce0 <_Balloc>
 8006f26:	b930      	cbnz	r0, 8006f36 <__multiply+0x42>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	4b41      	ldr	r3, [pc, #260]	@ (8007030 <__multiply+0x13c>)
 8006f2c:	4841      	ldr	r0, [pc, #260]	@ (8007034 <__multiply+0x140>)
 8006f2e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f32:	f000 fc63 	bl	80077fc <__assert_func>
 8006f36:	f100 0414 	add.w	r4, r0, #20
 8006f3a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006f3e:	4623      	mov	r3, r4
 8006f40:	2200      	movs	r2, #0
 8006f42:	4573      	cmp	r3, lr
 8006f44:	d320      	bcc.n	8006f88 <__multiply+0x94>
 8006f46:	f107 0814 	add.w	r8, r7, #20
 8006f4a:	f109 0114 	add.w	r1, r9, #20
 8006f4e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006f52:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006f56:	9302      	str	r3, [sp, #8]
 8006f58:	1beb      	subs	r3, r5, r7
 8006f5a:	3b15      	subs	r3, #21
 8006f5c:	f023 0303 	bic.w	r3, r3, #3
 8006f60:	3304      	adds	r3, #4
 8006f62:	3715      	adds	r7, #21
 8006f64:	42bd      	cmp	r5, r7
 8006f66:	bf38      	it	cc
 8006f68:	2304      	movcc	r3, #4
 8006f6a:	9301      	str	r3, [sp, #4]
 8006f6c:	9b02      	ldr	r3, [sp, #8]
 8006f6e:	9103      	str	r1, [sp, #12]
 8006f70:	428b      	cmp	r3, r1
 8006f72:	d80c      	bhi.n	8006f8e <__multiply+0x9a>
 8006f74:	2e00      	cmp	r6, #0
 8006f76:	dd03      	ble.n	8006f80 <__multiply+0x8c>
 8006f78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d055      	beq.n	800702c <__multiply+0x138>
 8006f80:	6106      	str	r6, [r0, #16]
 8006f82:	b005      	add	sp, #20
 8006f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f88:	f843 2b04 	str.w	r2, [r3], #4
 8006f8c:	e7d9      	b.n	8006f42 <__multiply+0x4e>
 8006f8e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f92:	f1ba 0f00 	cmp.w	sl, #0
 8006f96:	d01f      	beq.n	8006fd8 <__multiply+0xe4>
 8006f98:	46c4      	mov	ip, r8
 8006f9a:	46a1      	mov	r9, r4
 8006f9c:	2700      	movs	r7, #0
 8006f9e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006fa2:	f8d9 3000 	ldr.w	r3, [r9]
 8006fa6:	fa1f fb82 	uxth.w	fp, r2
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	fb0a 330b 	mla	r3, sl, fp, r3
 8006fb0:	443b      	add	r3, r7
 8006fb2:	f8d9 7000 	ldr.w	r7, [r9]
 8006fb6:	0c12      	lsrs	r2, r2, #16
 8006fb8:	0c3f      	lsrs	r7, r7, #16
 8006fba:	fb0a 7202 	mla	r2, sl, r2, r7
 8006fbe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fc8:	4565      	cmp	r5, ip
 8006fca:	f849 3b04 	str.w	r3, [r9], #4
 8006fce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006fd2:	d8e4      	bhi.n	8006f9e <__multiply+0xaa>
 8006fd4:	9b01      	ldr	r3, [sp, #4]
 8006fd6:	50e7      	str	r7, [r4, r3]
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006fde:	3104      	adds	r1, #4
 8006fe0:	f1b9 0f00 	cmp.w	r9, #0
 8006fe4:	d020      	beq.n	8007028 <__multiply+0x134>
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	4647      	mov	r7, r8
 8006fea:	46a4      	mov	ip, r4
 8006fec:	f04f 0a00 	mov.w	sl, #0
 8006ff0:	f8b7 b000 	ldrh.w	fp, [r7]
 8006ff4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ff8:	fb09 220b 	mla	r2, r9, fp, r2
 8006ffc:	4452      	add	r2, sl
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007004:	f84c 3b04 	str.w	r3, [ip], #4
 8007008:	f857 3b04 	ldr.w	r3, [r7], #4
 800700c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007010:	f8bc 3000 	ldrh.w	r3, [ip]
 8007014:	fb09 330a 	mla	r3, r9, sl, r3
 8007018:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800701c:	42bd      	cmp	r5, r7
 800701e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007022:	d8e5      	bhi.n	8006ff0 <__multiply+0xfc>
 8007024:	9a01      	ldr	r2, [sp, #4]
 8007026:	50a3      	str	r3, [r4, r2]
 8007028:	3404      	adds	r4, #4
 800702a:	e79f      	b.n	8006f6c <__multiply+0x78>
 800702c:	3e01      	subs	r6, #1
 800702e:	e7a1      	b.n	8006f74 <__multiply+0x80>
 8007030:	08008d2c 	.word	0x08008d2c
 8007034:	08008d3d 	.word	0x08008d3d

08007038 <__pow5mult>:
 8007038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800703c:	4615      	mov	r5, r2
 800703e:	f012 0203 	ands.w	r2, r2, #3
 8007042:	4607      	mov	r7, r0
 8007044:	460e      	mov	r6, r1
 8007046:	d007      	beq.n	8007058 <__pow5mult+0x20>
 8007048:	4c25      	ldr	r4, [pc, #148]	@ (80070e0 <__pow5mult+0xa8>)
 800704a:	3a01      	subs	r2, #1
 800704c:	2300      	movs	r3, #0
 800704e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007052:	f7ff fea7 	bl	8006da4 <__multadd>
 8007056:	4606      	mov	r6, r0
 8007058:	10ad      	asrs	r5, r5, #2
 800705a:	d03d      	beq.n	80070d8 <__pow5mult+0xa0>
 800705c:	69fc      	ldr	r4, [r7, #28]
 800705e:	b97c      	cbnz	r4, 8007080 <__pow5mult+0x48>
 8007060:	2010      	movs	r0, #16
 8007062:	f7ff fd87 	bl	8006b74 <malloc>
 8007066:	4602      	mov	r2, r0
 8007068:	61f8      	str	r0, [r7, #28]
 800706a:	b928      	cbnz	r0, 8007078 <__pow5mult+0x40>
 800706c:	4b1d      	ldr	r3, [pc, #116]	@ (80070e4 <__pow5mult+0xac>)
 800706e:	481e      	ldr	r0, [pc, #120]	@ (80070e8 <__pow5mult+0xb0>)
 8007070:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007074:	f000 fbc2 	bl	80077fc <__assert_func>
 8007078:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800707c:	6004      	str	r4, [r0, #0]
 800707e:	60c4      	str	r4, [r0, #12]
 8007080:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007084:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007088:	b94c      	cbnz	r4, 800709e <__pow5mult+0x66>
 800708a:	f240 2171 	movw	r1, #625	@ 0x271
 800708e:	4638      	mov	r0, r7
 8007090:	f7ff ff1a 	bl	8006ec8 <__i2b>
 8007094:	2300      	movs	r3, #0
 8007096:	f8c8 0008 	str.w	r0, [r8, #8]
 800709a:	4604      	mov	r4, r0
 800709c:	6003      	str	r3, [r0, #0]
 800709e:	f04f 0900 	mov.w	r9, #0
 80070a2:	07eb      	lsls	r3, r5, #31
 80070a4:	d50a      	bpl.n	80070bc <__pow5mult+0x84>
 80070a6:	4631      	mov	r1, r6
 80070a8:	4622      	mov	r2, r4
 80070aa:	4638      	mov	r0, r7
 80070ac:	f7ff ff22 	bl	8006ef4 <__multiply>
 80070b0:	4631      	mov	r1, r6
 80070b2:	4680      	mov	r8, r0
 80070b4:	4638      	mov	r0, r7
 80070b6:	f7ff fe53 	bl	8006d60 <_Bfree>
 80070ba:	4646      	mov	r6, r8
 80070bc:	106d      	asrs	r5, r5, #1
 80070be:	d00b      	beq.n	80070d8 <__pow5mult+0xa0>
 80070c0:	6820      	ldr	r0, [r4, #0]
 80070c2:	b938      	cbnz	r0, 80070d4 <__pow5mult+0x9c>
 80070c4:	4622      	mov	r2, r4
 80070c6:	4621      	mov	r1, r4
 80070c8:	4638      	mov	r0, r7
 80070ca:	f7ff ff13 	bl	8006ef4 <__multiply>
 80070ce:	6020      	str	r0, [r4, #0]
 80070d0:	f8c0 9000 	str.w	r9, [r0]
 80070d4:	4604      	mov	r4, r0
 80070d6:	e7e4      	b.n	80070a2 <__pow5mult+0x6a>
 80070d8:	4630      	mov	r0, r6
 80070da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070de:	bf00      	nop
 80070e0:	08008df0 	.word	0x08008df0
 80070e4:	08008cbd 	.word	0x08008cbd
 80070e8:	08008d3d 	.word	0x08008d3d

080070ec <__lshift>:
 80070ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f0:	460c      	mov	r4, r1
 80070f2:	6849      	ldr	r1, [r1, #4]
 80070f4:	6923      	ldr	r3, [r4, #16]
 80070f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070fa:	68a3      	ldr	r3, [r4, #8]
 80070fc:	4607      	mov	r7, r0
 80070fe:	4691      	mov	r9, r2
 8007100:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007104:	f108 0601 	add.w	r6, r8, #1
 8007108:	42b3      	cmp	r3, r6
 800710a:	db0b      	blt.n	8007124 <__lshift+0x38>
 800710c:	4638      	mov	r0, r7
 800710e:	f7ff fde7 	bl	8006ce0 <_Balloc>
 8007112:	4605      	mov	r5, r0
 8007114:	b948      	cbnz	r0, 800712a <__lshift+0x3e>
 8007116:	4602      	mov	r2, r0
 8007118:	4b28      	ldr	r3, [pc, #160]	@ (80071bc <__lshift+0xd0>)
 800711a:	4829      	ldr	r0, [pc, #164]	@ (80071c0 <__lshift+0xd4>)
 800711c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007120:	f000 fb6c 	bl	80077fc <__assert_func>
 8007124:	3101      	adds	r1, #1
 8007126:	005b      	lsls	r3, r3, #1
 8007128:	e7ee      	b.n	8007108 <__lshift+0x1c>
 800712a:	2300      	movs	r3, #0
 800712c:	f100 0114 	add.w	r1, r0, #20
 8007130:	f100 0210 	add.w	r2, r0, #16
 8007134:	4618      	mov	r0, r3
 8007136:	4553      	cmp	r3, sl
 8007138:	db33      	blt.n	80071a2 <__lshift+0xb6>
 800713a:	6920      	ldr	r0, [r4, #16]
 800713c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007140:	f104 0314 	add.w	r3, r4, #20
 8007144:	f019 091f 	ands.w	r9, r9, #31
 8007148:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800714c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007150:	d02b      	beq.n	80071aa <__lshift+0xbe>
 8007152:	f1c9 0e20 	rsb	lr, r9, #32
 8007156:	468a      	mov	sl, r1
 8007158:	2200      	movs	r2, #0
 800715a:	6818      	ldr	r0, [r3, #0]
 800715c:	fa00 f009 	lsl.w	r0, r0, r9
 8007160:	4310      	orrs	r0, r2
 8007162:	f84a 0b04 	str.w	r0, [sl], #4
 8007166:	f853 2b04 	ldr.w	r2, [r3], #4
 800716a:	459c      	cmp	ip, r3
 800716c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007170:	d8f3      	bhi.n	800715a <__lshift+0x6e>
 8007172:	ebac 0304 	sub.w	r3, ip, r4
 8007176:	3b15      	subs	r3, #21
 8007178:	f023 0303 	bic.w	r3, r3, #3
 800717c:	3304      	adds	r3, #4
 800717e:	f104 0015 	add.w	r0, r4, #21
 8007182:	4560      	cmp	r0, ip
 8007184:	bf88      	it	hi
 8007186:	2304      	movhi	r3, #4
 8007188:	50ca      	str	r2, [r1, r3]
 800718a:	b10a      	cbz	r2, 8007190 <__lshift+0xa4>
 800718c:	f108 0602 	add.w	r6, r8, #2
 8007190:	3e01      	subs	r6, #1
 8007192:	4638      	mov	r0, r7
 8007194:	612e      	str	r6, [r5, #16]
 8007196:	4621      	mov	r1, r4
 8007198:	f7ff fde2 	bl	8006d60 <_Bfree>
 800719c:	4628      	mov	r0, r5
 800719e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80071a6:	3301      	adds	r3, #1
 80071a8:	e7c5      	b.n	8007136 <__lshift+0x4a>
 80071aa:	3904      	subs	r1, #4
 80071ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80071b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80071b4:	459c      	cmp	ip, r3
 80071b6:	d8f9      	bhi.n	80071ac <__lshift+0xc0>
 80071b8:	e7ea      	b.n	8007190 <__lshift+0xa4>
 80071ba:	bf00      	nop
 80071bc:	08008d2c 	.word	0x08008d2c
 80071c0:	08008d3d 	.word	0x08008d3d

080071c4 <__mcmp>:
 80071c4:	690a      	ldr	r2, [r1, #16]
 80071c6:	4603      	mov	r3, r0
 80071c8:	6900      	ldr	r0, [r0, #16]
 80071ca:	1a80      	subs	r0, r0, r2
 80071cc:	b530      	push	{r4, r5, lr}
 80071ce:	d10e      	bne.n	80071ee <__mcmp+0x2a>
 80071d0:	3314      	adds	r3, #20
 80071d2:	3114      	adds	r1, #20
 80071d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80071d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80071dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071e4:	4295      	cmp	r5, r2
 80071e6:	d003      	beq.n	80071f0 <__mcmp+0x2c>
 80071e8:	d205      	bcs.n	80071f6 <__mcmp+0x32>
 80071ea:	f04f 30ff 	mov.w	r0, #4294967295
 80071ee:	bd30      	pop	{r4, r5, pc}
 80071f0:	42a3      	cmp	r3, r4
 80071f2:	d3f3      	bcc.n	80071dc <__mcmp+0x18>
 80071f4:	e7fb      	b.n	80071ee <__mcmp+0x2a>
 80071f6:	2001      	movs	r0, #1
 80071f8:	e7f9      	b.n	80071ee <__mcmp+0x2a>
	...

080071fc <__mdiff>:
 80071fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007200:	4689      	mov	r9, r1
 8007202:	4606      	mov	r6, r0
 8007204:	4611      	mov	r1, r2
 8007206:	4648      	mov	r0, r9
 8007208:	4614      	mov	r4, r2
 800720a:	f7ff ffdb 	bl	80071c4 <__mcmp>
 800720e:	1e05      	subs	r5, r0, #0
 8007210:	d112      	bne.n	8007238 <__mdiff+0x3c>
 8007212:	4629      	mov	r1, r5
 8007214:	4630      	mov	r0, r6
 8007216:	f7ff fd63 	bl	8006ce0 <_Balloc>
 800721a:	4602      	mov	r2, r0
 800721c:	b928      	cbnz	r0, 800722a <__mdiff+0x2e>
 800721e:	4b3f      	ldr	r3, [pc, #252]	@ (800731c <__mdiff+0x120>)
 8007220:	f240 2137 	movw	r1, #567	@ 0x237
 8007224:	483e      	ldr	r0, [pc, #248]	@ (8007320 <__mdiff+0x124>)
 8007226:	f000 fae9 	bl	80077fc <__assert_func>
 800722a:	2301      	movs	r3, #1
 800722c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007230:	4610      	mov	r0, r2
 8007232:	b003      	add	sp, #12
 8007234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007238:	bfbc      	itt	lt
 800723a:	464b      	movlt	r3, r9
 800723c:	46a1      	movlt	r9, r4
 800723e:	4630      	mov	r0, r6
 8007240:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007244:	bfba      	itte	lt
 8007246:	461c      	movlt	r4, r3
 8007248:	2501      	movlt	r5, #1
 800724a:	2500      	movge	r5, #0
 800724c:	f7ff fd48 	bl	8006ce0 <_Balloc>
 8007250:	4602      	mov	r2, r0
 8007252:	b918      	cbnz	r0, 800725c <__mdiff+0x60>
 8007254:	4b31      	ldr	r3, [pc, #196]	@ (800731c <__mdiff+0x120>)
 8007256:	f240 2145 	movw	r1, #581	@ 0x245
 800725a:	e7e3      	b.n	8007224 <__mdiff+0x28>
 800725c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007260:	6926      	ldr	r6, [r4, #16]
 8007262:	60c5      	str	r5, [r0, #12]
 8007264:	f109 0310 	add.w	r3, r9, #16
 8007268:	f109 0514 	add.w	r5, r9, #20
 800726c:	f104 0e14 	add.w	lr, r4, #20
 8007270:	f100 0b14 	add.w	fp, r0, #20
 8007274:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007278:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800727c:	9301      	str	r3, [sp, #4]
 800727e:	46d9      	mov	r9, fp
 8007280:	f04f 0c00 	mov.w	ip, #0
 8007284:	9b01      	ldr	r3, [sp, #4]
 8007286:	f85e 0b04 	ldr.w	r0, [lr], #4
 800728a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800728e:	9301      	str	r3, [sp, #4]
 8007290:	fa1f f38a 	uxth.w	r3, sl
 8007294:	4619      	mov	r1, r3
 8007296:	b283      	uxth	r3, r0
 8007298:	1acb      	subs	r3, r1, r3
 800729a:	0c00      	lsrs	r0, r0, #16
 800729c:	4463      	add	r3, ip
 800729e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80072a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80072ac:	4576      	cmp	r6, lr
 80072ae:	f849 3b04 	str.w	r3, [r9], #4
 80072b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072b6:	d8e5      	bhi.n	8007284 <__mdiff+0x88>
 80072b8:	1b33      	subs	r3, r6, r4
 80072ba:	3b15      	subs	r3, #21
 80072bc:	f023 0303 	bic.w	r3, r3, #3
 80072c0:	3415      	adds	r4, #21
 80072c2:	3304      	adds	r3, #4
 80072c4:	42a6      	cmp	r6, r4
 80072c6:	bf38      	it	cc
 80072c8:	2304      	movcc	r3, #4
 80072ca:	441d      	add	r5, r3
 80072cc:	445b      	add	r3, fp
 80072ce:	461e      	mov	r6, r3
 80072d0:	462c      	mov	r4, r5
 80072d2:	4544      	cmp	r4, r8
 80072d4:	d30e      	bcc.n	80072f4 <__mdiff+0xf8>
 80072d6:	f108 0103 	add.w	r1, r8, #3
 80072da:	1b49      	subs	r1, r1, r5
 80072dc:	f021 0103 	bic.w	r1, r1, #3
 80072e0:	3d03      	subs	r5, #3
 80072e2:	45a8      	cmp	r8, r5
 80072e4:	bf38      	it	cc
 80072e6:	2100      	movcc	r1, #0
 80072e8:	440b      	add	r3, r1
 80072ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072ee:	b191      	cbz	r1, 8007316 <__mdiff+0x11a>
 80072f0:	6117      	str	r7, [r2, #16]
 80072f2:	e79d      	b.n	8007230 <__mdiff+0x34>
 80072f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80072f8:	46e6      	mov	lr, ip
 80072fa:	0c08      	lsrs	r0, r1, #16
 80072fc:	fa1c fc81 	uxtah	ip, ip, r1
 8007300:	4471      	add	r1, lr
 8007302:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007306:	b289      	uxth	r1, r1
 8007308:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800730c:	f846 1b04 	str.w	r1, [r6], #4
 8007310:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007314:	e7dd      	b.n	80072d2 <__mdiff+0xd6>
 8007316:	3f01      	subs	r7, #1
 8007318:	e7e7      	b.n	80072ea <__mdiff+0xee>
 800731a:	bf00      	nop
 800731c:	08008d2c 	.word	0x08008d2c
 8007320:	08008d3d 	.word	0x08008d3d

08007324 <__d2b>:
 8007324:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007328:	460f      	mov	r7, r1
 800732a:	2101      	movs	r1, #1
 800732c:	ec59 8b10 	vmov	r8, r9, d0
 8007330:	4616      	mov	r6, r2
 8007332:	f7ff fcd5 	bl	8006ce0 <_Balloc>
 8007336:	4604      	mov	r4, r0
 8007338:	b930      	cbnz	r0, 8007348 <__d2b+0x24>
 800733a:	4602      	mov	r2, r0
 800733c:	4b23      	ldr	r3, [pc, #140]	@ (80073cc <__d2b+0xa8>)
 800733e:	4824      	ldr	r0, [pc, #144]	@ (80073d0 <__d2b+0xac>)
 8007340:	f240 310f 	movw	r1, #783	@ 0x30f
 8007344:	f000 fa5a 	bl	80077fc <__assert_func>
 8007348:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800734c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007350:	b10d      	cbz	r5, 8007356 <__d2b+0x32>
 8007352:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	f1b8 0300 	subs.w	r3, r8, #0
 800735c:	d023      	beq.n	80073a6 <__d2b+0x82>
 800735e:	4668      	mov	r0, sp
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	f7ff fd84 	bl	8006e6e <__lo0bits>
 8007366:	e9dd 1200 	ldrd	r1, r2, [sp]
 800736a:	b1d0      	cbz	r0, 80073a2 <__d2b+0x7e>
 800736c:	f1c0 0320 	rsb	r3, r0, #32
 8007370:	fa02 f303 	lsl.w	r3, r2, r3
 8007374:	430b      	orrs	r3, r1
 8007376:	40c2      	lsrs	r2, r0
 8007378:	6163      	str	r3, [r4, #20]
 800737a:	9201      	str	r2, [sp, #4]
 800737c:	9b01      	ldr	r3, [sp, #4]
 800737e:	61a3      	str	r3, [r4, #24]
 8007380:	2b00      	cmp	r3, #0
 8007382:	bf0c      	ite	eq
 8007384:	2201      	moveq	r2, #1
 8007386:	2202      	movne	r2, #2
 8007388:	6122      	str	r2, [r4, #16]
 800738a:	b1a5      	cbz	r5, 80073b6 <__d2b+0x92>
 800738c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007390:	4405      	add	r5, r0
 8007392:	603d      	str	r5, [r7, #0]
 8007394:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007398:	6030      	str	r0, [r6, #0]
 800739a:	4620      	mov	r0, r4
 800739c:	b003      	add	sp, #12
 800739e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073a2:	6161      	str	r1, [r4, #20]
 80073a4:	e7ea      	b.n	800737c <__d2b+0x58>
 80073a6:	a801      	add	r0, sp, #4
 80073a8:	f7ff fd61 	bl	8006e6e <__lo0bits>
 80073ac:	9b01      	ldr	r3, [sp, #4]
 80073ae:	6163      	str	r3, [r4, #20]
 80073b0:	3020      	adds	r0, #32
 80073b2:	2201      	movs	r2, #1
 80073b4:	e7e8      	b.n	8007388 <__d2b+0x64>
 80073b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80073be:	6038      	str	r0, [r7, #0]
 80073c0:	6918      	ldr	r0, [r3, #16]
 80073c2:	f7ff fd35 	bl	8006e30 <__hi0bits>
 80073c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073ca:	e7e5      	b.n	8007398 <__d2b+0x74>
 80073cc:	08008d2c 	.word	0x08008d2c
 80073d0:	08008d3d 	.word	0x08008d3d

080073d4 <__ssputs_r>:
 80073d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073d8:	688e      	ldr	r6, [r1, #8]
 80073da:	461f      	mov	r7, r3
 80073dc:	42be      	cmp	r6, r7
 80073de:	680b      	ldr	r3, [r1, #0]
 80073e0:	4682      	mov	sl, r0
 80073e2:	460c      	mov	r4, r1
 80073e4:	4690      	mov	r8, r2
 80073e6:	d82d      	bhi.n	8007444 <__ssputs_r+0x70>
 80073e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80073f0:	d026      	beq.n	8007440 <__ssputs_r+0x6c>
 80073f2:	6965      	ldr	r5, [r4, #20]
 80073f4:	6909      	ldr	r1, [r1, #16]
 80073f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073fa:	eba3 0901 	sub.w	r9, r3, r1
 80073fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007402:	1c7b      	adds	r3, r7, #1
 8007404:	444b      	add	r3, r9
 8007406:	106d      	asrs	r5, r5, #1
 8007408:	429d      	cmp	r5, r3
 800740a:	bf38      	it	cc
 800740c:	461d      	movcc	r5, r3
 800740e:	0553      	lsls	r3, r2, #21
 8007410:	d527      	bpl.n	8007462 <__ssputs_r+0x8e>
 8007412:	4629      	mov	r1, r5
 8007414:	f7ff fbd8 	bl	8006bc8 <_malloc_r>
 8007418:	4606      	mov	r6, r0
 800741a:	b360      	cbz	r0, 8007476 <__ssputs_r+0xa2>
 800741c:	6921      	ldr	r1, [r4, #16]
 800741e:	464a      	mov	r2, r9
 8007420:	f7fe fcf7 	bl	8005e12 <memcpy>
 8007424:	89a3      	ldrh	r3, [r4, #12]
 8007426:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800742a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800742e:	81a3      	strh	r3, [r4, #12]
 8007430:	6126      	str	r6, [r4, #16]
 8007432:	6165      	str	r5, [r4, #20]
 8007434:	444e      	add	r6, r9
 8007436:	eba5 0509 	sub.w	r5, r5, r9
 800743a:	6026      	str	r6, [r4, #0]
 800743c:	60a5      	str	r5, [r4, #8]
 800743e:	463e      	mov	r6, r7
 8007440:	42be      	cmp	r6, r7
 8007442:	d900      	bls.n	8007446 <__ssputs_r+0x72>
 8007444:	463e      	mov	r6, r7
 8007446:	6820      	ldr	r0, [r4, #0]
 8007448:	4632      	mov	r2, r6
 800744a:	4641      	mov	r1, r8
 800744c:	f7fe fc47 	bl	8005cde <memmove>
 8007450:	68a3      	ldr	r3, [r4, #8]
 8007452:	1b9b      	subs	r3, r3, r6
 8007454:	60a3      	str	r3, [r4, #8]
 8007456:	6823      	ldr	r3, [r4, #0]
 8007458:	4433      	add	r3, r6
 800745a:	6023      	str	r3, [r4, #0]
 800745c:	2000      	movs	r0, #0
 800745e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007462:	462a      	mov	r2, r5
 8007464:	f000 fa0e 	bl	8007884 <_realloc_r>
 8007468:	4606      	mov	r6, r0
 800746a:	2800      	cmp	r0, #0
 800746c:	d1e0      	bne.n	8007430 <__ssputs_r+0x5c>
 800746e:	6921      	ldr	r1, [r4, #16]
 8007470:	4650      	mov	r0, sl
 8007472:	f7ff fb35 	bl	8006ae0 <_free_r>
 8007476:	230c      	movs	r3, #12
 8007478:	f8ca 3000 	str.w	r3, [sl]
 800747c:	89a3      	ldrh	r3, [r4, #12]
 800747e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007482:	81a3      	strh	r3, [r4, #12]
 8007484:	f04f 30ff 	mov.w	r0, #4294967295
 8007488:	e7e9      	b.n	800745e <__ssputs_r+0x8a>
	...

0800748c <_svfiprintf_r>:
 800748c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007490:	4698      	mov	r8, r3
 8007492:	898b      	ldrh	r3, [r1, #12]
 8007494:	061b      	lsls	r3, r3, #24
 8007496:	b09d      	sub	sp, #116	@ 0x74
 8007498:	4607      	mov	r7, r0
 800749a:	460d      	mov	r5, r1
 800749c:	4614      	mov	r4, r2
 800749e:	d510      	bpl.n	80074c2 <_svfiprintf_r+0x36>
 80074a0:	690b      	ldr	r3, [r1, #16]
 80074a2:	b973      	cbnz	r3, 80074c2 <_svfiprintf_r+0x36>
 80074a4:	2140      	movs	r1, #64	@ 0x40
 80074a6:	f7ff fb8f 	bl	8006bc8 <_malloc_r>
 80074aa:	6028      	str	r0, [r5, #0]
 80074ac:	6128      	str	r0, [r5, #16]
 80074ae:	b930      	cbnz	r0, 80074be <_svfiprintf_r+0x32>
 80074b0:	230c      	movs	r3, #12
 80074b2:	603b      	str	r3, [r7, #0]
 80074b4:	f04f 30ff 	mov.w	r0, #4294967295
 80074b8:	b01d      	add	sp, #116	@ 0x74
 80074ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074be:	2340      	movs	r3, #64	@ 0x40
 80074c0:	616b      	str	r3, [r5, #20]
 80074c2:	2300      	movs	r3, #0
 80074c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c6:	2320      	movs	r3, #32
 80074c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80074d0:	2330      	movs	r3, #48	@ 0x30
 80074d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007670 <_svfiprintf_r+0x1e4>
 80074d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80074da:	f04f 0901 	mov.w	r9, #1
 80074de:	4623      	mov	r3, r4
 80074e0:	469a      	mov	sl, r3
 80074e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074e6:	b10a      	cbz	r2, 80074ec <_svfiprintf_r+0x60>
 80074e8:	2a25      	cmp	r2, #37	@ 0x25
 80074ea:	d1f9      	bne.n	80074e0 <_svfiprintf_r+0x54>
 80074ec:	ebba 0b04 	subs.w	fp, sl, r4
 80074f0:	d00b      	beq.n	800750a <_svfiprintf_r+0x7e>
 80074f2:	465b      	mov	r3, fp
 80074f4:	4622      	mov	r2, r4
 80074f6:	4629      	mov	r1, r5
 80074f8:	4638      	mov	r0, r7
 80074fa:	f7ff ff6b 	bl	80073d4 <__ssputs_r>
 80074fe:	3001      	adds	r0, #1
 8007500:	f000 80a7 	beq.w	8007652 <_svfiprintf_r+0x1c6>
 8007504:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007506:	445a      	add	r2, fp
 8007508:	9209      	str	r2, [sp, #36]	@ 0x24
 800750a:	f89a 3000 	ldrb.w	r3, [sl]
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 809f 	beq.w	8007652 <_svfiprintf_r+0x1c6>
 8007514:	2300      	movs	r3, #0
 8007516:	f04f 32ff 	mov.w	r2, #4294967295
 800751a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800751e:	f10a 0a01 	add.w	sl, sl, #1
 8007522:	9304      	str	r3, [sp, #16]
 8007524:	9307      	str	r3, [sp, #28]
 8007526:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800752a:	931a      	str	r3, [sp, #104]	@ 0x68
 800752c:	4654      	mov	r4, sl
 800752e:	2205      	movs	r2, #5
 8007530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007534:	484e      	ldr	r0, [pc, #312]	@ (8007670 <_svfiprintf_r+0x1e4>)
 8007536:	f7f8 fe7b 	bl	8000230 <memchr>
 800753a:	9a04      	ldr	r2, [sp, #16]
 800753c:	b9d8      	cbnz	r0, 8007576 <_svfiprintf_r+0xea>
 800753e:	06d0      	lsls	r0, r2, #27
 8007540:	bf44      	itt	mi
 8007542:	2320      	movmi	r3, #32
 8007544:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007548:	0711      	lsls	r1, r2, #28
 800754a:	bf44      	itt	mi
 800754c:	232b      	movmi	r3, #43	@ 0x2b
 800754e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007552:	f89a 3000 	ldrb.w	r3, [sl]
 8007556:	2b2a      	cmp	r3, #42	@ 0x2a
 8007558:	d015      	beq.n	8007586 <_svfiprintf_r+0xfa>
 800755a:	9a07      	ldr	r2, [sp, #28]
 800755c:	4654      	mov	r4, sl
 800755e:	2000      	movs	r0, #0
 8007560:	f04f 0c0a 	mov.w	ip, #10
 8007564:	4621      	mov	r1, r4
 8007566:	f811 3b01 	ldrb.w	r3, [r1], #1
 800756a:	3b30      	subs	r3, #48	@ 0x30
 800756c:	2b09      	cmp	r3, #9
 800756e:	d94b      	bls.n	8007608 <_svfiprintf_r+0x17c>
 8007570:	b1b0      	cbz	r0, 80075a0 <_svfiprintf_r+0x114>
 8007572:	9207      	str	r2, [sp, #28]
 8007574:	e014      	b.n	80075a0 <_svfiprintf_r+0x114>
 8007576:	eba0 0308 	sub.w	r3, r0, r8
 800757a:	fa09 f303 	lsl.w	r3, r9, r3
 800757e:	4313      	orrs	r3, r2
 8007580:	9304      	str	r3, [sp, #16]
 8007582:	46a2      	mov	sl, r4
 8007584:	e7d2      	b.n	800752c <_svfiprintf_r+0xa0>
 8007586:	9b03      	ldr	r3, [sp, #12]
 8007588:	1d19      	adds	r1, r3, #4
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	9103      	str	r1, [sp, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	bfbb      	ittet	lt
 8007592:	425b      	neglt	r3, r3
 8007594:	f042 0202 	orrlt.w	r2, r2, #2
 8007598:	9307      	strge	r3, [sp, #28]
 800759a:	9307      	strlt	r3, [sp, #28]
 800759c:	bfb8      	it	lt
 800759e:	9204      	strlt	r2, [sp, #16]
 80075a0:	7823      	ldrb	r3, [r4, #0]
 80075a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80075a4:	d10a      	bne.n	80075bc <_svfiprintf_r+0x130>
 80075a6:	7863      	ldrb	r3, [r4, #1]
 80075a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80075aa:	d132      	bne.n	8007612 <_svfiprintf_r+0x186>
 80075ac:	9b03      	ldr	r3, [sp, #12]
 80075ae:	1d1a      	adds	r2, r3, #4
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	9203      	str	r2, [sp, #12]
 80075b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075b8:	3402      	adds	r4, #2
 80075ba:	9305      	str	r3, [sp, #20]
 80075bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007680 <_svfiprintf_r+0x1f4>
 80075c0:	7821      	ldrb	r1, [r4, #0]
 80075c2:	2203      	movs	r2, #3
 80075c4:	4650      	mov	r0, sl
 80075c6:	f7f8 fe33 	bl	8000230 <memchr>
 80075ca:	b138      	cbz	r0, 80075dc <_svfiprintf_r+0x150>
 80075cc:	9b04      	ldr	r3, [sp, #16]
 80075ce:	eba0 000a 	sub.w	r0, r0, sl
 80075d2:	2240      	movs	r2, #64	@ 0x40
 80075d4:	4082      	lsls	r2, r0
 80075d6:	4313      	orrs	r3, r2
 80075d8:	3401      	adds	r4, #1
 80075da:	9304      	str	r3, [sp, #16]
 80075dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e0:	4824      	ldr	r0, [pc, #144]	@ (8007674 <_svfiprintf_r+0x1e8>)
 80075e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80075e6:	2206      	movs	r2, #6
 80075e8:	f7f8 fe22 	bl	8000230 <memchr>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	d036      	beq.n	800765e <_svfiprintf_r+0x1d2>
 80075f0:	4b21      	ldr	r3, [pc, #132]	@ (8007678 <_svfiprintf_r+0x1ec>)
 80075f2:	bb1b      	cbnz	r3, 800763c <_svfiprintf_r+0x1b0>
 80075f4:	9b03      	ldr	r3, [sp, #12]
 80075f6:	3307      	adds	r3, #7
 80075f8:	f023 0307 	bic.w	r3, r3, #7
 80075fc:	3308      	adds	r3, #8
 80075fe:	9303      	str	r3, [sp, #12]
 8007600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007602:	4433      	add	r3, r6
 8007604:	9309      	str	r3, [sp, #36]	@ 0x24
 8007606:	e76a      	b.n	80074de <_svfiprintf_r+0x52>
 8007608:	fb0c 3202 	mla	r2, ip, r2, r3
 800760c:	460c      	mov	r4, r1
 800760e:	2001      	movs	r0, #1
 8007610:	e7a8      	b.n	8007564 <_svfiprintf_r+0xd8>
 8007612:	2300      	movs	r3, #0
 8007614:	3401      	adds	r4, #1
 8007616:	9305      	str	r3, [sp, #20]
 8007618:	4619      	mov	r1, r3
 800761a:	f04f 0c0a 	mov.w	ip, #10
 800761e:	4620      	mov	r0, r4
 8007620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007624:	3a30      	subs	r2, #48	@ 0x30
 8007626:	2a09      	cmp	r2, #9
 8007628:	d903      	bls.n	8007632 <_svfiprintf_r+0x1a6>
 800762a:	2b00      	cmp	r3, #0
 800762c:	d0c6      	beq.n	80075bc <_svfiprintf_r+0x130>
 800762e:	9105      	str	r1, [sp, #20]
 8007630:	e7c4      	b.n	80075bc <_svfiprintf_r+0x130>
 8007632:	fb0c 2101 	mla	r1, ip, r1, r2
 8007636:	4604      	mov	r4, r0
 8007638:	2301      	movs	r3, #1
 800763a:	e7f0      	b.n	800761e <_svfiprintf_r+0x192>
 800763c:	ab03      	add	r3, sp, #12
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	462a      	mov	r2, r5
 8007642:	4b0e      	ldr	r3, [pc, #56]	@ (800767c <_svfiprintf_r+0x1f0>)
 8007644:	a904      	add	r1, sp, #16
 8007646:	4638      	mov	r0, r7
 8007648:	f7fd fe6c 	bl	8005324 <_printf_float>
 800764c:	1c42      	adds	r2, r0, #1
 800764e:	4606      	mov	r6, r0
 8007650:	d1d6      	bne.n	8007600 <_svfiprintf_r+0x174>
 8007652:	89ab      	ldrh	r3, [r5, #12]
 8007654:	065b      	lsls	r3, r3, #25
 8007656:	f53f af2d 	bmi.w	80074b4 <_svfiprintf_r+0x28>
 800765a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800765c:	e72c      	b.n	80074b8 <_svfiprintf_r+0x2c>
 800765e:	ab03      	add	r3, sp, #12
 8007660:	9300      	str	r3, [sp, #0]
 8007662:	462a      	mov	r2, r5
 8007664:	4b05      	ldr	r3, [pc, #20]	@ (800767c <_svfiprintf_r+0x1f0>)
 8007666:	a904      	add	r1, sp, #16
 8007668:	4638      	mov	r0, r7
 800766a:	f7fe f8f3 	bl	8005854 <_printf_i>
 800766e:	e7ed      	b.n	800764c <_svfiprintf_r+0x1c0>
 8007670:	08008d96 	.word	0x08008d96
 8007674:	08008da0 	.word	0x08008da0
 8007678:	08005325 	.word	0x08005325
 800767c:	080073d5 	.word	0x080073d5
 8007680:	08008d9c 	.word	0x08008d9c

08007684 <__sflush_r>:
 8007684:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800768c:	0716      	lsls	r6, r2, #28
 800768e:	4605      	mov	r5, r0
 8007690:	460c      	mov	r4, r1
 8007692:	d454      	bmi.n	800773e <__sflush_r+0xba>
 8007694:	684b      	ldr	r3, [r1, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	dc02      	bgt.n	80076a0 <__sflush_r+0x1c>
 800769a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800769c:	2b00      	cmp	r3, #0
 800769e:	dd48      	ble.n	8007732 <__sflush_r+0xae>
 80076a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076a2:	2e00      	cmp	r6, #0
 80076a4:	d045      	beq.n	8007732 <__sflush_r+0xae>
 80076a6:	2300      	movs	r3, #0
 80076a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80076ac:	682f      	ldr	r7, [r5, #0]
 80076ae:	6a21      	ldr	r1, [r4, #32]
 80076b0:	602b      	str	r3, [r5, #0]
 80076b2:	d030      	beq.n	8007716 <__sflush_r+0x92>
 80076b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	0759      	lsls	r1, r3, #29
 80076ba:	d505      	bpl.n	80076c8 <__sflush_r+0x44>
 80076bc:	6863      	ldr	r3, [r4, #4]
 80076be:	1ad2      	subs	r2, r2, r3
 80076c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80076c2:	b10b      	cbz	r3, 80076c8 <__sflush_r+0x44>
 80076c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80076c6:	1ad2      	subs	r2, r2, r3
 80076c8:	2300      	movs	r3, #0
 80076ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076cc:	6a21      	ldr	r1, [r4, #32]
 80076ce:	4628      	mov	r0, r5
 80076d0:	47b0      	blx	r6
 80076d2:	1c43      	adds	r3, r0, #1
 80076d4:	89a3      	ldrh	r3, [r4, #12]
 80076d6:	d106      	bne.n	80076e6 <__sflush_r+0x62>
 80076d8:	6829      	ldr	r1, [r5, #0]
 80076da:	291d      	cmp	r1, #29
 80076dc:	d82b      	bhi.n	8007736 <__sflush_r+0xb2>
 80076de:	4a2a      	ldr	r2, [pc, #168]	@ (8007788 <__sflush_r+0x104>)
 80076e0:	40ca      	lsrs	r2, r1
 80076e2:	07d6      	lsls	r6, r2, #31
 80076e4:	d527      	bpl.n	8007736 <__sflush_r+0xb2>
 80076e6:	2200      	movs	r2, #0
 80076e8:	6062      	str	r2, [r4, #4]
 80076ea:	04d9      	lsls	r1, r3, #19
 80076ec:	6922      	ldr	r2, [r4, #16]
 80076ee:	6022      	str	r2, [r4, #0]
 80076f0:	d504      	bpl.n	80076fc <__sflush_r+0x78>
 80076f2:	1c42      	adds	r2, r0, #1
 80076f4:	d101      	bne.n	80076fa <__sflush_r+0x76>
 80076f6:	682b      	ldr	r3, [r5, #0]
 80076f8:	b903      	cbnz	r3, 80076fc <__sflush_r+0x78>
 80076fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80076fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076fe:	602f      	str	r7, [r5, #0]
 8007700:	b1b9      	cbz	r1, 8007732 <__sflush_r+0xae>
 8007702:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007706:	4299      	cmp	r1, r3
 8007708:	d002      	beq.n	8007710 <__sflush_r+0x8c>
 800770a:	4628      	mov	r0, r5
 800770c:	f7ff f9e8 	bl	8006ae0 <_free_r>
 8007710:	2300      	movs	r3, #0
 8007712:	6363      	str	r3, [r4, #52]	@ 0x34
 8007714:	e00d      	b.n	8007732 <__sflush_r+0xae>
 8007716:	2301      	movs	r3, #1
 8007718:	4628      	mov	r0, r5
 800771a:	47b0      	blx	r6
 800771c:	4602      	mov	r2, r0
 800771e:	1c50      	adds	r0, r2, #1
 8007720:	d1c9      	bne.n	80076b6 <__sflush_r+0x32>
 8007722:	682b      	ldr	r3, [r5, #0]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d0c6      	beq.n	80076b6 <__sflush_r+0x32>
 8007728:	2b1d      	cmp	r3, #29
 800772a:	d001      	beq.n	8007730 <__sflush_r+0xac>
 800772c:	2b16      	cmp	r3, #22
 800772e:	d11e      	bne.n	800776e <__sflush_r+0xea>
 8007730:	602f      	str	r7, [r5, #0]
 8007732:	2000      	movs	r0, #0
 8007734:	e022      	b.n	800777c <__sflush_r+0xf8>
 8007736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800773a:	b21b      	sxth	r3, r3
 800773c:	e01b      	b.n	8007776 <__sflush_r+0xf2>
 800773e:	690f      	ldr	r7, [r1, #16]
 8007740:	2f00      	cmp	r7, #0
 8007742:	d0f6      	beq.n	8007732 <__sflush_r+0xae>
 8007744:	0793      	lsls	r3, r2, #30
 8007746:	680e      	ldr	r6, [r1, #0]
 8007748:	bf08      	it	eq
 800774a:	694b      	ldreq	r3, [r1, #20]
 800774c:	600f      	str	r7, [r1, #0]
 800774e:	bf18      	it	ne
 8007750:	2300      	movne	r3, #0
 8007752:	eba6 0807 	sub.w	r8, r6, r7
 8007756:	608b      	str	r3, [r1, #8]
 8007758:	f1b8 0f00 	cmp.w	r8, #0
 800775c:	dde9      	ble.n	8007732 <__sflush_r+0xae>
 800775e:	6a21      	ldr	r1, [r4, #32]
 8007760:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007762:	4643      	mov	r3, r8
 8007764:	463a      	mov	r2, r7
 8007766:	4628      	mov	r0, r5
 8007768:	47b0      	blx	r6
 800776a:	2800      	cmp	r0, #0
 800776c:	dc08      	bgt.n	8007780 <__sflush_r+0xfc>
 800776e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007776:	81a3      	strh	r3, [r4, #12]
 8007778:	f04f 30ff 	mov.w	r0, #4294967295
 800777c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007780:	4407      	add	r7, r0
 8007782:	eba8 0800 	sub.w	r8, r8, r0
 8007786:	e7e7      	b.n	8007758 <__sflush_r+0xd4>
 8007788:	20400001 	.word	0x20400001

0800778c <_fflush_r>:
 800778c:	b538      	push	{r3, r4, r5, lr}
 800778e:	690b      	ldr	r3, [r1, #16]
 8007790:	4605      	mov	r5, r0
 8007792:	460c      	mov	r4, r1
 8007794:	b913      	cbnz	r3, 800779c <_fflush_r+0x10>
 8007796:	2500      	movs	r5, #0
 8007798:	4628      	mov	r0, r5
 800779a:	bd38      	pop	{r3, r4, r5, pc}
 800779c:	b118      	cbz	r0, 80077a6 <_fflush_r+0x1a>
 800779e:	6a03      	ldr	r3, [r0, #32]
 80077a0:	b90b      	cbnz	r3, 80077a6 <_fflush_r+0x1a>
 80077a2:	f7fe fa01 	bl	8005ba8 <__sinit>
 80077a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d0f3      	beq.n	8007796 <_fflush_r+0xa>
 80077ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80077b0:	07d0      	lsls	r0, r2, #31
 80077b2:	d404      	bmi.n	80077be <_fflush_r+0x32>
 80077b4:	0599      	lsls	r1, r3, #22
 80077b6:	d402      	bmi.n	80077be <_fflush_r+0x32>
 80077b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077ba:	f7fe fb28 	bl	8005e0e <__retarget_lock_acquire_recursive>
 80077be:	4628      	mov	r0, r5
 80077c0:	4621      	mov	r1, r4
 80077c2:	f7ff ff5f 	bl	8007684 <__sflush_r>
 80077c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077c8:	07da      	lsls	r2, r3, #31
 80077ca:	4605      	mov	r5, r0
 80077cc:	d4e4      	bmi.n	8007798 <_fflush_r+0xc>
 80077ce:	89a3      	ldrh	r3, [r4, #12]
 80077d0:	059b      	lsls	r3, r3, #22
 80077d2:	d4e1      	bmi.n	8007798 <_fflush_r+0xc>
 80077d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077d6:	f7fe fb1b 	bl	8005e10 <__retarget_lock_release_recursive>
 80077da:	e7dd      	b.n	8007798 <_fflush_r+0xc>

080077dc <_sbrk_r>:
 80077dc:	b538      	push	{r3, r4, r5, lr}
 80077de:	4d06      	ldr	r5, [pc, #24]	@ (80077f8 <_sbrk_r+0x1c>)
 80077e0:	2300      	movs	r3, #0
 80077e2:	4604      	mov	r4, r0
 80077e4:	4608      	mov	r0, r1
 80077e6:	602b      	str	r3, [r5, #0]
 80077e8:	f7fa f878 	bl	80018dc <_sbrk>
 80077ec:	1c43      	adds	r3, r0, #1
 80077ee:	d102      	bne.n	80077f6 <_sbrk_r+0x1a>
 80077f0:	682b      	ldr	r3, [r5, #0]
 80077f2:	b103      	cbz	r3, 80077f6 <_sbrk_r+0x1a>
 80077f4:	6023      	str	r3, [r4, #0]
 80077f6:	bd38      	pop	{r3, r4, r5, pc}
 80077f8:	20000e50 	.word	0x20000e50

080077fc <__assert_func>:
 80077fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077fe:	4614      	mov	r4, r2
 8007800:	461a      	mov	r2, r3
 8007802:	4b09      	ldr	r3, [pc, #36]	@ (8007828 <__assert_func+0x2c>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4605      	mov	r5, r0
 8007808:	68d8      	ldr	r0, [r3, #12]
 800780a:	b14c      	cbz	r4, 8007820 <__assert_func+0x24>
 800780c:	4b07      	ldr	r3, [pc, #28]	@ (800782c <__assert_func+0x30>)
 800780e:	9100      	str	r1, [sp, #0]
 8007810:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007814:	4906      	ldr	r1, [pc, #24]	@ (8007830 <__assert_func+0x34>)
 8007816:	462b      	mov	r3, r5
 8007818:	f000 f870 	bl	80078fc <fiprintf>
 800781c:	f000 f880 	bl	8007920 <abort>
 8007820:	4b04      	ldr	r3, [pc, #16]	@ (8007834 <__assert_func+0x38>)
 8007822:	461c      	mov	r4, r3
 8007824:	e7f3      	b.n	800780e <__assert_func+0x12>
 8007826:	bf00      	nop
 8007828:	20000018 	.word	0x20000018
 800782c:	08008db1 	.word	0x08008db1
 8007830:	08008dbe 	.word	0x08008dbe
 8007834:	08008dec 	.word	0x08008dec

08007838 <_calloc_r>:
 8007838:	b570      	push	{r4, r5, r6, lr}
 800783a:	fba1 5402 	umull	r5, r4, r1, r2
 800783e:	b934      	cbnz	r4, 800784e <_calloc_r+0x16>
 8007840:	4629      	mov	r1, r5
 8007842:	f7ff f9c1 	bl	8006bc8 <_malloc_r>
 8007846:	4606      	mov	r6, r0
 8007848:	b928      	cbnz	r0, 8007856 <_calloc_r+0x1e>
 800784a:	4630      	mov	r0, r6
 800784c:	bd70      	pop	{r4, r5, r6, pc}
 800784e:	220c      	movs	r2, #12
 8007850:	6002      	str	r2, [r0, #0]
 8007852:	2600      	movs	r6, #0
 8007854:	e7f9      	b.n	800784a <_calloc_r+0x12>
 8007856:	462a      	mov	r2, r5
 8007858:	4621      	mov	r1, r4
 800785a:	f7fe fa5a 	bl	8005d12 <memset>
 800785e:	e7f4      	b.n	800784a <_calloc_r+0x12>

08007860 <__ascii_mbtowc>:
 8007860:	b082      	sub	sp, #8
 8007862:	b901      	cbnz	r1, 8007866 <__ascii_mbtowc+0x6>
 8007864:	a901      	add	r1, sp, #4
 8007866:	b142      	cbz	r2, 800787a <__ascii_mbtowc+0x1a>
 8007868:	b14b      	cbz	r3, 800787e <__ascii_mbtowc+0x1e>
 800786a:	7813      	ldrb	r3, [r2, #0]
 800786c:	600b      	str	r3, [r1, #0]
 800786e:	7812      	ldrb	r2, [r2, #0]
 8007870:	1e10      	subs	r0, r2, #0
 8007872:	bf18      	it	ne
 8007874:	2001      	movne	r0, #1
 8007876:	b002      	add	sp, #8
 8007878:	4770      	bx	lr
 800787a:	4610      	mov	r0, r2
 800787c:	e7fb      	b.n	8007876 <__ascii_mbtowc+0x16>
 800787e:	f06f 0001 	mvn.w	r0, #1
 8007882:	e7f8      	b.n	8007876 <__ascii_mbtowc+0x16>

08007884 <_realloc_r>:
 8007884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007888:	4607      	mov	r7, r0
 800788a:	4614      	mov	r4, r2
 800788c:	460d      	mov	r5, r1
 800788e:	b921      	cbnz	r1, 800789a <_realloc_r+0x16>
 8007890:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007894:	4611      	mov	r1, r2
 8007896:	f7ff b997 	b.w	8006bc8 <_malloc_r>
 800789a:	b92a      	cbnz	r2, 80078a8 <_realloc_r+0x24>
 800789c:	f7ff f920 	bl	8006ae0 <_free_r>
 80078a0:	4625      	mov	r5, r4
 80078a2:	4628      	mov	r0, r5
 80078a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078a8:	f000 f841 	bl	800792e <_malloc_usable_size_r>
 80078ac:	4284      	cmp	r4, r0
 80078ae:	4606      	mov	r6, r0
 80078b0:	d802      	bhi.n	80078b8 <_realloc_r+0x34>
 80078b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078b6:	d8f4      	bhi.n	80078a2 <_realloc_r+0x1e>
 80078b8:	4621      	mov	r1, r4
 80078ba:	4638      	mov	r0, r7
 80078bc:	f7ff f984 	bl	8006bc8 <_malloc_r>
 80078c0:	4680      	mov	r8, r0
 80078c2:	b908      	cbnz	r0, 80078c8 <_realloc_r+0x44>
 80078c4:	4645      	mov	r5, r8
 80078c6:	e7ec      	b.n	80078a2 <_realloc_r+0x1e>
 80078c8:	42b4      	cmp	r4, r6
 80078ca:	4622      	mov	r2, r4
 80078cc:	4629      	mov	r1, r5
 80078ce:	bf28      	it	cs
 80078d0:	4632      	movcs	r2, r6
 80078d2:	f7fe fa9e 	bl	8005e12 <memcpy>
 80078d6:	4629      	mov	r1, r5
 80078d8:	4638      	mov	r0, r7
 80078da:	f7ff f901 	bl	8006ae0 <_free_r>
 80078de:	e7f1      	b.n	80078c4 <_realloc_r+0x40>

080078e0 <__ascii_wctomb>:
 80078e0:	4603      	mov	r3, r0
 80078e2:	4608      	mov	r0, r1
 80078e4:	b141      	cbz	r1, 80078f8 <__ascii_wctomb+0x18>
 80078e6:	2aff      	cmp	r2, #255	@ 0xff
 80078e8:	d904      	bls.n	80078f4 <__ascii_wctomb+0x14>
 80078ea:	228a      	movs	r2, #138	@ 0x8a
 80078ec:	601a      	str	r2, [r3, #0]
 80078ee:	f04f 30ff 	mov.w	r0, #4294967295
 80078f2:	4770      	bx	lr
 80078f4:	700a      	strb	r2, [r1, #0]
 80078f6:	2001      	movs	r0, #1
 80078f8:	4770      	bx	lr
	...

080078fc <fiprintf>:
 80078fc:	b40e      	push	{r1, r2, r3}
 80078fe:	b503      	push	{r0, r1, lr}
 8007900:	4601      	mov	r1, r0
 8007902:	ab03      	add	r3, sp, #12
 8007904:	4805      	ldr	r0, [pc, #20]	@ (800791c <fiprintf+0x20>)
 8007906:	f853 2b04 	ldr.w	r2, [r3], #4
 800790a:	6800      	ldr	r0, [r0, #0]
 800790c:	9301      	str	r3, [sp, #4]
 800790e:	f000 f83f 	bl	8007990 <_vfiprintf_r>
 8007912:	b002      	add	sp, #8
 8007914:	f85d eb04 	ldr.w	lr, [sp], #4
 8007918:	b003      	add	sp, #12
 800791a:	4770      	bx	lr
 800791c:	20000018 	.word	0x20000018

08007920 <abort>:
 8007920:	b508      	push	{r3, lr}
 8007922:	2006      	movs	r0, #6
 8007924:	f000 fa08 	bl	8007d38 <raise>
 8007928:	2001      	movs	r0, #1
 800792a:	f7f9 ff5f 	bl	80017ec <_exit>

0800792e <_malloc_usable_size_r>:
 800792e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007932:	1f18      	subs	r0, r3, #4
 8007934:	2b00      	cmp	r3, #0
 8007936:	bfbc      	itt	lt
 8007938:	580b      	ldrlt	r3, [r1, r0]
 800793a:	18c0      	addlt	r0, r0, r3
 800793c:	4770      	bx	lr

0800793e <__sfputc_r>:
 800793e:	6893      	ldr	r3, [r2, #8]
 8007940:	3b01      	subs	r3, #1
 8007942:	2b00      	cmp	r3, #0
 8007944:	b410      	push	{r4}
 8007946:	6093      	str	r3, [r2, #8]
 8007948:	da08      	bge.n	800795c <__sfputc_r+0x1e>
 800794a:	6994      	ldr	r4, [r2, #24]
 800794c:	42a3      	cmp	r3, r4
 800794e:	db01      	blt.n	8007954 <__sfputc_r+0x16>
 8007950:	290a      	cmp	r1, #10
 8007952:	d103      	bne.n	800795c <__sfputc_r+0x1e>
 8007954:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007958:	f000 b932 	b.w	8007bc0 <__swbuf_r>
 800795c:	6813      	ldr	r3, [r2, #0]
 800795e:	1c58      	adds	r0, r3, #1
 8007960:	6010      	str	r0, [r2, #0]
 8007962:	7019      	strb	r1, [r3, #0]
 8007964:	4608      	mov	r0, r1
 8007966:	f85d 4b04 	ldr.w	r4, [sp], #4
 800796a:	4770      	bx	lr

0800796c <__sfputs_r>:
 800796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796e:	4606      	mov	r6, r0
 8007970:	460f      	mov	r7, r1
 8007972:	4614      	mov	r4, r2
 8007974:	18d5      	adds	r5, r2, r3
 8007976:	42ac      	cmp	r4, r5
 8007978:	d101      	bne.n	800797e <__sfputs_r+0x12>
 800797a:	2000      	movs	r0, #0
 800797c:	e007      	b.n	800798e <__sfputs_r+0x22>
 800797e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007982:	463a      	mov	r2, r7
 8007984:	4630      	mov	r0, r6
 8007986:	f7ff ffda 	bl	800793e <__sfputc_r>
 800798a:	1c43      	adds	r3, r0, #1
 800798c:	d1f3      	bne.n	8007976 <__sfputs_r+0xa>
 800798e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007990 <_vfiprintf_r>:
 8007990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007994:	460d      	mov	r5, r1
 8007996:	b09d      	sub	sp, #116	@ 0x74
 8007998:	4614      	mov	r4, r2
 800799a:	4698      	mov	r8, r3
 800799c:	4606      	mov	r6, r0
 800799e:	b118      	cbz	r0, 80079a8 <_vfiprintf_r+0x18>
 80079a0:	6a03      	ldr	r3, [r0, #32]
 80079a2:	b90b      	cbnz	r3, 80079a8 <_vfiprintf_r+0x18>
 80079a4:	f7fe f900 	bl	8005ba8 <__sinit>
 80079a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079aa:	07d9      	lsls	r1, r3, #31
 80079ac:	d405      	bmi.n	80079ba <_vfiprintf_r+0x2a>
 80079ae:	89ab      	ldrh	r3, [r5, #12]
 80079b0:	059a      	lsls	r2, r3, #22
 80079b2:	d402      	bmi.n	80079ba <_vfiprintf_r+0x2a>
 80079b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079b6:	f7fe fa2a 	bl	8005e0e <__retarget_lock_acquire_recursive>
 80079ba:	89ab      	ldrh	r3, [r5, #12]
 80079bc:	071b      	lsls	r3, r3, #28
 80079be:	d501      	bpl.n	80079c4 <_vfiprintf_r+0x34>
 80079c0:	692b      	ldr	r3, [r5, #16]
 80079c2:	b99b      	cbnz	r3, 80079ec <_vfiprintf_r+0x5c>
 80079c4:	4629      	mov	r1, r5
 80079c6:	4630      	mov	r0, r6
 80079c8:	f000 f938 	bl	8007c3c <__swsetup_r>
 80079cc:	b170      	cbz	r0, 80079ec <_vfiprintf_r+0x5c>
 80079ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079d0:	07dc      	lsls	r4, r3, #31
 80079d2:	d504      	bpl.n	80079de <_vfiprintf_r+0x4e>
 80079d4:	f04f 30ff 	mov.w	r0, #4294967295
 80079d8:	b01d      	add	sp, #116	@ 0x74
 80079da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079de:	89ab      	ldrh	r3, [r5, #12]
 80079e0:	0598      	lsls	r0, r3, #22
 80079e2:	d4f7      	bmi.n	80079d4 <_vfiprintf_r+0x44>
 80079e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079e6:	f7fe fa13 	bl	8005e10 <__retarget_lock_release_recursive>
 80079ea:	e7f3      	b.n	80079d4 <_vfiprintf_r+0x44>
 80079ec:	2300      	movs	r3, #0
 80079ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80079f0:	2320      	movs	r3, #32
 80079f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80079fa:	2330      	movs	r3, #48	@ 0x30
 80079fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007bac <_vfiprintf_r+0x21c>
 8007a00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a04:	f04f 0901 	mov.w	r9, #1
 8007a08:	4623      	mov	r3, r4
 8007a0a:	469a      	mov	sl, r3
 8007a0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a10:	b10a      	cbz	r2, 8007a16 <_vfiprintf_r+0x86>
 8007a12:	2a25      	cmp	r2, #37	@ 0x25
 8007a14:	d1f9      	bne.n	8007a0a <_vfiprintf_r+0x7a>
 8007a16:	ebba 0b04 	subs.w	fp, sl, r4
 8007a1a:	d00b      	beq.n	8007a34 <_vfiprintf_r+0xa4>
 8007a1c:	465b      	mov	r3, fp
 8007a1e:	4622      	mov	r2, r4
 8007a20:	4629      	mov	r1, r5
 8007a22:	4630      	mov	r0, r6
 8007a24:	f7ff ffa2 	bl	800796c <__sfputs_r>
 8007a28:	3001      	adds	r0, #1
 8007a2a:	f000 80a7 	beq.w	8007b7c <_vfiprintf_r+0x1ec>
 8007a2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a30:	445a      	add	r2, fp
 8007a32:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a34:	f89a 3000 	ldrb.w	r3, [sl]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 809f 	beq.w	8007b7c <_vfiprintf_r+0x1ec>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	f04f 32ff 	mov.w	r2, #4294967295
 8007a44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a48:	f10a 0a01 	add.w	sl, sl, #1
 8007a4c:	9304      	str	r3, [sp, #16]
 8007a4e:	9307      	str	r3, [sp, #28]
 8007a50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a54:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a56:	4654      	mov	r4, sl
 8007a58:	2205      	movs	r2, #5
 8007a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a5e:	4853      	ldr	r0, [pc, #332]	@ (8007bac <_vfiprintf_r+0x21c>)
 8007a60:	f7f8 fbe6 	bl	8000230 <memchr>
 8007a64:	9a04      	ldr	r2, [sp, #16]
 8007a66:	b9d8      	cbnz	r0, 8007aa0 <_vfiprintf_r+0x110>
 8007a68:	06d1      	lsls	r1, r2, #27
 8007a6a:	bf44      	itt	mi
 8007a6c:	2320      	movmi	r3, #32
 8007a6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a72:	0713      	lsls	r3, r2, #28
 8007a74:	bf44      	itt	mi
 8007a76:	232b      	movmi	r3, #43	@ 0x2b
 8007a78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a7c:	f89a 3000 	ldrb.w	r3, [sl]
 8007a80:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a82:	d015      	beq.n	8007ab0 <_vfiprintf_r+0x120>
 8007a84:	9a07      	ldr	r2, [sp, #28]
 8007a86:	4654      	mov	r4, sl
 8007a88:	2000      	movs	r0, #0
 8007a8a:	f04f 0c0a 	mov.w	ip, #10
 8007a8e:	4621      	mov	r1, r4
 8007a90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a94:	3b30      	subs	r3, #48	@ 0x30
 8007a96:	2b09      	cmp	r3, #9
 8007a98:	d94b      	bls.n	8007b32 <_vfiprintf_r+0x1a2>
 8007a9a:	b1b0      	cbz	r0, 8007aca <_vfiprintf_r+0x13a>
 8007a9c:	9207      	str	r2, [sp, #28]
 8007a9e:	e014      	b.n	8007aca <_vfiprintf_r+0x13a>
 8007aa0:	eba0 0308 	sub.w	r3, r0, r8
 8007aa4:	fa09 f303 	lsl.w	r3, r9, r3
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	9304      	str	r3, [sp, #16]
 8007aac:	46a2      	mov	sl, r4
 8007aae:	e7d2      	b.n	8007a56 <_vfiprintf_r+0xc6>
 8007ab0:	9b03      	ldr	r3, [sp, #12]
 8007ab2:	1d19      	adds	r1, r3, #4
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	9103      	str	r1, [sp, #12]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	bfbb      	ittet	lt
 8007abc:	425b      	neglt	r3, r3
 8007abe:	f042 0202 	orrlt.w	r2, r2, #2
 8007ac2:	9307      	strge	r3, [sp, #28]
 8007ac4:	9307      	strlt	r3, [sp, #28]
 8007ac6:	bfb8      	it	lt
 8007ac8:	9204      	strlt	r2, [sp, #16]
 8007aca:	7823      	ldrb	r3, [r4, #0]
 8007acc:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ace:	d10a      	bne.n	8007ae6 <_vfiprintf_r+0x156>
 8007ad0:	7863      	ldrb	r3, [r4, #1]
 8007ad2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ad4:	d132      	bne.n	8007b3c <_vfiprintf_r+0x1ac>
 8007ad6:	9b03      	ldr	r3, [sp, #12]
 8007ad8:	1d1a      	adds	r2, r3, #4
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	9203      	str	r2, [sp, #12]
 8007ade:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ae2:	3402      	adds	r4, #2
 8007ae4:	9305      	str	r3, [sp, #20]
 8007ae6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007bbc <_vfiprintf_r+0x22c>
 8007aea:	7821      	ldrb	r1, [r4, #0]
 8007aec:	2203      	movs	r2, #3
 8007aee:	4650      	mov	r0, sl
 8007af0:	f7f8 fb9e 	bl	8000230 <memchr>
 8007af4:	b138      	cbz	r0, 8007b06 <_vfiprintf_r+0x176>
 8007af6:	9b04      	ldr	r3, [sp, #16]
 8007af8:	eba0 000a 	sub.w	r0, r0, sl
 8007afc:	2240      	movs	r2, #64	@ 0x40
 8007afe:	4082      	lsls	r2, r0
 8007b00:	4313      	orrs	r3, r2
 8007b02:	3401      	adds	r4, #1
 8007b04:	9304      	str	r3, [sp, #16]
 8007b06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b0a:	4829      	ldr	r0, [pc, #164]	@ (8007bb0 <_vfiprintf_r+0x220>)
 8007b0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b10:	2206      	movs	r2, #6
 8007b12:	f7f8 fb8d 	bl	8000230 <memchr>
 8007b16:	2800      	cmp	r0, #0
 8007b18:	d03f      	beq.n	8007b9a <_vfiprintf_r+0x20a>
 8007b1a:	4b26      	ldr	r3, [pc, #152]	@ (8007bb4 <_vfiprintf_r+0x224>)
 8007b1c:	bb1b      	cbnz	r3, 8007b66 <_vfiprintf_r+0x1d6>
 8007b1e:	9b03      	ldr	r3, [sp, #12]
 8007b20:	3307      	adds	r3, #7
 8007b22:	f023 0307 	bic.w	r3, r3, #7
 8007b26:	3308      	adds	r3, #8
 8007b28:	9303      	str	r3, [sp, #12]
 8007b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b2c:	443b      	add	r3, r7
 8007b2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b30:	e76a      	b.n	8007a08 <_vfiprintf_r+0x78>
 8007b32:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b36:	460c      	mov	r4, r1
 8007b38:	2001      	movs	r0, #1
 8007b3a:	e7a8      	b.n	8007a8e <_vfiprintf_r+0xfe>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	3401      	adds	r4, #1
 8007b40:	9305      	str	r3, [sp, #20]
 8007b42:	4619      	mov	r1, r3
 8007b44:	f04f 0c0a 	mov.w	ip, #10
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b4e:	3a30      	subs	r2, #48	@ 0x30
 8007b50:	2a09      	cmp	r2, #9
 8007b52:	d903      	bls.n	8007b5c <_vfiprintf_r+0x1cc>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d0c6      	beq.n	8007ae6 <_vfiprintf_r+0x156>
 8007b58:	9105      	str	r1, [sp, #20]
 8007b5a:	e7c4      	b.n	8007ae6 <_vfiprintf_r+0x156>
 8007b5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b60:	4604      	mov	r4, r0
 8007b62:	2301      	movs	r3, #1
 8007b64:	e7f0      	b.n	8007b48 <_vfiprintf_r+0x1b8>
 8007b66:	ab03      	add	r3, sp, #12
 8007b68:	9300      	str	r3, [sp, #0]
 8007b6a:	462a      	mov	r2, r5
 8007b6c:	4b12      	ldr	r3, [pc, #72]	@ (8007bb8 <_vfiprintf_r+0x228>)
 8007b6e:	a904      	add	r1, sp, #16
 8007b70:	4630      	mov	r0, r6
 8007b72:	f7fd fbd7 	bl	8005324 <_printf_float>
 8007b76:	4607      	mov	r7, r0
 8007b78:	1c78      	adds	r0, r7, #1
 8007b7a:	d1d6      	bne.n	8007b2a <_vfiprintf_r+0x19a>
 8007b7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b7e:	07d9      	lsls	r1, r3, #31
 8007b80:	d405      	bmi.n	8007b8e <_vfiprintf_r+0x1fe>
 8007b82:	89ab      	ldrh	r3, [r5, #12]
 8007b84:	059a      	lsls	r2, r3, #22
 8007b86:	d402      	bmi.n	8007b8e <_vfiprintf_r+0x1fe>
 8007b88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b8a:	f7fe f941 	bl	8005e10 <__retarget_lock_release_recursive>
 8007b8e:	89ab      	ldrh	r3, [r5, #12]
 8007b90:	065b      	lsls	r3, r3, #25
 8007b92:	f53f af1f 	bmi.w	80079d4 <_vfiprintf_r+0x44>
 8007b96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b98:	e71e      	b.n	80079d8 <_vfiprintf_r+0x48>
 8007b9a:	ab03      	add	r3, sp, #12
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	462a      	mov	r2, r5
 8007ba0:	4b05      	ldr	r3, [pc, #20]	@ (8007bb8 <_vfiprintf_r+0x228>)
 8007ba2:	a904      	add	r1, sp, #16
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	f7fd fe55 	bl	8005854 <_printf_i>
 8007baa:	e7e4      	b.n	8007b76 <_vfiprintf_r+0x1e6>
 8007bac:	08008d96 	.word	0x08008d96
 8007bb0:	08008da0 	.word	0x08008da0
 8007bb4:	08005325 	.word	0x08005325
 8007bb8:	0800796d 	.word	0x0800796d
 8007bbc:	08008d9c 	.word	0x08008d9c

08007bc0 <__swbuf_r>:
 8007bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bc2:	460e      	mov	r6, r1
 8007bc4:	4614      	mov	r4, r2
 8007bc6:	4605      	mov	r5, r0
 8007bc8:	b118      	cbz	r0, 8007bd2 <__swbuf_r+0x12>
 8007bca:	6a03      	ldr	r3, [r0, #32]
 8007bcc:	b90b      	cbnz	r3, 8007bd2 <__swbuf_r+0x12>
 8007bce:	f7fd ffeb 	bl	8005ba8 <__sinit>
 8007bd2:	69a3      	ldr	r3, [r4, #24]
 8007bd4:	60a3      	str	r3, [r4, #8]
 8007bd6:	89a3      	ldrh	r3, [r4, #12]
 8007bd8:	071a      	lsls	r2, r3, #28
 8007bda:	d501      	bpl.n	8007be0 <__swbuf_r+0x20>
 8007bdc:	6923      	ldr	r3, [r4, #16]
 8007bde:	b943      	cbnz	r3, 8007bf2 <__swbuf_r+0x32>
 8007be0:	4621      	mov	r1, r4
 8007be2:	4628      	mov	r0, r5
 8007be4:	f000 f82a 	bl	8007c3c <__swsetup_r>
 8007be8:	b118      	cbz	r0, 8007bf2 <__swbuf_r+0x32>
 8007bea:	f04f 37ff 	mov.w	r7, #4294967295
 8007bee:	4638      	mov	r0, r7
 8007bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	6922      	ldr	r2, [r4, #16]
 8007bf6:	1a98      	subs	r0, r3, r2
 8007bf8:	6963      	ldr	r3, [r4, #20]
 8007bfa:	b2f6      	uxtb	r6, r6
 8007bfc:	4283      	cmp	r3, r0
 8007bfe:	4637      	mov	r7, r6
 8007c00:	dc05      	bgt.n	8007c0e <__swbuf_r+0x4e>
 8007c02:	4621      	mov	r1, r4
 8007c04:	4628      	mov	r0, r5
 8007c06:	f7ff fdc1 	bl	800778c <_fflush_r>
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	d1ed      	bne.n	8007bea <__swbuf_r+0x2a>
 8007c0e:	68a3      	ldr	r3, [r4, #8]
 8007c10:	3b01      	subs	r3, #1
 8007c12:	60a3      	str	r3, [r4, #8]
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	1c5a      	adds	r2, r3, #1
 8007c18:	6022      	str	r2, [r4, #0]
 8007c1a:	701e      	strb	r6, [r3, #0]
 8007c1c:	6962      	ldr	r2, [r4, #20]
 8007c1e:	1c43      	adds	r3, r0, #1
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d004      	beq.n	8007c2e <__swbuf_r+0x6e>
 8007c24:	89a3      	ldrh	r3, [r4, #12]
 8007c26:	07db      	lsls	r3, r3, #31
 8007c28:	d5e1      	bpl.n	8007bee <__swbuf_r+0x2e>
 8007c2a:	2e0a      	cmp	r6, #10
 8007c2c:	d1df      	bne.n	8007bee <__swbuf_r+0x2e>
 8007c2e:	4621      	mov	r1, r4
 8007c30:	4628      	mov	r0, r5
 8007c32:	f7ff fdab 	bl	800778c <_fflush_r>
 8007c36:	2800      	cmp	r0, #0
 8007c38:	d0d9      	beq.n	8007bee <__swbuf_r+0x2e>
 8007c3a:	e7d6      	b.n	8007bea <__swbuf_r+0x2a>

08007c3c <__swsetup_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4b29      	ldr	r3, [pc, #164]	@ (8007ce4 <__swsetup_r+0xa8>)
 8007c40:	4605      	mov	r5, r0
 8007c42:	6818      	ldr	r0, [r3, #0]
 8007c44:	460c      	mov	r4, r1
 8007c46:	b118      	cbz	r0, 8007c50 <__swsetup_r+0x14>
 8007c48:	6a03      	ldr	r3, [r0, #32]
 8007c4a:	b90b      	cbnz	r3, 8007c50 <__swsetup_r+0x14>
 8007c4c:	f7fd ffac 	bl	8005ba8 <__sinit>
 8007c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c54:	0719      	lsls	r1, r3, #28
 8007c56:	d422      	bmi.n	8007c9e <__swsetup_r+0x62>
 8007c58:	06da      	lsls	r2, r3, #27
 8007c5a:	d407      	bmi.n	8007c6c <__swsetup_r+0x30>
 8007c5c:	2209      	movs	r2, #9
 8007c5e:	602a      	str	r2, [r5, #0]
 8007c60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c64:	81a3      	strh	r3, [r4, #12]
 8007c66:	f04f 30ff 	mov.w	r0, #4294967295
 8007c6a:	e033      	b.n	8007cd4 <__swsetup_r+0x98>
 8007c6c:	0758      	lsls	r0, r3, #29
 8007c6e:	d512      	bpl.n	8007c96 <__swsetup_r+0x5a>
 8007c70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c72:	b141      	cbz	r1, 8007c86 <__swsetup_r+0x4a>
 8007c74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c78:	4299      	cmp	r1, r3
 8007c7a:	d002      	beq.n	8007c82 <__swsetup_r+0x46>
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	f7fe ff2f 	bl	8006ae0 <_free_r>
 8007c82:	2300      	movs	r3, #0
 8007c84:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c86:	89a3      	ldrh	r3, [r4, #12]
 8007c88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c8c:	81a3      	strh	r3, [r4, #12]
 8007c8e:	2300      	movs	r3, #0
 8007c90:	6063      	str	r3, [r4, #4]
 8007c92:	6923      	ldr	r3, [r4, #16]
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	89a3      	ldrh	r3, [r4, #12]
 8007c98:	f043 0308 	orr.w	r3, r3, #8
 8007c9c:	81a3      	strh	r3, [r4, #12]
 8007c9e:	6923      	ldr	r3, [r4, #16]
 8007ca0:	b94b      	cbnz	r3, 8007cb6 <__swsetup_r+0x7a>
 8007ca2:	89a3      	ldrh	r3, [r4, #12]
 8007ca4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cac:	d003      	beq.n	8007cb6 <__swsetup_r+0x7a>
 8007cae:	4621      	mov	r1, r4
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	f000 f883 	bl	8007dbc <__smakebuf_r>
 8007cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cba:	f013 0201 	ands.w	r2, r3, #1
 8007cbe:	d00a      	beq.n	8007cd6 <__swsetup_r+0x9a>
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	60a2      	str	r2, [r4, #8]
 8007cc4:	6962      	ldr	r2, [r4, #20]
 8007cc6:	4252      	negs	r2, r2
 8007cc8:	61a2      	str	r2, [r4, #24]
 8007cca:	6922      	ldr	r2, [r4, #16]
 8007ccc:	b942      	cbnz	r2, 8007ce0 <__swsetup_r+0xa4>
 8007cce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007cd2:	d1c5      	bne.n	8007c60 <__swsetup_r+0x24>
 8007cd4:	bd38      	pop	{r3, r4, r5, pc}
 8007cd6:	0799      	lsls	r1, r3, #30
 8007cd8:	bf58      	it	pl
 8007cda:	6962      	ldrpl	r2, [r4, #20]
 8007cdc:	60a2      	str	r2, [r4, #8]
 8007cde:	e7f4      	b.n	8007cca <__swsetup_r+0x8e>
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	e7f7      	b.n	8007cd4 <__swsetup_r+0x98>
 8007ce4:	20000018 	.word	0x20000018

08007ce8 <_raise_r>:
 8007ce8:	291f      	cmp	r1, #31
 8007cea:	b538      	push	{r3, r4, r5, lr}
 8007cec:	4605      	mov	r5, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	d904      	bls.n	8007cfc <_raise_r+0x14>
 8007cf2:	2316      	movs	r3, #22
 8007cf4:	6003      	str	r3, [r0, #0]
 8007cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8007cfa:	bd38      	pop	{r3, r4, r5, pc}
 8007cfc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007cfe:	b112      	cbz	r2, 8007d06 <_raise_r+0x1e>
 8007d00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d04:	b94b      	cbnz	r3, 8007d1a <_raise_r+0x32>
 8007d06:	4628      	mov	r0, r5
 8007d08:	f000 f830 	bl	8007d6c <_getpid_r>
 8007d0c:	4622      	mov	r2, r4
 8007d0e:	4601      	mov	r1, r0
 8007d10:	4628      	mov	r0, r5
 8007d12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d16:	f000 b817 	b.w	8007d48 <_kill_r>
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d00a      	beq.n	8007d34 <_raise_r+0x4c>
 8007d1e:	1c59      	adds	r1, r3, #1
 8007d20:	d103      	bne.n	8007d2a <_raise_r+0x42>
 8007d22:	2316      	movs	r3, #22
 8007d24:	6003      	str	r3, [r0, #0]
 8007d26:	2001      	movs	r0, #1
 8007d28:	e7e7      	b.n	8007cfa <_raise_r+0x12>
 8007d2a:	2100      	movs	r1, #0
 8007d2c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007d30:	4620      	mov	r0, r4
 8007d32:	4798      	blx	r3
 8007d34:	2000      	movs	r0, #0
 8007d36:	e7e0      	b.n	8007cfa <_raise_r+0x12>

08007d38 <raise>:
 8007d38:	4b02      	ldr	r3, [pc, #8]	@ (8007d44 <raise+0xc>)
 8007d3a:	4601      	mov	r1, r0
 8007d3c:	6818      	ldr	r0, [r3, #0]
 8007d3e:	f7ff bfd3 	b.w	8007ce8 <_raise_r>
 8007d42:	bf00      	nop
 8007d44:	20000018 	.word	0x20000018

08007d48 <_kill_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4d07      	ldr	r5, [pc, #28]	@ (8007d68 <_kill_r+0x20>)
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	4604      	mov	r4, r0
 8007d50:	4608      	mov	r0, r1
 8007d52:	4611      	mov	r1, r2
 8007d54:	602b      	str	r3, [r5, #0]
 8007d56:	f7f9 fd39 	bl	80017cc <_kill>
 8007d5a:	1c43      	adds	r3, r0, #1
 8007d5c:	d102      	bne.n	8007d64 <_kill_r+0x1c>
 8007d5e:	682b      	ldr	r3, [r5, #0]
 8007d60:	b103      	cbz	r3, 8007d64 <_kill_r+0x1c>
 8007d62:	6023      	str	r3, [r4, #0]
 8007d64:	bd38      	pop	{r3, r4, r5, pc}
 8007d66:	bf00      	nop
 8007d68:	20000e50 	.word	0x20000e50

08007d6c <_getpid_r>:
 8007d6c:	f7f9 bd26 	b.w	80017bc <_getpid>

08007d70 <__swhatbuf_r>:
 8007d70:	b570      	push	{r4, r5, r6, lr}
 8007d72:	460c      	mov	r4, r1
 8007d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d78:	2900      	cmp	r1, #0
 8007d7a:	b096      	sub	sp, #88	@ 0x58
 8007d7c:	4615      	mov	r5, r2
 8007d7e:	461e      	mov	r6, r3
 8007d80:	da0d      	bge.n	8007d9e <__swhatbuf_r+0x2e>
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d88:	f04f 0100 	mov.w	r1, #0
 8007d8c:	bf14      	ite	ne
 8007d8e:	2340      	movne	r3, #64	@ 0x40
 8007d90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d94:	2000      	movs	r0, #0
 8007d96:	6031      	str	r1, [r6, #0]
 8007d98:	602b      	str	r3, [r5, #0]
 8007d9a:	b016      	add	sp, #88	@ 0x58
 8007d9c:	bd70      	pop	{r4, r5, r6, pc}
 8007d9e:	466a      	mov	r2, sp
 8007da0:	f000 f848 	bl	8007e34 <_fstat_r>
 8007da4:	2800      	cmp	r0, #0
 8007da6:	dbec      	blt.n	8007d82 <__swhatbuf_r+0x12>
 8007da8:	9901      	ldr	r1, [sp, #4]
 8007daa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007db2:	4259      	negs	r1, r3
 8007db4:	4159      	adcs	r1, r3
 8007db6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dba:	e7eb      	b.n	8007d94 <__swhatbuf_r+0x24>

08007dbc <__smakebuf_r>:
 8007dbc:	898b      	ldrh	r3, [r1, #12]
 8007dbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dc0:	079d      	lsls	r5, r3, #30
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	460c      	mov	r4, r1
 8007dc6:	d507      	bpl.n	8007dd8 <__smakebuf_r+0x1c>
 8007dc8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007dcc:	6023      	str	r3, [r4, #0]
 8007dce:	6123      	str	r3, [r4, #16]
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	6163      	str	r3, [r4, #20]
 8007dd4:	b003      	add	sp, #12
 8007dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dd8:	ab01      	add	r3, sp, #4
 8007dda:	466a      	mov	r2, sp
 8007ddc:	f7ff ffc8 	bl	8007d70 <__swhatbuf_r>
 8007de0:	9f00      	ldr	r7, [sp, #0]
 8007de2:	4605      	mov	r5, r0
 8007de4:	4639      	mov	r1, r7
 8007de6:	4630      	mov	r0, r6
 8007de8:	f7fe feee 	bl	8006bc8 <_malloc_r>
 8007dec:	b948      	cbnz	r0, 8007e02 <__smakebuf_r+0x46>
 8007dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007df2:	059a      	lsls	r2, r3, #22
 8007df4:	d4ee      	bmi.n	8007dd4 <__smakebuf_r+0x18>
 8007df6:	f023 0303 	bic.w	r3, r3, #3
 8007dfa:	f043 0302 	orr.w	r3, r3, #2
 8007dfe:	81a3      	strh	r3, [r4, #12]
 8007e00:	e7e2      	b.n	8007dc8 <__smakebuf_r+0xc>
 8007e02:	89a3      	ldrh	r3, [r4, #12]
 8007e04:	6020      	str	r0, [r4, #0]
 8007e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e0a:	81a3      	strh	r3, [r4, #12]
 8007e0c:	9b01      	ldr	r3, [sp, #4]
 8007e0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e12:	b15b      	cbz	r3, 8007e2c <__smakebuf_r+0x70>
 8007e14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f000 f81d 	bl	8007e58 <_isatty_r>
 8007e1e:	b128      	cbz	r0, 8007e2c <__smakebuf_r+0x70>
 8007e20:	89a3      	ldrh	r3, [r4, #12]
 8007e22:	f023 0303 	bic.w	r3, r3, #3
 8007e26:	f043 0301 	orr.w	r3, r3, #1
 8007e2a:	81a3      	strh	r3, [r4, #12]
 8007e2c:	89a3      	ldrh	r3, [r4, #12]
 8007e2e:	431d      	orrs	r5, r3
 8007e30:	81a5      	strh	r5, [r4, #12]
 8007e32:	e7cf      	b.n	8007dd4 <__smakebuf_r+0x18>

08007e34 <_fstat_r>:
 8007e34:	b538      	push	{r3, r4, r5, lr}
 8007e36:	4d07      	ldr	r5, [pc, #28]	@ (8007e54 <_fstat_r+0x20>)
 8007e38:	2300      	movs	r3, #0
 8007e3a:	4604      	mov	r4, r0
 8007e3c:	4608      	mov	r0, r1
 8007e3e:	4611      	mov	r1, r2
 8007e40:	602b      	str	r3, [r5, #0]
 8007e42:	f7f9 fd23 	bl	800188c <_fstat>
 8007e46:	1c43      	adds	r3, r0, #1
 8007e48:	d102      	bne.n	8007e50 <_fstat_r+0x1c>
 8007e4a:	682b      	ldr	r3, [r5, #0]
 8007e4c:	b103      	cbz	r3, 8007e50 <_fstat_r+0x1c>
 8007e4e:	6023      	str	r3, [r4, #0]
 8007e50:	bd38      	pop	{r3, r4, r5, pc}
 8007e52:	bf00      	nop
 8007e54:	20000e50 	.word	0x20000e50

08007e58 <_isatty_r>:
 8007e58:	b538      	push	{r3, r4, r5, lr}
 8007e5a:	4d06      	ldr	r5, [pc, #24]	@ (8007e74 <_isatty_r+0x1c>)
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	4604      	mov	r4, r0
 8007e60:	4608      	mov	r0, r1
 8007e62:	602b      	str	r3, [r5, #0]
 8007e64:	f7f9 fd22 	bl	80018ac <_isatty>
 8007e68:	1c43      	adds	r3, r0, #1
 8007e6a:	d102      	bne.n	8007e72 <_isatty_r+0x1a>
 8007e6c:	682b      	ldr	r3, [r5, #0]
 8007e6e:	b103      	cbz	r3, 8007e72 <_isatty_r+0x1a>
 8007e70:	6023      	str	r3, [r4, #0]
 8007e72:	bd38      	pop	{r3, r4, r5, pc}
 8007e74:	20000e50 	.word	0x20000e50

08007e78 <_init>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr

08007e84 <_fini>:
 8007e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e86:	bf00      	nop
 8007e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e8a:	bc08      	pop	{r3}
 8007e8c:	469e      	mov	lr, r3
 8007e8e:	4770      	bx	lr
