
embed-filnal-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08004d38  08004d38  00014d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800512c  0800512c  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800512c  0800512c  0001512c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005134  08005134  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005134  08005134  00015134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005138  08005138  00015138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  0800513c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  200000b0  080051ec  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  080051ec  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bcf0  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001aa9  00000000  00000000  0002bdd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c80  00000000  00000000  0002d880  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ba8  00000000  00000000  0002e500  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000165e8  00000000  00000000  0002f0a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008cf1  00000000  00000000  00045690  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008cedd  00000000  00000000  0004e381  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000db25e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003778  00000000  00000000  000db2dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000b0 	.word	0x200000b0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004d20 	.word	0x08004d20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000b4 	.word	0x200000b4
 80001dc:	08004d20 	.word	0x08004d20

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_UART_RxCpltCallback>:
int boundMaxMin(int value, int max, int min);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  /* here we consume the current value of rx */
  // Debug Blinking
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8000598:	2201      	movs	r2, #1
 800059a:	2120      	movs	r1, #32
 800059c:	48ac      	ldr	r0, [pc, #688]	; (8000850 <HAL_UART_RxCpltCallback+0x2c0>)
 800059e:	f001 fd21 	bl	8001fe4 <HAL_GPIO_WritePin>
  	switch (state) {
 80005a2:	4bac      	ldr	r3, [pc, #688]	; (8000854 <HAL_UART_RxCpltCallback+0x2c4>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d030      	beq.n	800060c <HAL_UART_RxCpltCallback+0x7c>
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	dc02      	bgt.n	80005b4 <HAL_UART_RxCpltCallback+0x24>
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d007      	beq.n	80005c2 <HAL_UART_RxCpltCallback+0x32>
 80005b2:	e143      	b.n	800083c <HAL_UART_RxCpltCallback+0x2ac>
 80005b4:	2b0a      	cmp	r3, #10
 80005b6:	f000 80ce 	beq.w	8000756 <HAL_UART_RxCpltCallback+0x1c6>
 80005ba:	2b63      	cmp	r3, #99	; 0x63
 80005bc:	f000 8137 	beq.w	800082e <HAL_UART_RxCpltCallback+0x29e>
 80005c0:	e13c      	b.n	800083c <HAL_UART_RxCpltCallback+0x2ac>
  	case START_SCREEN:
  		switch (rxData[0]) {
 80005c2:	4ba5      	ldr	r3, [pc, #660]	; (8000858 <HAL_UART_RxCpltCallback+0x2c8>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	2b53      	cmp	r3, #83	; 0x53
 80005c8:	d009      	beq.n	80005de <HAL_UART_RxCpltCallback+0x4e>
 80005ca:	2b53      	cmp	r3, #83	; 0x53
 80005cc:	dc02      	bgt.n	80005d4 <HAL_UART_RxCpltCallback+0x44>
 80005ce:	2b43      	cmp	r3, #67	; 0x43
 80005d0:	d015      	beq.n	80005fe <HAL_UART_RxCpltCallback+0x6e>

  			// Before go to CREDIT SCREEN
  			clrscr();
  			break;
  		}
  		break;
 80005d2:	e133      	b.n	800083c <HAL_UART_RxCpltCallback+0x2ac>
  		switch (rxData[0]) {
 80005d4:	2b63      	cmp	r3, #99	; 0x63
 80005d6:	d012      	beq.n	80005fe <HAL_UART_RxCpltCallback+0x6e>
 80005d8:	2b73      	cmp	r3, #115	; 0x73
 80005da:	d000      	beq.n	80005de <HAL_UART_RxCpltCallback+0x4e>
  		break;
 80005dc:	e12e      	b.n	800083c <HAL_UART_RxCpltCallback+0x2ac>
  			state = GAME_SCREEN;
 80005de:	4b9d      	ldr	r3, [pc, #628]	; (8000854 <HAL_UART_RxCpltCallback+0x2c4>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	601a      	str	r2, [r3, #0]
  			resetPosition();
 80005e4:	f000 fd68 	bl	80010b8 <resetPosition>
  			resetScore();
 80005e8:	f000 fd7e 	bl	80010e8 <resetScore>
  			isGameStart = 0;
 80005ec:	4b9b      	ldr	r3, [pc, #620]	; (800085c <HAL_UART_RxCpltCallback+0x2cc>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	701a      	strb	r2, [r3, #0]
  			isGameEnd = 0;
 80005f2:	4b9b      	ldr	r3, [pc, #620]	; (8000860 <HAL_UART_RxCpltCallback+0x2d0>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	701a      	strb	r2, [r3, #0]
  			initial();
 80005f8:	f000 fb8e 	bl	8000d18 <initial>
  			break;
 80005fc:	e005      	b.n	800060a <HAL_UART_RxCpltCallback+0x7a>
  			state = CREDIT_SCREEN;
 80005fe:	4b95      	ldr	r3, [pc, #596]	; (8000854 <HAL_UART_RxCpltCallback+0x2c4>)
 8000600:	2263      	movs	r2, #99	; 0x63
 8000602:	601a      	str	r2, [r3, #0]
  			clrscr();
 8000604:	f000 fe16 	bl	8001234 <clrscr>
  			break;
 8000608:	bf00      	nop
  		break;
 800060a:	e117      	b.n	800083c <HAL_UART_RxCpltCallback+0x2ac>
  	case GAME_SCREEN:
  		// Any key would trigger this
  		isGameStart = 1;
 800060c:	4b93      	ldr	r3, [pc, #588]	; (800085c <HAL_UART_RxCpltCallback+0x2cc>)
 800060e:	2201      	movs	r2, #1
 8000610:	701a      	strb	r2, [r3, #0]
  		switch(rxData[0]) {
 8000612:	4b91      	ldr	r3, [pc, #580]	; (8000858 <HAL_UART_RxCpltCallback+0x2c8>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	3b41      	subs	r3, #65	; 0x41
 8000618:	2b37      	cmp	r3, #55	; 0x37
 800061a:	f200 810c 	bhi.w	8000836 <HAL_UART_RxCpltCallback+0x2a6>
 800061e:	a201      	add	r2, pc, #4	; (adr r2, 8000624 <HAL_UART_RxCpltCallback+0x94>)
 8000620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000624:	08000705 	.word	0x08000705
 8000628:	08000715 	.word	0x08000715
 800062c:	08000837 	.word	0x08000837
 8000630:	08000837 	.word	0x08000837
 8000634:	08000837 	.word	0x08000837
 8000638:	08000837 	.word	0x08000837
 800063c:	08000837 	.word	0x08000837
 8000640:	08000837 	.word	0x08000837
 8000644:	08000837 	.word	0x08000837
 8000648:	08000837 	.word	0x08000837
 800064c:	08000837 	.word	0x08000837
 8000650:	08000837 	.word	0x08000837
 8000654:	08000837 	.word	0x08000837
 8000658:	08000837 	.word	0x08000837
 800065c:	08000837 	.word	0x08000837
 8000660:	08000837 	.word	0x08000837
 8000664:	08000837 	.word	0x08000837
 8000668:	08000837 	.word	0x08000837
 800066c:	08000837 	.word	0x08000837
 8000670:	08000837 	.word	0x08000837
 8000674:	08000837 	.word	0x08000837
 8000678:	08000837 	.word	0x08000837
 800067c:	08000837 	.word	0x08000837
 8000680:	08000745 	.word	0x08000745
 8000684:	08000837 	.word	0x08000837
 8000688:	08000837 	.word	0x08000837
 800068c:	08000837 	.word	0x08000837
 8000690:	08000837 	.word	0x08000837
 8000694:	08000837 	.word	0x08000837
 8000698:	08000837 	.word	0x08000837
 800069c:	08000837 	.word	0x08000837
 80006a0:	08000837 	.word	0x08000837
 80006a4:	08000837 	.word	0x08000837
 80006a8:	08000837 	.word	0x08000837
 80006ac:	08000837 	.word	0x08000837
 80006b0:	08000837 	.word	0x08000837
 80006b4:	08000837 	.word	0x08000837
 80006b8:	08000837 	.word	0x08000837
 80006bc:	08000837 	.word	0x08000837
 80006c0:	08000837 	.word	0x08000837
 80006c4:	08000837 	.word	0x08000837
 80006c8:	08000837 	.word	0x08000837
 80006cc:	08000837 	.word	0x08000837
 80006d0:	08000837 	.word	0x08000837
 80006d4:	08000837 	.word	0x08000837
 80006d8:	08000837 	.word	0x08000837
 80006dc:	08000837 	.word	0x08000837
 80006e0:	08000837 	.word	0x08000837
 80006e4:	08000837 	.word	0x08000837
 80006e8:	08000837 	.word	0x08000837
 80006ec:	08000735 	.word	0x08000735
 80006f0:	08000837 	.word	0x08000837
 80006f4:	08000837 	.word	0x08000837
 80006f8:	08000837 	.word	0x08000837
 80006fc:	08000725 	.word	0x08000725
 8000700:	08000745 	.word	0x08000745
		case 'A':
			setPaddlePostion(&paddle1, paddle1.posY-PADDLE_SPEED);
 8000704:	4b57      	ldr	r3, [pc, #348]	; (8000864 <HAL_UART_RxCpltCallback+0x2d4>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	3b02      	subs	r3, #2
 800070a:	4619      	mov	r1, r3
 800070c:	4855      	ldr	r0, [pc, #340]	; (8000864 <HAL_UART_RxCpltCallback+0x2d4>)
 800070e:	f000 fd0b 	bl	8001128 <setPaddlePostion>
			break;
 8000712:	e01f      	b.n	8000754 <HAL_UART_RxCpltCallback+0x1c4>
		case 'B':
			setPaddlePostion(&paddle1, paddle1.posY+PADDLE_SPEED);
 8000714:	4b53      	ldr	r3, [pc, #332]	; (8000864 <HAL_UART_RxCpltCallback+0x2d4>)
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	3302      	adds	r3, #2
 800071a:	4619      	mov	r1, r3
 800071c:	4851      	ldr	r0, [pc, #324]	; (8000864 <HAL_UART_RxCpltCallback+0x2d4>)
 800071e:	f000 fd03 	bl	8001128 <setPaddlePostion>
			break;
 8000722:	e017      	b.n	8000754 <HAL_UART_RxCpltCallback+0x1c4>
		case 'w':
			setPaddlePostion(&paddle2, paddle2.posY-PADDLE_SPEED);
 8000724:	4b50      	ldr	r3, [pc, #320]	; (8000868 <HAL_UART_RxCpltCallback+0x2d8>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	3b02      	subs	r3, #2
 800072a:	4619      	mov	r1, r3
 800072c:	484e      	ldr	r0, [pc, #312]	; (8000868 <HAL_UART_RxCpltCallback+0x2d8>)
 800072e:	f000 fcfb 	bl	8001128 <setPaddlePostion>
			break;
 8000732:	e00f      	b.n	8000754 <HAL_UART_RxCpltCallback+0x1c4>
		case 's':
			setPaddlePostion(&paddle2, paddle2.posY+PADDLE_SPEED);
 8000734:	4b4c      	ldr	r3, [pc, #304]	; (8000868 <HAL_UART_RxCpltCallback+0x2d8>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	3302      	adds	r3, #2
 800073a:	4619      	mov	r1, r3
 800073c:	484a      	ldr	r0, [pc, #296]	; (8000868 <HAL_UART_RxCpltCallback+0x2d8>)
 800073e:	f000 fcf3 	bl	8001128 <setPaddlePostion>
			break;
 8000742:	e007      	b.n	8000754 <HAL_UART_RxCpltCallback+0x1c4>
		case 'x': case 'X':
			state = START_SCREEN;
 8000744:	4b43      	ldr	r3, [pc, #268]	; (8000854 <HAL_UART_RxCpltCallback+0x2c4>)
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]

			resetPosition();
 800074a:	f000 fcb5 	bl	80010b8 <resetPosition>
			resetScore();
 800074e:	f000 fccb 	bl	80010e8 <resetScore>
			break;
 8000752:	bf00      	nop
		}
  		break;
 8000754:	e06f      	b.n	8000836 <HAL_UART_RxCpltCallback+0x2a6>
  	case END_SCREEN:
  		switch(rxData[0]) {
 8000756:	4b40      	ldr	r3, [pc, #256]	; (8000858 <HAL_UART_RxCpltCallback+0x2c8>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	3b52      	subs	r3, #82	; 0x52
 800075c:	2b26      	cmp	r3, #38	; 0x26
 800075e:	d86c      	bhi.n	800083a <HAL_UART_RxCpltCallback+0x2aa>
 8000760:	a201      	add	r2, pc, #4	; (adr r2, 8000768 <HAL_UART_RxCpltCallback+0x1d8>)
 8000762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000766:	bf00      	nop
 8000768:	08000805 	.word	0x08000805
 800076c:	0800083b 	.word	0x0800083b
 8000770:	0800083b 	.word	0x0800083b
 8000774:	0800083b 	.word	0x0800083b
 8000778:	0800083b 	.word	0x0800083b
 800077c:	0800083b 	.word	0x0800083b
 8000780:	08000825 	.word	0x08000825
 8000784:	0800083b 	.word	0x0800083b
 8000788:	0800083b 	.word	0x0800083b
 800078c:	0800083b 	.word	0x0800083b
 8000790:	0800083b 	.word	0x0800083b
 8000794:	0800083b 	.word	0x0800083b
 8000798:	0800083b 	.word	0x0800083b
 800079c:	0800083b 	.word	0x0800083b
 80007a0:	0800083b 	.word	0x0800083b
 80007a4:	0800083b 	.word	0x0800083b
 80007a8:	0800083b 	.word	0x0800083b
 80007ac:	0800083b 	.word	0x0800083b
 80007b0:	0800083b 	.word	0x0800083b
 80007b4:	0800083b 	.word	0x0800083b
 80007b8:	0800083b 	.word	0x0800083b
 80007bc:	0800083b 	.word	0x0800083b
 80007c0:	0800083b 	.word	0x0800083b
 80007c4:	0800083b 	.word	0x0800083b
 80007c8:	0800083b 	.word	0x0800083b
 80007cc:	0800083b 	.word	0x0800083b
 80007d0:	0800083b 	.word	0x0800083b
 80007d4:	0800083b 	.word	0x0800083b
 80007d8:	0800083b 	.word	0x0800083b
 80007dc:	0800083b 	.word	0x0800083b
 80007e0:	0800083b 	.word	0x0800083b
 80007e4:	0800083b 	.word	0x0800083b
 80007e8:	08000805 	.word	0x08000805
 80007ec:	0800083b 	.word	0x0800083b
 80007f0:	0800083b 	.word	0x0800083b
 80007f4:	0800083b 	.word	0x0800083b
 80007f8:	0800083b 	.word	0x0800083b
 80007fc:	0800083b 	.word	0x0800083b
 8000800:	08000825 	.word	0x08000825
  		case 'r': case 'R':
  			state = GAME_SCREEN;
 8000804:	4b13      	ldr	r3, [pc, #76]	; (8000854 <HAL_UART_RxCpltCallback+0x2c4>)
 8000806:	2201      	movs	r2, #1
 8000808:	601a      	str	r2, [r3, #0]

			// Redraw screen to Start New Game
			resetPosition();
 800080a:	f000 fc55 	bl	80010b8 <resetPosition>
			resetScore();
 800080e:	f000 fc6b 	bl	80010e8 <resetScore>
			isGameStart = 0;
 8000812:	4b12      	ldr	r3, [pc, #72]	; (800085c <HAL_UART_RxCpltCallback+0x2cc>)
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
			isGameEnd = 0;
 8000818:	4b11      	ldr	r3, [pc, #68]	; (8000860 <HAL_UART_RxCpltCallback+0x2d0>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]
			initial();
 800081e:	f000 fa7b 	bl	8000d18 <initial>
  			break;
 8000822:	e003      	b.n	800082c <HAL_UART_RxCpltCallback+0x29c>
  		case 'x': case 'X':
  			state = START_SCREEN;
 8000824:	4b0b      	ldr	r3, [pc, #44]	; (8000854 <HAL_UART_RxCpltCallback+0x2c4>)
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
  			break;
 800082a:	bf00      	nop
  		}
  		break;
 800082c:	e005      	b.n	800083a <HAL_UART_RxCpltCallback+0x2aa>
  	case CREDIT_SCREEN:
  		// Press any
  		state = START_SCREEN;
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <HAL_UART_RxCpltCallback+0x2c4>)
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	e002      	b.n	800083c <HAL_UART_RxCpltCallback+0x2ac>
  		break;
 8000836:	bf00      	nop
 8000838:	e000      	b.n	800083c <HAL_UART_RxCpltCallback+0x2ac>
  		break;
 800083a:	bf00      	nop
  		// TODO: Implement Credit screen
//  		printCredit();
  	}

  /* set up to receive another char */
  HAL_UART_Receive_IT(&huart2, rxData, 1);
 800083c:	2201      	movs	r2, #1
 800083e:	4906      	ldr	r1, [pc, #24]	; (8000858 <HAL_UART_RxCpltCallback+0x2c8>)
 8000840:	480a      	ldr	r0, [pc, #40]	; (800086c <HAL_UART_RxCpltCallback+0x2dc>)
 8000842:	f002 ffe3 	bl	800380c <HAL_UART_Receive_IT>
}
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40020000 	.word	0x40020000
 8000854:	200000cc 	.word	0x200000cc
 8000858:	200000e8 	.word	0x200000e8
 800085c:	200000d8 	.word	0x200000d8
 8000860:	200000d9 	.word	0x200000d9
 8000864:	20000020 	.word	0x20000020
 8000868:	20000030 	.word	0x20000030
 800086c:	20000134 	.word	0x20000134

08000870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000874:	f001 f88e 	bl	8001994 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000878:	f000 f81a 	bl	80008b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800087c:	f000 f924 	bl	8000ac8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000880:	f000 f8f8 	bl	8000a74 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000884:	f000 f87e 	bl	8000984 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000888:	2100      	movs	r1, #0
 800088a:	4806      	ldr	r0, [pc, #24]	; (80008a4 <main+0x34>)
 800088c:	f002 f8aa 	bl	80029e4 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8000890:	4804      	ldr	r0, [pc, #16]	; (80008a4 <main+0x34>)
 8000892:	f002 f84e 	bl	8002932 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t*)rxData, 1);
 8000896:	2201      	movs	r2, #1
 8000898:	4903      	ldr	r1, [pc, #12]	; (80008a8 <main+0x38>)
 800089a:	4804      	ldr	r0, [pc, #16]	; (80008ac <main+0x3c>)
 800089c:	f002 ffb6 	bl	800380c <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80008a0:	e7fe      	b.n	80008a0 <main+0x30>
 80008a2:	bf00      	nop
 80008a4:	200000f4 	.word	0x200000f4
 80008a8:	200000e8 	.word	0x200000e8
 80008ac:	20000134 	.word	0x20000134

080008b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b094      	sub	sp, #80	; 0x50
 80008b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b6:	f107 0320 	add.w	r3, r7, #32
 80008ba:	2230      	movs	r2, #48	; 0x30
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f003 fe20 	bl	8004504 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	4b28      	ldr	r3, [pc, #160]	; (800097c <SystemClock_Config+0xcc>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008dc:	4a27      	ldr	r2, [pc, #156]	; (800097c <SystemClock_Config+0xcc>)
 80008de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e2:	6413      	str	r3, [r2, #64]	; 0x40
 80008e4:	4b25      	ldr	r3, [pc, #148]	; (800097c <SystemClock_Config+0xcc>)
 80008e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f0:	2300      	movs	r3, #0
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	4b22      	ldr	r3, [pc, #136]	; (8000980 <SystemClock_Config+0xd0>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a21      	ldr	r2, [pc, #132]	; (8000980 <SystemClock_Config+0xd0>)
 80008fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008fe:	6013      	str	r3, [r2, #0]
 8000900:	4b1f      	ldr	r3, [pc, #124]	; (8000980 <SystemClock_Config+0xd0>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800090c:	2302      	movs	r3, #2
 800090e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000910:	2301      	movs	r3, #1
 8000912:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000914:	2310      	movs	r3, #16
 8000916:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000918:	2302      	movs	r3, #2
 800091a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800091c:	2300      	movs	r3, #0
 800091e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000920:	2310      	movs	r3, #16
 8000922:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000924:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000928:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800092a:	2304      	movs	r3, #4
 800092c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800092e:	2304      	movs	r3, #4
 8000930:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000932:	f107 0320 	add.w	r3, r7, #32
 8000936:	4618      	mov	r0, r3
 8000938:	f001 fb6e 	bl	8002018 <HAL_RCC_OscConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000942:	f000 fe97 	bl	8001674 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000946:	230f      	movs	r3, #15
 8000948:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094a:	2302      	movs	r3, #2
 800094c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000956:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000958:	2300      	movs	r3, #0
 800095a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	2102      	movs	r1, #2
 8000962:	4618      	mov	r0, r3
 8000964:	f001 fdc8 	bl	80024f8 <HAL_RCC_ClockConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800096e:	f000 fe81 	bl	8001674 <Error_Handler>
  }
}
 8000972:	bf00      	nop
 8000974:	3750      	adds	r7, #80	; 0x50
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08e      	sub	sp, #56	; 0x38
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800098a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000998:	f107 0320 	add.w	r3, r7, #32
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
 80009b0:	615a      	str	r2, [r3, #20]
 80009b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009b4:	4b2d      	ldr	r3, [pc, #180]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009b6:	4a2e      	ldr	r2, [pc, #184]	; (8000a70 <MX_TIM3_Init+0xec>)
 80009b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3500;
 80009ba:	4b2c      	ldr	r3, [pc, #176]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009bc:	f640 52ac 	movw	r2, #3500	; 0xdac
 80009c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c2:	4b2a      	ldr	r3, [pc, #168]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80009c8:	4b28      	ldr	r3, [pc, #160]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d0:	4b26      	ldr	r3, [pc, #152]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009d6:	4b25      	ldr	r3, [pc, #148]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009d8:	2280      	movs	r2, #128	; 0x80
 80009da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009dc:	4823      	ldr	r0, [pc, #140]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009de:	f001 ff7d 	bl	80028dc <HAL_TIM_Base_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009e8:	f000 fe44 	bl	8001674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009f0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009f6:	4619      	mov	r1, r3
 80009f8:	481c      	ldr	r0, [pc, #112]	; (8000a6c <MX_TIM3_Init+0xe8>)
 80009fa:	f002 f9f3 	bl	8002de4 <HAL_TIM_ConfigClockSource>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000a04:	f000 fe36 	bl	8001674 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a08:	4818      	ldr	r0, [pc, #96]	; (8000a6c <MX_TIM3_Init+0xe8>)
 8000a0a:	f001 ffb6 	bl	800297a <HAL_TIM_PWM_Init>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000a14:	f000 fe2e 	bl	8001674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a20:	f107 0320 	add.w	r3, r7, #32
 8000a24:	4619      	mov	r1, r3
 8000a26:	4811      	ldr	r0, [pc, #68]	; (8000a6c <MX_TIM3_Init+0xe8>)
 8000a28:	f002 fd88 	bl	800353c <HAL_TIMEx_MasterConfigSynchronization>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000a32:	f000 fe1f 	bl	8001674 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a36:	2360      	movs	r3, #96	; 0x60
 8000a38:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a42:	2300      	movs	r3, #0
 8000a44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	2200      	movs	r2, #0
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4807      	ldr	r0, [pc, #28]	; (8000a6c <MX_TIM3_Init+0xe8>)
 8000a4e:	f002 f903 	bl	8002c58 <HAL_TIM_PWM_ConfigChannel>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a58:	f000 fe0c 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a5c:	4803      	ldr	r0, [pc, #12]	; (8000a6c <MX_TIM3_Init+0xe8>)
 8000a5e:	f000 fe61 	bl	8001724 <HAL_TIM_MspPostInit>

}
 8000a62:	bf00      	nop
 8000a64:	3738      	adds	r7, #56	; 0x38
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200000f4 	.word	0x200000f4
 8000a70:	40000400 	.word	0x40000400

08000a74 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a78:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000a7a:	4a12      	ldr	r2, [pc, #72]	; (8000ac4 <MX_USART2_UART_Init+0x50>)
 8000a7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000a80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <MX_USART2_UART_Init+0x4c>)
 8000aac:	f002 fdc8 	bl	8003640 <HAL_UART_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ab6:	f000 fddd 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000134 	.word	0x20000134
 8000ac4:	40004400 	.word	0x40004400

08000ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	; 0x28
 8000acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	4b2d      	ldr	r3, [pc, #180]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	4a2c      	ldr	r2, [pc, #176]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000ae8:	f043 0304 	orr.w	r3, r3, #4
 8000aec:	6313      	str	r3, [r2, #48]	; 0x30
 8000aee:	4b2a      	ldr	r3, [pc, #168]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	f003 0304 	and.w	r3, r3, #4
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	4b26      	ldr	r3, [pc, #152]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	4a25      	ldr	r2, [pc, #148]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b08:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0a:	4b23      	ldr	r3, [pc, #140]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	60bb      	str	r3, [r7, #8]
 8000b1a:	4b1f      	ldr	r3, [pc, #124]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	4a1e      	ldr	r2, [pc, #120]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b20:	f043 0301 	orr.w	r3, r3, #1
 8000b24:	6313      	str	r3, [r2, #48]	; 0x30
 8000b26:	4b1c      	ldr	r3, [pc, #112]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	4b18      	ldr	r3, [pc, #96]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	4a17      	ldr	r2, [pc, #92]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b3c:	f043 0302 	orr.w	r3, r3, #2
 8000b40:	6313      	str	r3, [r2, #48]	; 0x30
 8000b42:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <MX_GPIO_Init+0xd0>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	f003 0302 	and.w	r3, r3, #2
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2120      	movs	r1, #32
 8000b52:	4812      	ldr	r0, [pc, #72]	; (8000b9c <MX_GPIO_Init+0xd4>)
 8000b54:	f001 fa46 	bl	8001fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <MX_GPIO_Init+0xd8>)
 8000b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480d      	ldr	r0, [pc, #52]	; (8000ba4 <MX_GPIO_Init+0xdc>)
 8000b6e:	f001 f8b7 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b72:	2320      	movs	r3, #32
 8000b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b76:	2301      	movs	r3, #1
 8000b78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b82:	f107 0314 	add.w	r3, r7, #20
 8000b86:	4619      	mov	r1, r3
 8000b88:	4804      	ldr	r0, [pc, #16]	; (8000b9c <MX_GPIO_Init+0xd4>)
 8000b8a:	f001 f8a9 	bl	8001ce0 <HAL_GPIO_Init>

}
 8000b8e:	bf00      	nop
 8000b90:	3728      	adds	r7, #40	; 0x28
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40023800 	.word	0x40023800
 8000b9c:	40020000 	.word	0x40020000
 8000ba0:	10210000 	.word	0x10210000
 8000ba4:	40020800 	.word	0x40020800

08000ba8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]

	switch (state) {
 8000bb0:	4b1c      	ldr	r3, [pc, #112]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d00b      	beq.n	8000bd0 <HAL_TIM_PeriodElapsedCallback+0x28>
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	dc02      	bgt.n	8000bc2 <HAL_TIM_PeriodElapsedCallback+0x1a>
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d004      	beq.n	8000bca <HAL_TIM_PeriodElapsedCallback+0x22>
 8000bc0:	e01d      	b.n	8000bfe <HAL_TIM_PeriodElapsedCallback+0x56>
 8000bc2:	2b0a      	cmp	r3, #10
 8000bc4:	d017      	beq.n	8000bf6 <HAL_TIM_PeriodElapsedCallback+0x4e>
 8000bc6:	2b63      	cmp	r3, #99	; 0x63
		break;
	case END_SCREEN:
		gameover();
		break;
	case CREDIT_SCREEN:
		break;
 8000bc8:	e019      	b.n	8000bfe <HAL_TIM_PeriodElapsedCallback+0x56>
		welcome();
 8000bca:	f000 f88b 	bl	8000ce4 <welcome>
		break;
 8000bce:	e016      	b.n	8000bfe <HAL_TIM_PeriodElapsedCallback+0x56>
		if (isGameStart) {
 8000bd0:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d011      	beq.n	8000bfc <HAL_TIM_PeriodElapsedCallback+0x54>
			if (!isGameEnd) {
 8000bd8:	4b14      	ldr	r3, [pc, #80]	; (8000c2c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d104      	bne.n	8000bea <HAL_TIM_PeriodElapsedCallback+0x42>
				tick();
 8000be0:	f000 f82a 	bl	8000c38 <tick>
				render();
 8000be4:	f000 f868 	bl	8000cb8 <render>
		break;
 8000be8:	e008      	b.n	8000bfc <HAL_TIM_PeriodElapsedCallback+0x54>
				state = END_SCREEN;
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000bec:	220a      	movs	r2, #10
 8000bee:	601a      	str	r2, [r3, #0]
				clrscr();
 8000bf0:	f000 fb20 	bl	8001234 <clrscr>
		break;
 8000bf4:	e002      	b.n	8000bfc <HAL_TIM_PeriodElapsedCallback+0x54>
		gameover();
 8000bf6:	f000 f8a5 	bl	8000d44 <gameover>
		break;
 8000bfa:	e000      	b.n	8000bfe <HAL_TIM_PeriodElapsedCallback+0x56>
		break;
 8000bfc:	bf00      	nop
	}

	// Change tracker point
	if (tracker != state)
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d003      	beq.n	8000c12 <HAL_TIM_PeriodElapsedCallback+0x6a>
		tracker = state;
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a08      	ldr	r2, [pc, #32]	; (8000c30 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000c10:	6013      	str	r3, [r2, #0]

	// Toggle LED
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2120      	movs	r1, #32
 8000c16:	4807      	ldr	r0, [pc, #28]	; (8000c34 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000c18:	f001 f9e4 	bl	8001fe4 <HAL_GPIO_WritePin>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200000cc 	.word	0x200000cc
 8000c28:	200000d8 	.word	0x200000d8
 8000c2c:	200000d9 	.word	0x200000d9
 8000c30:	20000000 	.word	0x20000000
 8000c34:	40020000 	.word	0x40020000

08000c38 <tick>:

const char paddleSymbol[] = "@";
const char lineSymbol[] = "X";

// Tick()
void tick() {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
	// Update Ball Position
	updateBallPosition(&ball);
 8000c3c:	4818      	ldr	r0, [pc, #96]	; (8000ca0 <tick+0x68>)
 8000c3e:	f000 f9a7 	bl	8000f90 <updateBallPosition>

	// Score's
	switch (checkIfScore()) {
 8000c42:	f000 f899 	bl	8000d78 <checkIfScore>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d002      	beq.n	8000c52 <tick+0x1a>
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d008      	beq.n	8000c62 <tick+0x2a>
		score2++;
		reset();
		break;
	default:
		// Continue;
		break;
 8000c50:	e00f      	b.n	8000c72 <tick+0x3a>
		score1++;
 8000c52:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <tick+0x6c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	3301      	adds	r3, #1
 8000c58:	4a12      	ldr	r2, [pc, #72]	; (8000ca4 <tick+0x6c>)
 8000c5a:	6013      	str	r3, [r2, #0]
		reset();
 8000c5c:	f000 fa56 	bl	800110c <reset>
		break;
 8000c60:	e007      	b.n	8000c72 <tick+0x3a>
		score2++;
 8000c62:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <tick+0x70>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	3301      	adds	r3, #1
 8000c68:	4a0f      	ldr	r2, [pc, #60]	; (8000ca8 <tick+0x70>)
 8000c6a:	6013      	str	r3, [r2, #0]
		reset();
 8000c6c:	f000 fa4e 	bl	800110c <reset>
		break;
 8000c70:	bf00      	nop
	}

	// Game have ended
	if (score1 >= win_score || score2 >= win_score) {
 8000c72:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <tick+0x74>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	461a      	mov	r2, r3
 8000c78:	4b0a      	ldr	r3, [pc, #40]	; (8000ca4 <tick+0x6c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	dd06      	ble.n	8000c8e <tick+0x56>
 8000c80:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <tick+0x74>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <tick+0x70>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	dc05      	bgt.n	8000c9a <tick+0x62>
		isGameEnd = 1;
 8000c8e:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <tick+0x78>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	701a      	strb	r2, [r3, #0]
		isGameStart = 1;
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <tick+0x7c>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	701a      	strb	r2, [r3, #0]
	}
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20000008 	.word	0x20000008
 8000ca4:	200000d0 	.word	0x200000d0
 8000ca8:	200000d4 	.word	0x200000d4
 8000cac:	20000004 	.word	0x20000004
 8000cb0:	200000d9 	.word	0x200000d9
 8000cb4:	200000d8 	.word	0x200000d8

08000cb8 <render>:

// Update()
void render() {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
	drawPaddle(&paddle1, 0);
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4806      	ldr	r0, [pc, #24]	; (8000cd8 <render+0x20>)
 8000cc0:	f000 f8ca 	bl	8000e58 <drawPaddle>
	drawPaddle(&paddle2, 0);
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4805      	ldr	r0, [pc, #20]	; (8000cdc <render+0x24>)
 8000cc8:	f000 f8c6 	bl	8000e58 <drawPaddle>
	drawBall(&ball);
 8000ccc:	4804      	ldr	r0, [pc, #16]	; (8000ce0 <render+0x28>)
 8000cce:	f000 f945 	bl	8000f5c <drawBall>
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000020 	.word	0x20000020
 8000cdc:	20000030 	.word	0x20000030
 8000ce0:	20000008 	.word	0x20000008

08000ce4 <welcome>:

// Complex &
// Screens
void welcome() {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
	if (tracker == state) return;
 8000ce8:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <welcome+0x2c>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <welcome+0x30>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d00a      	beq.n	8000d0a <welcome+0x26>

	// Draw Game Screen for being background
	initial();
 8000cf4:	f000 f810 	bl	8000d18 <initial>

	printGameTitle(30, 5);
 8000cf8:	2105      	movs	r1, #5
 8000cfa:	201e      	movs	r0, #30
 8000cfc:	f000 fac6 	bl	800128c <printGameTitle>
	printHTP(25, 15);
 8000d00:	210f      	movs	r1, #15
 8000d02:	2019      	movs	r0, #25
 8000d04:	f000 fb12 	bl	800132c <printHTP>
 8000d08:	e000      	b.n	8000d0c <welcome+0x28>
	if (tracker == state) return;
 8000d0a:	bf00      	nop
}
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000000 	.word	0x20000000
 8000d14:	200000cc 	.word	0x200000cc

08000d18 <initial>:

void initial() {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	clrscr();
 8000d1c:	f000 fa8a 	bl	8001234 <clrscr>
	drawScoreBar();
 8000d20:	f000 f852 	bl	8000dc8 <drawScoreBar>
	drawZoneLine();
 8000d24:	f000 f8fa 	bl	8000f1c <drawZoneLine>
	drawPaddle(&paddle1, 1);
 8000d28:	2101      	movs	r1, #1
 8000d2a:	4804      	ldr	r0, [pc, #16]	; (8000d3c <initial+0x24>)
 8000d2c:	f000 f894 	bl	8000e58 <drawPaddle>
	drawPaddle(&paddle2, 1);
 8000d30:	2101      	movs	r1, #1
 8000d32:	4803      	ldr	r0, [pc, #12]	; (8000d40 <initial+0x28>)
 8000d34:	f000 f890 	bl	8000e58 <drawPaddle>
	return;
 8000d38:	bf00      	nop
}
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000020 	.word	0x20000020
 8000d40:	20000030 	.word	0x20000030

08000d44 <gameover>:

void gameover() {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
	winner = (score1 > score2) ? 1 : 2;
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <gameover+0x28>)
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <gameover+0x2c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	dd01      	ble.n	8000d58 <gameover+0x14>
 8000d54:	2201      	movs	r2, #1
 8000d56:	e000      	b.n	8000d5a <gameover+0x16>
 8000d58:	2202      	movs	r2, #2
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <gameover+0x30>)
 8000d5c:	701a      	strb	r2, [r3, #0]
	printGameOver(22, 9);
 8000d5e:	2109      	movs	r1, #9
 8000d60:	2016      	movs	r0, #22
 8000d62:	f000 fb89 	bl	8001478 <printGameOver>
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200000d0 	.word	0x200000d0
 8000d70:	200000d4 	.word	0x200000d4
 8000d74:	200000da 	.word	0x200000da

08000d78 <checkIfScore>:

uint8_t checkIfScore() {
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
	struct Ball *b = &ball;
 8000d7e:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <checkIfScore+0x4c>)
 8000d80:	607b      	str	r3, [r7, #4]
	if (b->mvH > 0 && b->posX + b->mvH >= SCREEN_WIDTH) { // Player2 score!
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	dd08      	ble.n	8000d9c <checkIfScore+0x24>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	689a      	ldr	r2, [r3, #8]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	691b      	ldr	r3, [r3, #16]
 8000d92:	4413      	add	r3, r2
 8000d94:	2b4e      	cmp	r3, #78	; 0x4e
 8000d96:	dd01      	ble.n	8000d9c <checkIfScore+0x24>
		return 1;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	e00d      	b.n	8000db8 <checkIfScore+0x40>
	} else if (b->mvH < 0 && b->posX + b->mvH <= 0) { // Player1 score!
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	691b      	ldr	r3, [r3, #16]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	da08      	bge.n	8000db6 <checkIfScore+0x3e>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	689a      	ldr	r2, [r3, #8]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	691b      	ldr	r3, [r3, #16]
 8000dac:	4413      	add	r3, r2
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	dc01      	bgt.n	8000db6 <checkIfScore+0x3e>
		return 2;
 8000db2:	2302      	movs	r3, #2
 8000db4:	e000      	b.n	8000db8 <checkIfScore+0x40>
	}
	else {
		return 0;
 8000db6:	2300      	movs	r3, #0
	}
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	20000008 	.word	0x20000008

08000dc8 <drawScoreBar>:

// Draw functions
void drawScoreBar() {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
	char buff[16];
	set_cursor(35, 0);
 8000dce:	2100      	movs	r1, #0
 8000dd0:	2023      	movs	r0, #35	; 0x23
 8000dd2:	f000 fa09 	bl	80011e8 <set_cursor>
	HAL_UART_Transmit(&huart2, (uint8_t*)buff, sprintf(buff, "%d", score1), HAL_MAX_DELAY);
 8000dd6:	4b1a      	ldr	r3, [pc, #104]	; (8000e40 <drawScoreBar+0x78>)
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4919      	ldr	r1, [pc, #100]	; (8000e44 <drawScoreBar+0x7c>)
 8000dde:	4618      	mov	r0, r3
 8000de0:	f003 fb98 	bl	8004514 <siprintf>
 8000de4:	4603      	mov	r3, r0
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	4639      	mov	r1, r7
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dee:	4816      	ldr	r0, [pc, #88]	; (8000e48 <drawScoreBar+0x80>)
 8000df0:	f002 fc73 	bl	80036da <HAL_UART_Transmit>
	set_cursor(3, 0);
 8000df4:	2100      	movs	r1, #0
 8000df6:	2003      	movs	r0, #3
 8000df8:	f000 f9f6 	bl	80011e8 <set_cursor>
	print("P2");
 8000dfc:	4813      	ldr	r0, [pc, #76]	; (8000e4c <drawScoreBar+0x84>)
 8000dfe:	f000 f9d7 	bl	80011b0 <print>
	set_cursor(45, 0);
 8000e02:	2100      	movs	r1, #0
 8000e04:	202d      	movs	r0, #45	; 0x2d
 8000e06:	f000 f9ef 	bl	80011e8 <set_cursor>
	HAL_UART_Transmit(&huart2, (uint8_t*)buff, sprintf(buff, "%d", score2), HAL_MAX_DELAY);
 8000e0a:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <drawScoreBar+0x88>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	463b      	mov	r3, r7
 8000e10:	490c      	ldr	r1, [pc, #48]	; (8000e44 <drawScoreBar+0x7c>)
 8000e12:	4618      	mov	r0, r3
 8000e14:	f003 fb7e 	bl	8004514 <siprintf>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	b29a      	uxth	r2, r3
 8000e1c:	4639      	mov	r1, r7
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e22:	4809      	ldr	r0, [pc, #36]	; (8000e48 <drawScoreBar+0x80>)
 8000e24:	f002 fc59 	bl	80036da <HAL_UART_Transmit>
	set_cursor(77, 0);
 8000e28:	2100      	movs	r1, #0
 8000e2a:	204d      	movs	r0, #77	; 0x4d
 8000e2c:	f000 f9dc 	bl	80011e8 <set_cursor>
	print("P1");
 8000e30:	4808      	ldr	r0, [pc, #32]	; (8000e54 <drawScoreBar+0x8c>)
 8000e32:	f000 f9bd 	bl	80011b0 <print>
}
 8000e36:	bf00      	nop
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200000d0 	.word	0x200000d0
 8000e44:	08004d38 	.word	0x08004d38
 8000e48:	20000134 	.word	0x20000134
 8000e4c:	08004d3c 	.word	0x08004d3c
 8000e50:	200000d4 	.word	0x200000d4
 8000e54:	08004d40 	.word	0x08004d40

08000e58 <drawPaddle>:

void drawPaddle(struct Paddle* paddle, uint8_t force) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	70fb      	strb	r3, [r7, #3]
	if (!force && paddle->prevX == paddle->posX && paddle->prevY == paddle->posY) return;
 8000e64:	78fb      	ldrb	r3, [r7, #3]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10b      	bne.n	8000e82 <drawPaddle+0x2a>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d105      	bne.n	8000e82 <drawPaddle+0x2a>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	685a      	ldr	r2, [r3, #4]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d044      	beq.n	8000f0c <drawPaddle+0xb4>

	char clean = ' ';
 8000e82:	2320      	movs	r3, #32
 8000e84:	737b      	strb	r3, [r7, #13]

	// Clean up Old
	for (uint8_t j = paddle->prevY-3; j <= paddle->prevY+3; ++j) {
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	3b03      	subs	r3, #3
 8000e8e:	73fb      	strb	r3, [r7, #15]
 8000e90:	e012      	b.n	8000eb8 <drawPaddle+0x60>
		set_cursor(paddle->posX, j);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	7bfa      	ldrb	r2, [r7, #15]
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 f9a3 	bl	80011e8 <set_cursor>
		HAL_UART_Transmit(&huart2, (uint8_t*)&clean, sizeof(clean), HAL_MAX_DELAY);
 8000ea2:	f107 010d 	add.w	r1, r7, #13
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4819      	ldr	r0, [pc, #100]	; (8000f14 <drawPaddle+0xbc>)
 8000eae:	f002 fc14 	bl	80036da <HAL_UART_Transmit>
	for (uint8_t j = paddle->prevY-3; j <= paddle->prevY+3; ++j) {
 8000eb2:	7bfb      	ldrb	r3, [r7, #15]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	73fb      	strb	r3, [r7, #15]
 8000eb8:	7bfa      	ldrb	r2, [r7, #15]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	3303      	adds	r3, #3
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	dde6      	ble.n	8000e92 <drawPaddle+0x3a>
	}

	// Set new values to previous position
	paddle->prevX = paddle->posX;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	601a      	str	r2, [r3, #0]
	paddle->prevY = paddle->posY;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	68da      	ldr	r2, [r3, #12]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	605a      	str	r2, [r3, #4]

	// Render New
	for (uint8_t j = paddle->posY-3; j <= paddle->posY+3; ++j) {
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	3b03      	subs	r3, #3
 8000edc:	73bb      	strb	r3, [r7, #14]
 8000ede:	e00d      	b.n	8000efc <drawPaddle+0xa4>
		set_cursor(paddle->posX, j);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	7bba      	ldrb	r2, [r7, #14]
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 f97c 	bl	80011e8 <set_cursor>
		print("@");
 8000ef0:	4809      	ldr	r0, [pc, #36]	; (8000f18 <drawPaddle+0xc0>)
 8000ef2:	f000 f95d 	bl	80011b0 <print>
	for (uint8_t j = paddle->posY-3; j <= paddle->posY+3; ++j) {
 8000ef6:	7bbb      	ldrb	r3, [r7, #14]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	73bb      	strb	r3, [r7, #14]
 8000efc:	7bba      	ldrb	r2, [r7, #14]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	3303      	adds	r3, #3
 8000f04:	429a      	cmp	r2, r3
 8000f06:	ddeb      	ble.n	8000ee0 <drawPaddle+0x88>
	}
	return;
 8000f08:	bf00      	nop
 8000f0a:	e000      	b.n	8000f0e <drawPaddle+0xb6>
	if (!force && paddle->prevX == paddle->posX && paddle->prevY == paddle->posY) return;
 8000f0c:	bf00      	nop
}
 8000f0e:	3710      	adds	r7, #16
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000134 	.word	0x20000134
 8000f18:	08004d44 	.word	0x08004d44

08000f1c <drawZoneLine>:

void drawZoneLine() {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i <= SCREEN_HEIGHT; ++i) {
 8000f22:	2300      	movs	r3, #0
 8000f24:	71fb      	strb	r3, [r7, #7]
 8000f26:	e00d      	b.n	8000f44 <drawZoneLine+0x28>
		set_cursor(40, i);
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	2028      	movs	r0, #40	; 0x28
 8000f2e:	f000 f95b 	bl	80011e8 <set_cursor>
		HAL_UART_Transmit(&huart2, (uint8_t*)lineSymbol, sizeof(lineSymbol), 100);
 8000f32:	2364      	movs	r3, #100	; 0x64
 8000f34:	2202      	movs	r2, #2
 8000f36:	4907      	ldr	r1, [pc, #28]	; (8000f54 <drawZoneLine+0x38>)
 8000f38:	4807      	ldr	r0, [pc, #28]	; (8000f58 <drawZoneLine+0x3c>)
 8000f3a:	f002 fbce 	bl	80036da <HAL_UART_Transmit>
	for (uint8_t i = 0; i <= SCREEN_HEIGHT; ++i) {
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	3301      	adds	r3, #1
 8000f42:	71fb      	strb	r3, [r7, #7]
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	2b19      	cmp	r3, #25
 8000f48:	d9ee      	bls.n	8000f28 <drawZoneLine+0xc>
	}
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	080050dc 	.word	0x080050dc
 8000f58:	20000134 	.word	0x20000134

08000f5c <drawBall>:

void drawBall(struct Ball *ball) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]

	// Clean up Old
//	set_cursor(ball->prevX, ball->prevY);

	// Update previous position
	ball->prevX = ball->posX;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	689a      	ldr	r2, [r3, #8]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	601a      	str	r2, [r3, #0]
	ball->prevY = ball->posY;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	68da      	ldr	r2, [r3, #12]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	605a      	str	r2, [r3, #4]

	// Render New
	set_cursor(ball->posX, ball->posY);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	4619      	mov	r1, r3
 8000f82:	4610      	mov	r0, r2
 8000f84:	f000 f930 	bl	80011e8 <set_cursor>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <updateBallPosition>:

// update functions
void updateBallPosition(struct Ball *ball) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

	struct Paddle *p1 = &paddle1;
 8000f98:	4b45      	ldr	r3, [pc, #276]	; (80010b0 <updateBallPosition+0x120>)
 8000f9a:	60fb      	str	r3, [r7, #12]
	struct Paddle *p2 = &paddle2;
 8000f9c:	4b45      	ldr	r3, [pc, #276]	; (80010b4 <updateBallPosition+0x124>)
 8000f9e:	60bb      	str	r3, [r7, #8]

	if (p1 == NULL || p2 == NULL) return;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d07f      	beq.n	80010a6 <updateBallPosition+0x116>
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d07c      	beq.n	80010a6 <updateBallPosition+0x116>

	if ((ball->mvH > 0 && ball->posX + ball->mvH >= p1->posX && (ball->posY + ball->mvV <= p1->posY+PADDLE_SZIE_Y && ball->posY + ball->mvV >= p1->posY-PADDLE_SZIE_Y)) ||
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	dd1c      	ble.n	8000fee <updateBallPosition+0x5e>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	689a      	ldr	r2, [r3, #8]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	441a      	add	r2, r3
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	db13      	blt.n	8000fee <updateBallPosition+0x5e>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68da      	ldr	r2, [r3, #12]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	441a      	add	r2, r3
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	3303      	adds	r3, #3
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	dc09      	bgt.n	8000fee <updateBallPosition+0x5e>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	68da      	ldr	r2, [r3, #12]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	441a      	add	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	3b03      	subs	r3, #3
 8000fea:	429a      	cmp	r2, r3
 8000fec:	da20      	bge.n	8001030 <updateBallPosition+0xa0>
		(ball->mvH < 0 && ball->posX + ball->mvH <= p2->posX && (ball->posY + ball->mvV <= p2->posY+PADDLE_SZIE_Y && ball->posY + ball->mvV >= p2->posY-PADDLE_SZIE_Y)))
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	691b      	ldr	r3, [r3, #16]
	if ((ball->mvH > 0 && ball->posX + ball->mvH >= p1->posX && (ball->posY + ball->mvV <= p1->posY+PADDLE_SZIE_Y && ball->posY + ball->mvV >= p1->posY-PADDLE_SZIE_Y)) ||
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	da21      	bge.n	800103a <updateBallPosition+0xaa>
		(ball->mvH < 0 && ball->posX + ball->mvH <= p2->posX && (ball->posY + ball->mvV <= p2->posY+PADDLE_SZIE_Y && ball->posY + ball->mvV >= p2->posY-PADDLE_SZIE_Y)))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	689a      	ldr	r2, [r3, #8]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	691b      	ldr	r3, [r3, #16]
 8000ffe:	441a      	add	r2, r3
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	429a      	cmp	r2, r3
 8001006:	dc18      	bgt.n	800103a <updateBallPosition+0xaa>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68da      	ldr	r2, [r3, #12]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	441a      	add	r2, r3
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	3303      	adds	r3, #3
 8001018:	429a      	cmp	r2, r3
 800101a:	dc0e      	bgt.n	800103a <updateBallPosition+0xaa>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68da      	ldr	r2, [r3, #12]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	441a      	add	r2, r3
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	3b03      	subs	r3, #3
 800102c:	429a      	cmp	r2, r3
 800102e:	db04      	blt.n	800103a <updateBallPosition+0xaa>
	{
		ball->mvH = -ball->mvH;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	691b      	ldr	r3, [r3, #16]
 8001034:	425a      	negs	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	611a      	str	r2, [r3, #16]
	}

	ball->posX = boundMaxMin(ball->posX+ball->mvH, SCREEN_WIDTH, 0);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	689a      	ldr	r2, [r3, #8]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	4413      	add	r3, r2
 8001044:	2200      	movs	r2, #0
 8001046:	214f      	movs	r1, #79	; 0x4f
 8001048:	4618      	mov	r0, r3
 800104a:	f000 f898 	bl	800117e <boundMaxMin>
 800104e:	4602      	mov	r2, r0
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	609a      	str	r2, [r3, #8]

	if ((ball->mvV < 0 && ball->posY + ball->mvV <= 0) ||
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	2b00      	cmp	r3, #0
 800105a:	da06      	bge.n	800106a <updateBallPosition+0xda>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	68da      	ldr	r2, [r3, #12]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	695b      	ldr	r3, [r3, #20]
 8001064:	4413      	add	r3, r2
 8001066:	2b00      	cmp	r3, #0
 8001068:	dd0a      	ble.n	8001080 <updateBallPosition+0xf0>
		(ball->mvV > 0 && ball->posY + ball->mvV >= SCREEN_HEIGHT)) {
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	695b      	ldr	r3, [r3, #20]
	if ((ball->mvV < 0 && ball->posY + ball->mvV <= 0) ||
 800106e:	2b00      	cmp	r3, #0
 8001070:	dd0b      	ble.n	800108a <updateBallPosition+0xfa>
		(ball->mvV > 0 && ball->posY + ball->mvV >= SCREEN_HEIGHT)) {
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	68da      	ldr	r2, [r3, #12]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	4413      	add	r3, r2
 800107c:	2b18      	cmp	r3, #24
 800107e:	dd04      	ble.n	800108a <updateBallPosition+0xfa>
		ball->mvV = -ball->mvV;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	695b      	ldr	r3, [r3, #20]
 8001084:	425a      	negs	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	615a      	str	r2, [r3, #20]
	}

	ball->posY = boundMaxMin(ball->posY+ball->mvV, SCREEN_HEIGHT, 0);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	68da      	ldr	r2, [r3, #12]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	4413      	add	r3, r2
 8001094:	2200      	movs	r2, #0
 8001096:	2119      	movs	r1, #25
 8001098:	4618      	mov	r0, r3
 800109a:	f000 f870 	bl	800117e <boundMaxMin>
 800109e:	4602      	mov	r2, r0
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	e000      	b.n	80010a8 <updateBallPosition+0x118>
	if (p1 == NULL || p2 == NULL) return;
 80010a6:	bf00      	nop
}
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000020 	.word	0x20000020
 80010b4:	20000030 	.word	0x20000030

080010b8 <resetPosition>:

void resetPosition() {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	// Reset Position Paddle
	setPaddlePostion(&paddle1, 10);
 80010bc:	210a      	movs	r1, #10
 80010be:	4807      	ldr	r0, [pc, #28]	; (80010dc <resetPosition+0x24>)
 80010c0:	f000 f832 	bl	8001128 <setPaddlePostion>
	setPaddlePostion(&paddle2, 10);
 80010c4:	210a      	movs	r1, #10
 80010c6:	4806      	ldr	r0, [pc, #24]	; (80010e0 <resetPosition+0x28>)
 80010c8:	f000 f82e 	bl	8001128 <setPaddlePostion>
	// reset Postion Ball
	setBallPosition(&ball, 40, 12);
 80010cc:	220c      	movs	r2, #12
 80010ce:	2128      	movs	r1, #40	; 0x28
 80010d0:	4804      	ldr	r0, [pc, #16]	; (80010e4 <resetPosition+0x2c>)
 80010d2:	f000 f83a 	bl	800114a <setBallPosition>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000020 	.word	0x20000020
 80010e0:	20000030 	.word	0x20000030
 80010e4:	20000008 	.word	0x20000008

080010e8 <resetScore>:

void resetScore() {
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	score1 = score2 = 0;
 80010ec:	4b05      	ldr	r3, [pc, #20]	; (8001104 <resetScore+0x1c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	4b04      	ldr	r3, [pc, #16]	; (8001104 <resetScore+0x1c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a04      	ldr	r2, [pc, #16]	; (8001108 <resetScore+0x20>)
 80010f8:	6013      	str	r3, [r2, #0]
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	200000d4 	.word	0x200000d4
 8001108:	200000d0 	.word	0x200000d0

0800110c <reset>:

void reset() {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	resetPosition();
 8001110:	f7ff ffd2 	bl	80010b8 <resetPosition>
	// No reset Score <-- the difference

	// Stop the game til user input any
	isGameStart = 0;
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <reset+0x18>)
 8001116:	2200      	movs	r2, #0
 8001118:	701a      	strb	r2, [r3, #0]

	// Re draw all
	initial();
 800111a:	f7ff fdfd 	bl	8000d18 <initial>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200000d8 	.word	0x200000d8

08001128 <setPaddlePostion>:

// Handle User's input functions
void setPaddlePostion(struct Paddle* paddle, int value) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
	paddle->posY = boundMaxMin(value, SCREEN_HEIGHT-3, 4);
 8001132:	2204      	movs	r2, #4
 8001134:	2116      	movs	r1, #22
 8001136:	6838      	ldr	r0, [r7, #0]
 8001138:	f000 f821 	bl	800117e <boundMaxMin>
 800113c:	4602      	mov	r2, r0
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	60da      	str	r2, [r3, #12]
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <setBallPosition>:

void setBallPosition(struct Ball *ball, int col, int row) {
 800114a:	b580      	push	{r7, lr}
 800114c:	b084      	sub	sp, #16
 800114e:	af00      	add	r7, sp, #0
 8001150:	60f8      	str	r0, [r7, #12]
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	607a      	str	r2, [r7, #4]
	ball->posX = boundMaxMin(col, SCREEN_WIDTH, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	214f      	movs	r1, #79	; 0x4f
 800115a:	68b8      	ldr	r0, [r7, #8]
 800115c:	f000 f80f 	bl	800117e <boundMaxMin>
 8001160:	4602      	mov	r2, r0
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	609a      	str	r2, [r3, #8]
	ball->posY = boundMaxMin(row, SCREEN_HEIGHT, 0);
 8001166:	2200      	movs	r2, #0
 8001168:	2119      	movs	r1, #25
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 f807 	bl	800117e <boundMaxMin>
 8001170:	4602      	mov	r2, r0
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	60da      	str	r2, [r3, #12]
}
 8001176:	bf00      	nop
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <boundMaxMin>:

// Utillity functions
int boundMaxMin(int value, int max, int min) {
 800117e:	b480      	push	{r7}
 8001180:	b085      	sub	sp, #20
 8001182:	af00      	add	r7, sp, #0
 8001184:	60f8      	str	r0, [r7, #12]
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
	value = value > max ? max : value;
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	4293      	cmp	r3, r2
 8001190:	bfa8      	it	ge
 8001192:	4613      	movge	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
	value = value < min ? min : value;
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4293      	cmp	r3, r2
 800119c:	bfb8      	it	lt
 800119e:	4613      	movlt	r3, r2
 80011a0:	60fb      	str	r3, [r7, #12]
	return value;
 80011a2:	68fb      	ldr	r3, [r7, #12]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <print>:

void print(const char *str) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b090      	sub	sp, #64	; 0x40
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	char buffer[55];
	HAL_UART_Transmit(&huart2, buffer, sprintf(buffer, "%s", str), HAL_MAX_DELAY);
 80011b8:	f107 0308 	add.w	r3, r7, #8
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	4908      	ldr	r1, [pc, #32]	; (80011e0 <print+0x30>)
 80011c0:	4618      	mov	r0, r3
 80011c2:	f003 f9a7 	bl	8004514 <siprintf>
 80011c6:	4603      	mov	r3, r0
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	f107 0108 	add.w	r1, r7, #8
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011d2:	4804      	ldr	r0, [pc, #16]	; (80011e4 <print+0x34>)
 80011d4:	f002 fa81 	bl	80036da <HAL_UART_Transmit>
	return;
 80011d8:	bf00      	nop
}
 80011da:	3740      	adds	r7, #64	; 0x40
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	08004d48 	.word	0x08004d48
 80011e4:	20000134 	.word	0x20000134

080011e8 <set_cursor>:

void set_cursor(uint8_t col, uint8_t row) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b090      	sub	sp, #64	; 0x40
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	460a      	mov	r2, r1
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	4613      	mov	r3, r2
 80011f6:	71bb      	strb	r3, [r7, #6]
	char cmd[50];
	sprintf(cmd, "\033[%d;%dH", row, col); // [{row};{col}H
 80011f8:	79ba      	ldrb	r2, [r7, #6]
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	f107 000c 	add.w	r0, r7, #12
 8001200:	490a      	ldr	r1, [pc, #40]	; (800122c <set_cursor+0x44>)
 8001202:	f003 f987 	bl	8004514 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8001206:	f107 030c 	add.w	r3, r7, #12
 800120a:	4618      	mov	r0, r3
 800120c:	f7fe ffe8 	bl	80001e0 <strlen>
 8001210:	4603      	mov	r3, r0
 8001212:	b29a      	uxth	r2, r3
 8001214:	f107 010c 	add.w	r1, r7, #12
 8001218:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800121c:	4804      	ldr	r0, [pc, #16]	; (8001230 <set_cursor+0x48>)
 800121e:	f002 fa5c 	bl	80036da <HAL_UART_Transmit>
}
 8001222:	bf00      	nop
 8001224:	3740      	adds	r7, #64	; 0x40
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	08004d4c 	.word	0x08004d4c
 8001230:	20000134 	.word	0x20000134

08001234 <clrscr>:

void clrscr(void) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
	const char clear[] = "\033[2J";
 800123a:	4a11      	ldr	r2, [pc, #68]	; (8001280 <clrscr+0x4c>)
 800123c:	f107 0308 	add.w	r3, r7, #8
 8001240:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001244:	6018      	str	r0, [r3, #0]
 8001246:	3304      	adds	r3, #4
 8001248:	7019      	strb	r1, [r3, #0]
	const char jump_to_home[] = "\033[H\r";
 800124a:	4a0e      	ldr	r2, [pc, #56]	; (8001284 <clrscr+0x50>)
 800124c:	463b      	mov	r3, r7
 800124e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001252:	6018      	str	r0, [r3, #0]
 8001254:	3304      	adds	r3, #4
 8001256:	7019      	strb	r1, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)clear, sizeof(clear), HAL_MAX_DELAY);
 8001258:	f107 0108 	add.w	r1, r7, #8
 800125c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001260:	2205      	movs	r2, #5
 8001262:	4809      	ldr	r0, [pc, #36]	; (8001288 <clrscr+0x54>)
 8001264:	f002 fa39 	bl	80036da <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)jump_to_home, sizeof(jump_to_home), HAL_MAX_DELAY);
 8001268:	4639      	mov	r1, r7
 800126a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800126e:	2205      	movs	r2, #5
 8001270:	4805      	ldr	r0, [pc, #20]	; (8001288 <clrscr+0x54>)
 8001272:	f002 fa32 	bl	80036da <HAL_UART_Transmit>
}
 8001276:	bf00      	nop
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	08004d58 	.word	0x08004d58
 8001284:	08004d60 	.word	0x08004d60
 8001288:	20000134 	.word	0x20000134

0800128c <printGameTitle>:

void printGameTitle(uint8_t start_col, uint8_t start_row) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	460a      	mov	r2, r1
 8001296:	71fb      	strb	r3, [r7, #7]
 8001298:	4613      	mov	r3, r2
 800129a:	71bb      	strb	r3, [r7, #6]
	uint8_t col = start_col, row = start_row;
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	73fb      	strb	r3, [r7, #15]
 80012a0:	79bb      	ldrb	r3, [r7, #6]
 80012a2:	73bb      	strb	r3, [r7, #14]
	set_cursor(col, row);
 80012a4:	7bba      	ldrb	r2, [r7, #14]
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	4611      	mov	r1, r2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff ff9c 	bl	80011e8 <set_cursor>
	print("##   ##  #   #  ##  \n");
 80012b0:	4819      	ldr	r0, [pc, #100]	; (8001318 <printGameTitle+0x8c>)
 80012b2:	f7ff ff7d 	bl	80011b0 <print>
	set_cursor(col, row+1);
 80012b6:	7bbb      	ldrb	r3, [r7, #14]
 80012b8:	3301      	adds	r3, #1
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	4611      	mov	r1, r2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff ff91 	bl	80011e8 <set_cursor>
	print("# # #  # ##  # #  # \n");
 80012c6:	4815      	ldr	r0, [pc, #84]	; (800131c <printGameTitle+0x90>)
 80012c8:	f7ff ff72 	bl	80011b0 <print>
	set_cursor(col, row+2);
 80012cc:	7bbb      	ldrb	r3, [r7, #14]
 80012ce:	3302      	adds	r3, #2
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	4611      	mov	r1, r2
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ff86 	bl	80011e8 <set_cursor>
	print("##  #  # # # # # ## \n");
 80012dc:	4810      	ldr	r0, [pc, #64]	; (8001320 <printGameTitle+0x94>)
 80012de:	f7ff ff67 	bl	80011b0 <print>
	set_cursor(col, row+3);
 80012e2:	7bbb      	ldrb	r3, [r7, #14]
 80012e4:	3303      	adds	r3, #3
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	4611      	mov	r1, r2
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff7b 	bl	80011e8 <set_cursor>
	print("#   #  # #  ## #  # \n");
 80012f2:	480c      	ldr	r0, [pc, #48]	; (8001324 <printGameTitle+0x98>)
 80012f4:	f7ff ff5c 	bl	80011b0 <print>
	set_cursor(col, row+4);
 80012f8:	7bbb      	ldrb	r3, [r7, #14]
 80012fa:	3304      	adds	r3, #4
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	4611      	mov	r1, r2
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff ff70 	bl	80011e8 <set_cursor>
	print("#    ##  #   #  ##  \n");
 8001308:	4807      	ldr	r0, [pc, #28]	; (8001328 <printGameTitle+0x9c>)
 800130a:	f7ff ff51 	bl	80011b0 <print>
}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	08004d68 	.word	0x08004d68
 800131c:	08004d80 	.word	0x08004d80
 8001320:	08004d98 	.word	0x08004d98
 8001324:	08004db0 	.word	0x08004db0
 8001328:	08004dc8 	.word	0x08004dc8

0800132c <printHTP>:

void printHTP(uint8_t start_col, uint8_t start_row) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b090      	sub	sp, #64	; 0x40
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	460a      	mov	r2, r1
 8001336:	71fb      	strb	r3, [r7, #7]
 8001338:	4613      	mov	r3, r2
 800133a:	71bb      	strb	r3, [r7, #6]
	uint8_t col = start_col, row = start_row;
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001342:	79bb      	ldrb	r3, [r7, #6]
 8001344:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	set_cursor(col, row++);
 8001348:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800134c:	1c5a      	adds	r2, r3, #1
 800134e:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 8001352:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001356:	4619      	mov	r1, r3
 8001358:	4610      	mov	r0, r2
 800135a:	f7ff ff45 	bl	80011e8 <set_cursor>
	print("*Note, Do not hold the button!");
 800135e:	483e      	ldr	r0, [pc, #248]	; (8001458 <printHTP+0x12c>)
 8001360:	f7ff ff26 	bl	80011b0 <print>
	set_cursor(col, row++);
 8001364:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001368:	1c5a      	adds	r2, r3, #1
 800136a:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 800136e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001372:	4619      	mov	r1, r3
 8001374:	4610      	mov	r0, r2
 8001376:	f7ff ff37 	bl	80011e8 <set_cursor>
	print("   Use SPAMING instead...");
 800137a:	4838      	ldr	r0, [pc, #224]	; (800145c <printHTP+0x130>)
 800137c:	f7ff ff18 	bl	80011b0 <print>
	set_cursor(col, row++);
 8001380:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001384:	1c5a      	adds	r2, r3, #1
 8001386:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 800138a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800138e:	4619      	mov	r1, r3
 8001390:	4610      	mov	r0, r2
 8001392:	f7ff ff29 	bl	80011e8 <set_cursor>
	set_cursor(col, row++);
 8001396:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 80013a0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80013a4:	4619      	mov	r1, r3
 80013a6:	4610      	mov	r0, r2
 80013a8:	f7ff ff1e 	bl	80011e8 <set_cursor>
	char buffer[50];
	sprintf(buffer, "Who got %d point before, win!", win_score);
 80013ac:	4b2c      	ldr	r3, [pc, #176]	; (8001460 <printHTP+0x134>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	492b      	ldr	r1, [pc, #172]	; (8001464 <printHTP+0x138>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f003 f8ab 	bl	8004514 <siprintf>
	print(buffer);
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fef4 	bl	80011b0 <print>
	set_cursor(col, row++);
 80013c8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80013cc:	1c5a      	adds	r2, r3, #1
 80013ce:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 80013d2:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80013d6:	4619      	mov	r1, r3
 80013d8:	4610      	mov	r0, r2
 80013da:	f7ff ff05 	bl	80011e8 <set_cursor>
	print("paddle 1 (right) use arrow \'up\' & \'down\'");
 80013de:	4822      	ldr	r0, [pc, #136]	; (8001468 <printHTP+0x13c>)
 80013e0:	f7ff fee6 	bl	80011b0 <print>
	set_cursor(col, row++);
 80013e4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 80013ee:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80013f2:	4619      	mov	r1, r3
 80013f4:	4610      	mov	r0, r2
 80013f6:	f7ff fef7 	bl	80011e8 <set_cursor>
	print("paddle 2 (left) use key \'w\' & \'s\'");
 80013fa:	481c      	ldr	r0, [pc, #112]	; (800146c <printHTP+0x140>)
 80013fc:	f7ff fed8 	bl	80011b0 <print>
	set_cursor(col, row++);
 8001400:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001404:	1c5a      	adds	r2, r3, #1
 8001406:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 800140a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800140e:	4619      	mov	r1, r3
 8001410:	4610      	mov	r0, r2
 8001412:	f7ff fee9 	bl	80011e8 <set_cursor>
	set_cursor(col, row++);
 8001416:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 8001420:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001424:	4619      	mov	r1, r3
 8001426:	4610      	mov	r0, r2
 8001428:	f7ff fede 	bl	80011e8 <set_cursor>
	print("Press 's' to start the game");
 800142c:	4810      	ldr	r0, [pc, #64]	; (8001470 <printHTP+0x144>)
 800142e:	f7ff febf 	bl	80011b0 <print>
	set_cursor(col, row++);
 8001432:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 800143c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001440:	4619      	mov	r1, r3
 8001442:	4610      	mov	r0, r2
 8001444:	f7ff fed0 	bl	80011e8 <set_cursor>
	print("Press 'c' to credit");
 8001448:	480a      	ldr	r0, [pc, #40]	; (8001474 <printHTP+0x148>)
 800144a:	f7ff feb1 	bl	80011b0 <print>
}
 800144e:	bf00      	nop
 8001450:	3740      	adds	r7, #64	; 0x40
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	08004de0 	.word	0x08004de0
 800145c:	08004e00 	.word	0x08004e00
 8001460:	20000004 	.word	0x20000004
 8001464:	08004e1c 	.word	0x08004e1c
 8001468:	08004e3c 	.word	0x08004e3c
 800146c:	08004e68 	.word	0x08004e68
 8001470:	08004e8c 	.word	0x08004e8c
 8001474:	08004ea8 	.word	0x08004ea8

08001478 <printGameOver>:

void printGameOver(uint8_t start_col, uint8_t start_row) {
 8001478:	b5b0      	push	{r4, r5, r7, lr}
 800147a:	b08e      	sub	sp, #56	; 0x38
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	460a      	mov	r2, r1
 8001482:	71fb      	strb	r3, [r7, #7]
 8001484:	4613      	mov	r3, r2
 8001486:	71bb      	strb	r3, [r7, #6]
	uint8_t col = start_col, row = start_row;
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	char *msg1[5] = {
 8001494:	4b72      	ldr	r3, [pc, #456]	; (8001660 <printGameOver+0x1e8>)
 8001496:	f107 0420 	add.w	r4, r7, #32
 800149a:	461d      	mov	r5, r3
 800149c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800149e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014a0:	682b      	ldr	r3, [r5, #0]
 80014a2:	6023      	str	r3, [r4, #0]
			"#   #  #  ##  # ##  # #    #  #   ###   ",
			"# # #  #  # # # # # # #### ###      #   ",
			"## ##  #  #  ## #  ## #    #  #     #   ",
			"#   # ### #   # #   # #### #  #    ###  "
	};
	char *msg2[5] = {
 80014a4:	4b6f      	ldr	r3, [pc, #444]	; (8001664 <printGameOver+0x1ec>)
 80014a6:	f107 040c 	add.w	r4, r7, #12
 80014aa:	461d      	mov	r5, r3
 80014ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014b0:	682b      	ldr	r3, [r5, #0]
 80014b2:	6023      	str	r3, [r4, #0]
			"# # #  #  # # # # # # #### ###    ###   ",
			"## ##  #  #  ## #  ## #    #  #   #     ",
			"#   # ### #   # #   # #### #  #   ###   "
		};

	set_cursor(col, row++); print("Press 'x' go to START SCREEN");
 80014b4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80014b8:	1c5a      	adds	r2, r3, #1
 80014ba:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80014be:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80014c2:	4619      	mov	r1, r3
 80014c4:	4610      	mov	r0, r2
 80014c6:	f7ff fe8f 	bl	80011e8 <set_cursor>
 80014ca:	4867      	ldr	r0, [pc, #412]	; (8001668 <printGameOver+0x1f0>)
 80014cc:	f7ff fe70 	bl	80011b0 <print>
	set_cursor(col, row++); print("Press 'r' restart the match!");
 80014d0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80014d4:	1c5a      	adds	r2, r3, #1
 80014d6:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80014da:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80014de:	4619      	mov	r1, r3
 80014e0:	4610      	mov	r0, r2
 80014e2:	f7ff fe81 	bl	80011e8 <set_cursor>
 80014e6:	4861      	ldr	r0, [pc, #388]	; (800166c <printGameOver+0x1f4>)
 80014e8:	f7ff fe62 	bl	80011b0 <print>

	set_cursor(col, row++); set_cursor(col, row++);
 80014ec:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80014f0:	1c5a      	adds	r2, r3, #1
 80014f2:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80014f6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80014fa:	4619      	mov	r1, r3
 80014fc:	4610      	mov	r0, r2
 80014fe:	f7ff fe73 	bl	80011e8 <set_cursor>
 8001502:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001506:	1c5a      	adds	r2, r3, #1
 8001508:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 800150c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001510:	4619      	mov	r1, r3
 8001512:	4610      	mov	r0, r2
 8001514:	f7ff fe68 	bl	80011e8 <set_cursor>

	switch (winner) {
 8001518:	4b55      	ldr	r3, [pc, #340]	; (8001670 <printGameOver+0x1f8>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d04e      	beq.n	80015be <printGameOver+0x146>
 8001520:	2b02      	cmp	r3, #2
 8001522:	d000      	beq.n	8001526 <printGameOver+0xae>
		set_cursor(col, row++); print(msg2[2]);
		set_cursor(col, row++); print(msg2[3]);
		set_cursor(col, row++); print(msg2[4]);
		break;
	}
	return;
 8001524:	e098      	b.n	8001658 <printGameOver+0x1e0>
		set_cursor(col, row++); print(msg1[0]);
 8001526:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800152a:	1c5a      	adds	r2, r3, #1
 800152c:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8001530:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001534:	4619      	mov	r1, r3
 8001536:	4610      	mov	r0, r2
 8001538:	f7ff fe56 	bl	80011e8 <set_cursor>
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fe36 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg1[1]);
 8001544:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001548:	1c5a      	adds	r2, r3, #1
 800154a:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 800154e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001552:	4619      	mov	r1, r3
 8001554:	4610      	mov	r0, r2
 8001556:	f7ff fe47 	bl	80011e8 <set_cursor>
 800155a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe27 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg1[2]);
 8001562:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 800156c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001570:	4619      	mov	r1, r3
 8001572:	4610      	mov	r0, r2
 8001574:	f7ff fe38 	bl	80011e8 <set_cursor>
 8001578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fe18 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg1[3]);
 8001580:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 800158a:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800158e:	4619      	mov	r1, r3
 8001590:	4610      	mov	r0, r2
 8001592:	f7ff fe29 	bl	80011e8 <set_cursor>
 8001596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fe09 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg1[4]);
 800159e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80015a2:	1c5a      	adds	r2, r3, #1
 80015a4:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80015a8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80015ac:	4619      	mov	r1, r3
 80015ae:	4610      	mov	r0, r2
 80015b0:	f7ff fe1a 	bl	80011e8 <set_cursor>
 80015b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fdfa 	bl	80011b0 <print>
		break;
 80015bc:	e04b      	b.n	8001656 <printGameOver+0x1de>
		set_cursor(col, row++); print(msg2[0]);
 80015be:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80015c2:	1c5a      	adds	r2, r3, #1
 80015c4:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80015c8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80015cc:	4619      	mov	r1, r3
 80015ce:	4610      	mov	r0, r2
 80015d0:	f7ff fe0a 	bl	80011e8 <set_cursor>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fdea 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg2[1]);
 80015dc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 80015e6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80015ea:	4619      	mov	r1, r3
 80015ec:	4610      	mov	r0, r2
 80015ee:	f7ff fdfb 	bl	80011e8 <set_cursor>
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fddb 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg2[2]);
 80015fa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80015fe:	1c5a      	adds	r2, r3, #1
 8001600:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8001604:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001608:	4619      	mov	r1, r3
 800160a:	4610      	mov	r0, r2
 800160c:	f7ff fdec 	bl	80011e8 <set_cursor>
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fdcc 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg2[3]);
 8001618:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800161c:	1c5a      	adds	r2, r3, #1
 800161e:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8001622:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001626:	4619      	mov	r1, r3
 8001628:	4610      	mov	r0, r2
 800162a:	f7ff fddd 	bl	80011e8 <set_cursor>
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff fdbd 	bl	80011b0 <print>
		set_cursor(col, row++); print(msg2[4]);
 8001636:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800163a:	1c5a      	adds	r2, r3, #1
 800163c:	f887 2036 	strb.w	r2, [r7, #54]	; 0x36
 8001640:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001644:	4619      	mov	r1, r3
 8001646:	4610      	mov	r0, r2
 8001648:	f7ff fdce 	bl	80011e8 <set_cursor>
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fdae 	bl	80011b0 <print>
		break;
 8001654:	bf00      	nop
	return;
 8001656:	bf00      	nop
}
 8001658:	3738      	adds	r7, #56	; 0x38
 800165a:	46bd      	mov	sp, r7
 800165c:	bdb0      	pop	{r4, r5, r7, pc}
 800165e:	bf00      	nop
 8001660:	08004fd8 	.word	0x08004fd8
 8001664:	080050c8 	.word	0x080050c8
 8001668:	08004ebc 	.word	0x08004ebc
 800166c:	08004edc 	.word	0x08004edc
 8001670:	200000da 	.word	0x200000da

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
	...

08001684 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <HAL_MspInit+0x4c>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001692:	4a0f      	ldr	r2, [pc, #60]	; (80016d0 <HAL_MspInit+0x4c>)
 8001694:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001698:	6453      	str	r3, [r2, #68]	; 0x44
 800169a:	4b0d      	ldr	r3, [pc, #52]	; (80016d0 <HAL_MspInit+0x4c>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	603b      	str	r3, [r7, #0]
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_MspInit+0x4c>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ae:	4a08      	ldr	r2, [pc, #32]	; (80016d0 <HAL_MspInit+0x4c>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b4:	6413      	str	r3, [r2, #64]	; 0x40
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_MspInit+0x4c>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80016c2:	2005      	movs	r0, #5
 80016c4:	f000 faa8 	bl	8001c18 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c8:	bf00      	nop
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40023800 	.word	0x40023800

080016d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a0e      	ldr	r2, [pc, #56]	; (800171c <HAL_TIM_Base_MspInit+0x48>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d115      	bne.n	8001712 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b0d      	ldr	r3, [pc, #52]	; (8001720 <HAL_TIM_Base_MspInit+0x4c>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	4a0c      	ldr	r2, [pc, #48]	; (8001720 <HAL_TIM_Base_MspInit+0x4c>)
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	6413      	str	r3, [r2, #64]	; 0x40
 80016f6:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <HAL_TIM_Base_MspInit+0x4c>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	2100      	movs	r1, #0
 8001706:	201d      	movs	r0, #29
 8001708:	f000 fa91 	bl	8001c2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800170c:	201d      	movs	r0, #29
 800170e:	f000 faaa 	bl	8001c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001712:	bf00      	nop
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40000400 	.word	0x40000400
 8001720:	40023800 	.word	0x40023800

08001724 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a12      	ldr	r2, [pc, #72]	; (800178c <HAL_TIM_MspPostInit+0x68>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d11d      	bne.n	8001782 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_TIM_MspPostInit+0x6c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a10      	ldr	r2, [pc, #64]	; (8001790 <HAL_TIM_MspPostInit+0x6c>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <HAL_TIM_MspPostInit+0x6c>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001762:	2340      	movs	r3, #64	; 0x40
 8001764:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001772:	2302      	movs	r3, #2
 8001774:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	4619      	mov	r1, r3
 800177c:	4805      	ldr	r0, [pc, #20]	; (8001794 <HAL_TIM_MspPostInit+0x70>)
 800177e:	f000 faaf 	bl	8001ce0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001782:	bf00      	nop
 8001784:	3720      	adds	r7, #32
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40000400 	.word	0x40000400
 8001790:	40023800 	.word	0x40023800
 8001794:	40020000 	.word	0x40020000

08001798 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a1d      	ldr	r2, [pc, #116]	; (800182c <HAL_UART_MspInit+0x94>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d133      	bne.n	8001822 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b1c      	ldr	r3, [pc, #112]	; (8001830 <HAL_UART_MspInit+0x98>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	4a1b      	ldr	r2, [pc, #108]	; (8001830 <HAL_UART_MspInit+0x98>)
 80017c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017c8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ca:	4b19      	ldr	r3, [pc, #100]	; (8001830 <HAL_UART_MspInit+0x98>)
 80017cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	4b15      	ldr	r3, [pc, #84]	; (8001830 <HAL_UART_MspInit+0x98>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a14      	ldr	r2, [pc, #80]	; (8001830 <HAL_UART_MspInit+0x98>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_UART_MspInit+0x98>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017f2:	230c      	movs	r3, #12
 80017f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f6:	2302      	movs	r3, #2
 80017f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fe:	2303      	movs	r3, #3
 8001800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001802:	2307      	movs	r3, #7
 8001804:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	4809      	ldr	r0, [pc, #36]	; (8001834 <HAL_UART_MspInit+0x9c>)
 800180e:	f000 fa67 	bl	8001ce0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2101      	movs	r1, #1
 8001816:	2026      	movs	r0, #38	; 0x26
 8001818:	f000 fa09 	bl	8001c2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800181c:	2026      	movs	r0, #38	; 0x26
 800181e:	f000 fa22 	bl	8001c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001822:	bf00      	nop
 8001824:	3728      	adds	r7, #40	; 0x28
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40004400 	.word	0x40004400
 8001830:	40023800 	.word	0x40023800
 8001834:	40020000 	.word	0x40020000

08001838 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800184a:	e7fe      	b.n	800184a <HardFault_Handler+0x4>

0800184c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001850:	e7fe      	b.n	8001850 <MemManage_Handler+0x4>

08001852 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001856:	e7fe      	b.n	8001856 <BusFault_Handler+0x4>

08001858 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800185c:	e7fe      	b.n	800185c <UsageFault_Handler+0x4>

0800185e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800188c:	f000 f8d4 	bl	8001a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}

08001894 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001898:	4802      	ldr	r0, [pc, #8]	; (80018a4 <TIM3_IRQHandler+0x10>)
 800189a:	f001 f8d5 	bl	8002a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200000f4 	.word	0x200000f4

080018a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018ac:	4802      	ldr	r0, [pc, #8]	; (80018b8 <USART2_IRQHandler+0x10>)
 80018ae:	f002 f803 	bl	80038b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000134 	.word	0x20000134

080018bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <_sbrk+0x50>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d102      	bne.n	80018d2 <_sbrk+0x16>
		heap_end = &end;
 80018cc:	4b0f      	ldr	r3, [pc, #60]	; (800190c <_sbrk+0x50>)
 80018ce:	4a10      	ldr	r2, [pc, #64]	; (8001910 <_sbrk+0x54>)
 80018d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	; (800190c <_sbrk+0x50>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <_sbrk+0x50>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4413      	add	r3, r2
 80018e0:	466a      	mov	r2, sp
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d907      	bls.n	80018f6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80018e6:	f002 fde3 	bl	80044b0 <__errno>
 80018ea:	4602      	mov	r2, r0
 80018ec:	230c      	movs	r3, #12
 80018ee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80018f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018f4:	e006      	b.n	8001904 <_sbrk+0x48>
	}

	heap_end += incr;
 80018f6:	4b05      	ldr	r3, [pc, #20]	; (800190c <_sbrk+0x50>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	4a03      	ldr	r2, [pc, #12]	; (800190c <_sbrk+0x50>)
 8001900:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001902:	68fb      	ldr	r3, [r7, #12]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	200000dc 	.word	0x200000dc
 8001910:	20000180 	.word	0x20000180

08001914 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001918:	4b08      	ldr	r3, [pc, #32]	; (800193c <SystemInit+0x28>)
 800191a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800191e:	4a07      	ldr	r2, [pc, #28]	; (800193c <SystemInit+0x28>)
 8001920:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001924:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001928:	4b04      	ldr	r3, [pc, #16]	; (800193c <SystemInit+0x28>)
 800192a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800192e:	609a      	str	r2, [r3, #8]
#endif
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001940:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001978 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001944:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001946:	e003      	b.n	8001950 <LoopCopyDataInit>

08001948 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001948:	4b0c      	ldr	r3, [pc, #48]	; (800197c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800194a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800194c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800194e:	3104      	adds	r1, #4

08001950 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001950:	480b      	ldr	r0, [pc, #44]	; (8001980 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001952:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001954:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001956:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001958:	d3f6      	bcc.n	8001948 <CopyDataInit>
  ldr  r2, =_sbss
 800195a:	4a0b      	ldr	r2, [pc, #44]	; (8001988 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800195c:	e002      	b.n	8001964 <LoopFillZerobss>

0800195e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800195e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001960:	f842 3b04 	str.w	r3, [r2], #4

08001964 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001964:	4b09      	ldr	r3, [pc, #36]	; (800198c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001966:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001968:	d3f9      	bcc.n	800195e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800196a:	f7ff ffd3 	bl	8001914 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800196e:	f002 fda5 	bl	80044bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001972:	f7fe ff7d 	bl	8000870 <main>
  bx  lr    
 8001976:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001978:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800197c:	0800513c 	.word	0x0800513c
  ldr  r0, =_sdata
 8001980:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001984:	200000b0 	.word	0x200000b0
  ldr  r2, =_sbss
 8001988:	200000b0 	.word	0x200000b0
  ldr  r3, = _ebss
 800198c:	2000017c 	.word	0x2000017c

08001990 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001990:	e7fe      	b.n	8001990 <ADC_IRQHandler>
	...

08001994 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001998:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <HAL_Init+0x40>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a0d      	ldr	r2, [pc, #52]	; (80019d4 <HAL_Init+0x40>)
 800199e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019a4:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <HAL_Init+0x40>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a0a      	ldr	r2, [pc, #40]	; (80019d4 <HAL_Init+0x40>)
 80019aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019b0:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <HAL_Init+0x40>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a07      	ldr	r2, [pc, #28]	; (80019d4 <HAL_Init+0x40>)
 80019b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019bc:	2003      	movs	r0, #3
 80019be:	f000 f92b 	bl	8001c18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019c2:	2000      	movs	r0, #0
 80019c4:	f000 f808 	bl	80019d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c8:	f7ff fe5c 	bl	8001684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40023c00 	.word	0x40023c00

080019d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_InitTick+0x54>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <HAL_InitTick+0x58>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	4619      	mov	r1, r3
 80019ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80019f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 f943 	bl	8001c82 <HAL_SYSTICK_Config>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e00e      	b.n	8001a24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d80a      	bhi.n	8001a22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a14:	f000 f90b 	bl	8001c2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a18:	4a06      	ldr	r2, [pc, #24]	; (8001a34 <HAL_InitTick+0x5c>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e000      	b.n	8001a24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000040 	.word	0x20000040
 8001a30:	20000048 	.word	0x20000048
 8001a34:	20000044 	.word	0x20000044

08001a38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <HAL_IncTick+0x20>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <HAL_IncTick+0x24>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4413      	add	r3, r2
 8001a48:	4a04      	ldr	r2, [pc, #16]	; (8001a5c <HAL_IncTick+0x24>)
 8001a4a:	6013      	str	r3, [r2, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	20000048 	.word	0x20000048
 8001a5c:	20000174 	.word	0x20000174

08001a60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return uwTick;
 8001a64:	4b03      	ldr	r3, [pc, #12]	; (8001a74 <HAL_GetTick+0x14>)
 8001a66:	681b      	ldr	r3, [r3, #0]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	20000174 	.word	0x20000174

08001a78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a88:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <__NVIC_SetPriorityGrouping+0x44>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a94:	4013      	ands	r3, r2
 8001a96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001aa0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aaa:	4a04      	ldr	r2, [pc, #16]	; (8001abc <__NVIC_SetPriorityGrouping+0x44>)
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	60d3      	str	r3, [r2, #12]
}
 8001ab0:	bf00      	nop
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac4:	4b04      	ldr	r3, [pc, #16]	; (8001ad8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	0a1b      	lsrs	r3, r3, #8
 8001aca:	f003 0307 	and.w	r3, r3, #7
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	db0b      	blt.n	8001b06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	f003 021f 	and.w	r2, r3, #31
 8001af4:	4907      	ldr	r1, [pc, #28]	; (8001b14 <__NVIC_EnableIRQ+0x38>)
 8001af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afa:	095b      	lsrs	r3, r3, #5
 8001afc:	2001      	movs	r0, #1
 8001afe:	fa00 f202 	lsl.w	r2, r0, r2
 8001b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000e100 	.word	0xe000e100

08001b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	6039      	str	r1, [r7, #0]
 8001b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	db0a      	blt.n	8001b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	490c      	ldr	r1, [pc, #48]	; (8001b64 <__NVIC_SetPriority+0x4c>)
 8001b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b36:	0112      	lsls	r2, r2, #4
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b40:	e00a      	b.n	8001b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	4908      	ldr	r1, [pc, #32]	; (8001b68 <__NVIC_SetPriority+0x50>)
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	f003 030f 	and.w	r3, r3, #15
 8001b4e:	3b04      	subs	r3, #4
 8001b50:	0112      	lsls	r2, r2, #4
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	440b      	add	r3, r1
 8001b56:	761a      	strb	r2, [r3, #24]
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	e000e100 	.word	0xe000e100
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b089      	sub	sp, #36	; 0x24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	f1c3 0307 	rsb	r3, r3, #7
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	bf28      	it	cs
 8001b8a:	2304      	movcs	r3, #4
 8001b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3304      	adds	r3, #4
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d902      	bls.n	8001b9c <NVIC_EncodePriority+0x30>
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	3b03      	subs	r3, #3
 8001b9a:	e000      	b.n	8001b9e <NVIC_EncodePriority+0x32>
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	43da      	mvns	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	401a      	ands	r2, r3
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	fa01 f303 	lsl.w	r3, r1, r3
 8001bbe:	43d9      	mvns	r1, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc4:	4313      	orrs	r3, r2
         );
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3724      	adds	r7, #36	; 0x24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
	...

08001bd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001be4:	d301      	bcc.n	8001bea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be6:	2301      	movs	r3, #1
 8001be8:	e00f      	b.n	8001c0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bea:	4a0a      	ldr	r2, [pc, #40]	; (8001c14 <SysTick_Config+0x40>)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bf2:	210f      	movs	r1, #15
 8001bf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bf8:	f7ff ff8e 	bl	8001b18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bfc:	4b05      	ldr	r3, [pc, #20]	; (8001c14 <SysTick_Config+0x40>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c02:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <SysTick_Config+0x40>)
 8001c04:	2207      	movs	r2, #7
 8001c06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	e000e010 	.word	0xe000e010

08001c18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ff29 	bl	8001a78 <__NVIC_SetPriorityGrouping>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b086      	sub	sp, #24
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	4603      	mov	r3, r0
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
 8001c3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c40:	f7ff ff3e 	bl	8001ac0 <__NVIC_GetPriorityGrouping>
 8001c44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	68b9      	ldr	r1, [r7, #8]
 8001c4a:	6978      	ldr	r0, [r7, #20]
 8001c4c:	f7ff ff8e 	bl	8001b6c <NVIC_EncodePriority>
 8001c50:	4602      	mov	r2, r0
 8001c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c56:	4611      	mov	r1, r2
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff ff5d 	bl	8001b18 <__NVIC_SetPriority>
}
 8001c5e:	bf00      	nop
 8001c60:	3718      	adds	r7, #24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff ff31 	bl	8001adc <__NVIC_EnableIRQ>
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff ffa2 	bl	8001bd4 <SysTick_Config>
 8001c90:	4603      	mov	r3, r0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d004      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2280      	movs	r2, #128	; 0x80
 8001cb2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e00c      	b.n	8001cd2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2205      	movs	r2, #5
 8001cbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f022 0201 	bic.w	r2, r2, #1
 8001cce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
	...

08001ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b089      	sub	sp, #36	; 0x24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61fb      	str	r3, [r7, #28]
 8001cfa:	e159      	b.n	8001fb0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	f040 8148 	bne.w	8001faa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d00b      	beq.n	8001d3a <HAL_GPIO_Init+0x5a>
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d007      	beq.n	8001d3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d2e:	2b11      	cmp	r3, #17
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	2b12      	cmp	r3, #18
 8001d38:	d130      	bne.n	8001d9c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	2203      	movs	r2, #3
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d70:	2201      	movs	r2, #1
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	091b      	lsrs	r3, r3, #4
 8001d86:	f003 0201 	and.w	r2, r3, #1
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	2203      	movs	r2, #3
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_Init+0xfc>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b12      	cmp	r3, #18
 8001dda:	d123      	bne.n	8001e24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	08da      	lsrs	r2, r3, #3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3208      	adds	r2, #8
 8001de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	220f      	movs	r2, #15
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	08da      	lsrs	r2, r3, #3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3208      	adds	r2, #8
 8001e1e:	69b9      	ldr	r1, [r7, #24]
 8001e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	2203      	movs	r2, #3
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 0203 	and.w	r2, r3, #3
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f000 80a2 	beq.w	8001faa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	4b56      	ldr	r3, [pc, #344]	; (8001fc4 <HAL_GPIO_Init+0x2e4>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	4a55      	ldr	r2, [pc, #340]	; (8001fc4 <HAL_GPIO_Init+0x2e4>)
 8001e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e74:	6453      	str	r3, [r2, #68]	; 0x44
 8001e76:	4b53      	ldr	r3, [pc, #332]	; (8001fc4 <HAL_GPIO_Init+0x2e4>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e82:	4a51      	ldr	r2, [pc, #324]	; (8001fc8 <HAL_GPIO_Init+0x2e8>)
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	089b      	lsrs	r3, r3, #2
 8001e88:	3302      	adds	r3, #2
 8001e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	220f      	movs	r2, #15
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a48      	ldr	r2, [pc, #288]	; (8001fcc <HAL_GPIO_Init+0x2ec>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d019      	beq.n	8001ee2 <HAL_GPIO_Init+0x202>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a47      	ldr	r2, [pc, #284]	; (8001fd0 <HAL_GPIO_Init+0x2f0>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d013      	beq.n	8001ede <HAL_GPIO_Init+0x1fe>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a46      	ldr	r2, [pc, #280]	; (8001fd4 <HAL_GPIO_Init+0x2f4>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d00d      	beq.n	8001eda <HAL_GPIO_Init+0x1fa>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a45      	ldr	r2, [pc, #276]	; (8001fd8 <HAL_GPIO_Init+0x2f8>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d007      	beq.n	8001ed6 <HAL_GPIO_Init+0x1f6>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a44      	ldr	r2, [pc, #272]	; (8001fdc <HAL_GPIO_Init+0x2fc>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d101      	bne.n	8001ed2 <HAL_GPIO_Init+0x1f2>
 8001ece:	2304      	movs	r3, #4
 8001ed0:	e008      	b.n	8001ee4 <HAL_GPIO_Init+0x204>
 8001ed2:	2307      	movs	r3, #7
 8001ed4:	e006      	b.n	8001ee4 <HAL_GPIO_Init+0x204>
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e004      	b.n	8001ee4 <HAL_GPIO_Init+0x204>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e002      	b.n	8001ee4 <HAL_GPIO_Init+0x204>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <HAL_GPIO_Init+0x204>
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	69fa      	ldr	r2, [r7, #28]
 8001ee6:	f002 0203 	and.w	r2, r2, #3
 8001eea:	0092      	lsls	r2, r2, #2
 8001eec:	4093      	lsls	r3, r2
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ef4:	4934      	ldr	r1, [pc, #208]	; (8001fc8 <HAL_GPIO_Init+0x2e8>)
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	089b      	lsrs	r3, r3, #2
 8001efa:	3302      	adds	r3, #2
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f02:	4b37      	ldr	r3, [pc, #220]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f26:	4a2e      	ldr	r2, [pc, #184]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f2c:	4b2c      	ldr	r3, [pc, #176]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f50:	4a23      	ldr	r2, [pc, #140]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f56:	4b22      	ldr	r3, [pc, #136]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f7a:	4a19      	ldr	r2, [pc, #100]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f80:	4b17      	ldr	r3, [pc, #92]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa4:	4a0e      	ldr	r2, [pc, #56]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3301      	adds	r3, #1
 8001fae:	61fb      	str	r3, [r7, #28]
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	2b0f      	cmp	r3, #15
 8001fb4:	f67f aea2 	bls.w	8001cfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fb8:	bf00      	nop
 8001fba:	3724      	adds	r7, #36	; 0x24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40013800 	.word	0x40013800
 8001fcc:	40020000 	.word	0x40020000
 8001fd0:	40020400 	.word	0x40020400
 8001fd4:	40020800 	.word	0x40020800
 8001fd8:	40020c00 	.word	0x40020c00
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40013c00 	.word	0x40013c00

08001fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	460b      	mov	r3, r1
 8001fee:	807b      	strh	r3, [r7, #2]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ff4:	787b      	ldrb	r3, [r7, #1]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ffa:	887a      	ldrh	r2, [r7, #2]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002000:	e003      	b.n	800200a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002002:	887b      	ldrh	r3, [r7, #2]
 8002004:	041a      	lsls	r2, r3, #16
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	619a      	str	r2, [r3, #24]
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e25b      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b00      	cmp	r3, #0
 8002034:	d075      	beq.n	8002122 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002036:	4ba3      	ldr	r3, [pc, #652]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 030c 	and.w	r3, r3, #12
 800203e:	2b04      	cmp	r3, #4
 8002040:	d00c      	beq.n	800205c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002042:	4ba0      	ldr	r3, [pc, #640]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800204a:	2b08      	cmp	r3, #8
 800204c:	d112      	bne.n	8002074 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800204e:	4b9d      	ldr	r3, [pc, #628]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002056:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800205a:	d10b      	bne.n	8002074 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800205c:	4b99      	ldr	r3, [pc, #612]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d05b      	beq.n	8002120 <HAL_RCC_OscConfig+0x108>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d157      	bne.n	8002120 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e236      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800207c:	d106      	bne.n	800208c <HAL_RCC_OscConfig+0x74>
 800207e:	4b91      	ldr	r3, [pc, #580]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a90      	ldr	r2, [pc, #576]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	e01d      	b.n	80020c8 <HAL_RCC_OscConfig+0xb0>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002094:	d10c      	bne.n	80020b0 <HAL_RCC_OscConfig+0x98>
 8002096:	4b8b      	ldr	r3, [pc, #556]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a8a      	ldr	r2, [pc, #552]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800209c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020a0:	6013      	str	r3, [r2, #0]
 80020a2:	4b88      	ldr	r3, [pc, #544]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a87      	ldr	r2, [pc, #540]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80020a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ac:	6013      	str	r3, [r2, #0]
 80020ae:	e00b      	b.n	80020c8 <HAL_RCC_OscConfig+0xb0>
 80020b0:	4b84      	ldr	r3, [pc, #528]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a83      	ldr	r2, [pc, #524]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80020b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	4b81      	ldr	r3, [pc, #516]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a80      	ldr	r2, [pc, #512]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80020c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d013      	beq.n	80020f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d0:	f7ff fcc6 	bl	8001a60 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020d8:	f7ff fcc2 	bl	8001a60 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b64      	cmp	r3, #100	; 0x64
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e1fb      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ea:	4b76      	ldr	r3, [pc, #472]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0f0      	beq.n	80020d8 <HAL_RCC_OscConfig+0xc0>
 80020f6:	e014      	b.n	8002122 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f8:	f7ff fcb2 	bl	8001a60 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002100:	f7ff fcae 	bl	8001a60 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b64      	cmp	r3, #100	; 0x64
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e1e7      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002112:	4b6c      	ldr	r3, [pc, #432]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f0      	bne.n	8002100 <HAL_RCC_OscConfig+0xe8>
 800211e:	e000      	b.n	8002122 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d063      	beq.n	80021f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800212e:	4b65      	ldr	r3, [pc, #404]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f003 030c 	and.w	r3, r3, #12
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00b      	beq.n	8002152 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800213a:	4b62      	ldr	r3, [pc, #392]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002142:	2b08      	cmp	r3, #8
 8002144:	d11c      	bne.n	8002180 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002146:	4b5f      	ldr	r3, [pc, #380]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d116      	bne.n	8002180 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002152:	4b5c      	ldr	r3, [pc, #368]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d005      	beq.n	800216a <HAL_RCC_OscConfig+0x152>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d001      	beq.n	800216a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e1bb      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800216a:	4b56      	ldr	r3, [pc, #344]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	4952      	ldr	r1, [pc, #328]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800217a:	4313      	orrs	r3, r2
 800217c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800217e:	e03a      	b.n	80021f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d020      	beq.n	80021ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002188:	4b4f      	ldr	r3, [pc, #316]	; (80022c8 <HAL_RCC_OscConfig+0x2b0>)
 800218a:	2201      	movs	r2, #1
 800218c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800218e:	f7ff fc67 	bl	8001a60 <HAL_GetTick>
 8002192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002194:	e008      	b.n	80021a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002196:	f7ff fc63 	bl	8001a60 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e19c      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a8:	4b46      	ldr	r3, [pc, #280]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0f0      	beq.n	8002196 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b4:	4b43      	ldr	r3, [pc, #268]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	4940      	ldr	r1, [pc, #256]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	600b      	str	r3, [r1, #0]
 80021c8:	e015      	b.n	80021f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ca:	4b3f      	ldr	r3, [pc, #252]	; (80022c8 <HAL_RCC_OscConfig+0x2b0>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d0:	f7ff fc46 	bl	8001a60 <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d6:	e008      	b.n	80021ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021d8:	f7ff fc42 	bl	8001a60 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e17b      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ea:	4b36      	ldr	r3, [pc, #216]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1f0      	bne.n	80021d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0308 	and.w	r3, r3, #8
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d030      	beq.n	8002264 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d016      	beq.n	8002238 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800220a:	4b30      	ldr	r3, [pc, #192]	; (80022cc <HAL_RCC_OscConfig+0x2b4>)
 800220c:	2201      	movs	r2, #1
 800220e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002210:	f7ff fc26 	bl	8001a60 <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002218:	f7ff fc22 	bl	8001a60 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e15b      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800222a:	4b26      	ldr	r3, [pc, #152]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800222c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0f0      	beq.n	8002218 <HAL_RCC_OscConfig+0x200>
 8002236:	e015      	b.n	8002264 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002238:	4b24      	ldr	r3, [pc, #144]	; (80022cc <HAL_RCC_OscConfig+0x2b4>)
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223e:	f7ff fc0f 	bl	8001a60 <HAL_GetTick>
 8002242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002246:	f7ff fc0b 	bl	8001a60 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e144      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002258:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800225a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1f0      	bne.n	8002246 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0304 	and.w	r3, r3, #4
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 80a0 	beq.w	80023b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002272:	2300      	movs	r3, #0
 8002274:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002276:	4b13      	ldr	r3, [pc, #76]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10f      	bne.n	80022a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	60bb      	str	r3, [r7, #8]
 8002286:	4b0f      	ldr	r3, [pc, #60]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	4a0e      	ldr	r2, [pc, #56]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 800228c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002290:	6413      	str	r3, [r2, #64]	; 0x40
 8002292:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <HAL_RCC_OscConfig+0x2ac>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800229e:	2301      	movs	r3, #1
 80022a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <HAL_RCC_OscConfig+0x2b8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d121      	bne.n	80022f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ae:	4b08      	ldr	r3, [pc, #32]	; (80022d0 <HAL_RCC_OscConfig+0x2b8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a07      	ldr	r2, [pc, #28]	; (80022d0 <HAL_RCC_OscConfig+0x2b8>)
 80022b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022ba:	f7ff fbd1 	bl	8001a60 <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c0:	e011      	b.n	80022e6 <HAL_RCC_OscConfig+0x2ce>
 80022c2:	bf00      	nop
 80022c4:	40023800 	.word	0x40023800
 80022c8:	42470000 	.word	0x42470000
 80022cc:	42470e80 	.word	0x42470e80
 80022d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022d4:	f7ff fbc4 	bl	8001a60 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e0fd      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e6:	4b81      	ldr	r3, [pc, #516]	; (80024ec <HAL_RCC_OscConfig+0x4d4>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d106      	bne.n	8002308 <HAL_RCC_OscConfig+0x2f0>
 80022fa:	4b7d      	ldr	r3, [pc, #500]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 80022fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022fe:	4a7c      	ldr	r2, [pc, #496]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	6713      	str	r3, [r2, #112]	; 0x70
 8002306:	e01c      	b.n	8002342 <HAL_RCC_OscConfig+0x32a>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	2b05      	cmp	r3, #5
 800230e:	d10c      	bne.n	800232a <HAL_RCC_OscConfig+0x312>
 8002310:	4b77      	ldr	r3, [pc, #476]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002314:	4a76      	ldr	r2, [pc, #472]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	6713      	str	r3, [r2, #112]	; 0x70
 800231c:	4b74      	ldr	r3, [pc, #464]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 800231e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002320:	4a73      	ldr	r2, [pc, #460]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002322:	f043 0301 	orr.w	r3, r3, #1
 8002326:	6713      	str	r3, [r2, #112]	; 0x70
 8002328:	e00b      	b.n	8002342 <HAL_RCC_OscConfig+0x32a>
 800232a:	4b71      	ldr	r3, [pc, #452]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 800232c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800232e:	4a70      	ldr	r2, [pc, #448]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	6713      	str	r3, [r2, #112]	; 0x70
 8002336:	4b6e      	ldr	r3, [pc, #440]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233a:	4a6d      	ldr	r2, [pc, #436]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 800233c:	f023 0304 	bic.w	r3, r3, #4
 8002340:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d015      	beq.n	8002376 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800234a:	f7ff fb89 	bl	8001a60 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002350:	e00a      	b.n	8002368 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002352:	f7ff fb85 	bl	8001a60 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002360:	4293      	cmp	r3, r2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e0bc      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002368:	4b61      	ldr	r3, [pc, #388]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0ee      	beq.n	8002352 <HAL_RCC_OscConfig+0x33a>
 8002374:	e014      	b.n	80023a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002376:	f7ff fb73 	bl	8001a60 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800237c:	e00a      	b.n	8002394 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800237e:	f7ff fb6f 	bl	8001a60 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	f241 3288 	movw	r2, #5000	; 0x1388
 800238c:	4293      	cmp	r3, r2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e0a6      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002394:	4b56      	ldr	r3, [pc, #344]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d1ee      	bne.n	800237e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023a0:	7dfb      	ldrb	r3, [r7, #23]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d105      	bne.n	80023b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023a6:	4b52      	ldr	r3, [pc, #328]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a51      	ldr	r2, [pc, #324]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 80023ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 8092 	beq.w	80024e0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023bc:	4b4c      	ldr	r3, [pc, #304]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 030c 	and.w	r3, r3, #12
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d05c      	beq.n	8002482 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d141      	bne.n	8002454 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d0:	4b48      	ldr	r3, [pc, #288]	; (80024f4 <HAL_RCC_OscConfig+0x4dc>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d6:	f7ff fb43 	bl	8001a60 <HAL_GetTick>
 80023da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023dc:	e008      	b.n	80023f0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023de:	f7ff fb3f 	bl	8001a60 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e078      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f0:	4b3f      	ldr	r3, [pc, #252]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1f0      	bne.n	80023de <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	69da      	ldr	r2, [r3, #28]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	431a      	orrs	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240a:	019b      	lsls	r3, r3, #6
 800240c:	431a      	orrs	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002412:	085b      	lsrs	r3, r3, #1
 8002414:	3b01      	subs	r3, #1
 8002416:	041b      	lsls	r3, r3, #16
 8002418:	431a      	orrs	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241e:	061b      	lsls	r3, r3, #24
 8002420:	4933      	ldr	r1, [pc, #204]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002422:	4313      	orrs	r3, r2
 8002424:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002426:	4b33      	ldr	r3, [pc, #204]	; (80024f4 <HAL_RCC_OscConfig+0x4dc>)
 8002428:	2201      	movs	r2, #1
 800242a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7ff fb18 	bl	8001a60 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002434:	f7ff fb14 	bl	8001a60 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e04d      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002446:	4b2a      	ldr	r3, [pc, #168]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x41c>
 8002452:	e045      	b.n	80024e0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002454:	4b27      	ldr	r3, [pc, #156]	; (80024f4 <HAL_RCC_OscConfig+0x4dc>)
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245a:	f7ff fb01 	bl	8001a60 <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002462:	f7ff fafd 	bl	8001a60 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e036      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002474:	4b1e      	ldr	r3, [pc, #120]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1f0      	bne.n	8002462 <HAL_RCC_OscConfig+0x44a>
 8002480:	e02e      	b.n	80024e0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d101      	bne.n	800248e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e029      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800248e:	4b18      	ldr	r3, [pc, #96]	; (80024f0 <HAL_RCC_OscConfig+0x4d8>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d11c      	bne.n	80024dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d115      	bne.n	80024dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024b6:	4013      	ands	r3, r2
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024bc:	4293      	cmp	r3, r2
 80024be:	d10d      	bne.n	80024dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d106      	bne.n	80024dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024d8:	429a      	cmp	r2, r3
 80024da:	d001      	beq.n	80024e0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40007000 	.word	0x40007000
 80024f0:	40023800 	.word	0x40023800
 80024f4:	42470060 	.word	0x42470060

080024f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e0cc      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800250c:	4b68      	ldr	r3, [pc, #416]	; (80026b0 <HAL_RCC_ClockConfig+0x1b8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 030f 	and.w	r3, r3, #15
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d90c      	bls.n	8002534 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251a:	4b65      	ldr	r3, [pc, #404]	; (80026b0 <HAL_RCC_ClockConfig+0x1b8>)
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b63      	ldr	r3, [pc, #396]	; (80026b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0b8      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d020      	beq.n	8002582 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800254c:	4b59      	ldr	r3, [pc, #356]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	4a58      	ldr	r2, [pc, #352]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002556:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002564:	4b53      	ldr	r3, [pc, #332]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	4a52      	ldr	r2, [pc, #328]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 800256a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800256e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002570:	4b50      	ldr	r3, [pc, #320]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	494d      	ldr	r1, [pc, #308]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	4313      	orrs	r3, r2
 8002580:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d044      	beq.n	8002618 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	4b47      	ldr	r3, [pc, #284]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d119      	bne.n	80025d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e07f      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d003      	beq.n	80025b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	d107      	bne.n	80025c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025b6:	4b3f      	ldr	r3, [pc, #252]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d109      	bne.n	80025d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e06f      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c6:	4b3b      	ldr	r3, [pc, #236]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e067      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025d6:	4b37      	ldr	r3, [pc, #220]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f023 0203 	bic.w	r2, r3, #3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	4934      	ldr	r1, [pc, #208]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025e8:	f7ff fa3a 	bl	8001a60 <HAL_GetTick>
 80025ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ee:	e00a      	b.n	8002606 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f0:	f7ff fa36 	bl	8001a60 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fe:	4293      	cmp	r3, r2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e04f      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002606:	4b2b      	ldr	r3, [pc, #172]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 020c 	and.w	r2, r3, #12
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	429a      	cmp	r2, r3
 8002616:	d1eb      	bne.n	80025f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002618:	4b25      	ldr	r3, [pc, #148]	; (80026b0 <HAL_RCC_ClockConfig+0x1b8>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 030f 	and.w	r3, r3, #15
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d20c      	bcs.n	8002640 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b22      	ldr	r3, [pc, #136]	; (80026b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800262e:	4b20      	ldr	r3, [pc, #128]	; (80026b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	d001      	beq.n	8002640 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e032      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b00      	cmp	r3, #0
 800264a:	d008      	beq.n	800265e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800264c:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4916      	ldr	r1, [pc, #88]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	2b00      	cmp	r3, #0
 8002668:	d009      	beq.n	800267e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800266a:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	490e      	ldr	r1, [pc, #56]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 800267a:	4313      	orrs	r3, r2
 800267c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800267e:	f000 f821 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 8002682:	4601      	mov	r1, r0
 8002684:	4b0b      	ldr	r3, [pc, #44]	; (80026b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	091b      	lsrs	r3, r3, #4
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	4a0a      	ldr	r2, [pc, #40]	; (80026b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002690:	5cd3      	ldrb	r3, [r2, r3]
 8002692:	fa21 f303 	lsr.w	r3, r1, r3
 8002696:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_RCC_ClockConfig+0x1c4>)
 8002698:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_RCC_ClockConfig+0x1c8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff f99a 	bl	80019d8 <HAL_InitTick>

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40023c00 	.word	0x40023c00
 80026b4:	40023800 	.word	0x40023800
 80026b8:	080050e0 	.word	0x080050e0
 80026bc:	20000040 	.word	0x20000040
 80026c0:	20000044 	.word	0x20000044

080026c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	607b      	str	r3, [r7, #4]
 80026ce:	2300      	movs	r3, #0
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	2300      	movs	r3, #0
 80026d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026da:	4b63      	ldr	r3, [pc, #396]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b04      	cmp	r3, #4
 80026e4:	d007      	beq.n	80026f6 <HAL_RCC_GetSysClockFreq+0x32>
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d008      	beq.n	80026fc <HAL_RCC_GetSysClockFreq+0x38>
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f040 80b4 	bne.w	8002858 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026f0:	4b5e      	ldr	r3, [pc, #376]	; (800286c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80026f2:	60bb      	str	r3, [r7, #8]
       break;
 80026f4:	e0b3      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026f6:	4b5e      	ldr	r3, [pc, #376]	; (8002870 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80026f8:	60bb      	str	r3, [r7, #8]
      break;
 80026fa:	e0b0      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026fc:	4b5a      	ldr	r3, [pc, #360]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002704:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002706:	4b58      	ldr	r3, [pc, #352]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d04a      	beq.n	80027a8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002712:	4b55      	ldr	r3, [pc, #340]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	099b      	lsrs	r3, r3, #6
 8002718:	f04f 0400 	mov.w	r4, #0
 800271c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002720:	f04f 0200 	mov.w	r2, #0
 8002724:	ea03 0501 	and.w	r5, r3, r1
 8002728:	ea04 0602 	and.w	r6, r4, r2
 800272c:	4629      	mov	r1, r5
 800272e:	4632      	mov	r2, r6
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	f04f 0400 	mov.w	r4, #0
 8002738:	0154      	lsls	r4, r2, #5
 800273a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800273e:	014b      	lsls	r3, r1, #5
 8002740:	4619      	mov	r1, r3
 8002742:	4622      	mov	r2, r4
 8002744:	1b49      	subs	r1, r1, r5
 8002746:	eb62 0206 	sbc.w	r2, r2, r6
 800274a:	f04f 0300 	mov.w	r3, #0
 800274e:	f04f 0400 	mov.w	r4, #0
 8002752:	0194      	lsls	r4, r2, #6
 8002754:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002758:	018b      	lsls	r3, r1, #6
 800275a:	1a5b      	subs	r3, r3, r1
 800275c:	eb64 0402 	sbc.w	r4, r4, r2
 8002760:	f04f 0100 	mov.w	r1, #0
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	00e2      	lsls	r2, r4, #3
 800276a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800276e:	00d9      	lsls	r1, r3, #3
 8002770:	460b      	mov	r3, r1
 8002772:	4614      	mov	r4, r2
 8002774:	195b      	adds	r3, r3, r5
 8002776:	eb44 0406 	adc.w	r4, r4, r6
 800277a:	f04f 0100 	mov.w	r1, #0
 800277e:	f04f 0200 	mov.w	r2, #0
 8002782:	0262      	lsls	r2, r4, #9
 8002784:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002788:	0259      	lsls	r1, r3, #9
 800278a:	460b      	mov	r3, r1
 800278c:	4614      	mov	r4, r2
 800278e:	4618      	mov	r0, r3
 8002790:	4621      	mov	r1, r4
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f04f 0400 	mov.w	r4, #0
 8002798:	461a      	mov	r2, r3
 800279a:	4623      	mov	r3, r4
 800279c:	f7fd fd78 	bl	8000290 <__aeabi_uldivmod>
 80027a0:	4603      	mov	r3, r0
 80027a2:	460c      	mov	r4, r1
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	e049      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027a8:	4b2f      	ldr	r3, [pc, #188]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	099b      	lsrs	r3, r3, #6
 80027ae:	f04f 0400 	mov.w	r4, #0
 80027b2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	ea03 0501 	and.w	r5, r3, r1
 80027be:	ea04 0602 	and.w	r6, r4, r2
 80027c2:	4629      	mov	r1, r5
 80027c4:	4632      	mov	r2, r6
 80027c6:	f04f 0300 	mov.w	r3, #0
 80027ca:	f04f 0400 	mov.w	r4, #0
 80027ce:	0154      	lsls	r4, r2, #5
 80027d0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80027d4:	014b      	lsls	r3, r1, #5
 80027d6:	4619      	mov	r1, r3
 80027d8:	4622      	mov	r2, r4
 80027da:	1b49      	subs	r1, r1, r5
 80027dc:	eb62 0206 	sbc.w	r2, r2, r6
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	f04f 0400 	mov.w	r4, #0
 80027e8:	0194      	lsls	r4, r2, #6
 80027ea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80027ee:	018b      	lsls	r3, r1, #6
 80027f0:	1a5b      	subs	r3, r3, r1
 80027f2:	eb64 0402 	sbc.w	r4, r4, r2
 80027f6:	f04f 0100 	mov.w	r1, #0
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	00e2      	lsls	r2, r4, #3
 8002800:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002804:	00d9      	lsls	r1, r3, #3
 8002806:	460b      	mov	r3, r1
 8002808:	4614      	mov	r4, r2
 800280a:	195b      	adds	r3, r3, r5
 800280c:	eb44 0406 	adc.w	r4, r4, r6
 8002810:	f04f 0100 	mov.w	r1, #0
 8002814:	f04f 0200 	mov.w	r2, #0
 8002818:	02a2      	lsls	r2, r4, #10
 800281a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800281e:	0299      	lsls	r1, r3, #10
 8002820:	460b      	mov	r3, r1
 8002822:	4614      	mov	r4, r2
 8002824:	4618      	mov	r0, r3
 8002826:	4621      	mov	r1, r4
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f04f 0400 	mov.w	r4, #0
 800282e:	461a      	mov	r2, r3
 8002830:	4623      	mov	r3, r4
 8002832:	f7fd fd2d 	bl	8000290 <__aeabi_uldivmod>
 8002836:	4603      	mov	r3, r0
 8002838:	460c      	mov	r4, r1
 800283a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800283c:	4b0a      	ldr	r3, [pc, #40]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	0c1b      	lsrs	r3, r3, #16
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	3301      	adds	r3, #1
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	fbb2 f3f3 	udiv	r3, r2, r3
 8002854:	60bb      	str	r3, [r7, #8]
      break;
 8002856:	e002      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002858:	4b04      	ldr	r3, [pc, #16]	; (800286c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800285a:	60bb      	str	r3, [r7, #8]
      break;
 800285c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800285e:	68bb      	ldr	r3, [r7, #8]
}
 8002860:	4618      	mov	r0, r3
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002868:	40023800 	.word	0x40023800
 800286c:	00f42400 	.word	0x00f42400
 8002870:	007a1200 	.word	0x007a1200

08002874 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002878:	4b03      	ldr	r3, [pc, #12]	; (8002888 <HAL_RCC_GetHCLKFreq+0x14>)
 800287a:	681b      	ldr	r3, [r3, #0]
}
 800287c:	4618      	mov	r0, r3
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20000040 	.word	0x20000040

0800288c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002890:	f7ff fff0 	bl	8002874 <HAL_RCC_GetHCLKFreq>
 8002894:	4601      	mov	r1, r0
 8002896:	4b05      	ldr	r3, [pc, #20]	; (80028ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	0a9b      	lsrs	r3, r3, #10
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	4a03      	ldr	r2, [pc, #12]	; (80028b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028a2:	5cd3      	ldrb	r3, [r2, r3]
 80028a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40023800 	.word	0x40023800
 80028b0:	080050f0 	.word	0x080050f0

080028b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028b8:	f7ff ffdc 	bl	8002874 <HAL_RCC_GetHCLKFreq>
 80028bc:	4601      	mov	r1, r0
 80028be:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	0b5b      	lsrs	r3, r3, #13
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	4a03      	ldr	r2, [pc, #12]	; (80028d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028ca:	5cd3      	ldrb	r3, [r2, r3]
 80028cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40023800 	.word	0x40023800
 80028d8:	080050f0 	.word	0x080050f0

080028dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e01d      	b.n	800292a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d106      	bne.n	8002908 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7fe fee6 	bl	80016d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2202      	movs	r2, #2
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3304      	adds	r3, #4
 8002918:	4619      	mov	r1, r3
 800291a:	4610      	mov	r0, r2
 800291c:	f000 fb42 	bl	8002fa4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002932:	b480      	push	{r7}
 8002934:	b085      	sub	sp, #20
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f042 0201 	orr.w	r2, r2, #1
 8002948:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2b06      	cmp	r3, #6
 800295a:	d007      	beq.n	800296c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b082      	sub	sp, #8
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e01d      	b.n	80029c8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b00      	cmp	r3, #0
 8002996:	d106      	bne.n	80029a6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f000 f815 	bl	80029d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2202      	movs	r2, #2
 80029aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	3304      	adds	r3, #4
 80029b6:	4619      	mov	r1, r3
 80029b8:	4610      	mov	r0, r2
 80029ba:	f000 faf3 	bl	8002fa4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2201      	movs	r2, #1
 80029f4:	6839      	ldr	r1, [r7, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f000 fd7a 	bl	80034f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a10      	ldr	r2, [pc, #64]	; (8002a44 <HAL_TIM_PWM_Start+0x60>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d107      	bne.n	8002a16 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2b06      	cmp	r3, #6
 8002a26:	d007      	beq.n	8002a38 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0201 	orr.w	r2, r2, #1
 8002a36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40010000 	.word	0x40010000

08002a48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d122      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d11b      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f06f 0202 	mvn.w	r2, #2
 8002a74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	f003 0303 	and.w	r3, r3, #3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 fa6b 	bl	8002f66 <HAL_TIM_IC_CaptureCallback>
 8002a90:	e005      	b.n	8002a9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 fa5d 	bl	8002f52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 fa6e 	bl	8002f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d122      	bne.n	8002af8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d11b      	bne.n	8002af8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0204 	mvn.w	r2, #4
 8002ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 fa41 	bl	8002f66 <HAL_TIM_IC_CaptureCallback>
 8002ae4:	e005      	b.n	8002af2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 fa33 	bl	8002f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 fa44 	bl	8002f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d122      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d11b      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0208 	mvn.w	r2, #8
 8002b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2204      	movs	r2, #4
 8002b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fa17 	bl	8002f66 <HAL_TIM_IC_CaptureCallback>
 8002b38:	e005      	b.n	8002b46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 fa09 	bl	8002f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 fa1a 	bl	8002f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	2b10      	cmp	r3, #16
 8002b58:	d122      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0310 	and.w	r3, r3, #16
 8002b64:	2b10      	cmp	r3, #16
 8002b66:	d11b      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0210 	mvn.w	r2, #16
 8002b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2208      	movs	r2, #8
 8002b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f9ed 	bl	8002f66 <HAL_TIM_IC_CaptureCallback>
 8002b8c:	e005      	b.n	8002b9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f9df 	bl	8002f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f9f0 	bl	8002f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d10e      	bne.n	8002bcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d107      	bne.n	8002bcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0201 	mvn.w	r2, #1
 8002bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7fd ffee 	bl	8000ba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd6:	2b80      	cmp	r3, #128	; 0x80
 8002bd8:	d10e      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be4:	2b80      	cmp	r3, #128	; 0x80
 8002be6:	d107      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fd1a 	bl	800362c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c02:	2b40      	cmp	r3, #64	; 0x40
 8002c04:	d10e      	bne.n	8002c24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c10:	2b40      	cmp	r3, #64	; 0x40
 8002c12:	d107      	bne.n	8002c24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f9b5 	bl	8002f8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	f003 0320 	and.w	r3, r3, #32
 8002c2e:	2b20      	cmp	r3, #32
 8002c30:	d10e      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	f003 0320 	and.w	r3, r3, #32
 8002c3c:	2b20      	cmp	r3, #32
 8002c3e:	d107      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f06f 0220 	mvn.w	r2, #32
 8002c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 fce4 	bl	8003618 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c50:	bf00      	nop
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e0b4      	b.n	8002ddc <HAL_TIM_PWM_ConfigChannel+0x184>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b0c      	cmp	r3, #12
 8002c86:	f200 809f 	bhi.w	8002dc8 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002c8a:	a201      	add	r2, pc, #4	; (adr r2, 8002c90 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c90:	08002cc5 	.word	0x08002cc5
 8002c94:	08002dc9 	.word	0x08002dc9
 8002c98:	08002dc9 	.word	0x08002dc9
 8002c9c:	08002dc9 	.word	0x08002dc9
 8002ca0:	08002d05 	.word	0x08002d05
 8002ca4:	08002dc9 	.word	0x08002dc9
 8002ca8:	08002dc9 	.word	0x08002dc9
 8002cac:	08002dc9 	.word	0x08002dc9
 8002cb0:	08002d47 	.word	0x08002d47
 8002cb4:	08002dc9 	.word	0x08002dc9
 8002cb8:	08002dc9 	.word	0x08002dc9
 8002cbc:	08002dc9 	.word	0x08002dc9
 8002cc0:	08002d87 	.word	0x08002d87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68b9      	ldr	r1, [r7, #8]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 f9ea 	bl	80030a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	699a      	ldr	r2, [r3, #24]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f042 0208 	orr.w	r2, r2, #8
 8002cde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699a      	ldr	r2, [r3, #24]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0204 	bic.w	r2, r2, #4
 8002cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6999      	ldr	r1, [r3, #24]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	691a      	ldr	r2, [r3, #16]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	619a      	str	r2, [r3, #24]
      break;
 8002d02:	e062      	b.n	8002dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68b9      	ldr	r1, [r7, #8]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 fa30 	bl	8003170 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	699a      	ldr	r2, [r3, #24]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6999      	ldr	r1, [r3, #24]
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	021a      	lsls	r2, r3, #8
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	619a      	str	r2, [r3, #24]
      break;
 8002d44:	e041      	b.n	8002dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68b9      	ldr	r1, [r7, #8]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 fa7b 	bl	8003248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	69da      	ldr	r2, [r3, #28]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f042 0208 	orr.w	r2, r2, #8
 8002d60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	69da      	ldr	r2, [r3, #28]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 0204 	bic.w	r2, r2, #4
 8002d70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	69d9      	ldr	r1, [r3, #28]
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	430a      	orrs	r2, r1
 8002d82:	61da      	str	r2, [r3, #28]
      break;
 8002d84:	e021      	b.n	8002dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68b9      	ldr	r1, [r7, #8]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f000 fac5 	bl	800331c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	69da      	ldr	r2, [r3, #28]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	69da      	ldr	r2, [r3, #28]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	69d9      	ldr	r1, [r3, #28]
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	021a      	lsls	r2, r3, #8
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	61da      	str	r2, [r3, #28]
      break;
 8002dc6:	e000      	b.n	8002dca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002dc8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d101      	bne.n	8002dfc <HAL_TIM_ConfigClockSource+0x18>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	e0a6      	b.n	8002f4a <HAL_TIM_ConfigClockSource+0x166>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2202      	movs	r2, #2
 8002e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e22:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2b40      	cmp	r3, #64	; 0x40
 8002e32:	d067      	beq.n	8002f04 <HAL_TIM_ConfigClockSource+0x120>
 8002e34:	2b40      	cmp	r3, #64	; 0x40
 8002e36:	d80b      	bhi.n	8002e50 <HAL_TIM_ConfigClockSource+0x6c>
 8002e38:	2b10      	cmp	r3, #16
 8002e3a:	d073      	beq.n	8002f24 <HAL_TIM_ConfigClockSource+0x140>
 8002e3c:	2b10      	cmp	r3, #16
 8002e3e:	d802      	bhi.n	8002e46 <HAL_TIM_ConfigClockSource+0x62>
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d06f      	beq.n	8002f24 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002e44:	e078      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e46:	2b20      	cmp	r3, #32
 8002e48:	d06c      	beq.n	8002f24 <HAL_TIM_ConfigClockSource+0x140>
 8002e4a:	2b30      	cmp	r3, #48	; 0x30
 8002e4c:	d06a      	beq.n	8002f24 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002e4e:	e073      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e50:	2b70      	cmp	r3, #112	; 0x70
 8002e52:	d00d      	beq.n	8002e70 <HAL_TIM_ConfigClockSource+0x8c>
 8002e54:	2b70      	cmp	r3, #112	; 0x70
 8002e56:	d804      	bhi.n	8002e62 <HAL_TIM_ConfigClockSource+0x7e>
 8002e58:	2b50      	cmp	r3, #80	; 0x50
 8002e5a:	d033      	beq.n	8002ec4 <HAL_TIM_ConfigClockSource+0xe0>
 8002e5c:	2b60      	cmp	r3, #96	; 0x60
 8002e5e:	d041      	beq.n	8002ee4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002e60:	e06a      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e66:	d066      	beq.n	8002f36 <HAL_TIM_ConfigClockSource+0x152>
 8002e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e6c:	d017      	beq.n	8002e9e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002e6e:	e063      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6818      	ldr	r0, [r3, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	6899      	ldr	r1, [r3, #8]
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f000 fb16 	bl	80034b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e92:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	609a      	str	r2, [r3, #8]
      break;
 8002e9c:	e04c      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	6899      	ldr	r1, [r3, #8]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	f000 faff 	bl	80034b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ec0:	609a      	str	r2, [r3, #8]
      break;
 8002ec2:	e039      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6818      	ldr	r0, [r3, #0]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	f000 fa73 	bl	80033bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2150      	movs	r1, #80	; 0x50
 8002edc:	4618      	mov	r0, r3
 8002ede:	f000 facc 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 8002ee2:	e029      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6859      	ldr	r1, [r3, #4]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	f000 fa92 	bl	800341a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2160      	movs	r1, #96	; 0x60
 8002efc:	4618      	mov	r0, r3
 8002efe:	f000 fabc 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 8002f02:	e019      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6818      	ldr	r0, [r3, #0]
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	6859      	ldr	r1, [r3, #4]
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	461a      	mov	r2, r3
 8002f12:	f000 fa53 	bl	80033bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2140      	movs	r1, #64	; 0x40
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 faac 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 8002f22:	e009      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4610      	mov	r0, r2
 8002f30:	f000 faa3 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 8002f34:	e000      	b.n	8002f38 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002f36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b083      	sub	sp, #12
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr

08002f66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f66:	b480      	push	{r7}
 8002f68:	b083      	sub	sp, #12
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
	...

08002fa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a34      	ldr	r2, [pc, #208]	; (8003088 <TIM_Base_SetConfig+0xe4>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d00f      	beq.n	8002fdc <TIM_Base_SetConfig+0x38>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fc2:	d00b      	beq.n	8002fdc <TIM_Base_SetConfig+0x38>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a31      	ldr	r2, [pc, #196]	; (800308c <TIM_Base_SetConfig+0xe8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d007      	beq.n	8002fdc <TIM_Base_SetConfig+0x38>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a30      	ldr	r2, [pc, #192]	; (8003090 <TIM_Base_SetConfig+0xec>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d003      	beq.n	8002fdc <TIM_Base_SetConfig+0x38>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a2f      	ldr	r2, [pc, #188]	; (8003094 <TIM_Base_SetConfig+0xf0>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d108      	bne.n	8002fee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a25      	ldr	r2, [pc, #148]	; (8003088 <TIM_Base_SetConfig+0xe4>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d01b      	beq.n	800302e <TIM_Base_SetConfig+0x8a>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ffc:	d017      	beq.n	800302e <TIM_Base_SetConfig+0x8a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a22      	ldr	r2, [pc, #136]	; (800308c <TIM_Base_SetConfig+0xe8>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d013      	beq.n	800302e <TIM_Base_SetConfig+0x8a>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a21      	ldr	r2, [pc, #132]	; (8003090 <TIM_Base_SetConfig+0xec>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d00f      	beq.n	800302e <TIM_Base_SetConfig+0x8a>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a20      	ldr	r2, [pc, #128]	; (8003094 <TIM_Base_SetConfig+0xf0>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d00b      	beq.n	800302e <TIM_Base_SetConfig+0x8a>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a1f      	ldr	r2, [pc, #124]	; (8003098 <TIM_Base_SetConfig+0xf4>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d007      	beq.n	800302e <TIM_Base_SetConfig+0x8a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a1e      	ldr	r2, [pc, #120]	; (800309c <TIM_Base_SetConfig+0xf8>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d003      	beq.n	800302e <TIM_Base_SetConfig+0x8a>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a1d      	ldr	r2, [pc, #116]	; (80030a0 <TIM_Base_SetConfig+0xfc>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d108      	bne.n	8003040 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	4313      	orrs	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a08      	ldr	r2, [pc, #32]	; (8003088 <TIM_Base_SetConfig+0xe4>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d103      	bne.n	8003074 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	615a      	str	r2, [r3, #20]
}
 800307a:	bf00      	nop
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	40010000 	.word	0x40010000
 800308c:	40000400 	.word	0x40000400
 8003090:	40000800 	.word	0x40000800
 8003094:	40000c00 	.word	0x40000c00
 8003098:	40014000 	.word	0x40014000
 800309c:	40014400 	.word	0x40014400
 80030a0:	40014800 	.word	0x40014800

080030a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	f023 0201 	bic.w	r2, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f023 0303 	bic.w	r3, r3, #3
 80030da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f023 0302 	bic.w	r3, r3, #2
 80030ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a1c      	ldr	r2, [pc, #112]	; (800316c <TIM_OC1_SetConfig+0xc8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d10c      	bne.n	800311a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	f023 0308 	bic.w	r3, r3, #8
 8003106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	4313      	orrs	r3, r2
 8003110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f023 0304 	bic.w	r3, r3, #4
 8003118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a13      	ldr	r2, [pc, #76]	; (800316c <TIM_OC1_SetConfig+0xc8>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d111      	bne.n	8003146 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	4313      	orrs	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	697a      	ldr	r2, [r7, #20]
 800315e:	621a      	str	r2, [r3, #32]
}
 8003160:	bf00      	nop
 8003162:	371c      	adds	r7, #28
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	40010000 	.word	0x40010000

08003170 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003170:	b480      	push	{r7}
 8003172:	b087      	sub	sp, #28
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a1b      	ldr	r3, [r3, #32]
 800317e:	f023 0210 	bic.w	r2, r3, #16
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800319e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	021b      	lsls	r3, r3, #8
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f023 0320 	bic.w	r3, r3, #32
 80031ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a1e      	ldr	r2, [pc, #120]	; (8003244 <TIM_OC2_SetConfig+0xd4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d10d      	bne.n	80031ec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a15      	ldr	r2, [pc, #84]	; (8003244 <TIM_OC2_SetConfig+0xd4>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d113      	bne.n	800321c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80031fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003202:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	4313      	orrs	r3, r2
 800321a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685a      	ldr	r2, [r3, #4]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	621a      	str	r2, [r3, #32]
}
 8003236:	bf00      	nop
 8003238:	371c      	adds	r7, #28
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	40010000 	.word	0x40010000

08003248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003248:	b480      	push	{r7}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f023 0303 	bic.w	r3, r3, #3
 800327e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	4313      	orrs	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	4313      	orrs	r3, r2
 800329c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a1d      	ldr	r2, [pc, #116]	; (8003318 <TIM_OC3_SetConfig+0xd0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d10d      	bne.n	80032c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	021b      	lsls	r3, r3, #8
 80032b4:	697a      	ldr	r2, [r7, #20]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a14      	ldr	r2, [pc, #80]	; (8003318 <TIM_OC3_SetConfig+0xd0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d113      	bne.n	80032f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80032d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	621a      	str	r2, [r3, #32]
}
 800330c:	bf00      	nop
 800330e:	371c      	adds	r7, #28
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	40010000 	.word	0x40010000

0800331c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800331c:	b480      	push	{r7}
 800331e:	b087      	sub	sp, #28
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69db      	ldr	r3, [r3, #28]
 8003342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800334a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003352:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	021b      	lsls	r3, r3, #8
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4313      	orrs	r3, r2
 800335e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003366:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	031b      	lsls	r3, r3, #12
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	4313      	orrs	r3, r2
 8003372:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a10      	ldr	r2, [pc, #64]	; (80033b8 <TIM_OC4_SetConfig+0x9c>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d109      	bne.n	8003390 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003382:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	019b      	lsls	r3, r3, #6
 800338a:	697a      	ldr	r2, [r7, #20]
 800338c:	4313      	orrs	r3, r2
 800338e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	621a      	str	r2, [r3, #32]
}
 80033aa:	bf00      	nop
 80033ac:	371c      	adds	r7, #28
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	40010000 	.word	0x40010000

080033bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033bc:	b480      	push	{r7}
 80033be:	b087      	sub	sp, #28
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	f023 0201 	bic.w	r2, r3, #1
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f023 030a 	bic.w	r3, r3, #10
 80033f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	4313      	orrs	r3, r2
 8003400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	621a      	str	r2, [r3, #32]
}
 800340e:	bf00      	nop
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800341a:	b480      	push	{r7}
 800341c:	b087      	sub	sp, #28
 800341e:	af00      	add	r7, sp, #0
 8003420:	60f8      	str	r0, [r7, #12]
 8003422:	60b9      	str	r1, [r7, #8]
 8003424:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	f023 0210 	bic.w	r2, r3, #16
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003444:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	031b      	lsls	r3, r3, #12
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	4313      	orrs	r3, r2
 800344e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003456:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	4313      	orrs	r3, r2
 8003460:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	621a      	str	r2, [r3, #32]
}
 800346e:	bf00      	nop
 8003470:	371c      	adds	r7, #28
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr

0800347a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800347a:	b480      	push	{r7}
 800347c:	b085      	sub	sp, #20
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
 8003482:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003490:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003492:	683a      	ldr	r2, [r7, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	f043 0307 	orr.w	r3, r3, #7
 800349c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	609a      	str	r2, [r3, #8]
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
 80034bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	021a      	lsls	r2, r3, #8
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	4313      	orrs	r3, r2
 80034dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	609a      	str	r2, [r3, #8]
}
 80034e4:	bf00      	nop
 80034e6:	371c      	adds	r7, #28
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b087      	sub	sp, #28
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	f003 031f 	and.w	r3, r3, #31
 8003502:	2201      	movs	r2, #1
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a1a      	ldr	r2, [r3, #32]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	43db      	mvns	r3, r3
 8003512:	401a      	ands	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6a1a      	ldr	r2, [r3, #32]
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	f003 031f 	and.w	r3, r3, #31
 8003522:	6879      	ldr	r1, [r7, #4]
 8003524:	fa01 f303 	lsl.w	r3, r1, r3
 8003528:	431a      	orrs	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	621a      	str	r2, [r3, #32]
}
 800352e:	bf00      	nop
 8003530:	371c      	adds	r7, #28
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
	...

0800353c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003550:	2302      	movs	r3, #2
 8003552:	e050      	b.n	80035f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2202      	movs	r2, #2
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800357a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	4313      	orrs	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a1c      	ldr	r2, [pc, #112]	; (8003604 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d018      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a0:	d013      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a18      	ldr	r2, [pc, #96]	; (8003608 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d00e      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a16      	ldr	r2, [pc, #88]	; (800360c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d009      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a15      	ldr	r2, [pc, #84]	; (8003610 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d004      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a13      	ldr	r2, [pc, #76]	; (8003614 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d10c      	bne.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	68ba      	ldr	r2, [r7, #8]
 80035d8:	4313      	orrs	r3, r2
 80035da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3714      	adds	r7, #20
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	40010000 	.word	0x40010000
 8003608:	40000400 	.word	0x40000400
 800360c:	40000800 	.word	0x40000800
 8003610:	40000c00 	.word	0x40000c00
 8003614:	40014000 	.word	0x40014000

08003618 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e03f      	b.n	80036d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d106      	bne.n	800366c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7fe f896 	bl	8001798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2224      	movs	r2, #36	; 0x24
 8003670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003682:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 fb97 	bl	8003db8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003698:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	695a      	ldr	r2, [r3, #20]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68da      	ldr	r2, [r3, #12]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b088      	sub	sp, #32
 80036de:	af02      	add	r7, sp, #8
 80036e0:	60f8      	str	r0, [r7, #12]
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	603b      	str	r3, [r7, #0]
 80036e6:	4613      	mov	r3, r2
 80036e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b20      	cmp	r3, #32
 80036f8:	f040 8083 	bne.w	8003802 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <HAL_UART_Transmit+0x2e>
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d101      	bne.n	800370c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e07b      	b.n	8003804 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003712:	2b01      	cmp	r3, #1
 8003714:	d101      	bne.n	800371a <HAL_UART_Transmit+0x40>
 8003716:	2302      	movs	r3, #2
 8003718:	e074      	b.n	8003804 <HAL_UART_Transmit+0x12a>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2221      	movs	r2, #33	; 0x21
 800372c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003730:	f7fe f996 	bl	8001a60 <HAL_GetTick>
 8003734:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	88fa      	ldrh	r2, [r7, #6]
 800373a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	88fa      	ldrh	r2, [r7, #6]
 8003740:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800374a:	e042      	b.n	80037d2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003750:	b29b      	uxth	r3, r3
 8003752:	3b01      	subs	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003762:	d122      	bne.n	80037aa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	2200      	movs	r2, #0
 800376c:	2180      	movs	r1, #128	; 0x80
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f000 f9b6 	bl	8003ae0 <UART_WaitOnFlagUntilTimeout>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e042      	b.n	8003804 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003790:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d103      	bne.n	80037a2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	3302      	adds	r3, #2
 800379e:	60bb      	str	r3, [r7, #8]
 80037a0:	e017      	b.n	80037d2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	3301      	adds	r3, #1
 80037a6:	60bb      	str	r3, [r7, #8]
 80037a8:	e013      	b.n	80037d2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	2200      	movs	r2, #0
 80037b2:	2180      	movs	r1, #128	; 0x80
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 f993 	bl	8003ae0 <UART_WaitOnFlagUntilTimeout>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e01f      	b.n	8003804 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	1c5a      	adds	r2, r3, #1
 80037c8:	60ba      	str	r2, [r7, #8]
 80037ca:	781a      	ldrb	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1b7      	bne.n	800374c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2200      	movs	r2, #0
 80037e4:	2140      	movs	r1, #64	; 0x40
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f97a 	bl	8003ae0 <UART_WaitOnFlagUntilTimeout>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e006      	b.n	8003804 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80037fe:	2300      	movs	r3, #0
 8003800:	e000      	b.n	8003804 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003802:	2302      	movs	r3, #2
  }
}
 8003804:	4618      	mov	r0, r3
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	4613      	mov	r3, r2
 8003818:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b20      	cmp	r3, #32
 8003824:	d140      	bne.n	80038a8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <HAL_UART_Receive_IT+0x26>
 800382c:	88fb      	ldrh	r3, [r7, #6]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e039      	b.n	80038aa <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <HAL_UART_Receive_IT+0x38>
 8003840:	2302      	movs	r3, #2
 8003842:	e032      	b.n	80038aa <HAL_UART_Receive_IT+0x9e>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	88fa      	ldrh	r2, [r7, #6]
 8003856:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	88fa      	ldrh	r2, [r7, #6]
 800385c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2222      	movs	r2, #34	; 0x22
 8003868:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003882:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695a      	ldr	r2, [r3, #20]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f042 0201 	orr.w	r2, r2, #1
 8003892:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f042 0220 	orr.w	r2, r2, #32
 80038a2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80038a4:	2300      	movs	r3, #0
 80038a6:	e000      	b.n	80038aa <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80038a8:	2302      	movs	r3, #2
  }
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
	...

080038b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80038d8:	2300      	movs	r3, #0
 80038da:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80038dc:	2300      	movs	r3, #0
 80038de:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10d      	bne.n	800390a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	f003 0320 	and.w	r3, r3, #32
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d008      	beq.n	800390a <HAL_UART_IRQHandler+0x52>
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	f003 0320 	and.w	r3, r3, #32
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 f9d6 	bl	8003cb4 <UART_Receive_IT>
      return;
 8003908:	e0d1      	b.n	8003aae <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80b0 	beq.w	8003a72 <HAL_UART_IRQHandler+0x1ba>
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d105      	bne.n	8003928 <HAL_UART_IRQHandler+0x70>
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80a5 	beq.w	8003a72 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <HAL_UART_IRQHandler+0x90>
 8003932:	69bb      	ldr	r3, [r7, #24]
 8003934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003940:	f043 0201 	orr.w	r2, r3, #1
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_UART_IRQHandler+0xb0>
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d005      	beq.n	8003968 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003960:	f043 0202 	orr.w	r2, r3, #2
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_UART_IRQHandler+0xd0>
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f003 0301 	and.w	r3, r3, #1
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003980:	f043 0204 	orr.w	r2, r3, #4
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f003 0308 	and.w	r3, r3, #8
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00f      	beq.n	80039b2 <HAL_UART_IRQHandler+0xfa>
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	f003 0320 	and.w	r3, r3, #32
 8003998:	2b00      	cmp	r3, #0
 800399a:	d104      	bne.n	80039a6 <HAL_UART_IRQHandler+0xee>
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d005      	beq.n	80039b2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039aa:	f043 0208 	orr.w	r2, r3, #8
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d078      	beq.n	8003aac <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d007      	beq.n	80039d4 <HAL_UART_IRQHandler+0x11c>
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	f003 0320 	and.w	r3, r3, #32
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d002      	beq.n	80039d4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f970 	bl	8003cb4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039de:	2b40      	cmp	r3, #64	; 0x40
 80039e0:	bf0c      	ite	eq
 80039e2:	2301      	moveq	r3, #1
 80039e4:	2300      	movne	r3, #0
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ee:	f003 0308 	and.w	r3, r3, #8
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d102      	bne.n	80039fc <HAL_UART_IRQHandler+0x144>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d031      	beq.n	8003a60 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 f8b9 	bl	8003b74 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	695b      	ldr	r3, [r3, #20]
 8003a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a0c:	2b40      	cmp	r3, #64	; 0x40
 8003a0e:	d123      	bne.n	8003a58 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695a      	ldr	r2, [r3, #20]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a1e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d013      	beq.n	8003a50 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a2c:	4a21      	ldr	r2, [pc, #132]	; (8003ab4 <HAL_UART_IRQHandler+0x1fc>)
 8003a2e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fe f930 	bl	8001c9a <HAL_DMA_Abort_IT>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d016      	beq.n	8003a6e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a4e:	e00e      	b.n	8003a6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f83b 	bl	8003acc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a56:	e00a      	b.n	8003a6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f837 	bl	8003acc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a5e:	e006      	b.n	8003a6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 f833 	bl	8003acc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003a6c:	e01e      	b.n	8003aac <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a6e:	bf00      	nop
    return;
 8003a70:	e01c      	b.n	8003aac <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d008      	beq.n	8003a8e <HAL_UART_IRQHandler+0x1d6>
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f8a6 	bl	8003bd8 <UART_Transmit_IT>
    return;
 8003a8c:	e00f      	b.n	8003aae <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <HAL_UART_IRQHandler+0x1f6>
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 f8ee 	bl	8003c84 <UART_EndTransmit_IT>
    return;
 8003aa8:	bf00      	nop
 8003aaa:	e000      	b.n	8003aae <HAL_UART_IRQHandler+0x1f6>
    return;
 8003aac:	bf00      	nop
  }
}
 8003aae:	3720      	adds	r7, #32
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	08003bb1 	.word	0x08003bb1

08003ab8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	603b      	str	r3, [r7, #0]
 8003aec:	4613      	mov	r3, r2
 8003aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af0:	e02c      	b.n	8003b4c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003af8:	d028      	beq.n	8003b4c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d007      	beq.n	8003b10 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b00:	f7fd ffae 	bl	8001a60 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d21d      	bcs.n	8003b4c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b1e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695a      	ldr	r2, [r3, #20]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f022 0201 	bic.w	r2, r2, #1
 8003b2e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2220      	movs	r2, #32
 8003b34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e00f      	b.n	8003b6c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	4013      	ands	r3, r2
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2301      	moveq	r3, #1
 8003b5e:	2300      	movne	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	461a      	mov	r2, r3
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d0c3      	beq.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68da      	ldr	r2, [r3, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003b8a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	695a      	ldr	r2, [r3, #20]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0201 	bic.w	r2, r2, #1
 8003b9a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f7ff ff7e 	bl	8003acc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bd0:	bf00      	nop
 8003bd2:	3710      	adds	r7, #16
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	2b21      	cmp	r3, #33	; 0x21
 8003bea:	d144      	bne.n	8003c76 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bf4:	d11a      	bne.n	8003c2c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	881b      	ldrh	r3, [r3, #0]
 8003c00:	461a      	mov	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c0a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d105      	bne.n	8003c20 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	1c9a      	adds	r2, r3, #2
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	621a      	str	r2, [r3, #32]
 8003c1e:	e00e      	b.n	8003c3e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	621a      	str	r2, [r3, #32]
 8003c2a:	e008      	b.n	8003c3e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	1c59      	adds	r1, r3, #1
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6211      	str	r1, [r2, #32]
 8003c36:	781a      	ldrb	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10f      	bne.n	8003c72 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c60:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c70:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c72:	2300      	movs	r3, #0
 8003c74:	e000      	b.n	8003c78 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003c76:	2302      	movs	r3, #2
  }
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68da      	ldr	r2, [r3, #12]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7ff ff07 	bl	8003ab8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b22      	cmp	r3, #34	; 0x22
 8003cc6:	d171      	bne.n	8003dac <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cd0:	d123      	bne.n	8003d1a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d10e      	bne.n	8003cfe <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf6:	1c9a      	adds	r2, r3, #2
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	629a      	str	r2, [r3, #40]	; 0x28
 8003cfc:	e029      	b.n	8003d52 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d12:	1c5a      	adds	r2, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	629a      	str	r2, [r3, #40]	; 0x28
 8003d18:	e01b      	b.n	8003d52 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d10a      	bne.n	8003d38 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6858      	ldr	r0, [r3, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2c:	1c59      	adds	r1, r3, #1
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6291      	str	r1, [r2, #40]	; 0x28
 8003d32:	b2c2      	uxtb	r2, r0
 8003d34:	701a      	strb	r2, [r3, #0]
 8003d36:	e00c      	b.n	8003d52 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	b2da      	uxtb	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d44:	1c58      	adds	r0, r3, #1
 8003d46:	6879      	ldr	r1, [r7, #4]
 8003d48:	6288      	str	r0, [r1, #40]	; 0x28
 8003d4a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d4e:	b2d2      	uxtb	r2, r2
 8003d50:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	4619      	mov	r1, r3
 8003d60:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d120      	bne.n	8003da8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68da      	ldr	r2, [r3, #12]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0220 	bic.w	r2, r2, #32
 8003d74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	695a      	ldr	r2, [r3, #20]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0201 	bic.w	r2, r2, #1
 8003d94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2220      	movs	r2, #32
 8003d9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7fc fbf6 	bl	8000590 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	e002      	b.n	8003dae <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003da8:	2300      	movs	r3, #0
 8003daa:	e000      	b.n	8003dae <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003dac:	2302      	movs	r3, #2
  }
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
	...

08003db8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dbc:	b085      	sub	sp, #20
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68da      	ldr	r2, [r3, #12]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	431a      	orrs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	69db      	ldr	r3, [r3, #28]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003dfa:	f023 030c 	bic.w	r3, r3, #12
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6812      	ldr	r2, [r2, #0]
 8003e02:	68f9      	ldr	r1, [r7, #12]
 8003e04:	430b      	orrs	r3, r1
 8003e06:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	699a      	ldr	r2, [r3, #24]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e26:	f040 818b 	bne.w	8004140 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4ac1      	ldr	r2, [pc, #772]	; (8004134 <UART_SetConfig+0x37c>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d005      	beq.n	8003e40 <UART_SetConfig+0x88>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4abf      	ldr	r2, [pc, #764]	; (8004138 <UART_SetConfig+0x380>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	f040 80bd 	bne.w	8003fba <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e40:	f7fe fd38 	bl	80028b4 <HAL_RCC_GetPCLK2Freq>
 8003e44:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	461d      	mov	r5, r3
 8003e4a:	f04f 0600 	mov.w	r6, #0
 8003e4e:	46a8      	mov	r8, r5
 8003e50:	46b1      	mov	r9, r6
 8003e52:	eb18 0308 	adds.w	r3, r8, r8
 8003e56:	eb49 0409 	adc.w	r4, r9, r9
 8003e5a:	4698      	mov	r8, r3
 8003e5c:	46a1      	mov	r9, r4
 8003e5e:	eb18 0805 	adds.w	r8, r8, r5
 8003e62:	eb49 0906 	adc.w	r9, r9, r6
 8003e66:	f04f 0100 	mov.w	r1, #0
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003e72:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003e76:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003e7a:	4688      	mov	r8, r1
 8003e7c:	4691      	mov	r9, r2
 8003e7e:	eb18 0005 	adds.w	r0, r8, r5
 8003e82:	eb49 0106 	adc.w	r1, r9, r6
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	461d      	mov	r5, r3
 8003e8c:	f04f 0600 	mov.w	r6, #0
 8003e90:	196b      	adds	r3, r5, r5
 8003e92:	eb46 0406 	adc.w	r4, r6, r6
 8003e96:	461a      	mov	r2, r3
 8003e98:	4623      	mov	r3, r4
 8003e9a:	f7fc f9f9 	bl	8000290 <__aeabi_uldivmod>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	460c      	mov	r4, r1
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	4ba5      	ldr	r3, [pc, #660]	; (800413c <UART_SetConfig+0x384>)
 8003ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8003eaa:	095b      	lsrs	r3, r3, #5
 8003eac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	461d      	mov	r5, r3
 8003eb4:	f04f 0600 	mov.w	r6, #0
 8003eb8:	46a9      	mov	r9, r5
 8003eba:	46b2      	mov	sl, r6
 8003ebc:	eb19 0309 	adds.w	r3, r9, r9
 8003ec0:	eb4a 040a 	adc.w	r4, sl, sl
 8003ec4:	4699      	mov	r9, r3
 8003ec6:	46a2      	mov	sl, r4
 8003ec8:	eb19 0905 	adds.w	r9, r9, r5
 8003ecc:	eb4a 0a06 	adc.w	sl, sl, r6
 8003ed0:	f04f 0100 	mov.w	r1, #0
 8003ed4:	f04f 0200 	mov.w	r2, #0
 8003ed8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003edc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003ee0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003ee4:	4689      	mov	r9, r1
 8003ee6:	4692      	mov	sl, r2
 8003ee8:	eb19 0005 	adds.w	r0, r9, r5
 8003eec:	eb4a 0106 	adc.w	r1, sl, r6
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	461d      	mov	r5, r3
 8003ef6:	f04f 0600 	mov.w	r6, #0
 8003efa:	196b      	adds	r3, r5, r5
 8003efc:	eb46 0406 	adc.w	r4, r6, r6
 8003f00:	461a      	mov	r2, r3
 8003f02:	4623      	mov	r3, r4
 8003f04:	f7fc f9c4 	bl	8000290 <__aeabi_uldivmod>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	460c      	mov	r4, r1
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4b8b      	ldr	r3, [pc, #556]	; (800413c <UART_SetConfig+0x384>)
 8003f10:	fba3 1302 	umull	r1, r3, r3, r2
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	2164      	movs	r1, #100	; 0x64
 8003f18:	fb01 f303 	mul.w	r3, r1, r3
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	3332      	adds	r3, #50	; 0x32
 8003f22:	4a86      	ldr	r2, [pc, #536]	; (800413c <UART_SetConfig+0x384>)
 8003f24:	fba2 2303 	umull	r2, r3, r2, r3
 8003f28:	095b      	lsrs	r3, r3, #5
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f30:	4498      	add	r8, r3
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	461d      	mov	r5, r3
 8003f36:	f04f 0600 	mov.w	r6, #0
 8003f3a:	46a9      	mov	r9, r5
 8003f3c:	46b2      	mov	sl, r6
 8003f3e:	eb19 0309 	adds.w	r3, r9, r9
 8003f42:	eb4a 040a 	adc.w	r4, sl, sl
 8003f46:	4699      	mov	r9, r3
 8003f48:	46a2      	mov	sl, r4
 8003f4a:	eb19 0905 	adds.w	r9, r9, r5
 8003f4e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003f52:	f04f 0100 	mov.w	r1, #0
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f66:	4689      	mov	r9, r1
 8003f68:	4692      	mov	sl, r2
 8003f6a:	eb19 0005 	adds.w	r0, r9, r5
 8003f6e:	eb4a 0106 	adc.w	r1, sl, r6
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	461d      	mov	r5, r3
 8003f78:	f04f 0600 	mov.w	r6, #0
 8003f7c:	196b      	adds	r3, r5, r5
 8003f7e:	eb46 0406 	adc.w	r4, r6, r6
 8003f82:	461a      	mov	r2, r3
 8003f84:	4623      	mov	r3, r4
 8003f86:	f7fc f983 	bl	8000290 <__aeabi_uldivmod>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	460c      	mov	r4, r1
 8003f8e:	461a      	mov	r2, r3
 8003f90:	4b6a      	ldr	r3, [pc, #424]	; (800413c <UART_SetConfig+0x384>)
 8003f92:	fba3 1302 	umull	r1, r3, r3, r2
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	2164      	movs	r1, #100	; 0x64
 8003f9a:	fb01 f303 	mul.w	r3, r1, r3
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	3332      	adds	r3, #50	; 0x32
 8003fa4:	4a65      	ldr	r2, [pc, #404]	; (800413c <UART_SetConfig+0x384>)
 8003fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003faa:	095b      	lsrs	r3, r3, #5
 8003fac:	f003 0207 	and.w	r2, r3, #7
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4442      	add	r2, r8
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	e26f      	b.n	800449a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003fba:	f7fe fc67 	bl	800288c <HAL_RCC_GetPCLK1Freq>
 8003fbe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	461d      	mov	r5, r3
 8003fc4:	f04f 0600 	mov.w	r6, #0
 8003fc8:	46a8      	mov	r8, r5
 8003fca:	46b1      	mov	r9, r6
 8003fcc:	eb18 0308 	adds.w	r3, r8, r8
 8003fd0:	eb49 0409 	adc.w	r4, r9, r9
 8003fd4:	4698      	mov	r8, r3
 8003fd6:	46a1      	mov	r9, r4
 8003fd8:	eb18 0805 	adds.w	r8, r8, r5
 8003fdc:	eb49 0906 	adc.w	r9, r9, r6
 8003fe0:	f04f 0100 	mov.w	r1, #0
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003fec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003ff0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003ff4:	4688      	mov	r8, r1
 8003ff6:	4691      	mov	r9, r2
 8003ff8:	eb18 0005 	adds.w	r0, r8, r5
 8003ffc:	eb49 0106 	adc.w	r1, r9, r6
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	461d      	mov	r5, r3
 8004006:	f04f 0600 	mov.w	r6, #0
 800400a:	196b      	adds	r3, r5, r5
 800400c:	eb46 0406 	adc.w	r4, r6, r6
 8004010:	461a      	mov	r2, r3
 8004012:	4623      	mov	r3, r4
 8004014:	f7fc f93c 	bl	8000290 <__aeabi_uldivmod>
 8004018:	4603      	mov	r3, r0
 800401a:	460c      	mov	r4, r1
 800401c:	461a      	mov	r2, r3
 800401e:	4b47      	ldr	r3, [pc, #284]	; (800413c <UART_SetConfig+0x384>)
 8004020:	fba3 2302 	umull	r2, r3, r3, r2
 8004024:	095b      	lsrs	r3, r3, #5
 8004026:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	461d      	mov	r5, r3
 800402e:	f04f 0600 	mov.w	r6, #0
 8004032:	46a9      	mov	r9, r5
 8004034:	46b2      	mov	sl, r6
 8004036:	eb19 0309 	adds.w	r3, r9, r9
 800403a:	eb4a 040a 	adc.w	r4, sl, sl
 800403e:	4699      	mov	r9, r3
 8004040:	46a2      	mov	sl, r4
 8004042:	eb19 0905 	adds.w	r9, r9, r5
 8004046:	eb4a 0a06 	adc.w	sl, sl, r6
 800404a:	f04f 0100 	mov.w	r1, #0
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004056:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800405a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800405e:	4689      	mov	r9, r1
 8004060:	4692      	mov	sl, r2
 8004062:	eb19 0005 	adds.w	r0, r9, r5
 8004066:	eb4a 0106 	adc.w	r1, sl, r6
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	461d      	mov	r5, r3
 8004070:	f04f 0600 	mov.w	r6, #0
 8004074:	196b      	adds	r3, r5, r5
 8004076:	eb46 0406 	adc.w	r4, r6, r6
 800407a:	461a      	mov	r2, r3
 800407c:	4623      	mov	r3, r4
 800407e:	f7fc f907 	bl	8000290 <__aeabi_uldivmod>
 8004082:	4603      	mov	r3, r0
 8004084:	460c      	mov	r4, r1
 8004086:	461a      	mov	r2, r3
 8004088:	4b2c      	ldr	r3, [pc, #176]	; (800413c <UART_SetConfig+0x384>)
 800408a:	fba3 1302 	umull	r1, r3, r3, r2
 800408e:	095b      	lsrs	r3, r3, #5
 8004090:	2164      	movs	r1, #100	; 0x64
 8004092:	fb01 f303 	mul.w	r3, r1, r3
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	3332      	adds	r3, #50	; 0x32
 800409c:	4a27      	ldr	r2, [pc, #156]	; (800413c <UART_SetConfig+0x384>)
 800409e:	fba2 2303 	umull	r2, r3, r2, r3
 80040a2:	095b      	lsrs	r3, r3, #5
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040aa:	4498      	add	r8, r3
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	461d      	mov	r5, r3
 80040b0:	f04f 0600 	mov.w	r6, #0
 80040b4:	46a9      	mov	r9, r5
 80040b6:	46b2      	mov	sl, r6
 80040b8:	eb19 0309 	adds.w	r3, r9, r9
 80040bc:	eb4a 040a 	adc.w	r4, sl, sl
 80040c0:	4699      	mov	r9, r3
 80040c2:	46a2      	mov	sl, r4
 80040c4:	eb19 0905 	adds.w	r9, r9, r5
 80040c8:	eb4a 0a06 	adc.w	sl, sl, r6
 80040cc:	f04f 0100 	mov.w	r1, #0
 80040d0:	f04f 0200 	mov.w	r2, #0
 80040d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80040dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80040e0:	4689      	mov	r9, r1
 80040e2:	4692      	mov	sl, r2
 80040e4:	eb19 0005 	adds.w	r0, r9, r5
 80040e8:	eb4a 0106 	adc.w	r1, sl, r6
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	461d      	mov	r5, r3
 80040f2:	f04f 0600 	mov.w	r6, #0
 80040f6:	196b      	adds	r3, r5, r5
 80040f8:	eb46 0406 	adc.w	r4, r6, r6
 80040fc:	461a      	mov	r2, r3
 80040fe:	4623      	mov	r3, r4
 8004100:	f7fc f8c6 	bl	8000290 <__aeabi_uldivmod>
 8004104:	4603      	mov	r3, r0
 8004106:	460c      	mov	r4, r1
 8004108:	461a      	mov	r2, r3
 800410a:	4b0c      	ldr	r3, [pc, #48]	; (800413c <UART_SetConfig+0x384>)
 800410c:	fba3 1302 	umull	r1, r3, r3, r2
 8004110:	095b      	lsrs	r3, r3, #5
 8004112:	2164      	movs	r1, #100	; 0x64
 8004114:	fb01 f303 	mul.w	r3, r1, r3
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	3332      	adds	r3, #50	; 0x32
 800411e:	4a07      	ldr	r2, [pc, #28]	; (800413c <UART_SetConfig+0x384>)
 8004120:	fba2 2303 	umull	r2, r3, r2, r3
 8004124:	095b      	lsrs	r3, r3, #5
 8004126:	f003 0207 	and.w	r2, r3, #7
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4442      	add	r2, r8
 8004130:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004132:	e1b2      	b.n	800449a <UART_SetConfig+0x6e2>
 8004134:	40011000 	.word	0x40011000
 8004138:	40011400 	.word	0x40011400
 800413c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4ad7      	ldr	r2, [pc, #860]	; (80044a4 <UART_SetConfig+0x6ec>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d005      	beq.n	8004156 <UART_SetConfig+0x39e>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4ad6      	ldr	r2, [pc, #856]	; (80044a8 <UART_SetConfig+0x6f0>)
 8004150:	4293      	cmp	r3, r2
 8004152:	f040 80d1 	bne.w	80042f8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004156:	f7fe fbad 	bl	80028b4 <HAL_RCC_GetPCLK2Freq>
 800415a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	469a      	mov	sl, r3
 8004160:	f04f 0b00 	mov.w	fp, #0
 8004164:	46d0      	mov	r8, sl
 8004166:	46d9      	mov	r9, fp
 8004168:	eb18 0308 	adds.w	r3, r8, r8
 800416c:	eb49 0409 	adc.w	r4, r9, r9
 8004170:	4698      	mov	r8, r3
 8004172:	46a1      	mov	r9, r4
 8004174:	eb18 080a 	adds.w	r8, r8, sl
 8004178:	eb49 090b 	adc.w	r9, r9, fp
 800417c:	f04f 0100 	mov.w	r1, #0
 8004180:	f04f 0200 	mov.w	r2, #0
 8004184:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004188:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800418c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004190:	4688      	mov	r8, r1
 8004192:	4691      	mov	r9, r2
 8004194:	eb1a 0508 	adds.w	r5, sl, r8
 8004198:	eb4b 0609 	adc.w	r6, fp, r9
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	4619      	mov	r1, r3
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	f04f 0400 	mov.w	r4, #0
 80041ae:	0094      	lsls	r4, r2, #2
 80041b0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80041b4:	008b      	lsls	r3, r1, #2
 80041b6:	461a      	mov	r2, r3
 80041b8:	4623      	mov	r3, r4
 80041ba:	4628      	mov	r0, r5
 80041bc:	4631      	mov	r1, r6
 80041be:	f7fc f867 	bl	8000290 <__aeabi_uldivmod>
 80041c2:	4603      	mov	r3, r0
 80041c4:	460c      	mov	r4, r1
 80041c6:	461a      	mov	r2, r3
 80041c8:	4bb8      	ldr	r3, [pc, #736]	; (80044ac <UART_SetConfig+0x6f4>)
 80041ca:	fba3 2302 	umull	r2, r3, r3, r2
 80041ce:	095b      	lsrs	r3, r3, #5
 80041d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	469b      	mov	fp, r3
 80041d8:	f04f 0c00 	mov.w	ip, #0
 80041dc:	46d9      	mov	r9, fp
 80041de:	46e2      	mov	sl, ip
 80041e0:	eb19 0309 	adds.w	r3, r9, r9
 80041e4:	eb4a 040a 	adc.w	r4, sl, sl
 80041e8:	4699      	mov	r9, r3
 80041ea:	46a2      	mov	sl, r4
 80041ec:	eb19 090b 	adds.w	r9, r9, fp
 80041f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80041f4:	f04f 0100 	mov.w	r1, #0
 80041f8:	f04f 0200 	mov.w	r2, #0
 80041fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004200:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004204:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004208:	4689      	mov	r9, r1
 800420a:	4692      	mov	sl, r2
 800420c:	eb1b 0509 	adds.w	r5, fp, r9
 8004210:	eb4c 060a 	adc.w	r6, ip, sl
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	4619      	mov	r1, r3
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	f04f 0300 	mov.w	r3, #0
 8004222:	f04f 0400 	mov.w	r4, #0
 8004226:	0094      	lsls	r4, r2, #2
 8004228:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800422c:	008b      	lsls	r3, r1, #2
 800422e:	461a      	mov	r2, r3
 8004230:	4623      	mov	r3, r4
 8004232:	4628      	mov	r0, r5
 8004234:	4631      	mov	r1, r6
 8004236:	f7fc f82b 	bl	8000290 <__aeabi_uldivmod>
 800423a:	4603      	mov	r3, r0
 800423c:	460c      	mov	r4, r1
 800423e:	461a      	mov	r2, r3
 8004240:	4b9a      	ldr	r3, [pc, #616]	; (80044ac <UART_SetConfig+0x6f4>)
 8004242:	fba3 1302 	umull	r1, r3, r3, r2
 8004246:	095b      	lsrs	r3, r3, #5
 8004248:	2164      	movs	r1, #100	; 0x64
 800424a:	fb01 f303 	mul.w	r3, r1, r3
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	3332      	adds	r3, #50	; 0x32
 8004254:	4a95      	ldr	r2, [pc, #596]	; (80044ac <UART_SetConfig+0x6f4>)
 8004256:	fba2 2303 	umull	r2, r3, r2, r3
 800425a:	095b      	lsrs	r3, r3, #5
 800425c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004260:	4498      	add	r8, r3
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	469b      	mov	fp, r3
 8004266:	f04f 0c00 	mov.w	ip, #0
 800426a:	46d9      	mov	r9, fp
 800426c:	46e2      	mov	sl, ip
 800426e:	eb19 0309 	adds.w	r3, r9, r9
 8004272:	eb4a 040a 	adc.w	r4, sl, sl
 8004276:	4699      	mov	r9, r3
 8004278:	46a2      	mov	sl, r4
 800427a:	eb19 090b 	adds.w	r9, r9, fp
 800427e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004282:	f04f 0100 	mov.w	r1, #0
 8004286:	f04f 0200 	mov.w	r2, #0
 800428a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800428e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004292:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004296:	4689      	mov	r9, r1
 8004298:	4692      	mov	sl, r2
 800429a:	eb1b 0509 	adds.w	r5, fp, r9
 800429e:	eb4c 060a 	adc.w	r6, ip, sl
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	4619      	mov	r1, r3
 80042a8:	f04f 0200 	mov.w	r2, #0
 80042ac:	f04f 0300 	mov.w	r3, #0
 80042b0:	f04f 0400 	mov.w	r4, #0
 80042b4:	0094      	lsls	r4, r2, #2
 80042b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80042ba:	008b      	lsls	r3, r1, #2
 80042bc:	461a      	mov	r2, r3
 80042be:	4623      	mov	r3, r4
 80042c0:	4628      	mov	r0, r5
 80042c2:	4631      	mov	r1, r6
 80042c4:	f7fb ffe4 	bl	8000290 <__aeabi_uldivmod>
 80042c8:	4603      	mov	r3, r0
 80042ca:	460c      	mov	r4, r1
 80042cc:	461a      	mov	r2, r3
 80042ce:	4b77      	ldr	r3, [pc, #476]	; (80044ac <UART_SetConfig+0x6f4>)
 80042d0:	fba3 1302 	umull	r1, r3, r3, r2
 80042d4:	095b      	lsrs	r3, r3, #5
 80042d6:	2164      	movs	r1, #100	; 0x64
 80042d8:	fb01 f303 	mul.w	r3, r1, r3
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	3332      	adds	r3, #50	; 0x32
 80042e2:	4a72      	ldr	r2, [pc, #456]	; (80044ac <UART_SetConfig+0x6f4>)
 80042e4:	fba2 2303 	umull	r2, r3, r2, r3
 80042e8:	095b      	lsrs	r3, r3, #5
 80042ea:	f003 020f 	and.w	r2, r3, #15
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4442      	add	r2, r8
 80042f4:	609a      	str	r2, [r3, #8]
 80042f6:	e0d0      	b.n	800449a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80042f8:	f7fe fac8 	bl	800288c <HAL_RCC_GetPCLK1Freq>
 80042fc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	469a      	mov	sl, r3
 8004302:	f04f 0b00 	mov.w	fp, #0
 8004306:	46d0      	mov	r8, sl
 8004308:	46d9      	mov	r9, fp
 800430a:	eb18 0308 	adds.w	r3, r8, r8
 800430e:	eb49 0409 	adc.w	r4, r9, r9
 8004312:	4698      	mov	r8, r3
 8004314:	46a1      	mov	r9, r4
 8004316:	eb18 080a 	adds.w	r8, r8, sl
 800431a:	eb49 090b 	adc.w	r9, r9, fp
 800431e:	f04f 0100 	mov.w	r1, #0
 8004322:	f04f 0200 	mov.w	r2, #0
 8004326:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800432a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800432e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004332:	4688      	mov	r8, r1
 8004334:	4691      	mov	r9, r2
 8004336:	eb1a 0508 	adds.w	r5, sl, r8
 800433a:	eb4b 0609 	adc.w	r6, fp, r9
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	4619      	mov	r1, r3
 8004344:	f04f 0200 	mov.w	r2, #0
 8004348:	f04f 0300 	mov.w	r3, #0
 800434c:	f04f 0400 	mov.w	r4, #0
 8004350:	0094      	lsls	r4, r2, #2
 8004352:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004356:	008b      	lsls	r3, r1, #2
 8004358:	461a      	mov	r2, r3
 800435a:	4623      	mov	r3, r4
 800435c:	4628      	mov	r0, r5
 800435e:	4631      	mov	r1, r6
 8004360:	f7fb ff96 	bl	8000290 <__aeabi_uldivmod>
 8004364:	4603      	mov	r3, r0
 8004366:	460c      	mov	r4, r1
 8004368:	461a      	mov	r2, r3
 800436a:	4b50      	ldr	r3, [pc, #320]	; (80044ac <UART_SetConfig+0x6f4>)
 800436c:	fba3 2302 	umull	r2, r3, r3, r2
 8004370:	095b      	lsrs	r3, r3, #5
 8004372:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	469b      	mov	fp, r3
 800437a:	f04f 0c00 	mov.w	ip, #0
 800437e:	46d9      	mov	r9, fp
 8004380:	46e2      	mov	sl, ip
 8004382:	eb19 0309 	adds.w	r3, r9, r9
 8004386:	eb4a 040a 	adc.w	r4, sl, sl
 800438a:	4699      	mov	r9, r3
 800438c:	46a2      	mov	sl, r4
 800438e:	eb19 090b 	adds.w	r9, r9, fp
 8004392:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004396:	f04f 0100 	mov.w	r1, #0
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80043a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80043aa:	4689      	mov	r9, r1
 80043ac:	4692      	mov	sl, r2
 80043ae:	eb1b 0509 	adds.w	r5, fp, r9
 80043b2:	eb4c 060a 	adc.w	r6, ip, sl
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	4619      	mov	r1, r3
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	f04f 0300 	mov.w	r3, #0
 80043c4:	f04f 0400 	mov.w	r4, #0
 80043c8:	0094      	lsls	r4, r2, #2
 80043ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80043ce:	008b      	lsls	r3, r1, #2
 80043d0:	461a      	mov	r2, r3
 80043d2:	4623      	mov	r3, r4
 80043d4:	4628      	mov	r0, r5
 80043d6:	4631      	mov	r1, r6
 80043d8:	f7fb ff5a 	bl	8000290 <__aeabi_uldivmod>
 80043dc:	4603      	mov	r3, r0
 80043de:	460c      	mov	r4, r1
 80043e0:	461a      	mov	r2, r3
 80043e2:	4b32      	ldr	r3, [pc, #200]	; (80044ac <UART_SetConfig+0x6f4>)
 80043e4:	fba3 1302 	umull	r1, r3, r3, r2
 80043e8:	095b      	lsrs	r3, r3, #5
 80043ea:	2164      	movs	r1, #100	; 0x64
 80043ec:	fb01 f303 	mul.w	r3, r1, r3
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	3332      	adds	r3, #50	; 0x32
 80043f6:	4a2d      	ldr	r2, [pc, #180]	; (80044ac <UART_SetConfig+0x6f4>)
 80043f8:	fba2 2303 	umull	r2, r3, r2, r3
 80043fc:	095b      	lsrs	r3, r3, #5
 80043fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004402:	4498      	add	r8, r3
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	469b      	mov	fp, r3
 8004408:	f04f 0c00 	mov.w	ip, #0
 800440c:	46d9      	mov	r9, fp
 800440e:	46e2      	mov	sl, ip
 8004410:	eb19 0309 	adds.w	r3, r9, r9
 8004414:	eb4a 040a 	adc.w	r4, sl, sl
 8004418:	4699      	mov	r9, r3
 800441a:	46a2      	mov	sl, r4
 800441c:	eb19 090b 	adds.w	r9, r9, fp
 8004420:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004424:	f04f 0100 	mov.w	r1, #0
 8004428:	f04f 0200 	mov.w	r2, #0
 800442c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004430:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004434:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004438:	4689      	mov	r9, r1
 800443a:	4692      	mov	sl, r2
 800443c:	eb1b 0509 	adds.w	r5, fp, r9
 8004440:	eb4c 060a 	adc.w	r6, ip, sl
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	4619      	mov	r1, r3
 800444a:	f04f 0200 	mov.w	r2, #0
 800444e:	f04f 0300 	mov.w	r3, #0
 8004452:	f04f 0400 	mov.w	r4, #0
 8004456:	0094      	lsls	r4, r2, #2
 8004458:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800445c:	008b      	lsls	r3, r1, #2
 800445e:	461a      	mov	r2, r3
 8004460:	4623      	mov	r3, r4
 8004462:	4628      	mov	r0, r5
 8004464:	4631      	mov	r1, r6
 8004466:	f7fb ff13 	bl	8000290 <__aeabi_uldivmod>
 800446a:	4603      	mov	r3, r0
 800446c:	460c      	mov	r4, r1
 800446e:	461a      	mov	r2, r3
 8004470:	4b0e      	ldr	r3, [pc, #56]	; (80044ac <UART_SetConfig+0x6f4>)
 8004472:	fba3 1302 	umull	r1, r3, r3, r2
 8004476:	095b      	lsrs	r3, r3, #5
 8004478:	2164      	movs	r1, #100	; 0x64
 800447a:	fb01 f303 	mul.w	r3, r1, r3
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	011b      	lsls	r3, r3, #4
 8004482:	3332      	adds	r3, #50	; 0x32
 8004484:	4a09      	ldr	r2, [pc, #36]	; (80044ac <UART_SetConfig+0x6f4>)
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	095b      	lsrs	r3, r3, #5
 800448c:	f003 020f 	and.w	r2, r3, #15
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4442      	add	r2, r8
 8004496:	609a      	str	r2, [r3, #8]
}
 8004498:	e7ff      	b.n	800449a <UART_SetConfig+0x6e2>
 800449a:	bf00      	nop
 800449c:	3714      	adds	r7, #20
 800449e:	46bd      	mov	sp, r7
 80044a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044a4:	40011000 	.word	0x40011000
 80044a8:	40011400 	.word	0x40011400
 80044ac:	51eb851f 	.word	0x51eb851f

080044b0 <__errno>:
 80044b0:	4b01      	ldr	r3, [pc, #4]	; (80044b8 <__errno+0x8>)
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	2000004c 	.word	0x2000004c

080044bc <__libc_init_array>:
 80044bc:	b570      	push	{r4, r5, r6, lr}
 80044be:	4e0d      	ldr	r6, [pc, #52]	; (80044f4 <__libc_init_array+0x38>)
 80044c0:	4c0d      	ldr	r4, [pc, #52]	; (80044f8 <__libc_init_array+0x3c>)
 80044c2:	1ba4      	subs	r4, r4, r6
 80044c4:	10a4      	asrs	r4, r4, #2
 80044c6:	2500      	movs	r5, #0
 80044c8:	42a5      	cmp	r5, r4
 80044ca:	d109      	bne.n	80044e0 <__libc_init_array+0x24>
 80044cc:	4e0b      	ldr	r6, [pc, #44]	; (80044fc <__libc_init_array+0x40>)
 80044ce:	4c0c      	ldr	r4, [pc, #48]	; (8004500 <__libc_init_array+0x44>)
 80044d0:	f000 fc26 	bl	8004d20 <_init>
 80044d4:	1ba4      	subs	r4, r4, r6
 80044d6:	10a4      	asrs	r4, r4, #2
 80044d8:	2500      	movs	r5, #0
 80044da:	42a5      	cmp	r5, r4
 80044dc:	d105      	bne.n	80044ea <__libc_init_array+0x2e>
 80044de:	bd70      	pop	{r4, r5, r6, pc}
 80044e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044e4:	4798      	blx	r3
 80044e6:	3501      	adds	r5, #1
 80044e8:	e7ee      	b.n	80044c8 <__libc_init_array+0xc>
 80044ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044ee:	4798      	blx	r3
 80044f0:	3501      	adds	r5, #1
 80044f2:	e7f2      	b.n	80044da <__libc_init_array+0x1e>
 80044f4:	08005134 	.word	0x08005134
 80044f8:	08005134 	.word	0x08005134
 80044fc:	08005134 	.word	0x08005134
 8004500:	08005138 	.word	0x08005138

08004504 <memset>:
 8004504:	4402      	add	r2, r0
 8004506:	4603      	mov	r3, r0
 8004508:	4293      	cmp	r3, r2
 800450a:	d100      	bne.n	800450e <memset+0xa>
 800450c:	4770      	bx	lr
 800450e:	f803 1b01 	strb.w	r1, [r3], #1
 8004512:	e7f9      	b.n	8004508 <memset+0x4>

08004514 <siprintf>:
 8004514:	b40e      	push	{r1, r2, r3}
 8004516:	b500      	push	{lr}
 8004518:	b09c      	sub	sp, #112	; 0x70
 800451a:	ab1d      	add	r3, sp, #116	; 0x74
 800451c:	9002      	str	r0, [sp, #8]
 800451e:	9006      	str	r0, [sp, #24]
 8004520:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004524:	4809      	ldr	r0, [pc, #36]	; (800454c <siprintf+0x38>)
 8004526:	9107      	str	r1, [sp, #28]
 8004528:	9104      	str	r1, [sp, #16]
 800452a:	4909      	ldr	r1, [pc, #36]	; (8004550 <siprintf+0x3c>)
 800452c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004530:	9105      	str	r1, [sp, #20]
 8004532:	6800      	ldr	r0, [r0, #0]
 8004534:	9301      	str	r3, [sp, #4]
 8004536:	a902      	add	r1, sp, #8
 8004538:	f000 f866 	bl	8004608 <_svfiprintf_r>
 800453c:	9b02      	ldr	r3, [sp, #8]
 800453e:	2200      	movs	r2, #0
 8004540:	701a      	strb	r2, [r3, #0]
 8004542:	b01c      	add	sp, #112	; 0x70
 8004544:	f85d eb04 	ldr.w	lr, [sp], #4
 8004548:	b003      	add	sp, #12
 800454a:	4770      	bx	lr
 800454c:	2000004c 	.word	0x2000004c
 8004550:	ffff0208 	.word	0xffff0208

08004554 <__ssputs_r>:
 8004554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004558:	688e      	ldr	r6, [r1, #8]
 800455a:	429e      	cmp	r6, r3
 800455c:	4682      	mov	sl, r0
 800455e:	460c      	mov	r4, r1
 8004560:	4690      	mov	r8, r2
 8004562:	4699      	mov	r9, r3
 8004564:	d837      	bhi.n	80045d6 <__ssputs_r+0x82>
 8004566:	898a      	ldrh	r2, [r1, #12]
 8004568:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800456c:	d031      	beq.n	80045d2 <__ssputs_r+0x7e>
 800456e:	6825      	ldr	r5, [r4, #0]
 8004570:	6909      	ldr	r1, [r1, #16]
 8004572:	1a6f      	subs	r7, r5, r1
 8004574:	6965      	ldr	r5, [r4, #20]
 8004576:	2302      	movs	r3, #2
 8004578:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800457c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004580:	f109 0301 	add.w	r3, r9, #1
 8004584:	443b      	add	r3, r7
 8004586:	429d      	cmp	r5, r3
 8004588:	bf38      	it	cc
 800458a:	461d      	movcc	r5, r3
 800458c:	0553      	lsls	r3, r2, #21
 800458e:	d530      	bpl.n	80045f2 <__ssputs_r+0x9e>
 8004590:	4629      	mov	r1, r5
 8004592:	f000 fb2b 	bl	8004bec <_malloc_r>
 8004596:	4606      	mov	r6, r0
 8004598:	b950      	cbnz	r0, 80045b0 <__ssputs_r+0x5c>
 800459a:	230c      	movs	r3, #12
 800459c:	f8ca 3000 	str.w	r3, [sl]
 80045a0:	89a3      	ldrh	r3, [r4, #12]
 80045a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045a6:	81a3      	strh	r3, [r4, #12]
 80045a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045b0:	463a      	mov	r2, r7
 80045b2:	6921      	ldr	r1, [r4, #16]
 80045b4:	f000 faa8 	bl	8004b08 <memcpy>
 80045b8:	89a3      	ldrh	r3, [r4, #12]
 80045ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80045be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045c2:	81a3      	strh	r3, [r4, #12]
 80045c4:	6126      	str	r6, [r4, #16]
 80045c6:	6165      	str	r5, [r4, #20]
 80045c8:	443e      	add	r6, r7
 80045ca:	1bed      	subs	r5, r5, r7
 80045cc:	6026      	str	r6, [r4, #0]
 80045ce:	60a5      	str	r5, [r4, #8]
 80045d0:	464e      	mov	r6, r9
 80045d2:	454e      	cmp	r6, r9
 80045d4:	d900      	bls.n	80045d8 <__ssputs_r+0x84>
 80045d6:	464e      	mov	r6, r9
 80045d8:	4632      	mov	r2, r6
 80045da:	4641      	mov	r1, r8
 80045dc:	6820      	ldr	r0, [r4, #0]
 80045de:	f000 fa9e 	bl	8004b1e <memmove>
 80045e2:	68a3      	ldr	r3, [r4, #8]
 80045e4:	1b9b      	subs	r3, r3, r6
 80045e6:	60a3      	str	r3, [r4, #8]
 80045e8:	6823      	ldr	r3, [r4, #0]
 80045ea:	441e      	add	r6, r3
 80045ec:	6026      	str	r6, [r4, #0]
 80045ee:	2000      	movs	r0, #0
 80045f0:	e7dc      	b.n	80045ac <__ssputs_r+0x58>
 80045f2:	462a      	mov	r2, r5
 80045f4:	f000 fb54 	bl	8004ca0 <_realloc_r>
 80045f8:	4606      	mov	r6, r0
 80045fa:	2800      	cmp	r0, #0
 80045fc:	d1e2      	bne.n	80045c4 <__ssputs_r+0x70>
 80045fe:	6921      	ldr	r1, [r4, #16]
 8004600:	4650      	mov	r0, sl
 8004602:	f000 faa5 	bl	8004b50 <_free_r>
 8004606:	e7c8      	b.n	800459a <__ssputs_r+0x46>

08004608 <_svfiprintf_r>:
 8004608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800460c:	461d      	mov	r5, r3
 800460e:	898b      	ldrh	r3, [r1, #12]
 8004610:	061f      	lsls	r7, r3, #24
 8004612:	b09d      	sub	sp, #116	; 0x74
 8004614:	4680      	mov	r8, r0
 8004616:	460c      	mov	r4, r1
 8004618:	4616      	mov	r6, r2
 800461a:	d50f      	bpl.n	800463c <_svfiprintf_r+0x34>
 800461c:	690b      	ldr	r3, [r1, #16]
 800461e:	b96b      	cbnz	r3, 800463c <_svfiprintf_r+0x34>
 8004620:	2140      	movs	r1, #64	; 0x40
 8004622:	f000 fae3 	bl	8004bec <_malloc_r>
 8004626:	6020      	str	r0, [r4, #0]
 8004628:	6120      	str	r0, [r4, #16]
 800462a:	b928      	cbnz	r0, 8004638 <_svfiprintf_r+0x30>
 800462c:	230c      	movs	r3, #12
 800462e:	f8c8 3000 	str.w	r3, [r8]
 8004632:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004636:	e0c8      	b.n	80047ca <_svfiprintf_r+0x1c2>
 8004638:	2340      	movs	r3, #64	; 0x40
 800463a:	6163      	str	r3, [r4, #20]
 800463c:	2300      	movs	r3, #0
 800463e:	9309      	str	r3, [sp, #36]	; 0x24
 8004640:	2320      	movs	r3, #32
 8004642:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004646:	2330      	movs	r3, #48	; 0x30
 8004648:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800464c:	9503      	str	r5, [sp, #12]
 800464e:	f04f 0b01 	mov.w	fp, #1
 8004652:	4637      	mov	r7, r6
 8004654:	463d      	mov	r5, r7
 8004656:	f815 3b01 	ldrb.w	r3, [r5], #1
 800465a:	b10b      	cbz	r3, 8004660 <_svfiprintf_r+0x58>
 800465c:	2b25      	cmp	r3, #37	; 0x25
 800465e:	d13e      	bne.n	80046de <_svfiprintf_r+0xd6>
 8004660:	ebb7 0a06 	subs.w	sl, r7, r6
 8004664:	d00b      	beq.n	800467e <_svfiprintf_r+0x76>
 8004666:	4653      	mov	r3, sl
 8004668:	4632      	mov	r2, r6
 800466a:	4621      	mov	r1, r4
 800466c:	4640      	mov	r0, r8
 800466e:	f7ff ff71 	bl	8004554 <__ssputs_r>
 8004672:	3001      	adds	r0, #1
 8004674:	f000 80a4 	beq.w	80047c0 <_svfiprintf_r+0x1b8>
 8004678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800467a:	4453      	add	r3, sl
 800467c:	9309      	str	r3, [sp, #36]	; 0x24
 800467e:	783b      	ldrb	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 809d 	beq.w	80047c0 <_svfiprintf_r+0x1b8>
 8004686:	2300      	movs	r3, #0
 8004688:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800468c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004690:	9304      	str	r3, [sp, #16]
 8004692:	9307      	str	r3, [sp, #28]
 8004694:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004698:	931a      	str	r3, [sp, #104]	; 0x68
 800469a:	462f      	mov	r7, r5
 800469c:	2205      	movs	r2, #5
 800469e:	f817 1b01 	ldrb.w	r1, [r7], #1
 80046a2:	4850      	ldr	r0, [pc, #320]	; (80047e4 <_svfiprintf_r+0x1dc>)
 80046a4:	f7fb fda4 	bl	80001f0 <memchr>
 80046a8:	9b04      	ldr	r3, [sp, #16]
 80046aa:	b9d0      	cbnz	r0, 80046e2 <_svfiprintf_r+0xda>
 80046ac:	06d9      	lsls	r1, r3, #27
 80046ae:	bf44      	itt	mi
 80046b0:	2220      	movmi	r2, #32
 80046b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046b6:	071a      	lsls	r2, r3, #28
 80046b8:	bf44      	itt	mi
 80046ba:	222b      	movmi	r2, #43	; 0x2b
 80046bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046c0:	782a      	ldrb	r2, [r5, #0]
 80046c2:	2a2a      	cmp	r2, #42	; 0x2a
 80046c4:	d015      	beq.n	80046f2 <_svfiprintf_r+0xea>
 80046c6:	9a07      	ldr	r2, [sp, #28]
 80046c8:	462f      	mov	r7, r5
 80046ca:	2000      	movs	r0, #0
 80046cc:	250a      	movs	r5, #10
 80046ce:	4639      	mov	r1, r7
 80046d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046d4:	3b30      	subs	r3, #48	; 0x30
 80046d6:	2b09      	cmp	r3, #9
 80046d8:	d94d      	bls.n	8004776 <_svfiprintf_r+0x16e>
 80046da:	b1b8      	cbz	r0, 800470c <_svfiprintf_r+0x104>
 80046dc:	e00f      	b.n	80046fe <_svfiprintf_r+0xf6>
 80046de:	462f      	mov	r7, r5
 80046e0:	e7b8      	b.n	8004654 <_svfiprintf_r+0x4c>
 80046e2:	4a40      	ldr	r2, [pc, #256]	; (80047e4 <_svfiprintf_r+0x1dc>)
 80046e4:	1a80      	subs	r0, r0, r2
 80046e6:	fa0b f000 	lsl.w	r0, fp, r0
 80046ea:	4318      	orrs	r0, r3
 80046ec:	9004      	str	r0, [sp, #16]
 80046ee:	463d      	mov	r5, r7
 80046f0:	e7d3      	b.n	800469a <_svfiprintf_r+0x92>
 80046f2:	9a03      	ldr	r2, [sp, #12]
 80046f4:	1d11      	adds	r1, r2, #4
 80046f6:	6812      	ldr	r2, [r2, #0]
 80046f8:	9103      	str	r1, [sp, #12]
 80046fa:	2a00      	cmp	r2, #0
 80046fc:	db01      	blt.n	8004702 <_svfiprintf_r+0xfa>
 80046fe:	9207      	str	r2, [sp, #28]
 8004700:	e004      	b.n	800470c <_svfiprintf_r+0x104>
 8004702:	4252      	negs	r2, r2
 8004704:	f043 0302 	orr.w	r3, r3, #2
 8004708:	9207      	str	r2, [sp, #28]
 800470a:	9304      	str	r3, [sp, #16]
 800470c:	783b      	ldrb	r3, [r7, #0]
 800470e:	2b2e      	cmp	r3, #46	; 0x2e
 8004710:	d10c      	bne.n	800472c <_svfiprintf_r+0x124>
 8004712:	787b      	ldrb	r3, [r7, #1]
 8004714:	2b2a      	cmp	r3, #42	; 0x2a
 8004716:	d133      	bne.n	8004780 <_svfiprintf_r+0x178>
 8004718:	9b03      	ldr	r3, [sp, #12]
 800471a:	1d1a      	adds	r2, r3, #4
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	9203      	str	r2, [sp, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	bfb8      	it	lt
 8004724:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004728:	3702      	adds	r7, #2
 800472a:	9305      	str	r3, [sp, #20]
 800472c:	4d2e      	ldr	r5, [pc, #184]	; (80047e8 <_svfiprintf_r+0x1e0>)
 800472e:	7839      	ldrb	r1, [r7, #0]
 8004730:	2203      	movs	r2, #3
 8004732:	4628      	mov	r0, r5
 8004734:	f7fb fd5c 	bl	80001f0 <memchr>
 8004738:	b138      	cbz	r0, 800474a <_svfiprintf_r+0x142>
 800473a:	2340      	movs	r3, #64	; 0x40
 800473c:	1b40      	subs	r0, r0, r5
 800473e:	fa03 f000 	lsl.w	r0, r3, r0
 8004742:	9b04      	ldr	r3, [sp, #16]
 8004744:	4303      	orrs	r3, r0
 8004746:	3701      	adds	r7, #1
 8004748:	9304      	str	r3, [sp, #16]
 800474a:	7839      	ldrb	r1, [r7, #0]
 800474c:	4827      	ldr	r0, [pc, #156]	; (80047ec <_svfiprintf_r+0x1e4>)
 800474e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004752:	2206      	movs	r2, #6
 8004754:	1c7e      	adds	r6, r7, #1
 8004756:	f7fb fd4b 	bl	80001f0 <memchr>
 800475a:	2800      	cmp	r0, #0
 800475c:	d038      	beq.n	80047d0 <_svfiprintf_r+0x1c8>
 800475e:	4b24      	ldr	r3, [pc, #144]	; (80047f0 <_svfiprintf_r+0x1e8>)
 8004760:	bb13      	cbnz	r3, 80047a8 <_svfiprintf_r+0x1a0>
 8004762:	9b03      	ldr	r3, [sp, #12]
 8004764:	3307      	adds	r3, #7
 8004766:	f023 0307 	bic.w	r3, r3, #7
 800476a:	3308      	adds	r3, #8
 800476c:	9303      	str	r3, [sp, #12]
 800476e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004770:	444b      	add	r3, r9
 8004772:	9309      	str	r3, [sp, #36]	; 0x24
 8004774:	e76d      	b.n	8004652 <_svfiprintf_r+0x4a>
 8004776:	fb05 3202 	mla	r2, r5, r2, r3
 800477a:	2001      	movs	r0, #1
 800477c:	460f      	mov	r7, r1
 800477e:	e7a6      	b.n	80046ce <_svfiprintf_r+0xc6>
 8004780:	2300      	movs	r3, #0
 8004782:	3701      	adds	r7, #1
 8004784:	9305      	str	r3, [sp, #20]
 8004786:	4619      	mov	r1, r3
 8004788:	250a      	movs	r5, #10
 800478a:	4638      	mov	r0, r7
 800478c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004790:	3a30      	subs	r2, #48	; 0x30
 8004792:	2a09      	cmp	r2, #9
 8004794:	d903      	bls.n	800479e <_svfiprintf_r+0x196>
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0c8      	beq.n	800472c <_svfiprintf_r+0x124>
 800479a:	9105      	str	r1, [sp, #20]
 800479c:	e7c6      	b.n	800472c <_svfiprintf_r+0x124>
 800479e:	fb05 2101 	mla	r1, r5, r1, r2
 80047a2:	2301      	movs	r3, #1
 80047a4:	4607      	mov	r7, r0
 80047a6:	e7f0      	b.n	800478a <_svfiprintf_r+0x182>
 80047a8:	ab03      	add	r3, sp, #12
 80047aa:	9300      	str	r3, [sp, #0]
 80047ac:	4622      	mov	r2, r4
 80047ae:	4b11      	ldr	r3, [pc, #68]	; (80047f4 <_svfiprintf_r+0x1ec>)
 80047b0:	a904      	add	r1, sp, #16
 80047b2:	4640      	mov	r0, r8
 80047b4:	f3af 8000 	nop.w
 80047b8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80047bc:	4681      	mov	r9, r0
 80047be:	d1d6      	bne.n	800476e <_svfiprintf_r+0x166>
 80047c0:	89a3      	ldrh	r3, [r4, #12]
 80047c2:	065b      	lsls	r3, r3, #25
 80047c4:	f53f af35 	bmi.w	8004632 <_svfiprintf_r+0x2a>
 80047c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047ca:	b01d      	add	sp, #116	; 0x74
 80047cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d0:	ab03      	add	r3, sp, #12
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	4622      	mov	r2, r4
 80047d6:	4b07      	ldr	r3, [pc, #28]	; (80047f4 <_svfiprintf_r+0x1ec>)
 80047d8:	a904      	add	r1, sp, #16
 80047da:	4640      	mov	r0, r8
 80047dc:	f000 f882 	bl	80048e4 <_printf_i>
 80047e0:	e7ea      	b.n	80047b8 <_svfiprintf_r+0x1b0>
 80047e2:	bf00      	nop
 80047e4:	080050f8 	.word	0x080050f8
 80047e8:	080050fe 	.word	0x080050fe
 80047ec:	08005102 	.word	0x08005102
 80047f0:	00000000 	.word	0x00000000
 80047f4:	08004555 	.word	0x08004555

080047f8 <_printf_common>:
 80047f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047fc:	4691      	mov	r9, r2
 80047fe:	461f      	mov	r7, r3
 8004800:	688a      	ldr	r2, [r1, #8]
 8004802:	690b      	ldr	r3, [r1, #16]
 8004804:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004808:	4293      	cmp	r3, r2
 800480a:	bfb8      	it	lt
 800480c:	4613      	movlt	r3, r2
 800480e:	f8c9 3000 	str.w	r3, [r9]
 8004812:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004816:	4606      	mov	r6, r0
 8004818:	460c      	mov	r4, r1
 800481a:	b112      	cbz	r2, 8004822 <_printf_common+0x2a>
 800481c:	3301      	adds	r3, #1
 800481e:	f8c9 3000 	str.w	r3, [r9]
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	0699      	lsls	r1, r3, #26
 8004826:	bf42      	ittt	mi
 8004828:	f8d9 3000 	ldrmi.w	r3, [r9]
 800482c:	3302      	addmi	r3, #2
 800482e:	f8c9 3000 	strmi.w	r3, [r9]
 8004832:	6825      	ldr	r5, [r4, #0]
 8004834:	f015 0506 	ands.w	r5, r5, #6
 8004838:	d107      	bne.n	800484a <_printf_common+0x52>
 800483a:	f104 0a19 	add.w	sl, r4, #25
 800483e:	68e3      	ldr	r3, [r4, #12]
 8004840:	f8d9 2000 	ldr.w	r2, [r9]
 8004844:	1a9b      	subs	r3, r3, r2
 8004846:	42ab      	cmp	r3, r5
 8004848:	dc28      	bgt.n	800489c <_printf_common+0xa4>
 800484a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800484e:	6822      	ldr	r2, [r4, #0]
 8004850:	3300      	adds	r3, #0
 8004852:	bf18      	it	ne
 8004854:	2301      	movne	r3, #1
 8004856:	0692      	lsls	r2, r2, #26
 8004858:	d42d      	bmi.n	80048b6 <_printf_common+0xbe>
 800485a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800485e:	4639      	mov	r1, r7
 8004860:	4630      	mov	r0, r6
 8004862:	47c0      	blx	r8
 8004864:	3001      	adds	r0, #1
 8004866:	d020      	beq.n	80048aa <_printf_common+0xb2>
 8004868:	6823      	ldr	r3, [r4, #0]
 800486a:	68e5      	ldr	r5, [r4, #12]
 800486c:	f8d9 2000 	ldr.w	r2, [r9]
 8004870:	f003 0306 	and.w	r3, r3, #6
 8004874:	2b04      	cmp	r3, #4
 8004876:	bf08      	it	eq
 8004878:	1aad      	subeq	r5, r5, r2
 800487a:	68a3      	ldr	r3, [r4, #8]
 800487c:	6922      	ldr	r2, [r4, #16]
 800487e:	bf0c      	ite	eq
 8004880:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004884:	2500      	movne	r5, #0
 8004886:	4293      	cmp	r3, r2
 8004888:	bfc4      	itt	gt
 800488a:	1a9b      	subgt	r3, r3, r2
 800488c:	18ed      	addgt	r5, r5, r3
 800488e:	f04f 0900 	mov.w	r9, #0
 8004892:	341a      	adds	r4, #26
 8004894:	454d      	cmp	r5, r9
 8004896:	d11a      	bne.n	80048ce <_printf_common+0xd6>
 8004898:	2000      	movs	r0, #0
 800489a:	e008      	b.n	80048ae <_printf_common+0xb6>
 800489c:	2301      	movs	r3, #1
 800489e:	4652      	mov	r2, sl
 80048a0:	4639      	mov	r1, r7
 80048a2:	4630      	mov	r0, r6
 80048a4:	47c0      	blx	r8
 80048a6:	3001      	adds	r0, #1
 80048a8:	d103      	bne.n	80048b2 <_printf_common+0xba>
 80048aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048b2:	3501      	adds	r5, #1
 80048b4:	e7c3      	b.n	800483e <_printf_common+0x46>
 80048b6:	18e1      	adds	r1, r4, r3
 80048b8:	1c5a      	adds	r2, r3, #1
 80048ba:	2030      	movs	r0, #48	; 0x30
 80048bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048c0:	4422      	add	r2, r4
 80048c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048ca:	3302      	adds	r3, #2
 80048cc:	e7c5      	b.n	800485a <_printf_common+0x62>
 80048ce:	2301      	movs	r3, #1
 80048d0:	4622      	mov	r2, r4
 80048d2:	4639      	mov	r1, r7
 80048d4:	4630      	mov	r0, r6
 80048d6:	47c0      	blx	r8
 80048d8:	3001      	adds	r0, #1
 80048da:	d0e6      	beq.n	80048aa <_printf_common+0xb2>
 80048dc:	f109 0901 	add.w	r9, r9, #1
 80048e0:	e7d8      	b.n	8004894 <_printf_common+0x9c>
	...

080048e4 <_printf_i>:
 80048e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80048e8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80048ec:	460c      	mov	r4, r1
 80048ee:	7e09      	ldrb	r1, [r1, #24]
 80048f0:	b085      	sub	sp, #20
 80048f2:	296e      	cmp	r1, #110	; 0x6e
 80048f4:	4617      	mov	r7, r2
 80048f6:	4606      	mov	r6, r0
 80048f8:	4698      	mov	r8, r3
 80048fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80048fc:	f000 80b3 	beq.w	8004a66 <_printf_i+0x182>
 8004900:	d822      	bhi.n	8004948 <_printf_i+0x64>
 8004902:	2963      	cmp	r1, #99	; 0x63
 8004904:	d036      	beq.n	8004974 <_printf_i+0x90>
 8004906:	d80a      	bhi.n	800491e <_printf_i+0x3a>
 8004908:	2900      	cmp	r1, #0
 800490a:	f000 80b9 	beq.w	8004a80 <_printf_i+0x19c>
 800490e:	2958      	cmp	r1, #88	; 0x58
 8004910:	f000 8083 	beq.w	8004a1a <_printf_i+0x136>
 8004914:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004918:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800491c:	e032      	b.n	8004984 <_printf_i+0xa0>
 800491e:	2964      	cmp	r1, #100	; 0x64
 8004920:	d001      	beq.n	8004926 <_printf_i+0x42>
 8004922:	2969      	cmp	r1, #105	; 0x69
 8004924:	d1f6      	bne.n	8004914 <_printf_i+0x30>
 8004926:	6820      	ldr	r0, [r4, #0]
 8004928:	6813      	ldr	r3, [r2, #0]
 800492a:	0605      	lsls	r5, r0, #24
 800492c:	f103 0104 	add.w	r1, r3, #4
 8004930:	d52a      	bpl.n	8004988 <_printf_i+0xa4>
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6011      	str	r1, [r2, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	da03      	bge.n	8004942 <_printf_i+0x5e>
 800493a:	222d      	movs	r2, #45	; 0x2d
 800493c:	425b      	negs	r3, r3
 800493e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004942:	486f      	ldr	r0, [pc, #444]	; (8004b00 <_printf_i+0x21c>)
 8004944:	220a      	movs	r2, #10
 8004946:	e039      	b.n	80049bc <_printf_i+0xd8>
 8004948:	2973      	cmp	r1, #115	; 0x73
 800494a:	f000 809d 	beq.w	8004a88 <_printf_i+0x1a4>
 800494e:	d808      	bhi.n	8004962 <_printf_i+0x7e>
 8004950:	296f      	cmp	r1, #111	; 0x6f
 8004952:	d020      	beq.n	8004996 <_printf_i+0xb2>
 8004954:	2970      	cmp	r1, #112	; 0x70
 8004956:	d1dd      	bne.n	8004914 <_printf_i+0x30>
 8004958:	6823      	ldr	r3, [r4, #0]
 800495a:	f043 0320 	orr.w	r3, r3, #32
 800495e:	6023      	str	r3, [r4, #0]
 8004960:	e003      	b.n	800496a <_printf_i+0x86>
 8004962:	2975      	cmp	r1, #117	; 0x75
 8004964:	d017      	beq.n	8004996 <_printf_i+0xb2>
 8004966:	2978      	cmp	r1, #120	; 0x78
 8004968:	d1d4      	bne.n	8004914 <_printf_i+0x30>
 800496a:	2378      	movs	r3, #120	; 0x78
 800496c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004970:	4864      	ldr	r0, [pc, #400]	; (8004b04 <_printf_i+0x220>)
 8004972:	e055      	b.n	8004a20 <_printf_i+0x13c>
 8004974:	6813      	ldr	r3, [r2, #0]
 8004976:	1d19      	adds	r1, r3, #4
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6011      	str	r1, [r2, #0]
 800497c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004980:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004984:	2301      	movs	r3, #1
 8004986:	e08c      	b.n	8004aa2 <_printf_i+0x1be>
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6011      	str	r1, [r2, #0]
 800498c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004990:	bf18      	it	ne
 8004992:	b21b      	sxthne	r3, r3
 8004994:	e7cf      	b.n	8004936 <_printf_i+0x52>
 8004996:	6813      	ldr	r3, [r2, #0]
 8004998:	6825      	ldr	r5, [r4, #0]
 800499a:	1d18      	adds	r0, r3, #4
 800499c:	6010      	str	r0, [r2, #0]
 800499e:	0628      	lsls	r0, r5, #24
 80049a0:	d501      	bpl.n	80049a6 <_printf_i+0xc2>
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	e002      	b.n	80049ac <_printf_i+0xc8>
 80049a6:	0668      	lsls	r0, r5, #25
 80049a8:	d5fb      	bpl.n	80049a2 <_printf_i+0xbe>
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	4854      	ldr	r0, [pc, #336]	; (8004b00 <_printf_i+0x21c>)
 80049ae:	296f      	cmp	r1, #111	; 0x6f
 80049b0:	bf14      	ite	ne
 80049b2:	220a      	movne	r2, #10
 80049b4:	2208      	moveq	r2, #8
 80049b6:	2100      	movs	r1, #0
 80049b8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049bc:	6865      	ldr	r5, [r4, #4]
 80049be:	60a5      	str	r5, [r4, #8]
 80049c0:	2d00      	cmp	r5, #0
 80049c2:	f2c0 8095 	blt.w	8004af0 <_printf_i+0x20c>
 80049c6:	6821      	ldr	r1, [r4, #0]
 80049c8:	f021 0104 	bic.w	r1, r1, #4
 80049cc:	6021      	str	r1, [r4, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d13d      	bne.n	8004a4e <_printf_i+0x16a>
 80049d2:	2d00      	cmp	r5, #0
 80049d4:	f040 808e 	bne.w	8004af4 <_printf_i+0x210>
 80049d8:	4665      	mov	r5, ip
 80049da:	2a08      	cmp	r2, #8
 80049dc:	d10b      	bne.n	80049f6 <_printf_i+0x112>
 80049de:	6823      	ldr	r3, [r4, #0]
 80049e0:	07db      	lsls	r3, r3, #31
 80049e2:	d508      	bpl.n	80049f6 <_printf_i+0x112>
 80049e4:	6923      	ldr	r3, [r4, #16]
 80049e6:	6862      	ldr	r2, [r4, #4]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	bfde      	ittt	le
 80049ec:	2330      	movle	r3, #48	; 0x30
 80049ee:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049f2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80049f6:	ebac 0305 	sub.w	r3, ip, r5
 80049fa:	6123      	str	r3, [r4, #16]
 80049fc:	f8cd 8000 	str.w	r8, [sp]
 8004a00:	463b      	mov	r3, r7
 8004a02:	aa03      	add	r2, sp, #12
 8004a04:	4621      	mov	r1, r4
 8004a06:	4630      	mov	r0, r6
 8004a08:	f7ff fef6 	bl	80047f8 <_printf_common>
 8004a0c:	3001      	adds	r0, #1
 8004a0e:	d14d      	bne.n	8004aac <_printf_i+0x1c8>
 8004a10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a14:	b005      	add	sp, #20
 8004a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a1a:	4839      	ldr	r0, [pc, #228]	; (8004b00 <_printf_i+0x21c>)
 8004a1c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004a20:	6813      	ldr	r3, [r2, #0]
 8004a22:	6821      	ldr	r1, [r4, #0]
 8004a24:	1d1d      	adds	r5, r3, #4
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6015      	str	r5, [r2, #0]
 8004a2a:	060a      	lsls	r2, r1, #24
 8004a2c:	d50b      	bpl.n	8004a46 <_printf_i+0x162>
 8004a2e:	07ca      	lsls	r2, r1, #31
 8004a30:	bf44      	itt	mi
 8004a32:	f041 0120 	orrmi.w	r1, r1, #32
 8004a36:	6021      	strmi	r1, [r4, #0]
 8004a38:	b91b      	cbnz	r3, 8004a42 <_printf_i+0x15e>
 8004a3a:	6822      	ldr	r2, [r4, #0]
 8004a3c:	f022 0220 	bic.w	r2, r2, #32
 8004a40:	6022      	str	r2, [r4, #0]
 8004a42:	2210      	movs	r2, #16
 8004a44:	e7b7      	b.n	80049b6 <_printf_i+0xd2>
 8004a46:	064d      	lsls	r5, r1, #25
 8004a48:	bf48      	it	mi
 8004a4a:	b29b      	uxthmi	r3, r3
 8004a4c:	e7ef      	b.n	8004a2e <_printf_i+0x14a>
 8004a4e:	4665      	mov	r5, ip
 8004a50:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a54:	fb02 3311 	mls	r3, r2, r1, r3
 8004a58:	5cc3      	ldrb	r3, [r0, r3]
 8004a5a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004a5e:	460b      	mov	r3, r1
 8004a60:	2900      	cmp	r1, #0
 8004a62:	d1f5      	bne.n	8004a50 <_printf_i+0x16c>
 8004a64:	e7b9      	b.n	80049da <_printf_i+0xf6>
 8004a66:	6813      	ldr	r3, [r2, #0]
 8004a68:	6825      	ldr	r5, [r4, #0]
 8004a6a:	6961      	ldr	r1, [r4, #20]
 8004a6c:	1d18      	adds	r0, r3, #4
 8004a6e:	6010      	str	r0, [r2, #0]
 8004a70:	0628      	lsls	r0, r5, #24
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	d501      	bpl.n	8004a7a <_printf_i+0x196>
 8004a76:	6019      	str	r1, [r3, #0]
 8004a78:	e002      	b.n	8004a80 <_printf_i+0x19c>
 8004a7a:	066a      	lsls	r2, r5, #25
 8004a7c:	d5fb      	bpl.n	8004a76 <_printf_i+0x192>
 8004a7e:	8019      	strh	r1, [r3, #0]
 8004a80:	2300      	movs	r3, #0
 8004a82:	6123      	str	r3, [r4, #16]
 8004a84:	4665      	mov	r5, ip
 8004a86:	e7b9      	b.n	80049fc <_printf_i+0x118>
 8004a88:	6813      	ldr	r3, [r2, #0]
 8004a8a:	1d19      	adds	r1, r3, #4
 8004a8c:	6011      	str	r1, [r2, #0]
 8004a8e:	681d      	ldr	r5, [r3, #0]
 8004a90:	6862      	ldr	r2, [r4, #4]
 8004a92:	2100      	movs	r1, #0
 8004a94:	4628      	mov	r0, r5
 8004a96:	f7fb fbab 	bl	80001f0 <memchr>
 8004a9a:	b108      	cbz	r0, 8004aa0 <_printf_i+0x1bc>
 8004a9c:	1b40      	subs	r0, r0, r5
 8004a9e:	6060      	str	r0, [r4, #4]
 8004aa0:	6863      	ldr	r3, [r4, #4]
 8004aa2:	6123      	str	r3, [r4, #16]
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aaa:	e7a7      	b.n	80049fc <_printf_i+0x118>
 8004aac:	6923      	ldr	r3, [r4, #16]
 8004aae:	462a      	mov	r2, r5
 8004ab0:	4639      	mov	r1, r7
 8004ab2:	4630      	mov	r0, r6
 8004ab4:	47c0      	blx	r8
 8004ab6:	3001      	adds	r0, #1
 8004ab8:	d0aa      	beq.n	8004a10 <_printf_i+0x12c>
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	079b      	lsls	r3, r3, #30
 8004abe:	d413      	bmi.n	8004ae8 <_printf_i+0x204>
 8004ac0:	68e0      	ldr	r0, [r4, #12]
 8004ac2:	9b03      	ldr	r3, [sp, #12]
 8004ac4:	4298      	cmp	r0, r3
 8004ac6:	bfb8      	it	lt
 8004ac8:	4618      	movlt	r0, r3
 8004aca:	e7a3      	b.n	8004a14 <_printf_i+0x130>
 8004acc:	2301      	movs	r3, #1
 8004ace:	464a      	mov	r2, r9
 8004ad0:	4639      	mov	r1, r7
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	47c0      	blx	r8
 8004ad6:	3001      	adds	r0, #1
 8004ad8:	d09a      	beq.n	8004a10 <_printf_i+0x12c>
 8004ada:	3501      	adds	r5, #1
 8004adc:	68e3      	ldr	r3, [r4, #12]
 8004ade:	9a03      	ldr	r2, [sp, #12]
 8004ae0:	1a9b      	subs	r3, r3, r2
 8004ae2:	42ab      	cmp	r3, r5
 8004ae4:	dcf2      	bgt.n	8004acc <_printf_i+0x1e8>
 8004ae6:	e7eb      	b.n	8004ac0 <_printf_i+0x1dc>
 8004ae8:	2500      	movs	r5, #0
 8004aea:	f104 0919 	add.w	r9, r4, #25
 8004aee:	e7f5      	b.n	8004adc <_printf_i+0x1f8>
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1ac      	bne.n	8004a4e <_printf_i+0x16a>
 8004af4:	7803      	ldrb	r3, [r0, #0]
 8004af6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004afa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004afe:	e76c      	b.n	80049da <_printf_i+0xf6>
 8004b00:	08005109 	.word	0x08005109
 8004b04:	0800511a 	.word	0x0800511a

08004b08 <memcpy>:
 8004b08:	b510      	push	{r4, lr}
 8004b0a:	1e43      	subs	r3, r0, #1
 8004b0c:	440a      	add	r2, r1
 8004b0e:	4291      	cmp	r1, r2
 8004b10:	d100      	bne.n	8004b14 <memcpy+0xc>
 8004b12:	bd10      	pop	{r4, pc}
 8004b14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b1c:	e7f7      	b.n	8004b0e <memcpy+0x6>

08004b1e <memmove>:
 8004b1e:	4288      	cmp	r0, r1
 8004b20:	b510      	push	{r4, lr}
 8004b22:	eb01 0302 	add.w	r3, r1, r2
 8004b26:	d807      	bhi.n	8004b38 <memmove+0x1a>
 8004b28:	1e42      	subs	r2, r0, #1
 8004b2a:	4299      	cmp	r1, r3
 8004b2c:	d00a      	beq.n	8004b44 <memmove+0x26>
 8004b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b32:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004b36:	e7f8      	b.n	8004b2a <memmove+0xc>
 8004b38:	4283      	cmp	r3, r0
 8004b3a:	d9f5      	bls.n	8004b28 <memmove+0xa>
 8004b3c:	1881      	adds	r1, r0, r2
 8004b3e:	1ad2      	subs	r2, r2, r3
 8004b40:	42d3      	cmn	r3, r2
 8004b42:	d100      	bne.n	8004b46 <memmove+0x28>
 8004b44:	bd10      	pop	{r4, pc}
 8004b46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b4a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004b4e:	e7f7      	b.n	8004b40 <memmove+0x22>

08004b50 <_free_r>:
 8004b50:	b538      	push	{r3, r4, r5, lr}
 8004b52:	4605      	mov	r5, r0
 8004b54:	2900      	cmp	r1, #0
 8004b56:	d045      	beq.n	8004be4 <_free_r+0x94>
 8004b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b5c:	1f0c      	subs	r4, r1, #4
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	bfb8      	it	lt
 8004b62:	18e4      	addlt	r4, r4, r3
 8004b64:	f000 f8d2 	bl	8004d0c <__malloc_lock>
 8004b68:	4a1f      	ldr	r2, [pc, #124]	; (8004be8 <_free_r+0x98>)
 8004b6a:	6813      	ldr	r3, [r2, #0]
 8004b6c:	4610      	mov	r0, r2
 8004b6e:	b933      	cbnz	r3, 8004b7e <_free_r+0x2e>
 8004b70:	6063      	str	r3, [r4, #4]
 8004b72:	6014      	str	r4, [r2, #0]
 8004b74:	4628      	mov	r0, r5
 8004b76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b7a:	f000 b8c8 	b.w	8004d0e <__malloc_unlock>
 8004b7e:	42a3      	cmp	r3, r4
 8004b80:	d90c      	bls.n	8004b9c <_free_r+0x4c>
 8004b82:	6821      	ldr	r1, [r4, #0]
 8004b84:	1862      	adds	r2, r4, r1
 8004b86:	4293      	cmp	r3, r2
 8004b88:	bf04      	itt	eq
 8004b8a:	681a      	ldreq	r2, [r3, #0]
 8004b8c:	685b      	ldreq	r3, [r3, #4]
 8004b8e:	6063      	str	r3, [r4, #4]
 8004b90:	bf04      	itt	eq
 8004b92:	1852      	addeq	r2, r2, r1
 8004b94:	6022      	streq	r2, [r4, #0]
 8004b96:	6004      	str	r4, [r0, #0]
 8004b98:	e7ec      	b.n	8004b74 <_free_r+0x24>
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	b10a      	cbz	r2, 8004ba4 <_free_r+0x54>
 8004ba0:	42a2      	cmp	r2, r4
 8004ba2:	d9fa      	bls.n	8004b9a <_free_r+0x4a>
 8004ba4:	6819      	ldr	r1, [r3, #0]
 8004ba6:	1858      	adds	r0, r3, r1
 8004ba8:	42a0      	cmp	r0, r4
 8004baa:	d10b      	bne.n	8004bc4 <_free_r+0x74>
 8004bac:	6820      	ldr	r0, [r4, #0]
 8004bae:	4401      	add	r1, r0
 8004bb0:	1858      	adds	r0, r3, r1
 8004bb2:	4282      	cmp	r2, r0
 8004bb4:	6019      	str	r1, [r3, #0]
 8004bb6:	d1dd      	bne.n	8004b74 <_free_r+0x24>
 8004bb8:	6810      	ldr	r0, [r2, #0]
 8004bba:	6852      	ldr	r2, [r2, #4]
 8004bbc:	605a      	str	r2, [r3, #4]
 8004bbe:	4401      	add	r1, r0
 8004bc0:	6019      	str	r1, [r3, #0]
 8004bc2:	e7d7      	b.n	8004b74 <_free_r+0x24>
 8004bc4:	d902      	bls.n	8004bcc <_free_r+0x7c>
 8004bc6:	230c      	movs	r3, #12
 8004bc8:	602b      	str	r3, [r5, #0]
 8004bca:	e7d3      	b.n	8004b74 <_free_r+0x24>
 8004bcc:	6820      	ldr	r0, [r4, #0]
 8004bce:	1821      	adds	r1, r4, r0
 8004bd0:	428a      	cmp	r2, r1
 8004bd2:	bf04      	itt	eq
 8004bd4:	6811      	ldreq	r1, [r2, #0]
 8004bd6:	6852      	ldreq	r2, [r2, #4]
 8004bd8:	6062      	str	r2, [r4, #4]
 8004bda:	bf04      	itt	eq
 8004bdc:	1809      	addeq	r1, r1, r0
 8004bde:	6021      	streq	r1, [r4, #0]
 8004be0:	605c      	str	r4, [r3, #4]
 8004be2:	e7c7      	b.n	8004b74 <_free_r+0x24>
 8004be4:	bd38      	pop	{r3, r4, r5, pc}
 8004be6:	bf00      	nop
 8004be8:	200000e0 	.word	0x200000e0

08004bec <_malloc_r>:
 8004bec:	b570      	push	{r4, r5, r6, lr}
 8004bee:	1ccd      	adds	r5, r1, #3
 8004bf0:	f025 0503 	bic.w	r5, r5, #3
 8004bf4:	3508      	adds	r5, #8
 8004bf6:	2d0c      	cmp	r5, #12
 8004bf8:	bf38      	it	cc
 8004bfa:	250c      	movcc	r5, #12
 8004bfc:	2d00      	cmp	r5, #0
 8004bfe:	4606      	mov	r6, r0
 8004c00:	db01      	blt.n	8004c06 <_malloc_r+0x1a>
 8004c02:	42a9      	cmp	r1, r5
 8004c04:	d903      	bls.n	8004c0e <_malloc_r+0x22>
 8004c06:	230c      	movs	r3, #12
 8004c08:	6033      	str	r3, [r6, #0]
 8004c0a:	2000      	movs	r0, #0
 8004c0c:	bd70      	pop	{r4, r5, r6, pc}
 8004c0e:	f000 f87d 	bl	8004d0c <__malloc_lock>
 8004c12:	4a21      	ldr	r2, [pc, #132]	; (8004c98 <_malloc_r+0xac>)
 8004c14:	6814      	ldr	r4, [r2, #0]
 8004c16:	4621      	mov	r1, r4
 8004c18:	b991      	cbnz	r1, 8004c40 <_malloc_r+0x54>
 8004c1a:	4c20      	ldr	r4, [pc, #128]	; (8004c9c <_malloc_r+0xb0>)
 8004c1c:	6823      	ldr	r3, [r4, #0]
 8004c1e:	b91b      	cbnz	r3, 8004c28 <_malloc_r+0x3c>
 8004c20:	4630      	mov	r0, r6
 8004c22:	f000 f863 	bl	8004cec <_sbrk_r>
 8004c26:	6020      	str	r0, [r4, #0]
 8004c28:	4629      	mov	r1, r5
 8004c2a:	4630      	mov	r0, r6
 8004c2c:	f000 f85e 	bl	8004cec <_sbrk_r>
 8004c30:	1c43      	adds	r3, r0, #1
 8004c32:	d124      	bne.n	8004c7e <_malloc_r+0x92>
 8004c34:	230c      	movs	r3, #12
 8004c36:	6033      	str	r3, [r6, #0]
 8004c38:	4630      	mov	r0, r6
 8004c3a:	f000 f868 	bl	8004d0e <__malloc_unlock>
 8004c3e:	e7e4      	b.n	8004c0a <_malloc_r+0x1e>
 8004c40:	680b      	ldr	r3, [r1, #0]
 8004c42:	1b5b      	subs	r3, r3, r5
 8004c44:	d418      	bmi.n	8004c78 <_malloc_r+0x8c>
 8004c46:	2b0b      	cmp	r3, #11
 8004c48:	d90f      	bls.n	8004c6a <_malloc_r+0x7e>
 8004c4a:	600b      	str	r3, [r1, #0]
 8004c4c:	50cd      	str	r5, [r1, r3]
 8004c4e:	18cc      	adds	r4, r1, r3
 8004c50:	4630      	mov	r0, r6
 8004c52:	f000 f85c 	bl	8004d0e <__malloc_unlock>
 8004c56:	f104 000b 	add.w	r0, r4, #11
 8004c5a:	1d23      	adds	r3, r4, #4
 8004c5c:	f020 0007 	bic.w	r0, r0, #7
 8004c60:	1ac3      	subs	r3, r0, r3
 8004c62:	d0d3      	beq.n	8004c0c <_malloc_r+0x20>
 8004c64:	425a      	negs	r2, r3
 8004c66:	50e2      	str	r2, [r4, r3]
 8004c68:	e7d0      	b.n	8004c0c <_malloc_r+0x20>
 8004c6a:	428c      	cmp	r4, r1
 8004c6c:	684b      	ldr	r3, [r1, #4]
 8004c6e:	bf16      	itet	ne
 8004c70:	6063      	strne	r3, [r4, #4]
 8004c72:	6013      	streq	r3, [r2, #0]
 8004c74:	460c      	movne	r4, r1
 8004c76:	e7eb      	b.n	8004c50 <_malloc_r+0x64>
 8004c78:	460c      	mov	r4, r1
 8004c7a:	6849      	ldr	r1, [r1, #4]
 8004c7c:	e7cc      	b.n	8004c18 <_malloc_r+0x2c>
 8004c7e:	1cc4      	adds	r4, r0, #3
 8004c80:	f024 0403 	bic.w	r4, r4, #3
 8004c84:	42a0      	cmp	r0, r4
 8004c86:	d005      	beq.n	8004c94 <_malloc_r+0xa8>
 8004c88:	1a21      	subs	r1, r4, r0
 8004c8a:	4630      	mov	r0, r6
 8004c8c:	f000 f82e 	bl	8004cec <_sbrk_r>
 8004c90:	3001      	adds	r0, #1
 8004c92:	d0cf      	beq.n	8004c34 <_malloc_r+0x48>
 8004c94:	6025      	str	r5, [r4, #0]
 8004c96:	e7db      	b.n	8004c50 <_malloc_r+0x64>
 8004c98:	200000e0 	.word	0x200000e0
 8004c9c:	200000e4 	.word	0x200000e4

08004ca0 <_realloc_r>:
 8004ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca2:	4607      	mov	r7, r0
 8004ca4:	4614      	mov	r4, r2
 8004ca6:	460e      	mov	r6, r1
 8004ca8:	b921      	cbnz	r1, 8004cb4 <_realloc_r+0x14>
 8004caa:	4611      	mov	r1, r2
 8004cac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004cb0:	f7ff bf9c 	b.w	8004bec <_malloc_r>
 8004cb4:	b922      	cbnz	r2, 8004cc0 <_realloc_r+0x20>
 8004cb6:	f7ff ff4b 	bl	8004b50 <_free_r>
 8004cba:	4625      	mov	r5, r4
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cc0:	f000 f826 	bl	8004d10 <_malloc_usable_size_r>
 8004cc4:	42a0      	cmp	r0, r4
 8004cc6:	d20f      	bcs.n	8004ce8 <_realloc_r+0x48>
 8004cc8:	4621      	mov	r1, r4
 8004cca:	4638      	mov	r0, r7
 8004ccc:	f7ff ff8e 	bl	8004bec <_malloc_r>
 8004cd0:	4605      	mov	r5, r0
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	d0f2      	beq.n	8004cbc <_realloc_r+0x1c>
 8004cd6:	4631      	mov	r1, r6
 8004cd8:	4622      	mov	r2, r4
 8004cda:	f7ff ff15 	bl	8004b08 <memcpy>
 8004cde:	4631      	mov	r1, r6
 8004ce0:	4638      	mov	r0, r7
 8004ce2:	f7ff ff35 	bl	8004b50 <_free_r>
 8004ce6:	e7e9      	b.n	8004cbc <_realloc_r+0x1c>
 8004ce8:	4635      	mov	r5, r6
 8004cea:	e7e7      	b.n	8004cbc <_realloc_r+0x1c>

08004cec <_sbrk_r>:
 8004cec:	b538      	push	{r3, r4, r5, lr}
 8004cee:	4c06      	ldr	r4, [pc, #24]	; (8004d08 <_sbrk_r+0x1c>)
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	4605      	mov	r5, r0
 8004cf4:	4608      	mov	r0, r1
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	f7fc fde0 	bl	80018bc <_sbrk>
 8004cfc:	1c43      	adds	r3, r0, #1
 8004cfe:	d102      	bne.n	8004d06 <_sbrk_r+0x1a>
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	b103      	cbz	r3, 8004d06 <_sbrk_r+0x1a>
 8004d04:	602b      	str	r3, [r5, #0]
 8004d06:	bd38      	pop	{r3, r4, r5, pc}
 8004d08:	20000178 	.word	0x20000178

08004d0c <__malloc_lock>:
 8004d0c:	4770      	bx	lr

08004d0e <__malloc_unlock>:
 8004d0e:	4770      	bx	lr

08004d10 <_malloc_usable_size_r>:
 8004d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d14:	1f18      	subs	r0, r3, #4
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	bfbc      	itt	lt
 8004d1a:	580b      	ldrlt	r3, [r1, r0]
 8004d1c:	18c0      	addlt	r0, r0, r3
 8004d1e:	4770      	bx	lr

08004d20 <_init>:
 8004d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d22:	bf00      	nop
 8004d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d26:	bc08      	pop	{r3}
 8004d28:	469e      	mov	lr, r3
 8004d2a:	4770      	bx	lr

08004d2c <_fini>:
 8004d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2e:	bf00      	nop
 8004d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d32:	bc08      	pop	{r3}
 8004d34:	469e      	mov	lr, r3
 8004d36:	4770      	bx	lr
