{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458223974103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458223974118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 10:12:53 2016 " "Processing started: Thu Mar 17 10:12:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458223974118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458223974118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458223974118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458223974571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_tb-test " "Found design unit 1: display_tb-test" {  } { { "display3_tb.vhd" "" { Text "E:/dsd/Labs/lab6/display3_tb.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458223975663 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_tb " "Found entity 1: display_tb" {  } { { "display3_tb.vhd" "" { Text "E:/dsd/Labs/lab6/display3_tb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458223975663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458223975663 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" lab6.vhd(101) " "VHDL syntax error at lab6.vhd(101) near text \";\";  expecting \")\", or \",\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" lab6.vhd(106) " "VHDL syntax error at lab6.vhd(106) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" lab6.vhd(127) " "VHDL syntax error at lab6.vhd(127) near text \"process\";  expecting \"if\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" lab6.vhd(129) " "VHDL syntax error at lab6.vhd(129) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" lab6.vhd(150) " "VHDL syntax error at lab6.vhd(150) near text \"process\";  expecting \"if\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" lab6.vhd(152) " "VHDL syntax error at lab6.vhd(152) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975741 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" lab6.vhd(158) " "VHDL syntax error at lab6.vhd(158) near text \"process\";  expecting \"if\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 158 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975741 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" lab6.vhd(160) " "VHDL syntax error at lab6.vhd(160) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975741 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" lab6.vhd(166) " "VHDL syntax error at lab6.vhd(166) near text \"process\";  expecting \"if\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 166 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975741 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" lab6.vhd(168) " "VHDL syntax error at lab6.vhd(168) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 168 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975741 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" lab6.vhd(182) " "VHDL syntax error at lab6.vhd(182) near text \"process\";  expecting \"if\"" {  } { { "lab6.vhd" "" { Text "E:/dsd/Labs/lab6/lab6.vhd" 182 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458223975741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab6.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458223975741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458223976256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 17 10:12:56 2016 " "Processing ended: Thu Mar 17 10:12:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458223976256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458223976256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458223976256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458223976256 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 0 s " "Quartus II Full Compilation was unsuccessful. 13 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458223977332 ""}
