Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul 28 00:08:25 2023
| Host         : LAPTOP-IPU5LKLQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: cpu_0/bus/ssd_0/clk_gen/clk_1K_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.679        0.000                      0                 8003        0.097        0.000                      0                 8003        3.750        0.000                       0                  2133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.679        0.000                      0                 8003        0.097        0.000                      0                 8003        3.750        0.000                       0                  2133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 cpu_0/mem_wb/mem_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/ex_mem/alu_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 1.780ns (21.423%)  route 6.529ns (78.577%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.556     5.119    cpu_0/mem_wb/sysclk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  cpu_0/mem_wb/mem_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cpu_0/mem_wb/mem_data_reg[19]/Q
                         net (fo=36, routed)          1.455     7.030    cpu_0/ex_mem/mem_data_reg[31][19]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.154 r  cpu_0/ex_mem/rt[19]_i_1__0/O
                         net (fo=3, routed)           1.008     8.162    cpu_0/ex_mem/latest_rt[19]
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.150     8.312 r  cpu_0/ex_mem/alu_out[19]_i_21/O
                         net (fo=13, routed)          1.286     9.599    cpu_0/ex_mem/alu_in_2[19]
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.326     9.925 r  cpu_0/ex_mem/alu_out[2]_i_22/O
                         net (fo=3, routed)           0.834    10.759    cpu_0/ex_mem/alu_out[2]_i_22_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I2_O)        0.148    10.907 r  cpu_0/ex_mem/alu_out[2]_i_14/O
                         net (fo=2, routed)           0.857    11.764    cpu_0/ex_mem/alu_out[2]_i_14_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.328    12.092 r  cpu_0/ex_mem/alu_out[2]_i_7/O
                         net (fo=1, routed)           0.495    12.587    cpu_0/ex_mem/alu1/data7[2]
    SLICE_X34Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.711 r  cpu_0/ex_mem/alu_out[2]_i_3/O
                         net (fo=1, routed)           0.593    13.304    cpu_0/ex_mem/alu_out[2]_i_3_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.428 r  cpu_0/ex_mem/alu_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.428    cpu_0/ex_mem/alu_out[2]
    SLICE_X38Y79         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.424    14.807    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X38Y79         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[2]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.077    15.107    cpu_0/ex_mem/alu_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 cpu_0/if_id/instr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/program_counter/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 2.374ns (29.092%)  route 5.786ns (70.908%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.546     5.109    cpu_0/if_id/sysclk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  cpu_0/if_id/instr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cpu_0/if_id/instr_reg[21]/Q
                         net (fo=263, routed)         1.473     7.101    cpu_0/program_counter/instr_reg[31][21]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  cpu_0/program_counter/ForwardA_EX[0]_i_3/O
                         net (fo=1, routed)           0.378     7.603    cpu_0/program_counter/ForwardA_EX[0]_i_3_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.727 f  cpu_0/program_counter/ForwardA_EX[0]_i_2/O
                         net (fo=34, routed)          0.665     8.392    cpu_0/program_counter/ForwardA_ID112_out
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  cpu_0/program_counter/rs[31]_i_2/O
                         net (fo=32, routed)          1.424     9.941    cpu_0/reg_file/write_addr_reg[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.065 r  cpu_0/reg_file/rs[17]_i_1/O
                         net (fo=2, routed)           1.057    11.122    cpu_0/program_counter/latest_rs_id[17]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  cpu_0/program_counter/pc[19]_i_12/O
                         net (fo=1, routed)           0.788    12.034    cpu_0/program_counter/pc[19]_i_12_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I1_O)        0.124    12.158 r  cpu_0/program_counter/pc[19]_i_8/O
                         net (fo=1, routed)           0.000    12.158    cpu_0/program_counter/pc[19]_i_8_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.708 r  cpu_0/program_counter/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.708    cpu_0/program_counter/pc_reg[19]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.822 r  cpu_0/program_counter/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    cpu_0/program_counter/pc_reg[23]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.936 r  cpu_0/program_counter/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.936    cpu_0/program_counter/pc_reg[27]_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.270 r  cpu_0/program_counter/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.270    cpu_0/program_counter/pc_reg[31]_i_1_n_6
    SLICE_X41Y91         FDRE                                         r  cpu_0/program_counter/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.436    14.819    cpu_0/program_counter/sysclk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  cpu_0/program_counter/pc_reg[29]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.971    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.062    15.033    cpu_0/program_counter/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 cpu_0/if_id/instr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/program_counter/pc_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 2.353ns (28.909%)  route 5.786ns (71.091%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.546     5.109    cpu_0/if_id/sysclk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  cpu_0/if_id/instr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cpu_0/if_id/instr_reg[21]/Q
                         net (fo=263, routed)         1.473     7.101    cpu_0/program_counter/instr_reg[31][21]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  cpu_0/program_counter/ForwardA_EX[0]_i_3/O
                         net (fo=1, routed)           0.378     7.603    cpu_0/program_counter/ForwardA_EX[0]_i_3_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.727 f  cpu_0/program_counter/ForwardA_EX[0]_i_2/O
                         net (fo=34, routed)          0.665     8.392    cpu_0/program_counter/ForwardA_ID112_out
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  cpu_0/program_counter/rs[31]_i_2/O
                         net (fo=32, routed)          1.424     9.941    cpu_0/reg_file/write_addr_reg[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.065 r  cpu_0/reg_file/rs[17]_i_1/O
                         net (fo=2, routed)           1.057    11.122    cpu_0/program_counter/latest_rs_id[17]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  cpu_0/program_counter/pc[19]_i_12/O
                         net (fo=1, routed)           0.788    12.034    cpu_0/program_counter/pc[19]_i_12_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I1_O)        0.124    12.158 r  cpu_0/program_counter/pc[19]_i_8/O
                         net (fo=1, routed)           0.000    12.158    cpu_0/program_counter/pc[19]_i_8_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.708 r  cpu_0/program_counter/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.708    cpu_0/program_counter/pc_reg[19]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.822 r  cpu_0/program_counter/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    cpu_0/program_counter/pc_reg[23]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.936 r  cpu_0/program_counter/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.936    cpu_0/program_counter/pc_reg[27]_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.249 r  cpu_0/program_counter/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.249    cpu_0/program_counter/pc_reg[31]_i_1_n_4
    SLICE_X41Y91         FDSE                                         r  cpu_0/program_counter/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.436    14.819    cpu_0/program_counter/sysclk_IBUF_BUFG
    SLICE_X41Y91         FDSE                                         r  cpu_0/program_counter/pc_reg[31]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.971    
    SLICE_X41Y91         FDSE (Setup_fdse_C_D)        0.062    15.033    cpu_0/program_counter/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 cpu_0/id_ex/ForwardA_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/ex_mem/alu_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 1.842ns (22.712%)  route 6.268ns (77.288%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.552     5.115    cpu_0/id_ex/sysclk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  cpu_0/id_ex/ForwardA_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  cpu_0/id_ex/ForwardA_EX_reg[0]/Q
                         net (fo=59, routed)          1.352     6.986    cpu_0/ex_mem/ForwardA_EX_reg[1][0]
    SLICE_X48Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.110 f  cpu_0/ex_mem/instr[31]_i_30/O
                         net (fo=3, routed)           0.670     7.779    cpu_0/ex_mem/latest_rs[4]
    SLICE_X45Y89         LUT3 (Prop_lut3_I2_O)        0.124     7.903 f  cpu_0/ex_mem/alu_out[31]_i_32/O
                         net (fo=124, routed)         1.373     9.276    cpu_0/ex_mem/alu_in_1[4]
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.400 r  cpu_0/ex_mem/alu_out[21]_i_10/O
                         net (fo=3, routed)           0.856    10.256    cpu_0/ex_mem/alu_out[21]_i_10_n_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I2_O)        0.150    10.406 r  cpu_0/ex_mem/alu_out[23]_i_10/O
                         net (fo=2, routed)           0.770    11.176    cpu_0/ex_mem/alu_out[23]_i_10_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I5_O)        0.326    11.502 r  cpu_0/ex_mem/alu_out[23]_i_6/O
                         net (fo=1, routed)           0.779    12.281    cpu_0/ex_mem/alu_out[23]_i_6_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.150    12.431 r  cpu_0/ex_mem/alu_out[23]_i_3/O
                         net (fo=1, routed)           0.468    12.900    cpu_0/ex_mem/alu_out[23]_i_3_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I2_O)        0.326    13.226 r  cpu_0/ex_mem/alu_out[23]_i_1/O
                         net (fo=1, routed)           0.000    13.226    cpu_0/ex_mem/alu_out[23]
    SLICE_X36Y90         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.433    14.816    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[23]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.029    15.083    cpu_0/ex_mem/alu_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 cpu_0/if_id/instr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/program_counter/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 2.279ns (28.257%)  route 5.786ns (71.743%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.546     5.109    cpu_0/if_id/sysclk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  cpu_0/if_id/instr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cpu_0/if_id/instr_reg[21]/Q
                         net (fo=263, routed)         1.473     7.101    cpu_0/program_counter/instr_reg[31][21]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  cpu_0/program_counter/ForwardA_EX[0]_i_3/O
                         net (fo=1, routed)           0.378     7.603    cpu_0/program_counter/ForwardA_EX[0]_i_3_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.727 f  cpu_0/program_counter/ForwardA_EX[0]_i_2/O
                         net (fo=34, routed)          0.665     8.392    cpu_0/program_counter/ForwardA_ID112_out
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  cpu_0/program_counter/rs[31]_i_2/O
                         net (fo=32, routed)          1.424     9.941    cpu_0/reg_file/write_addr_reg[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.065 r  cpu_0/reg_file/rs[17]_i_1/O
                         net (fo=2, routed)           1.057    11.122    cpu_0/program_counter/latest_rs_id[17]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  cpu_0/program_counter/pc[19]_i_12/O
                         net (fo=1, routed)           0.788    12.034    cpu_0/program_counter/pc[19]_i_12_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I1_O)        0.124    12.158 r  cpu_0/program_counter/pc[19]_i_8/O
                         net (fo=1, routed)           0.000    12.158    cpu_0/program_counter/pc[19]_i_8_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.708 r  cpu_0/program_counter/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.708    cpu_0/program_counter/pc_reg[19]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.822 r  cpu_0/program_counter/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    cpu_0/program_counter/pc_reg[23]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.936 r  cpu_0/program_counter/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.936    cpu_0/program_counter/pc_reg[27]_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.175 r  cpu_0/program_counter/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.175    cpu_0/program_counter/pc_reg[31]_i_1_n_5
    SLICE_X41Y91         FDRE                                         r  cpu_0/program_counter/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.436    14.819    cpu_0/program_counter/sysclk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  cpu_0/program_counter/pc_reg[30]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.971    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.062    15.033    cpu_0/program_counter/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 cpu_0/if_id/instr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/program_counter/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.263ns (28.114%)  route 5.786ns (71.886%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.546     5.109    cpu_0/if_id/sysclk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  cpu_0/if_id/instr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cpu_0/if_id/instr_reg[21]/Q
                         net (fo=263, routed)         1.473     7.101    cpu_0/program_counter/instr_reg[31][21]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  cpu_0/program_counter/ForwardA_EX[0]_i_3/O
                         net (fo=1, routed)           0.378     7.603    cpu_0/program_counter/ForwardA_EX[0]_i_3_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.727 f  cpu_0/program_counter/ForwardA_EX[0]_i_2/O
                         net (fo=34, routed)          0.665     8.392    cpu_0/program_counter/ForwardA_ID112_out
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  cpu_0/program_counter/rs[31]_i_2/O
                         net (fo=32, routed)          1.424     9.941    cpu_0/reg_file/write_addr_reg[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.065 r  cpu_0/reg_file/rs[17]_i_1/O
                         net (fo=2, routed)           1.057    11.122    cpu_0/program_counter/latest_rs_id[17]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  cpu_0/program_counter/pc[19]_i_12/O
                         net (fo=1, routed)           0.788    12.034    cpu_0/program_counter/pc[19]_i_12_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I1_O)        0.124    12.158 r  cpu_0/program_counter/pc[19]_i_8/O
                         net (fo=1, routed)           0.000    12.158    cpu_0/program_counter/pc[19]_i_8_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.708 r  cpu_0/program_counter/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.708    cpu_0/program_counter/pc_reg[19]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.822 r  cpu_0/program_counter/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    cpu_0/program_counter/pc_reg[23]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.936 r  cpu_0/program_counter/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.936    cpu_0/program_counter/pc_reg[27]_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.159 r  cpu_0/program_counter/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.159    cpu_0/program_counter/pc_reg[31]_i_1_n_7
    SLICE_X41Y91         FDRE                                         r  cpu_0/program_counter/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.436    14.819    cpu_0/program_counter/sysclk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  cpu_0/program_counter/pc_reg[28]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.971    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.062    15.033    cpu_0/program_counter/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 cpu_0/if_id/instr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/program_counter/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 2.260ns (28.088%)  route 5.786ns (71.912%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.546     5.109    cpu_0/if_id/sysclk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  cpu_0/if_id/instr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cpu_0/if_id/instr_reg[21]/Q
                         net (fo=263, routed)         1.473     7.101    cpu_0/program_counter/instr_reg[31][21]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  cpu_0/program_counter/ForwardA_EX[0]_i_3/O
                         net (fo=1, routed)           0.378     7.603    cpu_0/program_counter/ForwardA_EX[0]_i_3_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.727 f  cpu_0/program_counter/ForwardA_EX[0]_i_2/O
                         net (fo=34, routed)          0.665     8.392    cpu_0/program_counter/ForwardA_ID112_out
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  cpu_0/program_counter/rs[31]_i_2/O
                         net (fo=32, routed)          1.424     9.941    cpu_0/reg_file/write_addr_reg[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.065 r  cpu_0/reg_file/rs[17]_i_1/O
                         net (fo=2, routed)           1.057    11.122    cpu_0/program_counter/latest_rs_id[17]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  cpu_0/program_counter/pc[19]_i_12/O
                         net (fo=1, routed)           0.788    12.034    cpu_0/program_counter/pc[19]_i_12_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I1_O)        0.124    12.158 r  cpu_0/program_counter/pc[19]_i_8/O
                         net (fo=1, routed)           0.000    12.158    cpu_0/program_counter/pc[19]_i_8_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.708 r  cpu_0/program_counter/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.708    cpu_0/program_counter/pc_reg[19]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.822 r  cpu_0/program_counter/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    cpu_0/program_counter/pc_reg[23]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.156 r  cpu_0/program_counter/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.156    cpu_0/program_counter/pc_reg[27]_i_1_n_6
    SLICE_X41Y90         FDRE                                         r  cpu_0/program_counter/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.435    14.818    cpu_0/program_counter/sysclk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  cpu_0/program_counter/pc_reg[25]/C
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.970    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.062    15.032    cpu_0/program_counter/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 cpu_0/if_id/instr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/program_counter/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 2.239ns (27.899%)  route 5.786ns (72.101%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.546     5.109    cpu_0/if_id/sysclk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  cpu_0/if_id/instr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cpu_0/if_id/instr_reg[21]/Q
                         net (fo=263, routed)         1.473     7.101    cpu_0/program_counter/instr_reg[31][21]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.225 f  cpu_0/program_counter/ForwardA_EX[0]_i_3/O
                         net (fo=1, routed)           0.378     7.603    cpu_0/program_counter/ForwardA_EX[0]_i_3_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.727 f  cpu_0/program_counter/ForwardA_EX[0]_i_2/O
                         net (fo=34, routed)          0.665     8.392    cpu_0/program_counter/ForwardA_ID112_out
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  cpu_0/program_counter/rs[31]_i_2/O
                         net (fo=32, routed)          1.424     9.941    cpu_0/reg_file/write_addr_reg[4]
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.065 r  cpu_0/reg_file/rs[17]_i_1/O
                         net (fo=2, routed)           1.057    11.122    cpu_0/program_counter/latest_rs_id[17]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  cpu_0/program_counter/pc[19]_i_12/O
                         net (fo=1, routed)           0.788    12.034    cpu_0/program_counter/pc[19]_i_12_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I1_O)        0.124    12.158 r  cpu_0/program_counter/pc[19]_i_8/O
                         net (fo=1, routed)           0.000    12.158    cpu_0/program_counter/pc[19]_i_8_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.708 r  cpu_0/program_counter/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.708    cpu_0/program_counter/pc_reg[19]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.822 r  cpu_0/program_counter/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    cpu_0/program_counter/pc_reg[23]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.135 r  cpu_0/program_counter/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.135    cpu_0/program_counter/pc_reg[27]_i_1_n_4
    SLICE_X41Y90         FDRE                                         r  cpu_0/program_counter/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.435    14.818    cpu_0/program_counter/sysclk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  cpu_0/program_counter/pc_reg[27]/C
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.970    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.062    15.032    cpu_0/program_counter/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 cpu_0/id_ex/ForwardB_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/ex_mem/alu_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.972ns  (logic 2.086ns (26.168%)  route 5.886ns (73.832%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.552     5.115    cpu_0/id_ex/sysclk_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  cpu_0/id_ex/ForwardB_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  cpu_0/id_ex/ForwardB_EX_reg[0]/Q
                         net (fo=32, routed)          1.508     7.142    cpu_0/ex_mem/ForwardB_EX_reg[1][0]
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.266 r  cpu_0/ex_mem/rt[6]_i_1__0/O
                         net (fo=3, routed)           1.152     8.418    cpu_0/ex_mem/latest_rt[6]
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.152     8.570 r  cpu_0/ex_mem/alu_out[6]_i_7/O
                         net (fo=13, routed)          1.037     9.606    cpu_0/ex_mem/alu_in_2[6]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.360     9.966 r  cpu_0/ex_mem/alu_out[17]_i_14/O
                         net (fo=2, routed)           0.371    10.337    cpu_0/ex_mem/alu_out[17]_i_14_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I5_O)        0.332    10.669 r  cpu_0/ex_mem/alu_out[17]_i_9/O
                         net (fo=1, routed)           0.710    11.379    cpu_0/ex_mem/alu_out[17]_i_9_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I0_O)        0.148    11.527 r  cpu_0/ex_mem/alu_out[17]_i_5/O
                         net (fo=2, routed)           0.557    12.084    cpu_0/ex_mem/alu_out[17]_i_5_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.328    12.412 r  cpu_0/ex_mem/alu_out[17]_i_2/O
                         net (fo=1, routed)           0.551    12.963    cpu_0/ex_mem/alu_out[17]_i_2_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.087 r  cpu_0/ex_mem/alu_out[17]_i_1/O
                         net (fo=1, routed)           0.000    13.087    cpu_0/ex_mem/alu_out[17]
    SLICE_X36Y87         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.431    14.814    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[17]/C
                         clock pessimism              0.187    15.001    
                         clock uncertainty           -0.035    14.966    
    SLICE_X36Y87         FDRE (Setup_fdre_C_D)        0.029    14.995    cpu_0/ex_mem/alu_out_reg[17]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 cpu_0/id_ex/ForwardA_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/ex_mem/alu_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 2.082ns (25.922%)  route 5.950ns (74.078%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.552     5.115    cpu_0/id_ex/sysclk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  cpu_0/id_ex/ForwardA_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  cpu_0/id_ex/ForwardA_EX_reg[0]/Q
                         net (fo=59, routed)          1.352     6.986    cpu_0/ex_mem/ForwardA_EX_reg[1][0]
    SLICE_X48Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.110 r  cpu_0/ex_mem/instr[31]_i_30/O
                         net (fo=3, routed)           0.670     7.779    cpu_0/ex_mem/latest_rs[4]
    SLICE_X45Y89         LUT3 (Prop_lut3_I2_O)        0.124     7.903 r  cpu_0/ex_mem/alu_out[31]_i_32/O
                         net (fo=124, routed)         1.279     9.182    cpu_0/ex_mem/alu_in_1[4]
    SLICE_X32Y86         LUT5 (Prop_lut5_I3_O)        0.150     9.332 r  cpu_0/ex_mem/alu_out[27]_i_22/O
                         net (fo=2, routed)           0.682    10.015    cpu_0/ex_mem/alu_out[27]_i_22_n_0
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.360    10.375 r  cpu_0/ex_mem/alu_out[27]_i_10/O
                         net (fo=2, routed)           0.674    11.048    cpu_0/ex_mem/alu_out[27]_i_10_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.326    11.374 r  cpu_0/ex_mem/alu_out[26]_i_6/O
                         net (fo=1, routed)           0.735    12.110    cpu_0/ex_mem/alu_out[26]_i_6_n_0
    SLICE_X35Y88         LUT2 (Prop_lut2_I0_O)        0.153    12.263 r  cpu_0/ex_mem/alu_out[26]_i_3/O
                         net (fo=1, routed)           0.558    12.820    cpu_0/ex_mem/alu_out[26]_i_3_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I2_O)        0.327    13.147 r  cpu_0/ex_mem/alu_out[26]_i_1/O
                         net (fo=1, routed)           0.000    13.147    cpu_0/ex_mem/alu_out[26]
    SLICE_X37Y89         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    11.430 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.292    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.383 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        1.433    14.816    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[26]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)        0.029    15.083    cpu_0/ex_mem/alu_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.147    
  -------------------------------------------------------------------
                         slack                                  1.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu_0/mem_wb/mem_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/reg_file/rf_data_reg[11][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.264%)  route 0.344ns (67.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.563     1.488    cpu_0/mem_wb/sysclk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  cpu_0/mem_wb/mem_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  cpu_0/mem_wb/mem_data_reg[13]/Q
                         net (fo=36, routed)          0.344     1.997    cpu_0/reg_file/out[13]
    SLICE_X50Y100        FDRE                                         r  cpu_0/reg_file/rf_data_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.920     2.090    cpu_0/reg_file/sysclk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cpu_0/reg_file/rf_data_reg[11][13]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.059     1.900    cpu_0/reg_file/rf_data_reg[11][13]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu_0/ex_mem/rt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/bus/data_mem_0/ram_data_reg_0_255_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.078%)  route 0.141ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.560     1.485    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  cpu_0/ex_mem/rt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cpu_0/ex_mem/rt_reg[29]/Q
                         net (fo=20, routed)          0.141     1.767    cpu_0/bus/data_mem_0/ram_data_reg_0_255_29_29/D
    SLICE_X46Y87         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.827     1.998    cpu_0/bus/data_mem_0/ram_data_reg_0_255_29_29/WCLK
    SLICE_X46Y87         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.499    
    SLICE_X46Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.643    cpu_0/bus/data_mem_0/ram_data_reg_0_255_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpu_0/id_ex/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/ex_mem/RegWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.436%)  route 0.322ns (69.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.558     1.483    cpu_0/id_ex/sysclk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  cpu_0/id_ex/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cpu_0/id_ex/RegWrite_reg/Q
                         net (fo=3, routed)           0.322     1.947    cpu_0/ex_mem/RegWrite_reg_0
    SLICE_X34Y94         FDRE                                         r  cpu_0/ex_mem/RegWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.828     1.999    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  cpu_0/ex_mem/RegWrite_reg/C
                         clock pessimism             -0.250     1.749    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.060     1.809    cpu_0/ex_mem/RegWrite_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpu_0/ex_mem/rt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/bus/data_mem_0/ram_data_reg_512_767_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.568%)  route 0.115ns (47.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.563     1.488    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu_0/ex_mem/rt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  cpu_0/ex_mem/rt_reg[28]/Q
                         net (fo=20, routed)          0.115     1.732    cpu_0/bus/data_mem_0/ram_data_reg_512_767_28_28/D
    SLICE_X52Y91         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_512_767_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.833     2.004    cpu_0/bus/data_mem_0/ram_data_reg_512_767_28_28/WCLK
    SLICE_X52Y91         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_512_767_28_28/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.504    
    SLICE_X52Y91         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090     1.594    cpu_0/bus/data_mem_0/ram_data_reg_512_767_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu_0/ex_mem/rt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/bus/data_mem_0/ram_data_reg_0_255_20_20/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.786%)  route 0.154ns (52.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.560     1.485    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  cpu_0/ex_mem/rt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cpu_0/ex_mem/rt_reg[20]/Q
                         net (fo=20, routed)          0.154     1.780    cpu_0/bus/data_mem_0/ram_data_reg_0_255_20_20/D
    SLICE_X54Y84         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_20_20/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.828     1.999    cpu_0/bus/data_mem_0/ram_data_reg_0_255_20_20/WCLK
    SLICE_X54Y84         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_20_20/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X54Y84         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.642    cpu_0/bus/data_mem_0/ram_data_reg_0_255_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu_0/ex_mem/alu_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.551     1.476    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cpu_0/ex_mem/alu_out_reg[4]/Q
                         net (fo=519, routed)         0.270     1.887    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/A2
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.817     1.988    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/WCLK
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_A/CLK
                         clock pessimism             -0.498     1.489    
    SLICE_X42Y77         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.743    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu_0/ex_mem/alu_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.551     1.476    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cpu_0/ex_mem/alu_out_reg[4]/Q
                         net (fo=519, routed)         0.270     1.887    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/A2
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.817     1.988    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/WCLK
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_B/CLK
                         clock pessimism             -0.498     1.489    
    SLICE_X42Y77         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.743    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu_0/ex_mem/alu_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.551     1.476    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cpu_0/ex_mem/alu_out_reg[4]/Q
                         net (fo=519, routed)         0.270     1.887    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/A2
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.817     1.988    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/WCLK
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_C/CLK
                         clock pessimism             -0.498     1.489    
    SLICE_X42Y77         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.743    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu_0/ex_mem/alu_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.551     1.476    cpu_0/ex_mem/sysclk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  cpu_0/ex_mem/alu_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cpu_0/ex_mem/alu_out_reg[4]/Q
                         net (fo=519, routed)         0.270     1.887    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/A2
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.817     1.988    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/WCLK
    SLICE_X42Y77         RAMS64E                                      r  cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.489    
    SLICE_X42Y77         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.743    cpu_0/bus/data_mem_0/ram_data_reg_0_255_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu_0/if_id/instr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_0/id_ex/ALUOp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.292%)  route 0.313ns (62.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.550     1.475    cpu_0/if_id/sysclk_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  cpu_0/if_id/instr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  cpu_0/if_id/instr_reg[27]/Q
                         net (fo=21, routed)          0.313     1.929    cpu_0/id_ex/instr_reg[31][27]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu_0/id_ex/ALUOp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.974    cpu_0/id_ex/ALUOp[0]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  cpu_0/id_ex/ALUOp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2132, routed)        0.816     1.987    cpu_0/id_ex/sysclk_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  cpu_0/id_ex/ALUOp_reg[0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091     1.828    cpu_0/id_ex/ALUOp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y86   cpu_0/ex_mem/pc_next_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94   cpu_0/mem_wb/RegWrite_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y84   cpu_0/program_counter/pc_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y86   cpu_0/program_counter/pc_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y86   cpu_0/program_counter/pc_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y87   cpu_0/program_counter/pc_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y87   cpu_0/program_counter/pc_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y87   cpu_0/program_counter/pc_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y87   cpu_0/program_counter/pc_reg[15]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y80   cpu_0/bus/data_mem_0/ram_data_reg_256_511_15_15/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y80   cpu_0/bus/data_mem_0/ram_data_reg_256_511_15_15/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y80   cpu_0/bus/data_mem_0/ram_data_reg_256_511_15_15/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y80   cpu_0/bus/data_mem_0/ram_data_reg_256_511_15_15/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85   cpu_0/bus/data_mem_0/ram_data_reg_512_767_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85   cpu_0/bus/data_mem_0/ram_data_reg_512_767_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85   cpu_0/bus/data_mem_0/ram_data_reg_512_767_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85   cpu_0/bus/data_mem_0/ram_data_reg_512_767_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y80   cpu_0/bus/data_mem_0/ram_data_reg_512_767_15_15/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y80   cpu_0/bus/data_mem_0/ram_data_reg_512_767_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y87   cpu_0/bus/data_mem_0/ram_data_reg_0_255_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y87   cpu_0/bus/data_mem_0/ram_data_reg_0_255_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y87   cpu_0/bus/data_mem_0/ram_data_reg_0_255_24_24/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y71   cpu_0/bus/data_mem_0/ram_data_reg_256_511_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y71   cpu_0/bus/data_mem_0/ram_data_reg_256_511_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y71   cpu_0/bus/data_mem_0/ram_data_reg_256_511_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   cpu_0/bus/data_mem_0/ram_data_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   cpu_0/bus/data_mem_0/ram_data_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   cpu_0/bus/data_mem_0/ram_data_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   cpu_0/bus/data_mem_0/ram_data_reg_256_511_1_1/RAMS64E_D/CLK



