Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Feb 21 17:03:07 2018
| Host         : ENG30725 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   106 |
| Minimum Number of register sites lost to control set restrictions |   248 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |           96 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             360 |          143 |
| Yes          | No                    | No                     |             232 |           70 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |            1001 |          314 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                     Clock Signal                                                    |                                                                          Enable Signal                                                                         |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
|  design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/SevenSegInst/inst/Mux/anode[0]   |                                                                                                                                                                |                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_i_1_n_0                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I_i_1_n_0                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
| ~design_1_i/mdm_1/U0/UPDATE                                                                                         |                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/pair0_Select                                                                                               | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                           |                                                                                                                                |                2 |              2 |
|  design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/SevenSegInst/inst/clkInst/refClk |                                                                                                                                                                |                                                                                                                                |                1 |              2 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE052_out                                                                                                  | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                1 |              3 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         |                                                                                                                                                                |                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                1 |              4 |
| ~design_1_i/mdm_1/U0/UPDATE                                                                                         |                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            |                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                           |                2 |              4 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                           |                1 |              4 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                   | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/Lpf_reset                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                1 |              5 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                            |                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset                                                       |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_FIFO_Reset                                                       |                2 |              6 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                             |                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_1_out                                                               |                2 |              6 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                   |                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1_n_0               |                2 |              7 |
|  design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                            |                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                             |                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I_i_2_n_0                                                                                  |                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[4]                                                                                 | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                          | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                          | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                3 |              8 |
| ~design_1_i/mdm_1/U0/UPDATE                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I_i_1_n_0                                                                                                         |                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                          | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                          | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                         | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                3 |              8 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I_i_1_n_0 |                                                                                                                                |                7 |              8 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                    |                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[0]                                                                                 | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |                3 |              9 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                    |                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                           | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                    |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE[0]_i_1_n_0                                                                                                   | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1_n_0                                                                                             | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/OF_Write_Imm_Reg                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               11 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE[0]_i_1_n_0                                                                                                  | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                6 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                    |                5 |             20 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           |                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                  |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/SevenSegInst/inst/clkInst/count[23]_i_1_n_0  |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                      |               13 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                           |                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result[0]_i_1_n_0           |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I_i_1_n_0                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IF_PC_Write                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/slv_reg_rden                                                                 | design_1_i/AXI_SevenSegmentDriver_0/inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                          |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/S_AXI_RVALID[0]                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[1]                                                                                 | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]                                                                                 | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                5 |             32 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg_n_0                                 |                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_1_n_0                                                 | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_1_n_0                                                                  | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                      |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R                                  |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                      |                                                                                                                                |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_1_n_0                                                      |                                                                                                                                |               10 |             33 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           | design_1_i/mdm_1/U0/JTAG_CAPTURE                                                                                                                               |                                                                                                                                |               19 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IReady                                                                                  |                                                                                                                                |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               33 |             80 |
|  design_1_i/mdm_1/U0/DRCK                                                                                           |                                                                                                                                                                |                                                                                                                                |               23 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                               |                                                                                                                                |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               63 |            143 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                |                                                                                                                                |               75 |            190 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               75 |            220 |
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


