INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/midtest/midtest.srcs/sources_1/new/testest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/midtest/midtest.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
