--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_pushbtn.ucf -ucf constraint_switch.ucf -ucf constraint_led.ucf -ucf
constraint_clk.ucf -ucf constraints_ps2m.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "instance_name/CLK0_BUF" derived 
from  NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle 
corrected to 40 nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.685ns.
--------------------------------------------------------------------------------

Paths for end point CMD_OUT/hold_count_0 (SLICE_X9Y14.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_4 (FF)
  Destination:          CMD_OUT/hold_count_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_4 to CMD_OUT/hold_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.XQ       Tcko                  0.591   CMD_OUT/hold_count<4>
                                                       CMD_OUT/hold_count_4
    SLICE_X8Y16.F4       net (fanout=2)        0.514   CMD_OUT/hold_count<4>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y14.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y14.CLK      Tceck                 0.311   CMD_OUT/hold_count<0>
                                                       CMD_OUT/hold_count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (2.286ns logic, 2.360ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_5 (FF)
  Destination:          CMD_OUT/hold_count_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_5 to CMD_OUT/hold_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.YQ       Tcko                  0.580   CMD_OUT/hold_count<4>
                                                       CMD_OUT/hold_count_5
    SLICE_X8Y16.F1       net (fanout=2)        0.501   CMD_OUT/hold_count<5>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y14.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y14.CLK      Tceck                 0.311   CMD_OUT/hold_count<0>
                                                       CMD_OUT/hold_count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (2.275ns logic, 2.347ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_7 (FF)
  Destination:          CMD_OUT/hold_count_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_7 to CMD_OUT/hold_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.YQ       Tcko                  0.580   CMD_OUT/hold_count<6>
                                                       CMD_OUT/hold_count_7
    SLICE_X8Y16.F2       net (fanout=2)        0.442   CMD_OUT/hold_count<7>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y14.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y14.CLK      Tceck                 0.311   CMD_OUT/hold_count<0>
                                                       CMD_OUT/hold_count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.275ns logic, 2.288ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point CMD_OUT/hold_count_1 (SLICE_X9Y14.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_4 (FF)
  Destination:          CMD_OUT/hold_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_4 to CMD_OUT/hold_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.XQ       Tcko                  0.591   CMD_OUT/hold_count<4>
                                                       CMD_OUT/hold_count_4
    SLICE_X8Y16.F4       net (fanout=2)        0.514   CMD_OUT/hold_count<4>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y14.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y14.CLK      Tceck                 0.311   CMD_OUT/hold_count<0>
                                                       CMD_OUT/hold_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (2.286ns logic, 2.360ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_5 (FF)
  Destination:          CMD_OUT/hold_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_5 to CMD_OUT/hold_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.YQ       Tcko                  0.580   CMD_OUT/hold_count<4>
                                                       CMD_OUT/hold_count_5
    SLICE_X8Y16.F1       net (fanout=2)        0.501   CMD_OUT/hold_count<5>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y14.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y14.CLK      Tceck                 0.311   CMD_OUT/hold_count<0>
                                                       CMD_OUT/hold_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (2.275ns logic, 2.347ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_7 (FF)
  Destination:          CMD_OUT/hold_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_7 to CMD_OUT/hold_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.YQ       Tcko                  0.580   CMD_OUT/hold_count<6>
                                                       CMD_OUT/hold_count_7
    SLICE_X8Y16.F2       net (fanout=2)        0.442   CMD_OUT/hold_count<7>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y14.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y14.CLK      Tceck                 0.311   CMD_OUT/hold_count<0>
                                                       CMD_OUT/hold_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.275ns logic, 2.288ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point CMD_OUT/hold_count_2 (SLICE_X9Y15.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_4 (FF)
  Destination:          CMD_OUT/hold_count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_4 to CMD_OUT/hold_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.XQ       Tcko                  0.591   CMD_OUT/hold_count<4>
                                                       CMD_OUT/hold_count_4
    SLICE_X8Y16.F4       net (fanout=2)        0.514   CMD_OUT/hold_count<4>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y15.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y15.CLK      Tceck                 0.311   CMD_OUT/hold_count<2>
                                                       CMD_OUT/hold_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (2.286ns logic, 2.360ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_5 (FF)
  Destination:          CMD_OUT/hold_count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_5 to CMD_OUT/hold_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.YQ       Tcko                  0.580   CMD_OUT/hold_count<4>
                                                       CMD_OUT/hold_count_5
    SLICE_X8Y16.F1       net (fanout=2)        0.501   CMD_OUT/hold_count<5>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y15.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y15.CLK      Tceck                 0.311   CMD_OUT/hold_count<2>
                                                       CMD_OUT/hold_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (2.275ns logic, 2.347ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CMD_OUT/hold_count_7 (FF)
  Destination:          CMD_OUT/hold_count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.215 - 0.254)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CMD_OUT/hold_count_7 to CMD_OUT/hold_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.YQ       Tcko                  0.580   CMD_OUT/hold_count<6>
                                                       CMD_OUT/hold_count_7
    SLICE_X8Y16.F2       net (fanout=2)        0.442   CMD_OUT/hold_count<7>
    SLICE_X8Y16.X        Tilo                  0.692   CMD_OUT/elapsed_100us19
                                                       CMD_OUT/elapsed_100us19
    SLICE_X8Y14.F2       net (fanout=2)        0.507   CMD_OUT/elapsed_100us19
    SLICE_X8Y14.X        Tilo                  0.692   CMD_OUT/hold_count_not0001
                                                       CMD_OUT/hold_count_not00011
    SLICE_X9Y15.CE       net (fanout=6)        1.339   CMD_OUT/hold_count_not0001
    SLICE_X9Y15.CLK      Tceck                 0.311   CMD_OUT/hold_count<2>
                                                       CMD_OUT/hold_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.275ns logic, 2.288ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "instance_name/CLK0_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point CMD_OUT/curr_state_FSM_FFd4 (SLICE_X11Y12.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CMD_OUT/curr_state_FSM_FFd5 (FF)
  Destination:          CMD_OUT/curr_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.020 - 0.006)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CMD_OUT/curr_state_FSM_FFd5 to CMD_OUT/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.YQ      Tcko                  0.464   CMD_OUT/curr_state_FSM_FFd6
                                                       CMD_OUT/curr_state_FSM_FFd5
    SLICE_X11Y12.F3      net (fanout=3)        0.277   CMD_OUT/curr_state_FSM_FFd5
    SLICE_X11Y12.CLK     Tckf        (-Th)    -0.466   CMD_OUT/curr_state_FSM_FFd4
                                                       CMD_OUT/curr_state_FSM_FFd4-In1
                                                       CMD_OUT/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.930ns logic, 0.277ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point CMD_OUT/curr_state_FSM_FFd7 (SLICE_X11Y10.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CMD_OUT/curr_state_FSM_FFd7 (FF)
  Destination:          CMD_OUT/curr_state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CMD_OUT/curr_state_FSM_FFd7 to CMD_OUT/curr_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.YQ      Tcko                  0.464   CMD_OUT/curr_state_FSM_FFd8
                                                       CMD_OUT/curr_state_FSM_FFd7
    SLICE_X11Y10.G4      net (fanout=3)        0.308   CMD_OUT/curr_state_FSM_FFd7
    SLICE_X11Y10.CLK     Tckg        (-Th)    -0.470   CMD_OUT/curr_state_FSM_FFd8
                                                       CMD_OUT/curr_state_FSM_FFd7-In1
                                                       CMD_OUT/curr_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.934ns logic, 0.308ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point CMD_OUT/curr_state_FSM_FFd5 (SLICE_X11Y15.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CMD_OUT/curr_state_FSM_FFd6 (FF)
  Destination:          CMD_OUT/curr_state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CMD_OUT/curr_state_FSM_FFd6 to CMD_OUT/curr_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.XQ      Tcko                  0.473   CMD_OUT/curr_state_FSM_FFd6
                                                       CMD_OUT/curr_state_FSM_FFd6
    SLICE_X11Y15.G4      net (fanout=3)        0.345   CMD_OUT/curr_state_FSM_FFd6
    SLICE_X11Y15.CLK     Tckg        (-Th)    -0.470   CMD_OUT/curr_state_FSM_FFd6
                                                       CMD_OUT/curr_state_FSM_FFd5-In1
                                                       CMD_OUT/curr_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.943ns logic, 0.345ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "instance_name/CLK0_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: instance_name/DCM_SP_INST/CLK0
  Logical resource: instance_name/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: instance_name/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: CMD_OUT/curr_state_FSM_FFd2/CLK
  Logical resource: CMD_OUT/curr_state_FSM_FFd2/CK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: CMD_OUT/curr_state_FSM_FFd2/CLK
  Logical resource: CMD_OUT/curr_state_FSM_FFd2/CK
  Location pin: SLICE_X10Y8.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for instance_name/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|instance_name/CLKIN_IBUFG      |     40.000ns|     10.000ns|      4.685ns|            0|            0|            0|          306|
| instance_name/CLK0_BUF        |     40.000ns|      4.685ns|          N/A|            0|            0|          306|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.685|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 306 paths, 0 nets, and 121 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 13:44:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



