// Seed: 991849343
module module_0;
  tri0 [1 : 1] id_1;
  assign id_1 = -1;
  assign id_1 = 1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wand id_0,
    output tri  id_1,
    input  tri1 id_2
);
  assign id_0 = 1'b0 & id_2;
  assign id_0 = id_2;
  uwire id_4;
  assign id_0 = -1;
  assign id_4 = 1;
  logic id_5 = 1, id_6;
  module_0 modCall_1 ();
endmodule
