TimeQuest Timing Analyzer report for datapath
Fri May 07 00:04:41 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; datapath                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5F256C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+-----------+-----------------+------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                  ;
+-----------+-----------------+------------+-------------------------------------------------------+
; 210.7 MHz ; 200.0 MHz       ; clock      ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -3.746 ; -365.639      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.540 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -438.148              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -3.746 ; multi7:mux7_registers2|saidamux7[0]                                                                                        ; ULA:alu|saida[14]~reg0 ; clock        ; clock       ; 1.000        ; -0.012     ; 4.770      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[14]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.628      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.654 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[13]  ; clock        ; clock       ; 1.000        ; -0.065     ; 4.625      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.652 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[2]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.628      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.649 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[4]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.625      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.607 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[7]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.578      ;
; -3.569 ; multi7:mux7_registers2|saidamux7[2]                                                                                        ; ULA:alu|saida[14]~reg0 ; clock        ; clock       ; 1.000        ; -0.008     ; 4.597      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.552 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[10]  ; clock        ; clock       ; 1.000        ; -0.066     ; 4.522      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.526 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[11]  ; clock        ; clock       ; 1.000        ; -0.068     ; 4.494      ;
; -3.509 ; multi7:mux7_registers1|saidamux7[2]                                                                                        ; ULA:alu|saida[14]~reg0 ; clock        ; clock       ; 1.000        ; -0.012     ; 4.533      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.503 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[1]   ; clock        ; clock       ; 1.000        ; -0.068     ; 4.471      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.502 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[0]   ; clock        ; clock       ; 1.000        ; -0.065     ; 4.473      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.487 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[3]   ; clock        ; clock       ; 1.000        ; -0.066     ; 4.457      ;
; -3.484 ; multi7:mux7_registers2|saidamux7[8]                                                                                        ; ULA:alu|saida[14]~reg0 ; clock        ; clock       ; 1.000        ; -0.012     ; 4.508      ;
; -3.474 ; multi7:mux7_registers2|saidamux7[0]                                                                                        ; ULA:alu|saida[15]~reg0 ; clock        ; clock       ; 1.000        ; -0.005     ; 4.505      ;
; -3.460 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[9]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.436      ;
; -3.460 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[9]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.436      ;
; -3.460 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[9]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.436      ;
; -3.460 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[9]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.436      ;
; -3.460 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[9]   ; clock        ; clock       ; 1.000        ; -0.060     ; 4.436      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.540 ; multi7:mux7_registers2|saidamux7[12]    ; registrador16bits:RSaida|saida[12]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.806      ;
; 0.659 ; registrador16bits:r6|saida[10]          ; multi7:mux7_registers2|saidamux7[10]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.662 ; registrador16bits:r6|saida[10]          ; multi7:mux7_registers1|saidamux7[10]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.668 ; PC:contadordeprograma|PC_out[7]         ; pilhareg:Rp|saida[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; PC:contadordeprograma|PC_out[4]         ; pilhareg:Rp|saida[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; PC:contadordeprograma|PC_out[1]         ; pilhareg:Rp|saida[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.671 ; PC:contadordeprograma|PC_out[5]         ; pilhareg:Rp|saida[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.682 ; PC:contadordeprograma|PC_out[7]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.977      ;
; 0.682 ; PC:contadordeprograma|PC_out[5]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.977      ;
; 0.685 ; PC:contadordeprograma|PC_out[6]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.980      ;
; 0.688 ; PC:contadordeprograma|PC_out[4]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.983      ;
; 0.689 ; PC:contadordeprograma|PC_out[3]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.984      ;
; 0.690 ; PC:contadordeprograma|PC_out[2]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.985      ;
; 0.690 ; PC:contadordeprograma|PC_out[1]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.985      ;
; 0.720 ; registrador16bits:r6|saida[7]           ; multi7:mux7_registers1|saidamux7[7]                                                                                              ; clock        ; clock       ; 0.000        ; 0.005      ; 0.991      ;
; 0.780 ; PC:contadordeprograma|PC_out[6]         ; pilhareg:Rp|saida[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.799 ; registrador16bits:r5|saida[14]          ; multi7:mux7_registers2|saidamux7[14]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.065      ;
; 0.805 ; PC:contadordeprograma|PC_out[6]         ; PC:contadordeprograma|PC_out[6]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.810 ; multi2:mux3|saida[0]                    ; PC:contadordeprograma|PC_out[0]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.075      ;
; 0.813 ; PC:contadordeprograma|PC_out[1]         ; PC:contadordeprograma|PC_out[1]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; PC:contadordeprograma|PC_out[4]         ; PC:contadordeprograma|PC_out[4]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.079      ;
; 0.830 ; PC:contadordeprograma|PC_out[2]         ; pilhareg:Rp|saida[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.096      ;
; 0.830 ; PC:contadordeprograma|PC_out[3]         ; pilhareg:Rp|saida[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.096      ;
; 0.832 ; PC:contadordeprograma|PC_out[0]         ; pilhareg:Rp|saida[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.098      ;
; 0.838 ; multi2:mux3|saida[5]                    ; PC:contadordeprograma|PC_out[5]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.103      ;
; 0.841 ; multi7:mux7_registers2|saidamux7[9]     ; registrador16bits:RSaida|saida[9]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.107      ;
; 0.844 ; PC:contadordeprograma|PC_out[5]         ; PC:contadordeprograma|PC_out[5]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; multi2:mux3|saida[6]                    ; PC:contadordeprograma|PC_out[6]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.109      ;
; 0.845 ; PC:contadordeprograma|PC_out[7]         ; PC:contadordeprograma|PC_out[7]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.111      ;
; 0.848 ; multi2:mux3|saida[2]                    ; PC:contadordeprograma|PC_out[2]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.113      ;
; 0.849 ; pilhareg:Rp|saida[3]                    ; multi2:mux3|saida[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.116      ;
; 0.850 ; multi7:mux7_registers2|saidamux7[11]    ; registrador16bits:RSaida|saida[11]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; multi2:mux3|saida[4]                    ; PC:contadordeprograma|PC_out[4]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.116      ;
; 0.852 ; multi2:mux3|saida[7]                    ; PC:contadordeprograma|PC_out[7]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.117      ;
; 0.853 ; PC:contadordeprograma|PC_out[0]         ; PC:contadordeprograma|PC_out[0]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.119      ;
; 0.854 ; PC:contadordeprograma|PC_out[2]         ; PC:contadordeprograma|PC_out[2]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.120      ;
; 0.854 ; PC:contadordeprograma|PC_out[3]         ; PC:contadordeprograma|PC_out[3]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.120      ;
; 0.928 ; PC:contadordeprograma|PC_out[0]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.061      ; 1.223      ;
; 0.939 ; multi5:mux1|saida[1]                    ; registrador16bits:r6|saida[1]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.002     ; 1.203      ;
; 0.956 ; multi7:mux7_registers2|saidamux7[10]    ; ULA:alu|saida[10]~reg0                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.222      ;
; 0.957 ; multi5:mux1|saida[7]                    ; registrador16bits:r4|saida[7]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.218      ;
; 0.960 ; multi5:mux1|saida[10]                   ; registrador16bits:r4|saida[10]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.222      ;
; 0.976 ; pilhareg:Rp|saida[4]                    ; multi2:mux3|saida[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.243      ;
; 0.977 ; pilhareg:Rp|saida[6]                    ; multi2:mux3|saida[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.244      ;
; 0.981 ; multi5:mux1|saida[14]                   ; registrador16bits:r4|saida[14]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.005     ; 1.242      ;
; 0.983 ; multi5:mux1|saida[14]                   ; registrador16bits:r3|saida[14]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.005     ; 1.244      ;
; 0.985 ; pilhareg:Rp|saida[7]                    ; multi2:mux3|saida[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.252      ;
; 0.987 ; pilhareg:Rp|saida[0]                    ; multi2:mux3|saida[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.254      ;
; 0.994 ; registrador16bits:r6|saida[7]           ; multi7:mux7_registers2|saidamux7[7]                                                                                              ; clock        ; clock       ; 0.000        ; 0.005      ; 1.265      ;
; 1.003 ; registrador16bits:r6|saida[9]           ; multi7:mux7_registers1|saidamux7[9]                                                                                              ; clock        ; clock       ; 0.000        ; 0.006      ; 1.275      ;
; 1.005 ; registrador16bits:r5|saida[8]           ; multi7:mux7_registers2|saidamux7[8]                                                                                              ; clock        ; clock       ; 0.000        ; -0.003     ; 1.268      ;
; 1.008 ; pilhareg:Rp|saida[5]                    ; multi2:mux3|saida[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.275      ;
; 1.011 ; pilhareg:Rp|saida[2]                    ; multi2:mux3|saida[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.278      ;
; 1.017 ; multi5:mux1|saida[5]                    ; registrador16bits:r3|saida[5]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.010      ; 1.293      ;
; 1.018 ; registrador16bits:r6|saida[14]          ; multi7:mux7_registers1|saidamux7[14]                                                                                             ; clock        ; clock       ; 0.000        ; 0.015      ; 1.299      ;
; 1.024 ; multi7:mux7_registers2|saidamux7[13]    ; registrador16bits:RSaida|saida[13]                                                                                               ; clock        ; clock       ; 0.000        ; 0.001      ; 1.291      ;
; 1.031 ; multi7:mux7_registers2|saidamux7[10]    ; registrador16bits:RSaida|saida[10]                                                                                               ; clock        ; clock       ; 0.000        ; 0.006      ; 1.303      ;
; 1.044 ; multi7:mux7_registers1|saidamux7[10]    ; ULA:alu|saida[10]~reg0                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.310      ;
; 1.081 ; multi2:mux3|saida[3]                    ; PC:contadordeprograma|PC_out[3]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.346      ;
; 1.081 ; ULA:alu|saida[13]~reg0                  ; multi5:mux1|saida[13]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.347      ;
; 1.082 ; multi2:mux3|saida[1]                    ; PC:contadordeprograma|PC_out[1]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 1.347      ;
; 1.089 ; registrador16bits:regInstrucao|saida[7] ; multi2:mux3|saida[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 1.360      ;
; 1.092 ; registrador16bits:regInstrucao|saida[1] ; multi2:mux3|saida[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 1.363      ;
; 1.095 ; registrador16bits:r5|saida[1]           ; multi7:mux7_registers1|saidamux7[1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.009     ; 1.352      ;
; 1.100 ; registrador16bits:regInstrucao|saida[0] ; multi2:mux3|saida[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 1.371      ;
; 1.100 ; registrador16bits:regInstrucao|saida[2] ; multi2:mux3|saida[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 1.371      ;
; 1.102 ; registrador16bits:regInstrucao|saida[4] ; multi2:mux3|saida[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 1.373      ;
; 1.103 ; registrador16bits:r5|saida[6]           ; multi7:mux7_registers2|saidamux7[6]                                                                                              ; clock        ; clock       ; 0.000        ; -0.007     ; 1.362      ;
; 1.107 ; registrador16bits:r5|saida[7]           ; multi7:mux7_registers1|saidamux7[7]                                                                                              ; clock        ; clock       ; 0.000        ; -0.007     ; 1.366      ;
; 1.120 ; registrador16bits:r5|saida[5]           ; multi7:mux7_registers1|saidamux7[5]                                                                                              ; clock        ; clock       ; 0.000        ; -0.003     ; 1.383      ;
; 1.122 ; registrador16bits:r5|saida[12]          ; multi7:mux7_registers2|saidamux7[12]                                                                                             ; clock        ; clock       ; 0.000        ; -0.010     ; 1.378      ;
; 1.123 ; multi5:mux1|saida[6]                    ; registrador16bits:r2|saida[6]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.011      ; 1.400      ;
; 1.124 ; registrador16bits:r5|saida[9]           ; multi7:mux7_registers1|saidamux7[9]                                                                                              ; clock        ; clock       ; 0.000        ; -0.005     ; 1.385      ;
; 1.125 ; multi5:mux1|saida[0]                    ; registrador16bits:r2|saida[0]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.011      ; 1.402      ;
; 1.128 ; multi5:mux1|saida[5]                    ; registrador16bits:r2|saida[5]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.011      ; 1.405      ;
; 1.129 ; registrador16bits:r3|saida[15]          ; multi7:mux7_registers2|saidamux7[15]                                                                                             ; clock        ; clock       ; 0.000        ; -0.002     ; 1.393      ;
; 1.136 ; registrador16bits:r6|saida[11]          ; multi7:mux7_registers2|saidamux7[11]                                                                                             ; clock        ; clock       ; 0.000        ; 0.006      ; 1.408      ;
; 1.141 ; multi5:mux1|saida[1]                    ; registrador16bits:r0|saida[1]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.012      ; 1.419      ;
; 1.144 ; registrador16bits:r5|saida[11]          ; multi7:mux7_registers1|saidamux7[11]                                                                                             ; clock        ; clock       ; 0.000        ; -0.005     ; 1.405      ;
; 1.146 ; registrador16bits:r6|saida[13]          ; multi7:mux7_registers2|saidamux7[13]                                                                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 1.417      ;
; 1.148 ; multi7:mux7_registers2|saidamux7[8]     ; registrador16bits:RSaida|saida[8]                                                                                                ; clock        ; clock       ; 0.000        ; 0.012      ; 1.426      ;
; 1.150 ; multi7:mux7_registers2|saidamux7[7]     ; registrador16bits:RSaida|saida[7]                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.417      ;
; 1.151 ; multi5:mux1|saida[3]                    ; registrador16bits:r1|saida[3]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.011      ; 1.428      ;
; 1.152 ; multi5:mux1|saida[3]                    ; registrador16bits:r3|saida[3]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.011      ; 1.429      ;
; 1.162 ; multi7:mux7_registers1|saidamux7[5]     ; ULA:alu|saida[5]~reg0                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.428      ;
; 1.175 ; multi7:mux7_registers2|saidamux7[14]    ; registrador16bits:RSaida|saida[14]                                                                                               ; clock        ; clock       ; 0.000        ; 0.005      ; 1.446      ;
; 1.188 ; PC:contadordeprograma|PC_out[6]         ; PC:contadordeprograma|PC_out[7]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; multi7:mux7_registers2|saidamux7[5]     ; registrador16bits:RSaida|saida[5]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.196 ; multi5:mux1|saida[6]                    ; registrador16bits:r4|saida[6]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.457      ;
; 1.196 ; PC:contadordeprograma|PC_out[1]         ; PC:contadordeprograma|PC_out[2]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; multi5:mux1|saida[6]                    ; registrador16bits:r6|saida[6]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.458      ;
; 1.201 ; pilhareg:Rp|saida[1]                    ; multi2:mux3|saida[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 1.468      ;
; 1.216 ; multi5:mux1|saida[4]                    ; registrador16bits:r6|saida[4]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.010     ; 1.472      ;
; 1.224 ; multi7:mux7_registers2|saidamux7[13]    ; ULA:alu|saida[13]~reg0                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.226 ; multi5:mux1|saida[0]                    ; registrador16bits:r4|saida[0]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.487      ;
; 1.227 ; multi5:mux1|saida[2]                    ; registrador16bits:r6|saida[2]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.010     ; 1.483      ;
; 1.230 ; PC:contadordeprograma|PC_out[5]         ; PC:contadordeprograma|PC_out[6]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.496      ;
; 1.233 ; multi5:mux1|saida[3]                    ; registrador16bits:r6|saida[3]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.004     ; 1.495      ;
; 1.233 ; multi5:mux1|saida[7]                    ; registrador16bits:r2|saida[7]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.011      ; 1.510      ;
; 1.236 ; multi5:mux1|saida[15]                   ; registrador16bits:r6|saida[15]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.010     ; 1.492      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0        ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; PC:contadordeprograma|PC_out[0]                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; MD_addr[*]     ; clock      ; 4.086 ; 4.086 ; Rise       ; clock           ;
;  MD_addr[0]    ; clock      ; 3.977 ; 3.977 ; Rise       ; clock           ;
;  MD_addr[1]    ; clock      ; 3.816 ; 3.816 ; Rise       ; clock           ;
;  MD_addr[2]    ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  MD_addr[3]    ; clock      ; 4.086 ; 4.086 ; Rise       ; clock           ;
;  MD_addr[4]    ; clock      ; 3.707 ; 3.707 ; Rise       ; clock           ;
;  MD_addr[5]    ; clock      ; 3.979 ; 3.979 ; Rise       ; clock           ;
;  MD_addr[6]    ; clock      ; 3.995 ; 3.995 ; Rise       ; clock           ;
;  MD_addr[7]    ; clock      ; 3.825 ; 3.825 ; Rise       ; clock           ;
; in_RE[*]       ; clock      ; 4.272 ; 4.272 ; Rise       ; clock           ;
;  in_RE[0]      ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  in_RE[1]      ; clock      ; 3.938 ; 3.938 ; Rise       ; clock           ;
;  in_RE[2]      ; clock      ; 3.965 ; 3.965 ; Rise       ; clock           ;
;  in_RE[3]      ; clock      ; 4.272 ; 4.272 ; Rise       ; clock           ;
;  in_RE[4]      ; clock      ; 3.832 ; 3.832 ; Rise       ; clock           ;
;  in_RE[5]      ; clock      ; 4.189 ; 4.189 ; Rise       ; clock           ;
;  in_RE[6]      ; clock      ; 3.984 ; 3.984 ; Rise       ; clock           ;
;  in_RE[7]      ; clock      ; 0.060 ; 0.060 ; Rise       ; clock           ;
;  in_RE[8]      ; clock      ; 0.294 ; 0.294 ; Rise       ; clock           ;
;  in_RE[9]      ; clock      ; 4.028 ; 4.028 ; Rise       ; clock           ;
;  in_RE[10]     ; clock      ; 3.984 ; 3.984 ; Rise       ; clock           ;
;  in_RE[11]     ; clock      ; 3.946 ; 3.946 ; Rise       ; clock           ;
;  in_RE[12]     ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  in_RE[13]     ; clock      ; 3.955 ; 3.955 ; Rise       ; clock           ;
;  in_RE[14]     ; clock      ; 3.727 ; 3.727 ; Rise       ; clock           ;
;  in_RE[15]     ; clock      ; 3.688 ; 3.688 ; Rise       ; clock           ;
; incrementar_PC ; clock      ; 4.666 ; 4.666 ; Rise       ; clock           ;
; ld_MEM         ; clock      ; 4.140 ; 4.140 ; Rise       ; clock           ;
; ld_PC          ; clock      ; 4.486 ; 4.486 ; Rise       ; clock           ;
; ld_RE          ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
; ld_RI          ; clock      ; 4.894 ; 4.894 ; Rise       ; clock           ;
; ld_RP          ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
; ld_RS          ; clock      ; 5.385 ; 5.385 ; Rise       ; clock           ;
; ld_r0          ; clock      ; 5.660 ; 5.660 ; Rise       ; clock           ;
; ld_r1          ; clock      ; 5.063 ; 5.063 ; Rise       ; clock           ;
; ld_r2          ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
; ld_r3          ; clock      ; 5.409 ; 5.409 ; Rise       ; clock           ;
; ld_r4          ; clock      ; 5.278 ; 5.278 ; Rise       ; clock           ;
; ld_r5          ; clock      ; 4.631 ; 4.631 ; Rise       ; clock           ;
; ld_r6          ; clock      ; 5.575 ; 5.575 ; Rise       ; clock           ;
; reset_RE       ; clock      ; 5.575 ; 5.575 ; Rise       ; clock           ;
; reset_RI       ; clock      ; 5.126 ; 5.126 ; Rise       ; clock           ;
; reset_RP       ; clock      ; 4.858 ; 4.858 ; Rise       ; clock           ;
; reset_RS       ; clock      ; 5.652 ; 5.652 ; Rise       ; clock           ;
; reset_r0       ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
; reset_r1       ; clock      ; 5.186 ; 5.186 ; Rise       ; clock           ;
; reset_r2       ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
; reset_r3       ; clock      ; 5.457 ; 5.457 ; Rise       ; clock           ;
; reset_r4       ; clock      ; 5.257 ; 5.257 ; Rise       ; clock           ;
; reset_r5       ; clock      ; 4.487 ; 4.487 ; Rise       ; clock           ;
; reset_r6       ; clock      ; 5.117 ; 5.117 ; Rise       ; clock           ;
; sel_ULA[*]     ; clock      ; 8.261 ; 8.261 ; Rise       ; clock           ;
;  sel_ULA[0]    ; clock      ; 8.261 ; 8.261 ; Rise       ; clock           ;
;  sel_ULA[1]    ; clock      ; 7.635 ; 7.635 ; Rise       ; clock           ;
;  sel_ULA[2]    ; clock      ; 7.722 ; 7.722 ; Rise       ; clock           ;
; sel_mux2_1     ; clock      ; 3.845 ; 3.845 ; Rise       ; clock           ;
; sel_mux5_1[*]  ; clock      ; 5.789 ; 5.789 ; Rise       ; clock           ;
;  sel_mux5_1[0] ; clock      ; 5.789 ; 5.789 ; Rise       ; clock           ;
;  sel_mux5_1[1] ; clock      ; 5.568 ; 5.568 ; Rise       ; clock           ;
;  sel_mux5_1[2] ; clock      ; 4.518 ; 4.518 ; Rise       ; clock           ;
; sel_mux7_1[*]  ; clock      ; 8.251 ; 8.251 ; Rise       ; clock           ;
;  sel_mux7_1[0] ; clock      ; 7.964 ; 7.964 ; Rise       ; clock           ;
;  sel_mux7_1[1] ; clock      ; 8.251 ; 8.251 ; Rise       ; clock           ;
;  sel_mux7_1[2] ; clock      ; 6.889 ; 6.889 ; Rise       ; clock           ;
; sel_mux7_2[*]  ; clock      ; 7.497 ; 7.497 ; Rise       ; clock           ;
;  sel_mux7_2[0] ; clock      ; 7.219 ; 7.219 ; Rise       ; clock           ;
;  sel_mux7_2[1] ; clock      ; 7.497 ; 7.497 ; Rise       ; clock           ;
;  sel_mux7_2[2] ; clock      ; 6.372 ; 6.372 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; MD_addr[*]     ; clock      ; -3.438 ; -3.438 ; Rise       ; clock           ;
;  MD_addr[0]    ; clock      ; -3.708 ; -3.708 ; Rise       ; clock           ;
;  MD_addr[1]    ; clock      ; -3.547 ; -3.547 ; Rise       ; clock           ;
;  MD_addr[2]    ; clock      ; -3.548 ; -3.548 ; Rise       ; clock           ;
;  MD_addr[3]    ; clock      ; -3.817 ; -3.817 ; Rise       ; clock           ;
;  MD_addr[4]    ; clock      ; -3.438 ; -3.438 ; Rise       ; clock           ;
;  MD_addr[5]    ; clock      ; -3.710 ; -3.710 ; Rise       ; clock           ;
;  MD_addr[6]    ; clock      ; -3.726 ; -3.726 ; Rise       ; clock           ;
;  MD_addr[7]    ; clock      ; -3.556 ; -3.556 ; Rise       ; clock           ;
; in_RE[*]       ; clock      ; 0.170  ; 0.170  ; Rise       ; clock           ;
;  in_RE[0]      ; clock      ; -3.740 ; -3.740 ; Rise       ; clock           ;
;  in_RE[1]      ; clock      ; -3.708 ; -3.708 ; Rise       ; clock           ;
;  in_RE[2]      ; clock      ; -3.735 ; -3.735 ; Rise       ; clock           ;
;  in_RE[3]      ; clock      ; -4.042 ; -4.042 ; Rise       ; clock           ;
;  in_RE[4]      ; clock      ; -3.602 ; -3.602 ; Rise       ; clock           ;
;  in_RE[5]      ; clock      ; -3.959 ; -3.959 ; Rise       ; clock           ;
;  in_RE[6]      ; clock      ; -3.754 ; -3.754 ; Rise       ; clock           ;
;  in_RE[7]      ; clock      ; 0.170  ; 0.170  ; Rise       ; clock           ;
;  in_RE[8]      ; clock      ; -0.064 ; -0.064 ; Rise       ; clock           ;
;  in_RE[9]      ; clock      ; -3.798 ; -3.798 ; Rise       ; clock           ;
;  in_RE[10]     ; clock      ; -3.754 ; -3.754 ; Rise       ; clock           ;
;  in_RE[11]     ; clock      ; -3.716 ; -3.716 ; Rise       ; clock           ;
;  in_RE[12]     ; clock      ; -3.729 ; -3.729 ; Rise       ; clock           ;
;  in_RE[13]     ; clock      ; -3.725 ; -3.725 ; Rise       ; clock           ;
;  in_RE[14]     ; clock      ; -3.497 ; -3.497 ; Rise       ; clock           ;
;  in_RE[15]     ; clock      ; -3.458 ; -3.458 ; Rise       ; clock           ;
; incrementar_PC ; clock      ; -4.436 ; -4.436 ; Rise       ; clock           ;
; ld_MEM         ; clock      ; -3.871 ; -3.871 ; Rise       ; clock           ;
; ld_PC          ; clock      ; -3.543 ; -3.543 ; Rise       ; clock           ;
; ld_RE          ; clock      ; -3.247 ; -3.247 ; Rise       ; clock           ;
; ld_RI          ; clock      ; -3.575 ; -3.575 ; Rise       ; clock           ;
; ld_RP          ; clock      ; -3.214 ; -3.214 ; Rise       ; clock           ;
; ld_RS          ; clock      ; -3.320 ; -3.320 ; Rise       ; clock           ;
; ld_r0          ; clock      ; -3.865 ; -3.865 ; Rise       ; clock           ;
; ld_r1          ; clock      ; -3.537 ; -3.537 ; Rise       ; clock           ;
; ld_r2          ; clock      ; -3.534 ; -3.534 ; Rise       ; clock           ;
; ld_r3          ; clock      ; -3.781 ; -3.781 ; Rise       ; clock           ;
; ld_r4          ; clock      ; -3.493 ; -3.493 ; Rise       ; clock           ;
; ld_r5          ; clock      ; -3.423 ; -3.423 ; Rise       ; clock           ;
; ld_r6          ; clock      ; -3.801 ; -3.801 ; Rise       ; clock           ;
; reset_RE       ; clock      ; -4.662 ; -4.662 ; Rise       ; clock           ;
; reset_RI       ; clock      ; -4.896 ; -4.896 ; Rise       ; clock           ;
; reset_RP       ; clock      ; -4.628 ; -4.628 ; Rise       ; clock           ;
; reset_RS       ; clock      ; -4.425 ; -4.425 ; Rise       ; clock           ;
; reset_r0       ; clock      ; -4.440 ; -4.440 ; Rise       ; clock           ;
; reset_r1       ; clock      ; -4.735 ; -4.735 ; Rise       ; clock           ;
; reset_r2       ; clock      ; -4.618 ; -4.618 ; Rise       ; clock           ;
; reset_r3       ; clock      ; -4.913 ; -4.913 ; Rise       ; clock           ;
; reset_r4       ; clock      ; -4.526 ; -4.526 ; Rise       ; clock           ;
; reset_r5       ; clock      ; -4.071 ; -4.071 ; Rise       ; clock           ;
; reset_r6       ; clock      ; -4.430 ; -4.430 ; Rise       ; clock           ;
; sel_ULA[*]     ; clock      ; -3.602 ; -3.602 ; Rise       ; clock           ;
;  sel_ULA[0]    ; clock      ; -3.602 ; -3.602 ; Rise       ; clock           ;
;  sel_ULA[1]    ; clock      ; -4.609 ; -4.609 ; Rise       ; clock           ;
;  sel_ULA[2]    ; clock      ; -4.910 ; -4.910 ; Rise       ; clock           ;
; sel_mux2_1     ; clock      ; -3.608 ; -3.608 ; Rise       ; clock           ;
; sel_mux5_1[*]  ; clock      ; -3.996 ; -3.996 ; Rise       ; clock           ;
;  sel_mux5_1[0] ; clock      ; -4.178 ; -4.178 ; Rise       ; clock           ;
;  sel_mux5_1[1] ; clock      ; -4.026 ; -4.026 ; Rise       ; clock           ;
;  sel_mux5_1[2] ; clock      ; -3.996 ; -3.996 ; Rise       ; clock           ;
; sel_mux7_1[*]  ; clock      ; -4.252 ; -4.252 ; Rise       ; clock           ;
;  sel_mux7_1[0] ; clock      ; -4.252 ; -4.252 ; Rise       ; clock           ;
;  sel_mux7_1[1] ; clock      ; -4.716 ; -4.716 ; Rise       ; clock           ;
;  sel_mux7_1[2] ; clock      ; -4.510 ; -4.510 ; Rise       ; clock           ;
; sel_mux7_2[*]  ; clock      ; -4.405 ; -4.405 ; Rise       ; clock           ;
;  sel_mux7_2[0] ; clock      ; -4.405 ; -4.405 ; Rise       ; clock           ;
;  sel_mux7_2[1] ; clock      ; -5.070 ; -5.070 ; Rise       ; clock           ;
;  sel_mux7_2[2] ; clock      ; -4.412 ; -4.412 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; RIout[*]           ; clock      ; 6.860 ; 6.860 ; Rise       ; clock           ;
;  RIout[0]          ; clock      ; 6.488 ; 6.488 ; Rise       ; clock           ;
;  RIout[1]          ; clock      ; 6.555 ; 6.555 ; Rise       ; clock           ;
;  RIout[2]          ; clock      ; 6.509 ; 6.509 ; Rise       ; clock           ;
;  RIout[3]          ; clock      ; 6.459 ; 6.459 ; Rise       ; clock           ;
;  RIout[4]          ; clock      ; 6.500 ; 6.500 ; Rise       ; clock           ;
;  RIout[5]          ; clock      ; 6.497 ; 6.497 ; Rise       ; clock           ;
;  RIout[6]          ; clock      ; 6.527 ; 6.527 ; Rise       ; clock           ;
;  RIout[7]          ; clock      ; 6.512 ; 6.512 ; Rise       ; clock           ;
;  RIout[8]          ; clock      ; 6.481 ; 6.481 ; Rise       ; clock           ;
;  RIout[9]          ; clock      ; 6.791 ; 6.791 ; Rise       ; clock           ;
;  RIout[10]         ; clock      ; 6.596 ; 6.596 ; Rise       ; clock           ;
;  RIout[11]         ; clock      ; 6.860 ; 6.860 ; Rise       ; clock           ;
;  RIout[12]         ; clock      ; 6.787 ; 6.787 ; Rise       ; clock           ;
;  RIout[13]         ; clock      ; 6.574 ; 6.574 ; Rise       ; clock           ;
;  RIout[14]         ; clock      ; 6.675 ; 6.675 ; Rise       ; clock           ;
;  RIout[15]         ; clock      ; 6.665 ; 6.665 ; Rise       ; clock           ;
; out_comparador[*]  ; clock      ; 6.408 ; 6.408 ; Rise       ; clock           ;
;  out_comparador[0] ; clock      ; 6.399 ; 6.399 ; Rise       ; clock           ;
;  out_comparador[1] ; clock      ; 6.408 ; 6.408 ; Rise       ; clock           ;
; saida[*]           ; clock      ; 6.825 ; 6.825 ; Rise       ; clock           ;
;  saida[0]          ; clock      ; 6.579 ; 6.579 ; Rise       ; clock           ;
;  saida[1]          ; clock      ; 6.390 ; 6.390 ; Rise       ; clock           ;
;  saida[2]          ; clock      ; 6.549 ; 6.549 ; Rise       ; clock           ;
;  saida[3]          ; clock      ; 6.524 ; 6.524 ; Rise       ; clock           ;
;  saida[4]          ; clock      ; 6.329 ; 6.329 ; Rise       ; clock           ;
;  saida[5]          ; clock      ; 6.825 ; 6.825 ; Rise       ; clock           ;
;  saida[6]          ; clock      ; 6.543 ; 6.543 ; Rise       ; clock           ;
;  saida[7]          ; clock      ; 6.391 ; 6.391 ; Rise       ; clock           ;
;  saida[8]          ; clock      ; 6.410 ; 6.410 ; Rise       ; clock           ;
;  saida[9]          ; clock      ; 6.292 ; 6.292 ; Rise       ; clock           ;
;  saida[10]         ; clock      ; 6.598 ; 6.598 ; Rise       ; clock           ;
;  saida[11]         ; clock      ; 6.299 ; 6.299 ; Rise       ; clock           ;
;  saida[12]         ; clock      ; 6.090 ; 6.090 ; Rise       ; clock           ;
;  saida[13]         ; clock      ; 6.605 ; 6.605 ; Rise       ; clock           ;
;  saida[14]         ; clock      ; 6.120 ; 6.120 ; Rise       ; clock           ;
;  saida[15]         ; clock      ; 6.324 ; 6.324 ; Rise       ; clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; RIout[*]           ; clock      ; 6.459 ; 6.459 ; Rise       ; clock           ;
;  RIout[0]          ; clock      ; 6.488 ; 6.488 ; Rise       ; clock           ;
;  RIout[1]          ; clock      ; 6.555 ; 6.555 ; Rise       ; clock           ;
;  RIout[2]          ; clock      ; 6.509 ; 6.509 ; Rise       ; clock           ;
;  RIout[3]          ; clock      ; 6.459 ; 6.459 ; Rise       ; clock           ;
;  RIout[4]          ; clock      ; 6.500 ; 6.500 ; Rise       ; clock           ;
;  RIout[5]          ; clock      ; 6.497 ; 6.497 ; Rise       ; clock           ;
;  RIout[6]          ; clock      ; 6.527 ; 6.527 ; Rise       ; clock           ;
;  RIout[7]          ; clock      ; 6.512 ; 6.512 ; Rise       ; clock           ;
;  RIout[8]          ; clock      ; 6.481 ; 6.481 ; Rise       ; clock           ;
;  RIout[9]          ; clock      ; 6.791 ; 6.791 ; Rise       ; clock           ;
;  RIout[10]         ; clock      ; 6.596 ; 6.596 ; Rise       ; clock           ;
;  RIout[11]         ; clock      ; 6.860 ; 6.860 ; Rise       ; clock           ;
;  RIout[12]         ; clock      ; 6.787 ; 6.787 ; Rise       ; clock           ;
;  RIout[13]         ; clock      ; 6.574 ; 6.574 ; Rise       ; clock           ;
;  RIout[14]         ; clock      ; 6.675 ; 6.675 ; Rise       ; clock           ;
;  RIout[15]         ; clock      ; 6.665 ; 6.665 ; Rise       ; clock           ;
; out_comparador[*]  ; clock      ; 6.399 ; 6.399 ; Rise       ; clock           ;
;  out_comparador[0] ; clock      ; 6.399 ; 6.399 ; Rise       ; clock           ;
;  out_comparador[1] ; clock      ; 6.408 ; 6.408 ; Rise       ; clock           ;
; saida[*]           ; clock      ; 6.090 ; 6.090 ; Rise       ; clock           ;
;  saida[0]          ; clock      ; 6.579 ; 6.579 ; Rise       ; clock           ;
;  saida[1]          ; clock      ; 6.390 ; 6.390 ; Rise       ; clock           ;
;  saida[2]          ; clock      ; 6.549 ; 6.549 ; Rise       ; clock           ;
;  saida[3]          ; clock      ; 6.524 ; 6.524 ; Rise       ; clock           ;
;  saida[4]          ; clock      ; 6.329 ; 6.329 ; Rise       ; clock           ;
;  saida[5]          ; clock      ; 6.825 ; 6.825 ; Rise       ; clock           ;
;  saida[6]          ; clock      ; 6.543 ; 6.543 ; Rise       ; clock           ;
;  saida[7]          ; clock      ; 6.391 ; 6.391 ; Rise       ; clock           ;
;  saida[8]          ; clock      ; 6.410 ; 6.410 ; Rise       ; clock           ;
;  saida[9]          ; clock      ; 6.292 ; 6.292 ; Rise       ; clock           ;
;  saida[10]         ; clock      ; 6.598 ; 6.598 ; Rise       ; clock           ;
;  saida[11]         ; clock      ; 6.299 ; 6.299 ; Rise       ; clock           ;
;  saida[12]         ; clock      ; 6.090 ; 6.090 ; Rise       ; clock           ;
;  saida[13]         ; clock      ; 6.605 ; 6.605 ; Rise       ; clock           ;
;  saida[14]         ; clock      ; 6.120 ; 6.120 ; Rise       ; clock           ;
;  saida[15]         ; clock      ; 6.324 ; 6.324 ; Rise       ; clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.693 ; -99.529       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.250 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -438.148              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.693 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[14] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.663      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[4]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.665      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.691 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[13] ; clock        ; clock       ; 1.000        ; -0.062     ; 2.661      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.690 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[2]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.664      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.666 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.636      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.657 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.626      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.643 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 2.612      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.631 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.628 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[1]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.597      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.617 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[3]  ; clock        ; clock       ; 1.000        ; -0.063     ; 2.586      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.606 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ; multi5:mux1|saida[9]  ; clock        ; clock       ; 1.000        ; -0.058     ; 2.580      ;
; -1.561 ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg       ; multi5:mux1|saida[15] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.535      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.250 ; multi7:mux7_registers2|saidamux7[12]    ; registrador16bits:RSaida|saida[12]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.289 ; PC:contadordeprograma|PC_out[7]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.486      ;
; 0.290 ; PC:contadordeprograma|PC_out[5]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.487      ;
; 0.292 ; PC:contadordeprograma|PC_out[6]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.489      ;
; 0.293 ; PC:contadordeprograma|PC_out[4]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.490      ;
; 0.294 ; PC:contadordeprograma|PC_out[3]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.491      ;
; 0.294 ; PC:contadordeprograma|PC_out[2]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.491      ;
; 0.294 ; PC:contadordeprograma|PC_out[1]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.491      ;
; 0.296 ; registrador16bits:r6|saida[10]          ; multi7:mux7_registers1|saidamux7[10]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.448      ;
; 0.297 ; registrador16bits:r6|saida[10]          ; multi7:mux7_registers2|saidamux7[10]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.449      ;
; 0.324 ; PC:contadordeprograma|PC_out[7]         ; pilhareg:Rp|saida[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; PC:contadordeprograma|PC_out[4]         ; pilhareg:Rp|saida[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; PC:contadordeprograma|PC_out[1]         ; pilhareg:Rp|saida[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.328 ; PC:contadordeprograma|PC_out[5]         ; pilhareg:Rp|saida[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; registrador16bits:r6|saida[7]           ; multi7:mux7_registers1|saidamux7[7]                                                                                              ; clock        ; clock       ; 0.000        ; 0.004      ; 0.485      ;
; 0.360 ; PC:contadordeprograma|PC_out[6]         ; PC:contadordeprograma|PC_out[6]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; registrador16bits:r5|saida[14]          ; multi7:mux7_registers2|saidamux7[14]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.365 ; PC:contadordeprograma|PC_out[1]         ; PC:contadordeprograma|PC_out[1]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; PC:contadordeprograma|PC_out[4]         ; PC:contadordeprograma|PC_out[4]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; PC:contadordeprograma|PC_out[6]         ; pilhareg:Rp|saida[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.375 ; PC:contadordeprograma|PC_out[5]         ; PC:contadordeprograma|PC_out[5]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; PC:contadordeprograma|PC_out[7]         ; PC:contadordeprograma|PC_out[7]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; pilhareg:Rp|saida[3]                    ; multi2:mux3|saida[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.531      ;
; 0.380 ; PC:contadordeprograma|PC_out[0]         ; PC:contadordeprograma|PC_out[0]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; PC:contadordeprograma|PC_out[2]         ; PC:contadordeprograma|PC_out[2]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; PC:contadordeprograma|PC_out[3]         ; PC:contadordeprograma|PC_out[3]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; multi7:mux7_registers2|saidamux7[9]     ; registrador16bits:RSaida|saida[9]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.533      ;
; 0.388 ; PC:contadordeprograma|PC_out[2]         ; pilhareg:Rp|saida[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; PC:contadordeprograma|PC_out[3]         ; pilhareg:Rp|saida[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; multi7:mux7_registers2|saidamux7[11]    ; registrador16bits:RSaida|saida[11]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.541      ;
; 0.391 ; PC:contadordeprograma|PC_out[0]         ; pilhareg:Rp|saida[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.543      ;
; 0.400 ; multi2:mux3|saida[0]                    ; PC:contadordeprograma|PC_out[0]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.551      ;
; 0.404 ; multi2:mux3|saida[5]                    ; PC:contadordeprograma|PC_out[5]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.555      ;
; 0.407 ; PC:contadordeprograma|PC_out[0]         ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.604      ;
; 0.409 ; multi2:mux3|saida[6]                    ; PC:contadordeprograma|PC_out[6]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.560      ;
; 0.412 ; multi2:mux3|saida[2]                    ; PC:contadordeprograma|PC_out[2]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.563      ;
; 0.414 ; multi2:mux3|saida[4]                    ; PC:contadordeprograma|PC_out[4]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.565      ;
; 0.414 ; multi2:mux3|saida[7]                    ; PC:contadordeprograma|PC_out[7]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.565      ;
; 0.428 ; multi7:mux7_registers2|saidamux7[10]    ; ULA:alu|saida[10]~reg0                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.580      ;
; 0.430 ; multi5:mux1|saida[1]                    ; registrador16bits:r6|saida[1]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.004     ; 0.578      ;
; 0.437 ; pilhareg:Rp|saida[4]                    ; multi2:mux3|saida[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.590      ;
; 0.439 ; multi5:mux1|saida[7]                    ; registrador16bits:r4|saida[7]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.004     ; 0.587      ;
; 0.440 ; multi5:mux1|saida[10]                   ; registrador16bits:r4|saida[10]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.003     ; 0.589      ;
; 0.442 ; pilhareg:Rp|saida[6]                    ; multi2:mux3|saida[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.595      ;
; 0.443 ; pilhareg:Rp|saida[7]                    ; multi2:mux3|saida[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.596      ;
; 0.444 ; pilhareg:Rp|saida[0]                    ; multi2:mux3|saida[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.597      ;
; 0.446 ; pilhareg:Rp|saida[5]                    ; multi2:mux3|saida[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.599      ;
; 0.447 ; pilhareg:Rp|saida[2]                    ; multi2:mux3|saida[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.600      ;
; 0.449 ; registrador16bits:r6|saida[7]           ; multi7:mux7_registers2|saidamux7[7]                                                                                              ; clock        ; clock       ; 0.000        ; 0.004      ; 0.605      ;
; 0.452 ; registrador16bits:r6|saida[9]           ; multi7:mux7_registers1|saidamux7[9]                                                                                              ; clock        ; clock       ; 0.000        ; 0.006      ; 0.610      ;
; 0.452 ; multi5:mux1|saida[14]                   ; registrador16bits:r4|saida[14]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.004     ; 0.600      ;
; 0.455 ; multi5:mux1|saida[14]                   ; registrador16bits:r3|saida[14]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.004     ; 0.603      ;
; 0.465 ; multi5:mux1|saida[5]                    ; registrador16bits:r3|saida[5]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.009      ; 0.626      ;
; 0.467 ; registrador16bits:r5|saida[8]           ; multi7:mux7_registers2|saidamux7[8]                                                                                              ; clock        ; clock       ; 0.000        ; 0.001      ; 0.620      ;
; 0.467 ; registrador16bits:r6|saida[14]          ; multi7:mux7_registers1|saidamux7[14]                                                                                             ; clock        ; clock       ; 0.000        ; 0.014      ; 0.633      ;
; 0.471 ; multi7:mux7_registers2|saidamux7[13]    ; registrador16bits:RSaida|saida[13]                                                                                               ; clock        ; clock       ; 0.000        ; -0.001     ; 0.622      ;
; 0.471 ; multi7:mux7_registers1|saidamux7[10]    ; ULA:alu|saida[10]~reg0                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.623      ;
; 0.472 ; multi7:mux7_registers2|saidamux7[10]    ; registrador16bits:RSaida|saida[10]                                                                                               ; clock        ; clock       ; 0.000        ; 0.005      ; 0.629      ;
; 0.493 ; registrador16bits:r5|saida[1]           ; multi7:mux7_registers1|saidamux7[1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.007     ; 0.638      ;
; 0.495 ; registrador16bits:regInstrucao|saida[7] ; multi2:mux3|saida[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.004      ; 0.651      ;
; 0.498 ; PC:contadordeprograma|PC_out[6]         ; PC:contadordeprograma|PC_out[7]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; registrador16bits:r5|saida[6]           ; multi7:mux7_registers2|saidamux7[6]                                                                                              ; clock        ; clock       ; 0.000        ; -0.005     ; 0.646      ;
; 0.501 ; registrador16bits:r5|saida[7]           ; multi7:mux7_registers1|saidamux7[7]                                                                                              ; clock        ; clock       ; 0.000        ; -0.005     ; 0.648      ;
; 0.503 ; registrador16bits:r3|saida[15]          ; multi7:mux7_registers2|saidamux7[15]                                                                                             ; clock        ; clock       ; 0.000        ; -0.001     ; 0.654      ;
; 0.503 ; PC:contadordeprograma|PC_out[1]         ; PC:contadordeprograma|PC_out[2]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; registrador16bits:regInstrucao|saida[0] ; multi2:mux3|saida[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.004      ; 0.660      ;
; 0.505 ; registrador16bits:regInstrucao|saida[2] ; multi2:mux3|saida[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.004      ; 0.661      ;
; 0.506 ; registrador16bits:r5|saida[5]           ; multi7:mux7_registers1|saidamux7[5]                                                                                              ; clock        ; clock       ; 0.000        ; 0.001      ; 0.659      ;
; 0.506 ; registrador16bits:r6|saida[11]          ; multi7:mux7_registers2|saidamux7[11]                                                                                             ; clock        ; clock       ; 0.000        ; 0.006      ; 0.664      ;
; 0.507 ; registrador16bits:regInstrucao|saida[4] ; multi2:mux3|saida[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.004      ; 0.663      ;
; 0.509 ; registrador16bits:r6|saida[13]          ; multi7:mux7_registers2|saidamux7[13]                                                                                             ; clock        ; clock       ; 0.000        ; 0.007      ; 0.668      ;
; 0.513 ; registrador16bits:regInstrucao|saida[1] ; multi2:mux3|saida[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.004      ; 0.669      ;
; 0.513 ; multi2:mux3|saida[1]                    ; PC:contadordeprograma|PC_out[1]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.664      ;
; 0.513 ; registrador16bits:r5|saida[11]          ; multi7:mux7_registers1|saidamux7[11]                                                                                             ; clock        ; clock       ; 0.000        ; -0.004     ; 0.661      ;
; 0.514 ; multi2:mux3|saida[3]                    ; PC:contadordeprograma|PC_out[3]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.665      ;
; 0.515 ; PC:contadordeprograma|PC_out[5]         ; PC:contadordeprograma|PC_out[6]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; registrador16bits:r5|saida[9]           ; multi7:mux7_registers1|saidamux7[9]                                                                                              ; clock        ; clock       ; 0.000        ; -0.004     ; 0.665      ;
; 0.520 ; ULA:alu|saida[13]~reg0                  ; multi5:mux1|saida[13]                                                                                                            ; clock        ; clock       ; 0.000        ; -0.002     ; 0.670      ;
; 0.520 ; PC:contadordeprograma|PC_out[0]         ; PC:contadordeprograma|PC_out[1]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; PC:contadordeprograma|PC_out[2]         ; PC:contadordeprograma|PC_out[3]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; PC:contadordeprograma|PC_out[3]         ; PC:contadordeprograma|PC_out[4]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.673      ;
; 0.524 ; multi7:mux7_registers1|saidamux7[5]     ; ULA:alu|saida[5]~reg0                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; registrador16bits:r5|saida[12]          ; multi7:mux7_registers2|saidamux7[12]                                                                                             ; clock        ; clock       ; 0.000        ; -0.008     ; 0.669      ;
; 0.527 ; multi5:mux1|saida[6]                    ; registrador16bits:r2|saida[6]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.010      ; 0.689      ;
; 0.531 ; multi5:mux1|saida[5]                    ; registrador16bits:r2|saida[5]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.010      ; 0.693      ;
; 0.532 ; multi5:mux1|saida[0]                    ; registrador16bits:r2|saida[0]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.010      ; 0.694      ;
; 0.534 ; pilhareg:Rp|saida[1]                    ; multi2:mux3|saida[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.001      ; 0.687      ;
; 0.538 ; multi7:mux7_registers2|saidamux7[7]     ; registrador16bits:RSaida|saida[7]                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.691      ;
; 0.538 ; PC:contadordeprograma|PC_out[1]         ; PC:contadordeprograma|PC_out[3]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; multi7:mux7_registers2|saidamux7[8]     ; registrador16bits:RSaida|saida[8]                                                                                                ; clock        ; clock       ; 0.000        ; 0.009      ; 0.701      ;
; 0.542 ; multi5:mux1|saida[1]                    ; registrador16bits:r0|saida[1]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.009      ; 0.703      ;
; 0.542 ; multi5:mux1|saida[6]                    ; registrador16bits:r4|saida[6]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.004     ; 0.690      ;
; 0.544 ; multi5:mux1|saida[3]                    ; registrador16bits:r3|saida[3]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.010      ; 0.706      ;
; 0.545 ; multi5:mux1|saida[6]                    ; registrador16bits:r6|saida[6]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 0.692      ;
; 0.546 ; multi7:mux7_registers2|saidamux7[13]    ; ULA:alu|saida[13]~reg0                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; multi5:mux1|saida[3]                    ; registrador16bits:r1|saida[3]                                                                                                    ; clock        ; clock       ; 0.000        ; 0.010      ; 0.709      ;
; 0.550 ; PC:contadordeprograma|PC_out[5]         ; PC:contadordeprograma|PC_out[7]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.702      ;
; 0.555 ; PC:contadordeprograma|PC_out[0]         ; PC:contadordeprograma|PC_out[2]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; PC:contadordeprograma|PC_out[2]         ; PC:contadordeprograma|PC_out[4]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.707      ;
; 0.559 ; PC:contadordeprograma|PC_out[4]         ; PC:contadordeprograma|PC_out[5]                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.711      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MemoriadeDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0        ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; memoriaDePrograma:memoriaPrograma|altsyncram:altsyncram_component|altsyncram_6091:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; PC:contadordeprograma|PC_out[0]                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; MD_addr[*]     ; clock      ; 2.222  ; 2.222  ; Rise       ; clock           ;
;  MD_addr[0]    ; clock      ; 2.182  ; 2.182  ; Rise       ; clock           ;
;  MD_addr[1]    ; clock      ; 2.088  ; 2.088  ; Rise       ; clock           ;
;  MD_addr[2]    ; clock      ; 2.084  ; 2.084  ; Rise       ; clock           ;
;  MD_addr[3]    ; clock      ; 2.222  ; 2.222  ; Rise       ; clock           ;
;  MD_addr[4]    ; clock      ; 2.049  ; 2.049  ; Rise       ; clock           ;
;  MD_addr[5]    ; clock      ; 2.173  ; 2.173  ; Rise       ; clock           ;
;  MD_addr[6]    ; clock      ; 2.180  ; 2.180  ; Rise       ; clock           ;
;  MD_addr[7]    ; clock      ; 2.093  ; 2.093  ; Rise       ; clock           ;
; in_RE[*]       ; clock      ; 2.368  ; 2.368  ; Rise       ; clock           ;
;  in_RE[0]      ; clock      ; 2.208  ; 2.208  ; Rise       ; clock           ;
;  in_RE[1]      ; clock      ; 2.171  ; 2.171  ; Rise       ; clock           ;
;  in_RE[2]      ; clock      ; 2.197  ; 2.197  ; Rise       ; clock           ;
;  in_RE[3]      ; clock      ; 2.368  ; 2.368  ; Rise       ; clock           ;
;  in_RE[4]      ; clock      ; 2.147  ; 2.147  ; Rise       ; clock           ;
;  in_RE[5]      ; clock      ; 2.299  ; 2.299  ; Rise       ; clock           ;
;  in_RE[6]      ; clock      ; 2.210  ; 2.210  ; Rise       ; clock           ;
;  in_RE[7]      ; clock      ; -0.177 ; -0.177 ; Rise       ; clock           ;
;  in_RE[8]      ; clock      ; -0.054 ; -0.054 ; Rise       ; clock           ;
;  in_RE[9]      ; clock      ; 2.236  ; 2.236  ; Rise       ; clock           ;
;  in_RE[10]     ; clock      ; 2.216  ; 2.216  ; Rise       ; clock           ;
;  in_RE[11]     ; clock      ; 2.186  ; 2.186  ; Rise       ; clock           ;
;  in_RE[12]     ; clock      ; 2.195  ; 2.195  ; Rise       ; clock           ;
;  in_RE[13]     ; clock      ; 2.188  ; 2.188  ; Rise       ; clock           ;
;  in_RE[14]     ; clock      ; 2.078  ; 2.078  ; Rise       ; clock           ;
;  in_RE[15]     ; clock      ; 2.057  ; 2.057  ; Rise       ; clock           ;
; incrementar_PC ; clock      ; 2.532  ; 2.532  ; Rise       ; clock           ;
; ld_MEM         ; clock      ; 2.254  ; 2.254  ; Rise       ; clock           ;
; ld_PC          ; clock      ; 2.458  ; 2.458  ; Rise       ; clock           ;
; ld_RE          ; clock      ; 2.720  ; 2.720  ; Rise       ; clock           ;
; ld_RI          ; clock      ; 2.654  ; 2.654  ; Rise       ; clock           ;
; ld_RP          ; clock      ; 2.425  ; 2.425  ; Rise       ; clock           ;
; ld_RS          ; clock      ; 2.889  ; 2.889  ; Rise       ; clock           ;
; ld_r0          ; clock      ; 3.004  ; 3.004  ; Rise       ; clock           ;
; ld_r1          ; clock      ; 2.759  ; 2.759  ; Rise       ; clock           ;
; ld_r2          ; clock      ; 2.532  ; 2.532  ; Rise       ; clock           ;
; ld_r3          ; clock      ; 2.909  ; 2.909  ; Rise       ; clock           ;
; ld_r4          ; clock      ; 2.866  ; 2.866  ; Rise       ; clock           ;
; ld_r5          ; clock      ; 2.542  ; 2.542  ; Rise       ; clock           ;
; ld_r6          ; clock      ; 3.012  ; 3.012  ; Rise       ; clock           ;
; reset_RE       ; clock      ; 2.992  ; 2.992  ; Rise       ; clock           ;
; reset_RI       ; clock      ; 2.764  ; 2.764  ; Rise       ; clock           ;
; reset_RP       ; clock      ; 2.631  ; 2.631  ; Rise       ; clock           ;
; reset_RS       ; clock      ; 3.011  ; 3.011  ; Rise       ; clock           ;
; reset_r0       ; clock      ; 2.762  ; 2.762  ; Rise       ; clock           ;
; reset_r1       ; clock      ; 2.832  ; 2.832  ; Rise       ; clock           ;
; reset_r2       ; clock      ; 2.634  ; 2.634  ; Rise       ; clock           ;
; reset_r3       ; clock      ; 2.923  ; 2.923  ; Rise       ; clock           ;
; reset_r4       ; clock      ; 2.844  ; 2.844  ; Rise       ; clock           ;
; reset_r5       ; clock      ; 2.457  ; 2.457  ; Rise       ; clock           ;
; reset_r6       ; clock      ; 2.772  ; 2.772  ; Rise       ; clock           ;
; sel_ULA[*]     ; clock      ; 4.186  ; 4.186  ; Rise       ; clock           ;
;  sel_ULA[0]    ; clock      ; 4.186  ; 4.186  ; Rise       ; clock           ;
;  sel_ULA[1]    ; clock      ; 3.813  ; 3.813  ; Rise       ; clock           ;
;  sel_ULA[2]    ; clock      ; 3.882  ; 3.882  ; Rise       ; clock           ;
; sel_mux2_1     ; clock      ; 2.118  ; 2.118  ; Rise       ; clock           ;
; sel_mux5_1[*]  ; clock      ; 2.988  ; 2.988  ; Rise       ; clock           ;
;  sel_mux5_1[0] ; clock      ; 2.988  ; 2.988  ; Rise       ; clock           ;
;  sel_mux5_1[1] ; clock      ; 2.900  ; 2.900  ; Rise       ; clock           ;
;  sel_mux5_1[2] ; clock      ; 2.513  ; 2.513  ; Rise       ; clock           ;
; sel_mux7_1[*]  ; clock      ; 4.114  ; 4.114  ; Rise       ; clock           ;
;  sel_mux7_1[0] ; clock      ; 3.960  ; 3.960  ; Rise       ; clock           ;
;  sel_mux7_1[1] ; clock      ; 4.114  ; 4.114  ; Rise       ; clock           ;
;  sel_mux7_1[2] ; clock      ; 3.475  ; 3.475  ; Rise       ; clock           ;
; sel_mux7_2[*]  ; clock      ; 3.751  ; 3.751  ; Rise       ; clock           ;
;  sel_mux7_2[0] ; clock      ; 3.616  ; 3.616  ; Rise       ; clock           ;
;  sel_mux7_2[1] ; clock      ; 3.751  ; 3.751  ; Rise       ; clock           ;
;  sel_mux7_2[2] ; clock      ; 3.247  ; 3.247  ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; MD_addr[*]     ; clock      ; -1.910 ; -1.910 ; Rise       ; clock           ;
;  MD_addr[0]    ; clock      ; -2.043 ; -2.043 ; Rise       ; clock           ;
;  MD_addr[1]    ; clock      ; -1.949 ; -1.949 ; Rise       ; clock           ;
;  MD_addr[2]    ; clock      ; -1.945 ; -1.945 ; Rise       ; clock           ;
;  MD_addr[3]    ; clock      ; -2.083 ; -2.083 ; Rise       ; clock           ;
;  MD_addr[4]    ; clock      ; -1.910 ; -1.910 ; Rise       ; clock           ;
;  MD_addr[5]    ; clock      ; -2.034 ; -2.034 ; Rise       ; clock           ;
;  MD_addr[6]    ; clock      ; -2.041 ; -2.041 ; Rise       ; clock           ;
;  MD_addr[7]    ; clock      ; -1.954 ; -1.954 ; Rise       ; clock           ;
; in_RE[*]       ; clock      ; 0.297  ; 0.297  ; Rise       ; clock           ;
;  in_RE[0]      ; clock      ; -2.088 ; -2.088 ; Rise       ; clock           ;
;  in_RE[1]      ; clock      ; -2.051 ; -2.051 ; Rise       ; clock           ;
;  in_RE[2]      ; clock      ; -2.077 ; -2.077 ; Rise       ; clock           ;
;  in_RE[3]      ; clock      ; -2.248 ; -2.248 ; Rise       ; clock           ;
;  in_RE[4]      ; clock      ; -2.027 ; -2.027 ; Rise       ; clock           ;
;  in_RE[5]      ; clock      ; -2.179 ; -2.179 ; Rise       ; clock           ;
;  in_RE[6]      ; clock      ; -2.090 ; -2.090 ; Rise       ; clock           ;
;  in_RE[7]      ; clock      ; 0.297  ; 0.297  ; Rise       ; clock           ;
;  in_RE[8]      ; clock      ; 0.174  ; 0.174  ; Rise       ; clock           ;
;  in_RE[9]      ; clock      ; -2.116 ; -2.116 ; Rise       ; clock           ;
;  in_RE[10]     ; clock      ; -2.096 ; -2.096 ; Rise       ; clock           ;
;  in_RE[11]     ; clock      ; -2.066 ; -2.066 ; Rise       ; clock           ;
;  in_RE[12]     ; clock      ; -2.075 ; -2.075 ; Rise       ; clock           ;
;  in_RE[13]     ; clock      ; -2.068 ; -2.068 ; Rise       ; clock           ;
;  in_RE[14]     ; clock      ; -1.958 ; -1.958 ; Rise       ; clock           ;
;  in_RE[15]     ; clock      ; -1.937 ; -1.937 ; Rise       ; clock           ;
; incrementar_PC ; clock      ; -2.412 ; -2.412 ; Rise       ; clock           ;
; ld_MEM         ; clock      ; -2.115 ; -2.115 ; Rise       ; clock           ;
; ld_PC          ; clock      ; -2.048 ; -2.048 ; Rise       ; clock           ;
; ld_RE          ; clock      ; -1.852 ; -1.852 ; Rise       ; clock           ;
; ld_RI          ; clock      ; -2.000 ; -2.000 ; Rise       ; clock           ;
; ld_RP          ; clock      ; -1.830 ; -1.830 ; Rise       ; clock           ;
; ld_RS          ; clock      ; -1.860 ; -1.860 ; Rise       ; clock           ;
; ld_r0          ; clock      ; -2.113 ; -2.113 ; Rise       ; clock           ;
; ld_r1          ; clock      ; -1.981 ; -1.981 ; Rise       ; clock           ;
; ld_r2          ; clock      ; -1.987 ; -1.987 ; Rise       ; clock           ;
; ld_r3          ; clock      ; -2.112 ; -2.112 ; Rise       ; clock           ;
; ld_r4          ; clock      ; -1.975 ; -1.975 ; Rise       ; clock           ;
; ld_r5          ; clock      ; -1.921 ; -1.921 ; Rise       ; clock           ;
; ld_r6          ; clock      ; -2.128 ; -2.128 ; Rise       ; clock           ;
; reset_RE       ; clock      ; -2.558 ; -2.558 ; Rise       ; clock           ;
; reset_RI       ; clock      ; -2.644 ; -2.644 ; Rise       ; clock           ;
; reset_RP       ; clock      ; -2.511 ; -2.511 ; Rise       ; clock           ;
; reset_RS       ; clock      ; -2.427 ; -2.427 ; Rise       ; clock           ;
; reset_r0       ; clock      ; -2.437 ; -2.437 ; Rise       ; clock           ;
; reset_r1       ; clock      ; -2.612 ; -2.612 ; Rise       ; clock           ;
; reset_r2       ; clock      ; -2.514 ; -2.514 ; Rise       ; clock           ;
; reset_r3       ; clock      ; -2.664 ; -2.664 ; Rise       ; clock           ;
; reset_r4       ; clock      ; -2.495 ; -2.495 ; Rise       ; clock           ;
; reset_r5       ; clock      ; -2.253 ; -2.253 ; Rise       ; clock           ;
; reset_r6       ; clock      ; -2.445 ; -2.445 ; Rise       ; clock           ;
; sel_ULA[*]     ; clock      ; -1.998 ; -1.998 ; Rise       ; clock           ;
;  sel_ULA[0]    ; clock      ; -1.998 ; -1.998 ; Rise       ; clock           ;
;  sel_ULA[1]    ; clock      ; -2.419 ; -2.419 ; Rise       ; clock           ;
;  sel_ULA[2]    ; clock      ; -2.602 ; -2.602 ; Rise       ; clock           ;
; sel_mux2_1     ; clock      ; -1.991 ; -1.991 ; Rise       ; clock           ;
; sel_mux5_1[*]  ; clock      ; -2.198 ; -2.198 ; Rise       ; clock           ;
;  sel_mux5_1[0] ; clock      ; -2.264 ; -2.264 ; Rise       ; clock           ;
;  sel_mux5_1[1] ; clock      ; -2.198 ; -2.198 ; Rise       ; clock           ;
;  sel_mux5_1[2] ; clock      ; -2.247 ; -2.247 ; Rise       ; clock           ;
; sel_mux7_1[*]  ; clock      ; -2.265 ; -2.265 ; Rise       ; clock           ;
;  sel_mux7_1[0] ; clock      ; -2.265 ; -2.265 ; Rise       ; clock           ;
;  sel_mux7_1[1] ; clock      ; -2.475 ; -2.475 ; Rise       ; clock           ;
;  sel_mux7_1[2] ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
; sel_mux7_2[*]  ; clock      ; -2.355 ; -2.355 ; Rise       ; clock           ;
;  sel_mux7_2[0] ; clock      ; -2.366 ; -2.366 ; Rise       ; clock           ;
;  sel_mux7_2[1] ; clock      ; -2.613 ; -2.613 ; Rise       ; clock           ;
;  sel_mux7_2[2] ; clock      ; -2.355 ; -2.355 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; RIout[*]           ; clock      ; 3.797 ; 3.797 ; Rise       ; clock           ;
;  RIout[0]          ; clock      ; 3.566 ; 3.566 ; Rise       ; clock           ;
;  RIout[1]          ; clock      ; 3.615 ; 3.615 ; Rise       ; clock           ;
;  RIout[2]          ; clock      ; 3.592 ; 3.592 ; Rise       ; clock           ;
;  RIout[3]          ; clock      ; 3.546 ; 3.546 ; Rise       ; clock           ;
;  RIout[4]          ; clock      ; 3.582 ; 3.582 ; Rise       ; clock           ;
;  RIout[5]          ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  RIout[6]          ; clock      ; 3.601 ; 3.601 ; Rise       ; clock           ;
;  RIout[7]          ; clock      ; 3.595 ; 3.595 ; Rise       ; clock           ;
;  RIout[8]          ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  RIout[9]          ; clock      ; 3.719 ; 3.719 ; Rise       ; clock           ;
;  RIout[10]         ; clock      ; 3.671 ; 3.671 ; Rise       ; clock           ;
;  RIout[11]         ; clock      ; 3.797 ; 3.797 ; Rise       ; clock           ;
;  RIout[12]         ; clock      ; 3.719 ; 3.719 ; Rise       ; clock           ;
;  RIout[13]         ; clock      ; 3.631 ; 3.631 ; Rise       ; clock           ;
;  RIout[14]         ; clock      ; 3.712 ; 3.712 ; Rise       ; clock           ;
;  RIout[15]         ; clock      ; 3.705 ; 3.705 ; Rise       ; clock           ;
; out_comparador[*]  ; clock      ; 3.591 ; 3.591 ; Rise       ; clock           ;
;  out_comparador[0] ; clock      ; 3.583 ; 3.583 ; Rise       ; clock           ;
;  out_comparador[1] ; clock      ; 3.591 ; 3.591 ; Rise       ; clock           ;
; saida[*]           ; clock      ; 3.779 ; 3.779 ; Rise       ; clock           ;
;  saida[0]          ; clock      ; 3.670 ; 3.670 ; Rise       ; clock           ;
;  saida[1]          ; clock      ; 3.592 ; 3.592 ; Rise       ; clock           ;
;  saida[2]          ; clock      ; 3.650 ; 3.650 ; Rise       ; clock           ;
;  saida[3]          ; clock      ; 3.636 ; 3.636 ; Rise       ; clock           ;
;  saida[4]          ; clock      ; 3.559 ; 3.559 ; Rise       ; clock           ;
;  saida[5]          ; clock      ; 3.779 ; 3.779 ; Rise       ; clock           ;
;  saida[6]          ; clock      ; 3.653 ; 3.653 ; Rise       ; clock           ;
;  saida[7]          ; clock      ; 3.586 ; 3.586 ; Rise       ; clock           ;
;  saida[8]          ; clock      ; 3.526 ; 3.526 ; Rise       ; clock           ;
;  saida[9]          ; clock      ; 3.522 ; 3.522 ; Rise       ; clock           ;
;  saida[10]         ; clock      ; 3.684 ; 3.684 ; Rise       ; clock           ;
;  saida[11]         ; clock      ; 3.524 ; 3.524 ; Rise       ; clock           ;
;  saida[12]         ; clock      ; 3.438 ; 3.438 ; Rise       ; clock           ;
;  saida[13]         ; clock      ; 3.684 ; 3.684 ; Rise       ; clock           ;
;  saida[14]         ; clock      ; 3.455 ; 3.455 ; Rise       ; clock           ;
;  saida[15]         ; clock      ; 3.556 ; 3.556 ; Rise       ; clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; RIout[*]           ; clock      ; 3.546 ; 3.546 ; Rise       ; clock           ;
;  RIout[0]          ; clock      ; 3.566 ; 3.566 ; Rise       ; clock           ;
;  RIout[1]          ; clock      ; 3.615 ; 3.615 ; Rise       ; clock           ;
;  RIout[2]          ; clock      ; 3.592 ; 3.592 ; Rise       ; clock           ;
;  RIout[3]          ; clock      ; 3.546 ; 3.546 ; Rise       ; clock           ;
;  RIout[4]          ; clock      ; 3.582 ; 3.582 ; Rise       ; clock           ;
;  RIout[5]          ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  RIout[6]          ; clock      ; 3.601 ; 3.601 ; Rise       ; clock           ;
;  RIout[7]          ; clock      ; 3.595 ; 3.595 ; Rise       ; clock           ;
;  RIout[8]          ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  RIout[9]          ; clock      ; 3.719 ; 3.719 ; Rise       ; clock           ;
;  RIout[10]         ; clock      ; 3.671 ; 3.671 ; Rise       ; clock           ;
;  RIout[11]         ; clock      ; 3.797 ; 3.797 ; Rise       ; clock           ;
;  RIout[12]         ; clock      ; 3.719 ; 3.719 ; Rise       ; clock           ;
;  RIout[13]         ; clock      ; 3.631 ; 3.631 ; Rise       ; clock           ;
;  RIout[14]         ; clock      ; 3.712 ; 3.712 ; Rise       ; clock           ;
;  RIout[15]         ; clock      ; 3.705 ; 3.705 ; Rise       ; clock           ;
; out_comparador[*]  ; clock      ; 3.583 ; 3.583 ; Rise       ; clock           ;
;  out_comparador[0] ; clock      ; 3.583 ; 3.583 ; Rise       ; clock           ;
;  out_comparador[1] ; clock      ; 3.591 ; 3.591 ; Rise       ; clock           ;
; saida[*]           ; clock      ; 3.438 ; 3.438 ; Rise       ; clock           ;
;  saida[0]          ; clock      ; 3.670 ; 3.670 ; Rise       ; clock           ;
;  saida[1]          ; clock      ; 3.592 ; 3.592 ; Rise       ; clock           ;
;  saida[2]          ; clock      ; 3.650 ; 3.650 ; Rise       ; clock           ;
;  saida[3]          ; clock      ; 3.636 ; 3.636 ; Rise       ; clock           ;
;  saida[4]          ; clock      ; 3.559 ; 3.559 ; Rise       ; clock           ;
;  saida[5]          ; clock      ; 3.779 ; 3.779 ; Rise       ; clock           ;
;  saida[6]          ; clock      ; 3.653 ; 3.653 ; Rise       ; clock           ;
;  saida[7]          ; clock      ; 3.586 ; 3.586 ; Rise       ; clock           ;
;  saida[8]          ; clock      ; 3.526 ; 3.526 ; Rise       ; clock           ;
;  saida[9]          ; clock      ; 3.522 ; 3.522 ; Rise       ; clock           ;
;  saida[10]         ; clock      ; 3.684 ; 3.684 ; Rise       ; clock           ;
;  saida[11]         ; clock      ; 3.524 ; 3.524 ; Rise       ; clock           ;
;  saida[12]         ; clock      ; 3.438 ; 3.438 ; Rise       ; clock           ;
;  saida[13]         ; clock      ; 3.684 ; 3.684 ; Rise       ; clock           ;
;  saida[14]         ; clock      ; 3.455 ; 3.455 ; Rise       ; clock           ;
;  saida[15]         ; clock      ; 3.556 ; 3.556 ; Rise       ; clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.746   ; 0.250 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -3.746   ; 0.250 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -365.639 ; 0.0   ; 0.0      ; 0.0     ; -438.148            ;
;  clock           ; -365.639 ; 0.000 ; N/A      ; N/A     ; -438.148            ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; MD_addr[*]     ; clock      ; 4.086 ; 4.086 ; Rise       ; clock           ;
;  MD_addr[0]    ; clock      ; 3.977 ; 3.977 ; Rise       ; clock           ;
;  MD_addr[1]    ; clock      ; 3.816 ; 3.816 ; Rise       ; clock           ;
;  MD_addr[2]    ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  MD_addr[3]    ; clock      ; 4.086 ; 4.086 ; Rise       ; clock           ;
;  MD_addr[4]    ; clock      ; 3.707 ; 3.707 ; Rise       ; clock           ;
;  MD_addr[5]    ; clock      ; 3.979 ; 3.979 ; Rise       ; clock           ;
;  MD_addr[6]    ; clock      ; 3.995 ; 3.995 ; Rise       ; clock           ;
;  MD_addr[7]    ; clock      ; 3.825 ; 3.825 ; Rise       ; clock           ;
; in_RE[*]       ; clock      ; 4.272 ; 4.272 ; Rise       ; clock           ;
;  in_RE[0]      ; clock      ; 3.970 ; 3.970 ; Rise       ; clock           ;
;  in_RE[1]      ; clock      ; 3.938 ; 3.938 ; Rise       ; clock           ;
;  in_RE[2]      ; clock      ; 3.965 ; 3.965 ; Rise       ; clock           ;
;  in_RE[3]      ; clock      ; 4.272 ; 4.272 ; Rise       ; clock           ;
;  in_RE[4]      ; clock      ; 3.832 ; 3.832 ; Rise       ; clock           ;
;  in_RE[5]      ; clock      ; 4.189 ; 4.189 ; Rise       ; clock           ;
;  in_RE[6]      ; clock      ; 3.984 ; 3.984 ; Rise       ; clock           ;
;  in_RE[7]      ; clock      ; 0.060 ; 0.060 ; Rise       ; clock           ;
;  in_RE[8]      ; clock      ; 0.294 ; 0.294 ; Rise       ; clock           ;
;  in_RE[9]      ; clock      ; 4.028 ; 4.028 ; Rise       ; clock           ;
;  in_RE[10]     ; clock      ; 3.984 ; 3.984 ; Rise       ; clock           ;
;  in_RE[11]     ; clock      ; 3.946 ; 3.946 ; Rise       ; clock           ;
;  in_RE[12]     ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  in_RE[13]     ; clock      ; 3.955 ; 3.955 ; Rise       ; clock           ;
;  in_RE[14]     ; clock      ; 3.727 ; 3.727 ; Rise       ; clock           ;
;  in_RE[15]     ; clock      ; 3.688 ; 3.688 ; Rise       ; clock           ;
; incrementar_PC ; clock      ; 4.666 ; 4.666 ; Rise       ; clock           ;
; ld_MEM         ; clock      ; 4.140 ; 4.140 ; Rise       ; clock           ;
; ld_PC          ; clock      ; 4.486 ; 4.486 ; Rise       ; clock           ;
; ld_RE          ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
; ld_RI          ; clock      ; 4.894 ; 4.894 ; Rise       ; clock           ;
; ld_RP          ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
; ld_RS          ; clock      ; 5.385 ; 5.385 ; Rise       ; clock           ;
; ld_r0          ; clock      ; 5.660 ; 5.660 ; Rise       ; clock           ;
; ld_r1          ; clock      ; 5.063 ; 5.063 ; Rise       ; clock           ;
; ld_r2          ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
; ld_r3          ; clock      ; 5.409 ; 5.409 ; Rise       ; clock           ;
; ld_r4          ; clock      ; 5.278 ; 5.278 ; Rise       ; clock           ;
; ld_r5          ; clock      ; 4.631 ; 4.631 ; Rise       ; clock           ;
; ld_r6          ; clock      ; 5.575 ; 5.575 ; Rise       ; clock           ;
; reset_RE       ; clock      ; 5.575 ; 5.575 ; Rise       ; clock           ;
; reset_RI       ; clock      ; 5.126 ; 5.126 ; Rise       ; clock           ;
; reset_RP       ; clock      ; 4.858 ; 4.858 ; Rise       ; clock           ;
; reset_RS       ; clock      ; 5.652 ; 5.652 ; Rise       ; clock           ;
; reset_r0       ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
; reset_r1       ; clock      ; 5.186 ; 5.186 ; Rise       ; clock           ;
; reset_r2       ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
; reset_r3       ; clock      ; 5.457 ; 5.457 ; Rise       ; clock           ;
; reset_r4       ; clock      ; 5.257 ; 5.257 ; Rise       ; clock           ;
; reset_r5       ; clock      ; 4.487 ; 4.487 ; Rise       ; clock           ;
; reset_r6       ; clock      ; 5.117 ; 5.117 ; Rise       ; clock           ;
; sel_ULA[*]     ; clock      ; 8.261 ; 8.261 ; Rise       ; clock           ;
;  sel_ULA[0]    ; clock      ; 8.261 ; 8.261 ; Rise       ; clock           ;
;  sel_ULA[1]    ; clock      ; 7.635 ; 7.635 ; Rise       ; clock           ;
;  sel_ULA[2]    ; clock      ; 7.722 ; 7.722 ; Rise       ; clock           ;
; sel_mux2_1     ; clock      ; 3.845 ; 3.845 ; Rise       ; clock           ;
; sel_mux5_1[*]  ; clock      ; 5.789 ; 5.789 ; Rise       ; clock           ;
;  sel_mux5_1[0] ; clock      ; 5.789 ; 5.789 ; Rise       ; clock           ;
;  sel_mux5_1[1] ; clock      ; 5.568 ; 5.568 ; Rise       ; clock           ;
;  sel_mux5_1[2] ; clock      ; 4.518 ; 4.518 ; Rise       ; clock           ;
; sel_mux7_1[*]  ; clock      ; 8.251 ; 8.251 ; Rise       ; clock           ;
;  sel_mux7_1[0] ; clock      ; 7.964 ; 7.964 ; Rise       ; clock           ;
;  sel_mux7_1[1] ; clock      ; 8.251 ; 8.251 ; Rise       ; clock           ;
;  sel_mux7_1[2] ; clock      ; 6.889 ; 6.889 ; Rise       ; clock           ;
; sel_mux7_2[*]  ; clock      ; 7.497 ; 7.497 ; Rise       ; clock           ;
;  sel_mux7_2[0] ; clock      ; 7.219 ; 7.219 ; Rise       ; clock           ;
;  sel_mux7_2[1] ; clock      ; 7.497 ; 7.497 ; Rise       ; clock           ;
;  sel_mux7_2[2] ; clock      ; 6.372 ; 6.372 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; MD_addr[*]     ; clock      ; -1.910 ; -1.910 ; Rise       ; clock           ;
;  MD_addr[0]    ; clock      ; -2.043 ; -2.043 ; Rise       ; clock           ;
;  MD_addr[1]    ; clock      ; -1.949 ; -1.949 ; Rise       ; clock           ;
;  MD_addr[2]    ; clock      ; -1.945 ; -1.945 ; Rise       ; clock           ;
;  MD_addr[3]    ; clock      ; -2.083 ; -2.083 ; Rise       ; clock           ;
;  MD_addr[4]    ; clock      ; -1.910 ; -1.910 ; Rise       ; clock           ;
;  MD_addr[5]    ; clock      ; -2.034 ; -2.034 ; Rise       ; clock           ;
;  MD_addr[6]    ; clock      ; -2.041 ; -2.041 ; Rise       ; clock           ;
;  MD_addr[7]    ; clock      ; -1.954 ; -1.954 ; Rise       ; clock           ;
; in_RE[*]       ; clock      ; 0.297  ; 0.297  ; Rise       ; clock           ;
;  in_RE[0]      ; clock      ; -2.088 ; -2.088 ; Rise       ; clock           ;
;  in_RE[1]      ; clock      ; -2.051 ; -2.051 ; Rise       ; clock           ;
;  in_RE[2]      ; clock      ; -2.077 ; -2.077 ; Rise       ; clock           ;
;  in_RE[3]      ; clock      ; -2.248 ; -2.248 ; Rise       ; clock           ;
;  in_RE[4]      ; clock      ; -2.027 ; -2.027 ; Rise       ; clock           ;
;  in_RE[5]      ; clock      ; -2.179 ; -2.179 ; Rise       ; clock           ;
;  in_RE[6]      ; clock      ; -2.090 ; -2.090 ; Rise       ; clock           ;
;  in_RE[7]      ; clock      ; 0.297  ; 0.297  ; Rise       ; clock           ;
;  in_RE[8]      ; clock      ; 0.174  ; 0.174  ; Rise       ; clock           ;
;  in_RE[9]      ; clock      ; -2.116 ; -2.116 ; Rise       ; clock           ;
;  in_RE[10]     ; clock      ; -2.096 ; -2.096 ; Rise       ; clock           ;
;  in_RE[11]     ; clock      ; -2.066 ; -2.066 ; Rise       ; clock           ;
;  in_RE[12]     ; clock      ; -2.075 ; -2.075 ; Rise       ; clock           ;
;  in_RE[13]     ; clock      ; -2.068 ; -2.068 ; Rise       ; clock           ;
;  in_RE[14]     ; clock      ; -1.958 ; -1.958 ; Rise       ; clock           ;
;  in_RE[15]     ; clock      ; -1.937 ; -1.937 ; Rise       ; clock           ;
; incrementar_PC ; clock      ; -2.412 ; -2.412 ; Rise       ; clock           ;
; ld_MEM         ; clock      ; -2.115 ; -2.115 ; Rise       ; clock           ;
; ld_PC          ; clock      ; -2.048 ; -2.048 ; Rise       ; clock           ;
; ld_RE          ; clock      ; -1.852 ; -1.852 ; Rise       ; clock           ;
; ld_RI          ; clock      ; -2.000 ; -2.000 ; Rise       ; clock           ;
; ld_RP          ; clock      ; -1.830 ; -1.830 ; Rise       ; clock           ;
; ld_RS          ; clock      ; -1.860 ; -1.860 ; Rise       ; clock           ;
; ld_r0          ; clock      ; -2.113 ; -2.113 ; Rise       ; clock           ;
; ld_r1          ; clock      ; -1.981 ; -1.981 ; Rise       ; clock           ;
; ld_r2          ; clock      ; -1.987 ; -1.987 ; Rise       ; clock           ;
; ld_r3          ; clock      ; -2.112 ; -2.112 ; Rise       ; clock           ;
; ld_r4          ; clock      ; -1.975 ; -1.975 ; Rise       ; clock           ;
; ld_r5          ; clock      ; -1.921 ; -1.921 ; Rise       ; clock           ;
; ld_r6          ; clock      ; -2.128 ; -2.128 ; Rise       ; clock           ;
; reset_RE       ; clock      ; -2.558 ; -2.558 ; Rise       ; clock           ;
; reset_RI       ; clock      ; -2.644 ; -2.644 ; Rise       ; clock           ;
; reset_RP       ; clock      ; -2.511 ; -2.511 ; Rise       ; clock           ;
; reset_RS       ; clock      ; -2.427 ; -2.427 ; Rise       ; clock           ;
; reset_r0       ; clock      ; -2.437 ; -2.437 ; Rise       ; clock           ;
; reset_r1       ; clock      ; -2.612 ; -2.612 ; Rise       ; clock           ;
; reset_r2       ; clock      ; -2.514 ; -2.514 ; Rise       ; clock           ;
; reset_r3       ; clock      ; -2.664 ; -2.664 ; Rise       ; clock           ;
; reset_r4       ; clock      ; -2.495 ; -2.495 ; Rise       ; clock           ;
; reset_r5       ; clock      ; -2.253 ; -2.253 ; Rise       ; clock           ;
; reset_r6       ; clock      ; -2.445 ; -2.445 ; Rise       ; clock           ;
; sel_ULA[*]     ; clock      ; -1.998 ; -1.998 ; Rise       ; clock           ;
;  sel_ULA[0]    ; clock      ; -1.998 ; -1.998 ; Rise       ; clock           ;
;  sel_ULA[1]    ; clock      ; -2.419 ; -2.419 ; Rise       ; clock           ;
;  sel_ULA[2]    ; clock      ; -2.602 ; -2.602 ; Rise       ; clock           ;
; sel_mux2_1     ; clock      ; -1.991 ; -1.991 ; Rise       ; clock           ;
; sel_mux5_1[*]  ; clock      ; -2.198 ; -2.198 ; Rise       ; clock           ;
;  sel_mux5_1[0] ; clock      ; -2.264 ; -2.264 ; Rise       ; clock           ;
;  sel_mux5_1[1] ; clock      ; -2.198 ; -2.198 ; Rise       ; clock           ;
;  sel_mux5_1[2] ; clock      ; -2.247 ; -2.247 ; Rise       ; clock           ;
; sel_mux7_1[*]  ; clock      ; -2.265 ; -2.265 ; Rise       ; clock           ;
;  sel_mux7_1[0] ; clock      ; -2.265 ; -2.265 ; Rise       ; clock           ;
;  sel_mux7_1[1] ; clock      ; -2.475 ; -2.475 ; Rise       ; clock           ;
;  sel_mux7_1[2] ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
; sel_mux7_2[*]  ; clock      ; -2.355 ; -2.355 ; Rise       ; clock           ;
;  sel_mux7_2[0] ; clock      ; -2.366 ; -2.366 ; Rise       ; clock           ;
;  sel_mux7_2[1] ; clock      ; -2.613 ; -2.613 ; Rise       ; clock           ;
;  sel_mux7_2[2] ; clock      ; -2.355 ; -2.355 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; RIout[*]           ; clock      ; 6.860 ; 6.860 ; Rise       ; clock           ;
;  RIout[0]          ; clock      ; 6.488 ; 6.488 ; Rise       ; clock           ;
;  RIout[1]          ; clock      ; 6.555 ; 6.555 ; Rise       ; clock           ;
;  RIout[2]          ; clock      ; 6.509 ; 6.509 ; Rise       ; clock           ;
;  RIout[3]          ; clock      ; 6.459 ; 6.459 ; Rise       ; clock           ;
;  RIout[4]          ; clock      ; 6.500 ; 6.500 ; Rise       ; clock           ;
;  RIout[5]          ; clock      ; 6.497 ; 6.497 ; Rise       ; clock           ;
;  RIout[6]          ; clock      ; 6.527 ; 6.527 ; Rise       ; clock           ;
;  RIout[7]          ; clock      ; 6.512 ; 6.512 ; Rise       ; clock           ;
;  RIout[8]          ; clock      ; 6.481 ; 6.481 ; Rise       ; clock           ;
;  RIout[9]          ; clock      ; 6.791 ; 6.791 ; Rise       ; clock           ;
;  RIout[10]         ; clock      ; 6.596 ; 6.596 ; Rise       ; clock           ;
;  RIout[11]         ; clock      ; 6.860 ; 6.860 ; Rise       ; clock           ;
;  RIout[12]         ; clock      ; 6.787 ; 6.787 ; Rise       ; clock           ;
;  RIout[13]         ; clock      ; 6.574 ; 6.574 ; Rise       ; clock           ;
;  RIout[14]         ; clock      ; 6.675 ; 6.675 ; Rise       ; clock           ;
;  RIout[15]         ; clock      ; 6.665 ; 6.665 ; Rise       ; clock           ;
; out_comparador[*]  ; clock      ; 6.408 ; 6.408 ; Rise       ; clock           ;
;  out_comparador[0] ; clock      ; 6.399 ; 6.399 ; Rise       ; clock           ;
;  out_comparador[1] ; clock      ; 6.408 ; 6.408 ; Rise       ; clock           ;
; saida[*]           ; clock      ; 6.825 ; 6.825 ; Rise       ; clock           ;
;  saida[0]          ; clock      ; 6.579 ; 6.579 ; Rise       ; clock           ;
;  saida[1]          ; clock      ; 6.390 ; 6.390 ; Rise       ; clock           ;
;  saida[2]          ; clock      ; 6.549 ; 6.549 ; Rise       ; clock           ;
;  saida[3]          ; clock      ; 6.524 ; 6.524 ; Rise       ; clock           ;
;  saida[4]          ; clock      ; 6.329 ; 6.329 ; Rise       ; clock           ;
;  saida[5]          ; clock      ; 6.825 ; 6.825 ; Rise       ; clock           ;
;  saida[6]          ; clock      ; 6.543 ; 6.543 ; Rise       ; clock           ;
;  saida[7]          ; clock      ; 6.391 ; 6.391 ; Rise       ; clock           ;
;  saida[8]          ; clock      ; 6.410 ; 6.410 ; Rise       ; clock           ;
;  saida[9]          ; clock      ; 6.292 ; 6.292 ; Rise       ; clock           ;
;  saida[10]         ; clock      ; 6.598 ; 6.598 ; Rise       ; clock           ;
;  saida[11]         ; clock      ; 6.299 ; 6.299 ; Rise       ; clock           ;
;  saida[12]         ; clock      ; 6.090 ; 6.090 ; Rise       ; clock           ;
;  saida[13]         ; clock      ; 6.605 ; 6.605 ; Rise       ; clock           ;
;  saida[14]         ; clock      ; 6.120 ; 6.120 ; Rise       ; clock           ;
;  saida[15]         ; clock      ; 6.324 ; 6.324 ; Rise       ; clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; RIout[*]           ; clock      ; 3.546 ; 3.546 ; Rise       ; clock           ;
;  RIout[0]          ; clock      ; 3.566 ; 3.566 ; Rise       ; clock           ;
;  RIout[1]          ; clock      ; 3.615 ; 3.615 ; Rise       ; clock           ;
;  RIout[2]          ; clock      ; 3.592 ; 3.592 ; Rise       ; clock           ;
;  RIout[3]          ; clock      ; 3.546 ; 3.546 ; Rise       ; clock           ;
;  RIout[4]          ; clock      ; 3.582 ; 3.582 ; Rise       ; clock           ;
;  RIout[5]          ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  RIout[6]          ; clock      ; 3.601 ; 3.601 ; Rise       ; clock           ;
;  RIout[7]          ; clock      ; 3.595 ; 3.595 ; Rise       ; clock           ;
;  RIout[8]          ; clock      ; 3.575 ; 3.575 ; Rise       ; clock           ;
;  RIout[9]          ; clock      ; 3.719 ; 3.719 ; Rise       ; clock           ;
;  RIout[10]         ; clock      ; 3.671 ; 3.671 ; Rise       ; clock           ;
;  RIout[11]         ; clock      ; 3.797 ; 3.797 ; Rise       ; clock           ;
;  RIout[12]         ; clock      ; 3.719 ; 3.719 ; Rise       ; clock           ;
;  RIout[13]         ; clock      ; 3.631 ; 3.631 ; Rise       ; clock           ;
;  RIout[14]         ; clock      ; 3.712 ; 3.712 ; Rise       ; clock           ;
;  RIout[15]         ; clock      ; 3.705 ; 3.705 ; Rise       ; clock           ;
; out_comparador[*]  ; clock      ; 3.583 ; 3.583 ; Rise       ; clock           ;
;  out_comparador[0] ; clock      ; 3.583 ; 3.583 ; Rise       ; clock           ;
;  out_comparador[1] ; clock      ; 3.591 ; 3.591 ; Rise       ; clock           ;
; saida[*]           ; clock      ; 3.438 ; 3.438 ; Rise       ; clock           ;
;  saida[0]          ; clock      ; 3.670 ; 3.670 ; Rise       ; clock           ;
;  saida[1]          ; clock      ; 3.592 ; 3.592 ; Rise       ; clock           ;
;  saida[2]          ; clock      ; 3.650 ; 3.650 ; Rise       ; clock           ;
;  saida[3]          ; clock      ; 3.636 ; 3.636 ; Rise       ; clock           ;
;  saida[4]          ; clock      ; 3.559 ; 3.559 ; Rise       ; clock           ;
;  saida[5]          ; clock      ; 3.779 ; 3.779 ; Rise       ; clock           ;
;  saida[6]          ; clock      ; 3.653 ; 3.653 ; Rise       ; clock           ;
;  saida[7]          ; clock      ; 3.586 ; 3.586 ; Rise       ; clock           ;
;  saida[8]          ; clock      ; 3.526 ; 3.526 ; Rise       ; clock           ;
;  saida[9]          ; clock      ; 3.522 ; 3.522 ; Rise       ; clock           ;
;  saida[10]         ; clock      ; 3.684 ; 3.684 ; Rise       ; clock           ;
;  saida[11]         ; clock      ; 3.524 ; 3.524 ; Rise       ; clock           ;
;  saida[12]         ; clock      ; 3.438 ; 3.438 ; Rise       ; clock           ;
;  saida[13]         ; clock      ; 3.684 ; 3.684 ; Rise       ; clock           ;
;  saida[14]         ; clock      ; 3.455 ; 3.455 ; Rise       ; clock           ;
;  saida[15]         ; clock      ; 3.556 ; 3.556 ; Rise       ; clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1336     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1336     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 63    ; 63   ;
; Unconstrained Input Port Paths  ; 585   ; 585  ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 07 00:04:40 2021
Info: Command: quartus_sta datapath -c datapath
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.746      -365.639 clock 
Info (332146): Worst-case hold slack is 0.540
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.540         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -438.148 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.693
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.693       -99.529 clock 
Info (332146): Worst-case hold slack is 0.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.250         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -438.148 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4551 megabytes
    Info: Processing ended: Fri May 07 00:04:41 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


