library IEEE;
use IEEE.std_logic_1164.all;

entity SystemI is
   port (ABCD  : in  std_logic_vector(3 downto 0);
         F     : out std_logic);
end entity;

architecture SystemI_arch of SystemI is

	begin
	
	name : process(ABCD)
		
		begin

		if (ABCD = x"1") then 
			F <= '1';
		elsif (ABCD = x"3") then
			F <= '1';
		elsif (ABCD = x"9") then
			F <= '1';
		elsif (ABCD = x"11") then
			F <= '1';
		else F <= '0';
		end if;

	end process;

end architecture;
