$comment
	File created using the following command:
		vcd file lab1_ex1.msim.vcd -direction
$end
$date
	Sat Jan 19 23:42:35 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module digital_circuit_vhd_vec_tst $end
$var wire 1 ! A0 $end
$var wire 1 " A1 $end
$var wire 1 # A2 $end
$var wire 1 $ A3 $end
$var wire 1 % D $end
$var wire 1 & P $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_A3 $end
$var wire 1 1 ww_A2 $end
$var wire 1 2 ww_A1 $end
$var wire 1 3 ww_A0 $end
$var wire 1 4 ww_P $end
$var wire 1 5 ww_D $end
$var wire 1 6 \P~output_o\ $end
$var wire 1 7 \D~output_o\ $end
$var wire 1 8 \A0~input_o\ $end
$var wire 1 9 \A1~input_o\ $end
$var wire 1 : \A2~input_o\ $end
$var wire 1 ; \A3~input_o\ $end
$var wire 1 < \P~0_combout\ $end
$var wire 1 = \ALT_INV_A0~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
02
03
04
15
06
17
08
09
0:
0;
0<
1=
$end
#62500
1!
13
18
0=
07
05
0%
#125000
0!
1"
03
12
19
08
1=
1<
17
16
15
14
1%
1&
#187500
1!
13
18
0=
07
05
0%
#250000
0!
0"
1#
03
02
11
1:
09
08
1=
0<
17
06
15
04
1%
0&
#312500
1!
13
18
0=
1<
07
16
05
14
0%
1&
#375000
0!
1"
03
12
19
08
1=
0<
17
06
15
04
1%
0&
#437500
1!
13
18
0=
1<
07
16
05
14
0%
1&
#500000
0!
0"
0#
1$
03
02
01
10
1;
0:
09
08
1=
0<
17
06
15
04
1%
0&
#562500
1!
13
18
0=
07
05
0%
#625000
0!
1"
03
12
19
08
1=
17
15
1%
#687500
1!
13
18
0=
1<
07
16
05
14
0%
1&
#750000
0!
0"
1#
03
02
11
1:
09
08
1=
0<
17
06
15
04
1%
0&
#812500
1!
13
18
0=
1<
07
16
05
14
0%
1&
#875000
0!
1"
03
12
19
08
1=
0<
17
06
15
04
1%
0&
#937500
1!
13
18
0=
07
05
0%
#1000000
