Verilog code to demonstrate the precedence order of operators.
