
---------- Begin Simulation Statistics ----------
simSeconds                                   0.062394                       # Number of seconds simulated (Second)
simTicks                                  62393801064                       # Number of ticks simulated (Tick)
finalTick                                 62393801064                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1091.89                       # Real time elapsed on the host (Second)
hostTickRate                                 57142731                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     715808                       # Number of bytes of host memory used (Byte)
simInsts                                    430328309                       # Number of instructions simulated (Count)
simOps                                      430330095                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   394112                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     394113                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       167534643                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      258098810                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    5185                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     252910974                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 40709                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            11968799                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          9462959                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                892                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          167296497                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.511753                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.847162                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 72409761     43.28%     43.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 31439447     18.79%     62.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 21210163     12.68%     74.75% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 16139108      9.65%     84.40% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 12333303      7.37%     91.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  6393617      3.82%     95.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3621561      2.16%     97.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2393082      1.43%     99.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1356455      0.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            167296497                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 360135     11.48%     11.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                 43508      1.39%     12.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                  23498      0.75%     13.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                 1131      0.04%     13.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     13.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     13.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult             2067938     65.91%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                  141      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   2      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     79.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                379966     12.11%     91.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               158059      5.04%     96.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            67841      2.16%     98.88% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           35283      1.12%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         2455      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     91976685     36.37%     36.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       456166      0.18%     36.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        23319      0.01%     36.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     42003746     16.61%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp         4091      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt       144315      0.06%     53.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult     41483003     16.40%     69.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv        59761      0.02%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc           20      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt         1984      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     21622747      8.55%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7663309      3.03%     81.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     34072182     13.47%     94.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     13397191      5.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     252910974                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.509604                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            3137502                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.012406                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               411789525                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              138132184                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      120531881                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                264507131                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               131949736                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       130996532                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  122707392                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   133338629                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        252441233                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     55498200                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   469741                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          76498785                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      19980078                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    21000585                       # Number of stores executed (Count)
system.cpu0.numRate                          1.506800                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1587                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         238146                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                     7237912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  246134249                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    246135195                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.680664                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.680664                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.469154                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.469154                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 209380126                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 93472774                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  180483399                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 117605553                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                298263791                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                83622098                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      56660988                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     21587941                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     15236506                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     14219126                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               22525098                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         21295604                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           367151                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            15110498                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               15100617                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999346                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 395357                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                41                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           6221                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5733                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             488                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          229                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       11966870                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           4293                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           364133                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    165544075                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.486826                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.535168                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      103473472     62.51%     62.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       16821351     10.16%     72.67% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       12820018      7.74%     80.41% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2918749      1.76%     82.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        2691132      1.63%     83.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        4011050      2.42%     86.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        4008990      2.42%     88.64% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7       10350661      6.25%     94.90% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        8448652      5.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    165544075                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           246134249                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             246135195                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   74330040                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     53634975                       # Number of loads committed (Count)
system.cpu0.commit.amos                          1018                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       1875                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  18986307                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 130865874                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  162285629                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               346140                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2314      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     87723325     35.64%     35.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       435505      0.18%     35.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        21913      0.01%     35.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     41985753     17.06%     52.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp         4054      0.00%     52.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt       125566      0.05%     52.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult     41448642     16.84%     69.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv        56109      0.02%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc           18      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt         1956      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     19770803      8.03%     77.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      7315461      2.97%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     33865190     13.76%     94.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite     13378586      5.44%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    246135195                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      8448652                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     69343155                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         69343155                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     69343155                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        69343155                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      5054590                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        5054590                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      5054590                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       5054590                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 247799840759                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 247799840759                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 247799840759                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 247799840759                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     74397745                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     74397745                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     74397745                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     74397745                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.067940                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.067940                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.067940                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.067940                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 49024.716299                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 49024.716299                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 49024.716299                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 49024.716299                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      7513980                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         9343                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       115093                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets          147                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     65.286160                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    63.557823                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1604329                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1604329                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3289444                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3289444                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3289444                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3289444                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1765146                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1765146                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1765146                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1765146                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  48376436045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  48376436045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  48376436045                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  48376436045                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.023726                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.023726                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.023726                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.023726                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 27406.478583                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 27406.478583                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 27406.478583                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 27406.478583                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1762158                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data          841                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total          841                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data          111                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total          111                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data      2826012                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      2826012                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data          952                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total          952                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.116597                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.116597                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 25459.567568                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 25459.567568                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data           94                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           94                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data           17                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total           17                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data       893571                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       893571                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.017857                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.017857                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data        52563                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total        52563                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     50948928                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       50948928                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2755590                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2755590                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  88807999728                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  88807999728                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     53704518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     53704518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.051310                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.051310                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 32228.306725                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 32228.306725                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      1306349                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1306349                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1449241                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1449241                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  25077434655                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  25077434655                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.026985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.026985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 17303.840186                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 17303.840186                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.missLatency::cpu0.data        87822                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.missLatency::total        87822                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::cpu0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::cpu0.data        86394                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::total        86394                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data          770                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total          770                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data           48                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total           48                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data      1114554                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total      1114554                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data          818                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total          818                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.058680                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.058680                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 23219.875000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 23219.875000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data           48                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total           48                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data      1081710                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total      1081710                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.058680                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.058680                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 22535.625000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 22535.625000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          967                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            967                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data           51                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total           51                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data      1414434                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total      1414434                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data         1018                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total         1018                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.050098                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.050098                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data        27734                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total        27734                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data           51                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total           51                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data      1378020                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total      1378020                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.050098                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.050098                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data        27020                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total        27020                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     18394227                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      18394227                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data      2299000                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      2299000                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data 158991841031                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 158991841031                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     20693227                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     20693227                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.111099                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.111099                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 69156.955646                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 69156.955646                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data      1983095                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total      1983095                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       315905                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       315905                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  23299001390                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  23299001390                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.015266                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.015266                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 73753.189693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 73753.189693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.165557                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            71113510                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1763494                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             40.325348                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             207060                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.165557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          796                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          149                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         596967758                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        596967758                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                15298456                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            114310654                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 17563710                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             19747000                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                376677                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            14643405                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 3080                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             262069898                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6907                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          22303675                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     268126742                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   22525098                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          15501707                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    144612996                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 759390                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 22131062                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                92000                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         167296497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.602713                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.832002                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               117007611     69.94%     69.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 6080204      3.63%     73.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 4043103      2.42%     75.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 4819483      2.88%     78.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 4949527      2.96%     81.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 4121577      2.46%     84.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 4284528      2.56%     86.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2533502      1.51%     88.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                19456962     11.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           167296497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.134450                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.600426                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     22128358                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         22128358                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     22128358                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        22128358                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2704                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2704                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2704                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2704                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    226097380                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    226097380                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    226097380                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    226097380                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     22131062                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     22131062                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     22131062                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     22131062                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 83615.894970                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 83615.894970                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 83615.894970                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 83615.894970                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2172                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    103.428571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1449                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1449                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          741                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          741                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          741                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          741                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1963                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1963                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1963                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1963                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    173562331                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    173562331                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    173562331                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    173562331                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 88416.877738                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 88416.877738                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 88416.877738                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 88416.877738                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1449                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     22128358                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       22128358                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2704                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2704                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    226097380                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    226097380                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     22131062                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     22131062                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 83615.894970                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 83615.894970                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          741                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          741                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1963                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1963                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    173562331                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    173562331                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000089                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000089                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 88416.877738                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 88416.877738                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          510.614959                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            22130319                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1961                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          11285.221316                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              94248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   510.614959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.997295                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.997295                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          236                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           91                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          121                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         177050457                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        177050457                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   376677                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  14305097                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 8052746                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             258103995                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              343511                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                56660988                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               21587941                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 3013                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   122657                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 7841102                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          9202                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        290416                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       141914                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              432330                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               251682397                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              251528413                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                165342940                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                201403158                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.501352                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.820955                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.demandHits::cpu0.inst              170                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::cpu0.data          1325583                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::total              1325753                       # number of demand (read+write) hits (Count)
system.cpu0.l2.overallHits::cpu0.inst             170                       # number of overall hits (Count)
system.cpu0.l2.overallHits::cpu0.data         1325583                       # number of overall hits (Count)
system.cpu0.l2.overallHits::total             1325753                       # number of overall hits (Count)
system.cpu0.l2.demandMisses::cpu0.inst           1793                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::cpu0.data         429309                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::total             431102                       # number of demand (read+write) misses (Count)
system.cpu0.l2.overallMisses::cpu0.inst          1793                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::cpu0.data        429309                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::total            431102                       # number of overall misses (Count)
system.cpu0.l2.demandMissLatency::cpu0.inst    170120496                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::cpu0.data  36154851558                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::total   36324972054                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.inst    170120496                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.data  36154851558                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::total  36324972054                       # number of overall miss ticks (Tick)
system.cpu0.l2.demandAccesses::cpu0.inst         1963                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::cpu0.data      1754892                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::total          1756855                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.inst         1963                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.data      1754892                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::total         1756855                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.demandMissRate::cpu0.inst     0.913398                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::cpu0.data     0.244636                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::total         0.245383                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.inst     0.913398                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.data     0.244636                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::total        0.245383                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.demandAvgMissLatency::cpu0.inst 94880.365867                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::cpu0.data 84216.383905                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::total 84260.736564                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.inst 94880.365867                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.data 84216.383905                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::total 84260.736564                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu0.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.writebacks::writebacks          311245                       # number of writebacks (Count)
system.cpu0.l2.writebacks::total               311245                       # number of writebacks (Count)
system.cpu0.l2.demandMshrMisses::cpu0.inst         1793                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::cpu0.data       429309                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::total         431102                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.inst         1793                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.data       429309                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::total        431102                       # number of overall MSHR misses (Count)
system.cpu0.l2.demandMshrMissLatency::cpu0.inst    157332756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::cpu0.data  33089578158                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::total  33246910914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.inst    157332756                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.data  33089578158                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::total  33246910914                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissRate::cpu0.inst     0.913398                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::cpu0.data     0.244636                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::total     0.245383                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.inst     0.913398                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.data     0.244636                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::total     0.245383                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.inst 87748.330173                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.data 77076.367274                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::total 77120.753126                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.inst 87748.330173                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.data 77076.367274                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::total 77120.753126                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.replacements                    407152                       # number of replacements (Count)
system.cpu0.l2.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2.CleanEvict.mshrMisses::total            3                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2.InvalidateReq.hits::cpu0.data           49                       # number of InvalidateReq hits (Count)
system.cpu0.l2.InvalidateReq.hits::total           49                       # number of InvalidateReq hits (Count)
system.cpu0.l2.InvalidateReq.misses::cpu0.data         8550                       # number of InvalidateReq misses (Count)
system.cpu0.l2.InvalidateReq.misses::total         8550                       # number of InvalidateReq misses (Count)
system.cpu0.l2.InvalidateReq.accesses::cpu0.data         8599                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2.InvalidateReq.accesses::total         8599                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2.InvalidateReq.missRate::cpu0.data     0.994302                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.missRate::total     0.994302                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.mshrMisses::cpu0.data         8550                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2.InvalidateReq.mshrMisses::total         8550                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2.InvalidateReq.mshrMissLatency::cpu0.data    267939924                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2.InvalidateReq.mshrMissLatency::total    267939924                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2.InvalidateReq.mshrMissRate::cpu0.data     0.994302                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.mshrMissRate::total     0.994302                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.avgMshrMissLatency::cpu0.data 31338.002807                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2.InvalidateReq.avgMshrMissLatency::total 31338.002807                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.hits::cpu0.inst          170                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.hits::total           170                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.misses::cpu0.inst         1793                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.misses::total         1793                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.missLatency::cpu0.inst    170120496                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.missLatency::total    170120496                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.accesses::cpu0.inst         1963                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.accesses::total         1963                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.missRate::cpu0.inst     0.913398                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.missRate::total     0.913398                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMissLatency::cpu0.inst 94880.365867                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMissLatency::total 94880.365867                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.mshrMisses::cpu0.inst         1793                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMisses::total         1793                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    157332756                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::total    157332756                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.913398                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.mshrMissRate::total     0.913398                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 87748.330173                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::total 87748.330173                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.hits::cpu0.data        68544                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.hits::total            68544                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.misses::cpu0.data       237092                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.misses::total         237092                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.missLatency::cpu0.data  22084575135                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.missLatency::total  22084575135                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.accesses::cpu0.data       305636                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.accesses::total       305636                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.missRate::cpu0.data     0.775733                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.missRate::total     0.775733                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMissLatency::cpu0.data 93147.702727                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMissLatency::total 93147.702727                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.mshrMisses::cpu0.data       237092                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMisses::total       237092                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMissLatency::cpu0.data  20391731115                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissLatency::total  20391731115                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissRate::cpu0.data     0.775733                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.mshrMissRate::total     0.775733                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMshrMissLatency::cpu0.data 86007.672612                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMshrMissLatency::total 86007.672612                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.hits::cpu0.data      1257039                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.hits::total      1257039                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.misses::cpu0.data       192217                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.misses::total       192217                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.missLatency::cpu0.data  14070276423                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.missLatency::total  14070276423                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.accesses::cpu0.data      1449256                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.accesses::total      1449256                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.missRate::cpu0.data     0.132632                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.missRate::total     0.132632                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMissLatency::cpu0.data 73199.958500                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMissLatency::total 73199.958500                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.mshrMisses::cpu0.data       192217                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMisses::total       192217                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::cpu0.data  12697847043                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::total  12697847043                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.132632                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.mshrMissRate::total     0.132632                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 66059.958500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::total 66059.958500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.missLatency::cpu0.data        84252                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.missLatency::total        84252                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.avgMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.mshrMissLatency::cpu0.data        69972                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.mshrMissLatency::total        69972                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.avgMshrMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.hits::cpu0.data            3                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2.SCUpgradeReq.hits::total             3                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2.SCUpgradeReq.misses::cpu0.data           45                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2.SCUpgradeReq.misses::total           45                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2.SCUpgradeReq.missLatency::cpu0.data      1009953                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.missLatency::total      1009953                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.accesses::cpu0.data           48                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeReq.accesses::total           48                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeReq.missRate::cpu0.data     0.937500                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.missRate::total     0.937500                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.avgMissLatency::cpu0.data 22443.400000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.avgMissLatency::total 22443.400000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.mshrMisses::cpu0.data           45                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeReq.mshrMisses::total           45                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeReq.mshrMissLatency::cpu0.data       702933                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.mshrMissLatency::total       702933                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.mshrMissRate::cpu0.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.mshrMissRate::total     0.937500                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.avgMshrMissLatency::cpu0.data 15620.733333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.avgMshrMissLatency::total 15620.733333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.hits::cpu0.data         1406                       # number of UpgradeReq hits (Count)
system.cpu0.l2.UpgradeReq.hits::total            1406                       # number of UpgradeReq hits (Count)
system.cpu0.l2.UpgradeReq.misses::cpu0.data          319                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.misses::total           319                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.missLatency::cpu0.data      8790768                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.missLatency::total      8790768                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.accesses::cpu0.data         1725                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.accesses::total         1725                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.missRate::cpu0.data     0.184928                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.missRate::total     0.184928                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMissLatency::cpu0.data 27557.266458                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMissLatency::total 27557.266458                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.mshrMisses::cpu0.data          319                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMisses::total          319                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMissLatency::cpu0.data      6520248                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissLatency::total      6520248                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissRate::cpu0.data     0.184928                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.mshrMissRate::total     0.184928                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 20439.648903                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::total 20439.648903                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.WritebackClean.hits::writebacks         1449                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.hits::total         1449                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.accesses::writebacks         1449                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackClean.accesses::total         1449                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.hits::writebacks      1604329                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.hits::total      1604329                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.accesses::writebacks      1604329                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.accesses::total      1604329                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.tags.tagsInUse            31890.539098                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2.tags.totalRefs                 3522282                       # Total number of references to valid blocks. (Count)
system.cpu0.l2.tags.sampledRefs                440558                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2.tags.avgRefs                  7.995047                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2.tags.warmupTick                  86751                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2.tags.occupancies::writebacks   820.887472                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.inst   135.425868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.data 30934.225758                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.avgOccs::writebacks      0.025051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.inst       0.004133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.data       0.944038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::total           0.973222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.occupanciesTaskId::1024        32767                       # Occupied blocks per task id (Count)
system.cpu0.l2.tags.ageTaskId_1024::0             136                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::1             853                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::2            2165                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::3           18916                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::4           10697                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ratioOccsTaskId::1024     0.999969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2.tags.tagAccesses              56933902                       # Number of tag accesses (Count)
system.cpu0.l2.tags.dataAccesses             56933902                       # Number of data accesses (Count)
system.cpu0.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    1494214                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                3026013                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               29677                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               9202                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                892876                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                106468                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          53634975                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             8.023828                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           35.128436                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              50978972     95.05%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              178646      0.33%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1443220      2.69%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               40130      0.07%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               27908      0.05%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               27780      0.05%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               84763      0.16%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               16432      0.03%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                5029      0.01%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                3729      0.01%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              2843      0.01%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              2041      0.00%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              3224      0.01%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              3730      0.01%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              5770      0.01%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             13475      0.03%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             22619      0.04%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             54538      0.10%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              6164      0.01%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              9630      0.02%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             15926      0.03%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            179631      0.33%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            363656      0.68%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             19343      0.04%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              4932      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259              9092      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             14459      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279              3114      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              4174      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299              3572      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           86433      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            53634975                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             54                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 95701637.888889                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 171466495.818761                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        21777                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    706044255                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  59809856841                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   2583944223                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                376677                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                21781154                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               32080114                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles        115581                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 30383553                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             82559418                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             260437101                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               103437                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              30425137                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents              47627093                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               9116437                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          217522876                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  403414350                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               220611618                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                181126008                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            206800823                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                10722053                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1745                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1782                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                101330631                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       415150142                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      517969022                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               246134249                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 246135195                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.tol2bus.transDist::ReadResp       1452541                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackDirty      1915580                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackClean         1449                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::CleanEvict       286601                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeReq         2132                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::SCUpgradeReq          208                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeResp         1932                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeFailResp            3                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExReq       305659                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExResp       305654                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadCleanReq         1963                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadSharedReq      1460714                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::InvalidateReq         8599                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::InvalidateResp         8599                       # Transaction distribution (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port         5373                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port      5294190                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount::total           5299563                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port       218240                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port    215076224                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize::total          215294464                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.snoops                     453576                       # Total snoops (Count)
system.cpu0.tol2bus.snoopTraffic             20005952                       # Total snoop traffic (Byte)
system.cpu0.tol2bus.snoopFanout::samples      2219299                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::mean        0.002130                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::stdev       0.046097                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::0            2214573     99.79%     99.79% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::1               4726      0.21%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::total        2219299                       # Request fanout histogram (Count)
system.cpu0.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.tol2bus.reqLayer0.occupancy    2407033230                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer0.occupancy      2101299                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer1.occupancy   1883194278                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoopLayer0.occupancy      1495472                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoop_filter.totRequests      3530834                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleRequests      1765386                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.totSnoops         4726                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleSnoops         4726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  141                       # Number of system calls (Count)
system.cpu1.numCycles                       107787311                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      185020223                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    4575                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     184798315                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  7253                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              829898                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           657195                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                516                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          107744940                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.715146                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.766575                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 33870005     31.44%     31.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 26171884     24.29%     55.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 18190987     16.88%     72.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 11700823     10.86%     83.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  8918139      8.28%     91.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4642505      4.31%     96.05% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2194499      2.04%     98.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1358871      1.26%     99.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   697227      0.65%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            107744940                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  35082      1.50%      1.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     5      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 2052      0.09%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult             2127045     90.96%     92.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     92.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                  125      0.01%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     92.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 57422      2.46%     95.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                52626      2.25%     97.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            51286      2.19%     99.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           12879      0.55%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         2208      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     46763609     25.31%     25.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        34608      0.02%     25.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1338      0.00%     25.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     44472658     24.07%     49.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp         2013      0.00%     49.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2828      0.00%     49.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult     44105455     23.87%     73.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv         7353      0.00%     73.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     73.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt         2013      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1740812      0.94%     74.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       602636      0.33%     74.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     34863363     18.87%     93.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     12197421      6.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     184798315                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.714472                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            2338522                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.012654                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               206185906                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               49730552                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       49050086                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                273501439                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               136126931                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       135482674                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   49288138                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   137846491                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        184724148                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     36567165                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    74167                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          49363078                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       6992884                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    12795913                       # Number of stores executed (Count)
system.cpu1.numRate                          1.713784                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            371                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          42371                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    66652636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  184194060                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    184194900                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.585183                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.585183                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              1.708866                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         1.708866                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 108602967                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 41516071                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  189368867                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 123286314                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                312578135                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                88556292                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      36610589                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     12827121                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     12629212                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     11799439                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7235914                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          7098902                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            90884                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             6911285                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                6909363                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999722                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  46113                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 1                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups             31                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              31                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         830382                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls           4059                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            90340                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    107583548                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.712110                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.648832                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       62979712     58.54%     58.54% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        9479119      8.81%     67.35% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       10913987     10.14%     77.50% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1969317      1.83%     79.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         999240      0.93%     80.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        3671949      3.41%     83.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        3070663      2.85%     86.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        9797315      9.11%     95.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        4702246      4.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    107583548                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           184194060                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             184194900                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   49093676                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     36333861                       # Number of loads committed (Count)
system.cpu1.commit.amos                          1025                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                       1768                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   6949911                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 135424867                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   95605727                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                39848                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass         2164      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     46507881     25.25%     25.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        34149      0.02%     25.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          738      0.00%     25.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     44461529     24.14%     49.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp         1995      0.00%     49.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2315      0.00%     49.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult     44081153     23.93%     73.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv         7305      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt         1995      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1660166      0.90%     74.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       564935      0.31%     74.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     34674720     18.83%     93.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite     12193855      6.62%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    184194900                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      4702246                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     47412616                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         47412616                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     47412616                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        47412616                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      1821036                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1821036                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      1821036                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1821036                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  38394781183                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  38394781183                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  38394781183                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  38394781183                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     49233652                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     49233652                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     49233652                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     49233652                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.036988                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.036988                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.036988                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.036988                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 21084.031937                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 21084.031937                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 21084.031937                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 21084.031937                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      1568479                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        36312                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     43.194509                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks      1281942                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total          1281942                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       492249                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       492249                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       492249                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       492249                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1328787                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1328787                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1328787                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1328787                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  18076883690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  18076883690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  18076883690                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  18076883690                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.026989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.026989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.026989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.026989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 13604.049174                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 13604.049174                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 13604.049174                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 13604.049174                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1324829                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data          780                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total          780                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data          145                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total          145                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data      3656037                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total      3656037                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data          925                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total          925                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.156757                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.156757                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 25214.048276                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 25214.048276                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data           83                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           83                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data           62                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total           62                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data      1744302                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total      1744302                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.067027                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.067027                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data 28133.903226                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 28133.903226                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data     35011390                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       35011390                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      1464298                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1464298                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  19107043410                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  19107043410                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     36475688                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     36475688                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.040144                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.040144                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 13048.603092                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 13048.603092                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       183621                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       183621                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data      1280677                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      1280677                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  15183821541                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  15183821541                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.035110                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.035110                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 11856.089819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 11856.089819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data        46053                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total        46053                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data        45339                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total        45339                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data          664                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total          664                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data          161                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total          161                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data      4370751                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total      4370751                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data          825                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total          825                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.195152                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.195152                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 27147.521739                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 27147.521739                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data          161                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total          161                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data      4256511                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total      4256511                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.195152                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.195152                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data 26437.956522                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total 26437.956522                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data         1005                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total           1005                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data           20                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total           20                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data       593334                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total       593334                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data         1025                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total         1025                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.019512                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.019512                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 29666.700000                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 29666.700000                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data           20                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total           20                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data       579054                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total       579054                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.019512                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.019512                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 28952.700000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 28952.700000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data     12401226                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      12401226                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       356738                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       356738                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  19287737773                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  19287737773                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     12757964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     12757964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.027962                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.027962                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 54066.956066                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 54066.956066                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data       308628                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total       308628                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        48110                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        48110                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2893062149                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2893062149                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.003771                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.003771                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 60134.320287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 60134.320287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          634.406404                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            48748858                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1326079                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             36.761654                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        23712716118                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   634.406404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.619538                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.619538                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1016                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2         1003                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         395217495                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        395217495                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 7878990                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             76010111                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  5738864                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             18023672                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 93303                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             6755263                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  554                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             185977098                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 2222                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          14041164                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     188882075                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7235914                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           6955476                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     93609928                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 187694                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                 13993371                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12214                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         107744940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.753059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.955958                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                73773188     68.47%     68.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 3386752      3.14%     71.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2723797      2.53%     74.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2656614      2.47%     76.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 3720208      3.45%     80.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 2413613      2.24%     82.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2760688      2.56%     84.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 1914670      1.78%     86.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                14395410     13.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           107744940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.067131                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.752359                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     13992763                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         13992763                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     13992763                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        13992763                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          608                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            608                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          608                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           608                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     40380627                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     40380627                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     40380627                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     40380627                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     13993371                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     13993371                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     13993371                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     13993371                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000043                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000043                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 66415.504934                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 66415.504934                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 66415.504934                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 66415.504934                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks           19                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total               19                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          152                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          152                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          152                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          152                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          456                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          456                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          456                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          456                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     31664829                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     31664829                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     31664829                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     31664829                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 69440.414474                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 69440.414474                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 69440.414474                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 69440.414474                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                    19                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     13992763                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       13992763                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          608                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          608                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     40380627                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     40380627                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     13993371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     13993371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 66415.504934                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 66415.504934                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          152                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          152                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          456                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          456                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     31664829                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     31664829                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 69440.414474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 69440.414474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          152.417838                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            13993219                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               456                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          30686.883772                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        23712546543                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   152.417838                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.297691                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.297691                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          437                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           76                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          146                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          215                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.853516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         111947424                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        111947424                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    93303                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  10905548                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 5993794                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             185024798                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts              157842                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                36610589                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               12827121                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                 2664                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    67004                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 5865786                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents          2839                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         82014                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        10248                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               92262                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               184547377                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              184532760                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                124071920                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                146047252                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.712008                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.849533                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.demandHits::cpu1.inst                2                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::cpu1.data          1232388                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::total              1232390                       # number of demand (read+write) hits (Count)
system.cpu1.l2.overallHits::cpu1.inst               2                       # number of overall hits (Count)
system.cpu1.l2.overallHits::cpu1.data         1232388                       # number of overall hits (Count)
system.cpu1.l2.overallHits::total             1232390                       # number of overall hits (Count)
system.cpu1.l2.demandMisses::cpu1.inst            454                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::cpu1.data          91789                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::total              92243                       # number of demand (read+write) misses (Count)
system.cpu1.l2.overallMisses::cpu1.inst           454                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::cpu1.data         91789                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::total             92243                       # number of overall misses (Count)
system.cpu1.l2.demandMissLatency::cpu1.inst     31148250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::cpu1.data   7287665552                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::total    7318813802                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.inst     31148250                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.data   7287665552                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::total   7318813802                       # number of overall miss ticks (Tick)
system.cpu1.l2.demandAccesses::cpu1.inst          456                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::cpu1.data      1324177                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::total          1324633                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.inst          456                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.data      1324177                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::total         1324633                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.demandMissRate::cpu1.inst     0.995614                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::cpu1.data     0.069318                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::total         0.069637                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.inst     0.995614                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.data     0.069318                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::total        0.069637                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.demandAvgMissLatency::cpu1.inst 68608.480176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::cpu1.data 79395.848653                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::total 79342.755570                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.inst 68608.480176                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.data 79395.848653                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::total 79342.755570                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu1.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.writebacks::writebacks           57269                       # number of writebacks (Count)
system.cpu1.l2.writebacks::total                57269                       # number of writebacks (Count)
system.cpu1.l2.demandMshrMisses::cpu1.inst          454                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::cpu1.data        91789                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::total          92243                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.inst          454                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.data        91789                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::total         92243                       # number of overall MSHR misses (Count)
system.cpu1.l2.demandMshrMissLatency::cpu1.inst     27906690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::cpu1.data   6632277812                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::total   6660184502                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.inst     27906690                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.data   6632277812                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::total   6660184502                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissRate::cpu1.inst     0.995614                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::cpu1.data     0.069318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::total     0.069637                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.inst     0.995614                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.data     0.069318                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::total     0.069637                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.inst 61468.480176                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.data 72255.693079                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::total 72202.600761                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.inst 61468.480176                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.data 72255.693079                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::total 72202.600761                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.replacements                     60993                       # number of replacements (Count)
system.cpu1.l2.InvalidateReq.hits::cpu1.data            3                       # number of InvalidateReq hits (Count)
system.cpu1.l2.InvalidateReq.hits::total            3                       # number of InvalidateReq hits (Count)
system.cpu1.l2.InvalidateReq.misses::cpu1.data         1896                       # number of InvalidateReq misses (Count)
system.cpu1.l2.InvalidateReq.misses::total         1896                       # number of InvalidateReq misses (Count)
system.cpu1.l2.InvalidateReq.accesses::cpu1.data         1899                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2.InvalidateReq.accesses::total         1899                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2.InvalidateReq.missRate::cpu1.data     0.998420                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.missRate::total     0.998420                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.mshrMisses::cpu1.data         1896                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2.InvalidateReq.mshrMisses::total         1896                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2.InvalidateReq.mshrMissLatency::cpu1.data     57814722                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2.InvalidateReq.mshrMissLatency::total     57814722                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2.InvalidateReq.mshrMissRate::cpu1.data     0.998420                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.mshrMissRate::total     0.998420                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.avgMshrMissLatency::cpu1.data 30492.996835                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2.InvalidateReq.avgMshrMissLatency::total 30492.996835                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.hits::cpu1.inst            2                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.hits::total             2                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.misses::cpu1.inst          454                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.misses::total          454                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.missLatency::cpu1.inst     31148250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.missLatency::total     31148250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.accesses::cpu1.inst          456                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.accesses::total          456                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.missRate::cpu1.inst     0.995614                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.missRate::total     0.995614                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMissLatency::cpu1.inst 68608.480176                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMissLatency::total 68608.480176                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.mshrMisses::cpu1.inst          454                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMisses::total          454                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     27906690                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::total     27906690                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.995614                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.mshrMissRate::total     0.995614                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 61468.480176                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::total 61468.480176                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.hits::cpu1.data        17753                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.hits::total            17753                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.misses::cpu1.data        25685                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.misses::total          25685                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.missLatency::cpu1.data   2606823282                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.missLatency::total   2606823282                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.accesses::cpu1.data        43438                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.accesses::total        43438                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.missRate::cpu1.data     0.591303                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.missRate::total     0.591303                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMissLatency::cpu1.data 101492.049134                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMissLatency::total 101492.049134                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.mshrMisses::cpu1.data        25685                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMisses::total        25685                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMissLatency::cpu1.data   2423418102                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissLatency::total   2423418102                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissRate::cpu1.data     0.591303                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.mshrMissRate::total     0.591303                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMshrMissLatency::cpu1.data 94351.493167                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMshrMissLatency::total 94351.493167                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.hits::cpu1.data      1214635                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.hits::total      1214635                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.misses::cpu1.data        66104                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.misses::total        66104                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.missLatency::cpu1.data   4680842270                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.missLatency::total   4680842270                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.accesses::cpu1.data      1280739                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.accesses::total      1280739                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.missRate::cpu1.data     0.051614                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.missRate::total     0.051614                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMissLatency::cpu1.data 70810.272752                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMissLatency::total 70810.272752                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.mshrMisses::cpu1.data        66104                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMisses::total        66104                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::cpu1.data   4208859710                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::total   4208859710                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.051614                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.mshrMissRate::total     0.051614                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 63670.272752                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::total 63670.272752                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.missLatency::cpu1.data        44268                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.missLatency::total        44268                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.avgMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.mshrMissLatency::cpu1.data        37128                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.mshrMissLatency::total        37128                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.avgMshrMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.misses::cpu1.data          161                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2.SCUpgradeReq.misses::total          161                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2.SCUpgradeReq.missLatency::cpu1.data      4085151                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.missLatency::total      4085151                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.accesses::cpu1.data          161                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeReq.accesses::total          161                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeReq.missRate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.avgMissLatency::cpu1.data 25373.608696                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.avgMissLatency::total 25373.608696                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.mshrMisses::cpu1.data          161                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeReq.mshrMisses::total          161                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeReq.mshrMissLatency::cpu1.data      2942751                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.mshrMissLatency::total      2942751                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.avgMshrMissLatency::cpu1.data 18277.956522                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.avgMshrMissLatency::total 18277.956522                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.hits::cpu1.data         2390                       # number of UpgradeReq hits (Count)
system.cpu1.l2.UpgradeReq.hits::total            2390                       # number of UpgradeReq hits (Count)
system.cpu1.l2.UpgradeReq.misses::cpu1.data          403                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.misses::total           403                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.missLatency::cpu1.data     10688936                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.missLatency::total     10688936                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.accesses::cpu1.data         2793                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.accesses::total         2793                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.missRate::cpu1.data     0.144289                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.missRate::total     0.144289                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMissLatency::cpu1.data 26523.414392                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMissLatency::total 26523.414392                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.mshrMisses::cpu1.data          403                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMisses::total          403                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMissLatency::cpu1.data      7825796                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissLatency::total      7825796                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissRate::cpu1.data     0.144289                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.mshrMissRate::total     0.144289                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 19418.848635                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::total 19418.848635                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.WritebackClean.hits::writebacks           19                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.hits::total           19                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.accesses::writebacks           19                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackClean.accesses::total           19                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.hits::writebacks      1281942                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.hits::total      1281942                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.accesses::writebacks      1281942                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.accesses::total      1281942                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.tags.tagsInUse            19730.281688                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2.tags.totalRefs                 2652434                       # Total number of references to valid blocks. (Count)
system.cpu1.l2.tags.sampledRefs                 94157                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2.tags.avgRefs                 28.170333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2.tags.warmupTick            23712539046                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2.tags.occupancies::writebacks   333.041096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.inst    38.497098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.data 19358.743494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.avgOccs::writebacks      0.010164                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.inst       0.001175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.data       0.590782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::total           0.602120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.occupanciesTaskId::1024        32750                       # Occupied blocks per task id (Count)
system.cpu1.l2.tags.ageTaskId_1024::2            1776                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::3           22001                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::4            8973                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ratioOccsTaskId::1024     0.999451                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2.tags.tagAccesses              42563389                       # Number of tag accesses (Count)
system.cpu1.l2.tags.dataAccesses             42563389                       # Number of data accesses (Count)
system.cpu1.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                      17596                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 276728                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 279                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               2839                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 67306                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 33092                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          36333861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             4.690612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           12.721062                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              34887749     96.02%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               55798      0.15%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             1248347      3.44%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               25833      0.07%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                6907      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                9810      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               22328      0.06%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                7188      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                3766      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1617      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               112      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                77      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               171      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               645      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               411      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                71      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               121      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               116      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               167      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               217      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               215      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1121      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             46219      0.13%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              3487      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               638      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               193      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              3077      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               805      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               411      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               149      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            6095      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            36333861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean     41238855                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 58299848.193825                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        14637                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value     82463073                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  62311323354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED     82477710                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 93303                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                13624775                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               24065229                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles        120799                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 17692538                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             52148296                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             185449156                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                49279                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              28153525                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents              27742504                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                857803                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          165607727                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  299135871                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               109219505                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                189889334                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            164525829                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 1081898                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1489                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1494                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 92202324                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       287902125                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      370212282                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               184194060                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 184194900                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.tol2bus.transDist::ReadResp       1284009                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackDirty      1339211                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackClean           19                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::CleanEvict        74677                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeReq         3112                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::SCUpgradeReq          204                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeResp         3105                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::SCUpgradeFailReq            2                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeFailResp            3                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExReq        43485                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExResp        43479                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadCleanReq          456                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadSharedReq      1290308                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::InvalidateReq         1899                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::InvalidateResp         1899                       # Transaction distribution (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port          931                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port      3985898                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount::total           3986829                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port        30400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port    166974528                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize::total          167004928                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.snoops                     102048                       # Total snoops (Count)
system.cpu1.tol2bus.snoopTraffic              3847936                       # Total snoop traffic (Byte)
system.cpu1.tol2bus.snoopFanout::samples      1428525                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::mean        0.002756                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::stdev       0.052425                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::0            1424588     99.72%     99.72% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::1               3937      0.28%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::total        1428525                       # Request fanout histogram (Count)
system.cpu1.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.tol2bus.reqLayer0.occupancy    1862918104                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer0.occupancy       489088                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer1.occupancy   1419928230                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoopLayer0.occupancy      3112683                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoop_filter.totRequests      2654334                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleRequests      1327803                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.totSnoops         3929                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleSnoops         3929                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       357                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    16                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 53879                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   234                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 12937                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     67066                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   16                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                53879                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  234                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                12937                       # number of overall hits (Count)
system.l3.overallHits::total                    67066                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1776                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              365964                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 220                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               69587                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  437547                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1776                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             365964                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                220                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              69587                       # number of overall misses (Count)
system.l3.overallMisses::total                 437547                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      143039904                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    29236252248                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       20732418                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     5728035369                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        35128059939                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     143039904                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   29236252248                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      20732418                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    5728035369                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       35128059939                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1792                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            419843                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               454                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             82524                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                504613                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1792                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           419843                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              454                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            82524                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               504613                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.991071                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.871669                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.484581                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.843233                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.867094                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.991071                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.871669                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.484581                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.843233                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.867094                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 80540.486486                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 79888.328491                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 94238.263636                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 82314.733628                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    80284.083628                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 80540.486486                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 79888.328491                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 94238.263636                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 82314.733628                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   80284.083628                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               245762                       # number of writebacks (Count)
system.l3.writebacks::total                    245762                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.data                2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1776                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          365962                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             219                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           69587                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              437544                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1776                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         365962                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            219                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          69587                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             437544                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    130061191                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  26561361198                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     19105171                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   5219106939                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    31929634499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    130061191                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  26561361198                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     19105171                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   5219106939                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   31929634499                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.991071                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.871664                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.482379                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.843233                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.867088                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.991071                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.871664                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.482379                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.843233                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.867088                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 73232.652590                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 72579.560714                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 87238.223744                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 75001.177504                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 72974.682544                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 73232.652590                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 72579.560714                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 87238.223744                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 75001.177504                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 72974.682544                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                         394165                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks         4403                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           4403                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.InvalidateReq.hits::cpu0.data            98                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::cpu1.data           135                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total               233                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu0.data         8452                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu1.data         1761                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total           10213                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data         8550                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu1.data         1896                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total         10446                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data     0.988538                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu1.data     0.928797                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.977695                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data         8452                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu1.data         1761                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total        10213                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data    138321844                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu1.data     29028379                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total    167350223                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data     0.988538                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu1.data     0.928797                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.977695                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data 16365.575485                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.data 16484.031232                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 16386.000490                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data              7618                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              2917                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 10535                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          229418                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           22741                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              252159                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  18470361756                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   2199212463                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    20669574219                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        237036                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         25658                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            262694                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.967861                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.886312                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.959896                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 80509.645085                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 96706.937382                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 81970.400497                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       229418                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        22741                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          252159                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  16793215688                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   2032792784                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  18826008472                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.967861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.886312                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.959896                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 73199.207072                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 89388.891605                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 74659.276377                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            16                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         46261                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           234                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         10020                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             56531                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1776                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       136546                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          220                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        46846                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          185388                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    143039904                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  10765890492                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     20732418                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   3528822906                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  14458485720                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1792                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       182807                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          454                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        56866                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        241919                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.991071                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.746941                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.484581                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.823796                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.766323                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 80540.486486                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 78844.422334                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 94238.263636                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 75328.158349                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 77990.407793                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total             3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1776                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       136544                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          219                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        46846                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       185385                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    130061191                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data   9768145510                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     19105171                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data   3186314155                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  13103626027                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.991071                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.746930                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.482379                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.823796                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.766310                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 73232.652590                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 71538.445556                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 87238.223744                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 68016.781689                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 70683.313251                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data              2                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu1.data             51                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                 53                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.misses::cpu1.data            1                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::total                1                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.missLatency::cpu1.data        31773                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.missLatency::total        31773                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu1.data           52                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total             54                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.missRate::cpu1.data     0.019231                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::total       0.018519                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMissLatency::cpu1.data        31773                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMissLatency::total        31773                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.mshrMisses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::total            1                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMissLatency::cpu1.data        24407                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::total        24407                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissRate::cpu1.data     0.019231                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::total     0.018519                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMshrMissLatency::cpu1.data        24407                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::total        24407                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              114                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data              216                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  330                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data             33                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data              1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 34                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::cpu0.data       897498                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::cpu1.data        23205                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total        920703                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::cpu0.data          147                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data          217                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              364                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.224490                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.004608                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.093407                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::cpu0.data 27196.909091                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::cpu1.data        23205                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total 27079.500000                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::cpu0.data           33                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             34                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data       720090                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data        15819                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       735909                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.224490                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.004608                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.093407                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data 21820.909091                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data        15819                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 21644.382353                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       368514                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           368514                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       368514                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       368514                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 87588.482587                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       966647                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     492702                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.961930                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       79000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks   11024.045221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      198.160838                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    53949.684396                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       15.304507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    22401.287625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.112142                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.548805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000156                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.227878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.890996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          98304                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  203                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1317                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 3418                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                38405                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                54961                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   24043158                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  24043158                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    245762.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1776.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    365956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples     69586.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.009880408054                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15192                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15192                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1087153                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             231069                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      437543                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     245762                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    437543                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   245762                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                437543                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               245762                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  230340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  138352                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   47968                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   16659                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    2170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   8237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  13096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  14487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  15134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  15294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  15438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  15574                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  15604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  15807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  15902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  15792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  16547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  17003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  15947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  18586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  15359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      28.799895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    753.996028                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        15191     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15192                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.175619                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.158749                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.827871                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            14165     93.24%     93.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              159      1.05%     94.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              525      3.46%     97.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              204      1.34%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               68      0.45%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               27      0.18%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                8      0.05%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                4      0.03%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                6      0.04%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                9      0.06%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                3      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                3      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15192                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                28002752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15728768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              448806636.59642047                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              252088632.71314931                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   62393782500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      91311.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       113664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     23421184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        14016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data      4453504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15727360                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 1821719.434650406474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 375376777.830475270748                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 224637.700556553493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 71377347.173188731074                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 252066066.368801146746                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1776                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       365962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data        69586                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       245762                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     61562408                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  12494899026                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      9663971                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data   2542357245                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1277664753247                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     34663.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     34142.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     44127.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     36535.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5198788.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       113600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     23421568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        14016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      4453504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       28002688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       113600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        14016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       127616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15728768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15728768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       365962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data        69586                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          437542                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       245762                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         245762                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       1820694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     375382932                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        224638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      71377347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         448805611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      1820694                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       224638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2045331                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    252088633                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        252088633                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    252088633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      1820694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    375382932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       224638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     71377347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        700894244                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               437537                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              245740                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        26872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        27585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        26691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        27645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        26875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        26467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        26504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        27493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        27973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        28628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        27916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        27884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        27091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        27771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        27068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        27074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        14981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        15623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        14929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        15797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        15031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        14659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        15329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        15454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        16302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        15454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        15744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        15094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        15441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              6904663900                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2187685000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        15108482650                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15780.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34530.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              387718                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             197014                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           80.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        98537                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   443.780834                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   288.991766                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   354.774030                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        21197     21.51%     21.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17008     17.26%     38.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11805     11.98%     50.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         9301      9.44%     60.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         9910     10.06%     70.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4121      4.18%     74.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3953      4.01%     78.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3717      3.77%     82.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17525     17.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        98537                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              28002368                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           15727360                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              448.800482                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              252.066066                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.97                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       343683900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       182657145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1543182480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     631943640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4925110320.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   9880672410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  15638653440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   33145903335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   531.237122                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  40491644581                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2083380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  19818776483                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       359927400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       191290770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1580831700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     650819160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4925110320.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   9830934780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  15680537760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   33219451890                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   532.415902                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  40592496287                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2083380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  19717924777                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              185384                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        245762                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             92802                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               407                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq             150                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             252209                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            252158                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         185385                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          10213                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      1224470                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1224470                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     43731456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 43731456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              572                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             448364                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   448364    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               448364                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2222233763                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2296172161                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         786928                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       339371                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.transDist::ReadResp            260566                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty       614276                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict          246804                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq             736                       # Transaction distribution (Count)
system.tollcbus.transDist::SCUpgradeReq           203                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp            939                       # Transaction distribution (Count)
system.tollcbus.transDist::SCUpgradeFailReq            3                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeFailResp            3                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq           262763                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp          262763                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq       260567                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq        10446                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp        10446                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port      1276507                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port       240602                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total               1517109                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port     46904256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port      8975808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total               55880064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                         413406                       # Total snoops (Count)
system.tollcbus.snoopTraffic                 16926848                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples           928883                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.089318                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.288680                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                 846844     91.17%     91.17% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                  81112      8.73%     99.90% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                    927      0.10%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total             928883                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED  62393801064                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy         620702691                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy        464911744                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy         99684350                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests      1001633                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests       484988                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests         3987                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops          60010                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops        59083                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops          927                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
