set_min_delay 4.0 -from port1 -rise_from port2 -fall_from core_clock -rise_through xor1 -rise_to clk2 -reset_path
