report number csl tr 81 224 institution stanford university computer systems laboratory title code generation and reorganization in the presence of pipeline constraints author hennessy john l author gross thomas date november 1981 abstract pipeline interlocks are used in a pipelined architecture to prevent the execution of a machine instruction before its operands are available an alternative to this complex piece of hardware is to rearrange the instructions at compile time to avoid pipeline interlocks this problem called code reorganization is studied the basic problem of reorganization of machine level instructions at compile time is shown to be np complete a heuristic algorithm is proposed and its properties and effectiveness are explored the impact of code reorganization techniques on the rest of a compiler system are discussed ftp reports stanford edu pub cstr reports csl tr 81 224 csl tr 81 224 pdf
