-- ****************************************** 
--  Circuito: Multiplexador 8x1
--          A   Vetor de Entradas
--          Y   Vetor de Sa√≠da
-- ******************************************
------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
------------------------------------------------------

entity DECODIFICADOR4X16 is port (
    A  :in  std_logic_vector (3  DOWNTO 0);
    Y  :out std_logic_vector (15 DOWNTO 0));
end DECODIFICADOR4X16;
------------------------------------------------------

architecture dec4x16 of DECODIFICADOR4X16 is
begin
    with A select 
    Y <= "0000000000000001" when "0000",
         "0000000000000010" when "0001",
         "0000000000000100" when "0010",
         "0000000000001000" when "0011",
         "0000000000010000" when "0100",
         "0000000000100000" when "0101",
         "0000000001000000" when "0110",
         "0000000010000000" when "0111",
         "0000000100000000" when "1000",
         "0000001000000000" when "1001",
         "0000010000000000" when "1010",
         "0000100000000000" when "1011",
         "0001000000000000" when "1100",
         "0010000000000000" when "1101",
         "0100000000000000" when "1110",
         "1000000000000000" when "1111",
         "0000000000000000" when others;      
end dec4x16; 
