<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<META http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Mihai Christodorescu: Summary for Automatic Verification for Scheduled VLIW Code</title>
<script language="JavaScript">
      menuName = new Array();
      depth = 2;
    </script><script src="../../browser_script.js" language="JavaScript"></script>
<link type="text/css" href="../../default_style.css" rel="stylesheet">
</head>
<body MARGINHEIGHT="0" MARGINWIDTH="0" LEFTMARGIN="0" TOPMARGIN="0">
<div class="PageHeader">
<div style="border-bottom: 1px solid #bbaa66;">
<div style="border-bottom: 1px solid #ddcc88;">
<div class="spacer"></div>
<div class="row">
<span class="left">Mihai Christodorescu: <a class="OnsiteTopLink" href="../index.html">main</a> / work&nbsp;page</span><span class="right"><a class="Onsite" style="margin-right: 0.5em;" href="../..//calendar.html">
                Calendar
              </a><a class="Onsite" href="../..//contact.html">
                Contact info
              </a></span>
</div>
<div class="spacer"></div>
</div>
</div>
</div>
<br>
<h1 class="PageTitle">
	Summary for<br>
<i>Automatic Verification for Scheduled VLIW Code</i>
<br>
</h1>
<table cellspacing="0" cellpadding="10" border="0" width="75%" align="center">
<tr>
<td>
<table border="0" cellspacing="0" cellpadding="5" width="100%" bgcolor="#ddddff">
<tr valign="top">
<td align="right">Title:</td><td><b>Automatic Verification for Scheduled VLIW Code</b></td>
</tr>
<tr valign="top">
<td align="right">Authors:</td><td><b>Xiushan  Feng<br>Alan J. Hu</b></td>
</tr>
<tr valign="top">
<td align="right">Organizations:</td><td>Dept of Computer Science, University of British Columbia<br>Dept of Computer Science, University of British Columbia</td>
</tr>
<tr valign="top">
<td align="right">Print&nbsp;Information:</td><td><i>Proceedings of the Joint Conference on Languages, Compilers, and Tools for Embedded Systems : Software and Compilers for Embedded Systems</i>
<br>
      Pages 85 - 92<br>ACM SIGPLAN: LCTES'02 - SCOPES'02 Conference<br>Berlin, Germany, 2002</td>
</tr>
<tr valign="top">
<td align="right">Online:</td><td>1. 
    <a class="Offsite" href="http://portal.acm.org/citation.cfm?doid=513829.513844">ACM Digital Library copy</a></td>
</tr>
</table>
<br>

    
<p>
      The paper extends previous work on verifying assembly code at
      the ISA level by applying to moderm VLIW. Aggressive VLIW
      designs currently expose architectural features (parallelism,
      pipelining, resource conflicts, lack of interlocks), which makes
      code generation and optimization very challenging. The
      verification process deals mostly with discovering resource
      conflicts and proving the correctness of the scheduled code.
    </p>

    
<p>
      The verification task is to take two assembly-language routines
      and verify that they are equivalent. This process is used to
      verify the correctness of highly optmized code in relation to
      the original, non-optimized version. The user specifies what
      inputs are initially equal and what outputs should be equal on
      termination. The technique <u>assumes</u> the two routines have
      <i>"very similar"</i> control flow.
    </p>

    
<p>
      The verification procedure uses a model of the processor to
      symbolically simulate the two routines. The simulator summarizes
      statements as functions of the initial inputs and states. Most
      machine operations are treated as <i>"uninterpreted
      functions"</i>. This abstraction is safe, but restrictive (does
      not support functional equivalence of sequences of
      instructions). The logic used is the theory of uninterpreted
      functions, with equality, linear arithmetic, and memory read and
      write. They employ SVC for checking this logic used for
      expressions.
    </p>

    
<p>
      Highlights:
      <ul>
        
<li>Loops are unrolled according to the decision procedure: if
        the loop is proven to be taken, it is unrolled one more time;
        if the loop is proven not to be taken, the loop is no longer
        unrolled; otherwise, the loop code cannot be handled.</li>

        
<li>Forward branches are handled by case-splitting (not yet
        implemented).</li>

        
<li>The simulator handles parallel execution by serializing
        operation and performing a state commit only after all the
        instructions executing in parallel have obtained their
        operands.</li>

        
<li>Delay slots are simulated using queues to delay the
        results of an instruction.</li>
      
</ul>
    
</p>

  
</td>
</tr>
</table>
<br>
<div class="MaintainerInfo">
<div>
<div>
<div>
	    Copyright 1998-2003 Mihai Christodorescu. All rights reserved. <br>
	    Maintained by Mihai Christodorescu (<a href="http://www.cs.wisc.edu/~mihai">http://www.cs.wisc.edu/~mihai</a>). <br>
            Created: Thu Dec 24 22:21:54 PST 1998<br>
            Last modified: Wed May  7 08:59:14 CDT 2003</div>
</div>
</div>
</div>
</body>
</html>
