module wideexpr_00693(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?($signed((ctrl[3]?$signed((($signed(s4))-(1'sb0))-(((ctrl[5]?4'sb1011:1'sb1))<<((s0)<<(s5)))):s3)))<<($signed($signed({$signed(s6)}))):((ctrl[2]?(ctrl[6]?((+(s4))>>>({5'b11000,{s1,1'sb0,s1,u7},~^(3'sb111)}))>>>(s7):s7):1'sb0))&($signed(((ctrl[5]?(ctrl[2]?({3{4'b1011}})>($unsigned(s4)):{2{$unsigned(6'sb111110)}}):{+((s0)>>(s7)),1'b0}))>=(+((((4'sb1000)<=(6'b101000))^((u1)^(6'b110011)))<=({3{+(s3)}}))))));
  assign y1 = $signed(($signed((-(2'sb00))<<<((3'b011)^(2'b00))))^~($signed(($signed(s2))&((s4)-(5'sb10100)))));
  assign y2 = ({(!((((ctrl[7]?(ctrl[2]?-(u5):(ctrl[7]?s6:s4)):((5'sb11001)>>(3'b110))|((4'sb0011)>>>(u7))))^~((ctrl[7]?(ctrl[4]?5'sb11010:1'sb1):((s7)>>(s5))<<(s5))))<(((ctrl[0]?(+(6'sb011001))^~($signed(s5)):($signed(1'sb0))>>>(1'sb0)))<<<((ctrl[4]?(s1)-(s4):6'sb110010)))))>>(((+((u0)<<<({+(s0),{4{1'b1}},(ctrl[1]?s5:s6),$signed(s4)})))-((ctrl[6]?(s3)-((-(u4))&(s3)):(-(4'sb0010))<<<((^(s1))+({1{1'sb0}})))))<<<((1'sb0)|(2'sb11))),{~&($unsigned(($signed((ctrl[7]?-(s2):(ctrl[3]?s3:2'sb10))))<=(({2{(s5)==(3'sb001)}})>=({6'sb100101,(u2)>>>(s6),(s3)<<<(u6)})))),4'sb0000,+(({4{{+((s2)<<<(s0)),3'sb111}}})<<(((^($unsigned(6'sb001100)))<<((ctrl[1]?(s2)>>>(5'sb10101):(4'sb0101)>>>(3'b001))))^~({1{{3'sb101,(u6)+(1'sb0)}}}))),-($signed(($signed((ctrl[7]?(6'sb100101)-(s7):(ctrl[2]?s3:1'sb0))))^~((($signed(3'b111))<<((ctrl[0]?3'b001:u6)))<<<((ctrl[1]?{2'sb11}:{4{3'b100}})))))},((ctrl[3]?(-(2'b11))<<<(-((((2'sb00)|(1'sb0))&(+(1'sb0)))<<((s4)+(3'sb101)))):(ctrl[4]?6'sb010111:($signed((s5)<=($unsigned(4'sb0011))))^~(s0))))&(((((2'sb01)<<(((ctrl[2]?s2:s4))+(s3)))^~($signed(s0)))>>(5'sb00001))^~((5'sb01011)<<({4{(ctrl[3]?+((4'sb1100)^(s6)):s6)}}))),(ctrl[1]?1'sb1:+((({((s3)^~(s5))>>>((3'sb010)<<<(2'b01))})^~((ctrl[3]?{1{2'b11}}:s1)))<<<((ctrl[0]?s4:-(($signed(3'sb001))<<<($signed(s2)))))))})<<((1'sb0)&(($unsigned($signed({3{(2'sb00)<<({6'sb001010,$signed(6'sb001110),(2'b01)<<(3'sb000),(5'sb00001)^~(2'b10)})}})))>>(5'sb10111)));
  assign y3 = $unsigned((($signed(~|((s3)>>(s1))))>=(u7))<=(s5));
  assign y4 = {2{3'sb101}};
  assign y5 = (((ctrl[1]?$signed(3'sb100):6'sb110010))&((+((ctrl[0]?(ctrl[0]?+(u3):$signed((ctrl[1]?5'sb01111:s1))):(ctrl[7]?((ctrl[2]?4'sb0101:s1))^(+(s4)):($signed(u3))<<((2'b01)^(s0))))))>>(5'sb00110)))==(s1);
  assign y6 = (~((ctrl[6]?~((+(s0))>>(6'sb110100)):($unsigned(u5))<<<({(ctrl[6]?s6:1'b1),(u4)>>(s2)}))))!=(((-((5'b01010)==((5'b00001)+(1'sb1))))>(s4))<({2{1'sb1}}));
  assign y7 = $signed((ctrl[4]?u3:(ctrl[4]?s7:(ctrl[5]?$unsigned(s1):6'sb010110))));
endmodule
