Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Documents/git/CECS-341/Labs/Lab7_MIPS_Execute_Stage/EX_Stage_TestBench_isim_beh.exe -prj D:/Documents/git/CECS-341/Labs/Lab7_MIPS_Execute_Stage/EX_Stage_TestBench_beh.prj work.EX_Stage_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/git/CECS-341/Labs/Lab7_MIPS_Execute_Stage/EX_Stage.v" into library work
Analyzing Verilog file "D:/Documents/git/CECS-341/Labs/Lab7_MIPS_Execute_Stage/EX_Stage_TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module alu
Compiling module mux2(WIDTH=32)
Compiling module mux2(WIDTH=5)
Compiling module sl2
Compiling module adder32
Compiling module EX_Stage
Compiling module EX_Stage_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/Documents/git/CECS-341/Labs/Lab7_MIPS_Execute_Stage/EX_Stage_TestBench_isim_beh.exe
Fuse Memory Usage: 27252 KB
Fuse CPU Usage: 359 ms
