module partsel_00483(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [2:26] x4;
  wire [4:29] x5;
  wire [1:26] x6;
  wire signed [24:6] x7;
  wire signed [26:2] x8;
  wire signed [1:25] x9;
  wire [29:7] x10;
  wire [1:31] x11;
  wire signed [31:2] x12;
  wire [26:7] x13;
  wire [25:7] x14;
  wire [4:24] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [4:26] p0 = 85582828;
  localparam signed [5:29] p1 = 691360712;
  localparam signed [28:1] p2 = 902056555;
  localparam [1:26] p3 = 246883006;
  assign x4 = p3[18 + s2 -: 6];
  assign x5 = {2{x3[9 +: 4]}};
  assign x6 = {2{(({{p0, ((p2 | x0[12 + s0 -: 1]) - (p3[21 -: 2] ^ (x2[24 + s3 -: 5] ^ (x4[9 + s1] + x5[12 -: 4]))))}, {p3[13], p3[21 + s2 -: 8]}} | {x0[21 -: 4], x3}) & x4)}};
  assign x7 = (ctrl[3] && !ctrl[3] && !ctrl[0] ? (p0[11] & (!ctrl[0] && ctrl[3] && !ctrl[1] ? x6[16] : x1)) : {2{{2{x5[7 + s2]}}}});
  assign x8 = p0[16 + s2];
  assign x9 = (ctrl[2] || !ctrl[2] || !ctrl[0] ? (!ctrl[1] && ctrl[0] && ctrl[3] ? x5[8 + s1] : ({2{(!ctrl[2] || ctrl[2] || !ctrl[1] ? p1[19] : p0[14 + s2])}} - (ctrl[2] && !ctrl[0] || !ctrl[1] ? x7[25 + s0 +: 6] : x7[26 + s0 +: 5]))) : p0[21]);
  assign x10 = x4[28 + s1 -: 6];
  assign x11 = x2;
  assign x12 = (x2[11] ^ (((x2[14 -: 2] ^ p2[15 -: 3]) | x4[22 -: 4]) + p0[13 -: 4]));
  assign x13 = p0[15 + s1];
  assign x14 = ((p1 & p0[15 -: 2]) & p1[14 + s2]);
  assign x15 = p0[14 + s1];
  assign y0 = p1[19 + s3 -: 4];
  assign y1 = p1[21];
  assign y2 = ({2{((p1[20 + s3 -: 8] ^ x2) - p2[22 -: 3])}} ^ x11[8 + s2 +: 3]);
  assign y3 = x1;
endmodule
