
003_LED_EXTI_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000340c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800359c  0800359c  0001359c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080035c0  080035c0  000135c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080035c4  080035c4  000135c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  20000000  080035c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
  7 .bss          00012e50  2000002c  2000002c  0002002c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012e7c  20012e7c  0002002c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000cd88  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000214e  00000000  00000000  0002cde4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c20  00000000  00000000  0002ef38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b08  00000000  00000000  0002fb58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005cf5  00000000  00000000  00030660  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004850  00000000  00000000  00036355  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003aba5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000031c4  00000000  00000000  0003ac24  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003dde8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000002c 	.word	0x2000002c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003584 	.word	0x08003584

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000030 	.word	0x20000030
 80001cc:	08003584 	.word	0x08003584

080001d0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
 80001d8:	460b      	mov	r3, r1
 80001da:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001e0:	4b08      	ldr	r3, [pc, #32]	; (8000204 <DAC_SetChannel1Data+0x34>)
 80001e2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001e4:	68fa      	ldr	r2, [r7, #12]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4413      	add	r3, r2
 80001ea:	3308      	adds	r3, #8
 80001ec:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	461a      	mov	r2, r3
 80001f2:	887b      	ldrh	r3, [r7, #2]
 80001f4:	6013      	str	r3, [r2, #0]
}
 80001f6:	bf00      	nop
 80001f8:	3714      	adds	r7, #20
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	40007400 	.word	0x40007400

08000208 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000208:	b480      	push	{r7}
 800020a:	b085      	sub	sp, #20
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	4b25      	ldr	r3, [pc, #148]	; (80002b4 <DMA_Init+0xac>)
 8000220:	4013      	ands	r3, r2
 8000222:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000232:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800023e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800024a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000250:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000256:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800025c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	4313      	orrs	r3, r2
 8000262:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	68fa      	ldr	r2, [r7, #12]
 8000268:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	f023 0307 	bic.w	r3, r3, #7
 8000276:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4313      	orrs	r3, r2
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	4313      	orrs	r3, r2
 8000286:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	691a      	ldr	r2, [r3, #16]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	685a      	ldr	r2, [r3, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	689a      	ldr	r2, [r3, #8]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60da      	str	r2, [r3, #12]
}
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	f01c803f 	.word	0xf01c803f

080002b8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d006      	beq.n	80002d8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f043 0201 	orr.w	r2, r3, #1
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002d6:	e005      	b.n	80002e4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f023 0201 	bic.w	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f003 0301 	and.w	r3, r3, #1
 8000304:	2b00      	cmp	r3, #0
 8000306:	d002      	beq.n	800030e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000308:	2301      	movs	r3, #1
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	e001      	b.n	8000312 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800030e:	2300      	movs	r3, #0
 8000310:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000312:	7bfb      	ldrb	r3, [r7, #15]
}
 8000314:	4618      	mov	r0, r3
 8000316:	3714      	adds	r7, #20
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000320:	b480      	push	{r7}
 8000322:	b087      	sub	sp, #28
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800032a:	2300      	movs	r3, #0
 800032c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a15      	ldr	r2, [pc, #84]	; (800038c <DMA_GetFlagStatus+0x6c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d802      	bhi.n	8000340 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <DMA_GetFlagStatus+0x70>)
 800033c:	613b      	str	r3, [r7, #16]
 800033e:	e001      	b.n	8000344 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000340:	4b14      	ldr	r3, [pc, #80]	; (8000394 <DMA_GetFlagStatus+0x74>)
 8000342:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800034a:	2b00      	cmp	r3, #0
 800034c:	d003      	beq.n	8000356 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	e002      	b.n	800035c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000356:	693b      	ldr	r3, [r7, #16]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000362:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000366:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000368:	68fa      	ldr	r2, [r7, #12]
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	4013      	ands	r3, r2
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000372:	2301      	movs	r3, #1
 8000374:	75fb      	strb	r3, [r7, #23]
 8000376:	e001      	b.n	800037c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000378:	2300      	movs	r3, #0
 800037a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800037c:	7dfb      	ldrb	r3, [r7, #23]
}
 800037e:	4618      	mov	r0, r3
 8000380:	371c      	adds	r7, #28
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	4002640f 	.word	0x4002640f
 8000390:	40026000 	.word	0x40026000
 8000394:	40026400 	.word	0x40026400

08000398 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <DMA_ClearFlag+0x50>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d802      	bhi.n	80003b0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003aa:	4b10      	ldr	r3, [pc, #64]	; (80003ec <DMA_ClearFlag+0x54>)
 80003ac:	60fb      	str	r3, [r7, #12]
 80003ae:	e001      	b.n	80003b4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <DMA_ClearFlag+0x58>)
 80003b2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d007      	beq.n	80003ce <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003c4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c8:	68fa      	ldr	r2, [r7, #12]
 80003ca:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003cc:	e006      	b.n	80003dc <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003d4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	6093      	str	r3, [r2, #8]
}
 80003dc:	bf00      	nop
 80003de:	3714      	adds	r7, #20
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	4002640f 	.word	0x4002640f
 80003ec:	40026000 	.word	0x40026000
 80003f0:	40026400 	.word	0x40026400

080003f4 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000400:	4b34      	ldr	r3, [pc, #208]	; (80004d4 <EXTI_Init+0xe0>)
 8000402:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	799b      	ldrb	r3, [r3, #6]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d04f      	beq.n	80004ac <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800040c:	4931      	ldr	r1, [pc, #196]	; (80004d4 <EXTI_Init+0xe0>)
 800040e:	4b31      	ldr	r3, [pc, #196]	; (80004d4 <EXTI_Init+0xe0>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	43db      	mvns	r3, r3
 8000418:	4013      	ands	r3, r2
 800041a:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800041c:	492d      	ldr	r1, [pc, #180]	; (80004d4 <EXTI_Init+0xe0>)
 800041e:	4b2d      	ldr	r3, [pc, #180]	; (80004d4 <EXTI_Init+0xe0>)
 8000420:	685a      	ldr	r2, [r3, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	43db      	mvns	r3, r3
 8000428:	4013      	ands	r3, r2
 800042a:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	791b      	ldrb	r3, [r3, #4]
 8000430:	461a      	mov	r2, r3
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	4413      	add	r3, r2
 8000436:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	68fa      	ldr	r2, [r7, #12]
 800043c:	6811      	ldr	r1, [r2, #0]
 800043e:	687a      	ldr	r2, [r7, #4]
 8000440:	6812      	ldr	r2, [r2, #0]
 8000442:	430a      	orrs	r2, r1
 8000444:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000446:	4923      	ldr	r1, [pc, #140]	; (80004d4 <EXTI_Init+0xe0>)
 8000448:	4b22      	ldr	r3, [pc, #136]	; (80004d4 <EXTI_Init+0xe0>)
 800044a:	689a      	ldr	r2, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	43db      	mvns	r3, r3
 8000452:	4013      	ands	r3, r2
 8000454:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000456:	491f      	ldr	r1, [pc, #124]	; (80004d4 <EXTI_Init+0xe0>)
 8000458:	4b1e      	ldr	r3, [pc, #120]	; (80004d4 <EXTI_Init+0xe0>)
 800045a:	68da      	ldr	r2, [r3, #12]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	43db      	mvns	r3, r3
 8000462:	4013      	ands	r3, r2
 8000464:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	795b      	ldrb	r3, [r3, #5]
 800046a:	2b10      	cmp	r3, #16
 800046c:	d10e      	bne.n	800048c <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800046e:	4919      	ldr	r1, [pc, #100]	; (80004d4 <EXTI_Init+0xe0>)
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <EXTI_Init+0xe0>)
 8000472:	689a      	ldr	r2, [r3, #8]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4313      	orrs	r3, r2
 800047a:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800047c:	4915      	ldr	r1, [pc, #84]	; (80004d4 <EXTI_Init+0xe0>)
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <EXTI_Init+0xe0>)
 8000480:	68da      	ldr	r2, [r3, #12]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4313      	orrs	r3, r2
 8000488:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800048a:	e01d      	b.n	80004c8 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 800048c:	4b11      	ldr	r3, [pc, #68]	; (80004d4 <EXTI_Init+0xe0>)
 800048e:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	795b      	ldrb	r3, [r3, #5]
 8000494:	461a      	mov	r2, r3
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	4413      	add	r3, r2
 800049a:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	68fa      	ldr	r2, [r7, #12]
 80004a0:	6811      	ldr	r1, [r2, #0]
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	430a      	orrs	r2, r1
 80004a8:	601a      	str	r2, [r3, #0]
}
 80004aa:	e00d      	b.n	80004c8 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	791b      	ldrb	r3, [r3, #4]
 80004b0:	461a      	mov	r2, r3
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	4413      	add	r3, r2
 80004b6:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	6811      	ldr	r1, [r2, #0]
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	6812      	ldr	r2, [r2, #0]
 80004c2:	43d2      	mvns	r2, r2
 80004c4:	400a      	ands	r2, r1
 80004c6:	601a      	str	r2, [r3, #0]
}
 80004c8:	bf00      	nop
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40013c00 	.word	0x40013c00

080004d8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <EXTI_ClearITPendingBit+0x1c>)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	6153      	str	r3, [r2, #20]
}
 80004e6:	bf00      	nop
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40013c00 	.word	0x40013c00

080004f8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b087      	sub	sp, #28
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
 8000506:	2300      	movs	r3, #0
 8000508:	613b      	str	r3, [r7, #16]
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800050e:	2300      	movs	r3, #0
 8000510:	617b      	str	r3, [r7, #20]
 8000512:	e076      	b.n	8000602 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000514:	2201      	movs	r2, #1
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	fa02 f303 	lsl.w	r3, r2, r3
 800051c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	693b      	ldr	r3, [r7, #16]
 8000524:	4013      	ands	r3, r2
 8000526:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	693b      	ldr	r3, [r7, #16]
 800052c:	429a      	cmp	r2, r3
 800052e:	d165      	bne.n	80005fc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	2103      	movs	r1, #3
 800053a:	fa01 f303 	lsl.w	r3, r1, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	401a      	ands	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	4619      	mov	r1, r3
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
 8000558:	431a      	orrs	r2, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	791b      	ldrb	r3, [r3, #4]
 8000562:	2b01      	cmp	r3, #1
 8000564:	d003      	beq.n	800056e <GPIO_Init+0x76>
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	791b      	ldrb	r3, [r3, #4]
 800056a:	2b02      	cmp	r3, #2
 800056c:	d12e      	bne.n	80005cc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	689a      	ldr	r2, [r3, #8]
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	005b      	lsls	r3, r3, #1
 8000576:	2103      	movs	r1, #3
 8000578:	fa01 f303 	lsl.w	r3, r1, r3
 800057c:	43db      	mvns	r3, r3
 800057e:	401a      	ands	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	689a      	ldr	r2, [r3, #8]
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	795b      	ldrb	r3, [r3, #5]
 800058c:	4619      	mov	r1, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	fa01 f303 	lsl.w	r3, r1, r3
 8000596:	431a      	orrs	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	685a      	ldr	r2, [r3, #4]
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	2301      	movs	r3, #1
 80005a8:	408b      	lsls	r3, r1
 80005aa:	43db      	mvns	r3, r3
 80005ac:	401a      	ands	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	7992      	ldrb	r2, [r2, #6]
 80005ba:	4611      	mov	r1, r2
 80005bc:	697a      	ldr	r2, [r7, #20]
 80005be:	b292      	uxth	r2, r2
 80005c0:	fa01 f202 	lsl.w	r2, r1, r2
 80005c4:	b292      	uxth	r2, r2
 80005c6:	431a      	orrs	r2, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	68da      	ldr	r2, [r3, #12]
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	b29b      	uxth	r3, r3
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	2103      	movs	r1, #3
 80005d8:	fa01 f303 	lsl.w	r3, r1, r3
 80005dc:	43db      	mvns	r3, r3
 80005de:	401a      	ands	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	68da      	ldr	r2, [r3, #12]
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	79db      	ldrb	r3, [r3, #7]
 80005ec:	4619      	mov	r1, r3
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	fa01 f303 	lsl.w	r3, r1, r3
 80005f6:	431a      	orrs	r2, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	3301      	adds	r3, #1
 8000600:	617b      	str	r3, [r7, #20]
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d985      	bls.n	8000514 <GPIO_Init+0x1c>
    }
  }
}
 8000608:	bf00      	nop
 800060a:	371c      	adds	r7, #28
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	887a      	ldrh	r2, [r7, #2]
 8000624:	835a      	strh	r2, [r3, #26]
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr

08000632 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000632:	b480      	push	{r7}
 8000634:	b083      	sub	sp, #12
 8000636:	af00      	add	r7, sp, #0
 8000638:	6078      	str	r0, [r7, #4]
 800063a:	460b      	mov	r3, r1
 800063c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	695a      	ldr	r2, [r3, #20]
 8000642:	887b      	ldrh	r3, [r7, #2]
 8000644:	405a      	eors	r2, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	615a      	str	r2, [r3, #20]
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800065c:	4a12      	ldr	r2, [pc, #72]	; (80006a8 <RCC_DeInit+0x50>)
 800065e:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <RCC_DeInit+0x50>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f043 0301 	orr.w	r3, r3, #1
 8000666:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000668:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <RCC_DeInit+0x50>)
 800066a:	2200      	movs	r2, #0
 800066c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 800066e:	4a0e      	ldr	r2, [pc, #56]	; (80006a8 <RCC_DeInit+0x50>)
 8000670:	4b0d      	ldr	r3, [pc, #52]	; (80006a8 <RCC_DeInit+0x50>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8000678:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800067c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800067e:	4b0a      	ldr	r3, [pc, #40]	; (80006a8 <RCC_DeInit+0x50>)
 8000680:	4a0a      	ldr	r2, [pc, #40]	; (80006ac <RCC_DeInit+0x54>)
 8000682:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000684:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <RCC_DeInit+0x50>)
 8000686:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <RCC_DeInit+0x58>)
 8000688:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800068c:	4a06      	ldr	r2, [pc, #24]	; (80006a8 <RCC_DeInit+0x50>)
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <RCC_DeInit+0x50>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000696:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000698:	4b03      	ldr	r3, [pc, #12]	; (80006a8 <RCC_DeInit+0x50>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 800069e:	bf00      	nop
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	40023800 	.word	0x40023800
 80006ac:	24003010 	.word	0x24003010
 80006b0:	20003000 	.word	0x20003000

080006b4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	460b      	mov	r3, r1
 80006be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006c0:	78fb      	ldrb	r3, [r7, #3]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d006      	beq.n	80006d4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80006c6:	490a      	ldr	r1, [pc, #40]	; (80006f0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006c8:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80006d2:	e006      	b.n	80006e2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80006d4:	4906      	ldr	r1, [pc, #24]	; (80006f0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006d6:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	43db      	mvns	r3, r3
 80006de:	4013      	ands	r3, r2
 80006e0:	630b      	str	r3, [r1, #48]	; 0x30
}
 80006e2:	bf00      	nop
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800

080006f4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	460b      	mov	r3, r1
 80006fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000700:	78fb      	ldrb	r3, [r7, #3]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d006      	beq.n	8000714 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000706:	490a      	ldr	r1, [pc, #40]	; (8000730 <RCC_APB2PeriphClockCmd+0x3c>)
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <RCC_APB2PeriphClockCmd+0x3c>)
 800070a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4313      	orrs	r3, r2
 8000710:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000712:	e006      	b.n	8000722 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000714:	4906      	ldr	r1, [pc, #24]	; (8000730 <RCC_APB2PeriphClockCmd+0x3c>)
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <RCC_APB2PeriphClockCmd+0x3c>)
 8000718:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	43db      	mvns	r3, r3
 800071e:	4013      	ands	r3, r2
 8000720:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800

08000734 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	887a      	ldrh	r2, [r7, #2]
 8000744:	819a      	strh	r2, [r3, #12]
}
 8000746:	bf00      	nop
 8000748:	370c      	adds	r7, #12
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr

08000752 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000752:	b480      	push	{r7}
 8000754:	b085      	sub	sp, #20
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
 800075a:	460b      	mov	r3, r1
 800075c:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800075e:	2300      	movs	r3, #0
 8000760:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	891b      	ldrh	r3, [r3, #8]
 8000766:	b29a      	uxth	r2, r3
 8000768:	887b      	ldrh	r3, [r7, #2]
 800076a:	4013      	ands	r3, r2
 800076c:	b29b      	uxth	r3, r3
 800076e:	2b00      	cmp	r3, #0
 8000770:	d002      	beq.n	8000778 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000772:	2301      	movs	r3, #1
 8000774:	73fb      	strb	r3, [r7, #15]
 8000776:	e001      	b.n	800077c <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000778:	2300      	movs	r3, #0
 800077a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800077c:	7bfb      	ldrb	r3, [r7, #15]
}
 800077e:	4618      	mov	r0, r3
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 800078c:	b490      	push	{r4, r7}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	460a      	mov	r2, r1
 8000796:	71fb      	strb	r3, [r7, #7]
 8000798:	4613      	mov	r3, r2
 800079a:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 800079c:	2300      	movs	r3, #0
 800079e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80007a0:	79bb      	ldrb	r3, [r7, #6]
 80007a2:	f003 0303 	and.w	r3, r3, #3
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	220f      	movs	r2, #15
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80007b0:	4916      	ldr	r1, [pc, #88]	; (800080c <SYSCFG_EXTILineConfig+0x80>)
 80007b2:	79bb      	ldrb	r3, [r7, #6]
 80007b4:	089b      	lsrs	r3, r3, #2
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	4618      	mov	r0, r3
 80007ba:	4a14      	ldr	r2, [pc, #80]	; (800080c <SYSCFG_EXTILineConfig+0x80>)
 80007bc:	79bb      	ldrb	r3, [r7, #6]
 80007be:	089b      	lsrs	r3, r3, #2
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	3302      	adds	r3, #2
 80007c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	43db      	mvns	r3, r3
 80007cc:	401a      	ands	r2, r3
 80007ce:	1c83      	adds	r3, r0, #2
 80007d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80007d4:	480d      	ldr	r0, [pc, #52]	; (800080c <SYSCFG_EXTILineConfig+0x80>)
 80007d6:	79bb      	ldrb	r3, [r7, #6]
 80007d8:	089b      	lsrs	r3, r3, #2
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	461c      	mov	r4, r3
 80007de:	4a0b      	ldr	r2, [pc, #44]	; (800080c <SYSCFG_EXTILineConfig+0x80>)
 80007e0:	79bb      	ldrb	r3, [r7, #6]
 80007e2:	089b      	lsrs	r3, r3, #2
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	3302      	adds	r3, #2
 80007e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007ec:	79f9      	ldrb	r1, [r7, #7]
 80007ee:	79bb      	ldrb	r3, [r7, #6]
 80007f0:	f003 0303 	and.w	r3, r3, #3
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	fa01 f303 	lsl.w	r3, r1, r3
 80007fa:	431a      	orrs	r2, r3
 80007fc:	1ca3      	adds	r3, r4, #2
 80007fe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000802:	bf00      	nop
 8000804:	3710      	adds	r7, #16
 8000806:	46bd      	mov	sp, r7
 8000808:	bc90      	pop	{r4, r7}
 800080a:	4770      	bx	lr
 800080c:	40013800 	.word	0x40013800

08000810 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f103 0208 	add.w	r2, r3, #8
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	f04f 32ff 	mov.w	r2, #4294967295
 8000828:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	f103 0208 	add.w	r2, r3, #8
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f103 0208 	add.w	r2, r3, #8
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2200      	movs	r2, #0
 800085c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr

0800086a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800086a:	b480      	push	{r7}
 800086c:	b085      	sub	sp, #20
 800086e:	af00      	add	r7, sp, #0
 8000870:	6078      	str	r0, [r7, #4]
 8000872:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	683a      	ldr	r2, [r7, #0]
 800088e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	683a      	ldr	r2, [r7, #0]
 8000894:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	1c5a      	adds	r2, r3, #1
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	601a      	str	r2, [r3, #0]
}
 80008a6:	bf00      	nop
 80008a8:	3714      	adds	r7, #20
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr

080008b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80008b2:	b480      	push	{r7}
 80008b4:	b085      	sub	sp, #20
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
 80008ba:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c8:	d103      	bne.n	80008d2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	691b      	ldr	r3, [r3, #16]
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	e00c      	b.n	80008ec <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	3308      	adds	r3, #8
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	e002      	b.n	80008e0 <vListInsert+0x2e>
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d9f6      	bls.n	80008da <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	685a      	ldr	r2, [r3, #4]
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	683a      	ldr	r2, [r7, #0]
 80008fa:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	68fa      	ldr	r2, [r7, #12]
 8000900:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	683a      	ldr	r2, [r7, #0]
 8000906:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	1c5a      	adds	r2, r3, #1
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	691b      	ldr	r3, [r3, #16]
 8000930:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	6892      	ldr	r2, [r2, #8]
 800093a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	687a      	ldr	r2, [r7, #4]
 8000942:	6852      	ldr	r2, [r2, #4]
 8000944:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	685a      	ldr	r2, [r3, #4]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	429a      	cmp	r2, r3
 800094e:	d103      	bne.n	8000958 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	689a      	ldr	r2, [r3, #8]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2200      	movs	r2, #0
 800095c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	1e5a      	subs	r2, r3, #1
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	681b      	ldr	r3, [r3, #0]
}
 800096c:	4618      	mov	r0, r3
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	3b04      	subs	r3, #4
 8000988:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000990:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	3b04      	subs	r3, #4
 8000996:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	f023 0201 	bic.w	r2, r3, #1
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	3b04      	subs	r3, #4
 80009a6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80009a8:	4a0c      	ldr	r2, [pc, #48]	; (80009dc <pxPortInitialiseStack+0x64>)
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3b14      	subs	r3, #20
 80009b2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80009b4:	687a      	ldr	r2, [r7, #4]
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	3b04      	subs	r3, #4
 80009be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	f06f 0202 	mvn.w	r2, #2
 80009c6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	3b20      	subs	r3, #32
 80009cc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80009ce:	68fb      	ldr	r3, [r7, #12]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3714      	adds	r7, #20
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	080009e1 	.word	0x080009e1

080009e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80009e0:	b480      	push	{r7}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80009ea:	4b11      	ldr	r3, [pc, #68]	; (8000a30 <prvTaskExitError+0x50>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009f2:	d009      	beq.n	8000a08 <prvTaskExitError+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80009f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009f8:	f383 8811 	msr	BASEPRI, r3
 80009fc:	f3bf 8f6f 	isb	sy
 8000a00:	f3bf 8f4f 	dsb	sy
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	e7fe      	b.n	8000a06 <prvTaskExitError+0x26>
 8000a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a0c:	f383 8811 	msr	BASEPRI, r3
 8000a10:	f3bf 8f6f 	isb	sy
 8000a14:	f3bf 8f4f 	dsb	sy
 8000a18:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000a1a:	bf00      	nop
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d0fc      	beq.n	8000a1c <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000a22:	bf00      	nop
 8000a24:	3714      	adds	r7, #20
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000000 	.word	0x20000000
	...

08000a40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000a40:	4b07      	ldr	r3, [pc, #28]	; (8000a60 <pxCurrentTCBConst2>)
 8000a42:	6819      	ldr	r1, [r3, #0]
 8000a44:	6808      	ldr	r0, [r1, #0]
 8000a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a4a:	f380 8809 	msr	PSP, r0
 8000a4e:	f3bf 8f6f 	isb	sy
 8000a52:	f04f 0000 	mov.w	r0, #0
 8000a56:	f380 8811 	msr	BASEPRI, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f3af 8000 	nop.w

08000a60 <pxCurrentTCBConst2>:
 8000a60:	20012c70 	.word	0x20012c70
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop

08000a68 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8000a68:	4808      	ldr	r0, [pc, #32]	; (8000a8c <prvPortStartFirstTask+0x24>)
 8000a6a:	6800      	ldr	r0, [r0, #0]
 8000a6c:	6800      	ldr	r0, [r0, #0]
 8000a6e:	f380 8808 	msr	MSP, r0
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	f380 8814 	msr	CONTROL, r0
 8000a7a:	b662      	cpsie	i
 8000a7c:	b661      	cpsie	f
 8000a7e:	f3bf 8f4f 	dsb	sy
 8000a82:	f3bf 8f6f 	isb	sy
 8000a86:	df00      	svc	0
 8000a88:	bf00      	nop
 8000a8a:	0000      	.short	0x0000
 8000a8c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8000a90:	bf00      	nop
 8000a92:	bf00      	nop

08000a94 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000a9a:	4b44      	ldr	r3, [pc, #272]	; (8000bac <xPortStartScheduler+0x118>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a44      	ldr	r2, [pc, #272]	; (8000bb0 <xPortStartScheduler+0x11c>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d109      	bne.n	8000ab8 <xPortStartScheduler+0x24>
 8000aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000aa8:	f383 8811 	msr	BASEPRI, r3
 8000aac:	f3bf 8f6f 	isb	sy
 8000ab0:	f3bf 8f4f 	dsb	sy
 8000ab4:	613b      	str	r3, [r7, #16]
 8000ab6:	e7fe      	b.n	8000ab6 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000ab8:	4b3c      	ldr	r3, [pc, #240]	; (8000bac <xPortStartScheduler+0x118>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a3d      	ldr	r2, [pc, #244]	; (8000bb4 <xPortStartScheduler+0x120>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d109      	bne.n	8000ad6 <xPortStartScheduler+0x42>
 8000ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ac6:	f383 8811 	msr	BASEPRI, r3
 8000aca:	f3bf 8f6f 	isb	sy
 8000ace:	f3bf 8f4f 	dsb	sy
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	e7fe      	b.n	8000ad4 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000ad6:	4b38      	ldr	r3, [pc, #224]	; (8000bb8 <xPortStartScheduler+0x124>)
 8000ad8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	22ff      	movs	r2, #255	; 0xff
 8000ae6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000af0:	78fb      	ldrb	r3, [r7, #3]
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000af8:	b2da      	uxtb	r2, r3
 8000afa:	4b30      	ldr	r3, [pc, #192]	; (8000bbc <xPortStartScheduler+0x128>)
 8000afc:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000afe:	4b30      	ldr	r3, [pc, #192]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b00:	2207      	movs	r2, #7
 8000b02:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000b04:	e009      	b.n	8000b1a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8000b06:	4b2e      	ldr	r3, [pc, #184]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	4a2c      	ldr	r2, [pc, #176]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b0e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000b10:	78fb      	ldrb	r3, [r7, #3]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000b1a:	78fb      	ldrb	r3, [r7, #3]
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b22:	2b80      	cmp	r3, #128	; 0x80
 8000b24:	d0ef      	beq.n	8000b06 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000b26:	4b26      	ldr	r3, [pc, #152]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f1c3 0307 	rsb	r3, r3, #7
 8000b2e:	2b04      	cmp	r3, #4
 8000b30:	d009      	beq.n	8000b46 <xPortStartScheduler+0xb2>
 8000b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b36:	f383 8811 	msr	BASEPRI, r3
 8000b3a:	f3bf 8f6f 	isb	sy
 8000b3e:	f3bf 8f4f 	dsb	sy
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	e7fe      	b.n	8000b44 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000b46:	4b1e      	ldr	r3, [pc, #120]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	021b      	lsls	r3, r3, #8
 8000b4c:	4a1c      	ldr	r2, [pc, #112]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b4e:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000b50:	4b1b      	ldr	r3, [pc, #108]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000b58:	4a19      	ldr	r2, [pc, #100]	; (8000bc0 <xPortStartScheduler+0x12c>)
 8000b5a:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000b64:	4a17      	ldr	r2, [pc, #92]	; (8000bc4 <xPortStartScheduler+0x130>)
 8000b66:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <xPortStartScheduler+0x130>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b6e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000b70:	4a14      	ldr	r2, [pc, #80]	; (8000bc4 <xPortStartScheduler+0x130>)
 8000b72:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <xPortStartScheduler+0x130>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000b7a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000b7c:	f000 f8d4 	bl	8000d28 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000b80:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <xPortStartScheduler+0x134>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8000b86:	f000 f8f3 	bl	8000d70 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000b8a:	4a10      	ldr	r2, [pc, #64]	; (8000bcc <xPortStartScheduler+0x138>)
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <xPortStartScheduler+0x138>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000b94:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000b96:	f7ff ff67 	bl	8000a68 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000b9a:	f001 fb13 	bl	80021c4 <vTaskSwitchContext>
    prvTaskExitError();
 8000b9e:	f7ff ff1f 	bl	80009e0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000ba2:	2300      	movs	r3, #0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3718      	adds	r7, #24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	e000ed00 	.word	0xe000ed00
 8000bb0:	410fc271 	.word	0x410fc271
 8000bb4:	410fc270 	.word	0x410fc270
 8000bb8:	e000e400 	.word	0xe000e400
 8000bbc:	20000048 	.word	0x20000048
 8000bc0:	2000004c 	.word	0x2000004c
 8000bc4:	e000ed20 	.word	0xe000ed20
 8000bc8:	20000000 	.word	0x20000000
 8000bcc:	e000ef34 	.word	0xe000ef34

08000bd0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bda:	f383 8811 	msr	BASEPRI, r3
 8000bde:	f3bf 8f6f 	isb	sy
 8000be2:	f3bf 8f4f 	dsb	sy
 8000be6:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000be8:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <vPortEnterCritical+0x54>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	3301      	adds	r3, #1
 8000bee:	4a0d      	ldr	r2, [pc, #52]	; (8000c24 <vPortEnterCritical+0x54>)
 8000bf0:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <vPortEnterCritical+0x54>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d10e      	bne.n	8000c18 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <vPortEnterCritical+0x58>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d009      	beq.n	8000c18 <vPortEnterCritical+0x48>
 8000c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c08:	f383 8811 	msr	BASEPRI, r3
 8000c0c:	f3bf 8f6f 	isb	sy
 8000c10:	f3bf 8f4f 	dsb	sy
 8000c14:	603b      	str	r3, [r7, #0]
 8000c16:	e7fe      	b.n	8000c16 <vPortEnterCritical+0x46>
    }
}
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	20000000 	.word	0x20000000
 8000c28:	e000ed04 	.word	0xe000ed04

08000c2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000c32:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <vPortExitCritical+0x4c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d109      	bne.n	8000c4e <vPortExitCritical+0x22>
 8000c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c3e:	f383 8811 	msr	BASEPRI, r3
 8000c42:	f3bf 8f6f 	isb	sy
 8000c46:	f3bf 8f4f 	dsb	sy
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	e7fe      	b.n	8000c4c <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8000c4e:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <vPortExitCritical+0x4c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	3b01      	subs	r3, #1
 8000c54:	4a08      	ldr	r2, [pc, #32]	; (8000c78 <vPortExitCritical+0x4c>)
 8000c56:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <vPortExitCritical+0x4c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d104      	bne.n	8000c6a <vPortExitCritical+0x3e>
 8000c60:	2300      	movs	r3, #0
 8000c62:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	20000000 	.word	0x20000000
 8000c7c:	00000000 	.word	0x00000000

08000c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000c80:	f3ef 8009 	mrs	r0, PSP
 8000c84:	f3bf 8f6f 	isb	sy
 8000c88:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <pxCurrentTCBConst>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	f01e 0f10 	tst.w	lr, #16
 8000c90:	bf08      	it	eq
 8000c92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000c96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c9a:	6010      	str	r0, [r2, #0]
 8000c9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000ca0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000ca4:	f380 8811 	msr	BASEPRI, r0
 8000ca8:	f3bf 8f4f 	dsb	sy
 8000cac:	f3bf 8f6f 	isb	sy
 8000cb0:	f001 fa88 	bl	80021c4 <vTaskSwitchContext>
 8000cb4:	f04f 0000 	mov.w	r0, #0
 8000cb8:	f380 8811 	msr	BASEPRI, r0
 8000cbc:	bc09      	pop	{r0, r3}
 8000cbe:	6819      	ldr	r1, [r3, #0]
 8000cc0:	6808      	ldr	r0, [r1, #0]
 8000cc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cc6:	f01e 0f10 	tst.w	lr, #16
 8000cca:	bf08      	it	eq
 8000ccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000cd0:	f380 8809 	msr	PSP, r0
 8000cd4:	f3bf 8f6f 	isb	sy
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	f3af 8000 	nop.w

08000ce0 <pxCurrentTCBConst>:
 8000ce0:	20012c70 	.word	0x20012c70
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop

08000ce8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
        __asm volatile
 8000cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cf2:	f383 8811 	msr	BASEPRI, r3
 8000cf6:	f3bf 8f6f 	isb	sy
 8000cfa:	f3bf 8f4f 	dsb	sy
 8000cfe:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000d00:	f001 f9a8 	bl	8002054 <xTaskIncrementTick>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d003      	beq.n	8000d12 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <SysTick_Handler+0x3c>)
 8000d0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	2300      	movs	r3, #0
 8000d14:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	e000ed04 	.word	0xe000ed04

08000d28 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000d2c:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <vPortSetupTimerInterrupt+0x34>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000d32:	4b0b      	ldr	r3, [pc, #44]	; (8000d60 <vPortSetupTimerInterrupt+0x38>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000d38:	4a0a      	ldr	r2, [pc, #40]	; (8000d64 <vPortSetupTimerInterrupt+0x3c>)
 8000d3a:	4b0b      	ldr	r3, [pc, #44]	; (8000d68 <vPortSetupTimerInterrupt+0x40>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	490b      	ldr	r1, [pc, #44]	; (8000d6c <vPortSetupTimerInterrupt+0x44>)
 8000d40:	fba1 1303 	umull	r1, r3, r1, r3
 8000d44:	099b      	lsrs	r3, r3, #6
 8000d46:	3b01      	subs	r3, #1
 8000d48:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000d4a:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <vPortSetupTimerInterrupt+0x34>)
 8000d4c:	2207      	movs	r2, #7
 8000d4e:	601a      	str	r2, [r3, #0]
}
 8000d50:	bf00      	nop
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	e000e010 	.word	0xe000e010
 8000d60:	e000e018 	.word	0xe000e018
 8000d64:	e000e014 	.word	0xe000e014
 8000d68:	20000018 	.word	0x20000018
 8000d6c:	10624dd3 	.word	0x10624dd3

08000d70 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8000d70:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000d80 <vPortEnableVFP+0x10>
 8000d74:	6801      	ldr	r1, [r0, #0]
 8000d76:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000d7a:	6001      	str	r1, [r0, #0]
 8000d7c:	4770      	bx	lr
 8000d7e:	0000      	.short	0x0000
 8000d80:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop

08000d88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8000d8e:	f3ef 8305 	mrs	r3, IPSR
 8000d92:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	2b0f      	cmp	r3, #15
 8000d98:	d913      	bls.n	8000dc2 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000d9a:	4a16      	ldr	r2, [pc, #88]	; (8000df4 <vPortValidateInterruptPriority+0x6c>)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	4413      	add	r3, r2
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000da4:	4b14      	ldr	r3, [pc, #80]	; (8000df8 <vPortValidateInterruptPriority+0x70>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	7afa      	ldrb	r2, [r7, #11]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d209      	bcs.n	8000dc2 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 8000dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000db2:	f383 8811 	msr	BASEPRI, r3
 8000db6:	f3bf 8f6f 	isb	sy
 8000dba:	f3bf 8f4f 	dsb	sy
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	e7fe      	b.n	8000dc0 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <vPortValidateInterruptPriority+0x74>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000dca:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <vPortValidateInterruptPriority+0x78>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d909      	bls.n	8000de6 <vPortValidateInterruptPriority+0x5e>
 8000dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dd6:	f383 8811 	msr	BASEPRI, r3
 8000dda:	f3bf 8f6f 	isb	sy
 8000dde:	f3bf 8f4f 	dsb	sy
 8000de2:	603b      	str	r3, [r7, #0]
 8000de4:	e7fe      	b.n	8000de4 <vPortValidateInterruptPriority+0x5c>
    }
 8000de6:	bf00      	nop
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	e000e3f0 	.word	0xe000e3f0
 8000df8:	20000048 	.word	0x20000048
 8000dfc:	e000ed0c 	.word	0xe000ed0c
 8000e00:	2000004c 	.word	0x2000004c

08000e04 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08a      	sub	sp, #40	; 0x28
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8000e10:	f001 f866 	bl	8001ee0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8000e14:	4b59      	ldr	r3, [pc, #356]	; (8000f7c <pvPortMalloc+0x178>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d101      	bne.n	8000e20 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8000e1c:	f000 f91a 	bl	8001054 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000e20:	4b57      	ldr	r3, [pc, #348]	; (8000f80 <pvPortMalloc+0x17c>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	4013      	ands	r3, r2
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	f040 8091 	bne.w	8000f50 <pvPortMalloc+0x14c>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d01c      	beq.n	8000e6e <pvPortMalloc+0x6a>
            {
                xWantedSize += xHeapStructSize;
 8000e34:	2208      	movs	r2, #8
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d013      	beq.n	8000e6e <pvPortMalloc+0x6a>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f023 0307 	bic.w	r3, r3, #7
 8000e4c:	3308      	adds	r3, #8
 8000e4e:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d009      	beq.n	8000e6e <pvPortMalloc+0x6a>
 8000e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e5e:	f383 8811 	msr	BASEPRI, r3
 8000e62:	f3bf 8f6f 	isb	sy
 8000e66:	f3bf 8f4f 	dsb	sy
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	e7fe      	b.n	8000e6c <pvPortMalloc+0x68>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d06d      	beq.n	8000f50 <pvPortMalloc+0x14c>
 8000e74:	4b43      	ldr	r3, [pc, #268]	; (8000f84 <pvPortMalloc+0x180>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d868      	bhi.n	8000f50 <pvPortMalloc+0x14c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 8000e7e:	4b42      	ldr	r3, [pc, #264]	; (8000f88 <pvPortMalloc+0x184>)
 8000e80:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8000e82:	4b41      	ldr	r3, [pc, #260]	; (8000f88 <pvPortMalloc+0x184>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000e88:	e004      	b.n	8000e94 <pvPortMalloc+0x90>
                {
                    pxPreviousBlock = pxBlock;
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8c:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8000e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e96:	685a      	ldr	r2, [r3, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d203      	bcs.n	8000ea6 <pvPortMalloc+0xa2>
 8000e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d1f1      	bne.n	8000e8a <pvPortMalloc+0x86>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 8000ea6:	4b35      	ldr	r3, [pc, #212]	; (8000f7c <pvPortMalloc+0x178>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d04f      	beq.n	8000f50 <pvPortMalloc+0x14c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000eb0:	6a3b      	ldr	r3, [r7, #32]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2208      	movs	r2, #8
 8000eb6:	4413      	add	r3, r2
 8000eb8:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	6a3b      	ldr	r3, [r7, #32]
 8000ec0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec4:	685a      	ldr	r2, [r3, #4]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	1ad2      	subs	r2, r2, r3
 8000eca:	2308      	movs	r3, #8
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d91e      	bls.n	8000f10 <pvPortMalloc+0x10c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000ed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000eda:	69bb      	ldr	r3, [r7, #24]
 8000edc:	f003 0307 	and.w	r3, r3, #7
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d009      	beq.n	8000ef8 <pvPortMalloc+0xf4>
 8000ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ee8:	f383 8811 	msr	BASEPRI, r3
 8000eec:	f3bf 8f6f 	isb	sy
 8000ef0:	f3bf 8f4f 	dsb	sy
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	e7fe      	b.n	8000ef6 <pvPortMalloc+0xf2>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efa:	685a      	ldr	r2, [r3, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	1ad2      	subs	r2, r2, r3
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8000f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000f0a:	69b8      	ldr	r0, [r7, #24]
 8000f0c:	f000 f904 	bl	8001118 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000f10:	4b1c      	ldr	r3, [pc, #112]	; (8000f84 <pvPortMalloc+0x180>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	4a1a      	ldr	r2, [pc, #104]	; (8000f84 <pvPortMalloc+0x180>)
 8000f1c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000f1e:	4b19      	ldr	r3, [pc, #100]	; (8000f84 <pvPortMalloc+0x180>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <pvPortMalloc+0x188>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d203      	bcs.n	8000f32 <pvPortMalloc+0x12e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000f2a:	4b16      	ldr	r3, [pc, #88]	; (8000f84 <pvPortMalloc+0x180>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a17      	ldr	r2, [pc, #92]	; (8000f8c <pvPortMalloc+0x188>)
 8000f30:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <pvPortMalloc+0x17c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8000f46:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <pvPortMalloc+0x18c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	4a10      	ldr	r2, [pc, #64]	; (8000f90 <pvPortMalloc+0x18c>)
 8000f4e:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8000f50:	f000 ffd4 	bl	8001efc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	f003 0307 	and.w	r3, r3, #7
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d009      	beq.n	8000f72 <pvPortMalloc+0x16e>
 8000f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f62:	f383 8811 	msr	BASEPRI, r3
 8000f66:	f3bf 8f6f 	isb	sy
 8000f6a:	f3bf 8f4f 	dsb	sy
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	e7fe      	b.n	8000f70 <pvPortMalloc+0x16c>
    return pvReturn;
 8000f72:	69fb      	ldr	r3, [r7, #28]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3728      	adds	r7, #40	; 0x28
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20012c58 	.word	0x20012c58
 8000f80:	20012c6c 	.word	0x20012c6c
 8000f84:	20012c5c 	.word	0x20012c5c
 8000f88:	20012c50 	.word	0x20012c50
 8000f8c:	20012c60 	.word	0x20012c60
 8000f90:	20012c64 	.word	0x20012c64

08000f94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d04b      	beq.n	800103e <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8000fa6:	2308      	movs	r3, #8
 8000fa8:	425b      	negs	r3, r3
 8000faa:	697a      	ldr	r2, [r7, #20]
 8000fac:	4413      	add	r3, r2
 8000fae:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	4b23      	ldr	r3, [pc, #140]	; (8001048 <vPortFree+0xb4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d109      	bne.n	8000fd6 <vPortFree+0x42>
 8000fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fc6:	f383 8811 	msr	BASEPRI, r3
 8000fca:	f3bf 8f6f 	isb	sy
 8000fce:	f3bf 8f4f 	dsb	sy
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	e7fe      	b.n	8000fd4 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d009      	beq.n	8000ff2 <vPortFree+0x5e>
 8000fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fe2:	f383 8811 	msr	BASEPRI, r3
 8000fe6:	f3bf 8f6f 	isb	sy
 8000fea:	f3bf 8f4f 	dsb	sy
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	e7fe      	b.n	8000ff0 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	4b14      	ldr	r3, [pc, #80]	; (8001048 <vPortFree+0xb4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d01e      	beq.n	800103e <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d11a      	bne.n	800103e <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	685a      	ldr	r2, [r3, #4]
 800100c:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <vPortFree+0xb4>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	43db      	mvns	r3, r3
 8001012:	401a      	ands	r2, r3
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8001018:	f000 ff62 	bl	8001ee0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	4b0a      	ldr	r3, [pc, #40]	; (800104c <vPortFree+0xb8>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4413      	add	r3, r2
 8001026:	4a09      	ldr	r2, [pc, #36]	; (800104c <vPortFree+0xb8>)
 8001028:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800102a:	6938      	ldr	r0, [r7, #16]
 800102c:	f000 f874 	bl	8001118 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8001030:	4b07      	ldr	r3, [pc, #28]	; (8001050 <vPortFree+0xbc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	4a06      	ldr	r2, [pc, #24]	; (8001050 <vPortFree+0xbc>)
 8001038:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800103a:	f000 ff5f 	bl	8001efc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800103e:	bf00      	nop
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20012c6c 	.word	0x20012c6c
 800104c:	20012c5c 	.word	0x20012c5c
 8001050:	20012c68 	.word	0x20012c68

08001054 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800105a:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800105e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8001060:	4b27      	ldr	r3, [pc, #156]	; (8001100 <prvHeapInit+0xac>)
 8001062:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	2b00      	cmp	r3, #0
 800106c:	d00c      	beq.n	8001088 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	3307      	adds	r3, #7
 8001072:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f023 0307 	bic.w	r3, r3, #7
 800107a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800107c:	68ba      	ldr	r2, [r7, #8]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	4a1f      	ldr	r2, [pc, #124]	; (8001100 <prvHeapInit+0xac>)
 8001084:	4413      	add	r3, r2
 8001086:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800108c:	4a1d      	ldr	r2, [pc, #116]	; (8001104 <prvHeapInit+0xb0>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001092:	4b1c      	ldr	r3, [pc, #112]	; (8001104 <prvHeapInit+0xb0>)
 8001094:	2200      	movs	r2, #0
 8001096:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	4413      	add	r3, r2
 800109e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80010a0:	2208      	movs	r2, #8
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	1a9b      	subs	r3, r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f023 0307 	bic.w	r3, r3, #7
 80010ae:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4a15      	ldr	r2, [pc, #84]	; (8001108 <prvHeapInit+0xb4>)
 80010b4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80010b6:	4b14      	ldr	r3, [pc, #80]	; (8001108 <prvHeapInit+0xb4>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80010be:	4b12      	ldr	r3, [pc, #72]	; (8001108 <prvHeapInit+0xb4>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	1ad2      	subs	r2, r2, r3
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <prvHeapInit+0xb4>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	4a0a      	ldr	r2, [pc, #40]	; (800110c <prvHeapInit+0xb8>)
 80010e2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	4a09      	ldr	r2, [pc, #36]	; (8001110 <prvHeapInit+0xbc>)
 80010ea:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80010ec:	4b09      	ldr	r3, [pc, #36]	; (8001114 <prvHeapInit+0xc0>)
 80010ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80010f2:	601a      	str	r2, [r3, #0]
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	20000050 	.word	0x20000050
 8001104:	20012c50 	.word	0x20012c50
 8001108:	20012c58 	.word	0x20012c58
 800110c:	20012c60 	.word	0x20012c60
 8001110:	20012c5c 	.word	0x20012c5c
 8001114:	20012c6c 	.word	0x20012c6c

08001118 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001120:	4b28      	ldr	r3, [pc, #160]	; (80011c4 <prvInsertBlockIntoFreeList+0xac>)
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	e002      	b.n	800112c <prvInsertBlockIntoFreeList+0x14>
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	429a      	cmp	r2, r3
 8001134:	d3f7      	bcc.n	8001126 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	441a      	add	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	429a      	cmp	r2, r3
 8001146:	d108      	bne.n	800115a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	441a      	add	r2, r3
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	68ba      	ldr	r2, [r7, #8]
 8001164:	441a      	add	r2, r3
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	429a      	cmp	r2, r3
 800116c:	d118      	bne.n	80011a0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <prvInsertBlockIntoFreeList+0xb0>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	429a      	cmp	r2, r3
 8001178:	d00d      	beq.n	8001196 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	441a      	add	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	e008      	b.n	80011a8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001196:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <prvInsertBlockIntoFreeList+0xb0>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	e003      	b.n	80011a8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80011a8:	68fa      	ldr	r2, [r7, #12]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d002      	beq.n	80011b6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80011b6:	bf00      	nop
 80011b8:	3714      	adds	r7, #20
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	20012c50 	.word	0x20012c50
 80011c8:	20012c58 	.word	0x20012c58

080011cc <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d109      	bne.n	80011f4 <xQueueGenericReset+0x28>
 80011e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011e4:	f383 8811 	msr	BASEPRI, r3
 80011e8:	f3bf 8f6f 	isb	sy
 80011ec:	f3bf 8f4f 	dsb	sy
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	e7fe      	b.n	80011f2 <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 80011f4:	f7ff fcec 	bl	8000bd0 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001200:	68f9      	ldr	r1, [r7, #12]
 8001202:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001204:	fb01 f303 	mul.w	r3, r1, r3
 8001208:	441a      	add	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2200      	movs	r2, #0
 8001212:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001224:	3b01      	subs	r3, #1
 8001226:	68f9      	ldr	r1, [r7, #12]
 8001228:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800122a:	fb01 f303 	mul.w	r3, r1, r3
 800122e:	441a      	add	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	22ff      	movs	r2, #255	; 0xff
 8001238:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	22ff      	movs	r2, #255	; 0xff
 8001240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d114      	bne.n	8001274 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	691b      	ldr	r3, [r3, #16]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d01a      	beq.n	8001288 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	3310      	adds	r3, #16
 8001256:	4618      	mov	r0, r3
 8001258:	f001 f85c 	bl	8002314 <xTaskRemoveFromEventList>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d012      	beq.n	8001288 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8001262:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <xQueueGenericReset+0xcc>)
 8001264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	f3bf 8f4f 	dsb	sy
 800126e:	f3bf 8f6f 	isb	sy
 8001272:	e009      	b.n	8001288 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	3310      	adds	r3, #16
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fac9 	bl	8000810 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	3324      	adds	r3, #36	; 0x24
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff fac4 	bl	8000810 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8001288:	f7ff fcd0 	bl	8000c2c <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800128c:	2301      	movs	r3, #1
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	e000ed04 	.word	0xe000ed04

0800129c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	; 0x30
 80012a0:	af02      	add	r7, sp, #8
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	4613      	mov	r3, r2
 80012a8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d109      	bne.n	80012c4 <xQueueGenericCreate+0x28>
 80012b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012b4:	f383 8811 	msr	BASEPRI, r3
 80012b8:	f3bf 8f6f 	isb	sy
 80012bc:	f3bf 8f4f 	dsb	sy
 80012c0:	61bb      	str	r3, [r7, #24]
 80012c2:	e7fe      	b.n	80012c2 <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	fb02 f303 	mul.w	r3, r2, r3
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d006      	beq.n	80012e2 <xQueueGenericCreate+0x46>
 80012d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d101      	bne.n	80012e6 <xQueueGenericCreate+0x4a>
 80012e2:	2301      	movs	r3, #1
 80012e4:	e000      	b.n	80012e8 <xQueueGenericCreate+0x4c>
 80012e6:	2300      	movs	r3, #0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d109      	bne.n	8001300 <xQueueGenericCreate+0x64>
 80012ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012f0:	f383 8811 	msr	BASEPRI, r3
 80012f4:	f3bf 8f6f 	isb	sy
 80012f8:	f3bf 8f4f 	dsb	sy
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	e7fe      	b.n	80012fe <xQueueGenericCreate+0x62>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001302:	3350      	adds	r3, #80	; 0x50
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fd7d 	bl	8000e04 <pvPortMalloc>
 800130a:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800130c:	6a3b      	ldr	r3, [r7, #32]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d00d      	beq.n	800132e <xQueueGenericCreate+0x92>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001312:	6a3b      	ldr	r3, [r7, #32]
 8001314:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	3350      	adds	r3, #80	; 0x50
 800131a:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800131c:	79fa      	ldrb	r2, [r7, #7]
 800131e:	6a3b      	ldr	r3, [r7, #32]
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	4613      	mov	r3, r2
 8001324:	69fa      	ldr	r2, [r7, #28]
 8001326:	68b9      	ldr	r1, [r7, #8]
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f000 f805 	bl	8001338 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800132e:	6a3b      	ldr	r3, [r7, #32]
    }
 8001330:	4618      	mov	r0, r3
 8001332:	3728      	adds	r7, #40	; 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d103      	bne.n	8001354 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	e002      	b.n	800135a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001366:	2101      	movs	r1, #1
 8001368:	69b8      	ldr	r0, [r7, #24]
 800136a:	f7ff ff2f 	bl	80011cc <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	78fa      	ldrb	r2, [r7, #3]
 8001372:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08e      	sub	sp, #56	; 0x38
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800138e:	2300      	movs	r3, #0
 8001390:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8001396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001398:	2b00      	cmp	r3, #0
 800139a:	d109      	bne.n	80013b0 <xQueueGenericSend+0x30>
 800139c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013a0:	f383 8811 	msr	BASEPRI, r3
 80013a4:	f3bf 8f6f 	isb	sy
 80013a8:	f3bf 8f4f 	dsb	sy
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80013ae:	e7fe      	b.n	80013ae <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d103      	bne.n	80013be <xQueueGenericSend+0x3e>
 80013b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <xQueueGenericSend+0x42>
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <xQueueGenericSend+0x44>
 80013c2:	2300      	movs	r3, #0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d109      	bne.n	80013dc <xQueueGenericSend+0x5c>
 80013c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013cc:	f383 8811 	msr	BASEPRI, r3
 80013d0:	f3bf 8f6f 	isb	sy
 80013d4:	f3bf 8f4f 	dsb	sy
 80013d8:	627b      	str	r3, [r7, #36]	; 0x24
 80013da:	e7fe      	b.n	80013da <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d103      	bne.n	80013ea <xQueueGenericSend+0x6a>
 80013e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d101      	bne.n	80013ee <xQueueGenericSend+0x6e>
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <xQueueGenericSend+0x70>
 80013ee:	2300      	movs	r3, #0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d109      	bne.n	8001408 <xQueueGenericSend+0x88>
 80013f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013f8:	f383 8811 	msr	BASEPRI, r3
 80013fc:	f3bf 8f6f 	isb	sy
 8001400:	f3bf 8f4f 	dsb	sy
 8001404:	623b      	str	r3, [r7, #32]
 8001406:	e7fe      	b.n	8001406 <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001408:	f001 f91c 	bl	8002644 <xTaskGetSchedulerState>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d102      	bne.n	8001418 <xQueueGenericSend+0x98>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <xQueueGenericSend+0x9c>
 8001418:	2301      	movs	r3, #1
 800141a:	e000      	b.n	800141e <xQueueGenericSend+0x9e>
 800141c:	2300      	movs	r3, #0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d109      	bne.n	8001436 <xQueueGenericSend+0xb6>
 8001422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001426:	f383 8811 	msr	BASEPRI, r3
 800142a:	f3bf 8f6f 	isb	sy
 800142e:	f3bf 8f4f 	dsb	sy
 8001432:	61fb      	str	r3, [r7, #28]
 8001434:	e7fe      	b.n	8001434 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001436:	f7ff fbcb 	bl	8000bd0 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800143a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800143e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001442:	429a      	cmp	r2, r3
 8001444:	d302      	bcc.n	800144c <xQueueGenericSend+0xcc>
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	2b02      	cmp	r3, #2
 800144a:	d129      	bne.n	80014a0 <xQueueGenericSend+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	68b9      	ldr	r1, [r7, #8]
 8001450:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001452:	f000 fa11 	bl	8001878 <prvCopyDataToQueue>
 8001456:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800145a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145c:	2b00      	cmp	r3, #0
 800145e:	d010      	beq.n	8001482 <xQueueGenericSend+0x102>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001462:	3324      	adds	r3, #36	; 0x24
 8001464:	4618      	mov	r0, r3
 8001466:	f000 ff55 	bl	8002314 <xTaskRemoveFromEventList>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d013      	beq.n	8001498 <xQueueGenericSend+0x118>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8001470:	4b3f      	ldr	r3, [pc, #252]	; (8001570 <xQueueGenericSend+0x1f0>)
 8001472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	f3bf 8f4f 	dsb	sy
 800147c:	f3bf 8f6f 	isb	sy
 8001480:	e00a      	b.n	8001498 <xQueueGenericSend+0x118>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8001482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001484:	2b00      	cmp	r3, #0
 8001486:	d007      	beq.n	8001498 <xQueueGenericSend+0x118>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001488:	4b39      	ldr	r3, [pc, #228]	; (8001570 <xQueueGenericSend+0x1f0>)
 800148a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	f3bf 8f4f 	dsb	sy
 8001494:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001498:	f7ff fbc8 	bl	8000c2c <vPortExitCritical>
                return pdPASS;
 800149c:	2301      	movs	r3, #1
 800149e:	e063      	b.n	8001568 <xQueueGenericSend+0x1e8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d103      	bne.n	80014ae <xQueueGenericSend+0x12e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80014a6:	f7ff fbc1 	bl	8000c2c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	e05c      	b.n	8001568 <xQueueGenericSend+0x1e8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80014ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d106      	bne.n	80014c2 <xQueueGenericSend+0x142>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4618      	mov	r0, r3
 80014ba:	f000 ff8d 	bl	80023d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80014be:	2301      	movs	r3, #1
 80014c0:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80014c2:	f7ff fbb3 	bl	8000c2c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80014c6:	f000 fd0b 	bl	8001ee0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80014ca:	f7ff fb81 	bl	8000bd0 <vPortEnterCritical>
 80014ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80014d4:	b25b      	sxtb	r3, r3
 80014d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014da:	d103      	bne.n	80014e4 <xQueueGenericSend+0x164>
 80014dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80014ea:	b25b      	sxtb	r3, r3
 80014ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014f0:	d103      	bne.n	80014fa <xQueueGenericSend+0x17a>
 80014f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80014fa:	f7ff fb97 	bl	8000c2c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80014fe:	1d3a      	adds	r2, r7, #4
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4611      	mov	r1, r2
 8001506:	4618      	mov	r0, r3
 8001508:	f000 ff7c 	bl	8002404 <xTaskCheckForTimeOut>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d124      	bne.n	800155c <xQueueGenericSend+0x1dc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001512:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001514:	f000 faa8 	bl	8001a68 <prvIsQueueFull>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d018      	beq.n	8001550 <xQueueGenericSend+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800151e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001520:	3310      	adds	r3, #16
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4611      	mov	r1, r2
 8001526:	4618      	mov	r0, r3
 8001528:	f000 fea6 	bl	8002278 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800152c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800152e:	f000 fa33 	bl	8001998 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8001532:	f000 fce3 	bl	8001efc <xTaskResumeAll>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	f47f af7c 	bne.w	8001436 <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 800153e:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <xQueueGenericSend+0x1f0>)
 8001540:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	f3bf 8f4f 	dsb	sy
 800154a:	f3bf 8f6f 	isb	sy
 800154e:	e772      	b.n	8001436 <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8001550:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001552:	f000 fa21 	bl	8001998 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001556:	f000 fcd1 	bl	8001efc <xTaskResumeAll>
 800155a:	e76c      	b.n	8001436 <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800155c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800155e:	f000 fa1b 	bl	8001998 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001562:	f000 fccb 	bl	8001efc <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8001566:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8001568:	4618      	mov	r0, r3
 800156a:	3738      	adds	r7, #56	; 0x38
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	e000ed04 	.word	0xe000ed04

08001574 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b090      	sub	sp, #64	; 0x40
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
 8001580:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8001586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001588:	2b00      	cmp	r3, #0
 800158a:	d109      	bne.n	80015a0 <xQueueGenericSendFromISR+0x2c>
 800158c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001590:	f383 8811 	msr	BASEPRI, r3
 8001594:	f3bf 8f6f 	isb	sy
 8001598:	f3bf 8f4f 	dsb	sy
 800159c:	62bb      	str	r3, [r7, #40]	; 0x28
 800159e:	e7fe      	b.n	800159e <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d103      	bne.n	80015ae <xQueueGenericSendFromISR+0x3a>
 80015a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d101      	bne.n	80015b2 <xQueueGenericSendFromISR+0x3e>
 80015ae:	2301      	movs	r3, #1
 80015b0:	e000      	b.n	80015b4 <xQueueGenericSendFromISR+0x40>
 80015b2:	2300      	movs	r3, #0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d109      	bne.n	80015cc <xQueueGenericSendFromISR+0x58>
 80015b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015bc:	f383 8811 	msr	BASEPRI, r3
 80015c0:	f3bf 8f6f 	isb	sy
 80015c4:	f3bf 8f4f 	dsb	sy
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
 80015ca:	e7fe      	b.n	80015ca <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d103      	bne.n	80015da <xQueueGenericSendFromISR+0x66>
 80015d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d101      	bne.n	80015de <xQueueGenericSendFromISR+0x6a>
 80015da:	2301      	movs	r3, #1
 80015dc:	e000      	b.n	80015e0 <xQueueGenericSendFromISR+0x6c>
 80015de:	2300      	movs	r3, #0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d109      	bne.n	80015f8 <xQueueGenericSendFromISR+0x84>
 80015e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015e8:	f383 8811 	msr	BASEPRI, r3
 80015ec:	f3bf 8f6f 	isb	sy
 80015f0:	f3bf 8f4f 	dsb	sy
 80015f4:	623b      	str	r3, [r7, #32]
 80015f6:	e7fe      	b.n	80015f6 <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80015f8:	f7ff fbc6 	bl	8000d88 <vPortValidateInterruptPriority>
        __asm volatile
 80015fc:	f3ef 8211 	mrs	r2, BASEPRI
 8001600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001604:	f383 8811 	msr	BASEPRI, r3
 8001608:	f3bf 8f6f 	isb	sy
 800160c:	f3bf 8f4f 	dsb	sy
 8001610:	61fa      	str	r2, [r7, #28]
 8001612:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 8001614:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001616:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800161a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800161c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800161e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001620:	429a      	cmp	r2, r3
 8001622:	d302      	bcc.n	800162a <xQueueGenericSendFromISR+0xb6>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d13d      	bne.n	80016a6 <xQueueGenericSendFromISR+0x132>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800162a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800162c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001630:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	68b9      	ldr	r1, [r7, #8]
 800163e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001640:	f000 f91a 	bl	8001878 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8001644:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800164c:	d112      	bne.n	8001674 <xQueueGenericSendFromISR+0x100>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800164e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001652:	2b00      	cmp	r3, #0
 8001654:	d024      	beq.n	80016a0 <xQueueGenericSendFromISR+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001658:	3324      	adds	r3, #36	; 0x24
 800165a:	4618      	mov	r0, r3
 800165c:	f000 fe5a 	bl	8002314 <xTaskRemoveFromEventList>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d01c      	beq.n	80016a0 <xQueueGenericSendFromISR+0x12c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d019      	beq.n	80016a0 <xQueueGenericSendFromISR+0x12c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	e015      	b.n	80016a0 <xQueueGenericSendFromISR+0x12c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8001674:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001678:	2b7f      	cmp	r3, #127	; 0x7f
 800167a:	d109      	bne.n	8001690 <xQueueGenericSendFromISR+0x11c>
        __asm volatile
 800167c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001680:	f383 8811 	msr	BASEPRI, r3
 8001684:	f3bf 8f6f 	isb	sy
 8001688:	f3bf 8f4f 	dsb	sy
 800168c:	617b      	str	r3, [r7, #20]
 800168e:	e7fe      	b.n	800168e <xQueueGenericSendFromISR+0x11a>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001690:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001694:	3301      	adds	r3, #1
 8001696:	b2db      	uxtb	r3, r3
 8001698:	b25a      	sxtb	r2, r3
 800169a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800169c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80016a0:	2301      	movs	r3, #1
 80016a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80016a4:	e001      	b.n	80016aa <xQueueGenericSendFromISR+0x136>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ac:	613b      	str	r3, [r7, #16]
        __asm volatile
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80016b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3740      	adds	r7, #64	; 0x40
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b08c      	sub	sp, #48	; 0x30
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80016d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d109      	bne.n	80016ee <xQueueReceive+0x2e>
        __asm volatile
 80016da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016de:	f383 8811 	msr	BASEPRI, r3
 80016e2:	f3bf 8f6f 	isb	sy
 80016e6:	f3bf 8f4f 	dsb	sy
 80016ea:	623b      	str	r3, [r7, #32]
 80016ec:	e7fe      	b.n	80016ec <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d103      	bne.n	80016fc <xQueueReceive+0x3c>
 80016f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d101      	bne.n	8001700 <xQueueReceive+0x40>
 80016fc:	2301      	movs	r3, #1
 80016fe:	e000      	b.n	8001702 <xQueueReceive+0x42>
 8001700:	2300      	movs	r3, #0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d109      	bne.n	800171a <xQueueReceive+0x5a>
 8001706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800170a:	f383 8811 	msr	BASEPRI, r3
 800170e:	f3bf 8f6f 	isb	sy
 8001712:	f3bf 8f4f 	dsb	sy
 8001716:	61fb      	str	r3, [r7, #28]
 8001718:	e7fe      	b.n	8001718 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800171a:	f000 ff93 	bl	8002644 <xTaskGetSchedulerState>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d102      	bne.n	800172a <xQueueReceive+0x6a>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <xQueueReceive+0x6e>
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <xQueueReceive+0x70>
 800172e:	2300      	movs	r3, #0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d109      	bne.n	8001748 <xQueueReceive+0x88>
 8001734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001738:	f383 8811 	msr	BASEPRI, r3
 800173c:	f3bf 8f6f 	isb	sy
 8001740:	f3bf 8f4f 	dsb	sy
 8001744:	61bb      	str	r3, [r7, #24]
 8001746:	e7fe      	b.n	8001746 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001748:	f7ff fa42 	bl	8000bd0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800174c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800174e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001750:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001754:	2b00      	cmp	r3, #0
 8001756:	d01f      	beq.n	8001798 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800175c:	f000 f8f6 	bl	800194c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001762:	1e5a      	subs	r2, r3, #1
 8001764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001766:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d00f      	beq.n	8001790 <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001772:	3310      	adds	r3, #16
 8001774:	4618      	mov	r0, r3
 8001776:	f000 fdcd 	bl	8002314 <xTaskRemoveFromEventList>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d007      	beq.n	8001790 <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001780:	4b3c      	ldr	r3, [pc, #240]	; (8001874 <xQueueReceive+0x1b4>)
 8001782:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	f3bf 8f4f 	dsb	sy
 800178c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001790:	f7ff fa4c 	bl	8000c2c <vPortExitCritical>
                return pdPASS;
 8001794:	2301      	movs	r3, #1
 8001796:	e069      	b.n	800186c <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d103      	bne.n	80017a6 <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800179e:	f7ff fa45 	bl	8000c2c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80017a2:	2300      	movs	r3, #0
 80017a4:	e062      	b.n	800186c <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 80017a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d106      	bne.n	80017ba <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80017ac:	f107 0310 	add.w	r3, r7, #16
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 fe11 	bl	80023d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80017b6:	2301      	movs	r3, #1
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80017ba:	f7ff fa37 	bl	8000c2c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80017be:	f000 fb8f 	bl	8001ee0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80017c2:	f7ff fa05 	bl	8000bd0 <vPortEnterCritical>
 80017c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80017cc:	b25b      	sxtb	r3, r3
 80017ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d2:	d103      	bne.n	80017dc <xQueueReceive+0x11c>
 80017d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80017dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017e2:	b25b      	sxtb	r3, r3
 80017e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e8:	d103      	bne.n	80017f2 <xQueueReceive+0x132>
 80017ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017ec:	2200      	movs	r2, #0
 80017ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80017f2:	f7ff fa1b 	bl	8000c2c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80017f6:	1d3a      	adds	r2, r7, #4
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	4611      	mov	r1, r2
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 fe00 	bl	8002404 <xTaskCheckForTimeOut>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d123      	bne.n	8001852 <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800180a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800180c:	f000 f916 	bl	8001a3c <prvIsQueueEmpty>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d017      	beq.n	8001846 <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001818:	3324      	adds	r3, #36	; 0x24
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f000 fd2a 	bl	8002278 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001824:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001826:	f000 f8b7 	bl	8001998 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800182a:	f000 fb67 	bl	8001efc <xTaskResumeAll>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d189      	bne.n	8001748 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 8001834:	4b0f      	ldr	r3, [pc, #60]	; (8001874 <xQueueReceive+0x1b4>)
 8001836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	f3bf 8f4f 	dsb	sy
 8001840:	f3bf 8f6f 	isb	sy
 8001844:	e780      	b.n	8001748 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001846:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001848:	f000 f8a6 	bl	8001998 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800184c:	f000 fb56 	bl	8001efc <xTaskResumeAll>
 8001850:	e77a      	b.n	8001748 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001852:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001854:	f000 f8a0 	bl	8001998 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001858:	f000 fb50 	bl	8001efc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800185c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800185e:	f000 f8ed 	bl	8001a3c <prvIsQueueEmpty>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	f43f af6f 	beq.w	8001748 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800186a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800186c:	4618      	mov	r0, r3
 800186e:	3730      	adds	r7, #48	; 0x30
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	e000ed04 	.word	0xe000ed04

08001878 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800188c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001892:	2b00      	cmp	r3, #0
 8001894:	d10d      	bne.n	80018b2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d14d      	bne.n	800193a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 feec 	bl	8002680 <xTaskPriorityDisinherit>
 80018a8:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2200      	movs	r2, #0
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	e043      	b.n	800193a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d119      	bne.n	80018ec <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	6858      	ldr	r0, [r3, #4]
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c0:	461a      	mov	r2, r3
 80018c2:	68b9      	ldr	r1, [r7, #8]
 80018c4:	f001 fe4a 	bl	800355c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d0:	441a      	add	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d32b      	bcc.n	800193a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	e026      	b.n	800193a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	68d8      	ldr	r0, [r3, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f4:	461a      	mov	r2, r3
 80018f6:	68b9      	ldr	r1, [r7, #8]
 80018f8:	f001 fe30 	bl	800355c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	68da      	ldr	r2, [r3, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001904:	425b      	negs	r3, r3
 8001906:	441a      	add	r2, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	68da      	ldr	r2, [r3, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	429a      	cmp	r2, r3
 8001916:	d207      	bcs.n	8001928 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	425b      	negs	r3, r3
 8001922:	441a      	add	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b02      	cmp	r3, #2
 800192c:	d105      	bne.n	800193a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d002      	beq.n	800193a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	3b01      	subs	r3, #1
 8001938:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1c5a      	adds	r2, r3, #1
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8001942:	697b      	ldr	r3, [r7, #20]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	2b00      	cmp	r3, #0
 800195c:	d018      	beq.n	8001990 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	441a      	add	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68da      	ldr	r2, [r3, #12]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	429a      	cmp	r2, r3
 8001976:	d303      	bcc.n	8001980 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68d9      	ldr	r1, [r3, #12]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001988:	461a      	mov	r2, r3
 800198a:	6838      	ldr	r0, [r7, #0]
 800198c:	f001 fde6 	bl	800355c <memcpy>
    }
}
 8001990:	bf00      	nop
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80019a0:	f7ff f916 	bl	8000bd0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80019aa:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80019ac:	e011      	b.n	80019d2 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d012      	beq.n	80019dc <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	3324      	adds	r3, #36	; 0x24
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 fcaa 	bl	8002314 <xTaskRemoveFromEventList>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80019c6:	f000 fd81 	bl	80024cc <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80019d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	dce9      	bgt.n	80019ae <prvUnlockQueue+0x16>
 80019da:	e000      	b.n	80019de <prvUnlockQueue+0x46>
                        break;
 80019dc:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	22ff      	movs	r2, #255	; 0xff
 80019e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80019e6:	f7ff f921 	bl	8000c2c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80019ea:	f7ff f8f1 	bl	8000bd0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80019f4:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80019f6:	e011      	b.n	8001a1c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d012      	beq.n	8001a26 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3310      	adds	r3, #16
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 fc85 	bl	8002314 <xTaskRemoveFromEventList>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001a10:	f000 fd5c 	bl	80024cc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001a14:	7bbb      	ldrb	r3, [r7, #14]
 8001a16:	3b01      	subs	r3, #1
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001a1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	dce9      	bgt.n	80019f8 <prvUnlockQueue+0x60>
 8001a24:	e000      	b.n	8001a28 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001a26:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	22ff      	movs	r2, #255	; 0xff
 8001a2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001a30:	f7ff f8fc 	bl	8000c2c <vPortExitCritical>
}
 8001a34:	bf00      	nop
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001a44:	f7ff f8c4 	bl	8000bd0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d102      	bne.n	8001a56 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001a50:	2301      	movs	r3, #1
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	e001      	b.n	8001a5a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001a5a:	f7ff f8e7 	bl	8000c2c <vPortExitCritical>

    return xReturn;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001a70:	f7ff f8ae 	bl	8000bd0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d102      	bne.n	8001a86 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8001a80:	2301      	movs	r3, #1
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	e001      	b.n	8001a8a <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001a8a:	f7ff f8cf 	bl	8000c2c <vPortExitCritical>

    return xReturn;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	e014      	b.n	8001ad2 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001aa8:	4a0e      	ldr	r2, [pc, #56]	; (8001ae4 <vQueueAddToRegistry+0x4c>)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d10b      	bne.n	8001acc <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001ab4:	490b      	ldr	r1, [pc, #44]	; (8001ae4 <vQueueAddToRegistry+0x4c>)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8001abe:	4a09      	ldr	r2, [pc, #36]	; (8001ae4 <vQueueAddToRegistry+0x4c>)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	4413      	add	r3, r2
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8001aca:	e005      	b.n	8001ad8 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2b07      	cmp	r3, #7
 8001ad6:	d9e7      	bls.n	8001aa8 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	20012db8 	.word	0x20012db8

08001ae8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001af8:	f7ff f86a 	bl	8000bd0 <vPortEnterCritical>
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b08:	d103      	bne.n	8001b12 <vQueueWaitForMessageRestricted+0x2a>
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b18:	b25b      	sxtb	r3, r3
 8001b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b1e:	d103      	bne.n	8001b28 <vQueueWaitForMessageRestricted+0x40>
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001b28:	f7ff f880 	bl	8000c2c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d106      	bne.n	8001b42 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	3324      	adds	r3, #36	; 0x24
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f000 fbbf 	bl	80022c0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001b42:	6978      	ldr	r0, [r7, #20]
 8001b44:	f7ff ff28 	bl	8001998 <prvUnlockQueue>
    }
 8001b48:	bf00      	nop
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08c      	sub	sp, #48	; 0x30
 8001b54:	af04      	add	r7, sp, #16
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	603b      	str	r3, [r7, #0]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001b60:	88fb      	ldrh	r3, [r7, #6]
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff f94d 	bl	8000e04 <pvPortMalloc>
 8001b6a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00e      	beq.n	8001b90 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001b72:	2058      	movs	r0, #88	; 0x58
 8001b74:	f7ff f946 	bl	8000e04 <pvPortMalloc>
 8001b78:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	631a      	str	r2, [r3, #48]	; 0x30
 8001b86:	e005      	b.n	8001b94 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001b88:	6978      	ldr	r0, [r7, #20]
 8001b8a:	f7ff fa03 	bl	8000f94 <vPortFree>
 8001b8e:	e001      	b.n	8001b94 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d013      	beq.n	8001bc2 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001b9a:	88fa      	ldrh	r2, [r7, #6]
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	9303      	str	r3, [sp, #12]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	9302      	str	r3, [sp, #8]
 8001ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68b9      	ldr	r1, [r7, #8]
 8001bb0:	68f8      	ldr	r0, [r7, #12]
 8001bb2:	f000 f80e 	bl	8001bd2 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001bb6:	69f8      	ldr	r0, [r7, #28]
 8001bb8:	f000 f8a0 	bl	8001cfc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	61bb      	str	r3, [r7, #24]
 8001bc0:	e002      	b.n	8001bc8 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001bc8:	69bb      	ldr	r3, [r7, #24]
    }
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3720      	adds	r7, #32
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b088      	sub	sp, #32
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	461a      	mov	r2, r3
 8001bea:	21a5      	movs	r1, #165	; 0xa5
 8001bec:	f001 fcc1 	bl	8003572 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	f023 0307 	bic.w	r3, r3, #7
 8001c08:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d009      	beq.n	8001c28 <prvInitialiseNewTask+0x56>
 8001c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c18:	f383 8811 	msr	BASEPRI, r3
 8001c1c:	f3bf 8f6f 	isb	sy
 8001c20:	f3bf 8f4f 	dsb	sy
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	e7fe      	b.n	8001c26 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d01f      	beq.n	8001c6e <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61fb      	str	r3, [r7, #28]
 8001c32:	e012      	b.n	8001c5a <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	4413      	add	r3, r2
 8001c3a:	7819      	ldrb	r1, [r3, #0]
 8001c3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	4413      	add	r3, r2
 8001c42:	3334      	adds	r3, #52	; 0x34
 8001c44:	460a      	mov	r2, r1
 8001c46:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001c48:	68ba      	ldr	r2, [r7, #8]
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d006      	beq.n	8001c62 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	3301      	adds	r3, #1
 8001c58:	61fb      	str	r3, [r7, #28]
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	2b09      	cmp	r3, #9
 8001c5e:	d9e9      	bls.n	8001c34 <prvInitialiseNewTask+0x62>
 8001c60:	e000      	b.n	8001c64 <prvInitialiseNewTask+0x92>
            {
                break;
 8001c62:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001c6c:	e003      	b.n	8001c76 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c78:	2b04      	cmp	r3, #4
 8001c7a:	d901      	bls.n	8001c80 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001c7c:	2304      	movs	r3, #4
 8001c7e:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c8a:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8001c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8e:	2200      	movs	r2, #0
 8001c90:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c94:	3304      	adds	r3, #4
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7fe fdda 	bl	8000850 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c9e:	3318      	adds	r3, #24
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fdd5 	bl	8000850 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001caa:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cae:	f1c3 0205 	rsb	r2, r3, #5
 8001cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb4:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cba:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cbe:	3350      	adds	r3, #80	; 0x50
 8001cc0:	2204      	movs	r2, #4
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f001 fc54 	bl	8003572 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ccc:	3354      	adds	r3, #84	; 0x54
 8001cce:	2201      	movs	r2, #1
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f001 fc4d 	bl	8003572 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	68f9      	ldr	r1, [r7, #12]
 8001cdc:	69b8      	ldr	r0, [r7, #24]
 8001cde:	f7fe fe4b 	bl	8000978 <pxPortInitialiseStack>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce6:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cf2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001cf4:	bf00      	nop
 8001cf6:	3720      	adds	r7, #32
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001d04:	f7fe ff64 	bl	8000bd0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001d08:	4b2c      	ldr	r3, [pc, #176]	; (8001dbc <prvAddNewTaskToReadyList+0xc0>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	4a2b      	ldr	r2, [pc, #172]	; (8001dbc <prvAddNewTaskToReadyList+0xc0>)
 8001d10:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001d12:	4b2b      	ldr	r3, [pc, #172]	; (8001dc0 <prvAddNewTaskToReadyList+0xc4>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d109      	bne.n	8001d2e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001d1a:	4a29      	ldr	r2, [pc, #164]	; (8001dc0 <prvAddNewTaskToReadyList+0xc4>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001d20:	4b26      	ldr	r3, [pc, #152]	; (8001dbc <prvAddNewTaskToReadyList+0xc0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d110      	bne.n	8001d4a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001d28:	f000 fbf4 	bl	8002514 <prvInitialiseTaskLists>
 8001d2c:	e00d      	b.n	8001d4a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001d2e:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <prvAddNewTaskToReadyList+0xc8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d109      	bne.n	8001d4a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001d36:	4b22      	ldr	r3, [pc, #136]	; (8001dc0 <prvAddNewTaskToReadyList+0xc4>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d802      	bhi.n	8001d4a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001d44:	4a1e      	ldr	r2, [pc, #120]	; (8001dc0 <prvAddNewTaskToReadyList+0xc4>)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	; (8001dc8 <prvAddNewTaskToReadyList+0xcc>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	4a1d      	ldr	r2, [pc, #116]	; (8001dc8 <prvAddNewTaskToReadyList+0xcc>)
 8001d52:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001d54:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <prvAddNewTaskToReadyList+0xcc>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d60:	2201      	movs	r2, #1
 8001d62:	409a      	lsls	r2, r3
 8001d64:	4b19      	ldr	r3, [pc, #100]	; (8001dcc <prvAddNewTaskToReadyList+0xd0>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	4a18      	ldr	r2, [pc, #96]	; (8001dcc <prvAddNewTaskToReadyList+0xd0>)
 8001d6c:	6013      	str	r3, [r2, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d72:	4613      	mov	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4a15      	ldr	r2, [pc, #84]	; (8001dd0 <prvAddNewTaskToReadyList+0xd4>)
 8001d7c:	441a      	add	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3304      	adds	r3, #4
 8001d82:	4619      	mov	r1, r3
 8001d84:	4610      	mov	r0, r2
 8001d86:	f7fe fd70 	bl	800086a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001d8a:	f7fe ff4f 	bl	8000c2c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <prvAddNewTaskToReadyList+0xc8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00e      	beq.n	8001db4 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001d96:	4b0a      	ldr	r3, [pc, #40]	; (8001dc0 <prvAddNewTaskToReadyList+0xc4>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d207      	bcs.n	8001db4 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001da4:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <prvAddNewTaskToReadyList+0xd8>)
 8001da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	f3bf 8f4f 	dsb	sy
 8001db0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20012d48 	.word	0x20012d48
 8001dc0:	20012c70 	.word	0x20012c70
 8001dc4:	20012d54 	.word	0x20012d54
 8001dc8:	20012d64 	.word	0x20012d64
 8001dcc:	20012d50 	.word	0x20012d50
 8001dd0:	20012c74 	.word	0x20012c74
 8001dd4:	e000ed04 	.word	0xe000ed04

08001dd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d016      	beq.n	8001e18 <vTaskDelay+0x40>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8001dea:	4b13      	ldr	r3, [pc, #76]	; (8001e38 <vTaskDelay+0x60>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d009      	beq.n	8001e06 <vTaskDelay+0x2e>
 8001df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df6:	f383 8811 	msr	BASEPRI, r3
 8001dfa:	f3bf 8f6f 	isb	sy
 8001dfe:	f3bf 8f4f 	dsb	sy
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	e7fe      	b.n	8001e04 <vTaskDelay+0x2c>
            vTaskSuspendAll();
 8001e06:	f000 f86b 	bl	8001ee0 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 fcaf 	bl	8002770 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8001e12:	f000 f873 	bl	8001efc <xTaskResumeAll>
 8001e16:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d107      	bne.n	8001e2e <vTaskDelay+0x56>
        {
            portYIELD_WITHIN_API();
 8001e1e:	4b07      	ldr	r3, [pc, #28]	; (8001e3c <vTaskDelay+0x64>)
 8001e20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	f3bf 8f4f 	dsb	sy
 8001e2a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20012d70 	.word	0x20012d70
 8001e3c:	e000ed04 	.word	0xe000ed04

08001e40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8001e46:	4b1f      	ldr	r3, [pc, #124]	; (8001ec4 <vTaskStartScheduler+0x84>)
 8001e48:	9301      	str	r3, [sp, #4]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	2282      	movs	r2, #130	; 0x82
 8001e52:	491d      	ldr	r1, [pc, #116]	; (8001ec8 <vTaskStartScheduler+0x88>)
 8001e54:	481d      	ldr	r0, [pc, #116]	; (8001ecc <vTaskStartScheduler+0x8c>)
 8001e56:	f7ff fe7b 	bl	8001b50 <xTaskCreate>
 8001e5a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d102      	bne.n	8001e68 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8001e62:	f000 fceb 	bl	800283c <xTimerCreateTimerTask>
 8001e66:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d115      	bne.n	8001e9a <vTaskStartScheduler+0x5a>
 8001e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e72:	f383 8811 	msr	BASEPRI, r3
 8001e76:	f3bf 8f6f 	isb	sy
 8001e7a:	f3bf 8f4f 	dsb	sy
 8001e7e:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8001e80:	4b13      	ldr	r3, [pc, #76]	; (8001ed0 <vTaskStartScheduler+0x90>)
 8001e82:	f04f 32ff 	mov.w	r2, #4294967295
 8001e86:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <vTaskStartScheduler+0x94>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001e8e:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <vTaskStartScheduler+0x98>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8001e94:	f7fe fdfe 	bl	8000a94 <xPortStartScheduler>
 8001e98:	e00d      	b.n	8001eb6 <vTaskStartScheduler+0x76>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea0:	d109      	bne.n	8001eb6 <vTaskStartScheduler+0x76>
 8001ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ea6:	f383 8811 	msr	BASEPRI, r3
 8001eaa:	f3bf 8f6f 	isb	sy
 8001eae:	f3bf 8f4f 	dsb	sy
 8001eb2:	607b      	str	r3, [r7, #4]
 8001eb4:	e7fe      	b.n	8001eb4 <vTaskStartScheduler+0x74>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <vTaskStartScheduler+0x9c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
}
 8001eba:	bf00      	nop
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20012d6c 	.word	0x20012d6c
 8001ec8:	0800359c 	.word	0x0800359c
 8001ecc:	080024e5 	.word	0x080024e5
 8001ed0:	20012d68 	.word	0x20012d68
 8001ed4:	20012d54 	.word	0x20012d54
 8001ed8:	20012d4c 	.word	0x20012d4c
 8001edc:	20000004 	.word	0x20000004

08001ee0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001ee4:	4b04      	ldr	r3, [pc, #16]	; (8001ef8 <vTaskSuspendAll+0x18>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	4a03      	ldr	r2, [pc, #12]	; (8001ef8 <vTaskSuspendAll+0x18>)
 8001eec:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001eee:	bf00      	nop
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	20012d70 	.word	0x20012d70

08001efc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001f0a:	4b41      	ldr	r3, [pc, #260]	; (8002010 <xTaskResumeAll+0x114>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d109      	bne.n	8001f26 <xTaskResumeAll+0x2a>
 8001f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f16:	f383 8811 	msr	BASEPRI, r3
 8001f1a:	f3bf 8f6f 	isb	sy
 8001f1e:	f3bf 8f4f 	dsb	sy
 8001f22:	603b      	str	r3, [r7, #0]
 8001f24:	e7fe      	b.n	8001f24 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001f26:	f7fe fe53 	bl	8000bd0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001f2a:	4b39      	ldr	r3, [pc, #228]	; (8002010 <xTaskResumeAll+0x114>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	4a37      	ldr	r2, [pc, #220]	; (8002010 <xTaskResumeAll+0x114>)
 8001f32:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f34:	4b36      	ldr	r3, [pc, #216]	; (8002010 <xTaskResumeAll+0x114>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d161      	bne.n	8002000 <xTaskResumeAll+0x104>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001f3c:	4b35      	ldr	r3, [pc, #212]	; (8002014 <xTaskResumeAll+0x118>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d05d      	beq.n	8002000 <xTaskResumeAll+0x104>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f44:	e02e      	b.n	8001fa4 <xTaskResumeAll+0xa8>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f46:	4b34      	ldr	r3, [pc, #208]	; (8002018 <xTaskResumeAll+0x11c>)
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	3318      	adds	r3, #24
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fce6 	bl	8000924 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	3304      	adds	r3, #4
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe fce1 	bl	8000924 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f66:	2201      	movs	r2, #1
 8001f68:	409a      	lsls	r2, r3
 8001f6a:	4b2c      	ldr	r3, [pc, #176]	; (800201c <xTaskResumeAll+0x120>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	4a2a      	ldr	r2, [pc, #168]	; (800201c <xTaskResumeAll+0x120>)
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4a27      	ldr	r2, [pc, #156]	; (8002020 <xTaskResumeAll+0x124>)
 8001f82:	441a      	add	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	3304      	adds	r3, #4
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	f7fe fc6d 	bl	800086a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f94:	4b23      	ldr	r3, [pc, #140]	; (8002024 <xTaskResumeAll+0x128>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d302      	bcc.n	8001fa4 <xTaskResumeAll+0xa8>
                    {
                        xYieldPending = pdTRUE;
 8001f9e:	4b22      	ldr	r3, [pc, #136]	; (8002028 <xTaskResumeAll+0x12c>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001fa4:	4b1c      	ldr	r3, [pc, #112]	; (8002018 <xTaskResumeAll+0x11c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1cc      	bne.n	8001f46 <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <xTaskResumeAll+0xba>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001fb2:	f000 fb2b 	bl	800260c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <xTaskResumeAll+0x130>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d010      	beq.n	8001fe4 <xTaskResumeAll+0xe8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001fc2:	f000 f847 	bl	8002054 <xTaskIncrementTick>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d002      	beq.n	8001fd2 <xTaskResumeAll+0xd6>
                            {
                                xYieldPending = pdTRUE;
 8001fcc:	4b16      	ldr	r3, [pc, #88]	; (8002028 <xTaskResumeAll+0x12c>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f1      	bne.n	8001fc2 <xTaskResumeAll+0xc6>

                        xPendedTicks = 0;
 8001fde:	4b13      	ldr	r3, [pc, #76]	; (800202c <xTaskResumeAll+0x130>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001fe4:	4b10      	ldr	r3, [pc, #64]	; (8002028 <xTaskResumeAll+0x12c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d009      	beq.n	8002000 <xTaskResumeAll+0x104>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001fec:	2301      	movs	r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001ff0:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <xTaskResumeAll+0x134>)
 8001ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	f3bf 8f4f 	dsb	sy
 8001ffc:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002000:	f7fe fe14 	bl	8000c2c <vPortExitCritical>

    return xAlreadyYielded;
 8002004:	68bb      	ldr	r3, [r7, #8]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20012d70 	.word	0x20012d70
 8002014:	20012d48 	.word	0x20012d48
 8002018:	20012d08 	.word	0x20012d08
 800201c:	20012d50 	.word	0x20012d50
 8002020:	20012c74 	.word	0x20012c74
 8002024:	20012c70 	.word	0x20012c70
 8002028:	20012d5c 	.word	0x20012d5c
 800202c:	20012d58 	.word	0x20012d58
 8002030:	e000ed04 	.word	0xe000ed04

08002034 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800203a:	4b05      	ldr	r3, [pc, #20]	; (8002050 <xTaskGetTickCount+0x1c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002040:	687b      	ldr	r3, [r7, #4]
}
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20012d4c 	.word	0x20012d4c

08002054 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800205e:	4b4e      	ldr	r3, [pc, #312]	; (8002198 <xTaskIncrementTick+0x144>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2b00      	cmp	r3, #0
 8002064:	f040 808d 	bne.w	8002182 <xTaskIncrementTick+0x12e>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002068:	4b4c      	ldr	r3, [pc, #304]	; (800219c <xTaskIncrementTick+0x148>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	3301      	adds	r3, #1
 800206e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002070:	4a4a      	ldr	r2, [pc, #296]	; (800219c <xTaskIncrementTick+0x148>)
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d11f      	bne.n	80020bc <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 800207c:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <xTaskIncrementTick+0x14c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d009      	beq.n	800209a <xTaskIncrementTick+0x46>
 8002086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800208a:	f383 8811 	msr	BASEPRI, r3
 800208e:	f3bf 8f6f 	isb	sy
 8002092:	f3bf 8f4f 	dsb	sy
 8002096:	603b      	str	r3, [r7, #0]
 8002098:	e7fe      	b.n	8002098 <xTaskIncrementTick+0x44>
 800209a:	4b41      	ldr	r3, [pc, #260]	; (80021a0 <xTaskIncrementTick+0x14c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	4b40      	ldr	r3, [pc, #256]	; (80021a4 <xTaskIncrementTick+0x150>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a3e      	ldr	r2, [pc, #248]	; (80021a0 <xTaskIncrementTick+0x14c>)
 80020a6:	6013      	str	r3, [r2, #0]
 80020a8:	4a3e      	ldr	r2, [pc, #248]	; (80021a4 <xTaskIncrementTick+0x150>)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6013      	str	r3, [r2, #0]
 80020ae:	4b3e      	ldr	r3, [pc, #248]	; (80021a8 <xTaskIncrementTick+0x154>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	3301      	adds	r3, #1
 80020b4:	4a3c      	ldr	r2, [pc, #240]	; (80021a8 <xTaskIncrementTick+0x154>)
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	f000 faa8 	bl	800260c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80020bc:	4b3b      	ldr	r3, [pc, #236]	; (80021ac <xTaskIncrementTick+0x158>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d348      	bcc.n	8002158 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80020c6:	4b36      	ldr	r3, [pc, #216]	; (80021a0 <xTaskIncrementTick+0x14c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d104      	bne.n	80020da <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020d0:	4b36      	ldr	r3, [pc, #216]	; (80021ac <xTaskIncrementTick+0x158>)
 80020d2:	f04f 32ff 	mov.w	r2, #4294967295
 80020d6:	601a      	str	r2, [r3, #0]
                    break;
 80020d8:	e03e      	b.n	8002158 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020da:	4b31      	ldr	r3, [pc, #196]	; (80021a0 <xTaskIncrementTick+0x14c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d203      	bcs.n	80020fa <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80020f2:	4a2e      	ldr	r2, [pc, #184]	; (80021ac <xTaskIncrementTick+0x158>)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80020f8:	e02e      	b.n	8002158 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	3304      	adds	r3, #4
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe fc10 	bl	8000924 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002108:	2b00      	cmp	r3, #0
 800210a:	d004      	beq.n	8002116 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	3318      	adds	r3, #24
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fc07 	bl	8000924 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211a:	2201      	movs	r2, #1
 800211c:	409a      	lsls	r2, r3
 800211e:	4b24      	ldr	r3, [pc, #144]	; (80021b0 <xTaskIncrementTick+0x15c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4313      	orrs	r3, r2
 8002124:	4a22      	ldr	r2, [pc, #136]	; (80021b0 <xTaskIncrementTick+0x15c>)
 8002126:	6013      	str	r3, [r2, #0]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800212c:	4613      	mov	r3, r2
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4a1f      	ldr	r2, [pc, #124]	; (80021b4 <xTaskIncrementTick+0x160>)
 8002136:	441a      	add	r2, r3
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	3304      	adds	r3, #4
 800213c:	4619      	mov	r1, r3
 800213e:	4610      	mov	r0, r2
 8002140:	f7fe fb93 	bl	800086a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002148:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <xTaskIncrementTick+0x164>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214e:	429a      	cmp	r2, r3
 8002150:	d3b9      	bcc.n	80020c6 <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 8002152:	2301      	movs	r3, #1
 8002154:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002156:	e7b6      	b.n	80020c6 <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002158:	4b17      	ldr	r3, [pc, #92]	; (80021b8 <xTaskIncrementTick+0x164>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800215e:	4915      	ldr	r1, [pc, #84]	; (80021b4 <xTaskIncrementTick+0x160>)
 8002160:	4613      	mov	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	4413      	add	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d901      	bls.n	8002174 <xTaskIncrementTick+0x120>
                {
                    xSwitchRequired = pdTRUE;
 8002170:	2301      	movs	r3, #1
 8002172:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002174:	4b11      	ldr	r3, [pc, #68]	; (80021bc <xTaskIncrementTick+0x168>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d007      	beq.n	800218c <xTaskIncrementTick+0x138>
                {
                    xSwitchRequired = pdTRUE;
 800217c:	2301      	movs	r3, #1
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	e004      	b.n	800218c <xTaskIncrementTick+0x138>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002182:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <xTaskIncrementTick+0x16c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	3301      	adds	r3, #1
 8002188:	4a0d      	ldr	r2, [pc, #52]	; (80021c0 <xTaskIncrementTick+0x16c>)
 800218a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800218c:	697b      	ldr	r3, [r7, #20]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20012d70 	.word	0x20012d70
 800219c:	20012d4c 	.word	0x20012d4c
 80021a0:	20012d00 	.word	0x20012d00
 80021a4:	20012d04 	.word	0x20012d04
 80021a8:	20012d60 	.word	0x20012d60
 80021ac:	20012d68 	.word	0x20012d68
 80021b0:	20012d50 	.word	0x20012d50
 80021b4:	20012c74 	.word	0x20012c74
 80021b8:	20012c70 	.word	0x20012c70
 80021bc:	20012d5c 	.word	0x20012d5c
 80021c0:	20012d58 	.word	0x20012d58

080021c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80021c4:	b480      	push	{r7}
 80021c6:	b087      	sub	sp, #28
 80021c8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80021ca:	4b26      	ldr	r3, [pc, #152]	; (8002264 <vTaskSwitchContext+0xa0>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80021d2:	4b25      	ldr	r3, [pc, #148]	; (8002268 <vTaskSwitchContext+0xa4>)
 80021d4:	2201      	movs	r2, #1
 80021d6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80021d8:	e03e      	b.n	8002258 <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 80021da:	4b23      	ldr	r3, [pc, #140]	; (8002268 <vTaskSwitchContext+0xa4>)
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021e0:	4b22      	ldr	r3, [pc, #136]	; (800226c <vTaskSwitchContext+0xa8>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	fab3 f383 	clz	r3, r3
 80021ec:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80021ee:	7afb      	ldrb	r3, [r7, #11]
 80021f0:	f1c3 031f 	rsb	r3, r3, #31
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	491e      	ldr	r1, [pc, #120]	; (8002270 <vTaskSwitchContext+0xac>)
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d109      	bne.n	800221e <vTaskSwitchContext+0x5a>
        __asm volatile
 800220a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800220e:	f383 8811 	msr	BASEPRI, r3
 8002212:	f3bf 8f6f 	isb	sy
 8002216:	f3bf 8f4f 	dsb	sy
 800221a:	607b      	str	r3, [r7, #4]
 800221c:	e7fe      	b.n	800221c <vTaskSwitchContext+0x58>
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	4613      	mov	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4a11      	ldr	r2, [pc, #68]	; (8002270 <vTaskSwitchContext+0xac>)
 800222a:	4413      	add	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	605a      	str	r2, [r3, #4]
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	3308      	adds	r3, #8
 8002240:	429a      	cmp	r2, r3
 8002242:	d104      	bne.n	800224e <vTaskSwitchContext+0x8a>
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <vTaskSwitchContext+0xb0>)
 8002256:	6013      	str	r3, [r2, #0]
}
 8002258:	bf00      	nop
 800225a:	371c      	adds	r7, #28
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	20012d70 	.word	0x20012d70
 8002268:	20012d5c 	.word	0x20012d5c
 800226c:	20012d50 	.word	0x20012d50
 8002270:	20012c74 	.word	0x20012c74
 8002274:	20012c70 	.word	0x20012c70

08002278 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d109      	bne.n	800229c <vTaskPlaceOnEventList+0x24>
 8002288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800228c:	f383 8811 	msr	BASEPRI, r3
 8002290:	f3bf 8f6f 	isb	sy
 8002294:	f3bf 8f4f 	dsb	sy
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	e7fe      	b.n	800229a <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800229c:	4b07      	ldr	r3, [pc, #28]	; (80022bc <vTaskPlaceOnEventList+0x44>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	3318      	adds	r3, #24
 80022a2:	4619      	mov	r1, r3
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7fe fb04 	bl	80008b2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80022aa:	2101      	movs	r1, #1
 80022ac:	6838      	ldr	r0, [r7, #0]
 80022ae:	f000 fa5f 	bl	8002770 <prvAddCurrentTaskToDelayedList>
}
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20012c70 	.word	0x20012c70

080022c0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d109      	bne.n	80022e6 <vTaskPlaceOnEventListRestricted+0x26>
 80022d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d6:	f383 8811 	msr	BASEPRI, r3
 80022da:	f3bf 8f6f 	isb	sy
 80022de:	f3bf 8f4f 	dsb	sy
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	e7fe      	b.n	80022e4 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80022e6:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <vTaskPlaceOnEventListRestricted+0x50>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	3318      	adds	r3, #24
 80022ec:	4619      	mov	r1, r3
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f7fe fabb 	bl	800086a <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 80022fa:	f04f 33ff 	mov.w	r3, #4294967295
 80022fe:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	68b8      	ldr	r0, [r7, #8]
 8002304:	f000 fa34 	bl	8002770 <prvAddCurrentTaskToDelayedList>
    }
 8002308:	bf00      	nop
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20012c70 	.word	0x20012c70

08002314 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d109      	bne.n	800233e <xTaskRemoveFromEventList+0x2a>
 800232a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800232e:	f383 8811 	msr	BASEPRI, r3
 8002332:	f3bf 8f6f 	isb	sy
 8002336:	f3bf 8f4f 	dsb	sy
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	e7fe      	b.n	800233c <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	3318      	adds	r3, #24
 8002342:	4618      	mov	r0, r3
 8002344:	f7fe faee 	bl	8000924 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002348:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <xTaskRemoveFromEventList+0xac>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d11c      	bne.n	800238a <xTaskRemoveFromEventList+0x76>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	3304      	adds	r3, #4
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fae5 	bl	8000924 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235e:	2201      	movs	r2, #1
 8002360:	409a      	lsls	r2, r3
 8002362:	4b18      	ldr	r3, [pc, #96]	; (80023c4 <xTaskRemoveFromEventList+0xb0>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4313      	orrs	r3, r2
 8002368:	4a16      	ldr	r2, [pc, #88]	; (80023c4 <xTaskRemoveFromEventList+0xb0>)
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002370:	4613      	mov	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4413      	add	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4a13      	ldr	r2, [pc, #76]	; (80023c8 <xTaskRemoveFromEventList+0xb4>)
 800237a:	441a      	add	r2, r3
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	3304      	adds	r3, #4
 8002380:	4619      	mov	r1, r3
 8002382:	4610      	mov	r0, r2
 8002384:	f7fe fa71 	bl	800086a <vListInsertEnd>
 8002388:	e005      	b.n	8002396 <xTaskRemoveFromEventList+0x82>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	3318      	adds	r3, #24
 800238e:	4619      	mov	r1, r3
 8002390:	480e      	ldr	r0, [pc, #56]	; (80023cc <xTaskRemoveFromEventList+0xb8>)
 8002392:	f7fe fa6a 	bl	800086a <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800239a:	4b0d      	ldr	r3, [pc, #52]	; (80023d0 <xTaskRemoveFromEventList+0xbc>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d905      	bls.n	80023b0 <xTaskRemoveFromEventList+0x9c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80023a4:	2301      	movs	r3, #1
 80023a6:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80023a8:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <xTaskRemoveFromEventList+0xc0>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	e001      	b.n	80023b4 <xTaskRemoveFromEventList+0xa0>
    }
    else
    {
        xReturn = pdFALSE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80023b4:	697b      	ldr	r3, [r7, #20]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20012d70 	.word	0x20012d70
 80023c4:	20012d50 	.word	0x20012d50
 80023c8:	20012c74 	.word	0x20012c74
 80023cc:	20012d08 	.word	0x20012d08
 80023d0:	20012c70 	.word	0x20012c70
 80023d4:	20012d5c 	.word	0x20012d5c

080023d8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80023e0:	4b06      	ldr	r3, [pc, #24]	; (80023fc <vTaskInternalSetTimeOutState+0x24>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <vTaskInternalSetTimeOutState+0x28>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	605a      	str	r2, [r3, #4]
}
 80023f0:	bf00      	nop
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	20012d60 	.word	0x20012d60
 8002400:	20012d4c 	.word	0x20012d4c

08002404 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b088      	sub	sp, #32
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d109      	bne.n	8002428 <xTaskCheckForTimeOut+0x24>
 8002414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002418:	f383 8811 	msr	BASEPRI, r3
 800241c:	f3bf 8f6f 	isb	sy
 8002420:	f3bf 8f4f 	dsb	sy
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	e7fe      	b.n	8002426 <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d109      	bne.n	8002442 <xTaskCheckForTimeOut+0x3e>
 800242e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002432:	f383 8811 	msr	BASEPRI, r3
 8002436:	f3bf 8f6f 	isb	sy
 800243a:	f3bf 8f4f 	dsb	sy
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	e7fe      	b.n	8002440 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 8002442:	f7fe fbc5 	bl	8000bd0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002446:	4b1f      	ldr	r3, [pc, #124]	; (80024c4 <xTaskCheckForTimeOut+0xc0>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245e:	d102      	bne.n	8002466 <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002460:	2300      	movs	r3, #0
 8002462:	61fb      	str	r3, [r7, #28]
 8002464:	e026      	b.n	80024b4 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	4b17      	ldr	r3, [pc, #92]	; (80024c8 <xTaskCheckForTimeOut+0xc4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d00a      	beq.n	8002488 <xTaskCheckForTimeOut+0x84>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	429a      	cmp	r2, r3
 800247a:	d805      	bhi.n	8002488 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800247c:	2301      	movs	r3, #1
 800247e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	e015      	b.n	80024b4 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	429a      	cmp	r2, r3
 8002490:	d90b      	bls.n	80024aa <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	1ad2      	subs	r2, r2, r3
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7ff ff9a 	bl	80023d8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80024a4:	2300      	movs	r3, #0
 80024a6:	61fb      	str	r3, [r7, #28]
 80024a8:	e004      	b.n	80024b4 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80024b0:	2301      	movs	r3, #1
 80024b2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80024b4:	f7fe fbba 	bl	8000c2c <vPortExitCritical>

    return xReturn;
 80024b8:	69fb      	ldr	r3, [r7, #28]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3720      	adds	r7, #32
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20012d4c 	.word	0x20012d4c
 80024c8:	20012d60 	.word	0x20012d60

080024cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80024d0:	4b03      	ldr	r3, [pc, #12]	; (80024e0 <vTaskMissedYield+0x14>)
 80024d2:	2201      	movs	r2, #1
 80024d4:	601a      	str	r2, [r3, #0]
}
 80024d6:	bf00      	nop
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	20012d5c 	.word	0x20012d5c

080024e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80024ec:	f000 f852 	bl	8002594 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80024f0:	4b06      	ldr	r3, [pc, #24]	; (800250c <prvIdleTask+0x28>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d9f9      	bls.n	80024ec <prvIdleTask+0x8>
                {
                    taskYIELD();
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <prvIdleTask+0x2c>)
 80024fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	f3bf 8f4f 	dsb	sy
 8002504:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002508:	e7f0      	b.n	80024ec <prvIdleTask+0x8>
 800250a:	bf00      	nop
 800250c:	20012c74 	.word	0x20012c74
 8002510:	e000ed04 	.word	0xe000ed04

08002514 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800251a:	2300      	movs	r3, #0
 800251c:	607b      	str	r3, [r7, #4]
 800251e:	e00c      	b.n	800253a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4a12      	ldr	r2, [pc, #72]	; (8002574 <prvInitialiseTaskLists+0x60>)
 800252c:	4413      	add	r3, r2
 800252e:	4618      	mov	r0, r3
 8002530:	f7fe f96e 	bl	8000810 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3301      	adds	r3, #1
 8002538:	607b      	str	r3, [r7, #4]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b04      	cmp	r3, #4
 800253e:	d9ef      	bls.n	8002520 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002540:	480d      	ldr	r0, [pc, #52]	; (8002578 <prvInitialiseTaskLists+0x64>)
 8002542:	f7fe f965 	bl	8000810 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002546:	480d      	ldr	r0, [pc, #52]	; (800257c <prvInitialiseTaskLists+0x68>)
 8002548:	f7fe f962 	bl	8000810 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800254c:	480c      	ldr	r0, [pc, #48]	; (8002580 <prvInitialiseTaskLists+0x6c>)
 800254e:	f7fe f95f 	bl	8000810 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002552:	480c      	ldr	r0, [pc, #48]	; (8002584 <prvInitialiseTaskLists+0x70>)
 8002554:	f7fe f95c 	bl	8000810 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002558:	480b      	ldr	r0, [pc, #44]	; (8002588 <prvInitialiseTaskLists+0x74>)
 800255a:	f7fe f959 	bl	8000810 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800255e:	4b0b      	ldr	r3, [pc, #44]	; (800258c <prvInitialiseTaskLists+0x78>)
 8002560:	4a05      	ldr	r2, [pc, #20]	; (8002578 <prvInitialiseTaskLists+0x64>)
 8002562:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002564:	4b0a      	ldr	r3, [pc, #40]	; (8002590 <prvInitialiseTaskLists+0x7c>)
 8002566:	4a05      	ldr	r2, [pc, #20]	; (800257c <prvInitialiseTaskLists+0x68>)
 8002568:	601a      	str	r2, [r3, #0]
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20012c74 	.word	0x20012c74
 8002578:	20012cd8 	.word	0x20012cd8
 800257c:	20012cec 	.word	0x20012cec
 8002580:	20012d08 	.word	0x20012d08
 8002584:	20012d1c 	.word	0x20012d1c
 8002588:	20012d34 	.word	0x20012d34
 800258c:	20012d00 	.word	0x20012d00
 8002590:	20012d04 	.word	0x20012d04

08002594 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800259a:	e019      	b.n	80025d0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800259c:	f7fe fb18 	bl	8000bd0 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025a0:	4b0f      	ldr	r3, [pc, #60]	; (80025e0 <prvCheckTasksWaitingTermination+0x4c>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3304      	adds	r3, #4
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fe f9b9 	bl	8000924 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80025b2:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <prvCheckTasksWaitingTermination+0x50>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	4a0a      	ldr	r2, [pc, #40]	; (80025e4 <prvCheckTasksWaitingTermination+0x50>)
 80025ba:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80025bc:	4b0a      	ldr	r3, [pc, #40]	; (80025e8 <prvCheckTasksWaitingTermination+0x54>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	3b01      	subs	r3, #1
 80025c2:	4a09      	ldr	r2, [pc, #36]	; (80025e8 <prvCheckTasksWaitingTermination+0x54>)
 80025c4:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80025c6:	f7fe fb31 	bl	8000c2c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f80e 	bl	80025ec <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80025d0:	4b05      	ldr	r3, [pc, #20]	; (80025e8 <prvCheckTasksWaitingTermination+0x54>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1e1      	bne.n	800259c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80025d8:	bf00      	nop
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20012d1c 	.word	0x20012d1c
 80025e4:	20012d48 	.word	0x20012d48
 80025e8:	20012d30 	.word	0x20012d30

080025ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fe fccb 	bl	8000f94 <vPortFree>
                vPortFree( pxTCB );
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7fe fcc8 	bl	8000f94 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002604:	bf00      	nop
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002610:	4b0a      	ldr	r3, [pc, #40]	; (800263c <prvResetNextTaskUnblockTime+0x30>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d104      	bne.n	8002624 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800261a:	4b09      	ldr	r3, [pc, #36]	; (8002640 <prvResetNextTaskUnblockTime+0x34>)
 800261c:	f04f 32ff 	mov.w	r2, #4294967295
 8002620:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002622:	e005      	b.n	8002630 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002624:	4b05      	ldr	r3, [pc, #20]	; (800263c <prvResetNextTaskUnblockTime+0x30>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a04      	ldr	r2, [pc, #16]	; (8002640 <prvResetNextTaskUnblockTime+0x34>)
 800262e:	6013      	str	r3, [r2, #0]
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	20012d00 	.word	0x20012d00
 8002640:	20012d68 	.word	0x20012d68

08002644 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800264a:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <xTaskGetSchedulerState+0x34>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d102      	bne.n	8002658 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002652:	2301      	movs	r3, #1
 8002654:	607b      	str	r3, [r7, #4]
 8002656:	e008      	b.n	800266a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002658:	4b08      	ldr	r3, [pc, #32]	; (800267c <xTaskGetSchedulerState+0x38>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d102      	bne.n	8002666 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002660:	2302      	movs	r3, #2
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	e001      	b.n	800266a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002666:	2300      	movs	r3, #0
 8002668:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800266a:	687b      	ldr	r3, [r7, #4]
    }
 800266c:	4618      	mov	r0, r3
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	20012d54 	.word	0x20012d54
 800267c:	20012d70 	.word	0x20012d70

08002680 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d061      	beq.n	800275a <xTaskPriorityDisinherit+0xda>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8002696:	4b33      	ldr	r3, [pc, #204]	; (8002764 <xTaskPriorityDisinherit+0xe4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	429a      	cmp	r2, r3
 800269e:	d009      	beq.n	80026b4 <xTaskPriorityDisinherit+0x34>
 80026a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a4:	f383 8811 	msr	BASEPRI, r3
 80026a8:	f3bf 8f6f 	isb	sy
 80026ac:	f3bf 8f4f 	dsb	sy
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	e7fe      	b.n	80026b2 <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d109      	bne.n	80026d0 <xTaskPriorityDisinherit+0x50>
 80026bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c0:	f383 8811 	msr	BASEPRI, r3
 80026c4:	f3bf 8f6f 	isb	sy
 80026c8:	f3bf 8f4f 	dsb	sy
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	e7fe      	b.n	80026ce <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d4:	1e5a      	subs	r2, r3, #1
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d039      	beq.n	800275a <xTaskPriorityDisinherit+0xda>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d135      	bne.n	800275a <xTaskPriorityDisinherit+0xda>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	3304      	adds	r3, #4
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe f916 	bl	8000924 <uxListRemove>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10a      	bne.n	8002714 <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002702:	2201      	movs	r2, #1
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43da      	mvns	r2, r3
 800270a:	4b17      	ldr	r3, [pc, #92]	; (8002768 <xTaskPriorityDisinherit+0xe8>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4013      	ands	r3, r2
 8002710:	4a15      	ldr	r2, [pc, #84]	; (8002768 <xTaskPriorityDisinherit+0xe8>)
 8002712:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002720:	f1c3 0205 	rsb	r2, r3, #5
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272c:	2201      	movs	r2, #1
 800272e:	409a      	lsls	r2, r3
 8002730:	4b0d      	ldr	r3, [pc, #52]	; (8002768 <xTaskPriorityDisinherit+0xe8>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4313      	orrs	r3, r2
 8002736:	4a0c      	ldr	r2, [pc, #48]	; (8002768 <xTaskPriorityDisinherit+0xe8>)
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4a09      	ldr	r2, [pc, #36]	; (800276c <xTaskPriorityDisinherit+0xec>)
 8002748:	441a      	add	r2, r3
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	3304      	adds	r3, #4
 800274e:	4619      	mov	r1, r3
 8002750:	4610      	mov	r0, r2
 8002752:	f7fe f88a 	bl	800086a <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8002756:	2301      	movs	r3, #1
 8002758:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800275a:	697b      	ldr	r3, [r7, #20]
    }
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	20012c70 	.word	0x20012c70
 8002768:	20012d50 	.word	0x20012d50
 800276c:	20012c74 	.word	0x20012c74

08002770 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800277a:	4b29      	ldr	r3, [pc, #164]	; (8002820 <prvAddCurrentTaskToDelayedList+0xb0>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002780:	4b28      	ldr	r3, [pc, #160]	; (8002824 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	3304      	adds	r3, #4
 8002786:	4618      	mov	r0, r3
 8002788:	f7fe f8cc 	bl	8000924 <uxListRemove>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10b      	bne.n	80027aa <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002792:	4b24      	ldr	r3, [pc, #144]	; (8002824 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002798:	2201      	movs	r2, #1
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43da      	mvns	r2, r3
 80027a0:	4b21      	ldr	r3, [pc, #132]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb8>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4013      	ands	r3, r2
 80027a6:	4a20      	ldr	r2, [pc, #128]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb8>)
 80027a8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b0:	d10a      	bne.n	80027c8 <prvAddCurrentTaskToDelayedList+0x58>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027b8:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	3304      	adds	r3, #4
 80027be:	4619      	mov	r1, r3
 80027c0:	481a      	ldr	r0, [pc, #104]	; (800282c <prvAddCurrentTaskToDelayedList+0xbc>)
 80027c2:	f7fe f852 	bl	800086a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80027c6:	e026      	b.n	8002816 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4413      	add	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80027d0:	4b14      	ldr	r3, [pc, #80]	; (8002824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d209      	bcs.n	80027f4 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027e0:	4b13      	ldr	r3, [pc, #76]	; (8002830 <prvAddCurrentTaskToDelayedList+0xc0>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	3304      	adds	r3, #4
 80027ea:	4619      	mov	r1, r3
 80027ec:	4610      	mov	r0, r2
 80027ee:	f7fe f860 	bl	80008b2 <vListInsert>
}
 80027f2:	e010      	b.n	8002816 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027f4:	4b0f      	ldr	r3, [pc, #60]	; (8002834 <prvAddCurrentTaskToDelayedList+0xc4>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	3304      	adds	r3, #4
 80027fe:	4619      	mov	r1, r3
 8002800:	4610      	mov	r0, r2
 8002802:	f7fe f856 	bl	80008b2 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002806:	4b0c      	ldr	r3, [pc, #48]	; (8002838 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68ba      	ldr	r2, [r7, #8]
 800280c:	429a      	cmp	r2, r3
 800280e:	d202      	bcs.n	8002816 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002810:	4a09      	ldr	r2, [pc, #36]	; (8002838 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	6013      	str	r3, [r2, #0]
}
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	20012d4c 	.word	0x20012d4c
 8002824:	20012c70 	.word	0x20012c70
 8002828:	20012d50 	.word	0x20012d50
 800282c:	20012d34 	.word	0x20012d34
 8002830:	20012d04 	.word	0x20012d04
 8002834:	20012d00 	.word	0x20012d00
 8002838:	20012d68 	.word	0x20012d68

0800283c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002842:	2300      	movs	r3, #0
 8002844:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002846:	f000 fad1 	bl	8002dec <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800284a:	4b11      	ldr	r3, [pc, #68]	; (8002890 <xTimerCreateTimerTask+0x54>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00b      	beq.n	800286a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8002852:	4b10      	ldr	r3, [pc, #64]	; (8002894 <xTimerCreateTimerTask+0x58>)
 8002854:	9301      	str	r3, [sp, #4]
 8002856:	2302      	movs	r3, #2
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	2300      	movs	r3, #0
 800285c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002860:	490d      	ldr	r1, [pc, #52]	; (8002898 <xTimerCreateTimerTask+0x5c>)
 8002862:	480e      	ldr	r0, [pc, #56]	; (800289c <xTimerCreateTimerTask+0x60>)
 8002864:	f7ff f974 	bl	8001b50 <xTaskCreate>
 8002868:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d109      	bne.n	8002884 <xTimerCreateTimerTask+0x48>
 8002870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002874:	f383 8811 	msr	BASEPRI, r3
 8002878:	f3bf 8f6f 	isb	sy
 800287c:	f3bf 8f4f 	dsb	sy
 8002880:	603b      	str	r3, [r7, #0]
 8002882:	e7fe      	b.n	8002882 <xTimerCreateTimerTask+0x46>
        return xReturn;
 8002884:	687b      	ldr	r3, [r7, #4]
    }
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20012da4 	.word	0x20012da4
 8002894:	20012da8 	.word	0x20012da8
 8002898:	080035a4 	.word	0x080035a4
 800289c:	080029d1 	.word	0x080029d1

080028a0 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	; 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
 80028ac:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80028ae:	2300      	movs	r3, #0
 80028b0:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d109      	bne.n	80028cc <xTimerGenericCommand+0x2c>
 80028b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028bc:	f383 8811 	msr	BASEPRI, r3
 80028c0:	f3bf 8f6f 	isb	sy
 80028c4:	f3bf 8f4f 	dsb	sy
 80028c8:	623b      	str	r3, [r7, #32]
 80028ca:	e7fe      	b.n	80028ca <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <xTimerGenericCommand+0x94>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d02a      	beq.n	800292a <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b05      	cmp	r3, #5
 80028e4:	dc18      	bgt.n	8002918 <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80028e6:	f7ff fead 	bl	8002644 <xTaskGetSchedulerState>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d109      	bne.n	8002904 <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80028f0:	4b10      	ldr	r3, [pc, #64]	; (8002934 <xTimerGenericCommand+0x94>)
 80028f2:	6818      	ldr	r0, [r3, #0]
 80028f4:	f107 0114 	add.w	r1, r7, #20
 80028f8:	2300      	movs	r3, #0
 80028fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028fc:	f7fe fd40 	bl	8001380 <xQueueGenericSend>
 8002900:	6278      	str	r0, [r7, #36]	; 0x24
 8002902:	e012      	b.n	800292a <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <xTimerGenericCommand+0x94>)
 8002906:	6818      	ldr	r0, [r3, #0]
 8002908:	f107 0114 	add.w	r1, r7, #20
 800290c:	2300      	movs	r3, #0
 800290e:	2200      	movs	r2, #0
 8002910:	f7fe fd36 	bl	8001380 <xQueueGenericSend>
 8002914:	6278      	str	r0, [r7, #36]	; 0x24
 8002916:	e008      	b.n	800292a <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002918:	4b06      	ldr	r3, [pc, #24]	; (8002934 <xTimerGenericCommand+0x94>)
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	f107 0114 	add.w	r1, r7, #20
 8002920:	2300      	movs	r3, #0
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	f7fe fe26 	bl	8001574 <xQueueGenericSendFromISR>
 8002928:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800292a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800292c:	4618      	mov	r0, r3
 800292e:	3728      	adds	r7, #40	; 0x28
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20012da4 	.word	0x20012da4

08002938 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af02      	add	r7, sp, #8
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002942:	4b22      	ldr	r3, [pc, #136]	; (80029cc <prvProcessExpiredTimer+0x94>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	3304      	adds	r3, #4
 8002950:	4618      	mov	r0, r3
 8002952:	f7fd ffe7 	bl	8000924 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b00      	cmp	r3, #0
 8002962:	d021      	beq.n	80029a8 <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	699a      	ldr	r2, [r3, #24]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	18d1      	adds	r1, r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	6978      	ldr	r0, [r7, #20]
 8002972:	f000 f8d1 	bl	8002b18 <prvInsertTimerInActiveList>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d01e      	beq.n	80029ba <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800297c:	2300      	movs	r3, #0
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2300      	movs	r3, #0
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	2100      	movs	r1, #0
 8002986:	6978      	ldr	r0, [r7, #20]
 8002988:	f7ff ff8a 	bl	80028a0 <xTimerGenericCommand>
 800298c:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d112      	bne.n	80029ba <prvProcessExpiredTimer+0x82>
 8002994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002998:	f383 8811 	msr	BASEPRI, r3
 800299c:	f3bf 8f6f 	isb	sy
 80029a0:	f3bf 8f4f 	dsb	sy
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	e7fe      	b.n	80029a6 <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029ae:	f023 0301 	bic.w	r3, r3, #1
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	6978      	ldr	r0, [r7, #20]
 80029c0:	4798      	blx	r3
    }
 80029c2:	bf00      	nop
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20012d9c 	.word	0x20012d9c

080029d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80029d8:	f107 0308 	add.w	r3, r7, #8
 80029dc:	4618      	mov	r0, r3
 80029de:	f000 f857 	bl	8002a90 <prvGetNextExpireTime>
 80029e2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	4619      	mov	r1, r3
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 f803 	bl	80029f4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80029ee:	f000 f8d5 	bl	8002b9c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80029f2:	e7f1      	b.n	80029d8 <prvTimerTask+0x8>

080029f4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80029fe:	f7ff fa6f 	bl	8001ee0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002a02:	f107 0308 	add.w	r3, r7, #8
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f866 	bl	8002ad8 <prvSampleTimeNow>
 8002a0c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d130      	bne.n	8002a76 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10a      	bne.n	8002a30 <prvProcessTimerOrBlockTask+0x3c>
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d806      	bhi.n	8002a30 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002a22:	f7ff fa6b 	bl	8001efc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002a26:	68f9      	ldr	r1, [r7, #12]
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f7ff ff85 	bl	8002938 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002a2e:	e024      	b.n	8002a7a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d008      	beq.n	8002a48 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002a36:	4b13      	ldr	r3, [pc, #76]	; (8002a84 <prvProcessTimerOrBlockTask+0x90>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <prvProcessTimerOrBlockTask+0x50>
 8002a40:	2301      	movs	r3, #1
 8002a42:	e000      	b.n	8002a46 <prvProcessTimerOrBlockTask+0x52>
 8002a44:	2300      	movs	r3, #0
 8002a46:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002a48:	4b0f      	ldr	r3, [pc, #60]	; (8002a88 <prvProcessTimerOrBlockTask+0x94>)
 8002a4a:	6818      	ldr	r0, [r3, #0]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	4619      	mov	r1, r3
 8002a56:	f7ff f847 	bl	8001ae8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002a5a:	f7ff fa4f 	bl	8001efc <xTaskResumeAll>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10a      	bne.n	8002a7a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8002a64:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <prvProcessTimerOrBlockTask+0x98>)
 8002a66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	f3bf 8f6f 	isb	sy
    }
 8002a74:	e001      	b.n	8002a7a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8002a76:	f7ff fa41 	bl	8001efc <xTaskResumeAll>
    }
 8002a7a:	bf00      	nop
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20012da0 	.word	0x20012da0
 8002a88:	20012da4 	.word	0x20012da4
 8002a8c:	e000ed04 	.word	0xe000ed04

08002a90 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002a98:	4b0e      	ldr	r3, [pc, #56]	; (8002ad4 <prvGetNextExpireTime+0x44>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <prvGetNextExpireTime+0x16>
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	e000      	b.n	8002aa8 <prvGetNextExpireTime+0x18>
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d105      	bne.n	8002ac0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002ab4:	4b07      	ldr	r3, [pc, #28]	; (8002ad4 <prvGetNextExpireTime+0x44>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	e001      	b.n	8002ac4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
    }
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20012d9c 	.word	0x20012d9c

08002ad8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002ae0:	f7ff faa8 	bl	8002034 <xTaskGetTickCount>
 8002ae4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002ae6:	4b0b      	ldr	r3, [pc, #44]	; (8002b14 <prvSampleTimeNow+0x3c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d205      	bcs.n	8002afc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002af0:	f000 f918 	bl	8002d24 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	e002      	b.n	8002b02 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002b02:	4a04      	ldr	r2, [pc, #16]	; (8002b14 <prvSampleTimeNow+0x3c>)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002b08:	68fb      	ldr	r3, [r7, #12]
    }
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20012dac 	.word	0x20012dac

08002b18 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b086      	sub	sp, #24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
 8002b24:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8002b36:	68ba      	ldr	r2, [r7, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d812      	bhi.n	8002b64 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	1ad2      	subs	r2, r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d302      	bcc.n	8002b52 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	e01b      	b.n	8002b8a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002b52:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <prvInsertTimerInActiveList+0x7c>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4610      	mov	r0, r2
 8002b5e:	f7fd fea8 	bl	80008b2 <vListInsert>
 8002b62:	e012      	b.n	8002b8a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d206      	bcs.n	8002b7a <prvInsertTimerInActiveList+0x62>
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d302      	bcc.n	8002b7a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002b74:	2301      	movs	r3, #1
 8002b76:	617b      	str	r3, [r7, #20]
 8002b78:	e007      	b.n	8002b8a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002b7a:	4b07      	ldr	r3, [pc, #28]	; (8002b98 <prvInsertTimerInActiveList+0x80>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	3304      	adds	r3, #4
 8002b82:	4619      	mov	r1, r3
 8002b84:	4610      	mov	r0, r2
 8002b86:	f7fd fe94 	bl	80008b2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8002b8a:	697b      	ldr	r3, [r7, #20]
    }
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20012da0 	.word	0x20012da0
 8002b98:	20012d9c 	.word	0x20012d9c

08002b9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08c      	sub	sp, #48	; 0x30
 8002ba0:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002ba2:	e0ac      	b.n	8002cfe <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f2c0 80a9 	blt.w	8002cfe <prvProcessReceivedCommands+0x162>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d004      	beq.n	8002bc2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bba:	3304      	adds	r3, #4
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fd feb1 	bl	8000924 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002bc2:	1d3b      	adds	r3, r7, #4
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff ff87 	bl	8002ad8 <prvSampleTimeNow>
 8002bca:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b09      	cmp	r3, #9
 8002bd0:	f200 8094 	bhi.w	8002cfc <prvProcessReceivedCommands+0x160>
 8002bd4:	a201      	add	r2, pc, #4	; (adr r2, 8002bdc <prvProcessReceivedCommands+0x40>)
 8002bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bda:	bf00      	nop
 8002bdc:	08002c05 	.word	0x08002c05
 8002be0:	08002c05 	.word	0x08002c05
 8002be4:	08002c05 	.word	0x08002c05
 8002be8:	08002c77 	.word	0x08002c77
 8002bec:	08002c8b 	.word	0x08002c8b
 8002bf0:	08002cd3 	.word	0x08002cd3
 8002bf4:	08002c05 	.word	0x08002c05
 8002bf8:	08002c05 	.word	0x08002c05
 8002bfc:	08002c77 	.word	0x08002c77
 8002c00:	08002c8b 	.word	0x08002c8b
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	18d1      	adds	r1, r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6a3a      	ldr	r2, [r7, #32]
 8002c22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c24:	f7ff ff78 	bl	8002b18 <prvInsertTimerInActiveList>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d067      	beq.n	8002cfe <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c34:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d05c      	beq.n	8002cfe <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	441a      	add	r2, r3
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	2300      	movs	r3, #0
 8002c52:	2100      	movs	r1, #0
 8002c54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c56:	f7ff fe23 	bl	80028a0 <xTimerGenericCommand>
 8002c5a:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d14d      	bne.n	8002cfe <prvProcessReceivedCommands+0x162>
 8002c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c66:	f383 8811 	msr	BASEPRI, r3
 8002c6a:	f3bf 8f6f 	isb	sy
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	61bb      	str	r3, [r7, #24]
 8002c74:	e7fe      	b.n	8002c74 <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c7c:	f023 0301 	bic.w	r3, r3, #1
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8002c88:	e039      	b.n	8002cfe <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca0:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <prvProcessReceivedCommands+0x122>
 8002caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cae:	f383 8811 	msr	BASEPRI, r3
 8002cb2:	f3bf 8f6f 	isb	sy
 8002cb6:	f3bf 8f4f 	dsb	sy
 8002cba:	617b      	str	r3, [r7, #20]
 8002cbc:	e7fe      	b.n	8002cbc <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	18d1      	adds	r1, r2, r3
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	6a3a      	ldr	r2, [r7, #32]
 8002cca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ccc:	f7ff ff24 	bl	8002b18 <prvInsertTimerInActiveList>
                        break;
 8002cd0:	e015      	b.n	8002cfe <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d103      	bne.n	8002ce8 <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 8002ce0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ce2:	f7fe f957 	bl	8000f94 <vPortFree>
 8002ce6:	e00a      	b.n	8002cfe <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002cee:	f023 0301 	bic.w	r3, r3, #1
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002cfa:	e000      	b.n	8002cfe <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002cfc:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002cfe:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <prvProcessReceivedCommands+0x184>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f107 0108 	add.w	r1, r7, #8
 8002d06:	2200      	movs	r2, #0
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fe fcd9 	bl	80016c0 <xQueueReceive>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f47f af47 	bne.w	8002ba4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002d16:	bf00      	nop
 8002d18:	3728      	adds	r7, #40	; 0x28
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20012da4 	.word	0x20012da4

08002d24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002d2a:	e047      	b.n	8002dbc <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002d2c:	4b2d      	ldr	r3, [pc, #180]	; (8002de4 <prvSwitchTimerLists+0xc0>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	617b      	str	r3, [r7, #20]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d36:	4b2b      	ldr	r3, [pc, #172]	; (8002de4 <prvSwitchTimerLists+0xc0>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	613b      	str	r3, [r7, #16]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	3304      	adds	r3, #4
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7fd fded 	bl	8000924 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	6938      	ldr	r0, [r7, #16]
 8002d50:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d02d      	beq.n	8002dbc <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	699a      	ldr	r2, [r3, #24]
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	4413      	add	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]

                if( xReloadTime > xNextExpireTime )
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d90e      	bls.n	8002d90 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002d7e:	4b19      	ldr	r3, [pc, #100]	; (8002de4 <prvSwitchTimerLists+0xc0>)
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	3304      	adds	r3, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	4610      	mov	r0, r2
 8002d8a:	f7fd fd92 	bl	80008b2 <vListInsert>
 8002d8e:	e015      	b.n	8002dbc <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002d90:	2300      	movs	r3, #0
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	2300      	movs	r3, #0
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	2100      	movs	r1, #0
 8002d9a:	6938      	ldr	r0, [r7, #16]
 8002d9c:	f7ff fd80 	bl	80028a0 <xTimerGenericCommand>
 8002da0:	60b8      	str	r0, [r7, #8]
                    configASSERT( xResult );
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d109      	bne.n	8002dbc <prvSwitchTimerLists+0x98>
 8002da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dac:	f383 8811 	msr	BASEPRI, r3
 8002db0:	f3bf 8f6f 	isb	sy
 8002db4:	f3bf 8f4f 	dsb	sy
 8002db8:	603b      	str	r3, [r7, #0]
 8002dba:	e7fe      	b.n	8002dba <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002dbc:	4b09      	ldr	r3, [pc, #36]	; (8002de4 <prvSwitchTimerLists+0xc0>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1b2      	bne.n	8002d2c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8002dc6:	4b07      	ldr	r3, [pc, #28]	; (8002de4 <prvSwitchTimerLists+0xc0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8002dcc:	4b06      	ldr	r3, [pc, #24]	; (8002de8 <prvSwitchTimerLists+0xc4>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a04      	ldr	r2, [pc, #16]	; (8002de4 <prvSwitchTimerLists+0xc0>)
 8002dd2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002dd4:	4a04      	ldr	r2, [pc, #16]	; (8002de8 <prvSwitchTimerLists+0xc4>)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6013      	str	r3, [r2, #0]
    }
 8002dda:	bf00      	nop
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	20012d9c 	.word	0x20012d9c
 8002de8:	20012da0 	.word	0x20012da0

08002dec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002df0:	f7fd feee 	bl	8000bd0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002df4:	4b12      	ldr	r3, [pc, #72]	; (8002e40 <prvCheckForValidListAndQueue+0x54>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d11d      	bne.n	8002e38 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002dfc:	4811      	ldr	r0, [pc, #68]	; (8002e44 <prvCheckForValidListAndQueue+0x58>)
 8002dfe:	f7fd fd07 	bl	8000810 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002e02:	4811      	ldr	r0, [pc, #68]	; (8002e48 <prvCheckForValidListAndQueue+0x5c>)
 8002e04:	f7fd fd04 	bl	8000810 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002e08:	4b10      	ldr	r3, [pc, #64]	; (8002e4c <prvCheckForValidListAndQueue+0x60>)
 8002e0a:	4a0e      	ldr	r2, [pc, #56]	; (8002e44 <prvCheckForValidListAndQueue+0x58>)
 8002e0c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002e0e:	4b10      	ldr	r3, [pc, #64]	; (8002e50 <prvCheckForValidListAndQueue+0x64>)
 8002e10:	4a0d      	ldr	r2, [pc, #52]	; (8002e48 <prvCheckForValidListAndQueue+0x5c>)
 8002e12:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002e14:	2200      	movs	r2, #0
 8002e16:	210c      	movs	r1, #12
 8002e18:	200a      	movs	r0, #10
 8002e1a:	f7fe fa3f 	bl	800129c <xQueueGenericCreate>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	4b07      	ldr	r3, [pc, #28]	; (8002e40 <prvCheckForValidListAndQueue+0x54>)
 8002e22:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8002e24:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <prvCheckForValidListAndQueue+0x54>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d005      	beq.n	8002e38 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002e2c:	4b04      	ldr	r3, [pc, #16]	; (8002e40 <prvCheckForValidListAndQueue+0x54>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4908      	ldr	r1, [pc, #32]	; (8002e54 <prvCheckForValidListAndQueue+0x68>)
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fe fe30 	bl	8001a98 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002e38:	f7fd fef8 	bl	8000c2c <vPortExitCritical>
    }
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20012da4 	.word	0x20012da4
 8002e44:	20012d74 	.word	0x20012d74
 8002e48:	20012d88 	.word	0x20012d88
 8002e4c:	20012d9c 	.word	0x20012d9c
 8002e50:	20012da0 	.word	0x20012da0
 8002e54:	080035ac 	.word	0x080035ac

08002e58 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8002e5c:	4b38      	ldr	r3, [pc, #224]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4b38      	ldr	r3, [pc, #224]	; (8002f44 <Audio_MAL_IRQHandler+0xec>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4619      	mov	r1, r3
 8002e66:	4610      	mov	r0, r2
 8002e68:	f7fd fa5a 	bl	8000320 <DMA_GetFlagStatus>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d064      	beq.n	8002f3c <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8002e72:	4b35      	ldr	r3, [pc, #212]	; (8002f48 <Audio_MAL_IRQHandler+0xf0>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d04c      	beq.n	8002f14 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8002e7a:	bf00      	nop
 8002e7c:	4b30      	ldr	r3, [pc, #192]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fd fa35 	bl	80002f0 <DMA_GetCmdStatus>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1f7      	bne.n	8002e7c <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8002e8c:	4b2c      	ldr	r3, [pc, #176]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b2c      	ldr	r3, [pc, #176]	; (8002f44 <Audio_MAL_IRQHandler+0xec>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4619      	mov	r1, r3
 8002e96:	4610      	mov	r0, r2
 8002e98:	f7fd fa7e 	bl	8000398 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8002e9c:	4b2b      	ldr	r3, [pc, #172]	; (8002f4c <Audio_MAL_IRQHandler+0xf4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4b2b      	ldr	r3, [pc, #172]	; (8002f50 <Audio_MAL_IRQHandler+0xf8>)
 8002ea4:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8002ea6:	4b28      	ldr	r3, [pc, #160]	; (8002f48 <Audio_MAL_IRQHandler+0xf0>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	bf28      	it	cs
 8002eb2:	4613      	movcs	r3, r2
 8002eb4:	4a26      	ldr	r2, [pc, #152]	; (8002f50 <Audio_MAL_IRQHandler+0xf8>)
 8002eb6:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8002eb8:	4b21      	ldr	r3, [pc, #132]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4924      	ldr	r1, [pc, #144]	; (8002f50 <Audio_MAL_IRQHandler+0xf8>)
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fd f9a2 	bl	8000208 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8002ec4:	4b1e      	ldr	r3, [pc, #120]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2101      	movs	r1, #1
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fd f9f4 	bl	80002b8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <Audio_MAL_IRQHandler+0xf4>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b1c      	ldr	r3, [pc, #112]	; (8002f48 <Audio_MAL_IRQHandler+0xf0>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002edc:	d203      	bcs.n	8002ee6 <Audio_MAL_IRQHandler+0x8e>
 8002ede:	4b1a      	ldr	r3, [pc, #104]	; (8002f48 <Audio_MAL_IRQHandler+0xf0>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	e000      	b.n	8002ee8 <Audio_MAL_IRQHandler+0x90>
 8002ee6:	4b1b      	ldr	r3, [pc, #108]	; (8002f54 <Audio_MAL_IRQHandler+0xfc>)
 8002ee8:	4413      	add	r3, r2
 8002eea:	4a18      	ldr	r2, [pc, #96]	; (8002f4c <Audio_MAL_IRQHandler+0xf4>)
 8002eec:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8002eee:	4b16      	ldr	r3, [pc, #88]	; (8002f48 <Audio_MAL_IRQHandler+0xf0>)
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <Audio_MAL_IRQHandler+0xf0>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002efa:	428b      	cmp	r3, r1
 8002efc:	bf28      	it	cs
 8002efe:	460b      	movcs	r3, r1
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	4a11      	ldr	r2, [pc, #68]	; (8002f48 <Audio_MAL_IRQHandler+0xf0>)
 8002f04:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8002f06:	4b0e      	ldr	r3, [pc, #56]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7fd f9d3 	bl	80002b8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8002f12:	e013      	b.n	8002f3c <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8002f14:	4b0a      	ldr	r3, [pc, #40]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2100      	movs	r1, #0
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7fd f9cc 	bl	80002b8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8002f20:	4b07      	ldr	r3, [pc, #28]	; (8002f40 <Audio_MAL_IRQHandler+0xe8>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4b07      	ldr	r3, [pc, #28]	; (8002f44 <Audio_MAL_IRQHandler+0xec>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4610      	mov	r0, r2
 8002f2c:	f7fd fa34 	bl	8000398 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8002f30:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <Audio_MAL_IRQHandler+0xf4>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2100      	movs	r1, #0
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 f970 	bl	800321c <EVAL_AUDIO_TransferComplete_CallBack>
}
 8002f3c:	bf00      	nop
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	20000010 	.word	0x20000010
 8002f44:	20000014 	.word	0x20000014
 8002f48:	20000008 	.word	0x20000008
 8002f4c:	20012df8 	.word	0x20012df8
 8002f50:	20012e38 	.word	0x20012e38
 8002f54:	0001fffe 	.word	0x0001fffe

08002f58 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002f5c:	f7ff ff7c 	bl	8002e58 <Audio_MAL_IRQHandler>
}
 8002f60:	bf00      	nop
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002f68:	f7ff ff76 	bl	8002e58 <Audio_MAL_IRQHandler>
}
 8002f6c:	bf00      	nop
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8002f74:	2102      	movs	r1, #2
 8002f76:	480d      	ldr	r0, [pc, #52]	; (8002fac <SPI3_IRQHandler+0x3c>)
 8002f78:	f7fd fbeb 	bl	8000752 <SPI_I2S_GetFlagStatus>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d011      	beq.n	8002fa6 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8002f82:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <SPI3_IRQHandler+0x40>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d106      	bne.n	8002f98 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8002f8a:	f000 f952 	bl	8003232 <EVAL_AUDIO_GetSampleCallBack>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	4619      	mov	r1, r3
 8002f92:	2004      	movs	r0, #4
 8002f94:	f7fd f91c 	bl	80001d0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8002f98:	f000 f94b 	bl	8003232 <EVAL_AUDIO_GetSampleCallBack>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4802      	ldr	r0, [pc, #8]	; (8002fac <SPI3_IRQHandler+0x3c>)
 8002fa2:	f7fd fbc7 	bl	8000734 <SPI_I2S_SendData>
  }
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40003c00 	.word	0x40003c00
 8002fb0:	2000000c 	.word	0x2000000c

08002fb4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002fbe:	4909      	ldr	r1, [pc, #36]	; (8002fe4 <NVIC_EnableIRQ+0x30>)
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc4:	095b      	lsrs	r3, r3, #5
 8002fc6:	79fa      	ldrb	r2, [r7, #7]
 8002fc8:	f002 021f 	and.w	r2, r2, #31
 8002fcc:	2001      	movs	r0, #1
 8002fce:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	e000e100 	.word	0xe000e100

08002fe8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	6039      	str	r1, [r7, #0]
 8002ff2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	da0b      	bge.n	8003014 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002ffc:	490d      	ldr	r1, [pc, #52]	; (8003034 <NVIC_SetPriority+0x4c>)
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	f003 030f 	and.w	r3, r3, #15
 8003004:	3b04      	subs	r3, #4
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	0112      	lsls	r2, r2, #4
 800300c:	b2d2      	uxtb	r2, r2
 800300e:	440b      	add	r3, r1
 8003010:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8003012:	e009      	b.n	8003028 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003014:	4908      	ldr	r1, [pc, #32]	; (8003038 <NVIC_SetPriority+0x50>)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	0112      	lsls	r2, r2, #4
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	440b      	add	r3, r1
 8003024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000ed00 	.word	0xe000ed00
 8003038:	e000e100 	.word	0xe000e100

0800303c <EXTI0_IRQHandler>:
void GPIO_Input(void);
void GPIO_Output(void);
void setupConfig(void);
void Button_Handler(void);

void EXTI0_IRQHandler(void){
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line0);
 8003040:	2001      	movs	r0, #1
 8003042:	f7fd fa49 	bl	80004d8 <EXTI_ClearITPendingBit>
	Button_Handler();
 8003046:	f000 f81f 	bl	8003088 <Button_Handler>

}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <main>:

uint8_t buttonState = 0;


int main(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af02      	add	r7, sp, #8

	RCC_DeInit();
 8003056:	f7fd faff 	bl	8000658 <RCC_DeInit>
	SystemCoreClockUpdate();
 800305a:	f000 f963 	bl	8003324 <SystemCoreClockUpdate>
	setupConfig();
 800305e:	f000 f8d5 	bl	800320c <setupConfig>
	xTaskCreate(ledTaskFlashTask, "Led_Kontrol", configMINIMAL_STACK_SIZE, NULL, 2, &myLedTaskHandle);
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <main+0x2c>)
 8003064:	9301      	str	r3, [sp, #4]
 8003066:	2302      	movs	r3, #2
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	2300      	movs	r3, #0
 800306c:	2282      	movs	r2, #130	; 0x82
 800306e:	4904      	ldr	r1, [pc, #16]	; (8003080 <main+0x30>)
 8003070:	4804      	ldr	r0, [pc, #16]	; (8003084 <main+0x34>)
 8003072:	f7fe fd6d 	bl	8001b50 <xTaskCreate>
	vTaskStartScheduler();
 8003076:	f7fe fee3 	bl	8001e40 <vTaskStartScheduler>



  while (1)
 800307a:	e7fe      	b.n	800307a <main+0x2a>
 800307c:	20012db0 	.word	0x20012db0
 8003080:	080035b4 	.word	0x080035b4
 8003084:	080030b5 	.word	0x080030b5

08003088 <Button_Handler>:

  }
}

void Button_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
	buttonState++;
 800308c:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <Button_Handler+0x28>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	3301      	adds	r3, #1
 8003092:	b2da      	uxtb	r2, r3
 8003094:	4b06      	ldr	r3, [pc, #24]	; (80030b0 <Button_Handler+0x28>)
 8003096:	701a      	strb	r2, [r3, #0]
	if(buttonState==5)
 8003098:	4b05      	ldr	r3, [pc, #20]	; (80030b0 <Button_Handler+0x28>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b05      	cmp	r3, #5
 800309e:	d102      	bne.n	80030a6 <Button_Handler+0x1e>
		buttonState=0;
 80030a0:	4b03      	ldr	r3, [pc, #12]	; (80030b0 <Button_Handler+0x28>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]

}
 80030a6:	bf00      	nop
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	20012db4 	.word	0x20012db4

080030b4 <ledTaskFlashTask>:

void ledTaskFlashTask(void *params){
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
	  while (1)
	  {
		  if(buttonState == 0)
 80030bc:	4b20      	ldr	r3, [pc, #128]	; (8003140 <ledTaskFlashTask+0x8c>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <ledTaskFlashTask+0x1c>
			  GPIO_ResetBits(GPIOD,GPIO_Pin_All);
 80030c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80030c8:	481e      	ldr	r0, [pc, #120]	; (8003144 <ledTaskFlashTask+0x90>)
 80030ca:	f7fd faa3 	bl	8000614 <GPIO_ResetBits>
 80030ce:	e7f5      	b.n	80030bc <ledTaskFlashTask+0x8>
		  else if(buttonState == 1){
 80030d0:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <ledTaskFlashTask+0x8c>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d109      	bne.n	80030ec <ledTaskFlashTask+0x38>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 80030d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80030dc:	4819      	ldr	r0, [pc, #100]	; (8003144 <ledTaskFlashTask+0x90>)
 80030de:	f7fd faa8 	bl	8000632 <GPIO_ToggleBits>
			  vTaskDelay(1000);
 80030e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030e6:	f7fe fe77 	bl	8001dd8 <vTaskDelay>
 80030ea:	e7e7      	b.n	80030bc <ledTaskFlashTask+0x8>
		  }
		  else if(buttonState == 2){
 80030ec:	4b14      	ldr	r3, [pc, #80]	; (8003140 <ledTaskFlashTask+0x8c>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d109      	bne.n	8003108 <ledTaskFlashTask+0x54>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 80030f4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80030f8:	4812      	ldr	r0, [pc, #72]	; (8003144 <ledTaskFlashTask+0x90>)
 80030fa:	f7fd fa9a 	bl	8000632 <GPIO_ToggleBits>
			  vTaskDelay(750);
 80030fe:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003102:	f7fe fe69 	bl	8001dd8 <vTaskDelay>
 8003106:	e7d9      	b.n	80030bc <ledTaskFlashTask+0x8>
		  }
		  else if(buttonState == 3){
 8003108:	4b0d      	ldr	r3, [pc, #52]	; (8003140 <ledTaskFlashTask+0x8c>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d109      	bne.n	8003124 <ledTaskFlashTask+0x70>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 8003110:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003114:	480b      	ldr	r0, [pc, #44]	; (8003144 <ledTaskFlashTask+0x90>)
 8003116:	f7fd fa8c 	bl	8000632 <GPIO_ToggleBits>
			  vTaskDelay(500);
 800311a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800311e:	f7fe fe5b 	bl	8001dd8 <vTaskDelay>
 8003122:	e7cb      	b.n	80030bc <ledTaskFlashTask+0x8>
		  }
		  else if(buttonState == 4){
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <ledTaskFlashTask+0x8c>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b04      	cmp	r3, #4
 800312a:	d1c7      	bne.n	80030bc <ledTaskFlashTask+0x8>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 800312c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003130:	4804      	ldr	r0, [pc, #16]	; (8003144 <ledTaskFlashTask+0x90>)
 8003132:	f7fd fa7e 	bl	8000632 <GPIO_ToggleBits>
			  vTaskDelay(250);
 8003136:	20fa      	movs	r0, #250	; 0xfa
 8003138:	f7fe fe4e 	bl	8001dd8 <vTaskDelay>
		  if(buttonState == 0)
 800313c:	e7be      	b.n	80030bc <ledTaskFlashTask+0x8>
 800313e:	bf00      	nop
 8003140:	20012db4 	.word	0x20012db4
 8003144:	40020c00 	.word	0x40020c00

08003148 <GPIO_Input>:
		  }

	  }
}

void GPIO_Input(){
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0

	EXTI_InitTypeDef EXTI_InitStruct = {0};
 800314e:	463b      	mov	r3, r7
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	605a      	str	r2, [r3, #4]

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 8003156:	2101      	movs	r1, #1
 8003158:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800315c:	f7fd faca 	bl	80006f4 <RCC_APB2PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8003160:	2101      	movs	r1, #1
 8003162:	2001      	movs	r0, #1
 8003164:	f7fd faa6 	bl	80006b4 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8003168:	4b16      	ldr	r3, [pc, #88]	; (80031c4 <GPIO_Input+0x7c>)
 800316a:	2200      	movs	r2, #0
 800316c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800316e:	4b15      	ldr	r3, [pc, #84]	; (80031c4 <GPIO_Input+0x7c>)
 8003170:	2200      	movs	r2, #0
 8003172:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8003174:	4b13      	ldr	r3, [pc, #76]	; (80031c4 <GPIO_Input+0x7c>)
 8003176:	2201      	movs	r2, #1
 8003178:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800317a:	4b12      	ldr	r3, [pc, #72]	; (80031c4 <GPIO_Input+0x7c>)
 800317c:	2200      	movs	r2, #0
 800317e:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8003180:	4b10      	ldr	r3, [pc, #64]	; (80031c4 <GPIO_Input+0x7c>)
 8003182:	2203      	movs	r2, #3
 8003184:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8003186:	490f      	ldr	r1, [pc, #60]	; (80031c4 <GPIO_Input+0x7c>)
 8003188:	480f      	ldr	r0, [pc, #60]	; (80031c8 <GPIO_Input+0x80>)
 800318a:	f7fd f9b5 	bl	80004f8 <GPIO_Init>

	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA,EXTI_PinSource0);
 800318e:	2100      	movs	r1, #0
 8003190:	2000      	movs	r0, #0
 8003192:	f7fd fafb 	bl	800078c <SYSCFG_EXTILineConfig>
	EXTI_InitStruct.EXTI_Line = EXTI_Line0;
 8003196:	2301      	movs	r3, #1
 8003198:	603b      	str	r3, [r7, #0]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 800319a:	2301      	movs	r3, #1
 800319c:	71bb      	strb	r3, [r7, #6]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 800319e:	2300      	movs	r3, #0
 80031a0:	713b      	strb	r3, [r7, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 80031a2:	2308      	movs	r3, #8
 80031a4:	717b      	strb	r3, [r7, #5]
	EXTI_Init(&EXTI_InitStruct);
 80031a6:	463b      	mov	r3, r7
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd f923 	bl	80003f4 <EXTI_Init>

	NVIC_SetPriority(EXTI0_IRQn,1);
 80031ae:	2101      	movs	r1, #1
 80031b0:	2006      	movs	r0, #6
 80031b2:	f7ff ff19 	bl	8002fe8 <NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);
 80031b6:	2006      	movs	r0, #6
 80031b8:	f7ff fefc 	bl	8002fb4 <NVIC_EnableIRQ>

}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	20012e74 	.word	0x20012e74
 80031c8:	40020000 	.word	0x40020000

080031cc <GPIO_Output>:



void GPIO_Output(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 80031d0:	2101      	movs	r1, #1
 80031d2:	2008      	movs	r0, #8
 80031d4:	f7fd fa6e 	bl	80006b4 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80031d8:	4b0a      	ldr	r3, [pc, #40]	; (8003204 <GPIO_Output+0x38>)
 80031da:	2201      	movs	r2, #1
 80031dc:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80031de:	4b09      	ldr	r3, [pc, #36]	; (8003204 <GPIO_Output+0x38>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 80031e4:	4b07      	ldr	r3, [pc, #28]	; (8003204 <GPIO_Output+0x38>)
 80031e6:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 80031ea:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80031ec:	4b05      	ldr	r3, [pc, #20]	; (8003204 <GPIO_Output+0x38>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80031f2:	4b04      	ldr	r3, [pc, #16]	; (8003204 <GPIO_Output+0x38>)
 80031f4:	2203      	movs	r2, #3
 80031f6:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOD,&GPIO_InitStruct);
 80031f8:	4902      	ldr	r1, [pc, #8]	; (8003204 <GPIO_Output+0x38>)
 80031fa:	4803      	ldr	r0, [pc, #12]	; (8003208 <GPIO_Output+0x3c>)
 80031fc:	f7fd f97c 	bl	80004f8 <GPIO_Init>
}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20012e74 	.word	0x20012e74
 8003208:	40020c00 	.word	0x40020c00

0800320c <setupConfig>:

void setupConfig(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
	GPIO_Output();
 8003210:	f7ff ffdc 	bl	80031cc <GPIO_Output>
	GPIO_Input();
 8003214:	f7ff ff98 	bl	8003148 <GPIO_Input>
}
 8003218:	bf00      	nop
 800321a:	bd80      	pop	{r7, pc}

0800321c <EVAL_AUDIO_TransferComplete_CallBack>:

void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8003226:	bf00      	nop
}
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <EVAL_AUDIO_GetSampleCallBack>:



uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8003232:	b480      	push	{r7}
 8003234:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8003236:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800323a:	4618      	mov	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003244:	f8df d034 	ldr.w	sp, [pc, #52]	; 800327c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003248:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800324a:	e003      	b.n	8003254 <LoopCopyDataInit>

0800324c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800324c:	4b0c      	ldr	r3, [pc, #48]	; (8003280 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800324e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003250:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003252:	3104      	adds	r1, #4

08003254 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003254:	480b      	ldr	r0, [pc, #44]	; (8003284 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003256:	4b0c      	ldr	r3, [pc, #48]	; (8003288 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003258:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800325a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800325c:	d3f6      	bcc.n	800324c <CopyDataInit>
  ldr  r2, =_sbss
 800325e:	4a0b      	ldr	r2, [pc, #44]	; (800328c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003260:	e002      	b.n	8003268 <LoopFillZerobss>

08003262 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003262:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003264:	f842 3b04 	str.w	r3, [r2], #4

08003268 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003268:	4b09      	ldr	r3, [pc, #36]	; (8003290 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800326a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800326c:	d3f9      	bcc.n	8003262 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800326e:	f000 f823 	bl	80032b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003272:	f000 f94f 	bl	8003514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003276:	f7ff feeb 	bl	8003050 <main>
  bx  lr    
 800327a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800327c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003280:	080035c8 	.word	0x080035c8
  ldr  r0, =_sdata
 8003284:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003288:	2000002c 	.word	0x2000002c
  ldr  r2, =_sbss
 800328c:	2000002c 	.word	0x2000002c
  ldr  r3, = _ebss
 8003290:	20012e7c 	.word	0x20012e7c

08003294 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003294:	e7fe      	b.n	8003294 <ADC_IRQHandler>

08003296 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003296:	b480      	push	{r7}
 8003298:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800329a:	e7fe      	b.n	800329a <MemManage_Handler+0x4>

0800329c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80032a0:	e7fe      	b.n	80032a0 <BusFault_Handler+0x4>

080032a2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80032a2:	b480      	push	{r7}
 80032a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80032a6:	e7fe      	b.n	80032a6 <UsageFault_Handler+0x4>

080032a8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032bc:	4a16      	ldr	r2, [pc, #88]	; (8003318 <SystemInit+0x60>)
 80032be:	4b16      	ldr	r3, [pc, #88]	; (8003318 <SystemInit+0x60>)
 80032c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80032cc:	4a13      	ldr	r2, [pc, #76]	; (800331c <SystemInit+0x64>)
 80032ce:	4b13      	ldr	r3, [pc, #76]	; (800331c <SystemInit+0x64>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f043 0301 	orr.w	r3, r3, #1
 80032d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80032d8:	4b10      	ldr	r3, [pc, #64]	; (800331c <SystemInit+0x64>)
 80032da:	2200      	movs	r2, #0
 80032dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80032de:	4a0f      	ldr	r2, [pc, #60]	; (800331c <SystemInit+0x64>)
 80032e0:	4b0e      	ldr	r3, [pc, #56]	; (800331c <SystemInit+0x64>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80032e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80032ee:	4b0b      	ldr	r3, [pc, #44]	; (800331c <SystemInit+0x64>)
 80032f0:	4a0b      	ldr	r2, [pc, #44]	; (8003320 <SystemInit+0x68>)
 80032f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80032f4:	4a09      	ldr	r2, [pc, #36]	; (800331c <SystemInit+0x64>)
 80032f6:	4b09      	ldr	r3, [pc, #36]	; (800331c <SystemInit+0x64>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003300:	4b06      	ldr	r3, [pc, #24]	; (800331c <SystemInit+0x64>)
 8003302:	2200      	movs	r2, #0
 8003304:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003306:	f000 f889 	bl	800341c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800330a:	4b03      	ldr	r3, [pc, #12]	; (8003318 <SystemInit+0x60>)
 800330c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003310:	609a      	str	r2, [r3, #8]
#endif
}
 8003312:	bf00      	nop
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	e000ed00 	.word	0xe000ed00
 800331c:	40023800 	.word	0x40023800
 8003320:	24003010 	.word	0x24003010

08003324 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003324:	b480      	push	{r7}
 8003326:	b087      	sub	sp, #28
 8003328:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800332a:	2300      	movs	r3, #0
 800332c:	613b      	str	r3, [r7, #16]
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	2302      	movs	r3, #2
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	2300      	movs	r3, #0
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	2302      	movs	r3, #2
 800333c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800333e:	4b32      	ldr	r3, [pc, #200]	; (8003408 <SystemCoreClockUpdate+0xe4>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 030c 	and.w	r3, r3, #12
 8003346:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	2b04      	cmp	r3, #4
 800334c:	d007      	beq.n	800335e <SystemCoreClockUpdate+0x3a>
 800334e:	2b08      	cmp	r3, #8
 8003350:	d009      	beq.n	8003366 <SystemCoreClockUpdate+0x42>
 8003352:	2b00      	cmp	r3, #0
 8003354:	d13d      	bne.n	80033d2 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003356:	4b2d      	ldr	r3, [pc, #180]	; (800340c <SystemCoreClockUpdate+0xe8>)
 8003358:	4a2d      	ldr	r2, [pc, #180]	; (8003410 <SystemCoreClockUpdate+0xec>)
 800335a:	601a      	str	r2, [r3, #0]
      break;
 800335c:	e03d      	b.n	80033da <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800335e:	4b2b      	ldr	r3, [pc, #172]	; (800340c <SystemCoreClockUpdate+0xe8>)
 8003360:	4a2c      	ldr	r2, [pc, #176]	; (8003414 <SystemCoreClockUpdate+0xf0>)
 8003362:	601a      	str	r2, [r3, #0]
      break;
 8003364:	e039      	b.n	80033da <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003366:	4b28      	ldr	r3, [pc, #160]	; (8003408 <SystemCoreClockUpdate+0xe4>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	0d9b      	lsrs	r3, r3, #22
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003372:	4b25      	ldr	r3, [pc, #148]	; (8003408 <SystemCoreClockUpdate+0xe4>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800337a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00c      	beq.n	800339c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003382:	4a24      	ldr	r2, [pc, #144]	; (8003414 <SystemCoreClockUpdate+0xf0>)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	fbb2 f3f3 	udiv	r3, r2, r3
 800338a:	4a1f      	ldr	r2, [pc, #124]	; (8003408 <SystemCoreClockUpdate+0xe4>)
 800338c:	6852      	ldr	r2, [r2, #4]
 800338e:	0992      	lsrs	r2, r2, #6
 8003390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003394:	fb02 f303 	mul.w	r3, r2, r3
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	e00b      	b.n	80033b4 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800339c:	4a1c      	ldr	r2, [pc, #112]	; (8003410 <SystemCoreClockUpdate+0xec>)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a4:	4a18      	ldr	r2, [pc, #96]	; (8003408 <SystemCoreClockUpdate+0xe4>)
 80033a6:	6852      	ldr	r2, [r2, #4]
 80033a8:	0992      	lsrs	r2, r2, #6
 80033aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033ae:	fb02 f303 	mul.w	r3, r2, r3
 80033b2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80033b4:	4b14      	ldr	r3, [pc, #80]	; (8003408 <SystemCoreClockUpdate+0xe4>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	0c1b      	lsrs	r3, r3, #16
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	3301      	adds	r3, #1
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033cc:	4a0f      	ldr	r2, [pc, #60]	; (800340c <SystemCoreClockUpdate+0xe8>)
 80033ce:	6013      	str	r3, [r2, #0]
      break;
 80033d0:	e003      	b.n	80033da <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80033d2:	4b0e      	ldr	r3, [pc, #56]	; (800340c <SystemCoreClockUpdate+0xe8>)
 80033d4:	4a0e      	ldr	r2, [pc, #56]	; (8003410 <SystemCoreClockUpdate+0xec>)
 80033d6:	601a      	str	r2, [r3, #0]
      break;
 80033d8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80033da:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <SystemCoreClockUpdate+0xe4>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	091b      	lsrs	r3, r3, #4
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	4a0c      	ldr	r2, [pc, #48]	; (8003418 <SystemCoreClockUpdate+0xf4>)
 80033e6:	5cd3      	ldrb	r3, [r2, r3]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80033ec:	4b07      	ldr	r3, [pc, #28]	; (800340c <SystemCoreClockUpdate+0xe8>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	fa22 f303 	lsr.w	r3, r2, r3
 80033f6:	4a05      	ldr	r2, [pc, #20]	; (800340c <SystemCoreClockUpdate+0xe8>)
 80033f8:	6013      	str	r3, [r2, #0]
}
 80033fa:	bf00      	nop
 80033fc:	371c      	adds	r7, #28
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	40023800 	.word	0x40023800
 800340c:	20000018 	.word	0x20000018
 8003410:	00f42400 	.word	0x00f42400
 8003414:	007a1200 	.word	0x007a1200
 8003418:	2000001c 	.word	0x2000001c

0800341c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003422:	2300      	movs	r3, #0
 8003424:	607b      	str	r3, [r7, #4]
 8003426:	2300      	movs	r3, #0
 8003428:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800342a:	4a36      	ldr	r2, [pc, #216]	; (8003504 <SetSysClock+0xe8>)
 800342c:	4b35      	ldr	r3, [pc, #212]	; (8003504 <SetSysClock+0xe8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003434:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003436:	4b33      	ldr	r3, [pc, #204]	; (8003504 <SetSysClock+0xe8>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3301      	adds	r3, #1
 8003444:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d103      	bne.n	8003454 <SetSysClock+0x38>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003452:	d1f0      	bne.n	8003436 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003454:	4b2b      	ldr	r3, [pc, #172]	; (8003504 <SetSysClock+0xe8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d002      	beq.n	8003466 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003460:	2301      	movs	r3, #1
 8003462:	603b      	str	r3, [r7, #0]
 8003464:	e001      	b.n	800346a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003466:	2300      	movs	r3, #0
 8003468:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d142      	bne.n	80034f6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003470:	4a24      	ldr	r2, [pc, #144]	; (8003504 <SetSysClock+0xe8>)
 8003472:	4b24      	ldr	r3, [pc, #144]	; (8003504 <SetSysClock+0xe8>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800347a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800347c:	4a22      	ldr	r2, [pc, #136]	; (8003508 <SetSysClock+0xec>)
 800347e:	4b22      	ldr	r3, [pc, #136]	; (8003508 <SetSysClock+0xec>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003486:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003488:	4a1e      	ldr	r2, [pc, #120]	; (8003504 <SetSysClock+0xe8>)
 800348a:	4b1e      	ldr	r3, [pc, #120]	; (8003504 <SetSysClock+0xe8>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003490:	4a1c      	ldr	r2, [pc, #112]	; (8003504 <SetSysClock+0xe8>)
 8003492:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <SetSysClock+0xe8>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800349a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800349c:	4a19      	ldr	r2, [pc, #100]	; (8003504 <SetSysClock+0xe8>)
 800349e:	4b19      	ldr	r3, [pc, #100]	; (8003504 <SetSysClock+0xe8>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80034a6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80034a8:	4b16      	ldr	r3, [pc, #88]	; (8003504 <SetSysClock+0xe8>)
 80034aa:	4a18      	ldr	r2, [pc, #96]	; (800350c <SetSysClock+0xf0>)
 80034ac:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80034ae:	4a15      	ldr	r2, [pc, #84]	; (8003504 <SetSysClock+0xe8>)
 80034b0:	4b14      	ldr	r3, [pc, #80]	; (8003504 <SetSysClock+0xe8>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034b8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80034ba:	bf00      	nop
 80034bc:	4b11      	ldr	r3, [pc, #68]	; (8003504 <SetSysClock+0xe8>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0f9      	beq.n	80034bc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80034c8:	4b11      	ldr	r3, [pc, #68]	; (8003510 <SetSysClock+0xf4>)
 80034ca:	f240 6205 	movw	r2, #1541	; 0x605
 80034ce:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80034d0:	4a0c      	ldr	r2, [pc, #48]	; (8003504 <SetSysClock+0xe8>)
 80034d2:	4b0c      	ldr	r3, [pc, #48]	; (8003504 <SetSysClock+0xe8>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f023 0303 	bic.w	r3, r3, #3
 80034da:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80034dc:	4a09      	ldr	r2, [pc, #36]	; (8003504 <SetSysClock+0xe8>)
 80034de:	4b09      	ldr	r3, [pc, #36]	; (8003504 <SetSysClock+0xe8>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f043 0302 	orr.w	r3, r3, #2
 80034e6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80034e8:	bf00      	nop
 80034ea:	4b06      	ldr	r3, [pc, #24]	; (8003504 <SetSysClock+0xe8>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 030c 	and.w	r3, r3, #12
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d1f9      	bne.n	80034ea <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	40023800 	.word	0x40023800
 8003508:	40007000 	.word	0x40007000
 800350c:	07405408 	.word	0x07405408
 8003510:	40023c00 	.word	0x40023c00

08003514 <__libc_init_array>:
 8003514:	b570      	push	{r4, r5, r6, lr}
 8003516:	4e0d      	ldr	r6, [pc, #52]	; (800354c <__libc_init_array+0x38>)
 8003518:	4c0d      	ldr	r4, [pc, #52]	; (8003550 <__libc_init_array+0x3c>)
 800351a:	1ba4      	subs	r4, r4, r6
 800351c:	10a4      	asrs	r4, r4, #2
 800351e:	2500      	movs	r5, #0
 8003520:	42a5      	cmp	r5, r4
 8003522:	d109      	bne.n	8003538 <__libc_init_array+0x24>
 8003524:	4e0b      	ldr	r6, [pc, #44]	; (8003554 <__libc_init_array+0x40>)
 8003526:	4c0c      	ldr	r4, [pc, #48]	; (8003558 <__libc_init_array+0x44>)
 8003528:	f000 f82c 	bl	8003584 <_init>
 800352c:	1ba4      	subs	r4, r4, r6
 800352e:	10a4      	asrs	r4, r4, #2
 8003530:	2500      	movs	r5, #0
 8003532:	42a5      	cmp	r5, r4
 8003534:	d105      	bne.n	8003542 <__libc_init_array+0x2e>
 8003536:	bd70      	pop	{r4, r5, r6, pc}
 8003538:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800353c:	4798      	blx	r3
 800353e:	3501      	adds	r5, #1
 8003540:	e7ee      	b.n	8003520 <__libc_init_array+0xc>
 8003542:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003546:	4798      	blx	r3
 8003548:	3501      	adds	r5, #1
 800354a:	e7f2      	b.n	8003532 <__libc_init_array+0x1e>
 800354c:	080035c0 	.word	0x080035c0
 8003550:	080035c0 	.word	0x080035c0
 8003554:	080035c0 	.word	0x080035c0
 8003558:	080035c4 	.word	0x080035c4

0800355c <memcpy>:
 800355c:	b510      	push	{r4, lr}
 800355e:	1e43      	subs	r3, r0, #1
 8003560:	440a      	add	r2, r1
 8003562:	4291      	cmp	r1, r2
 8003564:	d100      	bne.n	8003568 <memcpy+0xc>
 8003566:	bd10      	pop	{r4, pc}
 8003568:	f811 4b01 	ldrb.w	r4, [r1], #1
 800356c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003570:	e7f7      	b.n	8003562 <memcpy+0x6>

08003572 <memset>:
 8003572:	4402      	add	r2, r0
 8003574:	4603      	mov	r3, r0
 8003576:	4293      	cmp	r3, r2
 8003578:	d100      	bne.n	800357c <memset+0xa>
 800357a:	4770      	bx	lr
 800357c:	f803 1b01 	strb.w	r1, [r3], #1
 8003580:	e7f9      	b.n	8003576 <memset+0x4>
	...

08003584 <_init>:
 8003584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003586:	bf00      	nop
 8003588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800358a:	bc08      	pop	{r3}
 800358c:	469e      	mov	lr, r3
 800358e:	4770      	bx	lr

08003590 <_fini>:
 8003590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003592:	bf00      	nop
 8003594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003596:	bc08      	pop	{r3}
 8003598:	469e      	mov	lr, r3
 800359a:	4770      	bx	lr
