<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL: STM32_DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">4.0.5</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_t_m32___d_m_a.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">STM32_DMA</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>DMA sharing helper driver. In the STM32 the DMA streams are a shared resource, this driver allows to allocate and free DMA streams at runtime in order to allow all the other device drivers to coordinate the access to the resource. </p><dl class="section note"><dt>Note</dt><dd>The DMA ISR handlers are all declared into this module because sharing, the various device drivers can associate a callback to ISRs when allocating streams. </dd></dl>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabd60a32bc34143f331245b8a514c25e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gabd60a32bc34143f331245b8a514c25e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the DMA1 streams in <code>dma_streams_mask</code>.  <a href="#gabd60a32bc34143f331245b8a514c25e9">More...</a><br /></td></tr>
<tr class="separator:gabd60a32bc34143f331245b8a514c25e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526ff809b4d88dedf8e96bc0367407b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:ga526ff809b4d88dedf8e96bc0367407b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the DMA2 streams in <code>dma_streams_mask</code>.  <a href="#ga526ff809b4d88dedf8e96bc0367407b1">More...</a><br /></td></tr>
<tr class="separator:ga526ff809b4d88dedf8e96bc0367407b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938a163e21b2e86a3936e0119bb3c312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga938a163e21b2e86a3936e0119bb3c312">STM32_DMA_ADVANCED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga938a163e21b2e86a3936e0119bb3c312"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA capability.  <a href="#ga938a163e21b2e86a3936e0119bb3c312">More...</a><br /></td></tr>
<tr class="separator:ga938a163e21b2e86a3936e0119bb3c312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8306e23aca0da961317c182201dbaa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga8306e23aca0da961317c182201dbaa90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of DMA streams.  <a href="#ga8306e23aca0da961317c182201dbaa90">More...</a><br /></td></tr>
<tr class="separator:ga8306e23aca0da961317c182201dbaa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237d6322efa2980b375d17c6ea357e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a>&#160;&#160;&#160;0x3DU</td></tr>
<tr class="memdesc:ga237d6322efa2980b375d17c6ea357e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the ISR bits passed to the DMA callback functions.  <a href="#ga237d6322efa2980b375d17c6ea357e97">More...</a><br /></td></tr>
<tr class="separator:ga237d6322efa2980b375d17c6ea357e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3029eae0c98778e502b98cec436623e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3029eae0c98778e502b98cec436623e8">STM32_DMA_GETCHANNEL</a>(id,  c)&#160;&#160;&#160;(((c) &gt;&gt; (((id) &amp; 7U) * 4U)) &amp; 7U)</td></tr>
<tr class="memdesc:ga3029eae0c98778e502b98cec436623e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the channel associated to the specified stream.  <a href="#ga3029eae0c98778e502b98cec436623e8">More...</a><br /></td></tr>
<tr class="separator:ga3029eae0c98778e502b98cec436623e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f066c01359b6a1481cd779822297a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2f066c01359b6a1481cd779822297a66">STM32_DMA_IS_VALID_PRIORITY</a>(prio)&#160;&#160;&#160;(((prio) &gt;= 0U) &amp;&amp; ((prio) &lt;= 3U))</td></tr>
<tr class="memdesc:ga2f066c01359b6a1481cd779822297a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA priority is within the valid range.  <a href="#ga2f066c01359b6a1481cd779822297a66">More...</a><br /></td></tr>
<tr class="separator:ga2f066c01359b6a1481cd779822297a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cc72041d54eab7787cc29f85309f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(dma,  stream)&#160;&#160;&#160;((((dma) - 1U) * 8U) + (stream))</td></tr>
<tr class="memdesc:ga39cc72041d54eab7787cc29f85309f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an unique numeric identifier for a DMA stream.  <a href="#ga39cc72041d54eab7787cc29f85309f31">More...</a><br /></td></tr>
<tr class="separator:ga39cc72041d54eab7787cc29f85309f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656433ede85fb38fbe0283f168272299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(dma,  stream)&#160;&#160;&#160;(1U &lt;&lt; STM32_DMA_STREAM_ID(dma, stream))</td></tr>
<tr class="memdesc:ga656433ede85fb38fbe0283f168272299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a DMA stream identifier mask.  <a href="#ga656433ede85fb38fbe0283f168272299">More...</a><br /></td></tr>
<tr class="separator:ga656433ede85fb38fbe0283f168272299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874544891d188450b025f0836b6823dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga874544891d188450b025f0836b6823dd">STM32_DMA_IS_VALID_ID</a>(id,  mask)&#160;&#160;&#160;(((1U &lt;&lt; (id)) &amp; (mask)))</td></tr>
<tr class="memdesc:ga874544891d188450b025f0836b6823dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA stream unique identifier belongs to a mask.  <a href="#ga874544891d188450b025f0836b6823dd">More...</a><br /></td></tr>
<tr class="separator:ga874544891d188450b025f0836b6823dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7658d67e3226f934a9d4a41d6799df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga7d7658d67e3226f934a9d4a41d6799df">dmaBufferInvalidate</a>(saddr,  n)</td></tr>
<tr class="memdesc:ga7d7658d67e3226f934a9d4a41d6799df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidates the data cache lines overlapping a DMA buffer.  <a href="#ga7d7658d67e3226f934a9d4a41d6799df">More...</a><br /></td></tr>
<tr class="separator:ga7d7658d67e3226f934a9d4a41d6799df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad08fd3d0d5ce23615caa4aff9c041b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga8ad08fd3d0d5ce23615caa4aff9c041b">dmaBufferFlush</a>(saddr,  n)</td></tr>
<tr class="memdesc:ga8ad08fd3d0d5ce23615caa4aff9c041b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes the data cache lines overlapping a DMA buffer.  <a href="#ga8ad08fd3d0d5ce23615caa4aff9c041b">More...</a><br /></td></tr>
<tr class="separator:ga8ad08fd3d0d5ce23615caa4aff9c041b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA streams identifiers</h2></td></tr>
<tr class="memitem:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(id)&#160;&#160;&#160;(&amp;<a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a>[id])</td></tr>
<tr class="memdesc:ga59f4501b9ff663ae21951824eb75b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure.  <a href="#ga59f4501b9ff663ae21951824eb75b2b9">More...</a><br /></td></tr>
<tr class="separator:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace144762ccf518501d6893f9768de041"><td class="memItemLeft" align="right" valign="top"><a id="gace144762ccf518501d6893f9768de041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM0</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(0)</td></tr>
<tr class="separator:gace144762ccf518501d6893f9768de041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memItemLeft" align="right" valign="top"><a id="ga83a66f5e059a9ba8d7e7cc105f48d5b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(1)</td></tr>
<tr class="separator:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memItemLeft" align="right" valign="top"><a id="ga3e1d5ce9a8d7499f0967732a1d175f68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(2)</td></tr>
<tr class="separator:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34540a358c188eacc68ef9e9fc657e4"><td class="memItemLeft" align="right" valign="top"><a id="gac34540a358c188eacc68ef9e9fc657e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(3)</td></tr>
<tr class="separator:gac34540a358c188eacc68ef9e9fc657e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae698d5156d5bccb74daa336dda809ac6"><td class="memItemLeft" align="right" valign="top"><a id="gae698d5156d5bccb74daa336dda809ac6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(4)</td></tr>
<tr class="separator:gae698d5156d5bccb74daa336dda809ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a532d34a4343494b6c3058f12081df2"><td class="memItemLeft" align="right" valign="top"><a id="ga5a532d34a4343494b6c3058f12081df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(5)</td></tr>
<tr class="separator:ga5a532d34a4343494b6c3058f12081df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7a8fde85803d424db9c255b16809c0"><td class="memItemLeft" align="right" valign="top"><a id="gabc7a8fde85803d424db9c255b16809c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM6</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(6)</td></tr>
<tr class="separator:gabc7a8fde85803d424db9c255b16809c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memItemLeft" align="right" valign="top"><a id="ga5529f5cb12cf2063dd0e81e673809fc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM7</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(7)</td></tr>
<tr class="separator:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bd5659ad68e87daa9778ca6078eac5"><td class="memItemLeft" align="right" valign="top"><a id="ga64bd5659ad68e87daa9778ca6078eac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM0</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(8)</td></tr>
<tr class="separator:ga64bd5659ad68e87daa9778ca6078eac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memItemLeft" align="right" valign="top"><a id="ga7ec939823aa5ade9ba8e2d77f2eff413"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(9)</td></tr>
<tr class="separator:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memItemLeft" align="right" valign="top"><a id="ga4eda4f3e78e187df9fb1799e55de48a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(10)</td></tr>
<tr class="separator:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab024f5ed92c804a5800f99544d55591f"><td class="memItemLeft" align="right" valign="top"><a id="gab024f5ed92c804a5800f99544d55591f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(11)</td></tr>
<tr class="separator:gab024f5ed92c804a5800f99544d55591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memItemLeft" align="right" valign="top"><a id="ga39dbddde107c4c6f89e3d44a17bce084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(12)</td></tr>
<tr class="separator:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memItemLeft" align="right" valign="top"><a id="gac230ecbfaa87bdb151b7be287ffb0ffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(13)</td></tr>
<tr class="separator:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2083b11e03ade4d052ba7e0ed666efd9"><td class="memItemLeft" align="right" valign="top"><a id="ga2083b11e03ade4d052ba7e0ed666efd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM6</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(14)</td></tr>
<tr class="separator:ga2083b11e03ade4d052ba7e0ed666efd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591ca9548c1394901f72a7db2ba086c4"><td class="memItemLeft" align="right" valign="top"><a id="ga591ca9548c1394901f72a7db2ba086c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM7</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(15)</td></tr>
<tr class="separator:ga591ca9548c1394901f72a7db2ba086c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CR register constants common to all DMA types</h2></td></tr>
<tr class="memitem:gabbbbdf3ad734b1c03f878892c217c4a2"><td class="memItemLeft" align="right" valign="top"><a id="gabbbbdf3ad734b1c03f878892c217c4a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_RESET_VALUE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gabbbbdf3ad734b1c03f878892c217c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memItemLeft" align="right" valign="top"><a id="gaf53af8834530fb9be02bf1ecd3fc9abf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_EN</b>&#160;&#160;&#160;DMA_SxCR_EN</td></tr>
<tr class="separator:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a00983cc2de7062b55c7e04d34cce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TEIE</b>&#160;&#160;&#160;DMA_SxCR_TEIE</td></tr>
<tr class="separator:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d65d1013afef382e24f64c18ef24490"><td class="memItemLeft" align="right" valign="top"><a id="ga7d65d1013afef382e24f64c18ef24490"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_HTIE</b>&#160;&#160;&#160;DMA_SxCR_HTIE</td></tr>
<tr class="separator:ga7d65d1013afef382e24f64c18ef24490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memItemLeft" align="right" valign="top"><a id="ga4d24afd17670351c5f4dc9bffc56c818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TCIE</b>&#160;&#160;&#160;DMA_SxCR_TCIE</td></tr>
<tr class="separator:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memItemLeft" align="right" valign="top"><a id="gaa43d77e8230eb29e7a302d0bc7399e73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_MASK</b>&#160;&#160;&#160;DMA_SxCR_DIR</td></tr>
<tr class="separator:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b4dc44cea031844ed6c353f7153810"><td class="memItemLeft" align="right" valign="top"><a id="ga85b4dc44cea031844ed6c353f7153810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_P2M</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga85b4dc44cea031844ed6c353f7153810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memItemLeft" align="right" valign="top"><a id="gac56a0f280c4ba92ce9f430b0532e8550"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2P</b>&#160;&#160;&#160;DMA_SxCR_DIR_0</td></tr>
<tr class="separator:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memItemLeft" align="right" valign="top"><a id="ga552155c72c9b5d4bb069bfd88f79d8c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2M</b>&#160;&#160;&#160;DMA_SxCR_DIR_1</td></tr>
<tr class="separator:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42615c40eb5828b08ed209f303a4866c"><td class="memItemLeft" align="right" valign="top"><a id="ga42615c40eb5828b08ed209f303a4866c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CIRC</b>&#160;&#160;&#160;DMA_SxCR_CIRC</td></tr>
<tr class="separator:ga42615c40eb5828b08ed209f303a4866c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memItemLeft" align="right" valign="top"><a id="ga6a5ab7cbf599d02af404d40582c51e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PINC</b>&#160;&#160;&#160;DMA_SxCR_PINC</td></tr>
<tr class="separator:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29a65969726d051b3f236d14e21aa4e"><td class="memItemLeft" align="right" valign="top"><a id="gaf29a65969726d051b3f236d14e21aa4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MINC</b>&#160;&#160;&#160;DMA_SxCR_MINC</td></tr>
<tr class="separator:gaf29a65969726d051b3f236d14e21aa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c05a25916642f8895e9ced865387f"><td class="memItemLeft" align="right" valign="top"><a id="ga340c05a25916642f8895e9ced865387f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_MASK</b>&#160;&#160;&#160;DMA_SxCR_PSIZE</td></tr>
<tr class="separator:ga340c05a25916642f8895e9ced865387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memItemLeft" align="right" valign="top"><a id="gaea4f3342cb105fc8566baf4f9f21eccf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_BYTE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12efd13438d026d370d6b57dede95d34"><td class="memItemLeft" align="right" valign="top"><a id="ga12efd13438d026d370d6b57dede95d34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_HWORD</b>&#160;&#160;&#160;DMA_SxCR_PSIZE_0</td></tr>
<tr class="separator:ga12efd13438d026d370d6b57dede95d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memItemLeft" align="right" valign="top"><a id="ga8f62c03f80c539df31cd13fd1b4cc536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_WORD</b>&#160;&#160;&#160;DMA_SxCR_PSIZE_1</td></tr>
<tr class="separator:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80be7e0879182a68181f518c7e4e700c"><td class="memItemLeft" align="right" valign="top"><a id="ga80be7e0879182a68181f518c7e4e700c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_MASK</b>&#160;&#160;&#160;DMA_SxCR_MSIZE</td></tr>
<tr class="separator:ga80be7e0879182a68181f518c7e4e700c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d5dccf22c5beff17027357c5a46df1"><td class="memItemLeft" align="right" valign="top"><a id="gad3d5dccf22c5beff17027357c5a46df1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_BYTE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad3d5dccf22c5beff17027357c5a46df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memItemLeft" align="right" valign="top"><a id="ga1414fcd05fd44094fe3efd13c825dac1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_HWORD</b>&#160;&#160;&#160;DMA_SxCR_MSIZE_0</td></tr>
<tr class="separator:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memItemLeft" align="right" valign="top"><a id="ga3f8b548f492bbfda73a791c8d772c2fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_WORD</b>&#160;&#160;&#160;DMA_SxCR_MSIZE_1</td></tr>
<tr class="separator:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477c976c3e914570f5c6d784f9906b01"><td class="memItemLeft" align="right" valign="top"><a id="ga477c976c3e914570f5c6d784f9906b01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_SIZE_MASK</b></td></tr>
<tr class="separator:ga477c976c3e914570f5c6d784f9906b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memItemLeft" align="right" valign="top"><a id="ga36be4a6e0a4b4e70443e1b4d35e4eb17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL_MASK</b>&#160;&#160;&#160;DMA_SxCR_PL</td></tr>
<tr class="separator:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memItemLeft" align="right" valign="top"><a id="ga7cd623b26cd7bc8183aab37b0dec5454"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CR register constants only found in STM32F2xx/STM32F4xx</h2></td></tr>
<tr class="memitem:ga6452a152680448d642add5202980e45d"><td class="memItemLeft" align="right" valign="top"><a id="ga6452a152680448d642add5202980e45d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DMEIE</b>&#160;&#160;&#160;DMA_SxCR_DMEIE</td></tr>
<tr class="separator:ga6452a152680448d642add5202980e45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a5be008ec3ee2dd8d71aa14483823b"><td class="memItemLeft" align="right" valign="top"><a id="ga63a5be008ec3ee2dd8d71aa14483823b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PFCTRL</b>&#160;&#160;&#160;DMA_SxCR_PFCTRL</td></tr>
<tr class="separator:ga63a5be008ec3ee2dd8d71aa14483823b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57f1ab47be3fcbdaa020553bf4326c1"><td class="memItemLeft" align="right" valign="top"><a id="gae57f1ab47be3fcbdaa020553bf4326c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PINCOS</b>&#160;&#160;&#160;DMA_SxCR_PINCOS</td></tr>
<tr class="separator:gae57f1ab47be3fcbdaa020553bf4326c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20a6bee9ae4521c6e84c3800d1cbb3f"><td class="memItemLeft" align="right" valign="top"><a id="gab20a6bee9ae4521c6e84c3800d1cbb3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DBM</b>&#160;&#160;&#160;DMA_SxCR_DBM</td></tr>
<tr class="separator:gab20a6bee9ae4521c6e84c3800d1cbb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929c7da2dd264bd8f8d23271164a287a"><td class="memItemLeft" align="right" valign="top"><a id="ga929c7da2dd264bd8f8d23271164a287a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CT</b>&#160;&#160;&#160;DMA_SxCR_CT</td></tr>
<tr class="separator:ga929c7da2dd264bd8f8d23271164a287a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef3a892ec5ac28f3786f86ffe296c9c"><td class="memItemLeft" align="right" valign="top"><a id="ga5ef3a892ec5ac28f3786f86ffe296c9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PBURST_MASK</b>&#160;&#160;&#160;DMA_SxCR_PBURST</td></tr>
<tr class="separator:ga5ef3a892ec5ac28f3786f86ffe296c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d3fae40c51e58d81f077879e84b1b1"><td class="memItemLeft" align="right" valign="top"><a id="gac6d3fae40c51e58d81f077879e84b1b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PBURST_SINGLE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac6d3fae40c51e58d81f077879e84b1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa380e4e90fef9a8851e99afbaff1667f"><td class="memItemLeft" align="right" valign="top"><a id="gaa380e4e90fef9a8851e99afbaff1667f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PBURST_INCR4</b>&#160;&#160;&#160;DMA_SxCR_PBURST_0</td></tr>
<tr class="separator:gaa380e4e90fef9a8851e99afbaff1667f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391b38fb6c6dbc6a86b348fbe05a3a3"><td class="memItemLeft" align="right" valign="top"><a id="gab391b38fb6c6dbc6a86b348fbe05a3a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PBURST_INCR8</b>&#160;&#160;&#160;DMA_SxCR_PBURST_1</td></tr>
<tr class="separator:gab391b38fb6c6dbc6a86b348fbe05a3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586d436270020e0cb15cfbd04c3bca14"><td class="memItemLeft" align="right" valign="top"><a id="ga586d436270020e0cb15cfbd04c3bca14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PBURST_INCR16</b>&#160;&#160;&#160;(DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1)</td></tr>
<tr class="separator:ga586d436270020e0cb15cfbd04c3bca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb7bd3b6b0cf4006137c444183ee10c"><td class="memItemLeft" align="right" valign="top"><a id="gacfb7bd3b6b0cf4006137c444183ee10c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MBURST_MASK</b>&#160;&#160;&#160;DMA_SxCR_MBURST</td></tr>
<tr class="separator:gacfb7bd3b6b0cf4006137c444183ee10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163627d46fccaa071134ca449c0fa5d9"><td class="memItemLeft" align="right" valign="top"><a id="ga163627d46fccaa071134ca449c0fa5d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MBURST_SINGLE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga163627d46fccaa071134ca449c0fa5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0206e07520af4dfadaf10eef226098d"><td class="memItemLeft" align="right" valign="top"><a id="gac0206e07520af4dfadaf10eef226098d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MBURST_INCR4</b>&#160;&#160;&#160;DMA_SxCR_MBURST_0</td></tr>
<tr class="separator:gac0206e07520af4dfadaf10eef226098d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dae19c38401673ccf41d3a647b23cc"><td class="memItemLeft" align="right" valign="top"><a id="gac1dae19c38401673ccf41d3a647b23cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MBURST_INCR8</b>&#160;&#160;&#160;DMA_SxCR_MBURST_1</td></tr>
<tr class="separator:gac1dae19c38401673ccf41d3a647b23cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcee8bf51ccc49173fd618d8a804fadd"><td class="memItemLeft" align="right" valign="top"><a id="gafcee8bf51ccc49173fd618d8a804fadd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MBURST_INCR16</b>&#160;&#160;&#160;(DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1)</td></tr>
<tr class="separator:gafcee8bf51ccc49173fd618d8a804fadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memItemLeft" align="right" valign="top"><a id="ga7c46d07effcaa6f62c31ec5f0d85ae3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CHSEL_MASK</b>&#160;&#160;&#160;DMA_SxCR_CHSEL</td></tr>
<tr class="separator:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8c78268a73f76b24beb60edef7a597"><td class="memItemLeft" align="right" valign="top"><a id="ga1a8c78268a73f76b24beb60edef7a597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CHSEL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 25U)</td></tr>
<tr class="separator:ga1a8c78268a73f76b24beb60edef7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FCR register constants only found in STM32F2xx/STM32F4xx</h2></td></tr>
<tr class="memitem:ga16fbbe5b32dab66d8667bc12243a4f07"><td class="memItemLeft" align="right" valign="top"><a id="ga16fbbe5b32dab66d8667bc12243a4f07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_RESET_VALUE</b>&#160;&#160;&#160;0x00000021U</td></tr>
<tr class="separator:ga16fbbe5b32dab66d8667bc12243a4f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214d183b51ef76c9707ce46a6f6b0464"><td class="memItemLeft" align="right" valign="top"><a id="ga214d183b51ef76c9707ce46a6f6b0464"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_FEIE</b>&#160;&#160;&#160;DMA_SxFCR_FEIE</td></tr>
<tr class="separator:ga214d183b51ef76c9707ce46a6f6b0464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4920d1e9a33eb848aacc951d48cfb60a"><td class="memItemLeft" align="right" valign="top"><a id="ga4920d1e9a33eb848aacc951d48cfb60a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_FS_MASK</b>&#160;&#160;&#160;DMA_SxFCR_FS</td></tr>
<tr class="separator:ga4920d1e9a33eb848aacc951d48cfb60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75e3009a25c4fe7f6806fe0fac3a4f1"><td class="memItemLeft" align="right" valign="top"><a id="gac75e3009a25c4fe7f6806fe0fac3a4f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_DMDIS</b>&#160;&#160;&#160;DMA_SxFCR_DMDIS</td></tr>
<tr class="separator:gac75e3009a25c4fe7f6806fe0fac3a4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a94e8ae84df60faa4f2c34a3483f21"><td class="memItemLeft" align="right" valign="top"><a id="gac1a94e8ae84df60faa4f2c34a3483f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_FTH_MASK</b>&#160;&#160;&#160;DMA_SxFCR_FTH</td></tr>
<tr class="separator:gac1a94e8ae84df60faa4f2c34a3483f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0116137d0aa1feea9ca9fee0da283e"><td class="memItemLeft" align="right" valign="top"><a id="ga9f0116137d0aa1feea9ca9fee0da283e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_FTH_1Q</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9f0116137d0aa1feea9ca9fee0da283e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae1fb08efbf568a4e8dd37f828710c9"><td class="memItemLeft" align="right" valign="top"><a id="gafae1fb08efbf568a4e8dd37f828710c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_FTH_HALF</b>&#160;&#160;&#160;DMA_SxFCR_FTH_0</td></tr>
<tr class="separator:gafae1fb08efbf568a4e8dd37f828710c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c56f68c96b0f5f4bb102b4db1d015c"><td class="memItemLeft" align="right" valign="top"><a id="gac6c56f68c96b0f5f4bb102b4db1d015c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_FTH_3Q</b>&#160;&#160;&#160;DMA_SxFCR_FTH_1</td></tr>
<tr class="separator:gac6c56f68c96b0f5f4bb102b4db1d015c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8789af97ef53c37855efcc44c6e8e46d"><td class="memItemLeft" align="right" valign="top"><a id="ga8789af97ef53c37855efcc44c6e8e46d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_FCR_FTH_FULL</b>&#160;&#160;&#160;(DMA_SxFCR_FTH_0 | DMA_SxFCR_FTH_1)</td></tr>
<tr class="separator:ga8789af97ef53c37855efcc44c6e8e46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status flags passed to the ISR callbacks</h2></td></tr>
<tr class="memitem:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b2be4a2c4c5b7fcaddec17444bd51f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_FEIF</b>&#160;&#160;&#160;DMA_LISR_FEIF0</td></tr>
<tr class="separator:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memItemLeft" align="right" valign="top"><a id="ga0b81119d145f10b4f89ad3aa88ce20bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_DMEIF</b>&#160;&#160;&#160;DMA_LISR_DMEIF0</td></tr>
<tr class="separator:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memItemLeft" align="right" valign="top"><a id="ga9e513ca8cd600adfbb34a0ab38aae14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TEIF</b>&#160;&#160;&#160;DMA_LISR_TEIF0</td></tr>
<tr class="separator:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace06e230342a7834eaa9cefff2f14f1d"><td class="memItemLeft" align="right" valign="top"><a id="gace06e230342a7834eaa9cefff2f14f1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_HTIF</b>&#160;&#160;&#160;DMA_LISR_HTIF0</td></tr>
<tr class="separator:gace06e230342a7834eaa9cefff2f14f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memItemLeft" align="right" valign="top"><a id="gae3081cb8d428c80ac010d746cfa5dc80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TCIF</b>&#160;&#160;&#160;DMA_LISR_TCIF0</td></tr>
<tr class="separator:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Macro Functions</h2></td></tr>
<tr class="memitem:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gacdb854e2d6d37b0075af10000f6ea91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a peripheral data register to a DMA stream.  <a href="#gacdb854e2d6d37b0075af10000f6ea91b">More...</a><br /></td></tr>
<tr class="separator:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6862a2cc69df434d4e20861b0712696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gaa6862a2cc69df434d4e20861b0712696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a memory destination to a DMA stream.  <a href="#gaa6862a2cc69df434d4e20861b0712696">More...</a><br /></td></tr>
<tr class="separator:gaa6862a2cc69df434d4e20861b0712696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9d83469d0b60fc05e4fc631d962b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gafd9d83469d0b60fc05e4fc631d962b10">dmaStreamSetMemory1</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gafd9d83469d0b60fc05e4fc631d962b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates an alternate memory destination to a DMA stream.  <a href="#gafd9d83469d0b60fc05e4fc631d962b10">More...</a><br /></td></tr>
<tr class="separator:gafd9d83469d0b60fc05e4fc631d962b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(dmastp,  size)</td></tr>
<tr class="memdesc:ga2ad60a96fb0f48bd276cb15af058656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of transfers to be performed.  <a href="#ga2ad60a96fb0f48bd276cb15af058656e">More...</a><br /></td></tr>
<tr class="separator:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(dmastp)&#160;&#160;&#160;((size_t)((dmastp)-&gt;stream-&gt;NDTR))</td></tr>
<tr class="memdesc:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of transfers to be performed.  <a href="#gaa82284b4479d26ae6fa4351227dcc9c7">More...</a><br /></td></tr>
<tr class="separator:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c328a560450555e91ccab4e90ce23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(dmastp,  mode)</td></tr>
<tr class="memdesc:ga0c328a560450555e91ccab4e90ce23d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programs the stream mode settings.  <a href="#ga0c328a560450555e91ccab4e90ce23d0">More...</a><br /></td></tr>
<tr class="separator:ga0c328a560450555e91ccab4e90ce23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf352b60d66ba9ccf60ce815806faec0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaf352b60d66ba9ccf60ce815806faec0b">dmaStreamSetFIFO</a>(dmastp,  mode)</td></tr>
<tr class="memdesc:gaf352b60d66ba9ccf60ce815806faec0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programs the stream FIFO settings.  <a href="#gaf352b60d66ba9ccf60ce815806faec0b">More...</a><br /></td></tr>
<tr class="separator:gaf352b60d66ba9ccf60ce815806faec0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38612b9b7bc723229284468b9c1ae479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(dmastp)</td></tr>
<tr class="memdesc:ga38612b9b7bc723229284468b9c1ae479"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream enable.  <a href="#ga38612b9b7bc723229284468b9c1ae479">More...</a><br /></td></tr>
<tr class="separator:ga38612b9b7bc723229284468b9c1ae479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(dmastp)</td></tr>
<tr class="memdesc:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream disable.  <a href="#ga9c635c5c2baaf634036e4a0d71f92a53">More...</a><br /></td></tr>
<tr class="separator:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">dmaStreamClearInterrupt</a>(dmastp)</td></tr>
<tr class="memdesc:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream interrupt sources clear.  <a href="#gae7deabf8a871af095b5dfffd91b3ad3e">More...</a><br /></td></tr>
<tr class="separator:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a9d820558dcddb367433260a114f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa5a9d820558dcddb367433260a114f7e">dmaStartMemCopy</a>(dmastp,  mode,  src,  dst,  n)</td></tr>
<tr class="memdesc:gaa5a9d820558dcddb367433260a114f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts a memory to memory operation using the specified stream.  <a href="#gaa5a9d820558dcddb367433260a114f7e">More...</a><br /></td></tr>
<tr class="separator:gaa5a9d820558dcddb367433260a114f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gab1cc27c1741fb2d5d6a057c323a9f24b">dmaWaitCompletion</a>(dmastp)</td></tr>
<tr class="memdesc:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polled wait for DMA transfer end.  <a href="#gab1cc27c1741fb2d5d6a057c323a9f24b">More...</a><br /></td></tr>
<tr class="separator:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>) (void *p, uint32_t flags)</td></tr>
<tr class="memdesc:ga40c8c690b645654163ea9c3ec935fd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA ISR function type.  <a href="#ga40c8c690b645654163ea9c3ec935fd9f">More...</a><br /></td></tr>
<tr class="separator:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA stream descriptor structure.  <a href="structstm32__dma__stream__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacdfcc83cd312b32fb806180f16330f56"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gacdfcc83cd312b32fb806180f16330f56">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH0_HANDLER)</td></tr>
<tr class="memdesc:gacdfcc83cd312b32fb806180f16330f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 0 shared interrupt handler.  <a href="#gacdfcc83cd312b32fb806180f16330f56">More...</a><br /></td></tr>
<tr class="separator:gacdfcc83cd312b32fb806180f16330f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54100f4936583d675c07bdeef662e0aa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH1_HANDLER)</td></tr>
<tr class="memdesc:ga54100f4936583d675c07bdeef662e0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 1 shared interrupt handler.  <a href="#ga54100f4936583d675c07bdeef662e0aa">More...</a><br /></td></tr>
<tr class="separator:ga54100f4936583d675c07bdeef662e0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7bd1d142150e3cd87283ade87d209e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaef7bd1d142150e3cd87283ade87d209e">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH2_HANDLER)</td></tr>
<tr class="memdesc:gaef7bd1d142150e3cd87283ade87d209e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 2 shared interrupt handler.  <a href="#gaef7bd1d142150e3cd87283ade87d209e">More...</a><br /></td></tr>
<tr class="separator:gaef7bd1d142150e3cd87283ade87d209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga60133cff62003bc1969c4a3e4c69d2c1">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH3_HANDLER)</td></tr>
<tr class="memdesc:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 3 shared interrupt handler.  <a href="#ga60133cff62003bc1969c4a3e4c69d2c1">More...</a><br /></td></tr>
<tr class="separator:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfbf2ae481bf981303745bbe8304088"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3bfbf2ae481bf981303745bbe8304088">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH4_HANDLER)</td></tr>
<tr class="memdesc:ga3bfbf2ae481bf981303745bbe8304088"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 4 shared interrupt handler.  <a href="#ga3bfbf2ae481bf981303745bbe8304088">More...</a><br /></td></tr>
<tr class="separator:ga3bfbf2ae481bf981303745bbe8304088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gad96bf8e6a8f07305dae411ca33f5e74d">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH5_HANDLER)</td></tr>
<tr class="memdesc:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 5 shared interrupt handler.  <a href="#gad96bf8e6a8f07305dae411ca33f5e74d">More...</a><br /></td></tr>
<tr class="separator:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga00d7a01dadb6cd6e47fb2b1b22ca272f">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH6_HANDLER)</td></tr>
<tr class="memdesc:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 6 shared interrupt handler.  <a href="#ga00d7a01dadb6cd6e47fb2b1b22ca272f">More...</a><br /></td></tr>
<tr class="separator:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga5ea6944487df5f2a717cc3a8c57c110c">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH7_HANDLER)</td></tr>
<tr class="memdesc:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 7 shared interrupt handler.  <a href="#ga5ea6944487df5f2a717cc3a8c57c110c">More...</a><br /></td></tr>
<tr class="separator:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12038e9c13cc224595fbc633afe5b574"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga12038e9c13cc224595fbc633afe5b574">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH0_HANDLER)</td></tr>
<tr class="memdesc:ga12038e9c13cc224595fbc633afe5b574"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 0 shared interrupt handler.  <a href="#ga12038e9c13cc224595fbc633afe5b574">More...</a><br /></td></tr>
<tr class="separator:ga12038e9c13cc224595fbc633afe5b574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga1f0780e7c61348d2dc7aff5d410868bc">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH1_HANDLER)</td></tr>
<tr class="memdesc:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 1 shared interrupt handler.  <a href="#ga1f0780e7c61348d2dc7aff5d410868bc">More...</a><br /></td></tr>
<tr class="separator:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace13547137b9e5a9321c88a106b0d035"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gace13547137b9e5a9321c88a106b0d035">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH2_HANDLER)</td></tr>
<tr class="memdesc:gace13547137b9e5a9321c88a106b0d035"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 2 shared interrupt handler.  <a href="#gace13547137b9e5a9321c88a106b0d035">More...</a><br /></td></tr>
<tr class="separator:gace13547137b9e5a9321c88a106b0d035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf56ea20e023686972f33b563206250"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga4cf56ea20e023686972f33b563206250">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH3_HANDLER)</td></tr>
<tr class="memdesc:ga4cf56ea20e023686972f33b563206250"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 3 shared interrupt handler.  <a href="#ga4cf56ea20e023686972f33b563206250">More...</a><br /></td></tr>
<tr class="separator:ga4cf56ea20e023686972f33b563206250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27370db4a68a7970e12afcfd8fa3c103"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga27370db4a68a7970e12afcfd8fa3c103">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH4_HANDLER)</td></tr>
<tr class="memdesc:ga27370db4a68a7970e12afcfd8fa3c103"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 4 shared interrupt handler.  <a href="#ga27370db4a68a7970e12afcfd8fa3c103">More...</a><br /></td></tr>
<tr class="separator:ga27370db4a68a7970e12afcfd8fa3c103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43758cde6116be10a6a65fe9bbb6320"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa43758cde6116be10a6a65fe9bbb6320">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH5_HANDLER)</td></tr>
<tr class="memdesc:gaa43758cde6116be10a6a65fe9bbb6320"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 5 shared interrupt handler.  <a href="#gaa43758cde6116be10a6a65fe9bbb6320">More...</a><br /></td></tr>
<tr class="separator:gaa43758cde6116be10a6a65fe9bbb6320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f067175c576b087530657b2295a2ac3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga4f067175c576b087530657b2295a2ac3">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH6_HANDLER)</td></tr>
<tr class="memdesc:ga4f067175c576b087530657b2295a2ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 6 shared interrupt handler.  <a href="#ga4f067175c576b087530657b2295a2ac3">More...</a><br /></td></tr>
<tr class="separator:ga4f067175c576b087530657b2295a2ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0692ffda69aaa18b576a3279b11a99cc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga0692ffda69aaa18b576a3279b11a99cc">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH7_HANDLER)</td></tr>
<tr class="memdesc:ga0692ffda69aaa18b576a3279b11a99cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 7 shared interrupt handler.  <a href="#ga0692ffda69aaa18b576a3279b11a99cc">More...</a><br /></td></tr>
<tr class="separator:ga0692ffda69aaa18b576a3279b11a99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a> (void)</td></tr>
<tr class="memdesc:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA helper initialization.  <a href="#ga2efa21dedda1992b5cb10ca9335d17f2">More...</a><br /></td></tr>
<tr class="separator:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp, uint32_t priority, <a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a> func, void *param)</td></tr>
<tr class="memdesc:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocates a DMA stream.  <a href="#ga2779cd46d0f5e9d7a6e549391e05cdd0">More...</a><br /></td></tr>
<tr class="separator:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6427d36d4aba6469fd46e53bf972211e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp)</td></tr>
<tr class="memdesc:ga6427d36d4aba6469fd46e53bf972211e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases a DMA stream.  <a href="#ga6427d36d4aba6469fd46e53bf972211e">More...</a><br /></td></tr>
<tr class="separator:ga6427d36d4aba6469fd46e53bf972211e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2c3920c6621e5edadca1d565d19adb30"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a> [<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td></tr>
<tr class="memdesc:ga2c3920c6621e5edadca1d565d19adb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA streams descriptors.  <a href="#ga2c3920c6621e5edadca1d565d19adb30">More...</a><br /></td></tr>
<tr class="separator:ga2c3920c6621e5edadca1d565d19adb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd74122aa16e09d990a67a6f3386dbd2"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gacd74122aa16e09d990a67a6f3386dbd2">dma_streams_mask</a></td></tr>
<tr class="memdesc:gacd74122aa16e09d990a67a6f3386dbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the allocated streams.  <a href="#gacd74122aa16e09d990a67a6f3386dbd2">More...</a><br /></td></tr>
<tr class="separator:gacd74122aa16e09d990a67a6f3386dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290e9c90fd07d986232d690c48c695a2"><td class="memItemLeft" align="right" valign="top">static dma_isr_redir_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga290e9c90fd07d986232d690c48c695a2">dma_isr_redir</a> [<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td></tr>
<tr class="memdesc:ga290e9c90fd07d986232d690c48c695a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA IRQ redirectors.  <a href="#ga290e9c90fd07d986232d690c48c695a2">More...</a><br /></td></tr>
<tr class="separator:ga290e9c90fd07d986232d690c48c695a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gabd60a32bc34143f331245b8a514c25e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd60a32bc34143f331245b8a514c25e9">&sect;&nbsp;</a></span>STM32_DMA1_STREAMS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA1_STREAMS_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the DMA1 streams in <code>dma_streams_mask</code>. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00045">45</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease()</a>.</p>

</div>
</div>
<a id="ga526ff809b4d88dedf8e96bc0367407b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526ff809b4d88dedf8e96bc0367407b1">&sect;&nbsp;</a></span>STM32_DMA2_STREAMS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA2_STREAMS_MASK&#160;&#160;&#160;0x0000FF00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the DMA2 streams in <code>dma_streams_mask</code>. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00050">50</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease()</a>.</p>

</div>
</div>
<a id="ga938a163e21b2e86a3936e0119bb3c312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga938a163e21b2e86a3936e0119bb3c312">&sect;&nbsp;</a></span>STM32_DMA_ADVANCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_ADVANCED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA capability. </p>
<p>if <code>TRUE</code> then the DMA is able of burst transfers, FIFOs, scatter gather and other advanced features. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00037">37</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga8306e23aca0da961317c182201dbaa90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8306e23aca0da961317c182201dbaa90">&sect;&nbsp;</a></span>STM32_DMA_STREAMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAMS&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of DMA streams. </p>
<p>This is the total number of streams among all the DMA units. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00043">43</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit()</a>.</p>

</div>
</div>
<a id="ga237d6322efa2980b375d17c6ea357e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237d6322efa2980b375d17c6ea357e97">&sect;&nbsp;</a></span>STM32_DMA_ISR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_ISR_MASK&#160;&#160;&#160;0x3DU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the ISR bits passed to the DMA callback functions. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00048">48</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga3029eae0c98778e502b98cec436623e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3029eae0c98778e502b98cec436623e8">&sect;&nbsp;</a></span>STM32_DMA_GETCHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_GETCHANNEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">c&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((c) &gt;&gt; (((id) &amp; 7U) * 4U)) &amp; 7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the channel associated to the specified stream. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>the unique numeric stream identifier </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">c</td><td>a stream/channel association word, one channel per nibble </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the channel associated to the stream. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00058">58</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga2f066c01359b6a1481cd779822297a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f066c01359b6a1481cd779822297a66">&sect;&nbsp;</a></span>STM32_DMA_IS_VALID_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_IS_VALID_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prio</td><td>)</td>
          <td>&#160;&#160;&#160;(((prio) &gt;= 0U) &amp;&amp; ((prio) &lt;= 3U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if a DMA priority is within the valid range. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">prio</td><td>DMA priority</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>check result. </td></tr>
    <tr><td class="paramname">FALSE</td><td>invalid DMA priority. </td></tr>
    <tr><td class="paramname">TRUE</td><td>correct DMA priority. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00068">68</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga39cc72041d54eab7787cc29f85309f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39cc72041d54eab7787cc29f85309f31">&sect;&nbsp;</a></span>STM32_DMA_STREAM_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAM_ID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dma, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">stream&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((((dma) - 1U) * 8U) + (stream))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns an unique numeric identifier for a DMA stream. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>the DMA unit number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>the stream number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An unique numeric stream identifier. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00077">77</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga656433ede85fb38fbe0283f168272299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656433ede85fb38fbe0283f168272299">&sect;&nbsp;</a></span>STM32_DMA_STREAM_ID_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAM_ID_MSK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dma, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">stream&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(1U &lt;&lt; STM32_DMA_STREAM_ID(dma, stream))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a DMA stream identifier mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>the DMA unit number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>the stream number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A DMA stream identifier mask. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00087">87</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga874544891d188450b025f0836b6823dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga874544891d188450b025f0836b6823dd">&sect;&nbsp;</a></span>STM32_DMA_IS_VALID_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_IS_VALID_ID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((1U &lt;&lt; (id)) &amp; (mask)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if a DMA stream unique identifier belongs to a mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>the stream numeric identifier </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>the stream numeric identifiers mask</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>check result. </td></tr>
    <tr><td class="paramname">FALSE</td><td>id does not belong to the mask. </td></tr>
    <tr><td class="paramname">TRUE</td><td>id belongs to the mask. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00099">99</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga59f4501b9ff663ae21951824eb75b2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f4501b9ff663ae21951824eb75b2b9">&sect;&nbsp;</a></span>STM32_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;(&amp;<a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a>[id])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>the stream numeric identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> constant structure associated to the DMA stream. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00112">112</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">adc_lld_init()</a>, <a class="el" href="group___i2_c.html#gaae1796056a2fa05caa11a243183b19c2">i2c_lld_init()</a>, <a class="el" href="group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee">i2s_lld_init()</a>, and <a class="el" href="group___s_d_c.html#gab67e7f85b3624c1c8fed1196b3b0a3f4">sdc_lld_init()</a>.</p>

</div>
</div>
<a id="ga7d7658d67e3226f934a9d4a41d6799df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d7658d67e3226f934a9d4a41d6799df">&sect;&nbsp;</a></span>dmaBufferInvalidate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaBufferInvalidate</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                     \</div><div class="line">  uint8_t *start = (uint8_t *)(saddr);                                      \</div><div class="line">  uint8_t *end = start + (size_t)(n);                                       \</div><div class="line">  __DSB();                                                                  \</div><div class="line">  while (start &lt; end) {                                                     \</div><div class="line">    SCB-&gt;DCIMVAC = (uint32_t)start;                                         \</div><div class="line">    start += 32U;                                                           \</div><div class="line">  }                                                                         \</div><div class="line">  __DSB();                                                                  \</div><div class="line">  __ISB();                                                                  \</div><div class="line">}</div></div><!-- fragment -->
<p>Invalidates the data cache lines overlapping a DMA buffer. </p>
<p>This function is meant to make sure that data written in data cache is invalidated. It is used for DMA buffers that must have been written by a DMA stream. </p><dl class="section note"><dt>Note</dt><dd>On devices without data cache this function does nothing. </dd>
<dd>
The function does not consider the lower 5 bits of addresses, the buffers are meant to be aligned to a 32 bytes boundary or adjacent data can be invalidated as side effect.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">saddr</td><td>start address of the DMA buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>size of the DMA buffer in bytes</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Normal API, this function can be invoked by regular system threads but not from within a lock zone. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00403">403</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga8ad08fd3d0d5ce23615caa4aff9c041b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad08fd3d0d5ce23615caa4aff9c041b">&sect;&nbsp;</a></span>dmaBufferFlush</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaBufferFlush</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                          \</div><div class="line">  uint8_t *start = (uint8_t *)(saddr);                                      \</div><div class="line">  uint8_t *end = start + (size_t)(n);                                       \</div><div class="line">  __DSB();                                                                  \</div><div class="line">  while (start &lt; end) {                                                     \</div><div class="line">    SCB-&gt;DCCIMVAC = (uint32_t)start;                                        \</div><div class="line">    start += 32U;                                                           \</div><div class="line">  }                                                                         \</div><div class="line">  __DSB();                                                                  \</div><div class="line">  __ISB();                                                                  \</div><div class="line">}</div></div><!-- fragment -->
<p>Flushes the data cache lines overlapping a DMA buffer. </p>
<p>This function is meant to make sure that data written in data cache is flushed to RAM. It is used for DMA buffers that must be read by a DMA stream. </p><dl class="section note"><dt>Note</dt><dd>On devices without data cache this function does nothing. </dd>
<dd>
The function does not consider the lower 5 bits of addresses, the buffers are meant to be aligned to a 32 bytes boundary or adjacent data can be flushed as side effect.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">saddr</td><td>start address of the DMA buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>size of the DMA buffer in bytes</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Normal API, this function can be invoked by regular system threads but not from within a lock zone. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00430">430</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="gacdb854e2d6d37b0075af10000f6ea91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb854e2d6d37b0075af10000f6ea91b">&sect;&nbsp;</a></span>dmaStreamSetPeripheral</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetPeripheral</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                              \</div><div class="line">  (dmastp)-&gt;stream-&gt;PAR  = (uint32_t)(addr);                                \</div><div class="line">}</div></div><!-- fragment -->
<p>Associates a peripheral data register to a DMA stream. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>value to be written in the PAR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00467">467</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, and <a class="el" href="group___s_p_i.html#gaf35495bd4459608ae22a3f728fd4697b">spi_lld_start()</a>.</p>

</div>
</div>
<a id="gaa6862a2cc69df434d4e20861b0712696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6862a2cc69df434d4e20861b0712696">&sect;&nbsp;</a></span>dmaStreamSetMemory0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetMemory0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                 \</div><div class="line">  (dmastp)-&gt;stream-&gt;M0AR  = (uint32_t)(addr);                               \</div><div class="line">}</div></div><!-- fragment -->
<p>Associates a memory destination to a DMA stream. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>value to be written in the M0AR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00482">482</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___i2_c.html#ga5c2a91aabcd3a3ce56ce6b48e9091dc2">i2c_lld_master_receive_timeout()</a>, <a class="el" href="group___i2_c.html#ga901daa9967d501fce0923d33b6cffa12">i2c_lld_master_transmit_timeout()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange()</a>, <a class="el" href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">spi_lld_ignore()</a>, <a class="el" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive()</a>, <a class="el" href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">spi_lld_send()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, and <a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send()</a>.</p>

</div>
</div>
<a id="gafd9d83469d0b60fc05e4fc631d962b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd9d83469d0b60fc05e4fc631d962b10">&sect;&nbsp;</a></span>dmaStreamSetMemory1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetMemory1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                 \</div><div class="line">  (dmastp)-&gt;stream-&gt;M1AR  = (uint32_t)(addr);                               \</div><div class="line">}</div></div><!-- fragment -->
<p>Associates an alternate memory destination to a DMA stream. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>value to be written in the M1AR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00495">495</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga2ad60a96fb0f48bd276cb15af058656e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ad60a96fb0f48bd276cb15af058656e">&sect;&nbsp;</a></span>dmaStreamSetTransactionSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetTransactionSize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">size&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                         \</div><div class="line">  (dmastp)-&gt;stream-&gt;NDTR  = (uint32_t)(size);                               \</div><div class="line">}</div></div><!-- fragment -->
<p>Sets the number of transfers to be performed. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>value to be written in the CNDTR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00510">510</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___i2_c.html#ga5c2a91aabcd3a3ce56ce6b48e9091dc2">i2c_lld_master_receive_timeout()</a>, <a class="el" href="group___i2_c.html#ga901daa9967d501fce0923d33b6cffa12">i2c_lld_master_transmit_timeout()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange()</a>, <a class="el" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, and <a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send()</a>.</p>

</div>
</div>
<a id="gaa82284b4479d26ae6fa4351227dcc9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82284b4479d26ae6fa4351227dcc9c7">&sect;&nbsp;</a></span>dmaStreamGetTransactionSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamGetTransactionSize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td>&#160;&#160;&#160;((size_t)((dmastp)-&gt;stream-&gt;NDTR))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of transfers to be performed. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of transfers to be performed.</dd></dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00525">525</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_a_r_t.html#gaf6eeebdeb91ad7e692d73ceefa9eafb7">uart_lld_stop_receive()</a>, and <a class="el" href="group___u_a_r_t.html#gaec269894b7a38cc224a92469728dac28">uart_lld_stop_send()</a>.</p>

</div>
</div>
<a id="ga0c328a560450555e91ccab4e90ce23d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c328a560450555e91ccab4e90ce23d0">&sect;&nbsp;</a></span>dmaStreamSetMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                    \</div><div class="line">  (dmastp)-&gt;stream-&gt;CR  = (uint32_t)(mode);                                 \</div><div class="line">}</div></div><!-- fragment -->
<p>Programs the stream mode settings. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>value to be written in the CR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00538">538</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___i2_c.html#ga5c2a91aabcd3a3ce56ce6b48e9091dc2">i2c_lld_master_receive_timeout()</a>, <a class="el" href="group___i2_c.html#ga901daa9967d501fce0923d33b6cffa12">i2c_lld_master_transmit_timeout()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange()</a>, <a class="el" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, and <a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send()</a>.</p>

</div>
</div>
<a id="gaf352b60d66ba9ccf60ce815806faec0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf352b60d66ba9ccf60ce815806faec0b">&sect;&nbsp;</a></span>dmaStreamSetFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                    \</div><div class="line">  (dmastp)-&gt;stream-&gt;FCR = (uint32_t)(mode);                                 \</div><div class="line">}</div></div><!-- fragment -->
<p>Programs the stream FIFO settings. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>value to be written in the FCR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00553">553</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="ga38612b9b7bc723229284468b9c1ae479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38612b9b7bc723229284468b9c1ae479">&sect;&nbsp;</a></span>dmaStreamEnable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                           \</div><div class="line">  (dmastp)-&gt;stream-&gt;CR |= STM32_DMA_CR_EN;                                  \</div><div class="line">}</div></div><!-- fragment -->
<p>DMA stream enable. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00567">567</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>.</p>

</div>
</div>
<a id="ga9c635c5c2baaf634036e4a0d71f92a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c635c5c2baaf634036e4a0d71f92a53">&sect;&nbsp;</a></span>dmaStreamDisable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                          \</div><div class="line">  (dmastp)-&gt;stream-&gt;CR &amp;= ~(STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE  |        \</div><div class="line">                            STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE |        \</div><div class="line">                            STM32_DMA_CR_EN);                               \</div><div class="line">  while (((dmastp)-&gt;stream-&gt;CR &amp; STM32_DMA_CR_EN) != 0)                     \</div><div class="line">    ;                                                                       \</div><div class="line">  dmaStreamClearInterrupt(dmastp);                                          \</div><div class="line">}</div></div><!-- fragment -->
<p>DMA stream disable. </p>
<p>The function disables the specified stream, waits for the disable operation to complete and then clears any pending interrupt. </p><dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd>
<dd>
Interrupts enabling flags are set to zero after this call, see bug 3607518. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00585">585</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion()</a>, <a class="el" href="group___d_a_c.html#gadf3109fdce52cf6ea5d6cd5fb19eb5ed">dac_lld_stop_conversion()</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, <a class="el" href="group___i2_c.html#gac29c287a6a2bf5bdda0e727e0afa3215">i2c_lld_abort_operation()</a>, <a class="el" href="group___i2_c.html#gae200eee6d8780135ce19210cb5065ddd">i2c_lld_serve_error_interrupt()</a>, <a class="el" href="group___i2_s.html#ga92bd2e8011e0c860d428cca9f22b2998">i2s_lld_stop_exchange()</a>, <a class="el" href="group___s_d_c.html#gadfa49d477558defe2992b95199003799">sdc_lld_error_cleanup()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, <a class="el" href="group___u_a_r_t.html#gaf6eeebdeb91ad7e692d73ceefa9eafb7">uart_lld_stop_receive()</a>, <a class="el" href="group___u_a_r_t.html#gaec269894b7a38cc224a92469728dac28">uart_lld_stop_send()</a>, and <a class="el" href="group___u_a_r_t.html#ga588507f9d46743f8433952ad9085018b">usart_stop()</a>.</p>

</div>
</div>
<a id="gae7deabf8a871af095b5dfffd91b3ad3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7deabf8a871af095b5dfffd91b3ad3e">&sect;&nbsp;</a></span>dmaStreamClearInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamClearInterrupt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                   \</div><div class="line">  *(dmastp)-&gt;ifcr = <a class="code" href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a> &lt;&lt; (dmastp)-&gt;ishift;                 \</div><div class="line">}</div><div class="ttc" id="group___s_t_m32___d_m_a_html_ga237d6322efa2980b375d17c6ea357e97"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a></div><div class="ttdeci">#define STM32_DMA_ISR_MASK</div><div class="ttdoc">Mask of the ISR bits passed to the DMA callback functions. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00048">stm32_dma.h:48</a></div></div>
</div><!-- fragment -->
<p>DMA stream interrupt sources clear. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00604">604</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___s_d_c.html#gadfa49d477558defe2992b95199003799">sdc_lld_error_cleanup()</a>.</p>

</div>
</div>
<a id="gaa5a9d820558dcddb367433260a114f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a9d820558dcddb367433260a114f7e">&sect;&nbsp;</a></span>dmaStartMemCopy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStartMemCopy</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">src, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dst, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                        \</div><div class="line">  dmaStreamSetPeripheral(dmastp, src);                                      \</div><div class="line">  dmaStreamSetMemory0(dmastp, dst);                                         \</div><div class="line">  dmaStreamSetTransactionSize(dmastp, n);                                   \</div><div class="line">  dmaStreamSetMode(dmastp, (mode) |                                         \</div><div class="line">                           STM32_DMA_CR_MINC | STM32_DMA_CR_PINC |          \</div><div class="line">                           STM32_DMA_CR_DIR_M2M);                           \</div><div class="line">  dmaStreamEnable(dmastp);                                                  \</div><div class="line">}</div></div><!-- fragment -->
<p>Starts a memory to memory operation using the specified stream. </p>
<dl class="section note"><dt>Note</dt><dd>The default transfer data mode is "byte to byte" but it can be changed by specifying extra options in the <code>mode</code> parameter. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>value to be written in the CCR register, this value is implicitly ORed with:<ul>
<li><code>STM32_DMA_CR_MINC</code> </li>
<li><code>STM32_DMA_CR_PINC</code> </li>
<li><code>STM32_DMA_CR_DIR_M2M</code> </li>
<li><code>STM32_DMA_CR_EN</code> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>source address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>destination address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>number of data units to copy </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00627">627</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a id="gab1cc27c1741fb2d5d6a057c323a9f24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1cc27c1741fb2d5d6a057c323a9f24b">&sect;&nbsp;</a></span>dmaWaitCompletion</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaWaitCompletion</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                         \</div><div class="line">  (dmastp)-&gt;stream-&gt;CR &amp;= ~(STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE  |        \</div><div class="line">                            STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE);        \</div><div class="line">  while ((dmastp)-&gt;stream-&gt;CR &amp; STM32_DMA_CR_EN)                            \</div><div class="line">    ;                                                                       \</div><div class="line">  dmaStreamClearInterrupt(dmastp);                                          \</div><div class="line">}</div></div><!-- fragment -->
<p>Polled wait for DMA transfer end. </p>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00644">644</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga40c8c690b645654163ea9c3ec935fd9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40c8c690b645654163ea9c3ec935fd9f">&sect;&nbsp;</a></span>stm32_dmaisr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* stm32_dmaisr_t) (void *p, uint32_t flags)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32 DMA ISR function type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p</td><td>parameter for the registered function </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>pre-shifted content of the xISR register, the bits are aligned to bit zero </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00381">381</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gacdfcc83cd312b32fb806180f16330f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdfcc83cd312b32fb806180f16330f56">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[1/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH0_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 0 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00117">117</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga54100f4936583d675c07bdeef662e0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54100f4936583d675c07bdeef662e0aa">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[2/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH1_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 1 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00135">135</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="gaef7bd1d142150e3cd87283ade87d209e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef7bd1d142150e3cd87283ade87d209e">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[3/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH2_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 2 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00153">153</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga60133cff62003bc1969c4a3e4c69d2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60133cff62003bc1969c4a3e4c69d2c1">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[4/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH3_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 3 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00171">171</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga3bfbf2ae481bf981303745bbe8304088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bfbf2ae481bf981303745bbe8304088">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[5/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH4_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 4 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00189">189</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="gad96bf8e6a8f07305dae411ca33f5e74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad96bf8e6a8f07305dae411ca33f5e74d">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[6/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH5_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 5 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00207">207</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga00d7a01dadb6cd6e47fb2b1b22ca272f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d7a01dadb6cd6e47fb2b1b22ca272f">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[7/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH6_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 6 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00225">225</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga5ea6944487df5f2a717cc3a8c57c110c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea6944487df5f2a717cc3a8c57c110c">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[8/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH7_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 7 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00243">243</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga12038e9c13cc224595fbc633afe5b574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12038e9c13cc224595fbc633afe5b574">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[9/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH0_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 0 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00261">261</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga1f0780e7c61348d2dc7aff5d410868bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0780e7c61348d2dc7aff5d410868bc">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[10/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH1_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 1 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00279">279</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="gace13547137b9e5a9321c88a106b0d035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace13547137b9e5a9321c88a106b0d035">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[11/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH2_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 2 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00297">297</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga4cf56ea20e023686972f33b563206250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf56ea20e023686972f33b563206250">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[12/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH3_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 3 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00315">315</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga27370db4a68a7970e12afcfd8fa3c103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27370db4a68a7970e12afcfd8fa3c103">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[13/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH4_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 4 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00333">333</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="gaa43758cde6116be10a6a65fe9bbb6320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa43758cde6116be10a6a65fe9bbb6320">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[14/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH5_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 5 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00351">351</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga4f067175c576b087530657b2295a2ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f067175c576b087530657b2295a2ac3">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[15/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH6_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 6 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00369">369</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga0692ffda69aaa18b576a3279b11a99cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0692ffda69aaa18b576a3279b11a99cc">&sect;&nbsp;</a></span>OSAL_IRQ_HANDLER() <span class="overload">[16/16]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH7_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 7 shared interrupt handler. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00387">387</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="ga2efa21dedda1992b5cb10ca9335d17f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2efa21dedda1992b5cb10ca9335d17f2">&sect;&nbsp;</a></span>dmaInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dmaInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32 DMA helper initialization. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Initializer, this function just initializes an object and can be invoked before the kernel is initialized. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00409">409</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga290e9c90fd07d986232d690c48c695a2">dma_isr_redir</a>, <a class="el" href="group___s_t_m32___d_m_a.html#gacd74122aa16e09d990a67a6f3386dbd2">dma_streams_mask</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>, and <a class="el" href="structstm32__dma__stream__t.html#afefa5af6cf4f10d81af82a196294a5a0">stm32_dma_stream_t::stream</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init()</a>.</p>

</div>
</div>
<a id="ga2779cd46d0f5e9d7a6e549391e05cdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2779cd46d0f5e9d7a6e549391e05cdd0">&sect;&nbsp;</a></span>dmaStreamAllocate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dmaStreamAllocate </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *&#160;</td>
          <td class="paramname"><em>dmastp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>&#160;</td>
          <td class="paramname"><em>func</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Allocates a DMA stream. </p>
<p>The stream is allocated and, if required, the DMA clock enabled. The function also enables the IRQ vector associated to the stream and initializes its priority. </p><dl class="section pre"><dt>Precondition</dt><dd>The stream must not be already in use or an error is returned. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>The stream is allocated and the default ISR handler redirected to the specified function. </dd>
<dd>
The stream ISR vector is enabled and its priority configured. </dd>
<dd>
The stream must be freed using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code> before it can be reused with another peripheral. </dd>
<dd>
The stream is in its post-reset state. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>IRQ priority mask for the DMA stream </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">func</td><td>handling function pointer, can be <code>NULL</code> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">param</td><td>a parameter to be passed to the handling function </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The operation status. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">false</td><td>no error, stream taken. </td></tr>
    <tr><td class="paramname">true</td><td>error, stream already taken.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00447">447</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga290e9c90fd07d986232d690c48c695a2">dma_isr_redir</a>, <a class="el" href="group___s_t_m32___d_m_a.html#gacd74122aa16e09d990a67a6f3386dbd2">dma_streams_mask</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a>, <a class="el" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">stm32_dma_stream_t::selfindex</a>, <a class="el" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a>, and <a class="el" href="structstm32__dma__stream__t.html#afefa5af6cf4f10d81af82a196294a5a0">stm32_dma_stream_t::stream</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start()</a>, <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_s.html#gac29220167e0419922766bbeae8a8c5e6">i2s_lld_start()</a>, <a class="el" href="group___s_p_i.html#gaf35495bd4459608ae22a3f728fd4697b">spi_lld_start()</a>, and <a class="el" href="group___u_a_r_t.html#ga3d362eceb6050bf012b52a61a669674d">uart_lld_start()</a>.</p>

</div>
</div>
<a id="ga6427d36d4aba6469fd46e53bf972211e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6427d36d4aba6469fd46e53bf972211e">&sect;&nbsp;</a></span>dmaStreamRelease()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dmaStreamRelease </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *&#160;</td>
          <td class="paramname"><em>dmastp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Releases a DMA stream. </p>
<p>The stream is freed and, if required, the DMA clock disabled. Trying to release a unallocated stream is an illegal operation and is trapped if assertions are enabled. </p><dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>The stream is again available. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00497">497</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#gacd74122aa16e09d990a67a6f3386dbd2">dma_streams_mask</a>, <a class="el" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gafdc14a7abfb6cb5fd2dd93a05767bbf8">nvicDisableVector()</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#ga4a17fb2000a5d2179f961d544c360454">rccDisableDMA1</a>, <a class="el" href="group___s_t_m32_f4xx___r_c_c.html#gaab09c0d8665ac55fbf252e4d9042d4a2">rccDisableDMA2</a>, <a class="el" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">stm32_dma_stream_t::selfindex</a>, <a class="el" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a>, and <a class="el" href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">stm32_dma_stream_t::vector</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop()</a>, <a class="el" href="group___d_a_c.html#gadf3109fdce52cf6ea5d6cd5fb19eb5ed">dac_lld_stop_conversion()</a>, <a class="el" href="group___i2_c.html#ga1f4077630d5bfcc44699b2a9c6622bda">i2c_lld_stop()</a>, <a class="el" href="group___i2_s.html#ga3a8cc1fe9eb29ab73b55e1ec076777d5">i2s_lld_stop()</a>, <a class="el" href="group___s_p_i.html#ga8d6b2e0764d39b892b51e6abe4923f80">spi_lld_stop()</a>, and <a class="el" href="group___u_a_r_t.html#gafaad3561e487c2b75aa394c9f4249342">uart_lld_stop()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___s_t_m32___d_m_a_ga6427d36d4aba6469fd46e53bf972211e_cgraph.png" border="0" usemap="#group___s_t_m32___d_m_a_ga6427d36d4aba6469fd46e53bf972211e_cgraph" alt=""/></div>
<map name="group___s_t_m32___d_m_a_ga6427d36d4aba6469fd46e53bf972211e_cgraph" id="group___s_t_m32___d_m_a_ga6427d36d4aba6469fd46e53bf972211e_cgraph">
<area shape="rect" id="node2" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gafdc14a7abfb6cb5fd2dd93a05767bbf8" title="Disables an interrupt handler. " alt="" coords="171,5,277,29"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga2c3920c6621e5edadca1d565d19adb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c3920c6621e5edadca1d565d19adb30">&sect;&nbsp;</a></span>_stm32_dma_streams</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> _stm32_dma_streams[<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">  {DMA1_Stream0, &amp;DMA1-&gt;LIFCR, 0, 0, STM32_DMA1_CH0_NUMBER},</div><div class="line">  {DMA1_Stream1, &amp;DMA1-&gt;LIFCR, 6, 1, STM32_DMA1_CH1_NUMBER},</div><div class="line">  {DMA1_Stream2, &amp;DMA1-&gt;LIFCR, 16, 2, STM32_DMA1_CH2_NUMBER},</div><div class="line">  {DMA1_Stream3, &amp;DMA1-&gt;LIFCR, 22, 3, STM32_DMA1_CH3_NUMBER},</div><div class="line">  {DMA1_Stream4, &amp;DMA1-&gt;HIFCR, 0, 4, STM32_DMA1_CH4_NUMBER},</div><div class="line">  {DMA1_Stream5, &amp;DMA1-&gt;HIFCR, 6, 5, STM32_DMA1_CH5_NUMBER},</div><div class="line">  {DMA1_Stream6, &amp;DMA1-&gt;HIFCR, 16, 6, STM32_DMA1_CH6_NUMBER},</div><div class="line">  {DMA1_Stream7, &amp;DMA1-&gt;HIFCR, 22, 7, STM32_DMA1_CH7_NUMBER},</div><div class="line">  {DMA2_Stream0, &amp;DMA2-&gt;LIFCR, 0, 8, STM32_DMA2_CH0_NUMBER},</div><div class="line">  {DMA2_Stream1, &amp;DMA2-&gt;LIFCR, 6, 9, STM32_DMA2_CH1_NUMBER},</div><div class="line">  {DMA2_Stream2, &amp;DMA2-&gt;LIFCR, 16, 10, STM32_DMA2_CH2_NUMBER},</div><div class="line">  {DMA2_Stream3, &amp;DMA2-&gt;LIFCR, 22, 11, STM32_DMA2_CH3_NUMBER},</div><div class="line">  {DMA2_Stream4, &amp;DMA2-&gt;HIFCR, 0, 12, STM32_DMA2_CH4_NUMBER},</div><div class="line">  {DMA2_Stream5, &amp;DMA2-&gt;HIFCR, 6, 13, STM32_DMA2_CH5_NUMBER},</div><div class="line">  {DMA2_Stream6, &amp;DMA2-&gt;HIFCR, 16, 14, STM32_DMA2_CH6_NUMBER},</div><div class="line">  {DMA2_Stream7, &amp;DMA2-&gt;HIFCR, 22, 15, STM32_DMA2_CH7_NUMBER},</div><div class="line">}</div></div><!-- fragment -->
<p>DMA streams descriptors. </p>
<p>This table keeps the association between an unique stream identifier and the involved physical registers. </p><dl class="section note"><dt>Note</dt><dd>Don't use this array directly, use the appropriate wrapper macros instead: <code>STM32_DMA1_STREAM0</code>, <code>STM32_DMA1_STREAM1</code> etc. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00063">63</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a id="gacd74122aa16e09d990a67a6f3386dbd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd74122aa16e09d990a67a6f3386dbd2">&sect;&nbsp;</a></span>dma_streams_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dma_streams_mask</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Mask of the allocated streams. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00097">97</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit()</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease()</a>.</p>

</div>
</div>
<a id="ga290e9c90fd07d986232d690c48c695a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290e9c90fd07d986232d690c48c695a2">&sect;&nbsp;</a></span>dma_isr_redir</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">dma_isr_redir_t dma_isr_redir[<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>DMA IRQ redirectors. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00102">102</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit()</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Nov 3 2016 09:43:54 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
