<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="pe" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="li_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 4, 5, 5, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="56" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="SLI_AXIS" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="ri_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 4, 5, 5, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="56" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="MRI_AXIS" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="tw_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 4, 5, 5, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="56" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="STW_AXIS" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="bw_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 4, 5, 5, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="56" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="MBW_AXIS" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="ta_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 4, 5, 5, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="STA_AXIS" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="ba_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 4, 5, 5, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="MBA_AXIS" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
