<stg><name>example_Pipeline_KENEL_INIT</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %aa = alloca i32 1

]]></Node>
<StgValue><ssdm name="aa"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %aa

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %aa_1 = load i4 %aa

]]></Node>
<StgValue><ssdm name="aa_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %kernel_addr = getelementptr i32 %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln33 = icmp_eq  i4 %aa_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %add_ln33 = add i4 %aa_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln33 = br i1 %icmp_ln33, void %.split124, void %.preheader2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
.split124:0 %aa_cast = zext i4 %aa_1

]]></Node>
<StgValue><ssdm name="aa_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split124:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split124:2 %icmp_ln34 = icmp_eq  i4 %aa_1, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split124:3 %br_ln34 = br i1 %icmp_ln34, void, void

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 %aa_cast

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1 %store_ln35 = store i32 0, i4 %kernel_addr_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0 %store_ln34 = store i32 1, i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln34 = br void

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln33 = store i4 %add_ln33, i4 %aa

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
.preheader2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="kernel" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="StgValue_33" to="aa" fromId="33" toId="4">
</dataflow>
<dataflow id="36" from="StgValue_35" to="store_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="37" from="aa" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="38" from="aa" to="aa_1" fromId="4" toId="7">
</dataflow>
<dataflow id="39" from="kernel" to="kernel_addr" fromId="32" toId="8">
</dataflow>
<dataflow id="41" from="StgValue_40" to="kernel_addr" fromId="40" toId="8">
</dataflow>
<dataflow id="43" from="StgValue_42" to="kernel_addr" fromId="42" toId="8">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_33" to="specpipeline_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="53" from="p_str" to="specpipeline_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="aa_1" to="icmp_ln33" fromId="7" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="icmp_ln33" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="63" from="aa_1" to="add_ln33" fromId="7" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="add_ln33" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="icmp_ln33" to="br_ln33" fromId="10" toId="13">
</dataflow>
<dataflow id="67" from="aa_1" to="aa_cast" fromId="7" toId="14">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="68" toId="15">
</dataflow>
<dataflow id="71" from="empty_9" to="specloopname_ln33" fromId="70" toId="15">
</dataflow>
<dataflow id="72" from="aa_1" to="icmp_ln34" fromId="7" toId="16">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln34" fromId="73" toId="16">
</dataflow>
<dataflow id="75" from="icmp_ln34" to="br_ln34" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="kernel" to="kernel_addr_1" fromId="32" toId="18">
</dataflow>
<dataflow id="77" from="StgValue_40" to="kernel_addr_1" fromId="40" toId="18">
</dataflow>
<dataflow id="78" from="aa_cast" to="kernel_addr_1" fromId="14" toId="18">
</dataflow>
<dataflow id="79" from="StgValue_48" to="store_ln35" fromId="48" toId="19">
</dataflow>
<dataflow id="80" from="kernel_addr_1" to="store_ln35" fromId="18" toId="19">
</dataflow>
<dataflow id="81" from="StgValue_33" to="store_ln34" fromId="33" toId="21">
</dataflow>
<dataflow id="82" from="kernel_addr" to="store_ln34" fromId="8" toId="21">
</dataflow>
<dataflow id="83" from="add_ln33" to="store_ln33" fromId="12" toId="23">
</dataflow>
<dataflow id="84" from="aa" to="store_ln33" fromId="4" toId="23">
</dataflow>
<dataflow id="85" from="icmp_ln33" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="86" from="icmp_ln34" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
