Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : c2
Version: G-2012.06-SP2
Date   : Sun Nov 15 22:15:46 2015
****************************************

Operating Conditions: NC0D9COM   Library: tcbn40lpbwptc0d9
Wire Load Model Mode: segmented

  Startpoint: A__1 (input port)
  Endpoint: S__1 (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  c2                 ZeroWireload          tcbn40lpbwptc0d9

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  A__1 (in)                                0.00      0.00       0.00 r
  A__1 (net)                     1                   0.00       0.00 r
  U5/Z (XOR2D0BWP)                         0.04      0.13       0.13 f
  n4 (net)                       1                   0.00       0.13 f
  U4/Z (XOR2D0BWP)                         0.03      0.14       0.28 f
  S__1 (net)                     1                   0.00       0.28 f
  S__1 (out)                               0.03      0.00       0.28 f
  data arrival time                                             0.28
  ---------------------------------------------------------------------------------------
  (Path is unconstrained)


1
