// Seed: 3485122716
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_4, id_5, id_6, id_7, id_8, id_9;
  uwire id_10 = 1 ** id_8;
  wire  id_11;
  id_12(
      .id_0(1'b0 == 1), .id_1(1), .id_2(id_9), .id_3(1)
  );
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  initial id_11 = 1'b0;
  assign id_31 = 1 - id_14;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_14
  );
  assign modCall_1.id_9 = 0;
  wire id_32;
  assign id_23 = 1;
  id_33(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_14),
      .id_6(1),
      .id_7(id_2),
      .id_8(id_17)
  );
  wire id_34;
  wire id_35;
  tri1 id_36 = 1;
  id_37(
      .id_0(id_27),
      .id_1(id_17),
      .id_2(id_36),
      .id_3(1),
      .id_4(!id_7),
      .id_5(id_17),
      .sum((1)),
      .id_6({1, id_22 == 1}),
      .id_7(1 - id_9),
      .id_8(1),
      .id_9(id_11 & 1),
      .id_10(1)
  );
endmodule
