ASR-1	Controller	dwdm0/0/0/0	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/1	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/10	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/11	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/12	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/13	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/14	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/15	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/16	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/17	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/18	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/19	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/2	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/20	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/21	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/22	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/23	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/24	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/25	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/26	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/27	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/28	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/29	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/3	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/30	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/31	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/32	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/33	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/34	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/35	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/36	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/37	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/38	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/39	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/4	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/40	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/41	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/42	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/43	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/44	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/45	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/46	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/47	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/5	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/6	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/7	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/8	IM_STATE_UP
ASR-1	Controller	dwdm0/0/0/9	IM_STATE_UP
