## Kapitanov Alexander

#### About:
Currently: **Team Lead** (R&D Computer Vision Team) at SberDevices.

Ex. Lead FPGA engineer with a demonstrated history of working in the digital electronics industry, hardware engineer and researcher. 7+ years in hardware development and digital signal processing (DSP). Author of some technical articles and participant in exhibitions and conferences.

Deep learning expirience:
- Object detection and tracking: training and evaluation loops for DL models (face & gesture recognition, pose tracking, people segmentation and video matting, classification etc.)
- Neural network optimization: distillation, quantization, prunning, NAS etc.
- Data mining and crowdsourcing: automatic mining, validation and annotation pipelines (MLOPS: aws, dvc, Airflow, MLflow etc.)

#### Interests:
Computer Science, R&D, AI, Software & Hardware development.

|                     |                      |
| :---------------    |:-------------        |
| **Name**            | Kapitanov Alexander  |
| **Education**       | [Moscow Power Engineering Institute](https://mpei.ru/) |
| **Specialization**  | Radio engineering, Signal Processing Specialization |
| **Residence**       | Russia, Moscow       |
| **E-mail**          | `hidden`             |
| **Main Languages**  | Python, VHDL/Verilog, Tcl/Tk, C++, sql, etc. |
| **Current job**     | SberDevices |
| **LinkedIn**        | [@hukenovs](https://www.linkedin.com/in/hukenovs/) |
| **Habrahabr**       | [@hukenovs](https://habr.com/ru/users/hukenovs/) |
| **Speak**           | Russian (native), English (B2) |

### Languages & Utilities
- **Python**: pytorch, tf, scipy, opencv, librosa, flask, pandas etc.
- **FPGA / DSP**: vhdl, Verilog, HLS
- **Math**: MATLAB / GNU Octave
- **C++** (basic knowledge)
- **Web**: js, HTML, CSS
- **SQL** (basic knowledge)
- Docker, Airflow, MLFlow, git / svn, DVC, bash etc.

### Personal skills
* Flexibility and Leadership skills
* Desire to learn & self-motivated to win
* Good inter-personal and planning skills
* Critical thinking & Troubleshooting skills
____

### Job Experience

| **Name** | **Last Role** | **Years** |
| :---- | :---- | :---- |
| [AO "Insys"](http://www.insys.ru) | Junior Hardware engineer | Aug. 2012 - Oct. 2012 |
| [AO "Insys"](http://www.insys.ru) | Lead FPGA Developer | Jan. 2013 - Jan 2020 |
| [Sberbank](https://www.sberbank.ru) | Lead Data Scientist | Feb. 2020 - Present |

#### AO "Insys": Aug. 2012 - Oct. 2012
- Russia, Moscow
  * Junior Hardware engineer

#### AO "Insys": Jan. 2013 - Jan. 2020
- Russia, Moscow
- Lead FPGA Developer
  * Middle FPGA Developer: Jan. 2013 - Jan. 2015 
  * Senior FPGA Developer: Jan. 2015 - Jan. 2017 
  * Lead FPGA Developer: Jan. 2017 - Jan. 2020 

#### SberDevices: Feb. 2020 - Present
- Russia, Moscow
  * Senior Data Scientist: Feb. 2020 - Dec. 2020
  * Lead Data Scientist: Jan. 2021 - Present

____
### [Publications](https://habr.com/users/capitanov/)
- [Digital signal processing - Course](https://habr.com/ru/post/460445/)
- [Ultra-long FFT implementation based on FPGA](https://habr.com/ru/post/526690/)
- [Window filtration by FPGA](https://habr.com/en/post/427361/)
- [Custom fixed point FFT/IFFT](https://habr.com/en/post/420517/)
- [Custom floating-point FFT/IFFT](https://habr.com/en/post/322728/)
- [Spectrum correction by using FIR filters](https://habr.com/en/post/324986/)
- [Universal ADC / DAC configurator for FPGA](https://habr.com/en/post/313692/)
- [TCL scripting for FPGA](https://habr.com/en/post/308962/)
- [Custom floating point formats for Xilinx FPGA](https://habr.com/en/post/279269/)
- [Chaotic attractors application](https://habr.com/en/post/273915/)
- [Digital signal processing 1: CIC filters](https://habr.com/en/post/274845/)
- [Digital signal processing 2: FIR filters](https://habr.com/en/post/274847/)
- [Stupid Watch (FPGA 4fun project)](https://habr.com/en/post/274843/)
- [Minesweeper (FPGA 4fun project)](https://habr.com/en/post/274841/)

____

### Courses and certificates
- [Coursera Specialization: Machine Learning & Data Analysis](https://www.coursera.org/account/accomplishments/specialization/DC6QPH6QR2V7 "Specialization: ML & DA")
- [Coursera Specialization: Deep Learning (Andrew Ng)](https://www.coursera.org/account/accomplishments/specialization/2YTZ8T6CC7P6 "Specialization Deep Learning Specialization")
[Coursera: Deep Learning in Computer Vision (HSE)](https://www.coursera.org/account/accomplishments/certificate/EWTTRB9MR9FB "Deep Learning in CV")
- [Course: Diving in Python](https://www.coursera.org/account/accomplishments/certificate/TFK4K6VFSP5N "Diving in python")
- [COurse: OOP and patterns](https://www.coursera.org/account/accomplishments/certificate/XB6PGQ58PK4V "OOP and patterns")

#### Xilinx Coursers
[Xilinx Russian Training Center](https://plis2.ru/training.html "Xilinx Russian Training Center")
- [C-based Design: High Level Synthesis](https://github.com/capitanov/kapitanov.github.io/blob/master/Certificates/Xilinx/C-based_Design_High-Level_Synthesis.png "C-based Design: High Level Synthesis")
- [Vivado Design Suite Static Timing Analysis](https://github.com/capitanov/kapitanov.github.io/blob/master/Certificates/Xilinx/Static_Timing_Analysis_and_Xilinx_Design_Constraints.png "STA and Xilind Design Constraints")
- [Xilinx Partial Reconfiguration Tools & Techniques](https://github.com/capitanov/kapitanov.github.io/blob/master/Certificates/Xilinx/Advanced_Tools_and_Techniques_of_Vivado_Design_Suite_Partial_Reconfiguration.png "Partial Reconfiguration")
- [Advanced Tools and Techniques of Vivado Design Suite](https://github.com/capitanov/kapitanov.github.io/blob/master/Certificates/Xilinx/Advanced_Tools_and_Techniques_of_Vivado_Design_Suite_Partial_Reconfiguration.png "Advanced Tools Vivado")
- [Embedded System Design](https://github.com/capitanov/kapitanov.github.io/blob/master/Certificates/Xilinx/Embedded_systems_design.png "Embedded System Design")

____
### Python pet-projects

- [Digital Signal Processing: Lectures (Python)](https://github.com/capitanov/dsp-theory)
- [Chaotic Attractors in Python](https://github.com/capitanov/chaospy)
- [Headhunter hh.ru analyze](https://github.com/capitanov/hh_research)
- [Math scripts for DSP](https://github.com/capitanov/dsppy)

Author of some technical articles and participant in exhibitions and conferences on digital signal processing:

### Speaker (technical conferences)
Speaker on the following scientific and technical conferences (Russian text as is without translation):

| Date | Description 
| :----------   |:------------- |
| 7 Apr 2016    | [Центр современной электроники](http://www.sovel.org), Семинар «Цифровая обработка сигналов: самое важное из новых технологий»  |
| 19 Oct 2016   | [Центр современной электроники](http://www.sovel.org), Семинар "Обработка и передача цифровых данных в устройствах на ПЛИС" |
| 21 Dec 2016   | [Центр современной электроники](http://www.sovel.org), Семинар "Разработка высокоскоростных устройств сбора, обработки и формирования радиосигналов" |
| 25 Apr 2017   | [MATLAB](https://www.mathworks.com), [Exponenta](https://exponenta.ru), Трехдневная конференция "Технологии разработки и отладки сложных технических систем" |
| 30 Nov 2017   | [Центр современной электроники](http://www.sovel.org), Семинар «Обработка и передача данных в модульной аппаратуре» |
| 27 Mar 2018   | [MATLAB](https://www.mathworks.com), [Exponenta](https://exponenta.ru), Двухдневная конференция "Технологии разработки и отладки сложных технических систем" |
____
### FPGA and Hardware Background
* Good knowledge of hardware languages: VHDL / Verilog
* Vendor-dependent code optimization for FPGA (Xilinx / Altera)
* Complex Area designs: more than 90% FPGA resources utilization
* High-speed designs: multi-clock systems with more than 500 MHz clock frequency on FFs and DSPs
* Algorithm optimization to meet desired requirements / limitations
* Digital signal processing for multi-channel / high-resolution ADCs / DACs
* Performance & Area FPGA design optimization, Advanced XDC & STA
* Job routine optimization by using TCL & python scripts
* Math analyze: MATLAB & Simulink (+ Xilinx System Generator) / GNU Octave / Python
* High-level synthesis for DSP projects (Vivado HLS)
* Block design & Partial Reconfiguration
* AXI-Stream, AXI-lite, custom interfaces design
* Digital schemes development (Altium Designer): main interfaces, power supply, etc.
* Developing corporate style guide and documentation for company and teammates

### FPGA & Math Projects
- FFTs: Forward / Inverse. Fixed-point, floating-point, scaled / unscaled. Decimation in time / frequency schemes. Radix-2, Radix-4. Natural and Bit/Digit-Reverse Order.  
- 2D FFTs, Ultra-long FFT from 1M to 64M points by using 2D-FFT algorithms and 3x high-speed DDR3/4 SDRAMs. 
- Fast convolutions: linear / circular convolution. Auto-correlation / Cross-correlation modules.
- Dynamically Window filtrating: Hann, Hamming, Blackman-Harris (3-, 5-, 7-, 11-term), Flat-top, Kaiser, etc. 
- Filter Design: IIR, FIRs, CICs, moving average filters. Decimators, interpolators, fractional re-samplers.
- Hilbert Transform, DDS, NCO, CORDIC, M-coders, Chirp-generator, Taylor series schemes. 
- Floating point arithmetic. Custom floating point math pack: FP32 (IEEE-754), FP23, FP16. 
- Universal configurator (Receiver / Transmitter) for multi-channel high-speed / high-resolution ADCs and DACs. JESD204B schemes.
- Modulators / Demodulators: BPSK, QPSK, QAM-16, etc.
- Hamming, BCH coders. Reed–Solomon error correctors.
- Chaotic attractors: Lorenz, Nose-Hoover, Rossler, Rikitake, Chua, etc.
- OFDM system for transferring and processing data

Most of them as [**open source**](https://github.com/capitanov/).  
