Task 0 ( 0/336, 0/42 ) is bound to cpu[s] 0 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 1 ( 1/336, 1/42 ) is bound to cpu[s] 4 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 10 ( 10/336, 10/42 ) is bound to cpu[s] 40 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 100 ( 100/336, 16/42 ) is bound to cpu[s] 64 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 101 ( 101/336, 17/42 ) is bound to cpu[s] 68 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 102 ( 102/336, 18/42 ) is bound to cpu[s] 72 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 103 ( 103/336, 19/42 ) is bound to cpu[s] 76 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 104 ( 104/336, 20/42 ) is bound to cpu[s] 80 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 105 ( 105/336, 21/42 ) is bound to cpu[s] 88 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 106 ( 106/336, 22/42 ) is bound to cpu[s] 92 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 107 ( 107/336, 23/42 ) is bound to cpu[s] 96 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 108 ( 108/336, 24/42 ) is bound to cpu[s] 100 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 109 ( 109/336, 25/42 ) is bound to cpu[s] 104 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 11 ( 11/336, 11/42 ) is bound to cpu[s] 44 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 110 ( 110/336, 26/42 ) is bound to cpu[s] 108 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 111 ( 111/336, 27/42 ) is bound to cpu[s] 112 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 112 ( 112/336, 28/42 ) is bound to cpu[s] 116 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 113 ( 113/336, 29/42 ) is bound to cpu[s] 120 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 114 ( 114/336, 30/42 ) is bound to cpu[s] 124 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 115 ( 115/336, 31/42 ) is bound to cpu[s] 128 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 116 ( 116/336, 32/42 ) is bound to cpu[s] 132 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 117 ( 117/336, 33/42 ) is bound to cpu[s] 136 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 118 ( 118/336, 34/42 ) is bound to cpu[s] 140 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 119 ( 119/336, 35/42 ) is bound to cpu[s] 144 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 12 ( 12/336, 12/42 ) is bound to cpu[s] 48 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 120 ( 120/336, 36/42 ) is bound to cpu[s] 148 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 121 ( 121/336, 37/42 ) is bound to cpu[s] 152 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 122 ( 122/336, 38/42 ) is bound to cpu[s] 156 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 123 ( 123/336, 39/42 ) is bound to cpu[s] 160 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 124 ( 124/336, 40/42 ) is bound to cpu[s] 164 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 125 ( 125/336, 41/42 ) is bound to cpu[s] 168 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 126 ( 126/336, 0/42 ) is bound to cpu[s] 0 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 127 ( 127/336, 1/42 ) is bound to cpu[s] 4 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 128 ( 128/336, 2/42 ) is bound to cpu[s] 8 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 129 ( 129/336, 3/42 ) is bound to cpu[s] 12 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 13 ( 13/336, 13/42 ) is bound to cpu[s] 52 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 130 ( 130/336, 4/42 ) is bound to cpu[s] 16 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 131 ( 131/336, 5/42 ) is bound to cpu[s] 20 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 132 ( 132/336, 6/42 ) is bound to cpu[s] 24 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 133 ( 133/336, 7/42 ) is bound to cpu[s] 28 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 134 ( 134/336, 8/42 ) is bound to cpu[s] 32 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 135 ( 135/336, 9/42 ) is bound to cpu[s] 36 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 136 ( 136/336, 10/42 ) is bound to cpu[s] 40 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 137 ( 137/336, 11/42 ) is bound to cpu[s] 44 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 138 ( 138/336, 12/42 ) is bound to cpu[s] 48 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 139 ( 139/336, 13/42 ) is bound to cpu[s] 52 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 14 ( 14/336, 14/42 ) is bound to cpu[s] 56 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 140 ( 140/336, 14/42 ) is bound to cpu[s] 56 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 141 ( 141/336, 15/42 ) is bound to cpu[s] 60 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 142 ( 142/336, 16/42 ) is bound to cpu[s] 64 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 143 ( 143/336, 17/42 ) is bound to cpu[s] 68 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 144 ( 144/336, 18/42 ) is bound to cpu[s] 72 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 145 ( 145/336, 19/42 ) is bound to cpu[s] 76 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 146 ( 146/336, 20/42 ) is bound to cpu[s] 80 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 147 ( 147/336, 21/42 ) is bound to cpu[s] 88 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 148 ( 148/336, 22/42 ) is bound to cpu[s] 92 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 149 ( 149/336, 23/42 ) is bound to cpu[s] 96 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 15 ( 15/336, 15/42 ) is bound to cpu[s] 60 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 150 ( 150/336, 24/42 ) is bound to cpu[s] 100 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 151 ( 151/336, 25/42 ) is bound to cpu[s] 104 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 152 ( 152/336, 26/42 ) is bound to cpu[s] 108 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 153 ( 153/336, 27/42 ) is bound to cpu[s] 112 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 154 ( 154/336, 28/42 ) is bound to cpu[s] 116 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 155 ( 155/336, 29/42 ) is bound to cpu[s] 120 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 156 ( 156/336, 30/42 ) is bound to cpu[s] 124 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 157 ( 157/336, 31/42 ) is bound to cpu[s] 128 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 158 ( 158/336, 32/42 ) is bound to cpu[s] 132 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 159 ( 159/336, 33/42 ) is bound to cpu[s] 136 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 16 ( 16/336, 16/42 ) is bound to cpu[s] 64 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 160 ( 160/336, 34/42 ) is bound to cpu[s] 140 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 161 ( 161/336, 35/42 ) is bound to cpu[s] 144 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 162 ( 162/336, 36/42 ) is bound to cpu[s] 148 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 163 ( 163/336, 37/42 ) is bound to cpu[s] 152 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 164 ( 164/336, 38/42 ) is bound to cpu[s] 156 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 165 ( 165/336, 39/42 ) is bound to cpu[s] 160 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 166 ( 166/336, 40/42 ) is bound to cpu[s] 164 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 167 ( 167/336, 41/42 ) is bound to cpu[s] 168 on host g32n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 168 ( 168/336, 0/42 ) is bound to cpu[s] 0 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 169 ( 169/336, 1/42 ) is bound to cpu[s] 4 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 17 ( 17/336, 17/42 ) is bound to cpu[s] 68 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 170 ( 170/336, 2/42 ) is bound to cpu[s] 8 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 171 ( 171/336, 3/42 ) is bound to cpu[s] 12 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 172 ( 172/336, 4/42 ) is bound to cpu[s] 16 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 173 ( 173/336, 5/42 ) is bound to cpu[s] 20 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 174 ( 174/336, 6/42 ) is bound to cpu[s] 24 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 175 ( 175/336, 7/42 ) is bound to cpu[s] 28 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 176 ( 176/336, 8/42 ) is bound to cpu[s] 32 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 177 ( 177/336, 9/42 ) is bound to cpu[s] 36 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 178 ( 178/336, 10/42 ) is bound to cpu[s] 40 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 179 ( 179/336, 11/42 ) is bound to cpu[s] 44 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 18 ( 18/336, 18/42 ) is bound to cpu[s] 72 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 180 ( 180/336, 12/42 ) is bound to cpu[s] 48 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 181 ( 181/336, 13/42 ) is bound to cpu[s] 52 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 182 ( 182/336, 14/42 ) is bound to cpu[s] 56 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 183 ( 183/336, 15/42 ) is bound to cpu[s] 60 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 184 ( 184/336, 16/42 ) is bound to cpu[s] 64 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 185 ( 185/336, 17/42 ) is bound to cpu[s] 68 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 186 ( 186/336, 18/42 ) is bound to cpu[s] 72 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 187 ( 187/336, 19/42 ) is bound to cpu[s] 76 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 188 ( 188/336, 20/42 ) is bound to cpu[s] 80 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 189 ( 189/336, 21/42 ) is bound to cpu[s] 88 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 19 ( 19/336, 19/42 ) is bound to cpu[s] 76 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 190 ( 190/336, 22/42 ) is bound to cpu[s] 92 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 191 ( 191/336, 23/42 ) is bound to cpu[s] 96 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 192 ( 192/336, 24/42 ) is bound to cpu[s] 100 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 193 ( 193/336, 25/42 ) is bound to cpu[s] 104 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 194 ( 194/336, 26/42 ) is bound to cpu[s] 108 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 195 ( 195/336, 27/42 ) is bound to cpu[s] 112 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 196 ( 196/336, 28/42 ) is bound to cpu[s] 116 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 197 ( 197/336, 29/42 ) is bound to cpu[s] 120 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 198 ( 198/336, 30/42 ) is bound to cpu[s] 124 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 199 ( 199/336, 31/42 ) is bound to cpu[s] 128 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 2 ( 2/336, 2/42 ) is bound to cpu[s] 8 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 20 ( 20/336, 20/42 ) is bound to cpu[s] 80 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 200 ( 200/336, 32/42 ) is bound to cpu[s] 132 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 201 ( 201/336, 33/42 ) is bound to cpu[s] 136 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 202 ( 202/336, 34/42 ) is bound to cpu[s] 140 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 203 ( 203/336, 35/42 ) is bound to cpu[s] 144 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 204 ( 204/336, 36/42 ) is bound to cpu[s] 148 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 205 ( 205/336, 37/42 ) is bound to cpu[s] 152 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 206 ( 206/336, 38/42 ) is bound to cpu[s] 156 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 207 ( 207/336, 39/42 ) is bound to cpu[s] 160 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 208 ( 208/336, 40/42 ) is bound to cpu[s] 164 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 209 ( 209/336, 41/42 ) is bound to cpu[s] 168 on host g33n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 21 ( 21/336, 21/42 ) is bound to cpu[s] 88 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 210 ( 210/336, 0/42 ) is bound to cpu[s] 0 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 211 ( 211/336, 1/42 ) is bound to cpu[s] 4 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 212 ( 212/336, 2/42 ) is bound to cpu[s] 8 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 213 ( 213/336, 3/42 ) is bound to cpu[s] 12 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 214 ( 214/336, 4/42 ) is bound to cpu[s] 16 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 215 ( 215/336, 5/42 ) is bound to cpu[s] 20 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 216 ( 216/336, 6/42 ) is bound to cpu[s] 24 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 217 ( 217/336, 7/42 ) is bound to cpu[s] 28 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 218 ( 218/336, 8/42 ) is bound to cpu[s] 32 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 219 ( 219/336, 9/42 ) is bound to cpu[s] 36 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 22 ( 22/336, 22/42 ) is bound to cpu[s] 92 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 220 ( 220/336, 10/42 ) is bound to cpu[s] 40 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 221 ( 221/336, 11/42 ) is bound to cpu[s] 44 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 222 ( 222/336, 12/42 ) is bound to cpu[s] 48 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 223 ( 223/336, 13/42 ) is bound to cpu[s] 52 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 224 ( 224/336, 14/42 ) is bound to cpu[s] 56 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 225 ( 225/336, 15/42 ) is bound to cpu[s] 60 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 226 ( 226/336, 16/42 ) is bound to cpu[s] 64 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 227 ( 227/336, 17/42 ) is bound to cpu[s] 68 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 228 ( 228/336, 18/42 ) is bound to cpu[s] 72 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 229 ( 229/336, 19/42 ) is bound to cpu[s] 76 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 23 ( 23/336, 23/42 ) is bound to cpu[s] 96 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 230 ( 230/336, 20/42 ) is bound to cpu[s] 80 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 231 ( 231/336, 21/42 ) is bound to cpu[s] 88 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 232 ( 232/336, 22/42 ) is bound to cpu[s] 92 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 233 ( 233/336, 23/42 ) is bound to cpu[s] 96 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 234 ( 234/336, 24/42 ) is bound to cpu[s] 100 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 235 ( 235/336, 25/42 ) is bound to cpu[s] 104 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 236 ( 236/336, 26/42 ) is bound to cpu[s] 108 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 237 ( 237/336, 27/42 ) is bound to cpu[s] 112 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 238 ( 238/336, 28/42 ) is bound to cpu[s] 116 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 239 ( 239/336, 29/42 ) is bound to cpu[s] 120 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 24 ( 24/336, 24/42 ) is bound to cpu[s] 100 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 240 ( 240/336, 30/42 ) is bound to cpu[s] 124 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 241 ( 241/336, 31/42 ) is bound to cpu[s] 128 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 242 ( 242/336, 32/42 ) is bound to cpu[s] 132 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 243 ( 243/336, 33/42 ) is bound to cpu[s] 136 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 244 ( 244/336, 34/42 ) is bound to cpu[s] 140 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 245 ( 245/336, 35/42 ) is bound to cpu[s] 144 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 246 ( 246/336, 36/42 ) is bound to cpu[s] 148 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 247 ( 247/336, 37/42 ) is bound to cpu[s] 152 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 248 ( 248/336, 38/42 ) is bound to cpu[s] 156 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 249 ( 249/336, 39/42 ) is bound to cpu[s] 160 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 25 ( 25/336, 25/42 ) is bound to cpu[s] 104 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 250 ( 250/336, 40/42 ) is bound to cpu[s] 164 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 251 ( 251/336, 41/42 ) is bound to cpu[s] 168 on host g33n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 252 ( 252/336, 0/42 ) is bound to cpu[s] 0 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 253 ( 253/336, 1/42 ) is bound to cpu[s] 4 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 254 ( 254/336, 2/42 ) is bound to cpu[s] 8 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 255 ( 255/336, 3/42 ) is bound to cpu[s] 12 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 256 ( 256/336, 4/42 ) is bound to cpu[s] 16 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 257 ( 257/336, 5/42 ) is bound to cpu[s] 20 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 258 ( 258/336, 6/42 ) is bound to cpu[s] 24 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 259 ( 259/336, 7/42 ) is bound to cpu[s] 28 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 26 ( 26/336, 26/42 ) is bound to cpu[s] 108 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 260 ( 260/336, 8/42 ) is bound to cpu[s] 32 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 261 ( 261/336, 9/42 ) is bound to cpu[s] 36 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 262 ( 262/336, 10/42 ) is bound to cpu[s] 40 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 263 ( 263/336, 11/42 ) is bound to cpu[s] 44 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 264 ( 264/336, 12/42 ) is bound to cpu[s] 48 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 265 ( 265/336, 13/42 ) is bound to cpu[s] 52 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 266 ( 266/336, 14/42 ) is bound to cpu[s] 56 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 267 ( 267/336, 15/42 ) is bound to cpu[s] 60 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 268 ( 268/336, 16/42 ) is bound to cpu[s] 64 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 269 ( 269/336, 17/42 ) is bound to cpu[s] 68 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 27 ( 27/336, 27/42 ) is bound to cpu[s] 112 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 270 ( 270/336, 18/42 ) is bound to cpu[s] 72 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 271 ( 271/336, 19/42 ) is bound to cpu[s] 76 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 272 ( 272/336, 20/42 ) is bound to cpu[s] 80 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 273 ( 273/336, 21/42 ) is bound to cpu[s] 88 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 274 ( 274/336, 22/42 ) is bound to cpu[s] 92 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 275 ( 275/336, 23/42 ) is bound to cpu[s] 96 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 276 ( 276/336, 24/42 ) is bound to cpu[s] 100 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 277 ( 277/336, 25/42 ) is bound to cpu[s] 104 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 278 ( 278/336, 26/42 ) is bound to cpu[s] 108 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 279 ( 279/336, 27/42 ) is bound to cpu[s] 112 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 28 ( 28/336, 28/42 ) is bound to cpu[s] 116 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 280 ( 280/336, 28/42 ) is bound to cpu[s] 116 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 281 ( 281/336, 29/42 ) is bound to cpu[s] 120 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 282 ( 282/336, 30/42 ) is bound to cpu[s] 124 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 283 ( 283/336, 31/42 ) is bound to cpu[s] 128 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 284 ( 284/336, 32/42 ) is bound to cpu[s] 132 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 285 ( 285/336, 33/42 ) is bound to cpu[s] 136 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 286 ( 286/336, 34/42 ) is bound to cpu[s] 140 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 287 ( 287/336, 35/42 ) is bound to cpu[s] 144 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 288 ( 288/336, 36/42 ) is bound to cpu[s] 148 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 289 ( 289/336, 37/42 ) is bound to cpu[s] 152 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 29 ( 29/336, 29/42 ) is bound to cpu[s] 120 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 290 ( 290/336, 38/42 ) is bound to cpu[s] 156 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 291 ( 291/336, 39/42 ) is bound to cpu[s] 160 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 292 ( 292/336, 40/42 ) is bound to cpu[s] 164 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 293 ( 293/336, 41/42 ) is bound to cpu[s] 168 on host g33n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 294 ( 294/336, 0/42 ) is bound to cpu[s] 0 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 295 ( 295/336, 1/42 ) is bound to cpu[s] 4 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 296 ( 296/336, 2/42 ) is bound to cpu[s] 8 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 297 ( 297/336, 3/42 ) is bound to cpu[s] 12 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 298 ( 298/336, 4/42 ) is bound to cpu[s] 16 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 299 ( 299/336, 5/42 ) is bound to cpu[s] 20 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 3 ( 3/336, 3/42 ) is bound to cpu[s] 12 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 30 ( 30/336, 30/42 ) is bound to cpu[s] 124 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 300 ( 300/336, 6/42 ) is bound to cpu[s] 24 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 301 ( 301/336, 7/42 ) is bound to cpu[s] 28 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 302 ( 302/336, 8/42 ) is bound to cpu[s] 32 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 303 ( 303/336, 9/42 ) is bound to cpu[s] 36 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 304 ( 304/336, 10/42 ) is bound to cpu[s] 40 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 305 ( 305/336, 11/42 ) is bound to cpu[s] 44 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 306 ( 306/336, 12/42 ) is bound to cpu[s] 48 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 307 ( 307/336, 13/42 ) is bound to cpu[s] 52 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 308 ( 308/336, 14/42 ) is bound to cpu[s] 56 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 309 ( 309/336, 15/42 ) is bound to cpu[s] 60 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 31 ( 31/336, 31/42 ) is bound to cpu[s] 128 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 310 ( 310/336, 16/42 ) is bound to cpu[s] 64 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 311 ( 311/336, 17/42 ) is bound to cpu[s] 68 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 312 ( 312/336, 18/42 ) is bound to cpu[s] 72 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 313 ( 313/336, 19/42 ) is bound to cpu[s] 76 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 314 ( 314/336, 20/42 ) is bound to cpu[s] 80 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 315 ( 315/336, 21/42 ) is bound to cpu[s] 88 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 316 ( 316/336, 22/42 ) is bound to cpu[s] 92 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 317 ( 317/336, 23/42 ) is bound to cpu[s] 96 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 318 ( 318/336, 24/42 ) is bound to cpu[s] 100 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 319 ( 319/336, 25/42 ) is bound to cpu[s] 104 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 32 ( 32/336, 32/42 ) is bound to cpu[s] 132 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 320 ( 320/336, 26/42 ) is bound to cpu[s] 108 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 321 ( 321/336, 27/42 ) is bound to cpu[s] 112 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 322 ( 322/336, 28/42 ) is bound to cpu[s] 116 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 323 ( 323/336, 29/42 ) is bound to cpu[s] 120 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 324 ( 324/336, 30/42 ) is bound to cpu[s] 124 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 325 ( 325/336, 31/42 ) is bound to cpu[s] 128 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 326 ( 326/336, 32/42 ) is bound to cpu[s] 132 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 327 ( 327/336, 33/42 ) is bound to cpu[s] 136 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 328 ( 328/336, 34/42 ) is bound to cpu[s] 140 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 329 ( 329/336, 35/42 ) is bound to cpu[s] 144 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 33 ( 33/336, 33/42 ) is bound to cpu[s] 136 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 330 ( 330/336, 36/42 ) is bound to cpu[s] 148 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 331 ( 331/336, 37/42 ) is bound to cpu[s] 152 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 332 ( 332/336, 38/42 ) is bound to cpu[s] 156 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 333 ( 333/336, 39/42 ) is bound to cpu[s] 160 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 334 ( 334/336, 40/42 ) is bound to cpu[s] 164 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 335 ( 335/336, 41/42 ) is bound to cpu[s] 168 on host g33n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 34 ( 34/336, 34/42 ) is bound to cpu[s] 140 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 35 ( 35/336, 35/42 ) is bound to cpu[s] 144 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 36 ( 36/336, 36/42 ) is bound to cpu[s] 148 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 37 ( 37/336, 37/42 ) is bound to cpu[s] 152 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 38 ( 38/336, 38/42 ) is bound to cpu[s] 156 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 39 ( 39/336, 39/42 ) is bound to cpu[s] 160 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 4 ( 4/336, 4/42 ) is bound to cpu[s] 16 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 40 ( 40/336, 40/42 ) is bound to cpu[s] 164 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 41 ( 41/336, 41/42 ) is bound to cpu[s] 168 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 42 ( 42/336, 0/42 ) is bound to cpu[s] 0 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 43 ( 43/336, 1/42 ) is bound to cpu[s] 4 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 44 ( 44/336, 2/42 ) is bound to cpu[s] 8 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 45 ( 45/336, 3/42 ) is bound to cpu[s] 12 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 46 ( 46/336, 4/42 ) is bound to cpu[s] 16 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 47 ( 47/336, 5/42 ) is bound to cpu[s] 20 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 48 ( 48/336, 6/42 ) is bound to cpu[s] 24 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 49 ( 49/336, 7/42 ) is bound to cpu[s] 28 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 5 ( 5/336, 5/42 ) is bound to cpu[s] 20 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 50 ( 50/336, 8/42 ) is bound to cpu[s] 32 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 51 ( 51/336, 9/42 ) is bound to cpu[s] 36 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 52 ( 52/336, 10/42 ) is bound to cpu[s] 40 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 53 ( 53/336, 11/42 ) is bound to cpu[s] 44 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 54 ( 54/336, 12/42 ) is bound to cpu[s] 48 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 55 ( 55/336, 13/42 ) is bound to cpu[s] 52 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 56 ( 56/336, 14/42 ) is bound to cpu[s] 56 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 57 ( 57/336, 15/42 ) is bound to cpu[s] 60 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 58 ( 58/336, 16/42 ) is bound to cpu[s] 64 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 59 ( 59/336, 17/42 ) is bound to cpu[s] 68 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 6 ( 6/336, 6/42 ) is bound to cpu[s] 24 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 60 ( 60/336, 18/42 ) is bound to cpu[s] 72 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 61 ( 61/336, 19/42 ) is bound to cpu[s] 76 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 62 ( 62/336, 20/42 ) is bound to cpu[s] 80 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 63 ( 63/336, 21/42 ) is bound to cpu[s] 88 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 64 ( 64/336, 22/42 ) is bound to cpu[s] 92 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 65 ( 65/336, 23/42 ) is bound to cpu[s] 96 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 66 ( 66/336, 24/42 ) is bound to cpu[s] 100 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 67 ( 67/336, 25/42 ) is bound to cpu[s] 104 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 68 ( 68/336, 26/42 ) is bound to cpu[s] 108 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 69 ( 69/336, 27/42 ) is bound to cpu[s] 112 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 7 ( 7/336, 7/42 ) is bound to cpu[s] 28 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 70 ( 70/336, 28/42 ) is bound to cpu[s] 116 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 71 ( 71/336, 29/42 ) is bound to cpu[s] 120 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 72 ( 72/336, 30/42 ) is bound to cpu[s] 124 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 73 ( 73/336, 31/42 ) is bound to cpu[s] 128 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 74 ( 74/336, 32/42 ) is bound to cpu[s] 132 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 75 ( 75/336, 33/42 ) is bound to cpu[s] 136 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 76 ( 76/336, 34/42 ) is bound to cpu[s] 140 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 77 ( 77/336, 35/42 ) is bound to cpu[s] 144 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 78 ( 78/336, 36/42 ) is bound to cpu[s] 148 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 79 ( 79/336, 37/42 ) is bound to cpu[s] 152 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 8 ( 8/336, 8/42 ) is bound to cpu[s] 32 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 80 ( 80/336, 38/42 ) is bound to cpu[s] 156 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 81 ( 81/336, 39/42 ) is bound to cpu[s] 160 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 82 ( 82/336, 40/42 ) is bound to cpu[s] 164 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 83 ( 83/336, 41/42 ) is bound to cpu[s] 168 on host f09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 84 ( 84/336, 0/42 ) is bound to cpu[s] 0 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 85 ( 85/336, 1/42 ) is bound to cpu[s] 4 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 86 ( 86/336, 2/42 ) is bound to cpu[s] 8 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 87 ( 87/336, 3/42 ) is bound to cpu[s] 12 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 88 ( 88/336, 4/42 ) is bound to cpu[s] 16 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 89 ( 89/336, 5/42 ) is bound to cpu[s] 20 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 9 ( 9/336, 9/42 ) is bound to cpu[s] 36 on host f09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 90 ( 90/336, 6/42 ) is bound to cpu[s] 24 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 91 ( 91/336, 7/42 ) is bound to cpu[s] 28 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 92 ( 92/336, 8/42 ) is bound to cpu[s] 32 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 93 ( 93/336, 9/42 ) is bound to cpu[s] 36 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 94 ( 94/336, 10/42 ) is bound to cpu[s] 40 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 95 ( 95/336, 11/42 ) is bound to cpu[s] 44 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 96 ( 96/336, 12/42 ) is bound to cpu[s] 48 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 97 ( 97/336, 13/42 ) is bound to cpu[s] 52 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 98 ( 98/336, 14/42 ) is bound to cpu[s] 56 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 99 ( 99/336, 15/42 ) is bound to cpu[s] 60 on host g32n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
