

================================================================
== Vitis HLS Report for 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2'
================================================================
* Date:           Sun May  5 21:31:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.496 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  0.867 us|  0.867 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_postcal_VITIS_LOOP_113_2  |      258|      258|         4|          1|          1|   256|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      208|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       72|     -|
|Register             |        -|      -|      379|       96|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      379|      376|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-----------------------------+--------------+
    |             Instance             |            Module           |  Expression  |
    +----------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_5ns_5ns_8_4_1_U239  |mac_muladd_8s_5ns_5ns_8_4_1  |  i0 * i1 + i2|
    +----------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_162_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln112_fu_174_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln113_fu_290_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln119_1_fu_252_p2     |         +|   0|  0|  15|           8|           8|
    |empty_83_fu_222_p2        |         +|   0|  0|  15|           8|           8|
    |icmp_ln112_fu_156_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln113_fu_180_p2      |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln118_fu_266_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln120_fu_284_p2      |      icmp|   0|  0|  12|           5|           5|
    |slt_fu_232_p2             |      icmp|   0|  0|  39|          32|          32|
    |or_ln118_fu_278_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln112_1_fu_198_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln112_fu_186_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |rev_fu_238_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln118_fu_272_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 208|         124|         117|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_1_load              |   9|          2|    5|         10|
    |i_1_fu_66                              |   9|          2|    5|         10|
    |indvar_flatten7_fu_70                  |   9|          2|    9|         18|
    |j_1_fu_62                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   40|         80|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln119_1_reg_380                         |   8|   0|    8|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |dataA_2D_load_reg_408                       |  64|   0|   64|          0|
    |dataU_2D_load_reg_413                       |  64|   0|   64|          0|
    |empty_83_reg_375                            |   8|   0|    8|          0|
    |i_1_fu_66                                   |   5|   0|    5|          0|
    |icmp_ln120_reg_394                          |   1|   0|    1|          0|
    |indvar_flatten7_fu_70                       |   9|   0|    9|          0|
    |j_1_fu_62                                   |   5|   0|    5|          0|
    |or_ln118_reg_390                            |   1|   0|    1|          0|
    |select_ln112_1_cast1_reg_370                |   5|   0|    8|          3|
    |select_ln112_1_cast1_reg_370_pp0_iter1_reg  |   5|   0|    8|          3|
    |select_ln112_1_reg_365                      |   5|   0|    5|          0|
    |icmp_ln120_reg_394                          |  64|  32|    1|          0|
    |or_ln118_reg_390                            |  64|  32|    1|          0|
    |select_ln112_1_reg_365                      |  64|  32|    5|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 379|  96|  200|          6|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2|  return value|
|dataA_2D_address0  |  out|    8|   ap_memory|                                          dataA_2D|         array|
|dataA_2D_ce0       |  out|    1|   ap_memory|                                          dataA_2D|         array|
|dataA_2D_q0        |   in|   64|   ap_memory|                                          dataA_2D|         array|
|eigVals_address0   |  out|    4|   ap_memory|                                           eigVals|         array|
|eigVals_ce0        |  out|    1|   ap_memory|                                           eigVals|         array|
|eigVals_we0        |  out|    1|   ap_memory|                                           eigVals|         array|
|eigVals_d0         |  out|   64|   ap_memory|                                           eigVals|         array|
|noVars             |   in|   32|     ap_none|                                            noVars|        scalar|
|dataU_2D_address0  |  out|    8|   ap_memory|                                          dataU_2D|         array|
|dataU_2D_ce0       |  out|    1|   ap_memory|                                          dataU_2D|         array|
|dataU_2D_q0        |   in|   64|   ap_memory|                                          dataU_2D|         array|
|empty              |   in|    8|     ap_none|                                             empty|        scalar|
|eigVecs_address0   |  out|    8|   ap_memory|                                           eigVecs|         array|
|eigVecs_ce0        |  out|    1|   ap_memory|                                           eigVecs|         array|
|eigVecs_we0        |  out|    1|   ap_memory|                                           eigVecs|         array|
|eigVecs_d0         |  out|   64|   ap_memory|                                           eigVecs|         array|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 7 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_2D, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars"   --->   Operation 13 'read' 'noVars_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 0, i5 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 15 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln113 = store i5 0, i5 %j_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 16 'store' 'store_ln113' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body68.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i9 %indvar_flatten7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 18 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%icmp_ln112 = icmp_eq  i9 %indvar_flatten7_load, i9 256" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 19 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%add_ln112_1 = add i9 %indvar_flatten7_load, i9 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 20 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc110.i, void %_ZN2xf6solver5syevjIdLi15ELi1EEEviPT_iS3_S3_iRi.exit.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 21 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_1_load = load i5 %j_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 22 'load' 'j_1_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_load = load i5 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 23 'load' 'i_1_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %i_1_load, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 24 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln113 = icmp_eq  i5 %j_1_load, i5 16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 25 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i5 0, i5 %j_1_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 26 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i5 %select_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 27 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.27ns)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i5 %add_ln112, i5 %i_1_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 28 'select' 'select_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 29 'trunc' 'trunc_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln112_1_cast1 = zext i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 30 'zext' 'select_ln112_1_cast1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112_1, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 31 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%empty_83 = add i8 %tmp_12, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 32 'add' 'empty_83' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 33 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%slt = icmp_slt  i32 %zext_ln112_1, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 34 'icmp' 'slt' <Predicate = (!icmp_ln112)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%rev = xor i1 %slt, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 35 'xor' 'rev' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 36 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln119_1 = add i8 %tmp_13, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 37 'add' 'add_ln119_1' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %select_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 38 'zext' 'zext_ln119' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i5 %select_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 39 'zext' 'zext_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.88ns)   --->   "%icmp_ln118 = icmp_slt  i32 %zext_ln113, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 40 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%xor_ln118 = xor i1 %icmp_ln118, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 41 'xor' 'xor_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln118 = or i1 %xor_ln118, i1 %rev" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 42 'or' 'or_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %or_ln118, void %if.then72.i, void %for.inc107.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 43 'br' 'br_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node add_ln119)   --->   "%mul_ln119 = mul i8 %tmp, i8 %zext_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 44 'mul' 'mul_ln119' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%icmp_ln120 = icmp_eq  i5 %select_ln112, i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:120->./pca.hpp:174]   --->   Operation 45 'icmp' 'icmp_ln120' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %if.end105.i, void %if.then90.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:120->./pca.hpp:174]   --->   Operation 46 'br' 'br_ln120' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.inc107.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:123->./pca.hpp:174]   --->   Operation 47 'br' 'br_ln123' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln113 = add i5 %select_ln112, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 48 'add' 'add_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln112 = store i9 %add_ln112_1, i9 %indvar_flatten7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 49 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 %select_ln112_1, i5 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 50 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln113 = store i5 %add_ln113, i5 %j_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 51 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body68.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 52 'br' 'br_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_83" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 53 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dataA_2D_addr = getelementptr i64 %dataA_2D, i64 0, i64 %p_cast" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 54 'getelementptr' 'dataA_2D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.23ns)   --->   "%dataA_2D_load = load i8 %dataA_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:121->./pca.hpp:174]   --->   Operation 55 'load' 'dataA_2D_load' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i8 %add_ln119_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 56 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dataU_2D_addr = getelementptr i64 %dataU_2D, i64 0, i64 %zext_ln119_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 57 'getelementptr' 'dataU_2D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.23ns)   --->   "%dataU_2D_load = load i8 %dataU_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 58 'load' 'dataU_2D_load' <Predicate = (!or_ln118)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 59 [2/3] (0.99ns) (grouped into DSP with root node add_ln119)   --->   "%mul_ln119 = mul i8 %tmp, i8 %zext_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 59 'mul' 'mul_ln119' <Predicate = (!or_ln118)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 60 [1/2] (2.23ns)   --->   "%dataA_2D_load = load i8 %dataA_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:121->./pca.hpp:174]   --->   Operation 60 'load' 'dataA_2D_load' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/2] (2.23ns)   --->   "%dataU_2D_load = load i8 %dataU_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 61 'load' 'dataU_2D_load' <Predicate = (!or_ln118)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln119)   --->   "%mul_ln119 = mul i8 %tmp, i8 %zext_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 62 'mul' 'mul_ln119' <Predicate = (!or_ln118)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119 = add i8 %mul_ln119, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 63 'add' 'add_ln119' <Predicate = (!or_ln118)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_postcal_VITIS_LOOP_113_2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 66 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 67 'getelementptr' 'eigVals_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:117->./pca.hpp:174]   --->   Operation 68 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119 = add i8 %mul_ln119, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 69 'add' 'add_ln119' <Predicate = (!or_ln118)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i8 %add_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 70 'zext' 'zext_ln119_1' <Predicate = (!or_ln118)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%eigVecs_addr = getelementptr i64 %eigVecs, i64 0, i64 %zext_ln119_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 71 'getelementptr' 'eigVecs_addr' <Predicate = (!or_ln118)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.20ns)   --->   "%store_ln119 = store i64 %dataU_2D_load, i8 %eigVecs_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 72 'store' 'store_ln119' <Predicate = (!or_ln118)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_4 : Operation 73 [1/1] (0.71ns)   --->   "%store_ln121 = store i64 %dataA_2D_load, i4 %eigVals_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:121->./pca.hpp:174]   --->   Operation 73 'store' 'store_ln121' <Predicate = (!or_ln118 & icmp_ln120)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end105.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:122->./pca.hpp:174]   --->   Operation 74 'br' 'br_ln122' <Predicate = (!or_ln118 & icmp_ln120)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataA_2D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ eigVals]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ noVars]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dataU_2D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eigVecs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 01000]
i_1                   (alloca           ) [ 01000]
indvar_flatten7       (alloca           ) [ 01000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
tmp                   (read             ) [ 01110]
noVars_read           (read             ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln112           (store            ) [ 00000]
store_ln113           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten7_load  (load             ) [ 00000]
icmp_ln112            (icmp             ) [ 01110]
add_ln112_1           (add              ) [ 00000]
br_ln112              (br               ) [ 00000]
j_1_load              (load             ) [ 00000]
i_1_load              (load             ) [ 00000]
add_ln112             (add              ) [ 00000]
icmp_ln113            (icmp             ) [ 00000]
select_ln112          (select           ) [ 00000]
trunc_ln112           (trunc            ) [ 00000]
select_ln112_1        (select           ) [ 01111]
trunc_ln112_1         (trunc            ) [ 00000]
select_ln112_1_cast1  (zext             ) [ 01111]
tmp_12                (bitconcatenate   ) [ 00000]
empty_83              (add              ) [ 01100]
zext_ln112_1          (zext             ) [ 00000]
slt                   (icmp             ) [ 00000]
rev                   (xor              ) [ 00000]
tmp_13                (bitconcatenate   ) [ 00000]
add_ln119_1           (add              ) [ 01100]
zext_ln119            (zext             ) [ 01110]
zext_ln113            (zext             ) [ 00000]
icmp_ln118            (icmp             ) [ 00000]
xor_ln118             (xor              ) [ 00000]
or_ln118              (or               ) [ 01111]
br_ln118              (br               ) [ 00000]
icmp_ln120            (icmp             ) [ 01111]
br_ln120              (br               ) [ 00000]
br_ln123              (br               ) [ 00000]
add_ln113             (add              ) [ 00000]
store_ln112           (store            ) [ 00000]
store_ln112           (store            ) [ 00000]
store_ln113           (store            ) [ 00000]
br_ln113              (br               ) [ 00000]
p_cast                (zext             ) [ 00000]
dataA_2D_addr         (getelementptr    ) [ 01010]
zext_ln119_2          (zext             ) [ 00000]
dataU_2D_addr         (getelementptr    ) [ 01010]
dataA_2D_load         (load             ) [ 01001]
dataU_2D_load         (load             ) [ 01001]
mul_ln119             (mul              ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln112            (zext             ) [ 00000]
eigVals_addr          (getelementptr    ) [ 00000]
specpipeline_ln117    (specpipeline     ) [ 00000]
add_ln119             (add              ) [ 00000]
zext_ln119_1          (zext             ) [ 00000]
eigVecs_addr          (getelementptr    ) [ 00000]
store_ln119           (store            ) [ 00000]
store_ln121           (store            ) [ 00000]
br_ln122              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataA_2D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA_2D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eigVals">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eigVals"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="noVars">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="noVars"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataU_2D">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataU_2D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eigVecs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eigVecs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_postcal_VITIS_LOOP_113_2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten7_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="noVars_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="noVars_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dataA_2D_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA_2D_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataA_2D_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="dataU_2D_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataU_2D_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataU_2D_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="eigVals_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eigVals_addr/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="eigVecs_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eigVecs_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln119_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln121_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="1"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln112_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln113_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten7_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln112_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln112_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_1_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_1_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln112_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln113_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln112_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln112_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln112_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln112_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln112_1_cast1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln112_1_cast1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_12_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="empty_83_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_83/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln112_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="slt_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="rev_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_13_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln119_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln119_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln113_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln118_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xor_ln118_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="or_ln118_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln120_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln113_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln112_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln112_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln113_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln119_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln112_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="3"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln119_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/4 "/>
</bind>
</comp>

<comp id="327" class="1007" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln119/1 add_ln119/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="j_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="indvar_flatten7_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln112_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="2"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="365" class="1005" name="select_ln112_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="3"/>
<pin id="367" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln112_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="select_ln112_1_cast1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln112_1_cast1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="empty_83_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_83 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln119_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln119_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln119_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln119 "/>
</bind>
</comp>

<comp id="390" class="1005" name="or_ln118_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln118 "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln120_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="3"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="398" class="1005" name="dataA_2D_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA_2D_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="dataU_2D_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataU_2D_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="dataA_2D_load_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataA_2D_load "/>
</bind>
</comp>

<comp id="413" class="1005" name="dataU_2D_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataU_2D_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="112" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="168" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="168" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="180" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="174" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="171" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="198" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="210" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="198" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="80" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="194" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="210" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="186" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="186" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="80" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="238" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="186" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="198" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="186" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="162" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="198" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="290" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="332"><net_src comp="74" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="258" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="327" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="62" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="345"><net_src comp="66" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="352"><net_src comp="70" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="359"><net_src comp="74" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="364"><net_src comp="156" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="198" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="373"><net_src comp="210" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="378"><net_src comp="222" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="383"><net_src comp="252" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="388"><net_src comp="258" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="393"><net_src comp="278" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="284" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="86" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="406"><net_src comp="99" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="411"><net_src comp="93" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="416"><net_src comp="106" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eigVals | {4 }
	Port: eigVecs | {4 }
 - Input state : 
	Port: implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 : dataA_2D | {2 3 }
	Port: implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 : noVars | {1 }
	Port: implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 : dataU_2D | {2 3 }
	Port: implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln112 : 1
		store_ln113 : 1
		indvar_flatten7_load : 1
		icmp_ln112 : 2
		add_ln112_1 : 2
		br_ln112 : 3
		j_1_load : 1
		i_1_load : 1
		add_ln112 : 2
		icmp_ln113 : 2
		select_ln112 : 3
		trunc_ln112 : 4
		select_ln112_1 : 3
		trunc_ln112_1 : 4
		select_ln112_1_cast1 : 4
		tmp_12 : 5
		empty_83 : 6
		zext_ln112_1 : 4
		slt : 5
		rev : 6
		tmp_13 : 5
		add_ln119_1 : 6
		zext_ln119 : 4
		zext_ln113 : 4
		icmp_ln118 : 5
		xor_ln118 : 6
		or_ln118 : 6
		br_ln118 : 6
		mul_ln119 : 5
		icmp_ln120 : 4
		br_ln120 : 5
		add_ln113 : 4
		store_ln112 : 3
		store_ln112 : 4
		store_ln113 : 5
	State 2
		dataA_2D_addr : 1
		dataA_2D_load : 2
		dataU_2D_addr : 1
		dataU_2D_load : 2
	State 3
		add_ln119 : 1
	State 4
		eigVals_addr : 1
		zext_ln119_1 : 1
		eigVecs_addr : 2
		store_ln119 : 3
		store_ln121 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln112_fu_156      |    0    |    0    |    16   |
|          |      icmp_ln113_fu_180      |    0    |    0    |    12   |
|   icmp   |          slt_fu_232         |    0    |    0    |    39   |
|          |      icmp_ln118_fu_266      |    0    |    0    |    39   |
|          |      icmp_ln120_fu_284      |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln112_1_fu_162     |    0    |    0    |    16   |
|          |       add_ln112_fu_174      |    0    |    0    |    12   |
|    add   |       empty_83_fu_222       |    0    |    0    |    15   |
|          |      add_ln119_1_fu_252     |    0    |    0    |    15   |
|          |       add_ln113_fu_290      |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln112_fu_186     |    0    |    0    |    5    |
|          |    select_ln112_1_fu_198    |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |          rev_fu_238         |    0    |    0    |    2    |
|          |       xor_ln118_fu_272      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       or_ln118_fu_278       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_327         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |        tmp_read_fu_74       |    0    |    0    |    0    |
|          |    noVars_read_read_fu_80   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln112_fu_194     |    0    |    0    |    0    |
|          |     trunc_ln112_1_fu_206    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | select_ln112_1_cast1_fu_210 |    0    |    0    |    0    |
|          |     zext_ln112_1_fu_228     |    0    |    0    |    0    |
|          |      zext_ln119_fu_258      |    0    |    0    |    0    |
|   zext   |      zext_ln113_fu_262      |    0    |    0    |    0    |
|          |        p_cast_fu_311        |    0    |    0    |    0    |
|          |     zext_ln119_2_fu_315     |    0    |    0    |    0    |
|          |      zext_ln112_fu_319      |    0    |    0    |    0    |
|          |     zext_ln119_1_fu_323     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_12_fu_214        |    0    |    0    |    0    |
|          |        tmp_13_fu_244        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   204   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln119_1_reg_380    |    8   |
|    dataA_2D_addr_reg_398   |    8   |
|    dataA_2D_load_reg_408   |   64   |
|    dataU_2D_addr_reg_403   |    8   |
|    dataU_2D_load_reg_413   |   64   |
|      empty_83_reg_375      |    8   |
|         i_1_reg_342        |    5   |
|     icmp_ln112_reg_361     |    1   |
|     icmp_ln120_reg_394     |    1   |
|   indvar_flatten7_reg_349  |    9   |
|         j_1_reg_335        |    5   |
|      or_ln118_reg_390      |    1   |
|select_ln112_1_cast1_reg_370|    8   |
|   select_ln112_1_reg_365   |    5   |
|         tmp_reg_356        |    8   |
|     zext_ln119_reg_385     |    8   |
+----------------------------+--------+
|            Total           |   211  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_327    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_327    |  p1  |   3  |   5  |   15   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   63   || 1.58086 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   204  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   211  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   211  |   245  |
+-----------+--------+--------+--------+--------+
