{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515949626064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515949626064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 18:07:05 2018 " "Processing started: Sun Jan 14 18:07:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515949626064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949626064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synth -c synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949626064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515949626407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515949626407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/synth_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/synth_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synth_tb-synth_tb_arch " "Found design unit 1: synth_tb-synth_tb_arch" {  } { { "simulation/modelsim/synth_tb.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/simulation/modelsim/synth_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 synth_tb " "Found entity 1: synth_tb" {  } { { "simulation/modelsim/synth_tb.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/simulation/modelsim/synth_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trilut_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trilut_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trilut_entity-behav " "Found design unit 1: trilut_entity-behav" {  } { { "trilut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/trilut_entity.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 trilut_entity " "Found entity 1: trilut_entity" {  } { { "trilut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/trilut_entity.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synth-synth_arch " "Found design unit 1: synth-synth_arch" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 synth " "Found entity 1: synth" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinelut_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinelut_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinelut_entity-behav " "Found design unit 1: sinelut_entity-behav" {  } { { "sinelut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sinelut_entity.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinelut_entity " "Found entity 1: sinelut_entity" {  } { { "sinelut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sinelut_entity.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawlut_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sawlut_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sawlut_entity-behav " "Found design unit 1: sawlut_entity-behav" {  } { { "sawlut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sawlut_entity.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 sawlut_entity " "Found entity 1: sawlut_entity" {  } { { "sawlut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sawlut_entity.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_clk_gen_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sample_clk_gen_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_clk_gen_entity-behav " "Found design unit 1: sample_clk_gen_entity-behav" {  } { { "sample_clk_gen_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sample_clk_gen_entity.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_clk_gen_entity " "Found entity 1: sample_clk_gen_entity" {  } { { "sample_clk_gen_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sample_clk_gen_entity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulselut_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulselut_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulselut_entity-behav " "Found design unit 1: pulselut_entity-behav" {  } { { "pulselut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pulselut_entity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulselut_entity " "Found entity 1: pulselut_entity" {  } { { "pulselut_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pulselut_entity.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseaccum_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phaseaccum_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phaseaccum_entity-behav " "Found design unit 1: phaseaccum_entity-behav" {  } { { "phaseaccum_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/phaseaccum_entity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 phaseaccum_entity " "Found entity 1: phaseaccum_entity" {  } { { "phaseaccum_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/phaseaccum_entity.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pb_debouncer-logic " "Found design unit 1: pb_debouncer-logic" {  } { { "pb_debouncer.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pb_debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 pb_debouncer " "Found entity 1: pb_debouncer" {  } { { "pb_debouncer.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pb_debouncer.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file osc_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 osc_handler-osc_handler_arch " "Found design unit 1: osc_handler-osc_handler_arch" {  } { { "osc_handler.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/osc_handler.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 osc_handler " "Found entity 1: osc_handler" {  } { { "osc_handler.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/osc_handler.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_2_pa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file note_2_pa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTE_2_PA-behav " "Found design unit 1: NOTE_2_PA-behav" {  } { { "note_2_pa.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/note_2_pa.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTE_2_PA " "Found entity 1: NOTE_2_PA" {  } { { "note_2_pa.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/note_2_pa.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixer_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixer_entity-behav " "Found design unit 1: mixer_entity-behav" {  } { { "mixer_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/mixer_entity.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixer_entity " "Found entity 1: mixer_entity" {  } { { "mixer_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/mixer_entity.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file midi_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midi_decoder-midi_decoder_arch " "Found design unit 1: midi_decoder-midi_decoder_arch" {  } { { "midi_decoder.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/midi_decoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""} { "Info" "ISGN_ENTITY_NAME" "1 midi_decoder " "Found entity 1: midi_decoder" {  } { { "midi_decoder.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/midi_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2seg-hex2seg_arch " "Found design unit 1: hex2seg-hex2seg_arch" {  } { { "hex2seg.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/hex2seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "hex2seg.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/hex2seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS-behav " "Found design unit 1: DDS-behav" {  } { { "dds.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "dds.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-buttons_arch " "Found design unit 1: buttons-buttons_arch" {  } { { "buttons.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/buttons.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "buttons.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/buttons.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synth " "Elaborating entity \"synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515949639215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "as_clk1 synth.vhd(32) " "Verilog HDL or VHDL warning at synth.vhd(32): object \"as_clk1\" assigned a value but never read" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515949639230 "|synth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:PLL_INST " "Elaborating entity \"pll\" for hierarchy \"pll:PLL_INST\"" {  } { { "synth.vhd" "PLL_INST" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:PLL_INST\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:PLL_INST\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/intelFPGA_lite/17.0/synth/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:PLL_INST\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:PLL_INST\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:PLL_INST\|altpll:altpll_component " "Instantiated megafunction \"pll:PLL_INST\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515949639261 ""}  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515949639261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA_lite/17.0/synth/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515949639324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_debouncer pb_debouncer:DEBOUNCER_INST_0 " "Elaborating entity \"pb_debouncer\" for hierarchy \"pb_debouncer:DEBOUNCER_INST_0\"" {  } { { "synth.vhd" "DEBOUNCER_INST_0" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:BUTTONS_INST " "Elaborating entity \"buttons\" for hierarchy \"buttons:BUTTONS_INST\"" {  } { { "synth.vhd" "BUTTONS_INST" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:HEX2SEG_INST " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:HEX2SEG_INST\"" {  } { { "synth.vhd" "HEX2SEG_INST" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_decoder midi_decoder:MIDI_DECODER_INST " "Elaborating entity \"midi_decoder\" for hierarchy \"midi_decoder:MIDI_DECODER_INST\"" {  } { { "synth.vhd" "MIDI_DECODER_INST" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_handler osc_handler:OSC_HANDLER_INST " "Elaborating entity \"osc_handler\" for hierarchy \"osc_handler:OSC_HANDLER_INST\"" {  } { { "synth.vhd" "OSC_HANDLER_INST" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:OSC1_INST " "Elaborating entity \"DDS\" for hierarchy \"DDS:OSC1_INST\"" {  } { { "synth.vhd" "OSC1_INST" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_clk_gen_entity DDS:OSC1_INST\|sample_clk_gen_entity:SAMPLE_CLK_INST " "Elaborating entity \"sample_clk_gen_entity\" for hierarchy \"DDS:OSC1_INST\|sample_clk_gen_entity:SAMPLE_CLK_INST\"" {  } { { "dds.vhd" "SAMPLE_CLK_INST" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "local_clk sample_clk_gen_entity.vhd(43) " "VHDL Process Statement warning at sample_clk_gen_entity.vhd(43): signal \"local_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sample_clk_gen_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sample_clk_gen_entity.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 "|synth|DDS:OSC1_INST|sample_clk_gen_entity:SAMPLE_CLK_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "local_clk sample_clk_gen_entity.vhd(44) " "VHDL Process Statement warning at sample_clk_gen_entity.vhd(44): signal \"local_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sample_clk_gen_entity.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/sample_clk_gen_entity.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 "|synth|DDS:OSC1_INST|sample_clk_gen_entity:SAMPLE_CLK_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTE_2_PA DDS:OSC1_INST\|NOTE_2_PA:NOTE_TO_PA_INST " "Elaborating entity \"NOTE_2_PA\" for hierarchy \"DDS:OSC1_INST\|NOTE_2_PA:NOTE_TO_PA_INST\"" {  } { { "dds.vhd" "NOTE_TO_PA_INST" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phaseaccum_entity DDS:OSC1_INST\|phaseaccum_entity:PA_INST " "Elaborating entity \"phaseaccum_entity\" for hierarchy \"DDS:OSC1_INST\|phaseaccum_entity:PA_INST\"" {  } { { "dds.vhd" "PA_INST" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinelut_entity DDS:OSC1_INST\|sinelut_entity:SINE_INST " "Elaborating entity \"sinelut_entity\" for hierarchy \"DDS:OSC1_INST\|sinelut_entity:SINE_INST\"" {  } { { "dds.vhd" "SINE_INST" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulselut_entity DDS:OSC1_INST\|pulselut_entity:PULSE_INST " "Elaborating entity \"pulselut_entity\" for hierarchy \"DDS:OSC1_INST\|pulselut_entity:PULSE_INST\"" {  } { { "dds.vhd" "PULSE_INST" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawlut_entity DDS:OSC1_INST\|sawlut_entity:SAW_INST " "Elaborating entity \"sawlut_entity\" for hierarchy \"DDS:OSC1_INST\|sawlut_entity:SAW_INST\"" {  } { { "dds.vhd" "SAW_INST" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trilut_entity DDS:OSC1_INST\|trilut_entity:TRI_INST " "Elaborating entity \"trilut_entity\" for hierarchy \"DDS:OSC1_INST\|trilut_entity:TRI_INST\"" {  } { { "dds.vhd" "TRI_INST" { Text "D:/intelFPGA_lite/17.0/synth/dds.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer_entity mixer_entity:MIXER_INST " "Elaborating entity \"mixer_entity\" for hierarchy \"mixer_entity:MIXER_INST\"" {  } { { "synth.vhd" "MIXER_INST" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949639339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1515949641742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1515949654284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515949654284 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[0\] " "No output dependent on input pin \"MIDI_IN\[0\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[1\] " "No output dependent on input pin \"MIDI_IN\[1\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[2\] " "No output dependent on input pin \"MIDI_IN\[2\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[3\] " "No output dependent on input pin \"MIDI_IN\[3\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[4\] " "No output dependent on input pin \"MIDI_IN\[4\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[5\] " "No output dependent on input pin \"MIDI_IN\[5\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[6\] " "No output dependent on input pin \"MIDI_IN\[6\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[7\] " "No output dependent on input pin \"MIDI_IN\[7\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[16\] " "No output dependent on input pin \"MIDI_IN\[16\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[17\] " "No output dependent on input pin \"MIDI_IN\[17\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[18\] " "No output dependent on input pin \"MIDI_IN\[18\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIDI_IN\[19\] " "No output dependent on input pin \"MIDI_IN\[19\]\"" {  } { { "synth.vhd" "" { Text "D:/intelFPGA_lite/17.0/synth/synth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515949654425 "|synth|MIDI_IN[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1515949654425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1620 " "Implemented 1620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1515949654425 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1515949654425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1560 " "Implemented 1560 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1515949654425 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1515949654425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1515949654425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515949654440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 18:07:34 2018 " "Processing ended: Sun Jan 14 18:07:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515949654440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515949654440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515949654440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515949654440 ""}
