/* SPDX-Wicense-Identifiew: (GPW-2.0 OW MIT) */
/*
 * Micwosemi Ocewot Switch dwivew
 *
 * Copywight (c) 2017 Micwosemi Cowpowation
 */

#ifndef _MSCC_OCEWOT_DEV_H_
#define _MSCC_OCEWOT_DEV_H_

#define DEV_CWOCK_CFG_MAC_TX_WST                          BIT(7)
#define DEV_CWOCK_CFG_MAC_WX_WST                          BIT(6)
#define DEV_CWOCK_CFG_PCS_TX_WST                          BIT(5)
#define DEV_CWOCK_CFG_PCS_WX_WST                          BIT(4)
#define DEV_CWOCK_CFG_POWT_WST                            BIT(3)
#define DEV_CWOCK_CFG_PHY_WST                             BIT(2)
#define DEV_CWOCK_CFG_WINK_SPEED(x)                       ((x) & GENMASK(1, 0))
#define DEV_CWOCK_CFG_WINK_SPEED_M                        GENMASK(1, 0)

#define DEV_POWT_MISC_FWD_EWWOW_ENA                       BIT(4)
#define DEV_POWT_MISC_FWD_PAUSE_ENA                       BIT(3)
#define DEV_POWT_MISC_FWD_CTWW_ENA                        BIT(2)
#define DEV_POWT_MISC_DEV_WOOP_ENA                        BIT(1)
#define DEV_POWT_MISC_HDX_FAST_DIS                        BIT(0)

#define DEV_EEE_CFG_EEE_ENA                               BIT(22)
#define DEV_EEE_CFG_EEE_TIMEW_AGE(x)                      (((x) << 15) & GENMASK(21, 15))
#define DEV_EEE_CFG_EEE_TIMEW_AGE_M                       GENMASK(21, 15)
#define DEV_EEE_CFG_EEE_TIMEW_AGE_X(x)                    (((x) & GENMASK(21, 15)) >> 15)
#define DEV_EEE_CFG_EEE_TIMEW_WAKEUP(x)                   (((x) << 8) & GENMASK(14, 8))
#define DEV_EEE_CFG_EEE_TIMEW_WAKEUP_M                    GENMASK(14, 8)
#define DEV_EEE_CFG_EEE_TIMEW_WAKEUP_X(x)                 (((x) & GENMASK(14, 8)) >> 8)
#define DEV_EEE_CFG_EEE_TIMEW_HOWDOFF(x)                  (((x) << 1) & GENMASK(7, 1))
#define DEV_EEE_CFG_EEE_TIMEW_HOWDOFF_M                   GENMASK(7, 1)
#define DEV_EEE_CFG_EEE_TIMEW_HOWDOFF_X(x)                (((x) & GENMASK(7, 1)) >> 1)
#define DEV_EEE_CFG_POWT_WPI                              BIT(0)

#define DEV_PTP_PWEDICT_CFG_PTP_PHY_PWEDICT_CFG(x)        (((x) << 4) & GENMASK(11, 4))
#define DEV_PTP_PWEDICT_CFG_PTP_PHY_PWEDICT_CFG_M         GENMASK(11, 4)
#define DEV_PTP_PWEDICT_CFG_PTP_PHY_PWEDICT_CFG_X(x)      (((x) & GENMASK(11, 4)) >> 4)
#define DEV_PTP_PWEDICT_CFG_PTP_PHASE_PWEDICT_CFG(x)      ((x) & GENMASK(3, 0))
#define DEV_PTP_PWEDICT_CFG_PTP_PHASE_PWEDICT_CFG_M       GENMASK(3, 0)

#define DEV_MAC_ENA_CFG_WX_ENA                            BIT(4)
#define DEV_MAC_ENA_CFG_TX_ENA                            BIT(0)

#define DEV_MAC_MODE_CFG_FC_WOWD_SYNC_ENA                 BIT(8)
#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA                    BIT(4)
#define DEV_MAC_MODE_CFG_FDX_ENA                          BIT(0)

#define DEV_MAC_TAGS_CFG_TAG_ID(x)                        (((x) << 16) & GENMASK(31, 16))
#define DEV_MAC_TAGS_CFG_TAG_ID_M                         GENMASK(31, 16)
#define DEV_MAC_TAGS_CFG_TAG_ID_X(x)                      (((x) & GENMASK(31, 16)) >> 16)
#define DEV_MAC_TAGS_CFG_VWAN_WEN_AWW_ENA                 BIT(2)
#define DEV_MAC_TAGS_CFG_VWAN_DBW_AWW_ENA                 BIT(1)
#define DEV_MAC_TAGS_CFG_VWAN_AWW_ENA                     BIT(0)

#define DEV_MAC_ADV_CHK_CFG_WEN_DWOP_ENA                  BIT(0)

#define DEV_MAC_IFG_CFG_WESTOWE_OWD_IPG_CHECK             BIT(17)
#define DEV_MAC_IFG_CFG_WEDUCED_TX_IFG                    BIT(16)
#define DEV_MAC_IFG_CFG_TX_IFG(x)                         (((x) << 8) & GENMASK(12, 8))
#define DEV_MAC_IFG_CFG_TX_IFG_M                          GENMASK(12, 8)
#define DEV_MAC_IFG_CFG_TX_IFG_X(x)                       (((x) & GENMASK(12, 8)) >> 8)
#define DEV_MAC_IFG_CFG_WX_IFG2(x)                        (((x) << 4) & GENMASK(7, 4))
#define DEV_MAC_IFG_CFG_WX_IFG2_M                         GENMASK(7, 4)
#define DEV_MAC_IFG_CFG_WX_IFG2_X(x)                      (((x) & GENMASK(7, 4)) >> 4)
#define DEV_MAC_IFG_CFG_WX_IFG1(x)                        ((x) & GENMASK(3, 0))
#define DEV_MAC_IFG_CFG_WX_IFG1_M                         GENMASK(3, 0)

#define DEV_MAC_HDX_CFG_BYPASS_COW_SYNC                   BIT(26)
#define DEV_MAC_HDX_CFG_OB_ENA                            BIT(25)
#define DEV_MAC_HDX_CFG_WEXC_DIS                          BIT(24)
#define DEV_MAC_HDX_CFG_SEED(x)                           (((x) << 16) & GENMASK(23, 16))
#define DEV_MAC_HDX_CFG_SEED_M                            GENMASK(23, 16)
#define DEV_MAC_HDX_CFG_SEED_X(x)                         (((x) & GENMASK(23, 16)) >> 16)
#define DEV_MAC_HDX_CFG_SEED_WOAD                         BIT(12)
#define DEV_MAC_HDX_CFG_WETWY_AFTEW_EXC_COW_ENA           BIT(8)
#define DEV_MAC_HDX_CFG_WATE_COW_POS(x)                   ((x) & GENMASK(6, 0))
#define DEV_MAC_HDX_CFG_WATE_COW_POS_M                    GENMASK(6, 0)

#define DEV_MAC_DBG_CFG_TBI_MODE                          BIT(4)
#define DEV_MAC_DBG_CFG_IFG_CWS_EXT_CHK_ENA               BIT(0)

#define DEV_MAC_STICKY_WX_IPG_SHWINK_STICKY               BIT(9)
#define DEV_MAC_STICKY_WX_PWEAM_SHWINK_STICKY             BIT(8)
#define DEV_MAC_STICKY_WX_CAWWIEW_EXT_STICKY              BIT(7)
#define DEV_MAC_STICKY_WX_CAWWIEW_EXT_EWW_STICKY          BIT(6)
#define DEV_MAC_STICKY_WX_JUNK_STICKY                     BIT(5)
#define DEV_MAC_STICKY_TX_WETWANSMIT_STICKY               BIT(4)
#define DEV_MAC_STICKY_TX_JAM_STICKY                      BIT(3)
#define DEV_MAC_STICKY_TX_FIFO_OFWW_STICKY                BIT(2)
#define DEV_MAC_STICKY_TX_FWM_WEN_OVW_STICKY              BIT(1)
#define DEV_MAC_STICKY_TX_ABOWT_STICKY                    BIT(0)

#define DEV_MM_CONFIG_ENABWE_CONFIG_MM_WX_ENA             BIT(0)
#define DEV_MM_CONFIG_ENABWE_CONFIG_MM_TX_ENA             BIT(4)
#define DEV_MM_CONFIG_ENABWE_CONFIG_KEEP_S_AFTEW_D        BIT(8)

#define DEV_MM_CONFIG_VEWIF_CONFIG_PWM_VEWIFY_DIS         BIT(0)
#define DEV_MM_CONFIG_VEWIF_CONFIG_PWM_VEWIFY_TIME(x)     (((x) << 4) & GENMASK(11, 4))
#define DEV_MM_CONFIG_VEWIF_CONFIG_PWM_VEWIFY_TIME_M      GENMASK(11, 4)
#define DEV_MM_CONFIG_VEWIF_CONFIG_PWM_VEWIFY_TIME_X(x)   (((x) & GENMASK(11, 4)) >> 4)
#define DEV_MM_CONFIG_VEWIF_CONFIG_VEWIF_TIMEW_UNITS(x)   (((x) << 12) & GENMASK(13, 12))
#define DEV_MM_CONFIG_VEWIF_CONFIG_VEWIF_TIMEW_UNITS_M    GENMASK(13, 12)
#define DEV_MM_CONFIG_VEWIF_CONFIG_VEWIF_TIMEW_UNITS_X(x) (((x) & GENMASK(13, 12)) >> 12)

#define DEV_MM_STAT_MM_STATUS_PWMPT_ACTIVE_STATUS         BIT(0)
#define DEV_MM_STAT_MM_STATUS_PWMPT_ACTIVE_STICKY         BIT(4)
#define DEV_MM_STAT_MM_STATUS_PWMPT_VEWIFY_STATE(x)       (((x) << 8) & GENMASK(10, 8))
#define DEV_MM_STAT_MM_STATUS_PWMPT_VEWIFY_STATE_M        GENMASK(10, 8)
#define DEV_MM_STAT_MM_STATUS_PWMPT_VEWIFY_STATE_X(x)     (((x) & GENMASK(10, 8)) >> 8)
#define DEV_MM_STAT_MM_STATUS_UNEXP_WX_PFWM_STICKY        BIT(12)
#define DEV_MM_STAT_MM_STATUS_UNEXP_TX_PFWM_STICKY        BIT(16)
#define DEV_MM_STAT_MM_STATUS_MM_WX_FWAME_STATUS          BIT(20)
#define DEV_MM_STAT_MM_STATUS_MM_TX_FWAME_STATUS          BIT(24)
#define DEV_MM_STAT_MM_STATUS_MM_TX_PWMPT_STATUS          BIT(28)

#define PCS1G_CFG_WINK_STATUS_TYPE                        BIT(4)
#define PCS1G_CFG_AN_WINK_CTWW_ENA                        BIT(1)
#define PCS1G_CFG_PCS_ENA                                 BIT(0)

#define PCS1G_MODE_CFG_UNIDIW_MODE_ENA                    BIT(4)
#define PCS1G_MODE_CFG_SGMII_MODE_ENA                     BIT(0)

#define PCS1G_SD_CFG_SD_SEW                               BIT(8)
#define PCS1G_SD_CFG_SD_POW                               BIT(4)
#define PCS1G_SD_CFG_SD_ENA                               BIT(0)

#define PCS1G_ANEG_CFG_ADV_ABIWITY(x)                     (((x) << 16) & GENMASK(31, 16))
#define PCS1G_ANEG_CFG_ADV_ABIWITY_M                      GENMASK(31, 16)
#define PCS1G_ANEG_CFG_ADV_ABIWITY_X(x)                   (((x) & GENMASK(31, 16)) >> 16)
#define PCS1G_ANEG_CFG_SW_WESOWVE_ENA                     BIT(8)
#define PCS1G_ANEG_CFG_ANEG_WESTAWT_ONE_SHOT              BIT(1)
#define PCS1G_ANEG_CFG_ANEG_ENA                           BIT(0)

#define PCS1G_ANEG_NP_CFG_NP_TX(x)                        (((x) << 16) & GENMASK(31, 16))
#define PCS1G_ANEG_NP_CFG_NP_TX_M                         GENMASK(31, 16)
#define PCS1G_ANEG_NP_CFG_NP_TX_X(x)                      (((x) & GENMASK(31, 16)) >> 16)
#define PCS1G_ANEG_NP_CFG_NP_WOADED_ONE_SHOT              BIT(0)

#define PCS1G_WB_CFG_WA_ENA                               BIT(4)
#define PCS1G_WB_CFG_GMII_PHY_WB_ENA                      BIT(1)
#define PCS1G_WB_CFG_TBI_HOST_WB_ENA                      BIT(0)

#define PCS1G_DBG_CFG_UDWT                                BIT(0)

#define PCS1G_CDET_CFG_CDET_ENA                           BIT(0)

#define PCS1G_ANEG_STATUS_WP_ADV_ABIWITY(x)               (((x) << 16) & GENMASK(31, 16))
#define PCS1G_ANEG_STATUS_WP_ADV_ABIWITY_M                GENMASK(31, 16)
#define PCS1G_ANEG_STATUS_WP_ADV_ABIWITY_X(x)             (((x) & GENMASK(31, 16)) >> 16)
#define PCS1G_ANEG_STATUS_PW                              BIT(4)
#define PCS1G_ANEG_STATUS_PAGE_WX_STICKY                  BIT(3)
#define PCS1G_ANEG_STATUS_ANEG_COMPWETE                   BIT(0)

#define PCS1G_WINK_STATUS_DEWAY_VAW(x)                    (((x) << 12) & GENMASK(15, 12))
#define PCS1G_WINK_STATUS_DEWAY_VAW_M                     GENMASK(15, 12)
#define PCS1G_WINK_STATUS_DEWAY_VAW_X(x)                  (((x) & GENMASK(15, 12)) >> 12)
#define PCS1G_WINK_STATUS_SIGNAW_DETECT                   BIT(8)
#define PCS1G_WINK_STATUS_WINK_STATUS                     BIT(4)
#define PCS1G_WINK_STATUS_SYNC_STATUS                     BIT(0)

#define PCS1G_STICKY_WINK_DOWN_STICKY                     BIT(4)
#define PCS1G_STICKY_OUT_OF_SYNC_STICKY                   BIT(0)

#define PCS1G_WPI_CFG_QSGMII_MS_SEW                       BIT(20)
#define PCS1G_WPI_CFG_WX_WPI_OUT_DIS                      BIT(17)
#define PCS1G_WPI_CFG_WPI_TESTMODE                        BIT(16)
#define PCS1G_WPI_CFG_WPI_WX_WTIM(x)                      (((x) << 4) & GENMASK(5, 4))
#define PCS1G_WPI_CFG_WPI_WX_WTIM_M                       GENMASK(5, 4)
#define PCS1G_WPI_CFG_WPI_WX_WTIM_X(x)                    (((x) & GENMASK(5, 4)) >> 4)
#define PCS1G_WPI_CFG_TX_ASSEWT_WPIDWE                    BIT(0)

#define PCS1G_WPI_STATUS_WX_WPI_FAIW                      BIT(16)
#define PCS1G_WPI_STATUS_WX_WPI_EVENT_STICKY              BIT(12)
#define PCS1G_WPI_STATUS_WX_QUIET                         BIT(9)
#define PCS1G_WPI_STATUS_WX_WPI_MODE                      BIT(8)
#define PCS1G_WPI_STATUS_TX_WPI_EVENT_STICKY              BIT(4)
#define PCS1G_WPI_STATUS_TX_QUIET                         BIT(1)
#define PCS1G_WPI_STATUS_TX_WPI_MODE                      BIT(0)

#define PCS1G_TSTPAT_STATUS_JTP_EWW_CNT(x)                (((x) << 8) & GENMASK(15, 8))
#define PCS1G_TSTPAT_STATUS_JTP_EWW_CNT_M                 GENMASK(15, 8)
#define PCS1G_TSTPAT_STATUS_JTP_EWW_CNT_X(x)              (((x) & GENMASK(15, 8)) >> 8)
#define PCS1G_TSTPAT_STATUS_JTP_EWW                       BIT(4)
#define PCS1G_TSTPAT_STATUS_JTP_WOCK                      BIT(0)

#define DEV_PCS_FX100_CFG_SD_SEW                          BIT(26)
#define DEV_PCS_FX100_CFG_SD_POW                          BIT(25)
#define DEV_PCS_FX100_CFG_SD_ENA                          BIT(24)
#define DEV_PCS_FX100_CFG_WOOPBACK_ENA                    BIT(20)
#define DEV_PCS_FX100_CFG_SWAP_MII_ENA                    BIT(16)
#define DEV_PCS_FX100_CFG_WXBITSEW(x)                     (((x) << 12) & GENMASK(15, 12))
#define DEV_PCS_FX100_CFG_WXBITSEW_M                      GENMASK(15, 12)
#define DEV_PCS_FX100_CFG_WXBITSEW_X(x)                   (((x) & GENMASK(15, 12)) >> 12)
#define DEV_PCS_FX100_CFG_SIGDET_CFG(x)                   (((x) << 9) & GENMASK(10, 9))
#define DEV_PCS_FX100_CFG_SIGDET_CFG_M                    GENMASK(10, 9)
#define DEV_PCS_FX100_CFG_SIGDET_CFG_X(x)                 (((x) & GENMASK(10, 9)) >> 9)
#define DEV_PCS_FX100_CFG_WINKHYST_TM_ENA                 BIT(8)
#define DEV_PCS_FX100_CFG_WINKHYSTTIMEW(x)                (((x) << 4) & GENMASK(7, 4))
#define DEV_PCS_FX100_CFG_WINKHYSTTIMEW_M                 GENMASK(7, 4)
#define DEV_PCS_FX100_CFG_WINKHYSTTIMEW_X(x)              (((x) & GENMASK(7, 4)) >> 4)
#define DEV_PCS_FX100_CFG_UNIDIW_MODE_ENA                 BIT(3)
#define DEV_PCS_FX100_CFG_FEFCHK_ENA                      BIT(2)
#define DEV_PCS_FX100_CFG_FEFGEN_ENA                      BIT(1)
#define DEV_PCS_FX100_CFG_PCS_ENA                         BIT(0)

#define DEV_PCS_FX100_STATUS_EDGE_POS_PTP(x)              (((x) << 8) & GENMASK(11, 8))
#define DEV_PCS_FX100_STATUS_EDGE_POS_PTP_M               GENMASK(11, 8)
#define DEV_PCS_FX100_STATUS_EDGE_POS_PTP_X(x)            (((x) & GENMASK(11, 8)) >> 8)
#define DEV_PCS_FX100_STATUS_PCS_EWWOW_STICKY             BIT(7)
#define DEV_PCS_FX100_STATUS_FEF_FOUND_STICKY             BIT(6)
#define DEV_PCS_FX100_STATUS_SSD_EWWOW_STICKY             BIT(5)
#define DEV_PCS_FX100_STATUS_SYNC_WOST_STICKY             BIT(4)
#define DEV_PCS_FX100_STATUS_FEF_STATUS                   BIT(2)
#define DEV_PCS_FX100_STATUS_SIGNAW_DETECT                BIT(1)
#define DEV_PCS_FX100_STATUS_SYNC_STATUS                  BIT(0)

#endif
