m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs
T_opt
!s110 1720382077
VI@AfDVB8C?kbK61DSQhNK1
04 4 4 work Func fast 0
=1-ccf9e498c556-668af27b-2bd-490c
Z2 !s124 OEM100
Z3 o-quiet -auto_acc_if_foreign -work work +acc
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.1;73
R1
T_opt1
!s110 1720385676
VCGh47Z8m6TeV[QDa@:XV_1
04 5 4 work Q1_tb fast 0
=1-ccf9e498c556-668b008a-14e-756c
R2
R3
R4
n@_opt1
R5
vFunc
Z6 !s110 1720385407
!i10b 1
!s100 17`ZmGma=3=GE7;9ZlmG=1
IS99:E0>Ma3o<2H`Llcz2_1
Z7 dD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment
Z8 w1720381958
Z9 8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v
Z10 FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v
!i122 13
L0 11 15
Z11 VDg1SIo80bB@j0V0VzS_@n1
Z12 OL;L;2021.1;73
r1
!s85 0
31
Z13 !s108 1720385407.000000
Z14 !s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v|
Z15 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1.v|
!i113 0
Z16 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@func
vN_way_2_1_mux
R6
!i10b 1
!s100 8K>K:<bQbZDKYQjE>@K6l0
I3QWk9zoC;g@f@mW^A]8CB0
R7
R8
R9
R10
!i122 13
L0 2 8
R11
R12
r1
!s85 0
31
R13
R14
R15
!i113 0
R16
R4
n@n_way_2_1_mux
vQ1_tb
!s110 1720385662
!i10b 1
!s100 E=4^BMFBETnhJMM[P8Agd0
IDnmzXf2>[>;]:]800jC@_3
R7
w1720385655
8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1_tb.v
FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1_tb.v
!i122 15
L0 2 46
R11
R12
r1
!s85 0
31
!s108 1720385662.000000
!s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session2_labs/Assignment/Q1/Q1_tb.v|
!i113 0
R16
R4
n@q1_tb
