// Seed: 3986768425
module module_0;
  logic id_1;
  ;
  assign id_1 = (-1);
  wire id_2;
  initial id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input uwire id_2
);
  parameter id_4 = 1;
  logic id_5;
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  localparam id_16 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_12 = 1;
  end
  wire id_17;
  assign id_6 = id_12;
endmodule
module module_2 ();
  id_1 :
  assert property (@(posedge 1'd0) -1)
  else begin : LABEL_0
    id_1 <= id_1 == -1;
  end
  always_comb @(posedge 1);
  assign module_0.id_1 = 0;
  wire id_2;
endmodule
