
Pulse_width_10ns.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004930  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  08004ad0  08004ad0  00014ad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ee8  08004ee8  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  08004ee8  08004ee8  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ee8  08004ee8  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ee8  08004ee8  00014ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004eec  08004eec  00014eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08004ef0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  200001d0  080050c0  000201d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  080050c0  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002b9a  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a4f  00000000  00000000  00022d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000318  00000000  00000000  000237f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000002b0  00000000  00000000  00023b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fef4  00000000  00000000  00023db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003585  00000000  00000000  00033cac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00056f30  00000000  00000000  00037231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008e161  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bbc  00000000  00000000  0008e1b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d0 	.word	0x200001d0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004ab8 	.word	0x08004ab8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	08004ab8 	.word	0x08004ab8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <main>:
unsigned int thirdParameter;
char userMsg[64];
char bufferMsg[64];

int main(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	//Activamos la FPU
	SCB -> CPACR |= (0xF << 20);
 8000bfc:	4b05      	ldr	r3, [pc, #20]	; (8000c14 <main+0x1c>)
 8000bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c02:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <main+0x1c>)
 8000c04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	inSystem ();
 8000c0c:	f000 f804 	bl	8000c18 <inSystem>

    /* Loop forever */
	while(1){
 8000c10:	e7fe      	b.n	8000c10 <main+0x18>
 8000c12:	bf00      	nop
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <inSystem>:

	}
}


void inSystem (void){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0


	// Activamos la maxima velocidad del microcontrolador
	RCC_enableMaxFrequencies();
 8000c1c:	f001 f984 	bl	8001f28 <RCC_enableMaxFrequencies>
//	handlerMCO2Show.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
//	GPIO_Config(&handlerMCO2Show);

	//BLINKY LED

	handlerPinA5.pGPIOx = GPIOA;
 8000c20:	4b35      	ldr	r3, [pc, #212]	; (8000cf8 <inSystem+0xe0>)
 8000c22:	4a36      	ldr	r2, [pc, #216]	; (8000cfc <inSystem+0xe4>)
 8000c24:	601a      	str	r2, [r3, #0]
	handlerPinA5.GPIO_PinConfig.GPIO_PinAltFunMode = AF0;
 8000c26:	4b34      	ldr	r3, [pc, #208]	; (8000cf8 <inSystem+0xe0>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	725a      	strb	r2, [r3, #9]
	handlerPinA5.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000c2c:	4b32      	ldr	r3, [pc, #200]	; (8000cf8 <inSystem+0xe0>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	715a      	strb	r2, [r3, #5]
	handlerPinA5.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000c32:	4b31      	ldr	r3, [pc, #196]	; (8000cf8 <inSystem+0xe0>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	721a      	strb	r2, [r3, #8]
	handlerPinA5.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000c38:	4b2f      	ldr	r3, [pc, #188]	; (8000cf8 <inSystem+0xe0>)
 8000c3a:	2205      	movs	r2, #5
 8000c3c:	711a      	strb	r2, [r3, #4]
	handlerPinA5.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000c3e:	4b2e      	ldr	r3, [pc, #184]	; (8000cf8 <inSystem+0xe0>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	71da      	strb	r2, [r3, #7]
	handlerPinA5.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000c44:	4b2c      	ldr	r3, [pc, #176]	; (8000cf8 <inSystem+0xe0>)
 8000c46:	2202      	movs	r2, #2
 8000c48:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinA5);
 8000c4a:	482b      	ldr	r0, [pc, #172]	; (8000cf8 <inSystem+0xe0>)
 8000c4c:	f000 fcb4 	bl	80015b8 <GPIO_Config>
	GPIO_WritePin(&handlerPinA5, SET);
 8000c50:	2101      	movs	r1, #1
 8000c52:	4829      	ldr	r0, [pc, #164]	; (8000cf8 <inSystem+0xe0>)
 8000c54:	f000 fdda 	bl	800180c <GPIO_WritePin>

	handlerTimerBlinky.ptrTIMx                           = TIM3;
 8000c58:	4b29      	ldr	r3, [pc, #164]	; (8000d00 <inSystem+0xe8>)
 8000c5a:	4a2a      	ldr	r2, [pc, #168]	; (8000d04 <inSystem+0xec>)
 8000c5c:	601a      	str	r2, [r3, #0]
	handlerTimerBlinky.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 8000c5e:	4b28      	ldr	r3, [pc, #160]	; (8000d00 <inSystem+0xe8>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	741a      	strb	r2, [r3, #16]
	handlerTimerBlinky.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8000c64:	4b26      	ldr	r3, [pc, #152]	; (8000d00 <inSystem+0xe8>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	711a      	strb	r2, [r3, #4]
	handlerTimerBlinky.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8000c6a:	4b25      	ldr	r3, [pc, #148]	; (8000d00 <inSystem+0xe8>)
 8000c6c:	f242 7210 	movw	r2, #10000	; 0x2710
 8000c70:	609a      	str	r2, [r3, #8]
	handlerTimerBlinky.TIMx_Config.TIMx_period           = 1000;
 8000c72:	4b23      	ldr	r3, [pc, #140]	; (8000d00 <inSystem+0xe8>)
 8000c74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c78:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTimerBlinky);
 8000c7a:	4821      	ldr	r0, [pc, #132]	; (8000d00 <inSystem+0xe8>)
 8000c7c:	f000 f956 	bl	8000f2c <BasicTimer_Config>
	startTimer(&handlerTimerBlinky);
 8000c80:	481f      	ldr	r0, [pc, #124]	; (8000d00 <inSystem+0xe8>)
 8000c82:	f000 fc87 	bl	8001594 <startTimer>

	// PWM handler del GPIO y el PWM

	handlerPinPwm_pulse_10ns.pGPIOx                             = GPIOA;
 8000c86:	4b20      	ldr	r3, [pc, #128]	; (8000d08 <inSystem+0xf0>)
 8000c88:	4a1c      	ldr	r2, [pc, #112]	; (8000cfc <inSystem+0xe4>)
 8000c8a:	601a      	str	r2, [r3, #0]
	handlerPinPwm_pulse_10ns.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8000c8c:	4b1e      	ldr	r3, [pc, #120]	; (8000d08 <inSystem+0xf0>)
 8000c8e:	2202      	movs	r2, #2
 8000c90:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_pulse_10ns.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000c92:	4b1d      	ldr	r3, [pc, #116]	; (8000d08 <inSystem+0xf0>)
 8000c94:	2202      	movs	r2, #2
 8000c96:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_pulse_10ns.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000c98:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <inSystem+0xf0>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_pulse_10ns.GPIO_PinConfig.GPIO_PinNumber      = PIN_0;
 8000c9e:	4b1a      	ldr	r3, [pc, #104]	; (8000d08 <inSystem+0xf0>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_pulse_10ns.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000ca4:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <inSystem+0xf0>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_pulse_10ns.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000caa:	4b17      	ldr	r3, [pc, #92]	; (8000d08 <inSystem+0xf0>)
 8000cac:	2202      	movs	r2, #2
 8000cae:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_pulse_10ns);
 8000cb0:	4815      	ldr	r0, [pc, #84]	; (8000d08 <inSystem+0xf0>)
 8000cb2:	f000 fc81 	bl	80015b8 <GPIO_Config>

	handlerPWM_pulse_10ns.ptrTIMx            = TIM5;
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <inSystem+0xf4>)
 8000cb8:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <inSystem+0xf8>)
 8000cba:	601a      	str	r2, [r3, #0]
	handlerPWM_pulse_10ns.config.channel     = PWM_CHANNEL_1;
 8000cbc:	4b13      	ldr	r3, [pc, #76]	; (8000d0c <inSystem+0xf4>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	711a      	strb	r2, [r3, #4]
	handlerPWM_pulse_10ns.config.duttyCicle  = 50;
 8000cc2:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <inSystem+0xf4>)
 8000cc4:	4a13      	ldr	r2, [pc, #76]	; (8000d14 <inSystem+0xfc>)
 8000cc6:	611a      	str	r2, [r3, #16]
	handlerPWM_pulse_10ns.config.periodo     = 40; // se maneja 25 hz por testeo
 8000cc8:	4b10      	ldr	r3, [pc, #64]	; (8000d0c <inSystem+0xf4>)
 8000cca:	2228      	movs	r2, #40	; 0x28
 8000ccc:	819a      	strh	r2, [r3, #12]
	handlerPWM_pulse_10ns.config.prescaler   = PWM_SPEED_100MHz_1us;
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <inSystem+0xf4>)
 8000cd0:	2264      	movs	r2, #100	; 0x64
 8000cd2:	609a      	str	r2, [r3, #8]
	handlerPWM_pulse_10ns.config.polarity    = PWM_DISABLE_POLARITY;
 8000cd4:	4b0d      	ldr	r3, [pc, #52]	; (8000d0c <inSystem+0xf4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	751a      	strb	r2, [r3, #20]
	handlerPWM_pulse_10ns.config.optocoupler = PWM_DISABLE_OPTOCOUPLER;
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <inSystem+0xf4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_pulse_10ns);
 8000ce0:	480a      	ldr	r0, [pc, #40]	; (8000d0c <inSystem+0xf4>)
 8000ce2:	f000 fdf7 	bl	80018d4 <pwm_Config>
	startPwmSignal(&handlerPWM_pulse_10ns);
 8000ce6:	4809      	ldr	r0, [pc, #36]	; (8000d0c <inSystem+0xf4>)
 8000ce8:	f000 fed6 	bl	8001a98 <startPwmSignal>
	enableOutput(&handlerPWM_pulse_10ns);
 8000cec:	4807      	ldr	r0, [pc, #28]	; (8000d0c <inSystem+0xf4>)
 8000cee:	f000 fee5 	bl	8001abc <enableOutput>

}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	200001ec 	.word	0x200001ec
 8000cfc:	40020000 	.word	0x40020000
 8000d00:	20000204 	.word	0x20000204
 8000d04:	40000400 	.word	0x40000400
 8000d08:	200001f8 	.word	0x200001f8
 8000d0c:	20000218 	.word	0x20000218
 8000d10:	40000c00 	.word	0x40000c00
 8000d14:	42480000 	.word	0x42480000

08000d18 <BasicTimer3_Callback>:

void BasicTimer3_Callback(void){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handlerPinA5);
 8000d1c:	4802      	ldr	r0, [pc, #8]	; (8000d28 <BasicTimer3_Callback+0x10>)
 8000d1e:	f000 fdc1 	bl	80018a4 <GPIOxTooglePin>
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200001ec 	.word	0x200001ec

08000d2c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000d36:	4b0f      	ldr	r3, [pc, #60]	; (8000d74 <ITM_SendChar+0x48>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a0e      	ldr	r2, [pc, #56]	; (8000d74 <ITM_SendChar+0x48>)
 8000d3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d40:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000d42:	4b0d      	ldr	r3, [pc, #52]	; (8000d78 <ITM_SendChar+0x4c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a0c      	ldr	r2, [pc, #48]	; (8000d78 <ITM_SendChar+0x4c>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000d4e:	bf00      	nop
 8000d50:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0f8      	beq.n	8000d50 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000d5e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	6013      	str	r3, [r2, #0]
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000edfc 	.word	0xe000edfc
 8000d78:	e0000e00 	.word	0xe0000e00

08000d7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
	return 1;
 8000d80:	2301      	movs	r3, #1
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <_kill>:

int _kill(int pid, int sig)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000d96:	f001 f955 	bl	8002044 <__errno>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2216      	movs	r2, #22
 8000d9e:	601a      	str	r2, [r3, #0]
	return -1;
 8000da0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <_exit>:

void _exit (int status)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000db4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f7ff ffe7 	bl	8000d8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8000dbe:	e7fe      	b.n	8000dbe <_exit+0x12>

08000dc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	e00a      	b.n	8000de8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000dd2:	f3af 8000 	nop.w
 8000dd6:	4601      	mov	r1, r0
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	1c5a      	adds	r2, r3, #1
 8000ddc:	60ba      	str	r2, [r7, #8]
 8000dde:	b2ca      	uxtb	r2, r1
 8000de0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	3301      	adds	r3, #1
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	697a      	ldr	r2, [r7, #20]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	dbf0      	blt.n	8000dd2 <_read+0x12>
	}

return len;
 8000df0:	687b      	ldr	r3, [r7, #4]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3718      	adds	r7, #24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b086      	sub	sp, #24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
 8000e0a:	e009      	b.n	8000e20 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	1c5a      	adds	r2, r3, #1
 8000e10:	60ba      	str	r2, [r7, #8]
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff ff89 	bl	8000d2c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	617b      	str	r3, [r7, #20]
 8000e20:	697a      	ldr	r2, [r7, #20]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	dbf1      	blt.n	8000e0c <_write+0x12>
	}
	return len;
 8000e28:	687b      	ldr	r3, [r7, #4]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <_close>:

int _close(int file)
{
 8000e32:	b480      	push	{r7}
 8000e34:	b083      	sub	sp, #12
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
	return -1;
 8000e3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
 8000e52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e5a:	605a      	str	r2, [r3, #4]
	return 0;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <_isatty>:

int _isatty(int file)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
	return 1;
 8000e72:	2301      	movs	r3, #1
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
	return 0;
 8000e8c:	2300      	movs	r3, #0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3714      	adds	r7, #20
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
	...

08000e9c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e9c:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e9e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ea0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ea4:	480c      	ldr	r0, [pc, #48]	; (8000ed8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ea6:	490d      	ldr	r1, [pc, #52]	; (8000edc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	; (8000ee0 <LoopForever+0xe>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eac:	e002      	b.n	8000eb4 <LoopCopyDataInit>

08000eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eb2:	3304      	adds	r3, #4

08000eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eb8:	d3f9      	bcc.n	8000eae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eba:	4a0a      	ldr	r2, [pc, #40]	; (8000ee4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ebc:	4c0a      	ldr	r4, [pc, #40]	; (8000ee8 <LoopForever+0x16>)
  movs r3, #0
 8000ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec0:	e001      	b.n	8000ec6 <LoopFillZerobss>

08000ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec4:	3204      	adds	r2, #4

08000ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ec8:	d3fb      	bcc.n	8000ec2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000eca:	f001 f8d3 	bl	8002074 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ece:	f7ff fe93 	bl	8000bf8 <main>

08000ed2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ed2:	e7fe      	b.n	8000ed2 <LoopForever>
  ldr   r0, =_estack
 8000ed4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ed8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000edc:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8000ee0:	08004ef0 	.word	0x08004ef0
  ldr r2, =_sbss
 8000ee4:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8000ee8:	20000248 	.word	0x20000248

08000eec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000eec:	e7fe      	b.n	8000eec <ADC_IRQHandler>
	...

08000ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	db0b      	blt.n	8000f1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	f003 021f 	and.w	r2, r3, #31
 8000f08:	4907      	ldr	r1, [pc, #28]	; (8000f28 <__NVIC_EnableIRQ+0x38>)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	095b      	lsrs	r3, r3, #5
 8000f10:	2001      	movs	r0, #1
 8000f12:	fa00 f202 	lsl.w	r2, r0, r2
 8000f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	e000e100 	.word	0xe000e100

08000f2c <BasicTimer_Config>:
 *
 *  Como vamos a trabajar con interrupciones, antes de configurar una nueva, debemos desactivar
 *  el sistema global de interrupciones, activar la IRQ especfica y luego volver a encender
 *  el sistema.
 */
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]

	uint32_t period = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60fb      	str	r3, [r7, #12]
	uint32_t speed   = 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f3c:	b672      	cpsid	i
}
 8000f3e:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();

	/* 1. Activar la seal de reloj del perifrico requerido */
	if (ptrBTimerHandler->ptrTIMx == TIM1){
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a6b      	ldr	r2, [pc, #428]	; (80010f4 <BasicTimer_Config+0x1c8>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d106      	bne.n	8000f58 <BasicTimer_Config+0x2c>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8000f4a:	4b6b      	ldr	r3, [pc, #428]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f4e:	4a6a      	ldr	r2, [pc, #424]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6453      	str	r3, [r2, #68]	; 0x44
 8000f56:	e030      	b.n	8000fba <BasicTimer_Config+0x8e>

	}else if(ptrBTimerHandler->ptrTIMx == TIM2){
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f60:	d106      	bne.n	8000f70 <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la seal de reloj para el TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000f62:	4b65      	ldr	r3, [pc, #404]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f66:	4a64      	ldr	r2, [pc, #400]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f6e:	e024      	b.n	8000fba <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a61      	ldr	r2, [pc, #388]	; (80010fc <BasicTimer_Config+0x1d0>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d106      	bne.n	8000f88 <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la seal de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000f7a:	4b5f      	ldr	r3, [pc, #380]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	4a5e      	ldr	r2, [pc, #376]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f80:	f043 0302 	orr.w	r3, r3, #2
 8000f84:	6413      	str	r3, [r2, #64]	; 0x40
 8000f86:	e018      	b.n	8000fba <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a5c      	ldr	r2, [pc, #368]	; (8001100 <BasicTimer_Config+0x1d4>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d106      	bne.n	8000fa0 <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la seal de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000f92:	4b59      	ldr	r3, [pc, #356]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	4a58      	ldr	r2, [pc, #352]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000f98:	f043 0304 	orr.w	r3, r3, #4
 8000f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f9e:	e00c      	b.n	8000fba <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a57      	ldr	r2, [pc, #348]	; (8001104 <BasicTimer_Config+0x1d8>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d106      	bne.n	8000fb8 <BasicTimer_Config+0x8c>
		// Registro del RCC que nos activa la seal de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8000faa:	4b53      	ldr	r3, [pc, #332]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fae:	4a52      	ldr	r2, [pc, #328]	; (80010f8 <BasicTimer_Config+0x1cc>)
 8000fb0:	f043 0308 	orr.w	r3, r3, #8
 8000fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb6:	e000      	b.n	8000fba <BasicTimer_Config+0x8e>
	}
	else{
		__NOP();
 8000fb8:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrBTimerHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000fc8:	601a      	str	r2, [r3, #0]
	 * Recordar que el prescaler nos indica la velocidad a la que se incrementa el counter, de forma que
	 * periodo_incremento * veces_incremento_counter = periodo_update
	 * Modificar el valor del registro PSC en el TIM utilizado
	 */

	ptrBTimerHandler->ptrTIMx->PSC = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	6892      	ldr	r2, [r2, #8]
 8000fd2:	629a      	str	r2, [r3, #40]	; 0x28

	/* 3. Configuramos la direccin del counter (up/down)*/
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP){
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	791b      	ldrb	r3, [r3, #4]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d144      	bne.n	8001066 <BasicTimer_Config+0x13a>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Configurar el registro que nos controla el modo up or down
		ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 0210 	bic.w	r2, r2, #16
 8000fea:	601a      	str	r2, [r3, #0]

		speed = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	60bb      	str	r3, [r7, #8]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		if ((speed == BTIMER_SPEED_16MHz_10us )  ||(speed == BTIMER_SPEED_100MHz_10us)){
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	2ba0      	cmp	r3, #160	; 0xa0
 8000ff6:	d003      	beq.n	8001000 <BasicTimer_Config+0xd4>
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ffe:	d10b      	bne.n	8001018 <BasicTimer_Config+0xec>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 100 ;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	2264      	movs	r2, #100	; 0x64
 8001006:	fb02 f303 	mul.w	r3, r2, r3
 800100a:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68fa      	ldr	r2, [r7, #12]
 8001012:	3a01      	subs	r2, #1
 8001014:	62da      	str	r2, [r3, #44]	; 0x2c
 8001016:	e021      	b.n	800105c <BasicTimer_Config+0x130>

		}else if ((speed == BTIMER_SPEED_16MHz_100us ) || (speed == BTIMER_SPEED_100MHz_100us)){
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800101e:	d004      	beq.n	800102a <BasicTimer_Config+0xfe>
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	f242 7210 	movw	r2, #10000	; 0x2710
 8001026:	4293      	cmp	r3, r2
 8001028:	d10c      	bne.n	8001044 <BasicTimer_Config+0x118>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 10   ;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	68da      	ldr	r2, [r3, #12]
 800102e:	4613      	mov	r3, r2
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	3a01      	subs	r2, #1
 8001040:	62da      	str	r2, [r3, #44]	; 0x2c
 8001042:	e00b      	b.n	800105c <BasicTimer_Config+0x130>



		}else if ((speed == BTIMER_SPEED_16MHz_1ms )){
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800104a:	d107      	bne.n	800105c <BasicTimer_Config+0x130>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period    ;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	3a01      	subs	r2, #1
 800105a:	62da      	str	r2, [r3, #44]	; 0x2c

		}


		/* 3c. Reiniciamos el registro counter*/
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2200      	movs	r2, #0
 8001062:	625a      	str	r2, [r3, #36]	; 0x24
 8001064:	e013      	b.n	800108e <BasicTimer_Config+0x162>

	}else{
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_DIR;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f042 0210 	orr.w	r2, r2, #16
 8001074:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	68da      	ldr	r2, [r3, #12]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	3a01      	subs	r2, #1
 8001080:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	68da      	ldr	r2, [r3, #12]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	3a01      	subs	r2, #1
 800108c:	625a      	str	r2, [r3, #36]	; 0x24
	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	//ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;

	/* 5. Activamos la interrupcin debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	ptrBTimerHandler->ptrTIMx->DIER |= TIM_DIER_UIE;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68da      	ldr	r2, [r3, #12]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f042 0201 	orr.w	r2, r2, #1
 800109c:	60da      	str	r2, [r3, #12]

	/* 6. Activamos el canal del sistema NVIC para que lea la interrupcin*/
	if(ptrBTimerHandler->ptrTIMx == TIM2){
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010a6:	d103      	bne.n	80010b0 <BasicTimer_Config+0x184>
		// Activando en NVIC para la interrupcin del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 80010a8:	201c      	movs	r0, #28
 80010aa:	f7ff ff21 	bl	8000ef0 <__NVIC_EnableIRQ>
 80010ae:	e01b      	b.n	80010e8 <BasicTimer_Config+0x1bc>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a11      	ldr	r2, [pc, #68]	; (80010fc <BasicTimer_Config+0x1d0>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d103      	bne.n	80010c2 <BasicTimer_Config+0x196>
		// Activando en NVIC para la interrupcin del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 80010ba:	201d      	movs	r0, #29
 80010bc:	f7ff ff18 	bl	8000ef0 <__NVIC_EnableIRQ>
 80010c0:	e012      	b.n	80010e8 <BasicTimer_Config+0x1bc>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a0e      	ldr	r2, [pc, #56]	; (8001100 <BasicTimer_Config+0x1d4>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d103      	bne.n	80010d4 <BasicTimer_Config+0x1a8>
		// Activando en NVIC para la interrupcin del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 80010cc:	201e      	movs	r0, #30
 80010ce:	f7ff ff0f 	bl	8000ef0 <__NVIC_EnableIRQ>
 80010d2:	e009      	b.n	80010e8 <BasicTimer_Config+0x1bc>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <BasicTimer_Config+0x1d8>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d103      	bne.n	80010e6 <BasicTimer_Config+0x1ba>
		// Activando en NVIC para la interrupcin del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 80010de:	2032      	movs	r0, #50	; 0x32
 80010e0:	f7ff ff06 	bl	8000ef0 <__NVIC_EnableIRQ>
 80010e4:	e000      	b.n	80010e8 <BasicTimer_Config+0x1bc>
	}
	else{
		__NOP();
 80010e6:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80010e8:	b662      	cpsie	i
}
 80010ea:	bf00      	nop
	}

	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40010000 	.word	0x40010000
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40000400 	.word	0x40000400
 8001100:	40000800 	.word	0x40000800
 8001104:	40000c00 	.word	0x40000c00

08001108 <BasicTimer2_Callback>:

__attribute__((weak)) void BasicTimer2_Callback(void){
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800110c:	bf00      	nop
}
 800110e:	bf00      	nop
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <BasicTimer4_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer4_Callback(void){
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800111c:	bf00      	nop
}
 800111e:	bf00      	nop
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <BasicTimer5_Callback>:
__attribute__((weak)) void BasicTimer5_Callback(void){
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800112c:	bf00      	nop
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <Capture_TIM2_Ch1_Callback>:

__attribute__((weak)) void Capture_TIM2_Ch1_Callback(void){
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800113c:	bf00      	nop
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <Capture_TIM2_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch2_Callback(void){
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800114c:	bf00      	nop
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <Capture_TIM2_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch3_Callback(void){
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800115c:	bf00      	nop
}
 800115e:	bf00      	nop
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <Capture_TIM2_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch4_Callback(void){
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800116c:	bf00      	nop
}
 800116e:	bf00      	nop
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <Capture_TIM3_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch1_Callback(void){
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800117c:	bf00      	nop
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <Capture_TIM3_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch2_Callback(void){
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800118c:	bf00      	nop
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <Capture_TIM3_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch3_Callback(void){
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800119c:	bf00      	nop
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <Capture_TIM3_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch4_Callback(void){
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80011ac:	bf00      	nop
}
 80011ae:	bf00      	nop
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <Capture_TIM4_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch1_Callback(void){
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80011bc:	bf00      	nop
}
 80011be:	bf00      	nop
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <Capture_TIM4_Ch3_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void Capture_TIM4_Ch3_Callback(void){
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80011cc:	bf00      	nop
}
 80011ce:	bf00      	nop
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <Capture_TIM4_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch4_Callback(void){
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80011dc:	bf00      	nop
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <Capture_TIM5_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch1_Callback(void){
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80011ec:	bf00      	nop
}
 80011ee:	bf00      	nop
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <Capture_TIM5_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch2_Callback(void){
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80011fc:	bf00      	nop
}
 80011fe:	bf00      	nop
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <Capture_TIM5_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch3_Callback(void){
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800120c:	bf00      	nop
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <Capture_TIM5_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch4_Callback(void){
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 800121c:	bf00      	nop
}
 800121e:	bf00      	nop
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <TIM2_IRQHandler>:

/* Esta es la funcin a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta funcin y cuando la interrupcin se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void){
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupcin se ha generado */
	if (TIM2->SR & TIM_SR_UIF){
 800122c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00a      	beq.n	8001250 <TIM2_IRQHandler+0x28>
			TIM2->SR &= ~TIM_SR_UIF;
 800123a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800123e:	691b      	ldr	r3, [r3, #16]
 8001240:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001244:	f023 0301 	bic.w	r3, r3, #1
 8001248:	6113      	str	r3, [r2, #16]
			/* LLamamos a la funcin que se debe encargar de hacer algo con esta interrupcin*/
			BasicTimer2_Callback();
 800124a:	f7ff ff5d 	bl	8001108 <BasicTimer2_Callback>
			TIM2->SR &= ~TIM_SR_CC4IF;
			TIM2->SR &= ~TIM_SR_CC4OF;
			Capture_TIM2_Ch4_Callback();
		}

}
 800124e:	e066      	b.n	800131e <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC1IF){
 8001250:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d012      	beq.n	8001284 <TIM2_IRQHandler+0x5c>
			TIM2->SR &= ~TIM_SR_CC1IF;
 800125e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001268:	f023 0302 	bic.w	r3, r3, #2
 800126c:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC1OF;
 800126e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001272:	691b      	ldr	r3, [r3, #16]
 8001274:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001278:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800127c:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch1_Callback();
 800127e:	f7ff ff5b 	bl	8001138 <Capture_TIM2_Ch1_Callback>
}
 8001282:	e04c      	b.n	800131e <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC2IF){
 8001284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	2b00      	cmp	r3, #0
 8001290:	d012      	beq.n	80012b8 <TIM2_IRQHandler+0x90>
			TIM2->SR &= ~TIM_SR_CC2IF;
 8001292:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800129c:	f023 0304 	bic.w	r3, r3, #4
 80012a0:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC2OF;
 80012a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012a6:	691b      	ldr	r3, [r3, #16]
 80012a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80012b0:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch2_Callback();
 80012b2:	f7ff ff49 	bl	8001148 <Capture_TIM2_Ch2_Callback>
}
 80012b6:	e032      	b.n	800131e <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC3IF){
 80012b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	f003 0308 	and.w	r3, r3, #8
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d012      	beq.n	80012ec <TIM2_IRQHandler+0xc4>
			TIM2->SR &= ~TIM_SR_CC3IF;
 80012c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012ca:	691b      	ldr	r3, [r3, #16]
 80012cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012d0:	f023 0308 	bic.w	r3, r3, #8
 80012d4:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC3OF;
 80012d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012da:	691b      	ldr	r3, [r3, #16]
 80012dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80012e4:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch3_Callback();
 80012e6:	f7ff ff37 	bl	8001158 <Capture_TIM2_Ch3_Callback>
}
 80012ea:	e018      	b.n	800131e <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC4IF){
 80012ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	f003 0310 	and.w	r3, r3, #16
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d011      	beq.n	800131e <TIM2_IRQHandler+0xf6>
			TIM2->SR &= ~TIM_SR_CC4IF;
 80012fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001304:	f023 0310 	bic.w	r3, r3, #16
 8001308:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC4OF;
 800130a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001314:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001318:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch4_Callback();
 800131a:	f7ff ff25 	bl	8001168 <Capture_TIM2_Ch4_Callback>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupcin se ha generado */
	if (TIM3->SR & TIM_SR_UIF){
 8001328:	4b31      	ldr	r3, [pc, #196]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 800132a:	691b      	ldr	r3, [r3, #16]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b00      	cmp	r3, #0
 8001332:	d008      	beq.n	8001346 <TIM3_IRQHandler+0x22>
		TIM3->SR &= ~TIM_SR_UIF;
 8001334:	4b2e      	ldr	r3, [pc, #184]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	4a2d      	ldr	r2, [pc, #180]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 800133a:	f023 0301 	bic.w	r3, r3, #1
 800133e:	6113      	str	r3, [r2, #16]
		/* LLamamos a la funcin que se debe encargar de hacer algo con esta interrupcin*/
		BasicTimer3_Callback();
 8001340:	f7ff fcea 	bl	8000d18 <BasicTimer3_Callback>
	}else if (TIM3->SR & TIM_SR_CC4IF){
		TIM3->SR &= ~TIM_SR_CC4IF;
		TIM3->SR &= ~TIM_SR_CC4OF;
		Capture_TIM3_Ch4_Callback();
	}
}
 8001344:	e052      	b.n	80013ec <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC1IF){
 8001346:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00e      	beq.n	8001370 <TIM3_IRQHandler+0x4c>
		TIM3->SR &= ~TIM_SR_CC1IF;
 8001352:	4b27      	ldr	r3, [pc, #156]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	4a26      	ldr	r2, [pc, #152]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001358:	f023 0302 	bic.w	r3, r3, #2
 800135c:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC1OF;
 800135e:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	4a23      	ldr	r2, [pc, #140]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001364:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001368:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch1_Callback();
 800136a:	f7ff ff05 	bl	8001178 <Capture_TIM3_Ch1_Callback>
}
 800136e:	e03d      	b.n	80013ec <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC2IF){
 8001370:	4b1f      	ldr	r3, [pc, #124]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001372:	691b      	ldr	r3, [r3, #16]
 8001374:	f003 0304 	and.w	r3, r3, #4
 8001378:	2b00      	cmp	r3, #0
 800137a:	d00e      	beq.n	800139a <TIM3_IRQHandler+0x76>
		TIM3->SR &= ~TIM_SR_CC2IF;
 800137c:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 800137e:	691b      	ldr	r3, [r3, #16]
 8001380:	4a1b      	ldr	r2, [pc, #108]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 8001382:	f023 0304 	bic.w	r3, r3, #4
 8001386:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC2OF;
 8001388:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	4a18      	ldr	r2, [pc, #96]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 800138e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001392:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch2_Callback();
 8001394:	f7ff fef8 	bl	8001188 <Capture_TIM3_Ch2_Callback>
}
 8001398:	e028      	b.n	80013ec <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC3IF){
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	f003 0308 	and.w	r3, r3, #8
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00e      	beq.n	80013c4 <TIM3_IRQHandler+0xa0>
		TIM3->SR &= ~TIM_SR_CC3IF;
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	4a11      	ldr	r2, [pc, #68]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013ac:	f023 0308 	bic.w	r3, r3, #8
 80013b0:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC3OF;
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	4a0e      	ldr	r2, [pc, #56]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80013bc:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch3_Callback();
 80013be:	f7ff feeb 	bl	8001198 <Capture_TIM3_Ch3_Callback>
}
 80013c2:	e013      	b.n	80013ec <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC4IF){
 80013c4:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	f003 0310 	and.w	r3, r3, #16
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00d      	beq.n	80013ec <TIM3_IRQHandler+0xc8>
		TIM3->SR &= ~TIM_SR_CC4IF;
 80013d0:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	4a06      	ldr	r2, [pc, #24]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013d6:	f023 0310 	bic.w	r3, r3, #16
 80013da:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC4OF;
 80013dc:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	4a03      	ldr	r2, [pc, #12]	; (80013f0 <TIM3_IRQHandler+0xcc>)
 80013e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013e6:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch4_Callback();
 80013e8:	f7ff fede 	bl	80011a8 <Capture_TIM3_Ch4_Callback>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40000400 	.word	0x40000400

080013f4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupcin se ha generado */
	if (TIM4->SR & TIM_SR_UIF){
 80013f8:	4b31      	ldr	r3, [pc, #196]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	2b00      	cmp	r3, #0
 8001402:	d008      	beq.n	8001416 <TIM4_IRQHandler+0x22>
		TIM4->SR &= ~TIM_SR_UIF;
 8001404:	4b2e      	ldr	r3, [pc, #184]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	4a2d      	ldr	r2, [pc, #180]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 800140a:	f023 0301 	bic.w	r3, r3, #1
 800140e:	6113      	str	r3, [r2, #16]
		/* LLamamos a la funcin que se debe encargar de hacer algo con esta interrupcin*/
		BasicTimer4_Callback();
 8001410:	f7ff fe82 	bl	8001118 <BasicTimer4_Callback>
		TIM4->SR &= ~TIM_SR_CC4IF;
		TIM4->SR &= ~TIM_SR_CC4OF;
		Capture_TIM4_Ch4_Callback();
	}

}
 8001414:	e052      	b.n	80014bc <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC1IF){
 8001416:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d00e      	beq.n	8001440 <TIM4_IRQHandler+0x4c>
		TIM4->SR &= ~TIM_SR_CC1IF;
 8001422:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	4a26      	ldr	r2, [pc, #152]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001428:	f023 0302 	bic.w	r3, r3, #2
 800142c:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC1OF;
 800142e:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	4a23      	ldr	r2, [pc, #140]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001434:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001438:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch1_Callback();
 800143a:	f7ff febd 	bl	80011b8 <Capture_TIM4_Ch1_Callback>
}
 800143e:	e03d      	b.n	80014bc <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC2IF){
 8001440:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	f003 0304 	and.w	r3, r3, #4
 8001448:	2b00      	cmp	r3, #0
 800144a:	d00e      	beq.n	800146a <TIM4_IRQHandler+0x76>
		TIM4->SR &= ~TIM_SR_CC2IF;
 800144c:	4b1c      	ldr	r3, [pc, #112]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 800144e:	691b      	ldr	r3, [r3, #16]
 8001450:	4a1b      	ldr	r2, [pc, #108]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001452:	f023 0304 	bic.w	r3, r3, #4
 8001456:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC2OF;
 8001458:	4b19      	ldr	r3, [pc, #100]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	4a18      	ldr	r2, [pc, #96]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 800145e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001462:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 8001464:	f7ff fec8 	bl	80011f8 <Capture_TIM5_Ch2_Callback>
}
 8001468:	e028      	b.n	80014bc <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC3IF){
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 800146c:	691b      	ldr	r3, [r3, #16]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00e      	beq.n	8001494 <TIM4_IRQHandler+0xa0>
		TIM4->SR &= ~TIM_SR_CC3IF;
 8001476:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	4a11      	ldr	r2, [pc, #68]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 800147c:	f023 0308 	bic.w	r3, r3, #8
 8001480:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC3OF;
 8001482:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	4a0e      	ldr	r2, [pc, #56]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001488:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800148c:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch3_Callback();
 800148e:	f7ff fe9b 	bl	80011c8 <Capture_TIM4_Ch3_Callback>
}
 8001492:	e013      	b.n	80014bc <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC4IF){
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	f003 0310 	and.w	r3, r3, #16
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00d      	beq.n	80014bc <TIM4_IRQHandler+0xc8>
		TIM4->SR &= ~TIM_SR_CC4IF;
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	4a06      	ldr	r2, [pc, #24]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 80014a6:	f023 0310 	bic.w	r3, r3, #16
 80014aa:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC4OF;
 80014ac:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	4a03      	ldr	r2, [pc, #12]	; (80014c0 <TIM4_IRQHandler+0xcc>)
 80014b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80014b6:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch4_Callback();
 80014b8:	f7ff fe8e 	bl	80011d8 <Capture_TIM4_Ch4_Callback>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40000800 	.word	0x40000800

080014c4 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupcin se ha generado */
	if (TIM5->SR & TIM_SR_UIF){
 80014c8:	4b31      	ldr	r3, [pc, #196]	; (8001590 <TIM5_IRQHandler+0xcc>)
 80014ca:	691b      	ldr	r3, [r3, #16]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d008      	beq.n	80014e6 <TIM5_IRQHandler+0x22>
		TIM5->SR &= ~TIM_SR_UIF;
 80014d4:	4b2e      	ldr	r3, [pc, #184]	; (8001590 <TIM5_IRQHandler+0xcc>)
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	4a2d      	ldr	r2, [pc, #180]	; (8001590 <TIM5_IRQHandler+0xcc>)
 80014da:	f023 0301 	bic.w	r3, r3, #1
 80014de:	6113      	str	r3, [r2, #16]
		/* LLamamos a la funcin que se debe encargar de hacer algo con esta interrupcin*/
		BasicTimer5_Callback();
 80014e0:	f7ff fe22 	bl	8001128 <BasicTimer5_Callback>
		TIM5->SR &= ~TIM_SR_CC4OF;
		Capture_TIM5_Ch4_Callback();
	}


}
 80014e4:	e052      	b.n	800158c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC1IF){
 80014e6:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <TIM5_IRQHandler+0xcc>)
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00e      	beq.n	8001510 <TIM5_IRQHandler+0x4c>
		TIM5->SR &= ~TIM_SR_CC1IF;
 80014f2:	4b27      	ldr	r3, [pc, #156]	; (8001590 <TIM5_IRQHandler+0xcc>)
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	4a26      	ldr	r2, [pc, #152]	; (8001590 <TIM5_IRQHandler+0xcc>)
 80014f8:	f023 0302 	bic.w	r3, r3, #2
 80014fc:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC1OF;
 80014fe:	4b24      	ldr	r3, [pc, #144]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	4a23      	ldr	r2, [pc, #140]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001508:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch1_Callback();
 800150a:	f7ff fe6d 	bl	80011e8 <Capture_TIM5_Ch1_Callback>
}
 800150e:	e03d      	b.n	800158c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC2IF){
 8001510:	4b1f      	ldr	r3, [pc, #124]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d00e      	beq.n	800153a <TIM5_IRQHandler+0x76>
		TIM5->SR &= ~TIM_SR_CC2IF;
 800151c:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <TIM5_IRQHandler+0xcc>)
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	4a1b      	ldr	r2, [pc, #108]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001522:	f023 0304 	bic.w	r3, r3, #4
 8001526:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC2OF;
 8001528:	4b19      	ldr	r3, [pc, #100]	; (8001590 <TIM5_IRQHandler+0xcc>)
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	4a18      	ldr	r2, [pc, #96]	; (8001590 <TIM5_IRQHandler+0xcc>)
 800152e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001532:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 8001534:	f7ff fe60 	bl	80011f8 <Capture_TIM5_Ch2_Callback>
}
 8001538:	e028      	b.n	800158c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC3IF){
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <TIM5_IRQHandler+0xcc>)
 800153c:	691b      	ldr	r3, [r3, #16]
 800153e:	f003 0308 	and.w	r3, r3, #8
 8001542:	2b00      	cmp	r3, #0
 8001544:	d00e      	beq.n	8001564 <TIM5_IRQHandler+0xa0>
		TIM5->SR &= ~TIM_SR_CC3IF;
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	4a11      	ldr	r2, [pc, #68]	; (8001590 <TIM5_IRQHandler+0xcc>)
 800154c:	f023 0308 	bic.w	r3, r3, #8
 8001550:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC3OF;
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001558:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800155c:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch3_Callback();
 800155e:	f7ff fe53 	bl	8001208 <Capture_TIM5_Ch3_Callback>
}
 8001562:	e013      	b.n	800158c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC4IF){
 8001564:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001566:	691b      	ldr	r3, [r3, #16]
 8001568:	f003 0310 	and.w	r3, r3, #16
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00d      	beq.n	800158c <TIM5_IRQHandler+0xc8>
		TIM5->SR &= ~TIM_SR_CC4IF;
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	4a06      	ldr	r2, [pc, #24]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001576:	f023 0310 	bic.w	r3, r3, #16
 800157a:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC4OF;
 800157c:	4b04      	ldr	r3, [pc, #16]	; (8001590 <TIM5_IRQHandler+0xcc>)
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	4a03      	ldr	r2, [pc, #12]	; (8001590 <TIM5_IRQHandler+0xcc>)
 8001582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001586:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch4_Callback();
 8001588:	f7ff fe46 	bl	8001218 <Capture_TIM5_Ch4_Callback>
}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40000c00 	.word	0x40000c00

08001594 <startTimer>:



void startTimer (BasicTimer_Handler_t *ptrTimerConfig){
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f042 0201 	orr.w	r2, r2, #1
 80015aa:	601a      	str	r2, [r3, #0]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <GPIO_Config>:
 * Lo primero y mas importante es activar la seal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemente "activar el periferico o activar la seal de reloj del periferico.
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]

	//Variable para hacer todoo paso a paso
	uint32_t auxConfig = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periferico
	// Verificamos para GPIOA
	if (pGPIOHandler->pGPIOx == GPIOA){
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a88      	ldr	r2, [pc, #544]	; (80017f0 <GPIO_Config+0x238>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d106      	bne.n	80015e0 <GPIO_Config+0x28>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 80015d2:	4b88      	ldr	r3, [pc, #544]	; (80017f4 <GPIO_Config+0x23c>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a87      	ldr	r2, [pc, #540]	; (80017f4 <GPIO_Config+0x23c>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	e03a      	b.n	8001656 <GPIO_Config+0x9e>

	}
	//Verificamps para GPIOB
	else if (pGPIOHandler->pGPIOx == GPIOB){
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a84      	ldr	r2, [pc, #528]	; (80017f8 <GPIO_Config+0x240>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d106      	bne.n	80015f8 <GPIO_Config+0x40>
			//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
			RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 80015ea:	4b82      	ldr	r3, [pc, #520]	; (80017f4 <GPIO_Config+0x23c>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	4a81      	ldr	r2, [pc, #516]	; (80017f4 <GPIO_Config+0x23c>)
 80015f0:	f043 0302 	orr.w	r3, r3, #2
 80015f4:	6313      	str	r3, [r2, #48]	; 0x30
 80015f6:	e02e      	b.n	8001656 <GPIO_Config+0x9e>

		}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx == GPIOC){
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a7f      	ldr	r2, [pc, #508]	; (80017fc <GPIO_Config+0x244>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d106      	bne.n	8001610 <GPIO_Config+0x58>
				//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
				RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 8001602:	4b7c      	ldr	r3, [pc, #496]	; (80017f4 <GPIO_Config+0x23c>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	4a7b      	ldr	r2, [pc, #492]	; (80017f4 <GPIO_Config+0x23c>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	6313      	str	r3, [r2, #48]	; 0x30
 800160e:	e022      	b.n	8001656 <GPIO_Config+0x9e>

			}
	//Verificamos para GPIOD
		else if (pGPIOHandler->pGPIOx == GPIOD){
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a7a      	ldr	r2, [pc, #488]	; (8001800 <GPIO_Config+0x248>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d106      	bne.n	8001628 <GPIO_Config+0x70>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 800161a:	4b76      	ldr	r3, [pc, #472]	; (80017f4 <GPIO_Config+0x23c>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a75      	ldr	r2, [pc, #468]	; (80017f4 <GPIO_Config+0x23c>)
 8001620:	f043 0308 	orr.w	r3, r3, #8
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	e016      	b.n	8001656 <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOE
		else if (pGPIOHandler->pGPIOx == GPIOE){
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a75      	ldr	r2, [pc, #468]	; (8001804 <GPIO_Config+0x24c>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d106      	bne.n	8001640 <GPIO_Config+0x88>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 8001632:	4b70      	ldr	r3, [pc, #448]	; (80017f4 <GPIO_Config+0x23c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a6f      	ldr	r2, [pc, #444]	; (80017f4 <GPIO_Config+0x23c>)
 8001638:	f043 0310 	orr.w	r3, r3, #16
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	e00a      	b.n	8001656 <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOH
		else if (pGPIOHandler->pGPIOx == GPIOH){
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a70      	ldr	r2, [pc, #448]	; (8001808 <GPIO_Config+0x250>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d105      	bne.n	8001656 <GPIO_Config+0x9e>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 800164a:	4b6a      	ldr	r3, [pc, #424]	; (80017f4 <GPIO_Config+0x23c>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	4a69      	ldr	r2, [pc, #420]	; (80017f4 <GPIO_Config+0x23c>)
 8001650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001654:	6313      	str	r3, [r2, #48]	; 0x30
	 * 2) Configurando el registro GPIOx_MODER
	 * Aca estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda de ese valor (shift left)
	 * y todoo eso lo cargamos en la variable auxConfig.
	 */

	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	795b      	ldrb	r3, [r3, #5]
 800165a:	461a      	mov	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	791b      	ldrb	r3, [r3, #4]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	60fb      	str	r3, [r7, #12]

	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro (debemos escribir 0b00)
	 * para lo cual aplicamos una mascara y una operacion bitwise AND
	 */
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	791b      	ldrb	r3, [r3, #4]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	2103      	movs	r1, #3
 8001676:	fa01 f303 	lsl.w	r3, r1, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	4619      	mov	r1, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	400a      	ands	r2, r1
 8001684:	601a      	str	r2, [r3, #0]

	/*
	 * Cargamos a auxConfig en el registro MODER
	 */
	pGPIOHandler-> pGPIOx -> MODER |= auxConfig;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	6819      	ldr	r1, [r3, #0]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68fa      	ldr	r2, [r7, #12]
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7a1b      	ldrb	r3, [r3, #8]
 800169a:	461a      	mov	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	791b      	ldrb	r3, [r3, #4]
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	60fb      	str	r3, [r7, #12]
	//Limpiamos antes de cargar

	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	791b      	ldrb	r3, [r3, #4]
 80016b0:	4619      	mov	r1, r3
 80016b2:	2301      	movs	r3, #1
 80016b4:	408b      	lsls	r3, r1
 80016b6:	43db      	mvns	r3, r3
 80016b8:	4619      	mov	r1, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	400a      	ands	r2, r1
 80016c0:	605a      	str	r2, [r3, #4]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6859      	ldr	r1, [r3, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	605a      	str	r2, [r3, #4]

	//4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	799b      	ldrb	r3, [r3, #6]
 80016d6:	461a      	mov	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	791b      	ldrb	r3, [r3, #4]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	791b      	ldrb	r3, [r3, #4]
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	2103      	movs	r1, #3
 80016f2:	fa01 f303 	lsl.w	r3, r1, r3
 80016f6:	43db      	mvns	r3, r3
 80016f8:	4619      	mov	r1, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	400a      	ands	r2, r1
 8001700:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler ->pGPIOx->OSPEEDR |= auxConfig;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6899      	ldr	r1, [r3, #8]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	430a      	orrs	r2, r1
 8001710:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	79db      	ldrb	r3, [r3, #7]
 8001716:	461a      	mov	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	791b      	ldrb	r3, [r3, #4]
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler ->pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	68da      	ldr	r2, [r3, #12]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	791b      	ldrb	r3, [r3, #4]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	2103      	movs	r1, #3
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43db      	mvns	r3, r3
 8001738:	4619      	mov	r1, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	400a      	ands	r2, r1
 8001740:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler-> pGPIOx->PUPDR |= auxConfig;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68d9      	ldr	r1, [r3, #12]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	430a      	orrs	r2, r1
 8001750:	60da      	str	r2, [r3, #12]

	//Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode== GPIO_MODE_ALTFN){
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	795b      	ldrb	r3, [r3, #5]
 8001756:	2b02      	cmp	r3, #2
 8001758:	d143      	bne.n	80017e2 <GPIO_Config+0x22a>
		// seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRM)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	791b      	ldrb	r3, [r3, #4]
 800175e:	2b07      	cmp	r3, #7
 8001760:	d81f      	bhi.n	80017a2 <GPIO_Config+0x1ea>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	791b      	ldrb	r3, [r3, #4]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6a1a      	ldr	r2, [r3, #32]
 8001770:	210f      	movs	r1, #15
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	fa01 f303 	lsl.w	r3, r1, r3
 8001778:	43db      	mvns	r3, r3
 800177a:	4619      	mov	r1, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	400a      	ands	r2, r1
 8001782:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler-> pGPIOx->AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	6a1a      	ldr	r2, [r3, #32]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	7a5b      	ldrb	r3, [r3, #9]
 800178e:	4619      	mov	r1, r3
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	fa01 f303 	lsl.w	r3, r1, r3
 8001796:	4619      	mov	r1, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	430a      	orrs	r2, r1
 800179e:	621a      	str	r2, [r3, #32]
			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);

		}
	}
}//Fin del GPIO_Config
 80017a0:	e01f      	b.n	80017e2 <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber -8);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	791b      	ldrb	r3, [r3, #4]
 80017a6:	3b08      	subs	r3, #8
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx->AFR[1] &= ~(0b1111<<auxPosition);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017b2:	210f      	movs	r1, #15
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ba:	43db      	mvns	r3, r3
 80017bc:	4619      	mov	r1, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	400a      	ands	r2, r1
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	7a5b      	ldrb	r3, [r3, #9]
 80017d0:	4619      	mov	r1, r3
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	fa01 f303 	lsl.w	r3, r1, r3
 80017d8:	4619      	mov	r1, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	625a      	str	r2, [r3, #36]	; 0x24
}//Fin del GPIO_Config
 80017e2:	bf00      	nop
 80017e4:	3714      	adds	r7, #20
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40020000 	.word	0x40020000
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020400 	.word	0x40020400
 80017fc:	40020800 	.word	0x40020800
 8001800:	40020c00 	.word	0x40020c00
 8001804:	40021000 	.word	0x40021000
 8001808:	40021c00 	.word	0x40021c00

0800180c <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar de estado el pin entregado en el handler, asignando
 * el valor entregado en la variable newState
 */

void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET){
 8001818:	78fb      	ldrb	r3, [r7, #3]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d10d      	bne.n	800183a <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	699a      	ldr	r2, [r3, #24]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	791b      	ldrb	r3, [r3, #4]
 8001828:	4619      	mov	r1, r3
 800182a:	2301      	movs	r3, #1
 800182c:	408b      	lsls	r3, r1
 800182e:	4619      	mov	r1, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	430a      	orrs	r2, r1
 8001836:	619a      	str	r2, [r3, #24]
	}
	else{
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 8001838:	e00d      	b.n	8001856 <GPIO_WritePin+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	699a      	ldr	r2, [r3, #24]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	791b      	ldrb	r3, [r3, #4]
 8001844:	3310      	adds	r3, #16
 8001846:	2101      	movs	r1, #1
 8001848:	fa01 f303 	lsl.w	r3, r1, r3
 800184c:	4619      	mov	r1, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	430a      	orrs	r2, r1
 8001854:	619a      	str	r2, [r3, #24]
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <GPIO_ReadPin>:

/**
 * Funcion para leer el estado de un pin especifico
 */

uint32_t GPIO_ReadPin (GPIO_Handler_t *pPinHandler){
 8001862:	b480      	push	{r7}
 8001864:	b085      	sub	sp, #20
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
	//Creamos una variable auxiliar la cual luego retornaremos
	uint32_t pinValue = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del registro IDR, Desplazado a derecha tantas veces como la ubicacion
	// del pin especifico
	uint16_t mask = (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	791b      	ldrb	r3, [r3, #4]
 8001872:	461a      	mov	r2, r3
 8001874:	2301      	movs	r3, #1
 8001876:	4093      	lsls	r3, r2
 8001878:	817b      	strh	r3, [r7, #10]
	pinValue = (pPinHandler -> pGPIOx -> IDR);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	691b      	ldr	r3, [r3, #16]
 8001880:	60fb      	str	r3, [r7, #12]
	pinValue &= mask;
 8001882:	897b      	ldrh	r3, [r7, #10]
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	4013      	ands	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
	pinValue >>= (pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	791b      	ldrb	r3, [r3, #4]
 800188e:	461a      	mov	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	40d3      	lsrs	r3, r2
 8001894:	60fb      	str	r3, [r7, #12]

	return pinValue;
 8001896:	68fb      	ldr	r3, [r7, #12]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <GPIOxTooglePin>:

void GPIOxTooglePin (GPIO_Handler_t *pPinState){
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
		uint8_t state  = GPIO_ReadPin (pPinState);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff ffd8 	bl	8001862 <GPIO_ReadPin>
 80018b2:	4603      	mov	r3, r0
 80018b4:	73fb      	strb	r3, [r7, #15]
		GPIO_WritePin(pPinState, !state);
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	bf0c      	ite	eq
 80018bc:	2301      	moveq	r3, #1
 80018be:	2300      	movne	r3, #0
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	4619      	mov	r1, r3
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f7ff ffa1 	bl	800180c <GPIO_WritePin>
}
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <pwm_Config>:
#include <math.h>

uint16_t periodo = 0;

/**/
void pwm_Config(PWM_Handler_t *ptrPwmHandler){
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]

	/* 1. Activar la seal de reloj del perifrico requerido */
	if (ptrPwmHandler->ptrTIMx == TIM1){
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a68      	ldr	r2, [pc, #416]	; (8001a84 <pwm_Config+0x1b0>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d106      	bne.n	80018f4 <pwm_Config+0x20>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80018e6:	4b68      	ldr	r3, [pc, #416]	; (8001a88 <pwm_Config+0x1b4>)
 80018e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ea:	4a67      	ldr	r2, [pc, #412]	; (8001a88 <pwm_Config+0x1b4>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6453      	str	r3, [r2, #68]	; 0x44
 80018f2:	e030      	b.n	8001956 <pwm_Config+0x82>

	}else if(ptrPwmHandler->ptrTIMx == TIM2){
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018fc:	d106      	bne.n	800190c <pwm_Config+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80018fe:	4b62      	ldr	r3, [pc, #392]	; (8001a88 <pwm_Config+0x1b4>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a61      	ldr	r2, [pc, #388]	; (8001a88 <pwm_Config+0x1b4>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	e024      	b.n	8001956 <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM3){
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a5e      	ldr	r2, [pc, #376]	; (8001a8c <pwm_Config+0x1b8>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d106      	bne.n	8001924 <pwm_Config+0x50>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001916:	4b5c      	ldr	r3, [pc, #368]	; (8001a88 <pwm_Config+0x1b4>)
 8001918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191a:	4a5b      	ldr	r2, [pc, #364]	; (8001a88 <pwm_Config+0x1b4>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	6413      	str	r3, [r2, #64]	; 0x40
 8001922:	e018      	b.n	8001956 <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM4){
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a59      	ldr	r2, [pc, #356]	; (8001a90 <pwm_Config+0x1bc>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d106      	bne.n	800193c <pwm_Config+0x68>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800192e:	4b56      	ldr	r3, [pc, #344]	; (8001a88 <pwm_Config+0x1b4>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	4a55      	ldr	r2, [pc, #340]	; (8001a88 <pwm_Config+0x1b4>)
 8001934:	f043 0304 	orr.w	r3, r3, #4
 8001938:	6413      	str	r3, [r2, #64]	; 0x40
 800193a:	e00c      	b.n	8001956 <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM5){
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a54      	ldr	r2, [pc, #336]	; (8001a94 <pwm_Config+0x1c0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d106      	bne.n	8001954 <pwm_Config+0x80>
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8001946:	4b50      	ldr	r3, [pc, #320]	; (8001a88 <pwm_Config+0x1b4>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	4a4f      	ldr	r2, [pc, #316]	; (8001a88 <pwm_Config+0x1b4>)
 800194c:	f043 0308 	orr.w	r3, r3, #8
 8001950:	6413      	str	r3, [r2, #64]	; 0x40
 8001952:	e000      	b.n	8001956 <pwm_Config+0x82>
	}
	else{
		__NOP();
 8001954:	bf00      	nop



	// preguntamos si se estan usando optoacopladores

	if(ptrPwmHandler->config.optocoupler == PWM_DISABLE_OPTOCOUPLER){
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	7d5b      	ldrb	r3, [r3, #21]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d106      	bne.n	800196c <pwm_Config+0x98>
		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 f8ec 	bl	8001b3c <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycle(ptrPwmHandler);
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f000 f95b 	bl	8001c20 <setDuttyCycle>
 800196a:	e005      	b.n	8001978 <pwm_Config+0xa4>
	}else{

		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 f8e5 	bl	8001b3c <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycleAfOpt(ptrPwmHandler);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 fa14 	bl	8001da0 <setDuttyCycleAfOpt>
	}

	/* 2a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f022 0210 	bic.w	r2, r2, #16
 8001986:	601a      	str	r2, [r3, #0]


	ptrPwmHandler->ptrTIMx->CNT = 0;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2200      	movs	r2, #0
 800198e:	625a      	str	r2, [r3, #36]	; 0x24
	 *
	 * 4. Adems, en el mismo "case" podemos configurar el modo del PWM, su polaridad...
	 *
	 * 5. Y adems activamos el preload bit, para que cada vez que exista un update-event
	 * el valor cargado en el CCRx ser recargado en el registro "shadow" del PWM */
	switch(ptrPwmHandler->config.channel){
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	791b      	ldrb	r3, [r3, #4]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d86f      	bhi.n	8001a78 <pwm_Config+0x1a4>
 8001998:	a201      	add	r2, pc, #4	; (adr r2, 80019a0 <pwm_Config+0xcc>)
 800199a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800199e:	bf00      	nop
 80019a0:	080019b1 	.word	0x080019b1
 80019a4:	080019e3 	.word	0x080019e3
 80019a8:	08001a15 	.word	0x08001a15
 80019ac:	08001a47 	.word	0x08001a47
	case PWM_CHANNEL_1:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	699a      	ldr	r2, [r3, #24]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f022 0203 	bic.w	r2, r2, #3
 80019be:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	699a      	ldr	r2, [r3, #24]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80019ce:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	699a      	ldr	r2, [r3, #24]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f042 0208 	orr.w	r2, r2, #8
 80019de:	619a      	str	r2, [r3, #24]


		break;
 80019e0:	e04b      	b.n	8001a7a <pwm_Config+0x1a6>
	}

	case PWM_CHANNEL_2:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC2S;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	699a      	ldr	r2, [r3, #24]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80019f0:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	699a      	ldr	r2, [r3, #24]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001a00:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	699a      	ldr	r2, [r3, #24]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a10:	619a      	str	r2, [r3, #24]

		break;
 8001a12:	e032      	b.n	8001a7a <pwm_Config+0x1a6>
	}

	case PWM_CHANNEL_3:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	69da      	ldr	r2, [r3, #28]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f022 0203 	bic.w	r2, r2, #3
 8001a22:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	69da      	ldr	r2, [r3, #28]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001a32:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	69da      	ldr	r2, [r3, #28]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f042 0208 	orr.w	r2, r2, #8
 8001a42:	61da      	str	r2, [r3, #28]

		break;
 8001a44:	e019      	b.n	8001a7a <pwm_Config+0x1a6>
	}
	case PWM_CHANNEL_4:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	69da      	ldr	r2, [r3, #28]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a54:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	69da      	ldr	r2, [r3, #28]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001a64:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	69da      	ldr	r2, [r3, #28]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a74:	61da      	str	r2, [r3, #28]

		break;
 8001a76:	e000      	b.n	8001a7a <pwm_Config+0x1a6>
	}

	default:{
		break;
 8001a78:	bf00      	nop
	}// fin del switch-case




}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40010000 	.word	0x40010000
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40000400 	.word	0x40000400
 8001a90:	40000800 	.word	0x40000800
 8001a94:	40000c00 	.word	0x40000c00

08001a98 <startPwmSignal>:

/* Funcin para activar el Timer y activar todo el mdulo PWM */
void startPwmSignal(PWM_Handler_t *ptrPwmHandler) {
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f042 0201 	orr.w	r2, r2, #1
 8001aae:	601a      	str	r2, [r3, #0]

}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <enableOutput>:
void stopPwmSignal(PWM_Handler_t *ptrPwmHandler) {
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
}

/* Funcin encargada de activar cada uno de los canales con los que cuenta el TimerX */
uint8_t enableOutput(PWM_Handler_t *ptrPwmHandler) {
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
	switch (ptrPwmHandler->config.channel) {
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	791b      	ldrb	r3, [r3, #4]
 8001ac8:	2b03      	cmp	r3, #3
 8001aca:	d82f      	bhi.n	8001b2c <enableOutput+0x70>
 8001acc:	a201      	add	r2, pc, #4	; (adr r2, 8001ad4 <enableOutput+0x18>)
 8001ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad2:	bf00      	nop
 8001ad4:	08001ae5 	.word	0x08001ae5
 8001ad8:	08001af7 	.word	0x08001af7
 8001adc:	08001b09 	.word	0x08001b09
 8001ae0:	08001b1b 	.word	0x08001b1b
	case PWM_CHANNEL_1: {
		// Activamos la salida del canal 1
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	6a1a      	ldr	r2, [r3, #32]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f042 0201 	orr.w	r2, r2, #1
 8001af2:	621a      	str	r2, [r3, #32]

		break;
 8001af4:	e01b      	b.n	8001b2e <enableOutput+0x72>
	}

	case PWM_CHANNEL_2: {
		// Activamos la salida del canal 2
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6a1a      	ldr	r2, [r3, #32]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f042 0210 	orr.w	r2, r2, #16
 8001b04:	621a      	str	r2, [r3, #32]

		break;
 8001b06:	e012      	b.n	8001b2e <enableOutput+0x72>
	}

	case PWM_CHANNEL_3: {
		// Activamos la salida del canal 3
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6a1a      	ldr	r2, [r3, #32]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b16:	621a      	str	r2, [r3, #32]

		break;
 8001b18:	e009      	b.n	8001b2e <enableOutput+0x72>
	}

	case PWM_CHANNEL_4: {
		// Activamos la salida del canal 4
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	6a1a      	ldr	r2, [r3, #32]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001b28:	621a      	str	r2, [r3, #32]

		break;
 8001b2a:	e000      	b.n	8001b2e <enableOutput+0x72>
	}

	default: {
		break;
 8001b2c:	bf00      	nop
	}
	}

	return SET;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <setFrequency>:
/* 
 * La frecuencia es definida por el conjunto formado por el preescaler (PSC)
 * y el valor lmite al que llega el Timer (ARR), con estos dos se establece
 * la frecuencia.
 * */
void setFrequency(PWM_Handler_t *ptrPwmHandler){
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

	uint32_t speed   = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del prescaler, nos define la velocidad (en ns) a la cual
	// se incrementa el Timer
	ptrPwmHandler->ptrTIMx->PSC = ptrPwmHandler->config.prescaler;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	6892      	ldr	r2, [r2, #8]
 8001b50:	629a      	str	r2, [r3, #40]	; 0x28

	speed = ptrPwmHandler->config.prescaler;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del ARR, el cual es el lmite de incrementos del Timer
	// antes de hacer un update y reload.


	if  ((speed == PWM_SPEED_16MHz_1us ) || (speed == PWM_SPEED_100MHz_1us)) {
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b10      	cmp	r3, #16
 8001b5c:	d002      	beq.n	8001b64 <setFrequency+0x28>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2b64      	cmp	r3, #100	; 0x64
 8001b62:	d111      	bne.n	8001b88 <setFrequency+0x4c>

		periodo = ptrPwmHandler->config.periodo * 1000  ;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	899b      	ldrh	r3, [r3, #12]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	0152      	lsls	r2, r2, #5
 8001b6c:	1ad2      	subs	r2, r2, r3
 8001b6e:	0092      	lsls	r2, r2, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	4b29      	ldr	r3, [pc, #164]	; (8001c1c <setFrequency+0xe0>)
 8001b78:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8001b7a:	4b28      	ldr	r3, [pc, #160]	; (8001c1c <setFrequency+0xe0>)
 8001b7c:	881b      	ldrh	r3, [r3, #0]
 8001b7e:	1e5a      	subs	r2, r3, #1
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b86:	e043      	b.n	8001c10 <setFrequency+0xd4>


	}else if ((speed == PWM_SPEED_16MHz_10us ) || (speed == PWM_SPEED_100MHz_10us)){
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2ba0      	cmp	r3, #160	; 0xa0
 8001b8c:	d003      	beq.n	8001b96 <setFrequency+0x5a>
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b94:	d114      	bne.n	8001bc0 <setFrequency+0x84>

		periodo = ptrPwmHandler->config.periodo * 100  ;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	899b      	ldrh	r3, [r3, #12]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	0092      	lsls	r2, r2, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	0091      	lsls	r1, r2, #2
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4413      	add	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <setFrequency+0xe0>)
 8001bb0:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8001bb2:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <setFrequency+0xe0>)
 8001bb4:	881b      	ldrh	r3, [r3, #0]
 8001bb6:	1e5a      	subs	r2, r3, #1
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bbe:	e027      	b.n	8001c10 <setFrequency+0xd4>

	}else if ((speed == PWM_SPEED_16MHz_100us ) || (speed == PWM_SPEED_100MHz_100us)){
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001bc6:	d004      	beq.n	8001bd2 <setFrequency+0x96>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f242 7210 	movw	r2, #10000	; 0x2710
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d10f      	bne.n	8001bf2 <setFrequency+0xb6>

		periodo = ptrPwmHandler->config.periodo * 10  ;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	899b      	ldrh	r3, [r3, #12]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	0092      	lsls	r2, r2, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <setFrequency+0xe0>)
 8001be2:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8001be4:	4b0d      	ldr	r3, [pc, #52]	; (8001c1c <setFrequency+0xe0>)
 8001be6:	881b      	ldrh	r3, [r3, #0]
 8001be8:	1e5a      	subs	r2, r3, #1
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bf0:	e00e      	b.n	8001c10 <setFrequency+0xd4>


	}else if ((speed == PWM_SPEED_16MHz_1ms )){
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001bf8:	d10a      	bne.n	8001c10 <setFrequency+0xd4>

		periodo = ptrPwmHandler->config.periodo   ;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	899a      	ldrh	r2, [r3, #12]
 8001bfe:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <setFrequency+0xe0>)
 8001c00:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <setFrequency+0xe0>)
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	1e5a      	subs	r2, r3, #1
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	62da      	str	r2, [r3, #44]	; 0x2c

	}

}
 8001c0e:	e7ff      	b.n	8001c10 <setFrequency+0xd4>
 8001c10:	bf00      	nop
 8001c12:	3714      	adds	r7, #20
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	20000230 	.word	0x20000230

08001c20 <setDuttyCycle>:
	// Llamamos a la fucnin que cambia la frecuencia
	setFrequency(ptrPwmHandler);
}

/* El valor del dutty debe estar dado en valores de %, entre 0% y 100%*/
void setDuttyCycle(PWM_Handler_t *ptrPwmHandler){
 8001c20:	b590      	push	{r4, r7, lr}
 8001c22:	b08b      	sub	sp, #44	; 0x2c
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	assert(ptrPwmHandler != NULL);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d105      	bne.n	8001c3a <setDuttyCycle+0x1a>
 8001c2e:	4b56      	ldr	r3, [pc, #344]	; (8001d88 <setDuttyCycle+0x168>)
 8001c30:	4a56      	ldr	r2, [pc, #344]	; (8001d8c <setDuttyCycle+0x16c>)
 8001c32:	21f7      	movs	r1, #247	; 0xf7
 8001c34:	4856      	ldr	r0, [pc, #344]	; (8001d90 <setDuttyCycle+0x170>)
 8001c36:	f000 f9e7 	bl	8002008 <__assert_func>

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	791b      	ldrb	r3, [r3, #4]
 8001c3e:	2b03      	cmp	r3, #3
 8001c40:	f200 809c 	bhi.w	8001d7c <setDuttyCycle+0x15c>
 8001c44:	a201      	add	r2, pc, #4	; (adr r2, 8001c4c <setDuttyCycle+0x2c>)
 8001c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c4a:	bf00      	nop
 8001c4c:	08001c5d 	.word	0x08001c5d
 8001c50:	08001c9f 	.word	0x08001c9f
 8001c54:	08001ce9 	.word	0x08001ce9
 8001c58:	08001d33 	.word	0x08001d33
	case PWM_CHANNEL_1:{
		double op = (ptrPwmHandler->config.duttyCicle) * 40000;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c62:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001d94 <setDuttyCycle+0x174>
 8001c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c6a:	ee17 0a90 	vmov	r0, s15
 8001c6e:	f7fe fc73 	bl	8000558 <__aeabi_f2d>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100;
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	4b46      	ldr	r3, [pc, #280]	; (8001d98 <setDuttyCycle+0x178>)
 8001c80:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c84:	f7fe fdea 	bl	800085c <__aeabi_ddiv>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681c      	ldr	r4, [r3, #0]
 8001c94:	f7fe ff90 	bl	8000bb8 <__aeabi_d2uiz>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8001c9c:	e06f      	b.n	8001d7e <setDuttyCycle+0x15e>
	}

	case PWM_CHANNEL_2:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	ed93 7a04 	vldr	s14, [r3, #16]
 8001ca4:	4b3d      	ldr	r3, [pc, #244]	; (8001d9c <setDuttyCycle+0x17c>)
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	ee07 3a90 	vmov	s15, r3
 8001cac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cb4:	ee17 0a90 	vmov	r0, s15
 8001cb8:	f7fe fc4e 	bl	8000558 <__aeabi_f2d>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100;
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	4b33      	ldr	r3, [pc, #204]	; (8001d98 <setDuttyCycle+0x178>)
 8001cca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cce:	f7fe fdc5 	bl	800085c <__aeabi_ddiv>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	4619      	mov	r1, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681c      	ldr	r4, [r3, #0]
 8001cde:	f7fe ff6b 	bl	8000bb8 <__aeabi_d2uiz>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8001ce6:	e04a      	b.n	8001d7e <setDuttyCycle+0x15e>
	}

	case PWM_CHANNEL_3:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	ed93 7a04 	vldr	s14, [r3, #16]
 8001cee:	4b2b      	ldr	r3, [pc, #172]	; (8001d9c <setDuttyCycle+0x17c>)
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	ee07 3a90 	vmov	s15, r3
 8001cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfe:	ee17 0a90 	vmov	r0, s15
 8001d02:	f7fe fc29 	bl	8000558 <__aeabi_f2d>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100;
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	4b21      	ldr	r3, [pc, #132]	; (8001d98 <setDuttyCycle+0x178>)
 8001d14:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d18:	f7fe fda0 	bl	800085c <__aeabi_ddiv>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	4610      	mov	r0, r2
 8001d22:	4619      	mov	r1, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681c      	ldr	r4, [r3, #0]
 8001d28:	f7fe ff46 	bl	8000bb8 <__aeabi_d2uiz>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8001d30:	e025      	b.n	8001d7e <setDuttyCycle+0x15e>
	}

	case PWM_CHANNEL_4:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	ed93 7a04 	vldr	s14, [r3, #16]
 8001d38:	4b18      	ldr	r3, [pc, #96]	; (8001d9c <setDuttyCycle+0x17c>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	ee07 3a90 	vmov	s15, r3
 8001d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d48:	ee17 0a90 	vmov	r0, s15
 8001d4c:	f7fe fc04 	bl	8000558 <__aeabi_f2d>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100;
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	4b0e      	ldr	r3, [pc, #56]	; (8001d98 <setDuttyCycle+0x178>)
 8001d5e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d62:	f7fe fd7b 	bl	800085c <__aeabi_ddiv>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4610      	mov	r0, r2
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681c      	ldr	r4, [r3, #0]
 8001d72:	f7fe ff21 	bl	8000bb8 <__aeabi_d2uiz>
 8001d76:	4603      	mov	r3, r0
 8001d78:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8001d7a:	e000      	b.n	8001d7e <setDuttyCycle+0x15e>
	}

	default:{
		break;
 8001d7c:	bf00      	nop
	}

	}// fin del switch-case

}
 8001d7e:	bf00      	nop
 8001d80:	372c      	adds	r7, #44	; 0x2c
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd90      	pop	{r4, r7, pc}
 8001d86:	bf00      	nop
 8001d88:	08004ad0 	.word	0x08004ad0
 8001d8c:	08004afc 	.word	0x08004afc
 8001d90:	08004ae8 	.word	0x08004ae8
 8001d94:	471c4000 	.word	0x471c4000
 8001d98:	40590000 	.word	0x40590000
 8001d9c:	20000230 	.word	0x20000230

08001da0 <setDuttyCycleAfOpt>:


void setDuttyCycleAfOpt(PWM_Handler_t *ptrPwmHandler){
 8001da0:	b590      	push	{r4, r7, lr}
 8001da2:	b08b      	sub	sp, #44	; 0x2c
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	791b      	ldrb	r3, [r3, #4]
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	f200 80af 	bhi.w	8001f10 <setDuttyCycleAfOpt+0x170>
 8001db2:	a201      	add	r2, pc, #4	; (adr r2, 8001db8 <setDuttyCycleAfOpt+0x18>)
 8001db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001db8:	08001dc9 	.word	0x08001dc9
 8001dbc:	08001e1b 	.word	0x08001e1b
 8001dc0:	08001e6d 	.word	0x08001e6d
 8001dc4:	08001ebf 	.word	0x08001ebf
	case PWM_CHANNEL_1:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	edd3 7a04 	vldr	s15, [r3, #16]
 8001dce:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001f1c <setDuttyCycleAfOpt+0x17c>
 8001dd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dd6:	4b52      	ldr	r3, [pc, #328]	; (8001f20 <setDuttyCycleAfOpt+0x180>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	ee07 3a90 	vmov	s15, r3
 8001dde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001de6:	ee17 0a90 	vmov	r0, s15
 8001dea:	f7fe fbb5 	bl	8000558 <__aeabi_f2d>
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100;
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	4b4a      	ldr	r3, [pc, #296]	; (8001f24 <setDuttyCycleAfOpt+0x184>)
 8001dfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e00:	f7fe fd2c 	bl	800085c <__aeabi_ddiv>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681c      	ldr	r4, [r3, #0]
 8001e10:	f7fe fed2 	bl	8000bb8 <__aeabi_d2uiz>
 8001e14:	4603      	mov	r3, r0
 8001e16:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8001e18:	e07b      	b.n	8001f12 <setDuttyCycleAfOpt+0x172>
	}

	case PWM_CHANNEL_2:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e20:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001f1c <setDuttyCycleAfOpt+0x17c>
 8001e24:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e28:	4b3d      	ldr	r3, [pc, #244]	; (8001f20 <setDuttyCycleAfOpt+0x180>)
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	ee07 3a90 	vmov	s15, r3
 8001e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e38:	ee17 0a90 	vmov	r0, s15
 8001e3c:	f7fe fb8c 	bl	8000558 <__aeabi_f2d>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100;
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	4b35      	ldr	r3, [pc, #212]	; (8001f24 <setDuttyCycleAfOpt+0x184>)
 8001e4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e52:	f7fe fd03 	bl	800085c <__aeabi_ddiv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681c      	ldr	r4, [r3, #0]
 8001e62:	f7fe fea9 	bl	8000bb8 <__aeabi_d2uiz>
 8001e66:	4603      	mov	r3, r0
 8001e68:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8001e6a:	e052      	b.n	8001f12 <setDuttyCycleAfOpt+0x172>
	}

	case PWM_CHANNEL_3:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e72:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001f1c <setDuttyCycleAfOpt+0x17c>
 8001e76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e7a:	4b29      	ldr	r3, [pc, #164]	; (8001f20 <setDuttyCycleAfOpt+0x180>)
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	ee07 3a90 	vmov	s15, r3
 8001e82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8a:	ee17 0a90 	vmov	r0, s15
 8001e8e:	f7fe fb63 	bl	8000558 <__aeabi_f2d>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100;
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	4b21      	ldr	r3, [pc, #132]	; (8001f24 <setDuttyCycleAfOpt+0x184>)
 8001ea0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ea4:	f7fe fcda 	bl	800085c <__aeabi_ddiv>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681c      	ldr	r4, [r3, #0]
 8001eb4:	f7fe fe80 	bl	8000bb8 <__aeabi_d2uiz>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8001ebc:	e029      	b.n	8001f12 <setDuttyCycleAfOpt+0x172>
	}

	case PWM_CHANNEL_4:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ec4:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001f1c <setDuttyCycleAfOpt+0x17c>
 8001ec8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <setDuttyCycleAfOpt+0x180>)
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	ee07 3a90 	vmov	s15, r3
 8001ed4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001edc:	ee17 0a90 	vmov	r0, s15
 8001ee0:	f7fe fb3a 	bl	8000558 <__aeabi_f2d>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100;
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <setDuttyCycleAfOpt+0x184>)
 8001ef2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ef6:	f7fe fcb1 	bl	800085c <__aeabi_ddiv>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	4610      	mov	r0, r2
 8001f00:	4619      	mov	r1, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681c      	ldr	r4, [r3, #0]
 8001f06:	f7fe fe57 	bl	8000bb8 <__aeabi_d2uiz>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8001f0e:	e000      	b.n	8001f12 <setDuttyCycleAfOpt+0x172>
	}

	default:{
		break;
 8001f10:	bf00      	nop
	}

	}// fin del switch-case


}
 8001f12:	bf00      	nop
 8001f14:	372c      	adds	r7, #44	; 0x2c
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd90      	pop	{r4, r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	42c80000 	.word	0x42c80000
 8001f20:	20000230 	.word	0x20000230
 8001f24:	40590000 	.word	0x40590000

08001f28 <RCC_enableMaxFrequencies>:
#include "RCCHunMHz.h"
#include "GPIOxDriver.h"



void RCC_enableMaxFrequencies(void){
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0


	//Nos aseguramos que el PLL esta apagado para asi hacer la configuracion del mismo, ademas selecc
	RCC->CR &= ~(RCC_CR_PLLON);
 8001f2c:	4b33      	ldr	r3, [pc, #204]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a32      	ldr	r2, [pc, #200]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f36:	6013      	str	r3, [r2, #0]
	//Activamos el PWR parapoder activar el uso de 100MHz de velocidad
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8001f38:	4b30      	ldr	r3, [pc, #192]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f3e:	641a      	str	r2, [r3, #64]	; 0x40
	//Le damos la opcion al PWR de permitir al MCU para correr una frecuencia de 100MHz
	PWR->CR |= (0b11 << 14);
 8001f40:	4b2f      	ldr	r3, [pc, #188]	; (8002000 <RCC_enableMaxFrequencies+0xd8>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a2e      	ldr	r2, [pc, #184]	; (8002000 <RCC_enableMaxFrequencies+0xd8>)
 8001f46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f4a:	6013      	str	r3, [r2, #0]


	//Antes de configurar el PLL referenciamos cual sera la fuente para el PLL, en nuestro caso sera el HSI sobre el mismo
	//registro
	RCC->PLLCFGR &= 0;
 8001f4c:	4b2b      	ldr	r3, [pc, #172]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	4b2a      	ldr	r3, [pc, #168]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	605a      	str	r2, [r3, #4]

	//Montamos sobre el RCC_PLL config las subdivisiones necesarias para obtener la salida de frecuencia de reloj que deseamos
	RCC->PLLCFGR |= (8 << RCC_PLLCFGR_PLLM_Pos);
 8001f56:	4b29      	ldr	r3, [pc, #164]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4a28      	ldr	r2, [pc, #160]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f5c:	f043 0308 	orr.w	r3, r3, #8
 8001f60:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 8001f62:	4b26      	ldr	r3, [pc, #152]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	4a25      	ldr	r2, [pc, #148]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f68:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8001f6c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8001f6e:	4b23      	ldr	r3, [pc, #140]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	4a22      	ldr	r2, [pc, #136]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f74:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001f78:	6053      	str	r3, [r2, #4]

	//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
	RCC->CR |= RCC_CR_PLLON;
 8001f7a:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a1f      	ldr	r2, [pc, #124]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f84:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_PLLRDY)){
 8001f86:	e000      	b.n	8001f8a <RCC_enableMaxFrequencies+0x62>
		__NOP();
 8001f88:	bf00      	nop
	while (!(RCC->CR & RCC_CR_PLLRDY)){
 8001f8a:	4b1c      	ldr	r3, [pc, #112]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0f8      	beq.n	8001f88 <RCC_enableMaxFrequencies+0x60>
	}

	//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
	RCC->CFGR &= ~(0b111 << 13);
 8001f96:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	4a18      	ldr	r2, [pc, #96]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001f9c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001fa0:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (0b100 << 10);
 8001fa2:	4b16      	ldr	r3, [pc, #88]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	4a15      	ldr	r2, [pc, #84]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001fa8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fac:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~(0xF << 4);
 8001fae:	4b13      	ldr	r3, [pc, #76]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001fb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fb8:	6093      	str	r3, [r2, #8]

	//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
	FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8001fba:	4b12      	ldr	r3, [pc, #72]	; (8002004 <RCC_enableMaxFrequencies+0xdc>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a11      	ldr	r2, [pc, #68]	; (8002004 <RCC_enableMaxFrequencies+0xdc>)
 8001fc0:	f023 030f 	bic.w	r3, r3, #15
 8001fc4:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= (0b011 << FLASH_ACR_LATENCY_Pos);
 8001fc6:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <RCC_enableMaxFrequencies+0xdc>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a0e      	ldr	r2, [pc, #56]	; (8002004 <RCC_enableMaxFrequencies+0xdc>)
 8001fcc:	f043 0303 	orr.w	r3, r3, #3
 8001fd0:	6013      	str	r3, [r2, #0]


	// Se configura como system clock al PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	4a09      	ldr	r2, [pc, #36]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	6093      	str	r3, [r2, #8]

	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8001fde:	e000      	b.n	8001fe2 <RCC_enableMaxFrequencies+0xba>
		__NOP();
 8001fe0:	bf00      	nop
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <RCC_enableMaxFrequencies+0xd4>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f003 0308 	and.w	r3, r3, #8
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f8      	beq.n	8001fe0 <RCC_enableMaxFrequencies+0xb8>
	}



}
 8001fee:	bf00      	nop
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40007000 	.word	0x40007000
 8002004:	40023c00 	.word	0x40023c00

08002008 <__assert_func>:
 8002008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800200a:	4614      	mov	r4, r2
 800200c:	461a      	mov	r2, r3
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <__assert_func+0x2c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4605      	mov	r5, r0
 8002014:	68d8      	ldr	r0, [r3, #12]
 8002016:	b14c      	cbz	r4, 800202c <__assert_func+0x24>
 8002018:	4b07      	ldr	r3, [pc, #28]	; (8002038 <__assert_func+0x30>)
 800201a:	9100      	str	r1, [sp, #0]
 800201c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002020:	4906      	ldr	r1, [pc, #24]	; (800203c <__assert_func+0x34>)
 8002022:	462b      	mov	r3, r5
 8002024:	f000 f814 	bl	8002050 <fiprintf>
 8002028:	f000 ff2a 	bl	8002e80 <abort>
 800202c:	4b04      	ldr	r3, [pc, #16]	; (8002040 <__assert_func+0x38>)
 800202e:	461c      	mov	r4, r3
 8002030:	e7f3      	b.n	800201a <__assert_func+0x12>
 8002032:	bf00      	nop
 8002034:	20000000 	.word	0x20000000
 8002038:	08004b0a 	.word	0x08004b0a
 800203c:	08004b17 	.word	0x08004b17
 8002040:	08004b45 	.word	0x08004b45

08002044 <__errno>:
 8002044:	4b01      	ldr	r3, [pc, #4]	; (800204c <__errno+0x8>)
 8002046:	6818      	ldr	r0, [r3, #0]
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000000 	.word	0x20000000

08002050 <fiprintf>:
 8002050:	b40e      	push	{r1, r2, r3}
 8002052:	b503      	push	{r0, r1, lr}
 8002054:	4601      	mov	r1, r0
 8002056:	ab03      	add	r3, sp, #12
 8002058:	4805      	ldr	r0, [pc, #20]	; (8002070 <fiprintf+0x20>)
 800205a:	f853 2b04 	ldr.w	r2, [r3], #4
 800205e:	6800      	ldr	r0, [r0, #0]
 8002060:	9301      	str	r3, [sp, #4]
 8002062:	f000 f85d 	bl	8002120 <_vfiprintf_r>
 8002066:	b002      	add	sp, #8
 8002068:	f85d eb04 	ldr.w	lr, [sp], #4
 800206c:	b003      	add	sp, #12
 800206e:	4770      	bx	lr
 8002070:	20000000 	.word	0x20000000

08002074 <__libc_init_array>:
 8002074:	b570      	push	{r4, r5, r6, lr}
 8002076:	4d0d      	ldr	r5, [pc, #52]	; (80020ac <__libc_init_array+0x38>)
 8002078:	4c0d      	ldr	r4, [pc, #52]	; (80020b0 <__libc_init_array+0x3c>)
 800207a:	1b64      	subs	r4, r4, r5
 800207c:	10a4      	asrs	r4, r4, #2
 800207e:	2600      	movs	r6, #0
 8002080:	42a6      	cmp	r6, r4
 8002082:	d109      	bne.n	8002098 <__libc_init_array+0x24>
 8002084:	4d0b      	ldr	r5, [pc, #44]	; (80020b4 <__libc_init_array+0x40>)
 8002086:	4c0c      	ldr	r4, [pc, #48]	; (80020b8 <__libc_init_array+0x44>)
 8002088:	f002 fd16 	bl	8004ab8 <_init>
 800208c:	1b64      	subs	r4, r4, r5
 800208e:	10a4      	asrs	r4, r4, #2
 8002090:	2600      	movs	r6, #0
 8002092:	42a6      	cmp	r6, r4
 8002094:	d105      	bne.n	80020a2 <__libc_init_array+0x2e>
 8002096:	bd70      	pop	{r4, r5, r6, pc}
 8002098:	f855 3b04 	ldr.w	r3, [r5], #4
 800209c:	4798      	blx	r3
 800209e:	3601      	adds	r6, #1
 80020a0:	e7ee      	b.n	8002080 <__libc_init_array+0xc>
 80020a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80020a6:	4798      	blx	r3
 80020a8:	3601      	adds	r6, #1
 80020aa:	e7f2      	b.n	8002092 <__libc_init_array+0x1e>
 80020ac:	08004ee8 	.word	0x08004ee8
 80020b0:	08004ee8 	.word	0x08004ee8
 80020b4:	08004ee8 	.word	0x08004ee8
 80020b8:	08004eec 	.word	0x08004eec

080020bc <memset>:
 80020bc:	4402      	add	r2, r0
 80020be:	4603      	mov	r3, r0
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d100      	bne.n	80020c6 <memset+0xa>
 80020c4:	4770      	bx	lr
 80020c6:	f803 1b01 	strb.w	r1, [r3], #1
 80020ca:	e7f9      	b.n	80020c0 <memset+0x4>

080020cc <__sfputc_r>:
 80020cc:	6893      	ldr	r3, [r2, #8]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	b410      	push	{r4}
 80020d4:	6093      	str	r3, [r2, #8]
 80020d6:	da08      	bge.n	80020ea <__sfputc_r+0x1e>
 80020d8:	6994      	ldr	r4, [r2, #24]
 80020da:	42a3      	cmp	r3, r4
 80020dc:	db01      	blt.n	80020e2 <__sfputc_r+0x16>
 80020de:	290a      	cmp	r1, #10
 80020e0:	d103      	bne.n	80020ea <__sfputc_r+0x1e>
 80020e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80020e6:	f000 bdf9 	b.w	8002cdc <__swbuf_r>
 80020ea:	6813      	ldr	r3, [r2, #0]
 80020ec:	1c58      	adds	r0, r3, #1
 80020ee:	6010      	str	r0, [r2, #0]
 80020f0:	7019      	strb	r1, [r3, #0]
 80020f2:	4608      	mov	r0, r1
 80020f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <__sfputs_r>:
 80020fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020fc:	4606      	mov	r6, r0
 80020fe:	460f      	mov	r7, r1
 8002100:	4614      	mov	r4, r2
 8002102:	18d5      	adds	r5, r2, r3
 8002104:	42ac      	cmp	r4, r5
 8002106:	d101      	bne.n	800210c <__sfputs_r+0x12>
 8002108:	2000      	movs	r0, #0
 800210a:	e007      	b.n	800211c <__sfputs_r+0x22>
 800210c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002110:	463a      	mov	r2, r7
 8002112:	4630      	mov	r0, r6
 8002114:	f7ff ffda 	bl	80020cc <__sfputc_r>
 8002118:	1c43      	adds	r3, r0, #1
 800211a:	d1f3      	bne.n	8002104 <__sfputs_r+0xa>
 800211c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002120 <_vfiprintf_r>:
 8002120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002124:	460d      	mov	r5, r1
 8002126:	b09d      	sub	sp, #116	; 0x74
 8002128:	4614      	mov	r4, r2
 800212a:	4698      	mov	r8, r3
 800212c:	4606      	mov	r6, r0
 800212e:	b118      	cbz	r0, 8002138 <_vfiprintf_r+0x18>
 8002130:	6983      	ldr	r3, [r0, #24]
 8002132:	b90b      	cbnz	r3, 8002138 <_vfiprintf_r+0x18>
 8002134:	f001 fe50 	bl	8003dd8 <__sinit>
 8002138:	4b89      	ldr	r3, [pc, #548]	; (8002360 <_vfiprintf_r+0x240>)
 800213a:	429d      	cmp	r5, r3
 800213c:	d11b      	bne.n	8002176 <_vfiprintf_r+0x56>
 800213e:	6875      	ldr	r5, [r6, #4]
 8002140:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002142:	07d9      	lsls	r1, r3, #31
 8002144:	d405      	bmi.n	8002152 <_vfiprintf_r+0x32>
 8002146:	89ab      	ldrh	r3, [r5, #12]
 8002148:	059a      	lsls	r2, r3, #22
 800214a:	d402      	bmi.n	8002152 <_vfiprintf_r+0x32>
 800214c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800214e:	f001 fee6 	bl	8003f1e <__retarget_lock_acquire_recursive>
 8002152:	89ab      	ldrh	r3, [r5, #12]
 8002154:	071b      	lsls	r3, r3, #28
 8002156:	d501      	bpl.n	800215c <_vfiprintf_r+0x3c>
 8002158:	692b      	ldr	r3, [r5, #16]
 800215a:	b9eb      	cbnz	r3, 8002198 <_vfiprintf_r+0x78>
 800215c:	4629      	mov	r1, r5
 800215e:	4630      	mov	r0, r6
 8002160:	f000 fe20 	bl	8002da4 <__swsetup_r>
 8002164:	b1c0      	cbz	r0, 8002198 <_vfiprintf_r+0x78>
 8002166:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002168:	07dc      	lsls	r4, r3, #31
 800216a:	d50e      	bpl.n	800218a <_vfiprintf_r+0x6a>
 800216c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002170:	b01d      	add	sp, #116	; 0x74
 8002172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002176:	4b7b      	ldr	r3, [pc, #492]	; (8002364 <_vfiprintf_r+0x244>)
 8002178:	429d      	cmp	r5, r3
 800217a:	d101      	bne.n	8002180 <_vfiprintf_r+0x60>
 800217c:	68b5      	ldr	r5, [r6, #8]
 800217e:	e7df      	b.n	8002140 <_vfiprintf_r+0x20>
 8002180:	4b79      	ldr	r3, [pc, #484]	; (8002368 <_vfiprintf_r+0x248>)
 8002182:	429d      	cmp	r5, r3
 8002184:	bf08      	it	eq
 8002186:	68f5      	ldreq	r5, [r6, #12]
 8002188:	e7da      	b.n	8002140 <_vfiprintf_r+0x20>
 800218a:	89ab      	ldrh	r3, [r5, #12]
 800218c:	0598      	lsls	r0, r3, #22
 800218e:	d4ed      	bmi.n	800216c <_vfiprintf_r+0x4c>
 8002190:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002192:	f001 fec5 	bl	8003f20 <__retarget_lock_release_recursive>
 8002196:	e7e9      	b.n	800216c <_vfiprintf_r+0x4c>
 8002198:	2300      	movs	r3, #0
 800219a:	9309      	str	r3, [sp, #36]	; 0x24
 800219c:	2320      	movs	r3, #32
 800219e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80021a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80021a6:	2330      	movs	r3, #48	; 0x30
 80021a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800236c <_vfiprintf_r+0x24c>
 80021ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80021b0:	f04f 0901 	mov.w	r9, #1
 80021b4:	4623      	mov	r3, r4
 80021b6:	469a      	mov	sl, r3
 80021b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80021bc:	b10a      	cbz	r2, 80021c2 <_vfiprintf_r+0xa2>
 80021be:	2a25      	cmp	r2, #37	; 0x25
 80021c0:	d1f9      	bne.n	80021b6 <_vfiprintf_r+0x96>
 80021c2:	ebba 0b04 	subs.w	fp, sl, r4
 80021c6:	d00b      	beq.n	80021e0 <_vfiprintf_r+0xc0>
 80021c8:	465b      	mov	r3, fp
 80021ca:	4622      	mov	r2, r4
 80021cc:	4629      	mov	r1, r5
 80021ce:	4630      	mov	r0, r6
 80021d0:	f7ff ff93 	bl	80020fa <__sfputs_r>
 80021d4:	3001      	adds	r0, #1
 80021d6:	f000 80aa 	beq.w	800232e <_vfiprintf_r+0x20e>
 80021da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80021dc:	445a      	add	r2, fp
 80021de:	9209      	str	r2, [sp, #36]	; 0x24
 80021e0:	f89a 3000 	ldrb.w	r3, [sl]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80a2 	beq.w	800232e <_vfiprintf_r+0x20e>
 80021ea:	2300      	movs	r3, #0
 80021ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80021f4:	f10a 0a01 	add.w	sl, sl, #1
 80021f8:	9304      	str	r3, [sp, #16]
 80021fa:	9307      	str	r3, [sp, #28]
 80021fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002200:	931a      	str	r3, [sp, #104]	; 0x68
 8002202:	4654      	mov	r4, sl
 8002204:	2205      	movs	r2, #5
 8002206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800220a:	4858      	ldr	r0, [pc, #352]	; (800236c <_vfiprintf_r+0x24c>)
 800220c:	f7fd fff0 	bl	80001f0 <memchr>
 8002210:	9a04      	ldr	r2, [sp, #16]
 8002212:	b9d8      	cbnz	r0, 800224c <_vfiprintf_r+0x12c>
 8002214:	06d1      	lsls	r1, r2, #27
 8002216:	bf44      	itt	mi
 8002218:	2320      	movmi	r3, #32
 800221a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800221e:	0713      	lsls	r3, r2, #28
 8002220:	bf44      	itt	mi
 8002222:	232b      	movmi	r3, #43	; 0x2b
 8002224:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002228:	f89a 3000 	ldrb.w	r3, [sl]
 800222c:	2b2a      	cmp	r3, #42	; 0x2a
 800222e:	d015      	beq.n	800225c <_vfiprintf_r+0x13c>
 8002230:	9a07      	ldr	r2, [sp, #28]
 8002232:	4654      	mov	r4, sl
 8002234:	2000      	movs	r0, #0
 8002236:	f04f 0c0a 	mov.w	ip, #10
 800223a:	4621      	mov	r1, r4
 800223c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002240:	3b30      	subs	r3, #48	; 0x30
 8002242:	2b09      	cmp	r3, #9
 8002244:	d94e      	bls.n	80022e4 <_vfiprintf_r+0x1c4>
 8002246:	b1b0      	cbz	r0, 8002276 <_vfiprintf_r+0x156>
 8002248:	9207      	str	r2, [sp, #28]
 800224a:	e014      	b.n	8002276 <_vfiprintf_r+0x156>
 800224c:	eba0 0308 	sub.w	r3, r0, r8
 8002250:	fa09 f303 	lsl.w	r3, r9, r3
 8002254:	4313      	orrs	r3, r2
 8002256:	9304      	str	r3, [sp, #16]
 8002258:	46a2      	mov	sl, r4
 800225a:	e7d2      	b.n	8002202 <_vfiprintf_r+0xe2>
 800225c:	9b03      	ldr	r3, [sp, #12]
 800225e:	1d19      	adds	r1, r3, #4
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	9103      	str	r1, [sp, #12]
 8002264:	2b00      	cmp	r3, #0
 8002266:	bfbb      	ittet	lt
 8002268:	425b      	neglt	r3, r3
 800226a:	f042 0202 	orrlt.w	r2, r2, #2
 800226e:	9307      	strge	r3, [sp, #28]
 8002270:	9307      	strlt	r3, [sp, #28]
 8002272:	bfb8      	it	lt
 8002274:	9204      	strlt	r2, [sp, #16]
 8002276:	7823      	ldrb	r3, [r4, #0]
 8002278:	2b2e      	cmp	r3, #46	; 0x2e
 800227a:	d10c      	bne.n	8002296 <_vfiprintf_r+0x176>
 800227c:	7863      	ldrb	r3, [r4, #1]
 800227e:	2b2a      	cmp	r3, #42	; 0x2a
 8002280:	d135      	bne.n	80022ee <_vfiprintf_r+0x1ce>
 8002282:	9b03      	ldr	r3, [sp, #12]
 8002284:	1d1a      	adds	r2, r3, #4
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	9203      	str	r2, [sp, #12]
 800228a:	2b00      	cmp	r3, #0
 800228c:	bfb8      	it	lt
 800228e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002292:	3402      	adds	r4, #2
 8002294:	9305      	str	r3, [sp, #20]
 8002296:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800237c <_vfiprintf_r+0x25c>
 800229a:	7821      	ldrb	r1, [r4, #0]
 800229c:	2203      	movs	r2, #3
 800229e:	4650      	mov	r0, sl
 80022a0:	f7fd ffa6 	bl	80001f0 <memchr>
 80022a4:	b140      	cbz	r0, 80022b8 <_vfiprintf_r+0x198>
 80022a6:	2340      	movs	r3, #64	; 0x40
 80022a8:	eba0 000a 	sub.w	r0, r0, sl
 80022ac:	fa03 f000 	lsl.w	r0, r3, r0
 80022b0:	9b04      	ldr	r3, [sp, #16]
 80022b2:	4303      	orrs	r3, r0
 80022b4:	3401      	adds	r4, #1
 80022b6:	9304      	str	r3, [sp, #16]
 80022b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022bc:	482c      	ldr	r0, [pc, #176]	; (8002370 <_vfiprintf_r+0x250>)
 80022be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80022c2:	2206      	movs	r2, #6
 80022c4:	f7fd ff94 	bl	80001f0 <memchr>
 80022c8:	2800      	cmp	r0, #0
 80022ca:	d03f      	beq.n	800234c <_vfiprintf_r+0x22c>
 80022cc:	4b29      	ldr	r3, [pc, #164]	; (8002374 <_vfiprintf_r+0x254>)
 80022ce:	bb1b      	cbnz	r3, 8002318 <_vfiprintf_r+0x1f8>
 80022d0:	9b03      	ldr	r3, [sp, #12]
 80022d2:	3307      	adds	r3, #7
 80022d4:	f023 0307 	bic.w	r3, r3, #7
 80022d8:	3308      	adds	r3, #8
 80022da:	9303      	str	r3, [sp, #12]
 80022dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022de:	443b      	add	r3, r7
 80022e0:	9309      	str	r3, [sp, #36]	; 0x24
 80022e2:	e767      	b.n	80021b4 <_vfiprintf_r+0x94>
 80022e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80022e8:	460c      	mov	r4, r1
 80022ea:	2001      	movs	r0, #1
 80022ec:	e7a5      	b.n	800223a <_vfiprintf_r+0x11a>
 80022ee:	2300      	movs	r3, #0
 80022f0:	3401      	adds	r4, #1
 80022f2:	9305      	str	r3, [sp, #20]
 80022f4:	4619      	mov	r1, r3
 80022f6:	f04f 0c0a 	mov.w	ip, #10
 80022fa:	4620      	mov	r0, r4
 80022fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002300:	3a30      	subs	r2, #48	; 0x30
 8002302:	2a09      	cmp	r2, #9
 8002304:	d903      	bls.n	800230e <_vfiprintf_r+0x1ee>
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0c5      	beq.n	8002296 <_vfiprintf_r+0x176>
 800230a:	9105      	str	r1, [sp, #20]
 800230c:	e7c3      	b.n	8002296 <_vfiprintf_r+0x176>
 800230e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002312:	4604      	mov	r4, r0
 8002314:	2301      	movs	r3, #1
 8002316:	e7f0      	b.n	80022fa <_vfiprintf_r+0x1da>
 8002318:	ab03      	add	r3, sp, #12
 800231a:	9300      	str	r3, [sp, #0]
 800231c:	462a      	mov	r2, r5
 800231e:	4b16      	ldr	r3, [pc, #88]	; (8002378 <_vfiprintf_r+0x258>)
 8002320:	a904      	add	r1, sp, #16
 8002322:	4630      	mov	r0, r6
 8002324:	f000 f8cc 	bl	80024c0 <_printf_float>
 8002328:	4607      	mov	r7, r0
 800232a:	1c78      	adds	r0, r7, #1
 800232c:	d1d6      	bne.n	80022dc <_vfiprintf_r+0x1bc>
 800232e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002330:	07d9      	lsls	r1, r3, #31
 8002332:	d405      	bmi.n	8002340 <_vfiprintf_r+0x220>
 8002334:	89ab      	ldrh	r3, [r5, #12]
 8002336:	059a      	lsls	r2, r3, #22
 8002338:	d402      	bmi.n	8002340 <_vfiprintf_r+0x220>
 800233a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800233c:	f001 fdf0 	bl	8003f20 <__retarget_lock_release_recursive>
 8002340:	89ab      	ldrh	r3, [r5, #12]
 8002342:	065b      	lsls	r3, r3, #25
 8002344:	f53f af12 	bmi.w	800216c <_vfiprintf_r+0x4c>
 8002348:	9809      	ldr	r0, [sp, #36]	; 0x24
 800234a:	e711      	b.n	8002170 <_vfiprintf_r+0x50>
 800234c:	ab03      	add	r3, sp, #12
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	462a      	mov	r2, r5
 8002352:	4b09      	ldr	r3, [pc, #36]	; (8002378 <_vfiprintf_r+0x258>)
 8002354:	a904      	add	r1, sp, #16
 8002356:	4630      	mov	r0, r6
 8002358:	f000 fb56 	bl	8002a08 <_printf_i>
 800235c:	e7e4      	b.n	8002328 <_vfiprintf_r+0x208>
 800235e:	bf00      	nop
 8002360:	08004c44 	.word	0x08004c44
 8002364:	08004c64 	.word	0x08004c64
 8002368:	08004c24 	.word	0x08004c24
 800236c:	08004b4c 	.word	0x08004b4c
 8002370:	08004b56 	.word	0x08004b56
 8002374:	080024c1 	.word	0x080024c1
 8002378:	080020fb 	.word	0x080020fb
 800237c:	08004b52 	.word	0x08004b52

08002380 <__cvt>:
 8002380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002384:	ec55 4b10 	vmov	r4, r5, d0
 8002388:	2d00      	cmp	r5, #0
 800238a:	460e      	mov	r6, r1
 800238c:	4619      	mov	r1, r3
 800238e:	462b      	mov	r3, r5
 8002390:	bfbb      	ittet	lt
 8002392:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002396:	461d      	movlt	r5, r3
 8002398:	2300      	movge	r3, #0
 800239a:	232d      	movlt	r3, #45	; 0x2d
 800239c:	700b      	strb	r3, [r1, #0]
 800239e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80023a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80023a4:	4691      	mov	r9, r2
 80023a6:	f023 0820 	bic.w	r8, r3, #32
 80023aa:	bfbc      	itt	lt
 80023ac:	4622      	movlt	r2, r4
 80023ae:	4614      	movlt	r4, r2
 80023b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80023b4:	d005      	beq.n	80023c2 <__cvt+0x42>
 80023b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80023ba:	d100      	bne.n	80023be <__cvt+0x3e>
 80023bc:	3601      	adds	r6, #1
 80023be:	2102      	movs	r1, #2
 80023c0:	e000      	b.n	80023c4 <__cvt+0x44>
 80023c2:	2103      	movs	r1, #3
 80023c4:	ab03      	add	r3, sp, #12
 80023c6:	9301      	str	r3, [sp, #4]
 80023c8:	ab02      	add	r3, sp, #8
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	ec45 4b10 	vmov	d0, r4, r5
 80023d0:	4653      	mov	r3, sl
 80023d2:	4632      	mov	r2, r6
 80023d4:	f000 fdf8 	bl	8002fc8 <_dtoa_r>
 80023d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80023dc:	4607      	mov	r7, r0
 80023de:	d102      	bne.n	80023e6 <__cvt+0x66>
 80023e0:	f019 0f01 	tst.w	r9, #1
 80023e4:	d022      	beq.n	800242c <__cvt+0xac>
 80023e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80023ea:	eb07 0906 	add.w	r9, r7, r6
 80023ee:	d110      	bne.n	8002412 <__cvt+0x92>
 80023f0:	783b      	ldrb	r3, [r7, #0]
 80023f2:	2b30      	cmp	r3, #48	; 0x30
 80023f4:	d10a      	bne.n	800240c <__cvt+0x8c>
 80023f6:	2200      	movs	r2, #0
 80023f8:	2300      	movs	r3, #0
 80023fa:	4620      	mov	r0, r4
 80023fc:	4629      	mov	r1, r5
 80023fe:	f7fe fb6b 	bl	8000ad8 <__aeabi_dcmpeq>
 8002402:	b918      	cbnz	r0, 800240c <__cvt+0x8c>
 8002404:	f1c6 0601 	rsb	r6, r6, #1
 8002408:	f8ca 6000 	str.w	r6, [sl]
 800240c:	f8da 3000 	ldr.w	r3, [sl]
 8002410:	4499      	add	r9, r3
 8002412:	2200      	movs	r2, #0
 8002414:	2300      	movs	r3, #0
 8002416:	4620      	mov	r0, r4
 8002418:	4629      	mov	r1, r5
 800241a:	f7fe fb5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800241e:	b108      	cbz	r0, 8002424 <__cvt+0xa4>
 8002420:	f8cd 900c 	str.w	r9, [sp, #12]
 8002424:	2230      	movs	r2, #48	; 0x30
 8002426:	9b03      	ldr	r3, [sp, #12]
 8002428:	454b      	cmp	r3, r9
 800242a:	d307      	bcc.n	800243c <__cvt+0xbc>
 800242c:	9b03      	ldr	r3, [sp, #12]
 800242e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002430:	1bdb      	subs	r3, r3, r7
 8002432:	4638      	mov	r0, r7
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	b004      	add	sp, #16
 8002438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800243c:	1c59      	adds	r1, r3, #1
 800243e:	9103      	str	r1, [sp, #12]
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	e7f0      	b.n	8002426 <__cvt+0xa6>

08002444 <__exponent>:
 8002444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002446:	4603      	mov	r3, r0
 8002448:	2900      	cmp	r1, #0
 800244a:	bfb8      	it	lt
 800244c:	4249      	neglt	r1, r1
 800244e:	f803 2b02 	strb.w	r2, [r3], #2
 8002452:	bfb4      	ite	lt
 8002454:	222d      	movlt	r2, #45	; 0x2d
 8002456:	222b      	movge	r2, #43	; 0x2b
 8002458:	2909      	cmp	r1, #9
 800245a:	7042      	strb	r2, [r0, #1]
 800245c:	dd2a      	ble.n	80024b4 <__exponent+0x70>
 800245e:	f10d 0407 	add.w	r4, sp, #7
 8002462:	46a4      	mov	ip, r4
 8002464:	270a      	movs	r7, #10
 8002466:	46a6      	mov	lr, r4
 8002468:	460a      	mov	r2, r1
 800246a:	fb91 f6f7 	sdiv	r6, r1, r7
 800246e:	fb07 1516 	mls	r5, r7, r6, r1
 8002472:	3530      	adds	r5, #48	; 0x30
 8002474:	2a63      	cmp	r2, #99	; 0x63
 8002476:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800247a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800247e:	4631      	mov	r1, r6
 8002480:	dcf1      	bgt.n	8002466 <__exponent+0x22>
 8002482:	3130      	adds	r1, #48	; 0x30
 8002484:	f1ae 0502 	sub.w	r5, lr, #2
 8002488:	f804 1c01 	strb.w	r1, [r4, #-1]
 800248c:	1c44      	adds	r4, r0, #1
 800248e:	4629      	mov	r1, r5
 8002490:	4561      	cmp	r1, ip
 8002492:	d30a      	bcc.n	80024aa <__exponent+0x66>
 8002494:	f10d 0209 	add.w	r2, sp, #9
 8002498:	eba2 020e 	sub.w	r2, r2, lr
 800249c:	4565      	cmp	r5, ip
 800249e:	bf88      	it	hi
 80024a0:	2200      	movhi	r2, #0
 80024a2:	4413      	add	r3, r2
 80024a4:	1a18      	subs	r0, r3, r0
 80024a6:	b003      	add	sp, #12
 80024a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80024ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 80024b2:	e7ed      	b.n	8002490 <__exponent+0x4c>
 80024b4:	2330      	movs	r3, #48	; 0x30
 80024b6:	3130      	adds	r1, #48	; 0x30
 80024b8:	7083      	strb	r3, [r0, #2]
 80024ba:	70c1      	strb	r1, [r0, #3]
 80024bc:	1d03      	adds	r3, r0, #4
 80024be:	e7f1      	b.n	80024a4 <__exponent+0x60>

080024c0 <_printf_float>:
 80024c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024c4:	ed2d 8b02 	vpush	{d8}
 80024c8:	b08d      	sub	sp, #52	; 0x34
 80024ca:	460c      	mov	r4, r1
 80024cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80024d0:	4616      	mov	r6, r2
 80024d2:	461f      	mov	r7, r3
 80024d4:	4605      	mov	r5, r0
 80024d6:	f001 fd1d 	bl	8003f14 <_localeconv_r>
 80024da:	f8d0 a000 	ldr.w	sl, [r0]
 80024de:	4650      	mov	r0, sl
 80024e0:	f7fd fe7e 	bl	80001e0 <strlen>
 80024e4:	2300      	movs	r3, #0
 80024e6:	930a      	str	r3, [sp, #40]	; 0x28
 80024e8:	6823      	ldr	r3, [r4, #0]
 80024ea:	9305      	str	r3, [sp, #20]
 80024ec:	f8d8 3000 	ldr.w	r3, [r8]
 80024f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80024f4:	3307      	adds	r3, #7
 80024f6:	f023 0307 	bic.w	r3, r3, #7
 80024fa:	f103 0208 	add.w	r2, r3, #8
 80024fe:	f8c8 2000 	str.w	r2, [r8]
 8002502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002506:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800250a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800250e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002512:	9307      	str	r3, [sp, #28]
 8002514:	f8cd 8018 	str.w	r8, [sp, #24]
 8002518:	ee08 0a10 	vmov	s16, r0
 800251c:	4b9f      	ldr	r3, [pc, #636]	; (800279c <_printf_float+0x2dc>)
 800251e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002522:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002526:	f7fe fb09 	bl	8000b3c <__aeabi_dcmpun>
 800252a:	bb88      	cbnz	r0, 8002590 <_printf_float+0xd0>
 800252c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002530:	4b9a      	ldr	r3, [pc, #616]	; (800279c <_printf_float+0x2dc>)
 8002532:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002536:	f7fe fae3 	bl	8000b00 <__aeabi_dcmple>
 800253a:	bb48      	cbnz	r0, 8002590 <_printf_float+0xd0>
 800253c:	2200      	movs	r2, #0
 800253e:	2300      	movs	r3, #0
 8002540:	4640      	mov	r0, r8
 8002542:	4649      	mov	r1, r9
 8002544:	f7fe fad2 	bl	8000aec <__aeabi_dcmplt>
 8002548:	b110      	cbz	r0, 8002550 <_printf_float+0x90>
 800254a:	232d      	movs	r3, #45	; 0x2d
 800254c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002550:	4b93      	ldr	r3, [pc, #588]	; (80027a0 <_printf_float+0x2e0>)
 8002552:	4894      	ldr	r0, [pc, #592]	; (80027a4 <_printf_float+0x2e4>)
 8002554:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002558:	bf94      	ite	ls
 800255a:	4698      	movls	r8, r3
 800255c:	4680      	movhi	r8, r0
 800255e:	2303      	movs	r3, #3
 8002560:	6123      	str	r3, [r4, #16]
 8002562:	9b05      	ldr	r3, [sp, #20]
 8002564:	f023 0204 	bic.w	r2, r3, #4
 8002568:	6022      	str	r2, [r4, #0]
 800256a:	f04f 0900 	mov.w	r9, #0
 800256e:	9700      	str	r7, [sp, #0]
 8002570:	4633      	mov	r3, r6
 8002572:	aa0b      	add	r2, sp, #44	; 0x2c
 8002574:	4621      	mov	r1, r4
 8002576:	4628      	mov	r0, r5
 8002578:	f000 f9d8 	bl	800292c <_printf_common>
 800257c:	3001      	adds	r0, #1
 800257e:	f040 8090 	bne.w	80026a2 <_printf_float+0x1e2>
 8002582:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002586:	b00d      	add	sp, #52	; 0x34
 8002588:	ecbd 8b02 	vpop	{d8}
 800258c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002590:	4642      	mov	r2, r8
 8002592:	464b      	mov	r3, r9
 8002594:	4640      	mov	r0, r8
 8002596:	4649      	mov	r1, r9
 8002598:	f7fe fad0 	bl	8000b3c <__aeabi_dcmpun>
 800259c:	b140      	cbz	r0, 80025b0 <_printf_float+0xf0>
 800259e:	464b      	mov	r3, r9
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	bfbc      	itt	lt
 80025a4:	232d      	movlt	r3, #45	; 0x2d
 80025a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80025aa:	487f      	ldr	r0, [pc, #508]	; (80027a8 <_printf_float+0x2e8>)
 80025ac:	4b7f      	ldr	r3, [pc, #508]	; (80027ac <_printf_float+0x2ec>)
 80025ae:	e7d1      	b.n	8002554 <_printf_float+0x94>
 80025b0:	6863      	ldr	r3, [r4, #4]
 80025b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80025b6:	9206      	str	r2, [sp, #24]
 80025b8:	1c5a      	adds	r2, r3, #1
 80025ba:	d13f      	bne.n	800263c <_printf_float+0x17c>
 80025bc:	2306      	movs	r3, #6
 80025be:	6063      	str	r3, [r4, #4]
 80025c0:	9b05      	ldr	r3, [sp, #20]
 80025c2:	6861      	ldr	r1, [r4, #4]
 80025c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80025c8:	2300      	movs	r3, #0
 80025ca:	9303      	str	r3, [sp, #12]
 80025cc:	ab0a      	add	r3, sp, #40	; 0x28
 80025ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80025d2:	ab09      	add	r3, sp, #36	; 0x24
 80025d4:	ec49 8b10 	vmov	d0, r8, r9
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	6022      	str	r2, [r4, #0]
 80025dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80025e0:	4628      	mov	r0, r5
 80025e2:	f7ff fecd 	bl	8002380 <__cvt>
 80025e6:	9b06      	ldr	r3, [sp, #24]
 80025e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80025ea:	2b47      	cmp	r3, #71	; 0x47
 80025ec:	4680      	mov	r8, r0
 80025ee:	d108      	bne.n	8002602 <_printf_float+0x142>
 80025f0:	1cc8      	adds	r0, r1, #3
 80025f2:	db02      	blt.n	80025fa <_printf_float+0x13a>
 80025f4:	6863      	ldr	r3, [r4, #4]
 80025f6:	4299      	cmp	r1, r3
 80025f8:	dd41      	ble.n	800267e <_printf_float+0x1be>
 80025fa:	f1ab 0b02 	sub.w	fp, fp, #2
 80025fe:	fa5f fb8b 	uxtb.w	fp, fp
 8002602:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002606:	d820      	bhi.n	800264a <_printf_float+0x18a>
 8002608:	3901      	subs	r1, #1
 800260a:	465a      	mov	r2, fp
 800260c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002610:	9109      	str	r1, [sp, #36]	; 0x24
 8002612:	f7ff ff17 	bl	8002444 <__exponent>
 8002616:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002618:	1813      	adds	r3, r2, r0
 800261a:	2a01      	cmp	r2, #1
 800261c:	4681      	mov	r9, r0
 800261e:	6123      	str	r3, [r4, #16]
 8002620:	dc02      	bgt.n	8002628 <_printf_float+0x168>
 8002622:	6822      	ldr	r2, [r4, #0]
 8002624:	07d2      	lsls	r2, r2, #31
 8002626:	d501      	bpl.n	800262c <_printf_float+0x16c>
 8002628:	3301      	adds	r3, #1
 800262a:	6123      	str	r3, [r4, #16]
 800262c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002630:	2b00      	cmp	r3, #0
 8002632:	d09c      	beq.n	800256e <_printf_float+0xae>
 8002634:	232d      	movs	r3, #45	; 0x2d
 8002636:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800263a:	e798      	b.n	800256e <_printf_float+0xae>
 800263c:	9a06      	ldr	r2, [sp, #24]
 800263e:	2a47      	cmp	r2, #71	; 0x47
 8002640:	d1be      	bne.n	80025c0 <_printf_float+0x100>
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1bc      	bne.n	80025c0 <_printf_float+0x100>
 8002646:	2301      	movs	r3, #1
 8002648:	e7b9      	b.n	80025be <_printf_float+0xfe>
 800264a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800264e:	d118      	bne.n	8002682 <_printf_float+0x1c2>
 8002650:	2900      	cmp	r1, #0
 8002652:	6863      	ldr	r3, [r4, #4]
 8002654:	dd0b      	ble.n	800266e <_printf_float+0x1ae>
 8002656:	6121      	str	r1, [r4, #16]
 8002658:	b913      	cbnz	r3, 8002660 <_printf_float+0x1a0>
 800265a:	6822      	ldr	r2, [r4, #0]
 800265c:	07d0      	lsls	r0, r2, #31
 800265e:	d502      	bpl.n	8002666 <_printf_float+0x1a6>
 8002660:	3301      	adds	r3, #1
 8002662:	440b      	add	r3, r1
 8002664:	6123      	str	r3, [r4, #16]
 8002666:	65a1      	str	r1, [r4, #88]	; 0x58
 8002668:	f04f 0900 	mov.w	r9, #0
 800266c:	e7de      	b.n	800262c <_printf_float+0x16c>
 800266e:	b913      	cbnz	r3, 8002676 <_printf_float+0x1b6>
 8002670:	6822      	ldr	r2, [r4, #0]
 8002672:	07d2      	lsls	r2, r2, #31
 8002674:	d501      	bpl.n	800267a <_printf_float+0x1ba>
 8002676:	3302      	adds	r3, #2
 8002678:	e7f4      	b.n	8002664 <_printf_float+0x1a4>
 800267a:	2301      	movs	r3, #1
 800267c:	e7f2      	b.n	8002664 <_printf_float+0x1a4>
 800267e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002684:	4299      	cmp	r1, r3
 8002686:	db05      	blt.n	8002694 <_printf_float+0x1d4>
 8002688:	6823      	ldr	r3, [r4, #0]
 800268a:	6121      	str	r1, [r4, #16]
 800268c:	07d8      	lsls	r0, r3, #31
 800268e:	d5ea      	bpl.n	8002666 <_printf_float+0x1a6>
 8002690:	1c4b      	adds	r3, r1, #1
 8002692:	e7e7      	b.n	8002664 <_printf_float+0x1a4>
 8002694:	2900      	cmp	r1, #0
 8002696:	bfd4      	ite	le
 8002698:	f1c1 0202 	rsble	r2, r1, #2
 800269c:	2201      	movgt	r2, #1
 800269e:	4413      	add	r3, r2
 80026a0:	e7e0      	b.n	8002664 <_printf_float+0x1a4>
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	055a      	lsls	r2, r3, #21
 80026a6:	d407      	bmi.n	80026b8 <_printf_float+0x1f8>
 80026a8:	6923      	ldr	r3, [r4, #16]
 80026aa:	4642      	mov	r2, r8
 80026ac:	4631      	mov	r1, r6
 80026ae:	4628      	mov	r0, r5
 80026b0:	47b8      	blx	r7
 80026b2:	3001      	adds	r0, #1
 80026b4:	d12c      	bne.n	8002710 <_printf_float+0x250>
 80026b6:	e764      	b.n	8002582 <_printf_float+0xc2>
 80026b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80026bc:	f240 80e0 	bls.w	8002880 <_printf_float+0x3c0>
 80026c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80026c4:	2200      	movs	r2, #0
 80026c6:	2300      	movs	r3, #0
 80026c8:	f7fe fa06 	bl	8000ad8 <__aeabi_dcmpeq>
 80026cc:	2800      	cmp	r0, #0
 80026ce:	d034      	beq.n	800273a <_printf_float+0x27a>
 80026d0:	4a37      	ldr	r2, [pc, #220]	; (80027b0 <_printf_float+0x2f0>)
 80026d2:	2301      	movs	r3, #1
 80026d4:	4631      	mov	r1, r6
 80026d6:	4628      	mov	r0, r5
 80026d8:	47b8      	blx	r7
 80026da:	3001      	adds	r0, #1
 80026dc:	f43f af51 	beq.w	8002582 <_printf_float+0xc2>
 80026e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80026e4:	429a      	cmp	r2, r3
 80026e6:	db02      	blt.n	80026ee <_printf_float+0x22e>
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	07d8      	lsls	r0, r3, #31
 80026ec:	d510      	bpl.n	8002710 <_printf_float+0x250>
 80026ee:	ee18 3a10 	vmov	r3, s16
 80026f2:	4652      	mov	r2, sl
 80026f4:	4631      	mov	r1, r6
 80026f6:	4628      	mov	r0, r5
 80026f8:	47b8      	blx	r7
 80026fa:	3001      	adds	r0, #1
 80026fc:	f43f af41 	beq.w	8002582 <_printf_float+0xc2>
 8002700:	f04f 0800 	mov.w	r8, #0
 8002704:	f104 091a 	add.w	r9, r4, #26
 8002708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800270a:	3b01      	subs	r3, #1
 800270c:	4543      	cmp	r3, r8
 800270e:	dc09      	bgt.n	8002724 <_printf_float+0x264>
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	079b      	lsls	r3, r3, #30
 8002714:	f100 8105 	bmi.w	8002922 <_printf_float+0x462>
 8002718:	68e0      	ldr	r0, [r4, #12]
 800271a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800271c:	4298      	cmp	r0, r3
 800271e:	bfb8      	it	lt
 8002720:	4618      	movlt	r0, r3
 8002722:	e730      	b.n	8002586 <_printf_float+0xc6>
 8002724:	2301      	movs	r3, #1
 8002726:	464a      	mov	r2, r9
 8002728:	4631      	mov	r1, r6
 800272a:	4628      	mov	r0, r5
 800272c:	47b8      	blx	r7
 800272e:	3001      	adds	r0, #1
 8002730:	f43f af27 	beq.w	8002582 <_printf_float+0xc2>
 8002734:	f108 0801 	add.w	r8, r8, #1
 8002738:	e7e6      	b.n	8002708 <_printf_float+0x248>
 800273a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800273c:	2b00      	cmp	r3, #0
 800273e:	dc39      	bgt.n	80027b4 <_printf_float+0x2f4>
 8002740:	4a1b      	ldr	r2, [pc, #108]	; (80027b0 <_printf_float+0x2f0>)
 8002742:	2301      	movs	r3, #1
 8002744:	4631      	mov	r1, r6
 8002746:	4628      	mov	r0, r5
 8002748:	47b8      	blx	r7
 800274a:	3001      	adds	r0, #1
 800274c:	f43f af19 	beq.w	8002582 <_printf_float+0xc2>
 8002750:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002754:	4313      	orrs	r3, r2
 8002756:	d102      	bne.n	800275e <_printf_float+0x29e>
 8002758:	6823      	ldr	r3, [r4, #0]
 800275a:	07d9      	lsls	r1, r3, #31
 800275c:	d5d8      	bpl.n	8002710 <_printf_float+0x250>
 800275e:	ee18 3a10 	vmov	r3, s16
 8002762:	4652      	mov	r2, sl
 8002764:	4631      	mov	r1, r6
 8002766:	4628      	mov	r0, r5
 8002768:	47b8      	blx	r7
 800276a:	3001      	adds	r0, #1
 800276c:	f43f af09 	beq.w	8002582 <_printf_float+0xc2>
 8002770:	f04f 0900 	mov.w	r9, #0
 8002774:	f104 0a1a 	add.w	sl, r4, #26
 8002778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800277a:	425b      	negs	r3, r3
 800277c:	454b      	cmp	r3, r9
 800277e:	dc01      	bgt.n	8002784 <_printf_float+0x2c4>
 8002780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002782:	e792      	b.n	80026aa <_printf_float+0x1ea>
 8002784:	2301      	movs	r3, #1
 8002786:	4652      	mov	r2, sl
 8002788:	4631      	mov	r1, r6
 800278a:	4628      	mov	r0, r5
 800278c:	47b8      	blx	r7
 800278e:	3001      	adds	r0, #1
 8002790:	f43f aef7 	beq.w	8002582 <_printf_float+0xc2>
 8002794:	f109 0901 	add.w	r9, r9, #1
 8002798:	e7ee      	b.n	8002778 <_printf_float+0x2b8>
 800279a:	bf00      	nop
 800279c:	7fefffff 	.word	0x7fefffff
 80027a0:	08004b5d 	.word	0x08004b5d
 80027a4:	08004b61 	.word	0x08004b61
 80027a8:	08004b69 	.word	0x08004b69
 80027ac:	08004b65 	.word	0x08004b65
 80027b0:	08004b6d 	.word	0x08004b6d
 80027b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80027b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80027b8:	429a      	cmp	r2, r3
 80027ba:	bfa8      	it	ge
 80027bc:	461a      	movge	r2, r3
 80027be:	2a00      	cmp	r2, #0
 80027c0:	4691      	mov	r9, r2
 80027c2:	dc37      	bgt.n	8002834 <_printf_float+0x374>
 80027c4:	f04f 0b00 	mov.w	fp, #0
 80027c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80027cc:	f104 021a 	add.w	r2, r4, #26
 80027d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80027d2:	9305      	str	r3, [sp, #20]
 80027d4:	eba3 0309 	sub.w	r3, r3, r9
 80027d8:	455b      	cmp	r3, fp
 80027da:	dc33      	bgt.n	8002844 <_printf_float+0x384>
 80027dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80027e0:	429a      	cmp	r2, r3
 80027e2:	db3b      	blt.n	800285c <_printf_float+0x39c>
 80027e4:	6823      	ldr	r3, [r4, #0]
 80027e6:	07da      	lsls	r2, r3, #31
 80027e8:	d438      	bmi.n	800285c <_printf_float+0x39c>
 80027ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027ec:	9a05      	ldr	r2, [sp, #20]
 80027ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80027f0:	1a9a      	subs	r2, r3, r2
 80027f2:	eba3 0901 	sub.w	r9, r3, r1
 80027f6:	4591      	cmp	r9, r2
 80027f8:	bfa8      	it	ge
 80027fa:	4691      	movge	r9, r2
 80027fc:	f1b9 0f00 	cmp.w	r9, #0
 8002800:	dc35      	bgt.n	800286e <_printf_float+0x3ae>
 8002802:	f04f 0800 	mov.w	r8, #0
 8002806:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800280a:	f104 0a1a 	add.w	sl, r4, #26
 800280e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002812:	1a9b      	subs	r3, r3, r2
 8002814:	eba3 0309 	sub.w	r3, r3, r9
 8002818:	4543      	cmp	r3, r8
 800281a:	f77f af79 	ble.w	8002710 <_printf_float+0x250>
 800281e:	2301      	movs	r3, #1
 8002820:	4652      	mov	r2, sl
 8002822:	4631      	mov	r1, r6
 8002824:	4628      	mov	r0, r5
 8002826:	47b8      	blx	r7
 8002828:	3001      	adds	r0, #1
 800282a:	f43f aeaa 	beq.w	8002582 <_printf_float+0xc2>
 800282e:	f108 0801 	add.w	r8, r8, #1
 8002832:	e7ec      	b.n	800280e <_printf_float+0x34e>
 8002834:	4613      	mov	r3, r2
 8002836:	4631      	mov	r1, r6
 8002838:	4642      	mov	r2, r8
 800283a:	4628      	mov	r0, r5
 800283c:	47b8      	blx	r7
 800283e:	3001      	adds	r0, #1
 8002840:	d1c0      	bne.n	80027c4 <_printf_float+0x304>
 8002842:	e69e      	b.n	8002582 <_printf_float+0xc2>
 8002844:	2301      	movs	r3, #1
 8002846:	4631      	mov	r1, r6
 8002848:	4628      	mov	r0, r5
 800284a:	9205      	str	r2, [sp, #20]
 800284c:	47b8      	blx	r7
 800284e:	3001      	adds	r0, #1
 8002850:	f43f ae97 	beq.w	8002582 <_printf_float+0xc2>
 8002854:	9a05      	ldr	r2, [sp, #20]
 8002856:	f10b 0b01 	add.w	fp, fp, #1
 800285a:	e7b9      	b.n	80027d0 <_printf_float+0x310>
 800285c:	ee18 3a10 	vmov	r3, s16
 8002860:	4652      	mov	r2, sl
 8002862:	4631      	mov	r1, r6
 8002864:	4628      	mov	r0, r5
 8002866:	47b8      	blx	r7
 8002868:	3001      	adds	r0, #1
 800286a:	d1be      	bne.n	80027ea <_printf_float+0x32a>
 800286c:	e689      	b.n	8002582 <_printf_float+0xc2>
 800286e:	9a05      	ldr	r2, [sp, #20]
 8002870:	464b      	mov	r3, r9
 8002872:	4442      	add	r2, r8
 8002874:	4631      	mov	r1, r6
 8002876:	4628      	mov	r0, r5
 8002878:	47b8      	blx	r7
 800287a:	3001      	adds	r0, #1
 800287c:	d1c1      	bne.n	8002802 <_printf_float+0x342>
 800287e:	e680      	b.n	8002582 <_printf_float+0xc2>
 8002880:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002882:	2a01      	cmp	r2, #1
 8002884:	dc01      	bgt.n	800288a <_printf_float+0x3ca>
 8002886:	07db      	lsls	r3, r3, #31
 8002888:	d538      	bpl.n	80028fc <_printf_float+0x43c>
 800288a:	2301      	movs	r3, #1
 800288c:	4642      	mov	r2, r8
 800288e:	4631      	mov	r1, r6
 8002890:	4628      	mov	r0, r5
 8002892:	47b8      	blx	r7
 8002894:	3001      	adds	r0, #1
 8002896:	f43f ae74 	beq.w	8002582 <_printf_float+0xc2>
 800289a:	ee18 3a10 	vmov	r3, s16
 800289e:	4652      	mov	r2, sl
 80028a0:	4631      	mov	r1, r6
 80028a2:	4628      	mov	r0, r5
 80028a4:	47b8      	blx	r7
 80028a6:	3001      	adds	r0, #1
 80028a8:	f43f ae6b 	beq.w	8002582 <_printf_float+0xc2>
 80028ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80028b0:	2200      	movs	r2, #0
 80028b2:	2300      	movs	r3, #0
 80028b4:	f7fe f910 	bl	8000ad8 <__aeabi_dcmpeq>
 80028b8:	b9d8      	cbnz	r0, 80028f2 <_printf_float+0x432>
 80028ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028bc:	f108 0201 	add.w	r2, r8, #1
 80028c0:	3b01      	subs	r3, #1
 80028c2:	4631      	mov	r1, r6
 80028c4:	4628      	mov	r0, r5
 80028c6:	47b8      	blx	r7
 80028c8:	3001      	adds	r0, #1
 80028ca:	d10e      	bne.n	80028ea <_printf_float+0x42a>
 80028cc:	e659      	b.n	8002582 <_printf_float+0xc2>
 80028ce:	2301      	movs	r3, #1
 80028d0:	4652      	mov	r2, sl
 80028d2:	4631      	mov	r1, r6
 80028d4:	4628      	mov	r0, r5
 80028d6:	47b8      	blx	r7
 80028d8:	3001      	adds	r0, #1
 80028da:	f43f ae52 	beq.w	8002582 <_printf_float+0xc2>
 80028de:	f108 0801 	add.w	r8, r8, #1
 80028e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028e4:	3b01      	subs	r3, #1
 80028e6:	4543      	cmp	r3, r8
 80028e8:	dcf1      	bgt.n	80028ce <_printf_float+0x40e>
 80028ea:	464b      	mov	r3, r9
 80028ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80028f0:	e6dc      	b.n	80026ac <_printf_float+0x1ec>
 80028f2:	f04f 0800 	mov.w	r8, #0
 80028f6:	f104 0a1a 	add.w	sl, r4, #26
 80028fa:	e7f2      	b.n	80028e2 <_printf_float+0x422>
 80028fc:	2301      	movs	r3, #1
 80028fe:	4642      	mov	r2, r8
 8002900:	e7df      	b.n	80028c2 <_printf_float+0x402>
 8002902:	2301      	movs	r3, #1
 8002904:	464a      	mov	r2, r9
 8002906:	4631      	mov	r1, r6
 8002908:	4628      	mov	r0, r5
 800290a:	47b8      	blx	r7
 800290c:	3001      	adds	r0, #1
 800290e:	f43f ae38 	beq.w	8002582 <_printf_float+0xc2>
 8002912:	f108 0801 	add.w	r8, r8, #1
 8002916:	68e3      	ldr	r3, [r4, #12]
 8002918:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800291a:	1a5b      	subs	r3, r3, r1
 800291c:	4543      	cmp	r3, r8
 800291e:	dcf0      	bgt.n	8002902 <_printf_float+0x442>
 8002920:	e6fa      	b.n	8002718 <_printf_float+0x258>
 8002922:	f04f 0800 	mov.w	r8, #0
 8002926:	f104 0919 	add.w	r9, r4, #25
 800292a:	e7f4      	b.n	8002916 <_printf_float+0x456>

0800292c <_printf_common>:
 800292c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002930:	4616      	mov	r6, r2
 8002932:	4699      	mov	r9, r3
 8002934:	688a      	ldr	r2, [r1, #8]
 8002936:	690b      	ldr	r3, [r1, #16]
 8002938:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800293c:	4293      	cmp	r3, r2
 800293e:	bfb8      	it	lt
 8002940:	4613      	movlt	r3, r2
 8002942:	6033      	str	r3, [r6, #0]
 8002944:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002948:	4607      	mov	r7, r0
 800294a:	460c      	mov	r4, r1
 800294c:	b10a      	cbz	r2, 8002952 <_printf_common+0x26>
 800294e:	3301      	adds	r3, #1
 8002950:	6033      	str	r3, [r6, #0]
 8002952:	6823      	ldr	r3, [r4, #0]
 8002954:	0699      	lsls	r1, r3, #26
 8002956:	bf42      	ittt	mi
 8002958:	6833      	ldrmi	r3, [r6, #0]
 800295a:	3302      	addmi	r3, #2
 800295c:	6033      	strmi	r3, [r6, #0]
 800295e:	6825      	ldr	r5, [r4, #0]
 8002960:	f015 0506 	ands.w	r5, r5, #6
 8002964:	d106      	bne.n	8002974 <_printf_common+0x48>
 8002966:	f104 0a19 	add.w	sl, r4, #25
 800296a:	68e3      	ldr	r3, [r4, #12]
 800296c:	6832      	ldr	r2, [r6, #0]
 800296e:	1a9b      	subs	r3, r3, r2
 8002970:	42ab      	cmp	r3, r5
 8002972:	dc26      	bgt.n	80029c2 <_printf_common+0x96>
 8002974:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002978:	1e13      	subs	r3, r2, #0
 800297a:	6822      	ldr	r2, [r4, #0]
 800297c:	bf18      	it	ne
 800297e:	2301      	movne	r3, #1
 8002980:	0692      	lsls	r2, r2, #26
 8002982:	d42b      	bmi.n	80029dc <_printf_common+0xb0>
 8002984:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002988:	4649      	mov	r1, r9
 800298a:	4638      	mov	r0, r7
 800298c:	47c0      	blx	r8
 800298e:	3001      	adds	r0, #1
 8002990:	d01e      	beq.n	80029d0 <_printf_common+0xa4>
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	68e5      	ldr	r5, [r4, #12]
 8002996:	6832      	ldr	r2, [r6, #0]
 8002998:	f003 0306 	and.w	r3, r3, #6
 800299c:	2b04      	cmp	r3, #4
 800299e:	bf08      	it	eq
 80029a0:	1aad      	subeq	r5, r5, r2
 80029a2:	68a3      	ldr	r3, [r4, #8]
 80029a4:	6922      	ldr	r2, [r4, #16]
 80029a6:	bf0c      	ite	eq
 80029a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029ac:	2500      	movne	r5, #0
 80029ae:	4293      	cmp	r3, r2
 80029b0:	bfc4      	itt	gt
 80029b2:	1a9b      	subgt	r3, r3, r2
 80029b4:	18ed      	addgt	r5, r5, r3
 80029b6:	2600      	movs	r6, #0
 80029b8:	341a      	adds	r4, #26
 80029ba:	42b5      	cmp	r5, r6
 80029bc:	d11a      	bne.n	80029f4 <_printf_common+0xc8>
 80029be:	2000      	movs	r0, #0
 80029c0:	e008      	b.n	80029d4 <_printf_common+0xa8>
 80029c2:	2301      	movs	r3, #1
 80029c4:	4652      	mov	r2, sl
 80029c6:	4649      	mov	r1, r9
 80029c8:	4638      	mov	r0, r7
 80029ca:	47c0      	blx	r8
 80029cc:	3001      	adds	r0, #1
 80029ce:	d103      	bne.n	80029d8 <_printf_common+0xac>
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029d8:	3501      	adds	r5, #1
 80029da:	e7c6      	b.n	800296a <_printf_common+0x3e>
 80029dc:	18e1      	adds	r1, r4, r3
 80029de:	1c5a      	adds	r2, r3, #1
 80029e0:	2030      	movs	r0, #48	; 0x30
 80029e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80029e6:	4422      	add	r2, r4
 80029e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80029ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80029f0:	3302      	adds	r3, #2
 80029f2:	e7c7      	b.n	8002984 <_printf_common+0x58>
 80029f4:	2301      	movs	r3, #1
 80029f6:	4622      	mov	r2, r4
 80029f8:	4649      	mov	r1, r9
 80029fa:	4638      	mov	r0, r7
 80029fc:	47c0      	blx	r8
 80029fe:	3001      	adds	r0, #1
 8002a00:	d0e6      	beq.n	80029d0 <_printf_common+0xa4>
 8002a02:	3601      	adds	r6, #1
 8002a04:	e7d9      	b.n	80029ba <_printf_common+0x8e>
	...

08002a08 <_printf_i>:
 8002a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a0c:	7e0f      	ldrb	r7, [r1, #24]
 8002a0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a10:	2f78      	cmp	r7, #120	; 0x78
 8002a12:	4691      	mov	r9, r2
 8002a14:	4680      	mov	r8, r0
 8002a16:	460c      	mov	r4, r1
 8002a18:	469a      	mov	sl, r3
 8002a1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a1e:	d807      	bhi.n	8002a30 <_printf_i+0x28>
 8002a20:	2f62      	cmp	r7, #98	; 0x62
 8002a22:	d80a      	bhi.n	8002a3a <_printf_i+0x32>
 8002a24:	2f00      	cmp	r7, #0
 8002a26:	f000 80d8 	beq.w	8002bda <_printf_i+0x1d2>
 8002a2a:	2f58      	cmp	r7, #88	; 0x58
 8002a2c:	f000 80a3 	beq.w	8002b76 <_printf_i+0x16e>
 8002a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002a38:	e03a      	b.n	8002ab0 <_printf_i+0xa8>
 8002a3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002a3e:	2b15      	cmp	r3, #21
 8002a40:	d8f6      	bhi.n	8002a30 <_printf_i+0x28>
 8002a42:	a101      	add	r1, pc, #4	; (adr r1, 8002a48 <_printf_i+0x40>)
 8002a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a48:	08002aa1 	.word	0x08002aa1
 8002a4c:	08002ab5 	.word	0x08002ab5
 8002a50:	08002a31 	.word	0x08002a31
 8002a54:	08002a31 	.word	0x08002a31
 8002a58:	08002a31 	.word	0x08002a31
 8002a5c:	08002a31 	.word	0x08002a31
 8002a60:	08002ab5 	.word	0x08002ab5
 8002a64:	08002a31 	.word	0x08002a31
 8002a68:	08002a31 	.word	0x08002a31
 8002a6c:	08002a31 	.word	0x08002a31
 8002a70:	08002a31 	.word	0x08002a31
 8002a74:	08002bc1 	.word	0x08002bc1
 8002a78:	08002ae5 	.word	0x08002ae5
 8002a7c:	08002ba3 	.word	0x08002ba3
 8002a80:	08002a31 	.word	0x08002a31
 8002a84:	08002a31 	.word	0x08002a31
 8002a88:	08002be3 	.word	0x08002be3
 8002a8c:	08002a31 	.word	0x08002a31
 8002a90:	08002ae5 	.word	0x08002ae5
 8002a94:	08002a31 	.word	0x08002a31
 8002a98:	08002a31 	.word	0x08002a31
 8002a9c:	08002bab 	.word	0x08002bab
 8002aa0:	682b      	ldr	r3, [r5, #0]
 8002aa2:	1d1a      	adds	r2, r3, #4
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	602a      	str	r2, [r5, #0]
 8002aa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002aac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e0a3      	b.n	8002bfc <_printf_i+0x1f4>
 8002ab4:	6820      	ldr	r0, [r4, #0]
 8002ab6:	6829      	ldr	r1, [r5, #0]
 8002ab8:	0606      	lsls	r6, r0, #24
 8002aba:	f101 0304 	add.w	r3, r1, #4
 8002abe:	d50a      	bpl.n	8002ad6 <_printf_i+0xce>
 8002ac0:	680e      	ldr	r6, [r1, #0]
 8002ac2:	602b      	str	r3, [r5, #0]
 8002ac4:	2e00      	cmp	r6, #0
 8002ac6:	da03      	bge.n	8002ad0 <_printf_i+0xc8>
 8002ac8:	232d      	movs	r3, #45	; 0x2d
 8002aca:	4276      	negs	r6, r6
 8002acc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ad0:	485e      	ldr	r0, [pc, #376]	; (8002c4c <_printf_i+0x244>)
 8002ad2:	230a      	movs	r3, #10
 8002ad4:	e019      	b.n	8002b0a <_printf_i+0x102>
 8002ad6:	680e      	ldr	r6, [r1, #0]
 8002ad8:	602b      	str	r3, [r5, #0]
 8002ada:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ade:	bf18      	it	ne
 8002ae0:	b236      	sxthne	r6, r6
 8002ae2:	e7ef      	b.n	8002ac4 <_printf_i+0xbc>
 8002ae4:	682b      	ldr	r3, [r5, #0]
 8002ae6:	6820      	ldr	r0, [r4, #0]
 8002ae8:	1d19      	adds	r1, r3, #4
 8002aea:	6029      	str	r1, [r5, #0]
 8002aec:	0601      	lsls	r1, r0, #24
 8002aee:	d501      	bpl.n	8002af4 <_printf_i+0xec>
 8002af0:	681e      	ldr	r6, [r3, #0]
 8002af2:	e002      	b.n	8002afa <_printf_i+0xf2>
 8002af4:	0646      	lsls	r6, r0, #25
 8002af6:	d5fb      	bpl.n	8002af0 <_printf_i+0xe8>
 8002af8:	881e      	ldrh	r6, [r3, #0]
 8002afa:	4854      	ldr	r0, [pc, #336]	; (8002c4c <_printf_i+0x244>)
 8002afc:	2f6f      	cmp	r7, #111	; 0x6f
 8002afe:	bf0c      	ite	eq
 8002b00:	2308      	moveq	r3, #8
 8002b02:	230a      	movne	r3, #10
 8002b04:	2100      	movs	r1, #0
 8002b06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b0a:	6865      	ldr	r5, [r4, #4]
 8002b0c:	60a5      	str	r5, [r4, #8]
 8002b0e:	2d00      	cmp	r5, #0
 8002b10:	bfa2      	ittt	ge
 8002b12:	6821      	ldrge	r1, [r4, #0]
 8002b14:	f021 0104 	bicge.w	r1, r1, #4
 8002b18:	6021      	strge	r1, [r4, #0]
 8002b1a:	b90e      	cbnz	r6, 8002b20 <_printf_i+0x118>
 8002b1c:	2d00      	cmp	r5, #0
 8002b1e:	d04d      	beq.n	8002bbc <_printf_i+0x1b4>
 8002b20:	4615      	mov	r5, r2
 8002b22:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b26:	fb03 6711 	mls	r7, r3, r1, r6
 8002b2a:	5dc7      	ldrb	r7, [r0, r7]
 8002b2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002b30:	4637      	mov	r7, r6
 8002b32:	42bb      	cmp	r3, r7
 8002b34:	460e      	mov	r6, r1
 8002b36:	d9f4      	bls.n	8002b22 <_printf_i+0x11a>
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d10b      	bne.n	8002b54 <_printf_i+0x14c>
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	07de      	lsls	r6, r3, #31
 8002b40:	d508      	bpl.n	8002b54 <_printf_i+0x14c>
 8002b42:	6923      	ldr	r3, [r4, #16]
 8002b44:	6861      	ldr	r1, [r4, #4]
 8002b46:	4299      	cmp	r1, r3
 8002b48:	bfde      	ittt	le
 8002b4a:	2330      	movle	r3, #48	; 0x30
 8002b4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b50:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002b54:	1b52      	subs	r2, r2, r5
 8002b56:	6122      	str	r2, [r4, #16]
 8002b58:	f8cd a000 	str.w	sl, [sp]
 8002b5c:	464b      	mov	r3, r9
 8002b5e:	aa03      	add	r2, sp, #12
 8002b60:	4621      	mov	r1, r4
 8002b62:	4640      	mov	r0, r8
 8002b64:	f7ff fee2 	bl	800292c <_printf_common>
 8002b68:	3001      	adds	r0, #1
 8002b6a:	d14c      	bne.n	8002c06 <_printf_i+0x1fe>
 8002b6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b70:	b004      	add	sp, #16
 8002b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b76:	4835      	ldr	r0, [pc, #212]	; (8002c4c <_printf_i+0x244>)
 8002b78:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002b7c:	6829      	ldr	r1, [r5, #0]
 8002b7e:	6823      	ldr	r3, [r4, #0]
 8002b80:	f851 6b04 	ldr.w	r6, [r1], #4
 8002b84:	6029      	str	r1, [r5, #0]
 8002b86:	061d      	lsls	r5, r3, #24
 8002b88:	d514      	bpl.n	8002bb4 <_printf_i+0x1ac>
 8002b8a:	07df      	lsls	r7, r3, #31
 8002b8c:	bf44      	itt	mi
 8002b8e:	f043 0320 	orrmi.w	r3, r3, #32
 8002b92:	6023      	strmi	r3, [r4, #0]
 8002b94:	b91e      	cbnz	r6, 8002b9e <_printf_i+0x196>
 8002b96:	6823      	ldr	r3, [r4, #0]
 8002b98:	f023 0320 	bic.w	r3, r3, #32
 8002b9c:	6023      	str	r3, [r4, #0]
 8002b9e:	2310      	movs	r3, #16
 8002ba0:	e7b0      	b.n	8002b04 <_printf_i+0xfc>
 8002ba2:	6823      	ldr	r3, [r4, #0]
 8002ba4:	f043 0320 	orr.w	r3, r3, #32
 8002ba8:	6023      	str	r3, [r4, #0]
 8002baa:	2378      	movs	r3, #120	; 0x78
 8002bac:	4828      	ldr	r0, [pc, #160]	; (8002c50 <_printf_i+0x248>)
 8002bae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002bb2:	e7e3      	b.n	8002b7c <_printf_i+0x174>
 8002bb4:	0659      	lsls	r1, r3, #25
 8002bb6:	bf48      	it	mi
 8002bb8:	b2b6      	uxthmi	r6, r6
 8002bba:	e7e6      	b.n	8002b8a <_printf_i+0x182>
 8002bbc:	4615      	mov	r5, r2
 8002bbe:	e7bb      	b.n	8002b38 <_printf_i+0x130>
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	6826      	ldr	r6, [r4, #0]
 8002bc4:	6961      	ldr	r1, [r4, #20]
 8002bc6:	1d18      	adds	r0, r3, #4
 8002bc8:	6028      	str	r0, [r5, #0]
 8002bca:	0635      	lsls	r5, r6, #24
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	d501      	bpl.n	8002bd4 <_printf_i+0x1cc>
 8002bd0:	6019      	str	r1, [r3, #0]
 8002bd2:	e002      	b.n	8002bda <_printf_i+0x1d2>
 8002bd4:	0670      	lsls	r0, r6, #25
 8002bd6:	d5fb      	bpl.n	8002bd0 <_printf_i+0x1c8>
 8002bd8:	8019      	strh	r1, [r3, #0]
 8002bda:	2300      	movs	r3, #0
 8002bdc:	6123      	str	r3, [r4, #16]
 8002bde:	4615      	mov	r5, r2
 8002be0:	e7ba      	b.n	8002b58 <_printf_i+0x150>
 8002be2:	682b      	ldr	r3, [r5, #0]
 8002be4:	1d1a      	adds	r2, r3, #4
 8002be6:	602a      	str	r2, [r5, #0]
 8002be8:	681d      	ldr	r5, [r3, #0]
 8002bea:	6862      	ldr	r2, [r4, #4]
 8002bec:	2100      	movs	r1, #0
 8002bee:	4628      	mov	r0, r5
 8002bf0:	f7fd fafe 	bl	80001f0 <memchr>
 8002bf4:	b108      	cbz	r0, 8002bfa <_printf_i+0x1f2>
 8002bf6:	1b40      	subs	r0, r0, r5
 8002bf8:	6060      	str	r0, [r4, #4]
 8002bfa:	6863      	ldr	r3, [r4, #4]
 8002bfc:	6123      	str	r3, [r4, #16]
 8002bfe:	2300      	movs	r3, #0
 8002c00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c04:	e7a8      	b.n	8002b58 <_printf_i+0x150>
 8002c06:	6923      	ldr	r3, [r4, #16]
 8002c08:	462a      	mov	r2, r5
 8002c0a:	4649      	mov	r1, r9
 8002c0c:	4640      	mov	r0, r8
 8002c0e:	47d0      	blx	sl
 8002c10:	3001      	adds	r0, #1
 8002c12:	d0ab      	beq.n	8002b6c <_printf_i+0x164>
 8002c14:	6823      	ldr	r3, [r4, #0]
 8002c16:	079b      	lsls	r3, r3, #30
 8002c18:	d413      	bmi.n	8002c42 <_printf_i+0x23a>
 8002c1a:	68e0      	ldr	r0, [r4, #12]
 8002c1c:	9b03      	ldr	r3, [sp, #12]
 8002c1e:	4298      	cmp	r0, r3
 8002c20:	bfb8      	it	lt
 8002c22:	4618      	movlt	r0, r3
 8002c24:	e7a4      	b.n	8002b70 <_printf_i+0x168>
 8002c26:	2301      	movs	r3, #1
 8002c28:	4632      	mov	r2, r6
 8002c2a:	4649      	mov	r1, r9
 8002c2c:	4640      	mov	r0, r8
 8002c2e:	47d0      	blx	sl
 8002c30:	3001      	adds	r0, #1
 8002c32:	d09b      	beq.n	8002b6c <_printf_i+0x164>
 8002c34:	3501      	adds	r5, #1
 8002c36:	68e3      	ldr	r3, [r4, #12]
 8002c38:	9903      	ldr	r1, [sp, #12]
 8002c3a:	1a5b      	subs	r3, r3, r1
 8002c3c:	42ab      	cmp	r3, r5
 8002c3e:	dcf2      	bgt.n	8002c26 <_printf_i+0x21e>
 8002c40:	e7eb      	b.n	8002c1a <_printf_i+0x212>
 8002c42:	2500      	movs	r5, #0
 8002c44:	f104 0619 	add.w	r6, r4, #25
 8002c48:	e7f5      	b.n	8002c36 <_printf_i+0x22e>
 8002c4a:	bf00      	nop
 8002c4c:	08004b6f 	.word	0x08004b6f
 8002c50:	08004b80 	.word	0x08004b80

08002c54 <__sread>:
 8002c54:	b510      	push	{r4, lr}
 8002c56:	460c      	mov	r4, r1
 8002c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c5c:	f001 fe6a 	bl	8004934 <_read_r>
 8002c60:	2800      	cmp	r0, #0
 8002c62:	bfab      	itete	ge
 8002c64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002c66:	89a3      	ldrhlt	r3, [r4, #12]
 8002c68:	181b      	addge	r3, r3, r0
 8002c6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002c6e:	bfac      	ite	ge
 8002c70:	6563      	strge	r3, [r4, #84]	; 0x54
 8002c72:	81a3      	strhlt	r3, [r4, #12]
 8002c74:	bd10      	pop	{r4, pc}

08002c76 <__swrite>:
 8002c76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c7a:	461f      	mov	r7, r3
 8002c7c:	898b      	ldrh	r3, [r1, #12]
 8002c7e:	05db      	lsls	r3, r3, #23
 8002c80:	4605      	mov	r5, r0
 8002c82:	460c      	mov	r4, r1
 8002c84:	4616      	mov	r6, r2
 8002c86:	d505      	bpl.n	8002c94 <__swrite+0x1e>
 8002c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f001 f948 	bl	8003f24 <_lseek_r>
 8002c94:	89a3      	ldrh	r3, [r4, #12]
 8002c96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c9e:	81a3      	strh	r3, [r4, #12]
 8002ca0:	4632      	mov	r2, r6
 8002ca2:	463b      	mov	r3, r7
 8002ca4:	4628      	mov	r0, r5
 8002ca6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002caa:	f000 b869 	b.w	8002d80 <_write_r>

08002cae <__sseek>:
 8002cae:	b510      	push	{r4, lr}
 8002cb0:	460c      	mov	r4, r1
 8002cb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cb6:	f001 f935 	bl	8003f24 <_lseek_r>
 8002cba:	1c43      	adds	r3, r0, #1
 8002cbc:	89a3      	ldrh	r3, [r4, #12]
 8002cbe:	bf15      	itete	ne
 8002cc0:	6560      	strne	r0, [r4, #84]	; 0x54
 8002cc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002cc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002cca:	81a3      	strheq	r3, [r4, #12]
 8002ccc:	bf18      	it	ne
 8002cce:	81a3      	strhne	r3, [r4, #12]
 8002cd0:	bd10      	pop	{r4, pc}

08002cd2 <__sclose>:
 8002cd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cd6:	f000 b8db 	b.w	8002e90 <_close_r>
	...

08002cdc <__swbuf_r>:
 8002cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cde:	460e      	mov	r6, r1
 8002ce0:	4614      	mov	r4, r2
 8002ce2:	4605      	mov	r5, r0
 8002ce4:	b118      	cbz	r0, 8002cee <__swbuf_r+0x12>
 8002ce6:	6983      	ldr	r3, [r0, #24]
 8002ce8:	b90b      	cbnz	r3, 8002cee <__swbuf_r+0x12>
 8002cea:	f001 f875 	bl	8003dd8 <__sinit>
 8002cee:	4b21      	ldr	r3, [pc, #132]	; (8002d74 <__swbuf_r+0x98>)
 8002cf0:	429c      	cmp	r4, r3
 8002cf2:	d12b      	bne.n	8002d4c <__swbuf_r+0x70>
 8002cf4:	686c      	ldr	r4, [r5, #4]
 8002cf6:	69a3      	ldr	r3, [r4, #24]
 8002cf8:	60a3      	str	r3, [r4, #8]
 8002cfa:	89a3      	ldrh	r3, [r4, #12]
 8002cfc:	071a      	lsls	r2, r3, #28
 8002cfe:	d52f      	bpl.n	8002d60 <__swbuf_r+0x84>
 8002d00:	6923      	ldr	r3, [r4, #16]
 8002d02:	b36b      	cbz	r3, 8002d60 <__swbuf_r+0x84>
 8002d04:	6923      	ldr	r3, [r4, #16]
 8002d06:	6820      	ldr	r0, [r4, #0]
 8002d08:	1ac0      	subs	r0, r0, r3
 8002d0a:	6963      	ldr	r3, [r4, #20]
 8002d0c:	b2f6      	uxtb	r6, r6
 8002d0e:	4283      	cmp	r3, r0
 8002d10:	4637      	mov	r7, r6
 8002d12:	dc04      	bgt.n	8002d1e <__swbuf_r+0x42>
 8002d14:	4621      	mov	r1, r4
 8002d16:	4628      	mov	r0, r5
 8002d18:	f000 ffca 	bl	8003cb0 <_fflush_r>
 8002d1c:	bb30      	cbnz	r0, 8002d6c <__swbuf_r+0x90>
 8002d1e:	68a3      	ldr	r3, [r4, #8]
 8002d20:	3b01      	subs	r3, #1
 8002d22:	60a3      	str	r3, [r4, #8]
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	1c5a      	adds	r2, r3, #1
 8002d28:	6022      	str	r2, [r4, #0]
 8002d2a:	701e      	strb	r6, [r3, #0]
 8002d2c:	6963      	ldr	r3, [r4, #20]
 8002d2e:	3001      	adds	r0, #1
 8002d30:	4283      	cmp	r3, r0
 8002d32:	d004      	beq.n	8002d3e <__swbuf_r+0x62>
 8002d34:	89a3      	ldrh	r3, [r4, #12]
 8002d36:	07db      	lsls	r3, r3, #31
 8002d38:	d506      	bpl.n	8002d48 <__swbuf_r+0x6c>
 8002d3a:	2e0a      	cmp	r6, #10
 8002d3c:	d104      	bne.n	8002d48 <__swbuf_r+0x6c>
 8002d3e:	4621      	mov	r1, r4
 8002d40:	4628      	mov	r0, r5
 8002d42:	f000 ffb5 	bl	8003cb0 <_fflush_r>
 8002d46:	b988      	cbnz	r0, 8002d6c <__swbuf_r+0x90>
 8002d48:	4638      	mov	r0, r7
 8002d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d4c:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <__swbuf_r+0x9c>)
 8002d4e:	429c      	cmp	r4, r3
 8002d50:	d101      	bne.n	8002d56 <__swbuf_r+0x7a>
 8002d52:	68ac      	ldr	r4, [r5, #8]
 8002d54:	e7cf      	b.n	8002cf6 <__swbuf_r+0x1a>
 8002d56:	4b09      	ldr	r3, [pc, #36]	; (8002d7c <__swbuf_r+0xa0>)
 8002d58:	429c      	cmp	r4, r3
 8002d5a:	bf08      	it	eq
 8002d5c:	68ec      	ldreq	r4, [r5, #12]
 8002d5e:	e7ca      	b.n	8002cf6 <__swbuf_r+0x1a>
 8002d60:	4621      	mov	r1, r4
 8002d62:	4628      	mov	r0, r5
 8002d64:	f000 f81e 	bl	8002da4 <__swsetup_r>
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d0cb      	beq.n	8002d04 <__swbuf_r+0x28>
 8002d6c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002d70:	e7ea      	b.n	8002d48 <__swbuf_r+0x6c>
 8002d72:	bf00      	nop
 8002d74:	08004c44 	.word	0x08004c44
 8002d78:	08004c64 	.word	0x08004c64
 8002d7c:	08004c24 	.word	0x08004c24

08002d80 <_write_r>:
 8002d80:	b538      	push	{r3, r4, r5, lr}
 8002d82:	4d07      	ldr	r5, [pc, #28]	; (8002da0 <_write_r+0x20>)
 8002d84:	4604      	mov	r4, r0
 8002d86:	4608      	mov	r0, r1
 8002d88:	4611      	mov	r1, r2
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	602a      	str	r2, [r5, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	f7fe f833 	bl	8000dfa <_write>
 8002d94:	1c43      	adds	r3, r0, #1
 8002d96:	d102      	bne.n	8002d9e <_write_r+0x1e>
 8002d98:	682b      	ldr	r3, [r5, #0]
 8002d9a:	b103      	cbz	r3, 8002d9e <_write_r+0x1e>
 8002d9c:	6023      	str	r3, [r4, #0]
 8002d9e:	bd38      	pop	{r3, r4, r5, pc}
 8002da0:	20000240 	.word	0x20000240

08002da4 <__swsetup_r>:
 8002da4:	4b32      	ldr	r3, [pc, #200]	; (8002e70 <__swsetup_r+0xcc>)
 8002da6:	b570      	push	{r4, r5, r6, lr}
 8002da8:	681d      	ldr	r5, [r3, #0]
 8002daa:	4606      	mov	r6, r0
 8002dac:	460c      	mov	r4, r1
 8002dae:	b125      	cbz	r5, 8002dba <__swsetup_r+0x16>
 8002db0:	69ab      	ldr	r3, [r5, #24]
 8002db2:	b913      	cbnz	r3, 8002dba <__swsetup_r+0x16>
 8002db4:	4628      	mov	r0, r5
 8002db6:	f001 f80f 	bl	8003dd8 <__sinit>
 8002dba:	4b2e      	ldr	r3, [pc, #184]	; (8002e74 <__swsetup_r+0xd0>)
 8002dbc:	429c      	cmp	r4, r3
 8002dbe:	d10f      	bne.n	8002de0 <__swsetup_r+0x3c>
 8002dc0:	686c      	ldr	r4, [r5, #4]
 8002dc2:	89a3      	ldrh	r3, [r4, #12]
 8002dc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002dc8:	0719      	lsls	r1, r3, #28
 8002dca:	d42c      	bmi.n	8002e26 <__swsetup_r+0x82>
 8002dcc:	06dd      	lsls	r5, r3, #27
 8002dce:	d411      	bmi.n	8002df4 <__swsetup_r+0x50>
 8002dd0:	2309      	movs	r3, #9
 8002dd2:	6033      	str	r3, [r6, #0]
 8002dd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002dd8:	81a3      	strh	r3, [r4, #12]
 8002dda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002dde:	e03e      	b.n	8002e5e <__swsetup_r+0xba>
 8002de0:	4b25      	ldr	r3, [pc, #148]	; (8002e78 <__swsetup_r+0xd4>)
 8002de2:	429c      	cmp	r4, r3
 8002de4:	d101      	bne.n	8002dea <__swsetup_r+0x46>
 8002de6:	68ac      	ldr	r4, [r5, #8]
 8002de8:	e7eb      	b.n	8002dc2 <__swsetup_r+0x1e>
 8002dea:	4b24      	ldr	r3, [pc, #144]	; (8002e7c <__swsetup_r+0xd8>)
 8002dec:	429c      	cmp	r4, r3
 8002dee:	bf08      	it	eq
 8002df0:	68ec      	ldreq	r4, [r5, #12]
 8002df2:	e7e6      	b.n	8002dc2 <__swsetup_r+0x1e>
 8002df4:	0758      	lsls	r0, r3, #29
 8002df6:	d512      	bpl.n	8002e1e <__swsetup_r+0x7a>
 8002df8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002dfa:	b141      	cbz	r1, 8002e0e <__swsetup_r+0x6a>
 8002dfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e00:	4299      	cmp	r1, r3
 8002e02:	d002      	beq.n	8002e0a <__swsetup_r+0x66>
 8002e04:	4630      	mov	r0, r6
 8002e06:	f001 fcb5 	bl	8004774 <_free_r>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	6363      	str	r3, [r4, #52]	; 0x34
 8002e0e:	89a3      	ldrh	r3, [r4, #12]
 8002e10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e14:	81a3      	strh	r3, [r4, #12]
 8002e16:	2300      	movs	r3, #0
 8002e18:	6063      	str	r3, [r4, #4]
 8002e1a:	6923      	ldr	r3, [r4, #16]
 8002e1c:	6023      	str	r3, [r4, #0]
 8002e1e:	89a3      	ldrh	r3, [r4, #12]
 8002e20:	f043 0308 	orr.w	r3, r3, #8
 8002e24:	81a3      	strh	r3, [r4, #12]
 8002e26:	6923      	ldr	r3, [r4, #16]
 8002e28:	b94b      	cbnz	r3, 8002e3e <__swsetup_r+0x9a>
 8002e2a:	89a3      	ldrh	r3, [r4, #12]
 8002e2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e34:	d003      	beq.n	8002e3e <__swsetup_r+0x9a>
 8002e36:	4621      	mov	r1, r4
 8002e38:	4630      	mov	r0, r6
 8002e3a:	f001 f8ab 	bl	8003f94 <__smakebuf_r>
 8002e3e:	89a0      	ldrh	r0, [r4, #12]
 8002e40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e44:	f010 0301 	ands.w	r3, r0, #1
 8002e48:	d00a      	beq.n	8002e60 <__swsetup_r+0xbc>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60a3      	str	r3, [r4, #8]
 8002e4e:	6963      	ldr	r3, [r4, #20]
 8002e50:	425b      	negs	r3, r3
 8002e52:	61a3      	str	r3, [r4, #24]
 8002e54:	6923      	ldr	r3, [r4, #16]
 8002e56:	b943      	cbnz	r3, 8002e6a <__swsetup_r+0xc6>
 8002e58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002e5c:	d1ba      	bne.n	8002dd4 <__swsetup_r+0x30>
 8002e5e:	bd70      	pop	{r4, r5, r6, pc}
 8002e60:	0781      	lsls	r1, r0, #30
 8002e62:	bf58      	it	pl
 8002e64:	6963      	ldrpl	r3, [r4, #20]
 8002e66:	60a3      	str	r3, [r4, #8]
 8002e68:	e7f4      	b.n	8002e54 <__swsetup_r+0xb0>
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	e7f7      	b.n	8002e5e <__swsetup_r+0xba>
 8002e6e:	bf00      	nop
 8002e70:	20000000 	.word	0x20000000
 8002e74:	08004c44 	.word	0x08004c44
 8002e78:	08004c64 	.word	0x08004c64
 8002e7c:	08004c24 	.word	0x08004c24

08002e80 <abort>:
 8002e80:	b508      	push	{r3, lr}
 8002e82:	2006      	movs	r0, #6
 8002e84:	f001 fda0 	bl	80049c8 <raise>
 8002e88:	2001      	movs	r0, #1
 8002e8a:	f7fd ff8f 	bl	8000dac <_exit>
	...

08002e90 <_close_r>:
 8002e90:	b538      	push	{r3, r4, r5, lr}
 8002e92:	4d06      	ldr	r5, [pc, #24]	; (8002eac <_close_r+0x1c>)
 8002e94:	2300      	movs	r3, #0
 8002e96:	4604      	mov	r4, r0
 8002e98:	4608      	mov	r0, r1
 8002e9a:	602b      	str	r3, [r5, #0]
 8002e9c:	f7fd ffc9 	bl	8000e32 <_close>
 8002ea0:	1c43      	adds	r3, r0, #1
 8002ea2:	d102      	bne.n	8002eaa <_close_r+0x1a>
 8002ea4:	682b      	ldr	r3, [r5, #0]
 8002ea6:	b103      	cbz	r3, 8002eaa <_close_r+0x1a>
 8002ea8:	6023      	str	r3, [r4, #0]
 8002eaa:	bd38      	pop	{r3, r4, r5, pc}
 8002eac:	20000240 	.word	0x20000240

08002eb0 <quorem>:
 8002eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eb4:	6903      	ldr	r3, [r0, #16]
 8002eb6:	690c      	ldr	r4, [r1, #16]
 8002eb8:	42a3      	cmp	r3, r4
 8002eba:	4607      	mov	r7, r0
 8002ebc:	f2c0 8081 	blt.w	8002fc2 <quorem+0x112>
 8002ec0:	3c01      	subs	r4, #1
 8002ec2:	f101 0814 	add.w	r8, r1, #20
 8002ec6:	f100 0514 	add.w	r5, r0, #20
 8002eca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002ece:	9301      	str	r3, [sp, #4]
 8002ed0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002ed4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	429a      	cmp	r2, r3
 8002edc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002ee0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002ee4:	fbb2 f6f3 	udiv	r6, r2, r3
 8002ee8:	d331      	bcc.n	8002f4e <quorem+0x9e>
 8002eea:	f04f 0e00 	mov.w	lr, #0
 8002eee:	4640      	mov	r0, r8
 8002ef0:	46ac      	mov	ip, r5
 8002ef2:	46f2      	mov	sl, lr
 8002ef4:	f850 2b04 	ldr.w	r2, [r0], #4
 8002ef8:	b293      	uxth	r3, r2
 8002efa:	fb06 e303 	mla	r3, r6, r3, lr
 8002efe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	ebaa 0303 	sub.w	r3, sl, r3
 8002f08:	f8dc a000 	ldr.w	sl, [ip]
 8002f0c:	0c12      	lsrs	r2, r2, #16
 8002f0e:	fa13 f38a 	uxtah	r3, r3, sl
 8002f12:	fb06 e202 	mla	r2, r6, r2, lr
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	9b00      	ldr	r3, [sp, #0]
 8002f1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002f1e:	b292      	uxth	r2, r2
 8002f20:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8002f24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002f28:	f8bd 3000 	ldrh.w	r3, [sp]
 8002f2c:	4581      	cmp	r9, r0
 8002f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002f32:	f84c 3b04 	str.w	r3, [ip], #4
 8002f36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002f3a:	d2db      	bcs.n	8002ef4 <quorem+0x44>
 8002f3c:	f855 300b 	ldr.w	r3, [r5, fp]
 8002f40:	b92b      	cbnz	r3, 8002f4e <quorem+0x9e>
 8002f42:	9b01      	ldr	r3, [sp, #4]
 8002f44:	3b04      	subs	r3, #4
 8002f46:	429d      	cmp	r5, r3
 8002f48:	461a      	mov	r2, r3
 8002f4a:	d32e      	bcc.n	8002faa <quorem+0xfa>
 8002f4c:	613c      	str	r4, [r7, #16]
 8002f4e:	4638      	mov	r0, r7
 8002f50:	f001 faf8 	bl	8004544 <__mcmp>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	db24      	blt.n	8002fa2 <quorem+0xf2>
 8002f58:	3601      	adds	r6, #1
 8002f5a:	4628      	mov	r0, r5
 8002f5c:	f04f 0c00 	mov.w	ip, #0
 8002f60:	f858 2b04 	ldr.w	r2, [r8], #4
 8002f64:	f8d0 e000 	ldr.w	lr, [r0]
 8002f68:	b293      	uxth	r3, r2
 8002f6a:	ebac 0303 	sub.w	r3, ip, r3
 8002f6e:	0c12      	lsrs	r2, r2, #16
 8002f70:	fa13 f38e 	uxtah	r3, r3, lr
 8002f74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002f78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002f82:	45c1      	cmp	r9, r8
 8002f84:	f840 3b04 	str.w	r3, [r0], #4
 8002f88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002f8c:	d2e8      	bcs.n	8002f60 <quorem+0xb0>
 8002f8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002f92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002f96:	b922      	cbnz	r2, 8002fa2 <quorem+0xf2>
 8002f98:	3b04      	subs	r3, #4
 8002f9a:	429d      	cmp	r5, r3
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	d30a      	bcc.n	8002fb6 <quorem+0x106>
 8002fa0:	613c      	str	r4, [r7, #16]
 8002fa2:	4630      	mov	r0, r6
 8002fa4:	b003      	add	sp, #12
 8002fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002faa:	6812      	ldr	r2, [r2, #0]
 8002fac:	3b04      	subs	r3, #4
 8002fae:	2a00      	cmp	r2, #0
 8002fb0:	d1cc      	bne.n	8002f4c <quorem+0x9c>
 8002fb2:	3c01      	subs	r4, #1
 8002fb4:	e7c7      	b.n	8002f46 <quorem+0x96>
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	3b04      	subs	r3, #4
 8002fba:	2a00      	cmp	r2, #0
 8002fbc:	d1f0      	bne.n	8002fa0 <quorem+0xf0>
 8002fbe:	3c01      	subs	r4, #1
 8002fc0:	e7eb      	b.n	8002f9a <quorem+0xea>
 8002fc2:	2000      	movs	r0, #0
 8002fc4:	e7ee      	b.n	8002fa4 <quorem+0xf4>
	...

08002fc8 <_dtoa_r>:
 8002fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fcc:	ed2d 8b04 	vpush	{d8-d9}
 8002fd0:	ec57 6b10 	vmov	r6, r7, d0
 8002fd4:	b093      	sub	sp, #76	; 0x4c
 8002fd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8002fd8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8002fdc:	9106      	str	r1, [sp, #24]
 8002fde:	ee10 aa10 	vmov	sl, s0
 8002fe2:	4604      	mov	r4, r0
 8002fe4:	9209      	str	r2, [sp, #36]	; 0x24
 8002fe6:	930c      	str	r3, [sp, #48]	; 0x30
 8002fe8:	46bb      	mov	fp, r7
 8002fea:	b975      	cbnz	r5, 800300a <_dtoa_r+0x42>
 8002fec:	2010      	movs	r0, #16
 8002fee:	f001 f811 	bl	8004014 <malloc>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	6260      	str	r0, [r4, #36]	; 0x24
 8002ff6:	b920      	cbnz	r0, 8003002 <_dtoa_r+0x3a>
 8002ff8:	4ba7      	ldr	r3, [pc, #668]	; (8003298 <_dtoa_r+0x2d0>)
 8002ffa:	21ea      	movs	r1, #234	; 0xea
 8002ffc:	48a7      	ldr	r0, [pc, #668]	; (800329c <_dtoa_r+0x2d4>)
 8002ffe:	f7ff f803 	bl	8002008 <__assert_func>
 8003002:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003006:	6005      	str	r5, [r0, #0]
 8003008:	60c5      	str	r5, [r0, #12]
 800300a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800300c:	6819      	ldr	r1, [r3, #0]
 800300e:	b151      	cbz	r1, 8003026 <_dtoa_r+0x5e>
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	604a      	str	r2, [r1, #4]
 8003014:	2301      	movs	r3, #1
 8003016:	4093      	lsls	r3, r2
 8003018:	608b      	str	r3, [r1, #8]
 800301a:	4620      	mov	r0, r4
 800301c:	f001 f850 	bl	80040c0 <_Bfree>
 8003020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003022:	2200      	movs	r2, #0
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	1e3b      	subs	r3, r7, #0
 8003028:	bfaa      	itet	ge
 800302a:	2300      	movge	r3, #0
 800302c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003030:	f8c8 3000 	strge.w	r3, [r8]
 8003034:	4b9a      	ldr	r3, [pc, #616]	; (80032a0 <_dtoa_r+0x2d8>)
 8003036:	bfbc      	itt	lt
 8003038:	2201      	movlt	r2, #1
 800303a:	f8c8 2000 	strlt.w	r2, [r8]
 800303e:	ea33 030b 	bics.w	r3, r3, fp
 8003042:	d11b      	bne.n	800307c <_dtoa_r+0xb4>
 8003044:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003046:	f242 730f 	movw	r3, #9999	; 0x270f
 800304a:	6013      	str	r3, [r2, #0]
 800304c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003050:	4333      	orrs	r3, r6
 8003052:	f000 8592 	beq.w	8003b7a <_dtoa_r+0xbb2>
 8003056:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003058:	b963      	cbnz	r3, 8003074 <_dtoa_r+0xac>
 800305a:	4b92      	ldr	r3, [pc, #584]	; (80032a4 <_dtoa_r+0x2dc>)
 800305c:	e022      	b.n	80030a4 <_dtoa_r+0xdc>
 800305e:	4b92      	ldr	r3, [pc, #584]	; (80032a8 <_dtoa_r+0x2e0>)
 8003060:	9301      	str	r3, [sp, #4]
 8003062:	3308      	adds	r3, #8
 8003064:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003066:	6013      	str	r3, [r2, #0]
 8003068:	9801      	ldr	r0, [sp, #4]
 800306a:	b013      	add	sp, #76	; 0x4c
 800306c:	ecbd 8b04 	vpop	{d8-d9}
 8003070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003074:	4b8b      	ldr	r3, [pc, #556]	; (80032a4 <_dtoa_r+0x2dc>)
 8003076:	9301      	str	r3, [sp, #4]
 8003078:	3303      	adds	r3, #3
 800307a:	e7f3      	b.n	8003064 <_dtoa_r+0x9c>
 800307c:	2200      	movs	r2, #0
 800307e:	2300      	movs	r3, #0
 8003080:	4650      	mov	r0, sl
 8003082:	4659      	mov	r1, fp
 8003084:	f7fd fd28 	bl	8000ad8 <__aeabi_dcmpeq>
 8003088:	ec4b ab19 	vmov	d9, sl, fp
 800308c:	4680      	mov	r8, r0
 800308e:	b158      	cbz	r0, 80030a8 <_dtoa_r+0xe0>
 8003090:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003092:	2301      	movs	r3, #1
 8003094:	6013      	str	r3, [r2, #0]
 8003096:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 856b 	beq.w	8003b74 <_dtoa_r+0xbac>
 800309e:	4883      	ldr	r0, [pc, #524]	; (80032ac <_dtoa_r+0x2e4>)
 80030a0:	6018      	str	r0, [r3, #0]
 80030a2:	1e43      	subs	r3, r0, #1
 80030a4:	9301      	str	r3, [sp, #4]
 80030a6:	e7df      	b.n	8003068 <_dtoa_r+0xa0>
 80030a8:	ec4b ab10 	vmov	d0, sl, fp
 80030ac:	aa10      	add	r2, sp, #64	; 0x40
 80030ae:	a911      	add	r1, sp, #68	; 0x44
 80030b0:	4620      	mov	r0, r4
 80030b2:	f001 faed 	bl	8004690 <__d2b>
 80030b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80030ba:	ee08 0a10 	vmov	s16, r0
 80030be:	2d00      	cmp	r5, #0
 80030c0:	f000 8084 	beq.w	80031cc <_dtoa_r+0x204>
 80030c4:	ee19 3a90 	vmov	r3, s19
 80030c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80030d0:	4656      	mov	r6, sl
 80030d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80030d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80030da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80030de:	4b74      	ldr	r3, [pc, #464]	; (80032b0 <_dtoa_r+0x2e8>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	4630      	mov	r0, r6
 80030e4:	4639      	mov	r1, r7
 80030e6:	f7fd f8d7 	bl	8000298 <__aeabi_dsub>
 80030ea:	a365      	add	r3, pc, #404	; (adr r3, 8003280 <_dtoa_r+0x2b8>)
 80030ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f0:	f7fd fa8a 	bl	8000608 <__aeabi_dmul>
 80030f4:	a364      	add	r3, pc, #400	; (adr r3, 8003288 <_dtoa_r+0x2c0>)
 80030f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fa:	f7fd f8cf 	bl	800029c <__adddf3>
 80030fe:	4606      	mov	r6, r0
 8003100:	4628      	mov	r0, r5
 8003102:	460f      	mov	r7, r1
 8003104:	f7fd fa16 	bl	8000534 <__aeabi_i2d>
 8003108:	a361      	add	r3, pc, #388	; (adr r3, 8003290 <_dtoa_r+0x2c8>)
 800310a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310e:	f7fd fa7b 	bl	8000608 <__aeabi_dmul>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	4630      	mov	r0, r6
 8003118:	4639      	mov	r1, r7
 800311a:	f7fd f8bf 	bl	800029c <__adddf3>
 800311e:	4606      	mov	r6, r0
 8003120:	460f      	mov	r7, r1
 8003122:	f7fd fd21 	bl	8000b68 <__aeabi_d2iz>
 8003126:	2200      	movs	r2, #0
 8003128:	9000      	str	r0, [sp, #0]
 800312a:	2300      	movs	r3, #0
 800312c:	4630      	mov	r0, r6
 800312e:	4639      	mov	r1, r7
 8003130:	f7fd fcdc 	bl	8000aec <__aeabi_dcmplt>
 8003134:	b150      	cbz	r0, 800314c <_dtoa_r+0x184>
 8003136:	9800      	ldr	r0, [sp, #0]
 8003138:	f7fd f9fc 	bl	8000534 <__aeabi_i2d>
 800313c:	4632      	mov	r2, r6
 800313e:	463b      	mov	r3, r7
 8003140:	f7fd fcca 	bl	8000ad8 <__aeabi_dcmpeq>
 8003144:	b910      	cbnz	r0, 800314c <_dtoa_r+0x184>
 8003146:	9b00      	ldr	r3, [sp, #0]
 8003148:	3b01      	subs	r3, #1
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	9b00      	ldr	r3, [sp, #0]
 800314e:	2b16      	cmp	r3, #22
 8003150:	d85a      	bhi.n	8003208 <_dtoa_r+0x240>
 8003152:	9a00      	ldr	r2, [sp, #0]
 8003154:	4b57      	ldr	r3, [pc, #348]	; (80032b4 <_dtoa_r+0x2ec>)
 8003156:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800315a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315e:	ec51 0b19 	vmov	r0, r1, d9
 8003162:	f7fd fcc3 	bl	8000aec <__aeabi_dcmplt>
 8003166:	2800      	cmp	r0, #0
 8003168:	d050      	beq.n	800320c <_dtoa_r+0x244>
 800316a:	9b00      	ldr	r3, [sp, #0]
 800316c:	3b01      	subs	r3, #1
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	2300      	movs	r3, #0
 8003172:	930b      	str	r3, [sp, #44]	; 0x2c
 8003174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003176:	1b5d      	subs	r5, r3, r5
 8003178:	1e6b      	subs	r3, r5, #1
 800317a:	9305      	str	r3, [sp, #20]
 800317c:	bf45      	ittet	mi
 800317e:	f1c5 0301 	rsbmi	r3, r5, #1
 8003182:	9304      	strmi	r3, [sp, #16]
 8003184:	2300      	movpl	r3, #0
 8003186:	2300      	movmi	r3, #0
 8003188:	bf4c      	ite	mi
 800318a:	9305      	strmi	r3, [sp, #20]
 800318c:	9304      	strpl	r3, [sp, #16]
 800318e:	9b00      	ldr	r3, [sp, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	db3d      	blt.n	8003210 <_dtoa_r+0x248>
 8003194:	9b05      	ldr	r3, [sp, #20]
 8003196:	9a00      	ldr	r2, [sp, #0]
 8003198:	920a      	str	r2, [sp, #40]	; 0x28
 800319a:	4413      	add	r3, r2
 800319c:	9305      	str	r3, [sp, #20]
 800319e:	2300      	movs	r3, #0
 80031a0:	9307      	str	r3, [sp, #28]
 80031a2:	9b06      	ldr	r3, [sp, #24]
 80031a4:	2b09      	cmp	r3, #9
 80031a6:	f200 8089 	bhi.w	80032bc <_dtoa_r+0x2f4>
 80031aa:	2b05      	cmp	r3, #5
 80031ac:	bfc4      	itt	gt
 80031ae:	3b04      	subgt	r3, #4
 80031b0:	9306      	strgt	r3, [sp, #24]
 80031b2:	9b06      	ldr	r3, [sp, #24]
 80031b4:	f1a3 0302 	sub.w	r3, r3, #2
 80031b8:	bfcc      	ite	gt
 80031ba:	2500      	movgt	r5, #0
 80031bc:	2501      	movle	r5, #1
 80031be:	2b03      	cmp	r3, #3
 80031c0:	f200 8087 	bhi.w	80032d2 <_dtoa_r+0x30a>
 80031c4:	e8df f003 	tbb	[pc, r3]
 80031c8:	59383a2d 	.word	0x59383a2d
 80031cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80031d0:	441d      	add	r5, r3
 80031d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80031d6:	2b20      	cmp	r3, #32
 80031d8:	bfc1      	itttt	gt
 80031da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80031de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80031e2:	fa0b f303 	lslgt.w	r3, fp, r3
 80031e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80031ea:	bfda      	itte	le
 80031ec:	f1c3 0320 	rsble	r3, r3, #32
 80031f0:	fa06 f003 	lslle.w	r0, r6, r3
 80031f4:	4318      	orrgt	r0, r3
 80031f6:	f7fd f98d 	bl	8000514 <__aeabi_ui2d>
 80031fa:	2301      	movs	r3, #1
 80031fc:	4606      	mov	r6, r0
 80031fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003202:	3d01      	subs	r5, #1
 8003204:	930e      	str	r3, [sp, #56]	; 0x38
 8003206:	e76a      	b.n	80030de <_dtoa_r+0x116>
 8003208:	2301      	movs	r3, #1
 800320a:	e7b2      	b.n	8003172 <_dtoa_r+0x1aa>
 800320c:	900b      	str	r0, [sp, #44]	; 0x2c
 800320e:	e7b1      	b.n	8003174 <_dtoa_r+0x1ac>
 8003210:	9b04      	ldr	r3, [sp, #16]
 8003212:	9a00      	ldr	r2, [sp, #0]
 8003214:	1a9b      	subs	r3, r3, r2
 8003216:	9304      	str	r3, [sp, #16]
 8003218:	4253      	negs	r3, r2
 800321a:	9307      	str	r3, [sp, #28]
 800321c:	2300      	movs	r3, #0
 800321e:	930a      	str	r3, [sp, #40]	; 0x28
 8003220:	e7bf      	b.n	80031a2 <_dtoa_r+0x1da>
 8003222:	2300      	movs	r3, #0
 8003224:	9308      	str	r3, [sp, #32]
 8003226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003228:	2b00      	cmp	r3, #0
 800322a:	dc55      	bgt.n	80032d8 <_dtoa_r+0x310>
 800322c:	2301      	movs	r3, #1
 800322e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003232:	461a      	mov	r2, r3
 8003234:	9209      	str	r2, [sp, #36]	; 0x24
 8003236:	e00c      	b.n	8003252 <_dtoa_r+0x28a>
 8003238:	2301      	movs	r3, #1
 800323a:	e7f3      	b.n	8003224 <_dtoa_r+0x25c>
 800323c:	2300      	movs	r3, #0
 800323e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003240:	9308      	str	r3, [sp, #32]
 8003242:	9b00      	ldr	r3, [sp, #0]
 8003244:	4413      	add	r3, r2
 8003246:	9302      	str	r3, [sp, #8]
 8003248:	3301      	adds	r3, #1
 800324a:	2b01      	cmp	r3, #1
 800324c:	9303      	str	r3, [sp, #12]
 800324e:	bfb8      	it	lt
 8003250:	2301      	movlt	r3, #1
 8003252:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003254:	2200      	movs	r2, #0
 8003256:	6042      	str	r2, [r0, #4]
 8003258:	2204      	movs	r2, #4
 800325a:	f102 0614 	add.w	r6, r2, #20
 800325e:	429e      	cmp	r6, r3
 8003260:	6841      	ldr	r1, [r0, #4]
 8003262:	d93d      	bls.n	80032e0 <_dtoa_r+0x318>
 8003264:	4620      	mov	r0, r4
 8003266:	f000 feeb 	bl	8004040 <_Balloc>
 800326a:	9001      	str	r0, [sp, #4]
 800326c:	2800      	cmp	r0, #0
 800326e:	d13b      	bne.n	80032e8 <_dtoa_r+0x320>
 8003270:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <_dtoa_r+0x2f0>)
 8003272:	4602      	mov	r2, r0
 8003274:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003278:	e6c0      	b.n	8002ffc <_dtoa_r+0x34>
 800327a:	2301      	movs	r3, #1
 800327c:	e7df      	b.n	800323e <_dtoa_r+0x276>
 800327e:	bf00      	nop
 8003280:	636f4361 	.word	0x636f4361
 8003284:	3fd287a7 	.word	0x3fd287a7
 8003288:	8b60c8b3 	.word	0x8b60c8b3
 800328c:	3fc68a28 	.word	0x3fc68a28
 8003290:	509f79fb 	.word	0x509f79fb
 8003294:	3fd34413 	.word	0x3fd34413
 8003298:	08004b9e 	.word	0x08004b9e
 800329c:	08004bb5 	.word	0x08004bb5
 80032a0:	7ff00000 	.word	0x7ff00000
 80032a4:	08004b9a 	.word	0x08004b9a
 80032a8:	08004b91 	.word	0x08004b91
 80032ac:	08004b6e 	.word	0x08004b6e
 80032b0:	3ff80000 	.word	0x3ff80000
 80032b4:	08004d08 	.word	0x08004d08
 80032b8:	08004c10 	.word	0x08004c10
 80032bc:	2501      	movs	r5, #1
 80032be:	2300      	movs	r3, #0
 80032c0:	9306      	str	r3, [sp, #24]
 80032c2:	9508      	str	r5, [sp, #32]
 80032c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80032cc:	2200      	movs	r2, #0
 80032ce:	2312      	movs	r3, #18
 80032d0:	e7b0      	b.n	8003234 <_dtoa_r+0x26c>
 80032d2:	2301      	movs	r3, #1
 80032d4:	9308      	str	r3, [sp, #32]
 80032d6:	e7f5      	b.n	80032c4 <_dtoa_r+0x2fc>
 80032d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80032de:	e7b8      	b.n	8003252 <_dtoa_r+0x28a>
 80032e0:	3101      	adds	r1, #1
 80032e2:	6041      	str	r1, [r0, #4]
 80032e4:	0052      	lsls	r2, r2, #1
 80032e6:	e7b8      	b.n	800325a <_dtoa_r+0x292>
 80032e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032ea:	9a01      	ldr	r2, [sp, #4]
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	9b03      	ldr	r3, [sp, #12]
 80032f0:	2b0e      	cmp	r3, #14
 80032f2:	f200 809d 	bhi.w	8003430 <_dtoa_r+0x468>
 80032f6:	2d00      	cmp	r5, #0
 80032f8:	f000 809a 	beq.w	8003430 <_dtoa_r+0x468>
 80032fc:	9b00      	ldr	r3, [sp, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	dd32      	ble.n	8003368 <_dtoa_r+0x3a0>
 8003302:	4ab7      	ldr	r2, [pc, #732]	; (80035e0 <_dtoa_r+0x618>)
 8003304:	f003 030f 	and.w	r3, r3, #15
 8003308:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800330c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003310:	9b00      	ldr	r3, [sp, #0]
 8003312:	05d8      	lsls	r0, r3, #23
 8003314:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003318:	d516      	bpl.n	8003348 <_dtoa_r+0x380>
 800331a:	4bb2      	ldr	r3, [pc, #712]	; (80035e4 <_dtoa_r+0x61c>)
 800331c:	ec51 0b19 	vmov	r0, r1, d9
 8003320:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003324:	f7fd fa9a 	bl	800085c <__aeabi_ddiv>
 8003328:	f007 070f 	and.w	r7, r7, #15
 800332c:	4682      	mov	sl, r0
 800332e:	468b      	mov	fp, r1
 8003330:	2503      	movs	r5, #3
 8003332:	4eac      	ldr	r6, [pc, #688]	; (80035e4 <_dtoa_r+0x61c>)
 8003334:	b957      	cbnz	r7, 800334c <_dtoa_r+0x384>
 8003336:	4642      	mov	r2, r8
 8003338:	464b      	mov	r3, r9
 800333a:	4650      	mov	r0, sl
 800333c:	4659      	mov	r1, fp
 800333e:	f7fd fa8d 	bl	800085c <__aeabi_ddiv>
 8003342:	4682      	mov	sl, r0
 8003344:	468b      	mov	fp, r1
 8003346:	e028      	b.n	800339a <_dtoa_r+0x3d2>
 8003348:	2502      	movs	r5, #2
 800334a:	e7f2      	b.n	8003332 <_dtoa_r+0x36a>
 800334c:	07f9      	lsls	r1, r7, #31
 800334e:	d508      	bpl.n	8003362 <_dtoa_r+0x39a>
 8003350:	4640      	mov	r0, r8
 8003352:	4649      	mov	r1, r9
 8003354:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003358:	f7fd f956 	bl	8000608 <__aeabi_dmul>
 800335c:	3501      	adds	r5, #1
 800335e:	4680      	mov	r8, r0
 8003360:	4689      	mov	r9, r1
 8003362:	107f      	asrs	r7, r7, #1
 8003364:	3608      	adds	r6, #8
 8003366:	e7e5      	b.n	8003334 <_dtoa_r+0x36c>
 8003368:	f000 809b 	beq.w	80034a2 <_dtoa_r+0x4da>
 800336c:	9b00      	ldr	r3, [sp, #0]
 800336e:	4f9d      	ldr	r7, [pc, #628]	; (80035e4 <_dtoa_r+0x61c>)
 8003370:	425e      	negs	r6, r3
 8003372:	4b9b      	ldr	r3, [pc, #620]	; (80035e0 <_dtoa_r+0x618>)
 8003374:	f006 020f 	and.w	r2, r6, #15
 8003378:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800337c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003380:	ec51 0b19 	vmov	r0, r1, d9
 8003384:	f7fd f940 	bl	8000608 <__aeabi_dmul>
 8003388:	1136      	asrs	r6, r6, #4
 800338a:	4682      	mov	sl, r0
 800338c:	468b      	mov	fp, r1
 800338e:	2300      	movs	r3, #0
 8003390:	2502      	movs	r5, #2
 8003392:	2e00      	cmp	r6, #0
 8003394:	d17a      	bne.n	800348c <_dtoa_r+0x4c4>
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1d3      	bne.n	8003342 <_dtoa_r+0x37a>
 800339a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8082 	beq.w	80034a6 <_dtoa_r+0x4de>
 80033a2:	4b91      	ldr	r3, [pc, #580]	; (80035e8 <_dtoa_r+0x620>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	4650      	mov	r0, sl
 80033a8:	4659      	mov	r1, fp
 80033aa:	f7fd fb9f 	bl	8000aec <__aeabi_dcmplt>
 80033ae:	2800      	cmp	r0, #0
 80033b0:	d079      	beq.n	80034a6 <_dtoa_r+0x4de>
 80033b2:	9b03      	ldr	r3, [sp, #12]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d076      	beq.n	80034a6 <_dtoa_r+0x4de>
 80033b8:	9b02      	ldr	r3, [sp, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	dd36      	ble.n	800342c <_dtoa_r+0x464>
 80033be:	9b00      	ldr	r3, [sp, #0]
 80033c0:	4650      	mov	r0, sl
 80033c2:	4659      	mov	r1, fp
 80033c4:	1e5f      	subs	r7, r3, #1
 80033c6:	2200      	movs	r2, #0
 80033c8:	4b88      	ldr	r3, [pc, #544]	; (80035ec <_dtoa_r+0x624>)
 80033ca:	f7fd f91d 	bl	8000608 <__aeabi_dmul>
 80033ce:	9e02      	ldr	r6, [sp, #8]
 80033d0:	4682      	mov	sl, r0
 80033d2:	468b      	mov	fp, r1
 80033d4:	3501      	adds	r5, #1
 80033d6:	4628      	mov	r0, r5
 80033d8:	f7fd f8ac 	bl	8000534 <__aeabi_i2d>
 80033dc:	4652      	mov	r2, sl
 80033de:	465b      	mov	r3, fp
 80033e0:	f7fd f912 	bl	8000608 <__aeabi_dmul>
 80033e4:	4b82      	ldr	r3, [pc, #520]	; (80035f0 <_dtoa_r+0x628>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	f7fc ff58 	bl	800029c <__adddf3>
 80033ec:	46d0      	mov	r8, sl
 80033ee:	46d9      	mov	r9, fp
 80033f0:	4682      	mov	sl, r0
 80033f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80033f6:	2e00      	cmp	r6, #0
 80033f8:	d158      	bne.n	80034ac <_dtoa_r+0x4e4>
 80033fa:	4b7e      	ldr	r3, [pc, #504]	; (80035f4 <_dtoa_r+0x62c>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	4640      	mov	r0, r8
 8003400:	4649      	mov	r1, r9
 8003402:	f7fc ff49 	bl	8000298 <__aeabi_dsub>
 8003406:	4652      	mov	r2, sl
 8003408:	465b      	mov	r3, fp
 800340a:	4680      	mov	r8, r0
 800340c:	4689      	mov	r9, r1
 800340e:	f7fd fb8b 	bl	8000b28 <__aeabi_dcmpgt>
 8003412:	2800      	cmp	r0, #0
 8003414:	f040 8295 	bne.w	8003942 <_dtoa_r+0x97a>
 8003418:	4652      	mov	r2, sl
 800341a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800341e:	4640      	mov	r0, r8
 8003420:	4649      	mov	r1, r9
 8003422:	f7fd fb63 	bl	8000aec <__aeabi_dcmplt>
 8003426:	2800      	cmp	r0, #0
 8003428:	f040 8289 	bne.w	800393e <_dtoa_r+0x976>
 800342c:	ec5b ab19 	vmov	sl, fp, d9
 8003430:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003432:	2b00      	cmp	r3, #0
 8003434:	f2c0 8148 	blt.w	80036c8 <_dtoa_r+0x700>
 8003438:	9a00      	ldr	r2, [sp, #0]
 800343a:	2a0e      	cmp	r2, #14
 800343c:	f300 8144 	bgt.w	80036c8 <_dtoa_r+0x700>
 8003440:	4b67      	ldr	r3, [pc, #412]	; (80035e0 <_dtoa_r+0x618>)
 8003442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003446:	e9d3 8900 	ldrd	r8, r9, [r3]
 800344a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800344c:	2b00      	cmp	r3, #0
 800344e:	f280 80d5 	bge.w	80035fc <_dtoa_r+0x634>
 8003452:	9b03      	ldr	r3, [sp, #12]
 8003454:	2b00      	cmp	r3, #0
 8003456:	f300 80d1 	bgt.w	80035fc <_dtoa_r+0x634>
 800345a:	f040 826f 	bne.w	800393c <_dtoa_r+0x974>
 800345e:	4b65      	ldr	r3, [pc, #404]	; (80035f4 <_dtoa_r+0x62c>)
 8003460:	2200      	movs	r2, #0
 8003462:	4640      	mov	r0, r8
 8003464:	4649      	mov	r1, r9
 8003466:	f7fd f8cf 	bl	8000608 <__aeabi_dmul>
 800346a:	4652      	mov	r2, sl
 800346c:	465b      	mov	r3, fp
 800346e:	f7fd fb51 	bl	8000b14 <__aeabi_dcmpge>
 8003472:	9e03      	ldr	r6, [sp, #12]
 8003474:	4637      	mov	r7, r6
 8003476:	2800      	cmp	r0, #0
 8003478:	f040 8245 	bne.w	8003906 <_dtoa_r+0x93e>
 800347c:	9d01      	ldr	r5, [sp, #4]
 800347e:	2331      	movs	r3, #49	; 0x31
 8003480:	f805 3b01 	strb.w	r3, [r5], #1
 8003484:	9b00      	ldr	r3, [sp, #0]
 8003486:	3301      	adds	r3, #1
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	e240      	b.n	800390e <_dtoa_r+0x946>
 800348c:	07f2      	lsls	r2, r6, #31
 800348e:	d505      	bpl.n	800349c <_dtoa_r+0x4d4>
 8003490:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003494:	f7fd f8b8 	bl	8000608 <__aeabi_dmul>
 8003498:	3501      	adds	r5, #1
 800349a:	2301      	movs	r3, #1
 800349c:	1076      	asrs	r6, r6, #1
 800349e:	3708      	adds	r7, #8
 80034a0:	e777      	b.n	8003392 <_dtoa_r+0x3ca>
 80034a2:	2502      	movs	r5, #2
 80034a4:	e779      	b.n	800339a <_dtoa_r+0x3d2>
 80034a6:	9f00      	ldr	r7, [sp, #0]
 80034a8:	9e03      	ldr	r6, [sp, #12]
 80034aa:	e794      	b.n	80033d6 <_dtoa_r+0x40e>
 80034ac:	9901      	ldr	r1, [sp, #4]
 80034ae:	4b4c      	ldr	r3, [pc, #304]	; (80035e0 <_dtoa_r+0x618>)
 80034b0:	4431      	add	r1, r6
 80034b2:	910d      	str	r1, [sp, #52]	; 0x34
 80034b4:	9908      	ldr	r1, [sp, #32]
 80034b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80034ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80034be:	2900      	cmp	r1, #0
 80034c0:	d043      	beq.n	800354a <_dtoa_r+0x582>
 80034c2:	494d      	ldr	r1, [pc, #308]	; (80035f8 <_dtoa_r+0x630>)
 80034c4:	2000      	movs	r0, #0
 80034c6:	f7fd f9c9 	bl	800085c <__aeabi_ddiv>
 80034ca:	4652      	mov	r2, sl
 80034cc:	465b      	mov	r3, fp
 80034ce:	f7fc fee3 	bl	8000298 <__aeabi_dsub>
 80034d2:	9d01      	ldr	r5, [sp, #4]
 80034d4:	4682      	mov	sl, r0
 80034d6:	468b      	mov	fp, r1
 80034d8:	4649      	mov	r1, r9
 80034da:	4640      	mov	r0, r8
 80034dc:	f7fd fb44 	bl	8000b68 <__aeabi_d2iz>
 80034e0:	4606      	mov	r6, r0
 80034e2:	f7fd f827 	bl	8000534 <__aeabi_i2d>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4640      	mov	r0, r8
 80034ec:	4649      	mov	r1, r9
 80034ee:	f7fc fed3 	bl	8000298 <__aeabi_dsub>
 80034f2:	3630      	adds	r6, #48	; 0x30
 80034f4:	f805 6b01 	strb.w	r6, [r5], #1
 80034f8:	4652      	mov	r2, sl
 80034fa:	465b      	mov	r3, fp
 80034fc:	4680      	mov	r8, r0
 80034fe:	4689      	mov	r9, r1
 8003500:	f7fd faf4 	bl	8000aec <__aeabi_dcmplt>
 8003504:	2800      	cmp	r0, #0
 8003506:	d163      	bne.n	80035d0 <_dtoa_r+0x608>
 8003508:	4642      	mov	r2, r8
 800350a:	464b      	mov	r3, r9
 800350c:	4936      	ldr	r1, [pc, #216]	; (80035e8 <_dtoa_r+0x620>)
 800350e:	2000      	movs	r0, #0
 8003510:	f7fc fec2 	bl	8000298 <__aeabi_dsub>
 8003514:	4652      	mov	r2, sl
 8003516:	465b      	mov	r3, fp
 8003518:	f7fd fae8 	bl	8000aec <__aeabi_dcmplt>
 800351c:	2800      	cmp	r0, #0
 800351e:	f040 80b5 	bne.w	800368c <_dtoa_r+0x6c4>
 8003522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003524:	429d      	cmp	r5, r3
 8003526:	d081      	beq.n	800342c <_dtoa_r+0x464>
 8003528:	4b30      	ldr	r3, [pc, #192]	; (80035ec <_dtoa_r+0x624>)
 800352a:	2200      	movs	r2, #0
 800352c:	4650      	mov	r0, sl
 800352e:	4659      	mov	r1, fp
 8003530:	f7fd f86a 	bl	8000608 <__aeabi_dmul>
 8003534:	4b2d      	ldr	r3, [pc, #180]	; (80035ec <_dtoa_r+0x624>)
 8003536:	4682      	mov	sl, r0
 8003538:	468b      	mov	fp, r1
 800353a:	4640      	mov	r0, r8
 800353c:	4649      	mov	r1, r9
 800353e:	2200      	movs	r2, #0
 8003540:	f7fd f862 	bl	8000608 <__aeabi_dmul>
 8003544:	4680      	mov	r8, r0
 8003546:	4689      	mov	r9, r1
 8003548:	e7c6      	b.n	80034d8 <_dtoa_r+0x510>
 800354a:	4650      	mov	r0, sl
 800354c:	4659      	mov	r1, fp
 800354e:	f7fd f85b 	bl	8000608 <__aeabi_dmul>
 8003552:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003554:	9d01      	ldr	r5, [sp, #4]
 8003556:	930f      	str	r3, [sp, #60]	; 0x3c
 8003558:	4682      	mov	sl, r0
 800355a:	468b      	mov	fp, r1
 800355c:	4649      	mov	r1, r9
 800355e:	4640      	mov	r0, r8
 8003560:	f7fd fb02 	bl	8000b68 <__aeabi_d2iz>
 8003564:	4606      	mov	r6, r0
 8003566:	f7fc ffe5 	bl	8000534 <__aeabi_i2d>
 800356a:	3630      	adds	r6, #48	; 0x30
 800356c:	4602      	mov	r2, r0
 800356e:	460b      	mov	r3, r1
 8003570:	4640      	mov	r0, r8
 8003572:	4649      	mov	r1, r9
 8003574:	f7fc fe90 	bl	8000298 <__aeabi_dsub>
 8003578:	f805 6b01 	strb.w	r6, [r5], #1
 800357c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800357e:	429d      	cmp	r5, r3
 8003580:	4680      	mov	r8, r0
 8003582:	4689      	mov	r9, r1
 8003584:	f04f 0200 	mov.w	r2, #0
 8003588:	d124      	bne.n	80035d4 <_dtoa_r+0x60c>
 800358a:	4b1b      	ldr	r3, [pc, #108]	; (80035f8 <_dtoa_r+0x630>)
 800358c:	4650      	mov	r0, sl
 800358e:	4659      	mov	r1, fp
 8003590:	f7fc fe84 	bl	800029c <__adddf3>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4640      	mov	r0, r8
 800359a:	4649      	mov	r1, r9
 800359c:	f7fd fac4 	bl	8000b28 <__aeabi_dcmpgt>
 80035a0:	2800      	cmp	r0, #0
 80035a2:	d173      	bne.n	800368c <_dtoa_r+0x6c4>
 80035a4:	4652      	mov	r2, sl
 80035a6:	465b      	mov	r3, fp
 80035a8:	4913      	ldr	r1, [pc, #76]	; (80035f8 <_dtoa_r+0x630>)
 80035aa:	2000      	movs	r0, #0
 80035ac:	f7fc fe74 	bl	8000298 <__aeabi_dsub>
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4640      	mov	r0, r8
 80035b6:	4649      	mov	r1, r9
 80035b8:	f7fd fa98 	bl	8000aec <__aeabi_dcmplt>
 80035bc:	2800      	cmp	r0, #0
 80035be:	f43f af35 	beq.w	800342c <_dtoa_r+0x464>
 80035c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80035c4:	1e6b      	subs	r3, r5, #1
 80035c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80035c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80035cc:	2b30      	cmp	r3, #48	; 0x30
 80035ce:	d0f8      	beq.n	80035c2 <_dtoa_r+0x5fa>
 80035d0:	9700      	str	r7, [sp, #0]
 80035d2:	e049      	b.n	8003668 <_dtoa_r+0x6a0>
 80035d4:	4b05      	ldr	r3, [pc, #20]	; (80035ec <_dtoa_r+0x624>)
 80035d6:	f7fd f817 	bl	8000608 <__aeabi_dmul>
 80035da:	4680      	mov	r8, r0
 80035dc:	4689      	mov	r9, r1
 80035de:	e7bd      	b.n	800355c <_dtoa_r+0x594>
 80035e0:	08004d08 	.word	0x08004d08
 80035e4:	08004ce0 	.word	0x08004ce0
 80035e8:	3ff00000 	.word	0x3ff00000
 80035ec:	40240000 	.word	0x40240000
 80035f0:	401c0000 	.word	0x401c0000
 80035f4:	40140000 	.word	0x40140000
 80035f8:	3fe00000 	.word	0x3fe00000
 80035fc:	9d01      	ldr	r5, [sp, #4]
 80035fe:	4656      	mov	r6, sl
 8003600:	465f      	mov	r7, fp
 8003602:	4642      	mov	r2, r8
 8003604:	464b      	mov	r3, r9
 8003606:	4630      	mov	r0, r6
 8003608:	4639      	mov	r1, r7
 800360a:	f7fd f927 	bl	800085c <__aeabi_ddiv>
 800360e:	f7fd faab 	bl	8000b68 <__aeabi_d2iz>
 8003612:	4682      	mov	sl, r0
 8003614:	f7fc ff8e 	bl	8000534 <__aeabi_i2d>
 8003618:	4642      	mov	r2, r8
 800361a:	464b      	mov	r3, r9
 800361c:	f7fc fff4 	bl	8000608 <__aeabi_dmul>
 8003620:	4602      	mov	r2, r0
 8003622:	460b      	mov	r3, r1
 8003624:	4630      	mov	r0, r6
 8003626:	4639      	mov	r1, r7
 8003628:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800362c:	f7fc fe34 	bl	8000298 <__aeabi_dsub>
 8003630:	f805 6b01 	strb.w	r6, [r5], #1
 8003634:	9e01      	ldr	r6, [sp, #4]
 8003636:	9f03      	ldr	r7, [sp, #12]
 8003638:	1bae      	subs	r6, r5, r6
 800363a:	42b7      	cmp	r7, r6
 800363c:	4602      	mov	r2, r0
 800363e:	460b      	mov	r3, r1
 8003640:	d135      	bne.n	80036ae <_dtoa_r+0x6e6>
 8003642:	f7fc fe2b 	bl	800029c <__adddf3>
 8003646:	4642      	mov	r2, r8
 8003648:	464b      	mov	r3, r9
 800364a:	4606      	mov	r6, r0
 800364c:	460f      	mov	r7, r1
 800364e:	f7fd fa6b 	bl	8000b28 <__aeabi_dcmpgt>
 8003652:	b9d0      	cbnz	r0, 800368a <_dtoa_r+0x6c2>
 8003654:	4642      	mov	r2, r8
 8003656:	464b      	mov	r3, r9
 8003658:	4630      	mov	r0, r6
 800365a:	4639      	mov	r1, r7
 800365c:	f7fd fa3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8003660:	b110      	cbz	r0, 8003668 <_dtoa_r+0x6a0>
 8003662:	f01a 0f01 	tst.w	sl, #1
 8003666:	d110      	bne.n	800368a <_dtoa_r+0x6c2>
 8003668:	4620      	mov	r0, r4
 800366a:	ee18 1a10 	vmov	r1, s16
 800366e:	f000 fd27 	bl	80040c0 <_Bfree>
 8003672:	2300      	movs	r3, #0
 8003674:	9800      	ldr	r0, [sp, #0]
 8003676:	702b      	strb	r3, [r5, #0]
 8003678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800367a:	3001      	adds	r0, #1
 800367c:	6018      	str	r0, [r3, #0]
 800367e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003680:	2b00      	cmp	r3, #0
 8003682:	f43f acf1 	beq.w	8003068 <_dtoa_r+0xa0>
 8003686:	601d      	str	r5, [r3, #0]
 8003688:	e4ee      	b.n	8003068 <_dtoa_r+0xa0>
 800368a:	9f00      	ldr	r7, [sp, #0]
 800368c:	462b      	mov	r3, r5
 800368e:	461d      	mov	r5, r3
 8003690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003694:	2a39      	cmp	r2, #57	; 0x39
 8003696:	d106      	bne.n	80036a6 <_dtoa_r+0x6de>
 8003698:	9a01      	ldr	r2, [sp, #4]
 800369a:	429a      	cmp	r2, r3
 800369c:	d1f7      	bne.n	800368e <_dtoa_r+0x6c6>
 800369e:	9901      	ldr	r1, [sp, #4]
 80036a0:	2230      	movs	r2, #48	; 0x30
 80036a2:	3701      	adds	r7, #1
 80036a4:	700a      	strb	r2, [r1, #0]
 80036a6:	781a      	ldrb	r2, [r3, #0]
 80036a8:	3201      	adds	r2, #1
 80036aa:	701a      	strb	r2, [r3, #0]
 80036ac:	e790      	b.n	80035d0 <_dtoa_r+0x608>
 80036ae:	4ba6      	ldr	r3, [pc, #664]	; (8003948 <_dtoa_r+0x980>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	f7fc ffa9 	bl	8000608 <__aeabi_dmul>
 80036b6:	2200      	movs	r2, #0
 80036b8:	2300      	movs	r3, #0
 80036ba:	4606      	mov	r6, r0
 80036bc:	460f      	mov	r7, r1
 80036be:	f7fd fa0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80036c2:	2800      	cmp	r0, #0
 80036c4:	d09d      	beq.n	8003602 <_dtoa_r+0x63a>
 80036c6:	e7cf      	b.n	8003668 <_dtoa_r+0x6a0>
 80036c8:	9a08      	ldr	r2, [sp, #32]
 80036ca:	2a00      	cmp	r2, #0
 80036cc:	f000 80d7 	beq.w	800387e <_dtoa_r+0x8b6>
 80036d0:	9a06      	ldr	r2, [sp, #24]
 80036d2:	2a01      	cmp	r2, #1
 80036d4:	f300 80ba 	bgt.w	800384c <_dtoa_r+0x884>
 80036d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80036da:	2a00      	cmp	r2, #0
 80036dc:	f000 80b2 	beq.w	8003844 <_dtoa_r+0x87c>
 80036e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80036e4:	9e07      	ldr	r6, [sp, #28]
 80036e6:	9d04      	ldr	r5, [sp, #16]
 80036e8:	9a04      	ldr	r2, [sp, #16]
 80036ea:	441a      	add	r2, r3
 80036ec:	9204      	str	r2, [sp, #16]
 80036ee:	9a05      	ldr	r2, [sp, #20]
 80036f0:	2101      	movs	r1, #1
 80036f2:	441a      	add	r2, r3
 80036f4:	4620      	mov	r0, r4
 80036f6:	9205      	str	r2, [sp, #20]
 80036f8:	f000 fd9a 	bl	8004230 <__i2b>
 80036fc:	4607      	mov	r7, r0
 80036fe:	2d00      	cmp	r5, #0
 8003700:	dd0c      	ble.n	800371c <_dtoa_r+0x754>
 8003702:	9b05      	ldr	r3, [sp, #20]
 8003704:	2b00      	cmp	r3, #0
 8003706:	dd09      	ble.n	800371c <_dtoa_r+0x754>
 8003708:	42ab      	cmp	r3, r5
 800370a:	9a04      	ldr	r2, [sp, #16]
 800370c:	bfa8      	it	ge
 800370e:	462b      	movge	r3, r5
 8003710:	1ad2      	subs	r2, r2, r3
 8003712:	9204      	str	r2, [sp, #16]
 8003714:	9a05      	ldr	r2, [sp, #20]
 8003716:	1aed      	subs	r5, r5, r3
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	9305      	str	r3, [sp, #20]
 800371c:	9b07      	ldr	r3, [sp, #28]
 800371e:	b31b      	cbz	r3, 8003768 <_dtoa_r+0x7a0>
 8003720:	9b08      	ldr	r3, [sp, #32]
 8003722:	2b00      	cmp	r3, #0
 8003724:	f000 80af 	beq.w	8003886 <_dtoa_r+0x8be>
 8003728:	2e00      	cmp	r6, #0
 800372a:	dd13      	ble.n	8003754 <_dtoa_r+0x78c>
 800372c:	4639      	mov	r1, r7
 800372e:	4632      	mov	r2, r6
 8003730:	4620      	mov	r0, r4
 8003732:	f000 fe3d 	bl	80043b0 <__pow5mult>
 8003736:	ee18 2a10 	vmov	r2, s16
 800373a:	4601      	mov	r1, r0
 800373c:	4607      	mov	r7, r0
 800373e:	4620      	mov	r0, r4
 8003740:	f000 fd8c 	bl	800425c <__multiply>
 8003744:	ee18 1a10 	vmov	r1, s16
 8003748:	4680      	mov	r8, r0
 800374a:	4620      	mov	r0, r4
 800374c:	f000 fcb8 	bl	80040c0 <_Bfree>
 8003750:	ee08 8a10 	vmov	s16, r8
 8003754:	9b07      	ldr	r3, [sp, #28]
 8003756:	1b9a      	subs	r2, r3, r6
 8003758:	d006      	beq.n	8003768 <_dtoa_r+0x7a0>
 800375a:	ee18 1a10 	vmov	r1, s16
 800375e:	4620      	mov	r0, r4
 8003760:	f000 fe26 	bl	80043b0 <__pow5mult>
 8003764:	ee08 0a10 	vmov	s16, r0
 8003768:	2101      	movs	r1, #1
 800376a:	4620      	mov	r0, r4
 800376c:	f000 fd60 	bl	8004230 <__i2b>
 8003770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003772:	2b00      	cmp	r3, #0
 8003774:	4606      	mov	r6, r0
 8003776:	f340 8088 	ble.w	800388a <_dtoa_r+0x8c2>
 800377a:	461a      	mov	r2, r3
 800377c:	4601      	mov	r1, r0
 800377e:	4620      	mov	r0, r4
 8003780:	f000 fe16 	bl	80043b0 <__pow5mult>
 8003784:	9b06      	ldr	r3, [sp, #24]
 8003786:	2b01      	cmp	r3, #1
 8003788:	4606      	mov	r6, r0
 800378a:	f340 8081 	ble.w	8003890 <_dtoa_r+0x8c8>
 800378e:	f04f 0800 	mov.w	r8, #0
 8003792:	6933      	ldr	r3, [r6, #16]
 8003794:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003798:	6918      	ldr	r0, [r3, #16]
 800379a:	f000 fcf9 	bl	8004190 <__hi0bits>
 800379e:	f1c0 0020 	rsb	r0, r0, #32
 80037a2:	9b05      	ldr	r3, [sp, #20]
 80037a4:	4418      	add	r0, r3
 80037a6:	f010 001f 	ands.w	r0, r0, #31
 80037aa:	f000 8092 	beq.w	80038d2 <_dtoa_r+0x90a>
 80037ae:	f1c0 0320 	rsb	r3, r0, #32
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	f340 808a 	ble.w	80038cc <_dtoa_r+0x904>
 80037b8:	f1c0 001c 	rsb	r0, r0, #28
 80037bc:	9b04      	ldr	r3, [sp, #16]
 80037be:	4403      	add	r3, r0
 80037c0:	9304      	str	r3, [sp, #16]
 80037c2:	9b05      	ldr	r3, [sp, #20]
 80037c4:	4403      	add	r3, r0
 80037c6:	4405      	add	r5, r0
 80037c8:	9305      	str	r3, [sp, #20]
 80037ca:	9b04      	ldr	r3, [sp, #16]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	dd07      	ble.n	80037e0 <_dtoa_r+0x818>
 80037d0:	ee18 1a10 	vmov	r1, s16
 80037d4:	461a      	mov	r2, r3
 80037d6:	4620      	mov	r0, r4
 80037d8:	f000 fe44 	bl	8004464 <__lshift>
 80037dc:	ee08 0a10 	vmov	s16, r0
 80037e0:	9b05      	ldr	r3, [sp, #20]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	dd05      	ble.n	80037f2 <_dtoa_r+0x82a>
 80037e6:	4631      	mov	r1, r6
 80037e8:	461a      	mov	r2, r3
 80037ea:	4620      	mov	r0, r4
 80037ec:	f000 fe3a 	bl	8004464 <__lshift>
 80037f0:	4606      	mov	r6, r0
 80037f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d06e      	beq.n	80038d6 <_dtoa_r+0x90e>
 80037f8:	ee18 0a10 	vmov	r0, s16
 80037fc:	4631      	mov	r1, r6
 80037fe:	f000 fea1 	bl	8004544 <__mcmp>
 8003802:	2800      	cmp	r0, #0
 8003804:	da67      	bge.n	80038d6 <_dtoa_r+0x90e>
 8003806:	9b00      	ldr	r3, [sp, #0]
 8003808:	3b01      	subs	r3, #1
 800380a:	ee18 1a10 	vmov	r1, s16
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	220a      	movs	r2, #10
 8003812:	2300      	movs	r3, #0
 8003814:	4620      	mov	r0, r4
 8003816:	f000 fc75 	bl	8004104 <__multadd>
 800381a:	9b08      	ldr	r3, [sp, #32]
 800381c:	ee08 0a10 	vmov	s16, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 81b1 	beq.w	8003b88 <_dtoa_r+0xbc0>
 8003826:	2300      	movs	r3, #0
 8003828:	4639      	mov	r1, r7
 800382a:	220a      	movs	r2, #10
 800382c:	4620      	mov	r0, r4
 800382e:	f000 fc69 	bl	8004104 <__multadd>
 8003832:	9b02      	ldr	r3, [sp, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	4607      	mov	r7, r0
 8003838:	f300 808e 	bgt.w	8003958 <_dtoa_r+0x990>
 800383c:	9b06      	ldr	r3, [sp, #24]
 800383e:	2b02      	cmp	r3, #2
 8003840:	dc51      	bgt.n	80038e6 <_dtoa_r+0x91e>
 8003842:	e089      	b.n	8003958 <_dtoa_r+0x990>
 8003844:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003846:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800384a:	e74b      	b.n	80036e4 <_dtoa_r+0x71c>
 800384c:	9b03      	ldr	r3, [sp, #12]
 800384e:	1e5e      	subs	r6, r3, #1
 8003850:	9b07      	ldr	r3, [sp, #28]
 8003852:	42b3      	cmp	r3, r6
 8003854:	bfbf      	itttt	lt
 8003856:	9b07      	ldrlt	r3, [sp, #28]
 8003858:	9607      	strlt	r6, [sp, #28]
 800385a:	1af2      	sublt	r2, r6, r3
 800385c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800385e:	bfb6      	itet	lt
 8003860:	189b      	addlt	r3, r3, r2
 8003862:	1b9e      	subge	r6, r3, r6
 8003864:	930a      	strlt	r3, [sp, #40]	; 0x28
 8003866:	9b03      	ldr	r3, [sp, #12]
 8003868:	bfb8      	it	lt
 800386a:	2600      	movlt	r6, #0
 800386c:	2b00      	cmp	r3, #0
 800386e:	bfb7      	itett	lt
 8003870:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8003874:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8003878:	1a9d      	sublt	r5, r3, r2
 800387a:	2300      	movlt	r3, #0
 800387c:	e734      	b.n	80036e8 <_dtoa_r+0x720>
 800387e:	9e07      	ldr	r6, [sp, #28]
 8003880:	9d04      	ldr	r5, [sp, #16]
 8003882:	9f08      	ldr	r7, [sp, #32]
 8003884:	e73b      	b.n	80036fe <_dtoa_r+0x736>
 8003886:	9a07      	ldr	r2, [sp, #28]
 8003888:	e767      	b.n	800375a <_dtoa_r+0x792>
 800388a:	9b06      	ldr	r3, [sp, #24]
 800388c:	2b01      	cmp	r3, #1
 800388e:	dc18      	bgt.n	80038c2 <_dtoa_r+0x8fa>
 8003890:	f1ba 0f00 	cmp.w	sl, #0
 8003894:	d115      	bne.n	80038c2 <_dtoa_r+0x8fa>
 8003896:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800389a:	b993      	cbnz	r3, 80038c2 <_dtoa_r+0x8fa>
 800389c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80038a0:	0d1b      	lsrs	r3, r3, #20
 80038a2:	051b      	lsls	r3, r3, #20
 80038a4:	b183      	cbz	r3, 80038c8 <_dtoa_r+0x900>
 80038a6:	9b04      	ldr	r3, [sp, #16]
 80038a8:	3301      	adds	r3, #1
 80038aa:	9304      	str	r3, [sp, #16]
 80038ac:	9b05      	ldr	r3, [sp, #20]
 80038ae:	3301      	adds	r3, #1
 80038b0:	9305      	str	r3, [sp, #20]
 80038b2:	f04f 0801 	mov.w	r8, #1
 80038b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f47f af6a 	bne.w	8003792 <_dtoa_r+0x7ca>
 80038be:	2001      	movs	r0, #1
 80038c0:	e76f      	b.n	80037a2 <_dtoa_r+0x7da>
 80038c2:	f04f 0800 	mov.w	r8, #0
 80038c6:	e7f6      	b.n	80038b6 <_dtoa_r+0x8ee>
 80038c8:	4698      	mov	r8, r3
 80038ca:	e7f4      	b.n	80038b6 <_dtoa_r+0x8ee>
 80038cc:	f43f af7d 	beq.w	80037ca <_dtoa_r+0x802>
 80038d0:	4618      	mov	r0, r3
 80038d2:	301c      	adds	r0, #28
 80038d4:	e772      	b.n	80037bc <_dtoa_r+0x7f4>
 80038d6:	9b03      	ldr	r3, [sp, #12]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	dc37      	bgt.n	800394c <_dtoa_r+0x984>
 80038dc:	9b06      	ldr	r3, [sp, #24]
 80038de:	2b02      	cmp	r3, #2
 80038e0:	dd34      	ble.n	800394c <_dtoa_r+0x984>
 80038e2:	9b03      	ldr	r3, [sp, #12]
 80038e4:	9302      	str	r3, [sp, #8]
 80038e6:	9b02      	ldr	r3, [sp, #8]
 80038e8:	b96b      	cbnz	r3, 8003906 <_dtoa_r+0x93e>
 80038ea:	4631      	mov	r1, r6
 80038ec:	2205      	movs	r2, #5
 80038ee:	4620      	mov	r0, r4
 80038f0:	f000 fc08 	bl	8004104 <__multadd>
 80038f4:	4601      	mov	r1, r0
 80038f6:	4606      	mov	r6, r0
 80038f8:	ee18 0a10 	vmov	r0, s16
 80038fc:	f000 fe22 	bl	8004544 <__mcmp>
 8003900:	2800      	cmp	r0, #0
 8003902:	f73f adbb 	bgt.w	800347c <_dtoa_r+0x4b4>
 8003906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003908:	9d01      	ldr	r5, [sp, #4]
 800390a:	43db      	mvns	r3, r3
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	f04f 0800 	mov.w	r8, #0
 8003912:	4631      	mov	r1, r6
 8003914:	4620      	mov	r0, r4
 8003916:	f000 fbd3 	bl	80040c0 <_Bfree>
 800391a:	2f00      	cmp	r7, #0
 800391c:	f43f aea4 	beq.w	8003668 <_dtoa_r+0x6a0>
 8003920:	f1b8 0f00 	cmp.w	r8, #0
 8003924:	d005      	beq.n	8003932 <_dtoa_r+0x96a>
 8003926:	45b8      	cmp	r8, r7
 8003928:	d003      	beq.n	8003932 <_dtoa_r+0x96a>
 800392a:	4641      	mov	r1, r8
 800392c:	4620      	mov	r0, r4
 800392e:	f000 fbc7 	bl	80040c0 <_Bfree>
 8003932:	4639      	mov	r1, r7
 8003934:	4620      	mov	r0, r4
 8003936:	f000 fbc3 	bl	80040c0 <_Bfree>
 800393a:	e695      	b.n	8003668 <_dtoa_r+0x6a0>
 800393c:	2600      	movs	r6, #0
 800393e:	4637      	mov	r7, r6
 8003940:	e7e1      	b.n	8003906 <_dtoa_r+0x93e>
 8003942:	9700      	str	r7, [sp, #0]
 8003944:	4637      	mov	r7, r6
 8003946:	e599      	b.n	800347c <_dtoa_r+0x4b4>
 8003948:	40240000 	.word	0x40240000
 800394c:	9b08      	ldr	r3, [sp, #32]
 800394e:	2b00      	cmp	r3, #0
 8003950:	f000 80ca 	beq.w	8003ae8 <_dtoa_r+0xb20>
 8003954:	9b03      	ldr	r3, [sp, #12]
 8003956:	9302      	str	r3, [sp, #8]
 8003958:	2d00      	cmp	r5, #0
 800395a:	dd05      	ble.n	8003968 <_dtoa_r+0x9a0>
 800395c:	4639      	mov	r1, r7
 800395e:	462a      	mov	r2, r5
 8003960:	4620      	mov	r0, r4
 8003962:	f000 fd7f 	bl	8004464 <__lshift>
 8003966:	4607      	mov	r7, r0
 8003968:	f1b8 0f00 	cmp.w	r8, #0
 800396c:	d05b      	beq.n	8003a26 <_dtoa_r+0xa5e>
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4620      	mov	r0, r4
 8003972:	f000 fb65 	bl	8004040 <_Balloc>
 8003976:	4605      	mov	r5, r0
 8003978:	b928      	cbnz	r0, 8003986 <_dtoa_r+0x9be>
 800397a:	4b87      	ldr	r3, [pc, #540]	; (8003b98 <_dtoa_r+0xbd0>)
 800397c:	4602      	mov	r2, r0
 800397e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003982:	f7ff bb3b 	b.w	8002ffc <_dtoa_r+0x34>
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	3202      	adds	r2, #2
 800398a:	0092      	lsls	r2, r2, #2
 800398c:	f107 010c 	add.w	r1, r7, #12
 8003990:	300c      	adds	r0, #12
 8003992:	f000 fb47 	bl	8004024 <memcpy>
 8003996:	2201      	movs	r2, #1
 8003998:	4629      	mov	r1, r5
 800399a:	4620      	mov	r0, r4
 800399c:	f000 fd62 	bl	8004464 <__lshift>
 80039a0:	9b01      	ldr	r3, [sp, #4]
 80039a2:	f103 0901 	add.w	r9, r3, #1
 80039a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80039aa:	4413      	add	r3, r2
 80039ac:	9305      	str	r3, [sp, #20]
 80039ae:	f00a 0301 	and.w	r3, sl, #1
 80039b2:	46b8      	mov	r8, r7
 80039b4:	9304      	str	r3, [sp, #16]
 80039b6:	4607      	mov	r7, r0
 80039b8:	4631      	mov	r1, r6
 80039ba:	ee18 0a10 	vmov	r0, s16
 80039be:	f7ff fa77 	bl	8002eb0 <quorem>
 80039c2:	4641      	mov	r1, r8
 80039c4:	9002      	str	r0, [sp, #8]
 80039c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80039ca:	ee18 0a10 	vmov	r0, s16
 80039ce:	f000 fdb9 	bl	8004544 <__mcmp>
 80039d2:	463a      	mov	r2, r7
 80039d4:	9003      	str	r0, [sp, #12]
 80039d6:	4631      	mov	r1, r6
 80039d8:	4620      	mov	r0, r4
 80039da:	f000 fdcf 	bl	800457c <__mdiff>
 80039de:	68c2      	ldr	r2, [r0, #12]
 80039e0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80039e4:	4605      	mov	r5, r0
 80039e6:	bb02      	cbnz	r2, 8003a2a <_dtoa_r+0xa62>
 80039e8:	4601      	mov	r1, r0
 80039ea:	ee18 0a10 	vmov	r0, s16
 80039ee:	f000 fda9 	bl	8004544 <__mcmp>
 80039f2:	4602      	mov	r2, r0
 80039f4:	4629      	mov	r1, r5
 80039f6:	4620      	mov	r0, r4
 80039f8:	9207      	str	r2, [sp, #28]
 80039fa:	f000 fb61 	bl	80040c0 <_Bfree>
 80039fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8003a02:	ea43 0102 	orr.w	r1, r3, r2
 8003a06:	9b04      	ldr	r3, [sp, #16]
 8003a08:	430b      	orrs	r3, r1
 8003a0a:	464d      	mov	r5, r9
 8003a0c:	d10f      	bne.n	8003a2e <_dtoa_r+0xa66>
 8003a0e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003a12:	d02a      	beq.n	8003a6a <_dtoa_r+0xaa2>
 8003a14:	9b03      	ldr	r3, [sp, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	dd02      	ble.n	8003a20 <_dtoa_r+0xa58>
 8003a1a:	9b02      	ldr	r3, [sp, #8]
 8003a1c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8003a20:	f88b a000 	strb.w	sl, [fp]
 8003a24:	e775      	b.n	8003912 <_dtoa_r+0x94a>
 8003a26:	4638      	mov	r0, r7
 8003a28:	e7ba      	b.n	80039a0 <_dtoa_r+0x9d8>
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	e7e2      	b.n	80039f4 <_dtoa_r+0xa2c>
 8003a2e:	9b03      	ldr	r3, [sp, #12]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	db04      	blt.n	8003a3e <_dtoa_r+0xa76>
 8003a34:	9906      	ldr	r1, [sp, #24]
 8003a36:	430b      	orrs	r3, r1
 8003a38:	9904      	ldr	r1, [sp, #16]
 8003a3a:	430b      	orrs	r3, r1
 8003a3c:	d122      	bne.n	8003a84 <_dtoa_r+0xabc>
 8003a3e:	2a00      	cmp	r2, #0
 8003a40:	ddee      	ble.n	8003a20 <_dtoa_r+0xa58>
 8003a42:	ee18 1a10 	vmov	r1, s16
 8003a46:	2201      	movs	r2, #1
 8003a48:	4620      	mov	r0, r4
 8003a4a:	f000 fd0b 	bl	8004464 <__lshift>
 8003a4e:	4631      	mov	r1, r6
 8003a50:	ee08 0a10 	vmov	s16, r0
 8003a54:	f000 fd76 	bl	8004544 <__mcmp>
 8003a58:	2800      	cmp	r0, #0
 8003a5a:	dc03      	bgt.n	8003a64 <_dtoa_r+0xa9c>
 8003a5c:	d1e0      	bne.n	8003a20 <_dtoa_r+0xa58>
 8003a5e:	f01a 0f01 	tst.w	sl, #1
 8003a62:	d0dd      	beq.n	8003a20 <_dtoa_r+0xa58>
 8003a64:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003a68:	d1d7      	bne.n	8003a1a <_dtoa_r+0xa52>
 8003a6a:	2339      	movs	r3, #57	; 0x39
 8003a6c:	f88b 3000 	strb.w	r3, [fp]
 8003a70:	462b      	mov	r3, r5
 8003a72:	461d      	mov	r5, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003a7a:	2a39      	cmp	r2, #57	; 0x39
 8003a7c:	d071      	beq.n	8003b62 <_dtoa_r+0xb9a>
 8003a7e:	3201      	adds	r2, #1
 8003a80:	701a      	strb	r2, [r3, #0]
 8003a82:	e746      	b.n	8003912 <_dtoa_r+0x94a>
 8003a84:	2a00      	cmp	r2, #0
 8003a86:	dd07      	ble.n	8003a98 <_dtoa_r+0xad0>
 8003a88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003a8c:	d0ed      	beq.n	8003a6a <_dtoa_r+0xaa2>
 8003a8e:	f10a 0301 	add.w	r3, sl, #1
 8003a92:	f88b 3000 	strb.w	r3, [fp]
 8003a96:	e73c      	b.n	8003912 <_dtoa_r+0x94a>
 8003a98:	9b05      	ldr	r3, [sp, #20]
 8003a9a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8003a9e:	4599      	cmp	r9, r3
 8003aa0:	d047      	beq.n	8003b32 <_dtoa_r+0xb6a>
 8003aa2:	ee18 1a10 	vmov	r1, s16
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	220a      	movs	r2, #10
 8003aaa:	4620      	mov	r0, r4
 8003aac:	f000 fb2a 	bl	8004104 <__multadd>
 8003ab0:	45b8      	cmp	r8, r7
 8003ab2:	ee08 0a10 	vmov	s16, r0
 8003ab6:	f04f 0300 	mov.w	r3, #0
 8003aba:	f04f 020a 	mov.w	r2, #10
 8003abe:	4641      	mov	r1, r8
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	d106      	bne.n	8003ad2 <_dtoa_r+0xb0a>
 8003ac4:	f000 fb1e 	bl	8004104 <__multadd>
 8003ac8:	4680      	mov	r8, r0
 8003aca:	4607      	mov	r7, r0
 8003acc:	f109 0901 	add.w	r9, r9, #1
 8003ad0:	e772      	b.n	80039b8 <_dtoa_r+0x9f0>
 8003ad2:	f000 fb17 	bl	8004104 <__multadd>
 8003ad6:	4639      	mov	r1, r7
 8003ad8:	4680      	mov	r8, r0
 8003ada:	2300      	movs	r3, #0
 8003adc:	220a      	movs	r2, #10
 8003ade:	4620      	mov	r0, r4
 8003ae0:	f000 fb10 	bl	8004104 <__multadd>
 8003ae4:	4607      	mov	r7, r0
 8003ae6:	e7f1      	b.n	8003acc <_dtoa_r+0xb04>
 8003ae8:	9b03      	ldr	r3, [sp, #12]
 8003aea:	9302      	str	r3, [sp, #8]
 8003aec:	9d01      	ldr	r5, [sp, #4]
 8003aee:	ee18 0a10 	vmov	r0, s16
 8003af2:	4631      	mov	r1, r6
 8003af4:	f7ff f9dc 	bl	8002eb0 <quorem>
 8003af8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8003afc:	9b01      	ldr	r3, [sp, #4]
 8003afe:	f805 ab01 	strb.w	sl, [r5], #1
 8003b02:	1aea      	subs	r2, r5, r3
 8003b04:	9b02      	ldr	r3, [sp, #8]
 8003b06:	4293      	cmp	r3, r2
 8003b08:	dd09      	ble.n	8003b1e <_dtoa_r+0xb56>
 8003b0a:	ee18 1a10 	vmov	r1, s16
 8003b0e:	2300      	movs	r3, #0
 8003b10:	220a      	movs	r2, #10
 8003b12:	4620      	mov	r0, r4
 8003b14:	f000 faf6 	bl	8004104 <__multadd>
 8003b18:	ee08 0a10 	vmov	s16, r0
 8003b1c:	e7e7      	b.n	8003aee <_dtoa_r+0xb26>
 8003b1e:	9b02      	ldr	r3, [sp, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	bfc8      	it	gt
 8003b24:	461d      	movgt	r5, r3
 8003b26:	9b01      	ldr	r3, [sp, #4]
 8003b28:	bfd8      	it	le
 8003b2a:	2501      	movle	r5, #1
 8003b2c:	441d      	add	r5, r3
 8003b2e:	f04f 0800 	mov.w	r8, #0
 8003b32:	ee18 1a10 	vmov	r1, s16
 8003b36:	2201      	movs	r2, #1
 8003b38:	4620      	mov	r0, r4
 8003b3a:	f000 fc93 	bl	8004464 <__lshift>
 8003b3e:	4631      	mov	r1, r6
 8003b40:	ee08 0a10 	vmov	s16, r0
 8003b44:	f000 fcfe 	bl	8004544 <__mcmp>
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	dc91      	bgt.n	8003a70 <_dtoa_r+0xaa8>
 8003b4c:	d102      	bne.n	8003b54 <_dtoa_r+0xb8c>
 8003b4e:	f01a 0f01 	tst.w	sl, #1
 8003b52:	d18d      	bne.n	8003a70 <_dtoa_r+0xaa8>
 8003b54:	462b      	mov	r3, r5
 8003b56:	461d      	mov	r5, r3
 8003b58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003b5c:	2a30      	cmp	r2, #48	; 0x30
 8003b5e:	d0fa      	beq.n	8003b56 <_dtoa_r+0xb8e>
 8003b60:	e6d7      	b.n	8003912 <_dtoa_r+0x94a>
 8003b62:	9a01      	ldr	r2, [sp, #4]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d184      	bne.n	8003a72 <_dtoa_r+0xaaa>
 8003b68:	9b00      	ldr	r3, [sp, #0]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	2331      	movs	r3, #49	; 0x31
 8003b70:	7013      	strb	r3, [r2, #0]
 8003b72:	e6ce      	b.n	8003912 <_dtoa_r+0x94a>
 8003b74:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <_dtoa_r+0xbd4>)
 8003b76:	f7ff ba95 	b.w	80030a4 <_dtoa_r+0xdc>
 8003b7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f47f aa6e 	bne.w	800305e <_dtoa_r+0x96>
 8003b82:	4b07      	ldr	r3, [pc, #28]	; (8003ba0 <_dtoa_r+0xbd8>)
 8003b84:	f7ff ba8e 	b.w	80030a4 <_dtoa_r+0xdc>
 8003b88:	9b02      	ldr	r3, [sp, #8]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	dcae      	bgt.n	8003aec <_dtoa_r+0xb24>
 8003b8e:	9b06      	ldr	r3, [sp, #24]
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	f73f aea8 	bgt.w	80038e6 <_dtoa_r+0x91e>
 8003b96:	e7a9      	b.n	8003aec <_dtoa_r+0xb24>
 8003b98:	08004c10 	.word	0x08004c10
 8003b9c:	08004b6d 	.word	0x08004b6d
 8003ba0:	08004b91 	.word	0x08004b91

08003ba4 <__sflush_r>:
 8003ba4:	898a      	ldrh	r2, [r1, #12]
 8003ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003baa:	4605      	mov	r5, r0
 8003bac:	0710      	lsls	r0, r2, #28
 8003bae:	460c      	mov	r4, r1
 8003bb0:	d458      	bmi.n	8003c64 <__sflush_r+0xc0>
 8003bb2:	684b      	ldr	r3, [r1, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	dc05      	bgt.n	8003bc4 <__sflush_r+0x20>
 8003bb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	dc02      	bgt.n	8003bc4 <__sflush_r+0x20>
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003bc6:	2e00      	cmp	r6, #0
 8003bc8:	d0f9      	beq.n	8003bbe <__sflush_r+0x1a>
 8003bca:	2300      	movs	r3, #0
 8003bcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003bd0:	682f      	ldr	r7, [r5, #0]
 8003bd2:	602b      	str	r3, [r5, #0]
 8003bd4:	d032      	beq.n	8003c3c <__sflush_r+0x98>
 8003bd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003bd8:	89a3      	ldrh	r3, [r4, #12]
 8003bda:	075a      	lsls	r2, r3, #29
 8003bdc:	d505      	bpl.n	8003bea <__sflush_r+0x46>
 8003bde:	6863      	ldr	r3, [r4, #4]
 8003be0:	1ac0      	subs	r0, r0, r3
 8003be2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003be4:	b10b      	cbz	r3, 8003bea <__sflush_r+0x46>
 8003be6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003be8:	1ac0      	subs	r0, r0, r3
 8003bea:	2300      	movs	r3, #0
 8003bec:	4602      	mov	r2, r0
 8003bee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003bf0:	6a21      	ldr	r1, [r4, #32]
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	47b0      	blx	r6
 8003bf6:	1c43      	adds	r3, r0, #1
 8003bf8:	89a3      	ldrh	r3, [r4, #12]
 8003bfa:	d106      	bne.n	8003c0a <__sflush_r+0x66>
 8003bfc:	6829      	ldr	r1, [r5, #0]
 8003bfe:	291d      	cmp	r1, #29
 8003c00:	d82c      	bhi.n	8003c5c <__sflush_r+0xb8>
 8003c02:	4a2a      	ldr	r2, [pc, #168]	; (8003cac <__sflush_r+0x108>)
 8003c04:	40ca      	lsrs	r2, r1
 8003c06:	07d6      	lsls	r6, r2, #31
 8003c08:	d528      	bpl.n	8003c5c <__sflush_r+0xb8>
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	6062      	str	r2, [r4, #4]
 8003c0e:	04d9      	lsls	r1, r3, #19
 8003c10:	6922      	ldr	r2, [r4, #16]
 8003c12:	6022      	str	r2, [r4, #0]
 8003c14:	d504      	bpl.n	8003c20 <__sflush_r+0x7c>
 8003c16:	1c42      	adds	r2, r0, #1
 8003c18:	d101      	bne.n	8003c1e <__sflush_r+0x7a>
 8003c1a:	682b      	ldr	r3, [r5, #0]
 8003c1c:	b903      	cbnz	r3, 8003c20 <__sflush_r+0x7c>
 8003c1e:	6560      	str	r0, [r4, #84]	; 0x54
 8003c20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c22:	602f      	str	r7, [r5, #0]
 8003c24:	2900      	cmp	r1, #0
 8003c26:	d0ca      	beq.n	8003bbe <__sflush_r+0x1a>
 8003c28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c2c:	4299      	cmp	r1, r3
 8003c2e:	d002      	beq.n	8003c36 <__sflush_r+0x92>
 8003c30:	4628      	mov	r0, r5
 8003c32:	f000 fd9f 	bl	8004774 <_free_r>
 8003c36:	2000      	movs	r0, #0
 8003c38:	6360      	str	r0, [r4, #52]	; 0x34
 8003c3a:	e7c1      	b.n	8003bc0 <__sflush_r+0x1c>
 8003c3c:	6a21      	ldr	r1, [r4, #32]
 8003c3e:	2301      	movs	r3, #1
 8003c40:	4628      	mov	r0, r5
 8003c42:	47b0      	blx	r6
 8003c44:	1c41      	adds	r1, r0, #1
 8003c46:	d1c7      	bne.n	8003bd8 <__sflush_r+0x34>
 8003c48:	682b      	ldr	r3, [r5, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0c4      	beq.n	8003bd8 <__sflush_r+0x34>
 8003c4e:	2b1d      	cmp	r3, #29
 8003c50:	d001      	beq.n	8003c56 <__sflush_r+0xb2>
 8003c52:	2b16      	cmp	r3, #22
 8003c54:	d101      	bne.n	8003c5a <__sflush_r+0xb6>
 8003c56:	602f      	str	r7, [r5, #0]
 8003c58:	e7b1      	b.n	8003bbe <__sflush_r+0x1a>
 8003c5a:	89a3      	ldrh	r3, [r4, #12]
 8003c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c60:	81a3      	strh	r3, [r4, #12]
 8003c62:	e7ad      	b.n	8003bc0 <__sflush_r+0x1c>
 8003c64:	690f      	ldr	r7, [r1, #16]
 8003c66:	2f00      	cmp	r7, #0
 8003c68:	d0a9      	beq.n	8003bbe <__sflush_r+0x1a>
 8003c6a:	0793      	lsls	r3, r2, #30
 8003c6c:	680e      	ldr	r6, [r1, #0]
 8003c6e:	bf08      	it	eq
 8003c70:	694b      	ldreq	r3, [r1, #20]
 8003c72:	600f      	str	r7, [r1, #0]
 8003c74:	bf18      	it	ne
 8003c76:	2300      	movne	r3, #0
 8003c78:	eba6 0807 	sub.w	r8, r6, r7
 8003c7c:	608b      	str	r3, [r1, #8]
 8003c7e:	f1b8 0f00 	cmp.w	r8, #0
 8003c82:	dd9c      	ble.n	8003bbe <__sflush_r+0x1a>
 8003c84:	6a21      	ldr	r1, [r4, #32]
 8003c86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003c88:	4643      	mov	r3, r8
 8003c8a:	463a      	mov	r2, r7
 8003c8c:	4628      	mov	r0, r5
 8003c8e:	47b0      	blx	r6
 8003c90:	2800      	cmp	r0, #0
 8003c92:	dc06      	bgt.n	8003ca2 <__sflush_r+0xfe>
 8003c94:	89a3      	ldrh	r3, [r4, #12]
 8003c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c9a:	81a3      	strh	r3, [r4, #12]
 8003c9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ca0:	e78e      	b.n	8003bc0 <__sflush_r+0x1c>
 8003ca2:	4407      	add	r7, r0
 8003ca4:	eba8 0800 	sub.w	r8, r8, r0
 8003ca8:	e7e9      	b.n	8003c7e <__sflush_r+0xda>
 8003caa:	bf00      	nop
 8003cac:	20400001 	.word	0x20400001

08003cb0 <_fflush_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	690b      	ldr	r3, [r1, #16]
 8003cb4:	4605      	mov	r5, r0
 8003cb6:	460c      	mov	r4, r1
 8003cb8:	b913      	cbnz	r3, 8003cc0 <_fflush_r+0x10>
 8003cba:	2500      	movs	r5, #0
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	bd38      	pop	{r3, r4, r5, pc}
 8003cc0:	b118      	cbz	r0, 8003cca <_fflush_r+0x1a>
 8003cc2:	6983      	ldr	r3, [r0, #24]
 8003cc4:	b90b      	cbnz	r3, 8003cca <_fflush_r+0x1a>
 8003cc6:	f000 f887 	bl	8003dd8 <__sinit>
 8003cca:	4b14      	ldr	r3, [pc, #80]	; (8003d1c <_fflush_r+0x6c>)
 8003ccc:	429c      	cmp	r4, r3
 8003cce:	d11b      	bne.n	8003d08 <_fflush_r+0x58>
 8003cd0:	686c      	ldr	r4, [r5, #4]
 8003cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0ef      	beq.n	8003cba <_fflush_r+0xa>
 8003cda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003cdc:	07d0      	lsls	r0, r2, #31
 8003cde:	d404      	bmi.n	8003cea <_fflush_r+0x3a>
 8003ce0:	0599      	lsls	r1, r3, #22
 8003ce2:	d402      	bmi.n	8003cea <_fflush_r+0x3a>
 8003ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ce6:	f000 f91a 	bl	8003f1e <__retarget_lock_acquire_recursive>
 8003cea:	4628      	mov	r0, r5
 8003cec:	4621      	mov	r1, r4
 8003cee:	f7ff ff59 	bl	8003ba4 <__sflush_r>
 8003cf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cf4:	07da      	lsls	r2, r3, #31
 8003cf6:	4605      	mov	r5, r0
 8003cf8:	d4e0      	bmi.n	8003cbc <_fflush_r+0xc>
 8003cfa:	89a3      	ldrh	r3, [r4, #12]
 8003cfc:	059b      	lsls	r3, r3, #22
 8003cfe:	d4dd      	bmi.n	8003cbc <_fflush_r+0xc>
 8003d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d02:	f000 f90d 	bl	8003f20 <__retarget_lock_release_recursive>
 8003d06:	e7d9      	b.n	8003cbc <_fflush_r+0xc>
 8003d08:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <_fflush_r+0x70>)
 8003d0a:	429c      	cmp	r4, r3
 8003d0c:	d101      	bne.n	8003d12 <_fflush_r+0x62>
 8003d0e:	68ac      	ldr	r4, [r5, #8]
 8003d10:	e7df      	b.n	8003cd2 <_fflush_r+0x22>
 8003d12:	4b04      	ldr	r3, [pc, #16]	; (8003d24 <_fflush_r+0x74>)
 8003d14:	429c      	cmp	r4, r3
 8003d16:	bf08      	it	eq
 8003d18:	68ec      	ldreq	r4, [r5, #12]
 8003d1a:	e7da      	b.n	8003cd2 <_fflush_r+0x22>
 8003d1c:	08004c44 	.word	0x08004c44
 8003d20:	08004c64 	.word	0x08004c64
 8003d24:	08004c24 	.word	0x08004c24

08003d28 <std>:
 8003d28:	2300      	movs	r3, #0
 8003d2a:	b510      	push	{r4, lr}
 8003d2c:	4604      	mov	r4, r0
 8003d2e:	e9c0 3300 	strd	r3, r3, [r0]
 8003d32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d36:	6083      	str	r3, [r0, #8]
 8003d38:	8181      	strh	r1, [r0, #12]
 8003d3a:	6643      	str	r3, [r0, #100]	; 0x64
 8003d3c:	81c2      	strh	r2, [r0, #14]
 8003d3e:	6183      	str	r3, [r0, #24]
 8003d40:	4619      	mov	r1, r3
 8003d42:	2208      	movs	r2, #8
 8003d44:	305c      	adds	r0, #92	; 0x5c
 8003d46:	f7fe f9b9 	bl	80020bc <memset>
 8003d4a:	4b05      	ldr	r3, [pc, #20]	; (8003d60 <std+0x38>)
 8003d4c:	6263      	str	r3, [r4, #36]	; 0x24
 8003d4e:	4b05      	ldr	r3, [pc, #20]	; (8003d64 <std+0x3c>)
 8003d50:	62a3      	str	r3, [r4, #40]	; 0x28
 8003d52:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <std+0x40>)
 8003d54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003d56:	4b05      	ldr	r3, [pc, #20]	; (8003d6c <std+0x44>)
 8003d58:	6224      	str	r4, [r4, #32]
 8003d5a:	6323      	str	r3, [r4, #48]	; 0x30
 8003d5c:	bd10      	pop	{r4, pc}
 8003d5e:	bf00      	nop
 8003d60:	08002c55 	.word	0x08002c55
 8003d64:	08002c77 	.word	0x08002c77
 8003d68:	08002caf 	.word	0x08002caf
 8003d6c:	08002cd3 	.word	0x08002cd3

08003d70 <_cleanup_r>:
 8003d70:	4901      	ldr	r1, [pc, #4]	; (8003d78 <_cleanup_r+0x8>)
 8003d72:	f000 b8af 	b.w	8003ed4 <_fwalk_reent>
 8003d76:	bf00      	nop
 8003d78:	08003cb1 	.word	0x08003cb1

08003d7c <__sfmoreglue>:
 8003d7c:	b570      	push	{r4, r5, r6, lr}
 8003d7e:	2268      	movs	r2, #104	; 0x68
 8003d80:	1e4d      	subs	r5, r1, #1
 8003d82:	4355      	muls	r5, r2
 8003d84:	460e      	mov	r6, r1
 8003d86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003d8a:	f000 fd5f 	bl	800484c <_malloc_r>
 8003d8e:	4604      	mov	r4, r0
 8003d90:	b140      	cbz	r0, 8003da4 <__sfmoreglue+0x28>
 8003d92:	2100      	movs	r1, #0
 8003d94:	e9c0 1600 	strd	r1, r6, [r0]
 8003d98:	300c      	adds	r0, #12
 8003d9a:	60a0      	str	r0, [r4, #8]
 8003d9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003da0:	f7fe f98c 	bl	80020bc <memset>
 8003da4:	4620      	mov	r0, r4
 8003da6:	bd70      	pop	{r4, r5, r6, pc}

08003da8 <__sfp_lock_acquire>:
 8003da8:	4801      	ldr	r0, [pc, #4]	; (8003db0 <__sfp_lock_acquire+0x8>)
 8003daa:	f000 b8b8 	b.w	8003f1e <__retarget_lock_acquire_recursive>
 8003dae:	bf00      	nop
 8003db0:	20000233 	.word	0x20000233

08003db4 <__sfp_lock_release>:
 8003db4:	4801      	ldr	r0, [pc, #4]	; (8003dbc <__sfp_lock_release+0x8>)
 8003db6:	f000 b8b3 	b.w	8003f20 <__retarget_lock_release_recursive>
 8003dba:	bf00      	nop
 8003dbc:	20000233 	.word	0x20000233

08003dc0 <__sinit_lock_acquire>:
 8003dc0:	4801      	ldr	r0, [pc, #4]	; (8003dc8 <__sinit_lock_acquire+0x8>)
 8003dc2:	f000 b8ac 	b.w	8003f1e <__retarget_lock_acquire_recursive>
 8003dc6:	bf00      	nop
 8003dc8:	20000234 	.word	0x20000234

08003dcc <__sinit_lock_release>:
 8003dcc:	4801      	ldr	r0, [pc, #4]	; (8003dd4 <__sinit_lock_release+0x8>)
 8003dce:	f000 b8a7 	b.w	8003f20 <__retarget_lock_release_recursive>
 8003dd2:	bf00      	nop
 8003dd4:	20000234 	.word	0x20000234

08003dd8 <__sinit>:
 8003dd8:	b510      	push	{r4, lr}
 8003dda:	4604      	mov	r4, r0
 8003ddc:	f7ff fff0 	bl	8003dc0 <__sinit_lock_acquire>
 8003de0:	69a3      	ldr	r3, [r4, #24]
 8003de2:	b11b      	cbz	r3, 8003dec <__sinit+0x14>
 8003de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003de8:	f7ff bff0 	b.w	8003dcc <__sinit_lock_release>
 8003dec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003df0:	6523      	str	r3, [r4, #80]	; 0x50
 8003df2:	4b13      	ldr	r3, [pc, #76]	; (8003e40 <__sinit+0x68>)
 8003df4:	4a13      	ldr	r2, [pc, #76]	; (8003e44 <__sinit+0x6c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	62a2      	str	r2, [r4, #40]	; 0x28
 8003dfa:	42a3      	cmp	r3, r4
 8003dfc:	bf04      	itt	eq
 8003dfe:	2301      	moveq	r3, #1
 8003e00:	61a3      	streq	r3, [r4, #24]
 8003e02:	4620      	mov	r0, r4
 8003e04:	f000 f820 	bl	8003e48 <__sfp>
 8003e08:	6060      	str	r0, [r4, #4]
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	f000 f81c 	bl	8003e48 <__sfp>
 8003e10:	60a0      	str	r0, [r4, #8]
 8003e12:	4620      	mov	r0, r4
 8003e14:	f000 f818 	bl	8003e48 <__sfp>
 8003e18:	2200      	movs	r2, #0
 8003e1a:	60e0      	str	r0, [r4, #12]
 8003e1c:	2104      	movs	r1, #4
 8003e1e:	6860      	ldr	r0, [r4, #4]
 8003e20:	f7ff ff82 	bl	8003d28 <std>
 8003e24:	68a0      	ldr	r0, [r4, #8]
 8003e26:	2201      	movs	r2, #1
 8003e28:	2109      	movs	r1, #9
 8003e2a:	f7ff ff7d 	bl	8003d28 <std>
 8003e2e:	68e0      	ldr	r0, [r4, #12]
 8003e30:	2202      	movs	r2, #2
 8003e32:	2112      	movs	r1, #18
 8003e34:	f7ff ff78 	bl	8003d28 <std>
 8003e38:	2301      	movs	r3, #1
 8003e3a:	61a3      	str	r3, [r4, #24]
 8003e3c:	e7d2      	b.n	8003de4 <__sinit+0xc>
 8003e3e:	bf00      	nop
 8003e40:	08004b48 	.word	0x08004b48
 8003e44:	08003d71 	.word	0x08003d71

08003e48 <__sfp>:
 8003e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e4a:	4607      	mov	r7, r0
 8003e4c:	f7ff ffac 	bl	8003da8 <__sfp_lock_acquire>
 8003e50:	4b1e      	ldr	r3, [pc, #120]	; (8003ecc <__sfp+0x84>)
 8003e52:	681e      	ldr	r6, [r3, #0]
 8003e54:	69b3      	ldr	r3, [r6, #24]
 8003e56:	b913      	cbnz	r3, 8003e5e <__sfp+0x16>
 8003e58:	4630      	mov	r0, r6
 8003e5a:	f7ff ffbd 	bl	8003dd8 <__sinit>
 8003e5e:	3648      	adds	r6, #72	; 0x48
 8003e60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003e64:	3b01      	subs	r3, #1
 8003e66:	d503      	bpl.n	8003e70 <__sfp+0x28>
 8003e68:	6833      	ldr	r3, [r6, #0]
 8003e6a:	b30b      	cbz	r3, 8003eb0 <__sfp+0x68>
 8003e6c:	6836      	ldr	r6, [r6, #0]
 8003e6e:	e7f7      	b.n	8003e60 <__sfp+0x18>
 8003e70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003e74:	b9d5      	cbnz	r5, 8003eac <__sfp+0x64>
 8003e76:	4b16      	ldr	r3, [pc, #88]	; (8003ed0 <__sfp+0x88>)
 8003e78:	60e3      	str	r3, [r4, #12]
 8003e7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003e7e:	6665      	str	r5, [r4, #100]	; 0x64
 8003e80:	f000 f84c 	bl	8003f1c <__retarget_lock_init_recursive>
 8003e84:	f7ff ff96 	bl	8003db4 <__sfp_lock_release>
 8003e88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003e8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003e90:	6025      	str	r5, [r4, #0]
 8003e92:	61a5      	str	r5, [r4, #24]
 8003e94:	2208      	movs	r2, #8
 8003e96:	4629      	mov	r1, r5
 8003e98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003e9c:	f7fe f90e 	bl	80020bc <memset>
 8003ea0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003ea4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003ea8:	4620      	mov	r0, r4
 8003eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003eac:	3468      	adds	r4, #104	; 0x68
 8003eae:	e7d9      	b.n	8003e64 <__sfp+0x1c>
 8003eb0:	2104      	movs	r1, #4
 8003eb2:	4638      	mov	r0, r7
 8003eb4:	f7ff ff62 	bl	8003d7c <__sfmoreglue>
 8003eb8:	4604      	mov	r4, r0
 8003eba:	6030      	str	r0, [r6, #0]
 8003ebc:	2800      	cmp	r0, #0
 8003ebe:	d1d5      	bne.n	8003e6c <__sfp+0x24>
 8003ec0:	f7ff ff78 	bl	8003db4 <__sfp_lock_release>
 8003ec4:	230c      	movs	r3, #12
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	e7ee      	b.n	8003ea8 <__sfp+0x60>
 8003eca:	bf00      	nop
 8003ecc:	08004b48 	.word	0x08004b48
 8003ed0:	ffff0001 	.word	0xffff0001

08003ed4 <_fwalk_reent>:
 8003ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ed8:	4606      	mov	r6, r0
 8003eda:	4688      	mov	r8, r1
 8003edc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003ee0:	2700      	movs	r7, #0
 8003ee2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ee6:	f1b9 0901 	subs.w	r9, r9, #1
 8003eea:	d505      	bpl.n	8003ef8 <_fwalk_reent+0x24>
 8003eec:	6824      	ldr	r4, [r4, #0]
 8003eee:	2c00      	cmp	r4, #0
 8003ef0:	d1f7      	bne.n	8003ee2 <_fwalk_reent+0xe>
 8003ef2:	4638      	mov	r0, r7
 8003ef4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ef8:	89ab      	ldrh	r3, [r5, #12]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d907      	bls.n	8003f0e <_fwalk_reent+0x3a>
 8003efe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f02:	3301      	adds	r3, #1
 8003f04:	d003      	beq.n	8003f0e <_fwalk_reent+0x3a>
 8003f06:	4629      	mov	r1, r5
 8003f08:	4630      	mov	r0, r6
 8003f0a:	47c0      	blx	r8
 8003f0c:	4307      	orrs	r7, r0
 8003f0e:	3568      	adds	r5, #104	; 0x68
 8003f10:	e7e9      	b.n	8003ee6 <_fwalk_reent+0x12>
	...

08003f14 <_localeconv_r>:
 8003f14:	4800      	ldr	r0, [pc, #0]	; (8003f18 <_localeconv_r+0x4>)
 8003f16:	4770      	bx	lr
 8003f18:	20000154 	.word	0x20000154

08003f1c <__retarget_lock_init_recursive>:
 8003f1c:	4770      	bx	lr

08003f1e <__retarget_lock_acquire_recursive>:
 8003f1e:	4770      	bx	lr

08003f20 <__retarget_lock_release_recursive>:
 8003f20:	4770      	bx	lr
	...

08003f24 <_lseek_r>:
 8003f24:	b538      	push	{r3, r4, r5, lr}
 8003f26:	4d07      	ldr	r5, [pc, #28]	; (8003f44 <_lseek_r+0x20>)
 8003f28:	4604      	mov	r4, r0
 8003f2a:	4608      	mov	r0, r1
 8003f2c:	4611      	mov	r1, r2
 8003f2e:	2200      	movs	r2, #0
 8003f30:	602a      	str	r2, [r5, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	f7fc ffa4 	bl	8000e80 <_lseek>
 8003f38:	1c43      	adds	r3, r0, #1
 8003f3a:	d102      	bne.n	8003f42 <_lseek_r+0x1e>
 8003f3c:	682b      	ldr	r3, [r5, #0]
 8003f3e:	b103      	cbz	r3, 8003f42 <_lseek_r+0x1e>
 8003f40:	6023      	str	r3, [r4, #0]
 8003f42:	bd38      	pop	{r3, r4, r5, pc}
 8003f44:	20000240 	.word	0x20000240

08003f48 <__swhatbuf_r>:
 8003f48:	b570      	push	{r4, r5, r6, lr}
 8003f4a:	460e      	mov	r6, r1
 8003f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f50:	2900      	cmp	r1, #0
 8003f52:	b096      	sub	sp, #88	; 0x58
 8003f54:	4614      	mov	r4, r2
 8003f56:	461d      	mov	r5, r3
 8003f58:	da08      	bge.n	8003f6c <__swhatbuf_r+0x24>
 8003f5a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	602a      	str	r2, [r5, #0]
 8003f62:	061a      	lsls	r2, r3, #24
 8003f64:	d410      	bmi.n	8003f88 <__swhatbuf_r+0x40>
 8003f66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f6a:	e00e      	b.n	8003f8a <__swhatbuf_r+0x42>
 8003f6c:	466a      	mov	r2, sp
 8003f6e:	f000 fd47 	bl	8004a00 <_fstat_r>
 8003f72:	2800      	cmp	r0, #0
 8003f74:	dbf1      	blt.n	8003f5a <__swhatbuf_r+0x12>
 8003f76:	9a01      	ldr	r2, [sp, #4]
 8003f78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003f7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003f80:	425a      	negs	r2, r3
 8003f82:	415a      	adcs	r2, r3
 8003f84:	602a      	str	r2, [r5, #0]
 8003f86:	e7ee      	b.n	8003f66 <__swhatbuf_r+0x1e>
 8003f88:	2340      	movs	r3, #64	; 0x40
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	6023      	str	r3, [r4, #0]
 8003f8e:	b016      	add	sp, #88	; 0x58
 8003f90:	bd70      	pop	{r4, r5, r6, pc}
	...

08003f94 <__smakebuf_r>:
 8003f94:	898b      	ldrh	r3, [r1, #12]
 8003f96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003f98:	079d      	lsls	r5, r3, #30
 8003f9a:	4606      	mov	r6, r0
 8003f9c:	460c      	mov	r4, r1
 8003f9e:	d507      	bpl.n	8003fb0 <__smakebuf_r+0x1c>
 8003fa0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003fa4:	6023      	str	r3, [r4, #0]
 8003fa6:	6123      	str	r3, [r4, #16]
 8003fa8:	2301      	movs	r3, #1
 8003faa:	6163      	str	r3, [r4, #20]
 8003fac:	b002      	add	sp, #8
 8003fae:	bd70      	pop	{r4, r5, r6, pc}
 8003fb0:	ab01      	add	r3, sp, #4
 8003fb2:	466a      	mov	r2, sp
 8003fb4:	f7ff ffc8 	bl	8003f48 <__swhatbuf_r>
 8003fb8:	9900      	ldr	r1, [sp, #0]
 8003fba:	4605      	mov	r5, r0
 8003fbc:	4630      	mov	r0, r6
 8003fbe:	f000 fc45 	bl	800484c <_malloc_r>
 8003fc2:	b948      	cbnz	r0, 8003fd8 <__smakebuf_r+0x44>
 8003fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fc8:	059a      	lsls	r2, r3, #22
 8003fca:	d4ef      	bmi.n	8003fac <__smakebuf_r+0x18>
 8003fcc:	f023 0303 	bic.w	r3, r3, #3
 8003fd0:	f043 0302 	orr.w	r3, r3, #2
 8003fd4:	81a3      	strh	r3, [r4, #12]
 8003fd6:	e7e3      	b.n	8003fa0 <__smakebuf_r+0xc>
 8003fd8:	4b0d      	ldr	r3, [pc, #52]	; (8004010 <__smakebuf_r+0x7c>)
 8003fda:	62b3      	str	r3, [r6, #40]	; 0x28
 8003fdc:	89a3      	ldrh	r3, [r4, #12]
 8003fde:	6020      	str	r0, [r4, #0]
 8003fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fe4:	81a3      	strh	r3, [r4, #12]
 8003fe6:	9b00      	ldr	r3, [sp, #0]
 8003fe8:	6163      	str	r3, [r4, #20]
 8003fea:	9b01      	ldr	r3, [sp, #4]
 8003fec:	6120      	str	r0, [r4, #16]
 8003fee:	b15b      	cbz	r3, 8004008 <__smakebuf_r+0x74>
 8003ff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ff4:	4630      	mov	r0, r6
 8003ff6:	f000 fd15 	bl	8004a24 <_isatty_r>
 8003ffa:	b128      	cbz	r0, 8004008 <__smakebuf_r+0x74>
 8003ffc:	89a3      	ldrh	r3, [r4, #12]
 8003ffe:	f023 0303 	bic.w	r3, r3, #3
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	81a3      	strh	r3, [r4, #12]
 8004008:	89a0      	ldrh	r0, [r4, #12]
 800400a:	4305      	orrs	r5, r0
 800400c:	81a5      	strh	r5, [r4, #12]
 800400e:	e7cd      	b.n	8003fac <__smakebuf_r+0x18>
 8004010:	08003d71 	.word	0x08003d71

08004014 <malloc>:
 8004014:	4b02      	ldr	r3, [pc, #8]	; (8004020 <malloc+0xc>)
 8004016:	4601      	mov	r1, r0
 8004018:	6818      	ldr	r0, [r3, #0]
 800401a:	f000 bc17 	b.w	800484c <_malloc_r>
 800401e:	bf00      	nop
 8004020:	20000000 	.word	0x20000000

08004024 <memcpy>:
 8004024:	440a      	add	r2, r1
 8004026:	4291      	cmp	r1, r2
 8004028:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800402c:	d100      	bne.n	8004030 <memcpy+0xc>
 800402e:	4770      	bx	lr
 8004030:	b510      	push	{r4, lr}
 8004032:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004036:	f803 4f01 	strb.w	r4, [r3, #1]!
 800403a:	4291      	cmp	r1, r2
 800403c:	d1f9      	bne.n	8004032 <memcpy+0xe>
 800403e:	bd10      	pop	{r4, pc}

08004040 <_Balloc>:
 8004040:	b570      	push	{r4, r5, r6, lr}
 8004042:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004044:	4604      	mov	r4, r0
 8004046:	460d      	mov	r5, r1
 8004048:	b976      	cbnz	r6, 8004068 <_Balloc+0x28>
 800404a:	2010      	movs	r0, #16
 800404c:	f7ff ffe2 	bl	8004014 <malloc>
 8004050:	4602      	mov	r2, r0
 8004052:	6260      	str	r0, [r4, #36]	; 0x24
 8004054:	b920      	cbnz	r0, 8004060 <_Balloc+0x20>
 8004056:	4b18      	ldr	r3, [pc, #96]	; (80040b8 <_Balloc+0x78>)
 8004058:	4818      	ldr	r0, [pc, #96]	; (80040bc <_Balloc+0x7c>)
 800405a:	2166      	movs	r1, #102	; 0x66
 800405c:	f7fd ffd4 	bl	8002008 <__assert_func>
 8004060:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004064:	6006      	str	r6, [r0, #0]
 8004066:	60c6      	str	r6, [r0, #12]
 8004068:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800406a:	68f3      	ldr	r3, [r6, #12]
 800406c:	b183      	cbz	r3, 8004090 <_Balloc+0x50>
 800406e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004076:	b9b8      	cbnz	r0, 80040a8 <_Balloc+0x68>
 8004078:	2101      	movs	r1, #1
 800407a:	fa01 f605 	lsl.w	r6, r1, r5
 800407e:	1d72      	adds	r2, r6, #5
 8004080:	0092      	lsls	r2, r2, #2
 8004082:	4620      	mov	r0, r4
 8004084:	f000 fb60 	bl	8004748 <_calloc_r>
 8004088:	b160      	cbz	r0, 80040a4 <_Balloc+0x64>
 800408a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800408e:	e00e      	b.n	80040ae <_Balloc+0x6e>
 8004090:	2221      	movs	r2, #33	; 0x21
 8004092:	2104      	movs	r1, #4
 8004094:	4620      	mov	r0, r4
 8004096:	f000 fb57 	bl	8004748 <_calloc_r>
 800409a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800409c:	60f0      	str	r0, [r6, #12]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1e4      	bne.n	800406e <_Balloc+0x2e>
 80040a4:	2000      	movs	r0, #0
 80040a6:	bd70      	pop	{r4, r5, r6, pc}
 80040a8:	6802      	ldr	r2, [r0, #0]
 80040aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80040ae:	2300      	movs	r3, #0
 80040b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80040b4:	e7f7      	b.n	80040a6 <_Balloc+0x66>
 80040b6:	bf00      	nop
 80040b8:	08004b9e 	.word	0x08004b9e
 80040bc:	08004c84 	.word	0x08004c84

080040c0 <_Bfree>:
 80040c0:	b570      	push	{r4, r5, r6, lr}
 80040c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80040c4:	4605      	mov	r5, r0
 80040c6:	460c      	mov	r4, r1
 80040c8:	b976      	cbnz	r6, 80040e8 <_Bfree+0x28>
 80040ca:	2010      	movs	r0, #16
 80040cc:	f7ff ffa2 	bl	8004014 <malloc>
 80040d0:	4602      	mov	r2, r0
 80040d2:	6268      	str	r0, [r5, #36]	; 0x24
 80040d4:	b920      	cbnz	r0, 80040e0 <_Bfree+0x20>
 80040d6:	4b09      	ldr	r3, [pc, #36]	; (80040fc <_Bfree+0x3c>)
 80040d8:	4809      	ldr	r0, [pc, #36]	; (8004100 <_Bfree+0x40>)
 80040da:	218a      	movs	r1, #138	; 0x8a
 80040dc:	f7fd ff94 	bl	8002008 <__assert_func>
 80040e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80040e4:	6006      	str	r6, [r0, #0]
 80040e6:	60c6      	str	r6, [r0, #12]
 80040e8:	b13c      	cbz	r4, 80040fa <_Bfree+0x3a>
 80040ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80040ec:	6862      	ldr	r2, [r4, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040f4:	6021      	str	r1, [r4, #0]
 80040f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80040fa:	bd70      	pop	{r4, r5, r6, pc}
 80040fc:	08004b9e 	.word	0x08004b9e
 8004100:	08004c84 	.word	0x08004c84

08004104 <__multadd>:
 8004104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004108:	690d      	ldr	r5, [r1, #16]
 800410a:	4607      	mov	r7, r0
 800410c:	460c      	mov	r4, r1
 800410e:	461e      	mov	r6, r3
 8004110:	f101 0c14 	add.w	ip, r1, #20
 8004114:	2000      	movs	r0, #0
 8004116:	f8dc 3000 	ldr.w	r3, [ip]
 800411a:	b299      	uxth	r1, r3
 800411c:	fb02 6101 	mla	r1, r2, r1, r6
 8004120:	0c1e      	lsrs	r6, r3, #16
 8004122:	0c0b      	lsrs	r3, r1, #16
 8004124:	fb02 3306 	mla	r3, r2, r6, r3
 8004128:	b289      	uxth	r1, r1
 800412a:	3001      	adds	r0, #1
 800412c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004130:	4285      	cmp	r5, r0
 8004132:	f84c 1b04 	str.w	r1, [ip], #4
 8004136:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800413a:	dcec      	bgt.n	8004116 <__multadd+0x12>
 800413c:	b30e      	cbz	r6, 8004182 <__multadd+0x7e>
 800413e:	68a3      	ldr	r3, [r4, #8]
 8004140:	42ab      	cmp	r3, r5
 8004142:	dc19      	bgt.n	8004178 <__multadd+0x74>
 8004144:	6861      	ldr	r1, [r4, #4]
 8004146:	4638      	mov	r0, r7
 8004148:	3101      	adds	r1, #1
 800414a:	f7ff ff79 	bl	8004040 <_Balloc>
 800414e:	4680      	mov	r8, r0
 8004150:	b928      	cbnz	r0, 800415e <__multadd+0x5a>
 8004152:	4602      	mov	r2, r0
 8004154:	4b0c      	ldr	r3, [pc, #48]	; (8004188 <__multadd+0x84>)
 8004156:	480d      	ldr	r0, [pc, #52]	; (800418c <__multadd+0x88>)
 8004158:	21b5      	movs	r1, #181	; 0xb5
 800415a:	f7fd ff55 	bl	8002008 <__assert_func>
 800415e:	6922      	ldr	r2, [r4, #16]
 8004160:	3202      	adds	r2, #2
 8004162:	f104 010c 	add.w	r1, r4, #12
 8004166:	0092      	lsls	r2, r2, #2
 8004168:	300c      	adds	r0, #12
 800416a:	f7ff ff5b 	bl	8004024 <memcpy>
 800416e:	4621      	mov	r1, r4
 8004170:	4638      	mov	r0, r7
 8004172:	f7ff ffa5 	bl	80040c0 <_Bfree>
 8004176:	4644      	mov	r4, r8
 8004178:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800417c:	3501      	adds	r5, #1
 800417e:	615e      	str	r6, [r3, #20]
 8004180:	6125      	str	r5, [r4, #16]
 8004182:	4620      	mov	r0, r4
 8004184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004188:	08004c10 	.word	0x08004c10
 800418c:	08004c84 	.word	0x08004c84

08004190 <__hi0bits>:
 8004190:	0c03      	lsrs	r3, r0, #16
 8004192:	041b      	lsls	r3, r3, #16
 8004194:	b9d3      	cbnz	r3, 80041cc <__hi0bits+0x3c>
 8004196:	0400      	lsls	r0, r0, #16
 8004198:	2310      	movs	r3, #16
 800419a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800419e:	bf04      	itt	eq
 80041a0:	0200      	lsleq	r0, r0, #8
 80041a2:	3308      	addeq	r3, #8
 80041a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80041a8:	bf04      	itt	eq
 80041aa:	0100      	lsleq	r0, r0, #4
 80041ac:	3304      	addeq	r3, #4
 80041ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80041b2:	bf04      	itt	eq
 80041b4:	0080      	lsleq	r0, r0, #2
 80041b6:	3302      	addeq	r3, #2
 80041b8:	2800      	cmp	r0, #0
 80041ba:	db05      	blt.n	80041c8 <__hi0bits+0x38>
 80041bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80041c0:	f103 0301 	add.w	r3, r3, #1
 80041c4:	bf08      	it	eq
 80041c6:	2320      	moveq	r3, #32
 80041c8:	4618      	mov	r0, r3
 80041ca:	4770      	bx	lr
 80041cc:	2300      	movs	r3, #0
 80041ce:	e7e4      	b.n	800419a <__hi0bits+0xa>

080041d0 <__lo0bits>:
 80041d0:	6803      	ldr	r3, [r0, #0]
 80041d2:	f013 0207 	ands.w	r2, r3, #7
 80041d6:	4601      	mov	r1, r0
 80041d8:	d00b      	beq.n	80041f2 <__lo0bits+0x22>
 80041da:	07da      	lsls	r2, r3, #31
 80041dc:	d423      	bmi.n	8004226 <__lo0bits+0x56>
 80041de:	0798      	lsls	r0, r3, #30
 80041e0:	bf49      	itett	mi
 80041e2:	085b      	lsrmi	r3, r3, #1
 80041e4:	089b      	lsrpl	r3, r3, #2
 80041e6:	2001      	movmi	r0, #1
 80041e8:	600b      	strmi	r3, [r1, #0]
 80041ea:	bf5c      	itt	pl
 80041ec:	600b      	strpl	r3, [r1, #0]
 80041ee:	2002      	movpl	r0, #2
 80041f0:	4770      	bx	lr
 80041f2:	b298      	uxth	r0, r3
 80041f4:	b9a8      	cbnz	r0, 8004222 <__lo0bits+0x52>
 80041f6:	0c1b      	lsrs	r3, r3, #16
 80041f8:	2010      	movs	r0, #16
 80041fa:	b2da      	uxtb	r2, r3
 80041fc:	b90a      	cbnz	r2, 8004202 <__lo0bits+0x32>
 80041fe:	3008      	adds	r0, #8
 8004200:	0a1b      	lsrs	r3, r3, #8
 8004202:	071a      	lsls	r2, r3, #28
 8004204:	bf04      	itt	eq
 8004206:	091b      	lsreq	r3, r3, #4
 8004208:	3004      	addeq	r0, #4
 800420a:	079a      	lsls	r2, r3, #30
 800420c:	bf04      	itt	eq
 800420e:	089b      	lsreq	r3, r3, #2
 8004210:	3002      	addeq	r0, #2
 8004212:	07da      	lsls	r2, r3, #31
 8004214:	d403      	bmi.n	800421e <__lo0bits+0x4e>
 8004216:	085b      	lsrs	r3, r3, #1
 8004218:	f100 0001 	add.w	r0, r0, #1
 800421c:	d005      	beq.n	800422a <__lo0bits+0x5a>
 800421e:	600b      	str	r3, [r1, #0]
 8004220:	4770      	bx	lr
 8004222:	4610      	mov	r0, r2
 8004224:	e7e9      	b.n	80041fa <__lo0bits+0x2a>
 8004226:	2000      	movs	r0, #0
 8004228:	4770      	bx	lr
 800422a:	2020      	movs	r0, #32
 800422c:	4770      	bx	lr
	...

08004230 <__i2b>:
 8004230:	b510      	push	{r4, lr}
 8004232:	460c      	mov	r4, r1
 8004234:	2101      	movs	r1, #1
 8004236:	f7ff ff03 	bl	8004040 <_Balloc>
 800423a:	4602      	mov	r2, r0
 800423c:	b928      	cbnz	r0, 800424a <__i2b+0x1a>
 800423e:	4b05      	ldr	r3, [pc, #20]	; (8004254 <__i2b+0x24>)
 8004240:	4805      	ldr	r0, [pc, #20]	; (8004258 <__i2b+0x28>)
 8004242:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004246:	f7fd fedf 	bl	8002008 <__assert_func>
 800424a:	2301      	movs	r3, #1
 800424c:	6144      	str	r4, [r0, #20]
 800424e:	6103      	str	r3, [r0, #16]
 8004250:	bd10      	pop	{r4, pc}
 8004252:	bf00      	nop
 8004254:	08004c10 	.word	0x08004c10
 8004258:	08004c84 	.word	0x08004c84

0800425c <__multiply>:
 800425c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004260:	4691      	mov	r9, r2
 8004262:	690a      	ldr	r2, [r1, #16]
 8004264:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004268:	429a      	cmp	r2, r3
 800426a:	bfb8      	it	lt
 800426c:	460b      	movlt	r3, r1
 800426e:	460c      	mov	r4, r1
 8004270:	bfbc      	itt	lt
 8004272:	464c      	movlt	r4, r9
 8004274:	4699      	movlt	r9, r3
 8004276:	6927      	ldr	r7, [r4, #16]
 8004278:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800427c:	68a3      	ldr	r3, [r4, #8]
 800427e:	6861      	ldr	r1, [r4, #4]
 8004280:	eb07 060a 	add.w	r6, r7, sl
 8004284:	42b3      	cmp	r3, r6
 8004286:	b085      	sub	sp, #20
 8004288:	bfb8      	it	lt
 800428a:	3101      	addlt	r1, #1
 800428c:	f7ff fed8 	bl	8004040 <_Balloc>
 8004290:	b930      	cbnz	r0, 80042a0 <__multiply+0x44>
 8004292:	4602      	mov	r2, r0
 8004294:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <__multiply+0x14c>)
 8004296:	4845      	ldr	r0, [pc, #276]	; (80043ac <__multiply+0x150>)
 8004298:	f240 115d 	movw	r1, #349	; 0x15d
 800429c:	f7fd feb4 	bl	8002008 <__assert_func>
 80042a0:	f100 0514 	add.w	r5, r0, #20
 80042a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80042a8:	462b      	mov	r3, r5
 80042aa:	2200      	movs	r2, #0
 80042ac:	4543      	cmp	r3, r8
 80042ae:	d321      	bcc.n	80042f4 <__multiply+0x98>
 80042b0:	f104 0314 	add.w	r3, r4, #20
 80042b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80042b8:	f109 0314 	add.w	r3, r9, #20
 80042bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80042c0:	9202      	str	r2, [sp, #8]
 80042c2:	1b3a      	subs	r2, r7, r4
 80042c4:	3a15      	subs	r2, #21
 80042c6:	f022 0203 	bic.w	r2, r2, #3
 80042ca:	3204      	adds	r2, #4
 80042cc:	f104 0115 	add.w	r1, r4, #21
 80042d0:	428f      	cmp	r7, r1
 80042d2:	bf38      	it	cc
 80042d4:	2204      	movcc	r2, #4
 80042d6:	9201      	str	r2, [sp, #4]
 80042d8:	9a02      	ldr	r2, [sp, #8]
 80042da:	9303      	str	r3, [sp, #12]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d80c      	bhi.n	80042fa <__multiply+0x9e>
 80042e0:	2e00      	cmp	r6, #0
 80042e2:	dd03      	ble.n	80042ec <__multiply+0x90>
 80042e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d05a      	beq.n	80043a2 <__multiply+0x146>
 80042ec:	6106      	str	r6, [r0, #16]
 80042ee:	b005      	add	sp, #20
 80042f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042f4:	f843 2b04 	str.w	r2, [r3], #4
 80042f8:	e7d8      	b.n	80042ac <__multiply+0x50>
 80042fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80042fe:	f1ba 0f00 	cmp.w	sl, #0
 8004302:	d024      	beq.n	800434e <__multiply+0xf2>
 8004304:	f104 0e14 	add.w	lr, r4, #20
 8004308:	46a9      	mov	r9, r5
 800430a:	f04f 0c00 	mov.w	ip, #0
 800430e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004312:	f8d9 1000 	ldr.w	r1, [r9]
 8004316:	fa1f fb82 	uxth.w	fp, r2
 800431a:	b289      	uxth	r1, r1
 800431c:	fb0a 110b 	mla	r1, sl, fp, r1
 8004320:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004324:	f8d9 2000 	ldr.w	r2, [r9]
 8004328:	4461      	add	r1, ip
 800432a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800432e:	fb0a c20b 	mla	r2, sl, fp, ip
 8004332:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004336:	b289      	uxth	r1, r1
 8004338:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800433c:	4577      	cmp	r7, lr
 800433e:	f849 1b04 	str.w	r1, [r9], #4
 8004342:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004346:	d8e2      	bhi.n	800430e <__multiply+0xb2>
 8004348:	9a01      	ldr	r2, [sp, #4]
 800434a:	f845 c002 	str.w	ip, [r5, r2]
 800434e:	9a03      	ldr	r2, [sp, #12]
 8004350:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004354:	3304      	adds	r3, #4
 8004356:	f1b9 0f00 	cmp.w	r9, #0
 800435a:	d020      	beq.n	800439e <__multiply+0x142>
 800435c:	6829      	ldr	r1, [r5, #0]
 800435e:	f104 0c14 	add.w	ip, r4, #20
 8004362:	46ae      	mov	lr, r5
 8004364:	f04f 0a00 	mov.w	sl, #0
 8004368:	f8bc b000 	ldrh.w	fp, [ip]
 800436c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004370:	fb09 220b 	mla	r2, r9, fp, r2
 8004374:	4492      	add	sl, r2
 8004376:	b289      	uxth	r1, r1
 8004378:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800437c:	f84e 1b04 	str.w	r1, [lr], #4
 8004380:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004384:	f8be 1000 	ldrh.w	r1, [lr]
 8004388:	0c12      	lsrs	r2, r2, #16
 800438a:	fb09 1102 	mla	r1, r9, r2, r1
 800438e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004392:	4567      	cmp	r7, ip
 8004394:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004398:	d8e6      	bhi.n	8004368 <__multiply+0x10c>
 800439a:	9a01      	ldr	r2, [sp, #4]
 800439c:	50a9      	str	r1, [r5, r2]
 800439e:	3504      	adds	r5, #4
 80043a0:	e79a      	b.n	80042d8 <__multiply+0x7c>
 80043a2:	3e01      	subs	r6, #1
 80043a4:	e79c      	b.n	80042e0 <__multiply+0x84>
 80043a6:	bf00      	nop
 80043a8:	08004c10 	.word	0x08004c10
 80043ac:	08004c84 	.word	0x08004c84

080043b0 <__pow5mult>:
 80043b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043b4:	4615      	mov	r5, r2
 80043b6:	f012 0203 	ands.w	r2, r2, #3
 80043ba:	4606      	mov	r6, r0
 80043bc:	460f      	mov	r7, r1
 80043be:	d007      	beq.n	80043d0 <__pow5mult+0x20>
 80043c0:	4c25      	ldr	r4, [pc, #148]	; (8004458 <__pow5mult+0xa8>)
 80043c2:	3a01      	subs	r2, #1
 80043c4:	2300      	movs	r3, #0
 80043c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80043ca:	f7ff fe9b 	bl	8004104 <__multadd>
 80043ce:	4607      	mov	r7, r0
 80043d0:	10ad      	asrs	r5, r5, #2
 80043d2:	d03d      	beq.n	8004450 <__pow5mult+0xa0>
 80043d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80043d6:	b97c      	cbnz	r4, 80043f8 <__pow5mult+0x48>
 80043d8:	2010      	movs	r0, #16
 80043da:	f7ff fe1b 	bl	8004014 <malloc>
 80043de:	4602      	mov	r2, r0
 80043e0:	6270      	str	r0, [r6, #36]	; 0x24
 80043e2:	b928      	cbnz	r0, 80043f0 <__pow5mult+0x40>
 80043e4:	4b1d      	ldr	r3, [pc, #116]	; (800445c <__pow5mult+0xac>)
 80043e6:	481e      	ldr	r0, [pc, #120]	; (8004460 <__pow5mult+0xb0>)
 80043e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80043ec:	f7fd fe0c 	bl	8002008 <__assert_func>
 80043f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80043f4:	6004      	str	r4, [r0, #0]
 80043f6:	60c4      	str	r4, [r0, #12]
 80043f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80043fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004400:	b94c      	cbnz	r4, 8004416 <__pow5mult+0x66>
 8004402:	f240 2171 	movw	r1, #625	; 0x271
 8004406:	4630      	mov	r0, r6
 8004408:	f7ff ff12 	bl	8004230 <__i2b>
 800440c:	2300      	movs	r3, #0
 800440e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004412:	4604      	mov	r4, r0
 8004414:	6003      	str	r3, [r0, #0]
 8004416:	f04f 0900 	mov.w	r9, #0
 800441a:	07eb      	lsls	r3, r5, #31
 800441c:	d50a      	bpl.n	8004434 <__pow5mult+0x84>
 800441e:	4639      	mov	r1, r7
 8004420:	4622      	mov	r2, r4
 8004422:	4630      	mov	r0, r6
 8004424:	f7ff ff1a 	bl	800425c <__multiply>
 8004428:	4639      	mov	r1, r7
 800442a:	4680      	mov	r8, r0
 800442c:	4630      	mov	r0, r6
 800442e:	f7ff fe47 	bl	80040c0 <_Bfree>
 8004432:	4647      	mov	r7, r8
 8004434:	106d      	asrs	r5, r5, #1
 8004436:	d00b      	beq.n	8004450 <__pow5mult+0xa0>
 8004438:	6820      	ldr	r0, [r4, #0]
 800443a:	b938      	cbnz	r0, 800444c <__pow5mult+0x9c>
 800443c:	4622      	mov	r2, r4
 800443e:	4621      	mov	r1, r4
 8004440:	4630      	mov	r0, r6
 8004442:	f7ff ff0b 	bl	800425c <__multiply>
 8004446:	6020      	str	r0, [r4, #0]
 8004448:	f8c0 9000 	str.w	r9, [r0]
 800444c:	4604      	mov	r4, r0
 800444e:	e7e4      	b.n	800441a <__pow5mult+0x6a>
 8004450:	4638      	mov	r0, r7
 8004452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004456:	bf00      	nop
 8004458:	08004dd0 	.word	0x08004dd0
 800445c:	08004b9e 	.word	0x08004b9e
 8004460:	08004c84 	.word	0x08004c84

08004464 <__lshift>:
 8004464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004468:	460c      	mov	r4, r1
 800446a:	6849      	ldr	r1, [r1, #4]
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004472:	68a3      	ldr	r3, [r4, #8]
 8004474:	4607      	mov	r7, r0
 8004476:	4691      	mov	r9, r2
 8004478:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800447c:	f108 0601 	add.w	r6, r8, #1
 8004480:	42b3      	cmp	r3, r6
 8004482:	db0b      	blt.n	800449c <__lshift+0x38>
 8004484:	4638      	mov	r0, r7
 8004486:	f7ff fddb 	bl	8004040 <_Balloc>
 800448a:	4605      	mov	r5, r0
 800448c:	b948      	cbnz	r0, 80044a2 <__lshift+0x3e>
 800448e:	4602      	mov	r2, r0
 8004490:	4b2a      	ldr	r3, [pc, #168]	; (800453c <__lshift+0xd8>)
 8004492:	482b      	ldr	r0, [pc, #172]	; (8004540 <__lshift+0xdc>)
 8004494:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004498:	f7fd fdb6 	bl	8002008 <__assert_func>
 800449c:	3101      	adds	r1, #1
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	e7ee      	b.n	8004480 <__lshift+0x1c>
 80044a2:	2300      	movs	r3, #0
 80044a4:	f100 0114 	add.w	r1, r0, #20
 80044a8:	f100 0210 	add.w	r2, r0, #16
 80044ac:	4618      	mov	r0, r3
 80044ae:	4553      	cmp	r3, sl
 80044b0:	db37      	blt.n	8004522 <__lshift+0xbe>
 80044b2:	6920      	ldr	r0, [r4, #16]
 80044b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80044b8:	f104 0314 	add.w	r3, r4, #20
 80044bc:	f019 091f 	ands.w	r9, r9, #31
 80044c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80044c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80044c8:	d02f      	beq.n	800452a <__lshift+0xc6>
 80044ca:	f1c9 0e20 	rsb	lr, r9, #32
 80044ce:	468a      	mov	sl, r1
 80044d0:	f04f 0c00 	mov.w	ip, #0
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	fa02 f209 	lsl.w	r2, r2, r9
 80044da:	ea42 020c 	orr.w	r2, r2, ip
 80044de:	f84a 2b04 	str.w	r2, [sl], #4
 80044e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80044e6:	4298      	cmp	r0, r3
 80044e8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80044ec:	d8f2      	bhi.n	80044d4 <__lshift+0x70>
 80044ee:	1b03      	subs	r3, r0, r4
 80044f0:	3b15      	subs	r3, #21
 80044f2:	f023 0303 	bic.w	r3, r3, #3
 80044f6:	3304      	adds	r3, #4
 80044f8:	f104 0215 	add.w	r2, r4, #21
 80044fc:	4290      	cmp	r0, r2
 80044fe:	bf38      	it	cc
 8004500:	2304      	movcc	r3, #4
 8004502:	f841 c003 	str.w	ip, [r1, r3]
 8004506:	f1bc 0f00 	cmp.w	ip, #0
 800450a:	d001      	beq.n	8004510 <__lshift+0xac>
 800450c:	f108 0602 	add.w	r6, r8, #2
 8004510:	3e01      	subs	r6, #1
 8004512:	4638      	mov	r0, r7
 8004514:	612e      	str	r6, [r5, #16]
 8004516:	4621      	mov	r1, r4
 8004518:	f7ff fdd2 	bl	80040c0 <_Bfree>
 800451c:	4628      	mov	r0, r5
 800451e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004522:	f842 0f04 	str.w	r0, [r2, #4]!
 8004526:	3301      	adds	r3, #1
 8004528:	e7c1      	b.n	80044ae <__lshift+0x4a>
 800452a:	3904      	subs	r1, #4
 800452c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004530:	f841 2f04 	str.w	r2, [r1, #4]!
 8004534:	4298      	cmp	r0, r3
 8004536:	d8f9      	bhi.n	800452c <__lshift+0xc8>
 8004538:	e7ea      	b.n	8004510 <__lshift+0xac>
 800453a:	bf00      	nop
 800453c:	08004c10 	.word	0x08004c10
 8004540:	08004c84 	.word	0x08004c84

08004544 <__mcmp>:
 8004544:	b530      	push	{r4, r5, lr}
 8004546:	6902      	ldr	r2, [r0, #16]
 8004548:	690c      	ldr	r4, [r1, #16]
 800454a:	1b12      	subs	r2, r2, r4
 800454c:	d10e      	bne.n	800456c <__mcmp+0x28>
 800454e:	f100 0314 	add.w	r3, r0, #20
 8004552:	3114      	adds	r1, #20
 8004554:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004558:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800455c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004560:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004564:	42a5      	cmp	r5, r4
 8004566:	d003      	beq.n	8004570 <__mcmp+0x2c>
 8004568:	d305      	bcc.n	8004576 <__mcmp+0x32>
 800456a:	2201      	movs	r2, #1
 800456c:	4610      	mov	r0, r2
 800456e:	bd30      	pop	{r4, r5, pc}
 8004570:	4283      	cmp	r3, r0
 8004572:	d3f3      	bcc.n	800455c <__mcmp+0x18>
 8004574:	e7fa      	b.n	800456c <__mcmp+0x28>
 8004576:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800457a:	e7f7      	b.n	800456c <__mcmp+0x28>

0800457c <__mdiff>:
 800457c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004580:	460c      	mov	r4, r1
 8004582:	4606      	mov	r6, r0
 8004584:	4611      	mov	r1, r2
 8004586:	4620      	mov	r0, r4
 8004588:	4690      	mov	r8, r2
 800458a:	f7ff ffdb 	bl	8004544 <__mcmp>
 800458e:	1e05      	subs	r5, r0, #0
 8004590:	d110      	bne.n	80045b4 <__mdiff+0x38>
 8004592:	4629      	mov	r1, r5
 8004594:	4630      	mov	r0, r6
 8004596:	f7ff fd53 	bl	8004040 <_Balloc>
 800459a:	b930      	cbnz	r0, 80045aa <__mdiff+0x2e>
 800459c:	4b3a      	ldr	r3, [pc, #232]	; (8004688 <__mdiff+0x10c>)
 800459e:	4602      	mov	r2, r0
 80045a0:	f240 2132 	movw	r1, #562	; 0x232
 80045a4:	4839      	ldr	r0, [pc, #228]	; (800468c <__mdiff+0x110>)
 80045a6:	f7fd fd2f 	bl	8002008 <__assert_func>
 80045aa:	2301      	movs	r3, #1
 80045ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80045b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045b4:	bfa4      	itt	ge
 80045b6:	4643      	movge	r3, r8
 80045b8:	46a0      	movge	r8, r4
 80045ba:	4630      	mov	r0, r6
 80045bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80045c0:	bfa6      	itte	ge
 80045c2:	461c      	movge	r4, r3
 80045c4:	2500      	movge	r5, #0
 80045c6:	2501      	movlt	r5, #1
 80045c8:	f7ff fd3a 	bl	8004040 <_Balloc>
 80045cc:	b920      	cbnz	r0, 80045d8 <__mdiff+0x5c>
 80045ce:	4b2e      	ldr	r3, [pc, #184]	; (8004688 <__mdiff+0x10c>)
 80045d0:	4602      	mov	r2, r0
 80045d2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80045d6:	e7e5      	b.n	80045a4 <__mdiff+0x28>
 80045d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80045dc:	6926      	ldr	r6, [r4, #16]
 80045de:	60c5      	str	r5, [r0, #12]
 80045e0:	f104 0914 	add.w	r9, r4, #20
 80045e4:	f108 0514 	add.w	r5, r8, #20
 80045e8:	f100 0e14 	add.w	lr, r0, #20
 80045ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80045f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80045f4:	f108 0210 	add.w	r2, r8, #16
 80045f8:	46f2      	mov	sl, lr
 80045fa:	2100      	movs	r1, #0
 80045fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8004600:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004604:	fa1f f883 	uxth.w	r8, r3
 8004608:	fa11 f18b 	uxtah	r1, r1, fp
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	eba1 0808 	sub.w	r8, r1, r8
 8004612:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004616:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800461a:	fa1f f888 	uxth.w	r8, r8
 800461e:	1419      	asrs	r1, r3, #16
 8004620:	454e      	cmp	r6, r9
 8004622:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004626:	f84a 3b04 	str.w	r3, [sl], #4
 800462a:	d8e7      	bhi.n	80045fc <__mdiff+0x80>
 800462c:	1b33      	subs	r3, r6, r4
 800462e:	3b15      	subs	r3, #21
 8004630:	f023 0303 	bic.w	r3, r3, #3
 8004634:	3304      	adds	r3, #4
 8004636:	3415      	adds	r4, #21
 8004638:	42a6      	cmp	r6, r4
 800463a:	bf38      	it	cc
 800463c:	2304      	movcc	r3, #4
 800463e:	441d      	add	r5, r3
 8004640:	4473      	add	r3, lr
 8004642:	469e      	mov	lr, r3
 8004644:	462e      	mov	r6, r5
 8004646:	4566      	cmp	r6, ip
 8004648:	d30e      	bcc.n	8004668 <__mdiff+0xec>
 800464a:	f10c 0203 	add.w	r2, ip, #3
 800464e:	1b52      	subs	r2, r2, r5
 8004650:	f022 0203 	bic.w	r2, r2, #3
 8004654:	3d03      	subs	r5, #3
 8004656:	45ac      	cmp	ip, r5
 8004658:	bf38      	it	cc
 800465a:	2200      	movcc	r2, #0
 800465c:	441a      	add	r2, r3
 800465e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004662:	b17b      	cbz	r3, 8004684 <__mdiff+0x108>
 8004664:	6107      	str	r7, [r0, #16]
 8004666:	e7a3      	b.n	80045b0 <__mdiff+0x34>
 8004668:	f856 8b04 	ldr.w	r8, [r6], #4
 800466c:	fa11 f288 	uxtah	r2, r1, r8
 8004670:	1414      	asrs	r4, r2, #16
 8004672:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004676:	b292      	uxth	r2, r2
 8004678:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800467c:	f84e 2b04 	str.w	r2, [lr], #4
 8004680:	1421      	asrs	r1, r4, #16
 8004682:	e7e0      	b.n	8004646 <__mdiff+0xca>
 8004684:	3f01      	subs	r7, #1
 8004686:	e7ea      	b.n	800465e <__mdiff+0xe2>
 8004688:	08004c10 	.word	0x08004c10
 800468c:	08004c84 	.word	0x08004c84

08004690 <__d2b>:
 8004690:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004694:	4689      	mov	r9, r1
 8004696:	2101      	movs	r1, #1
 8004698:	ec57 6b10 	vmov	r6, r7, d0
 800469c:	4690      	mov	r8, r2
 800469e:	f7ff fccf 	bl	8004040 <_Balloc>
 80046a2:	4604      	mov	r4, r0
 80046a4:	b930      	cbnz	r0, 80046b4 <__d2b+0x24>
 80046a6:	4602      	mov	r2, r0
 80046a8:	4b25      	ldr	r3, [pc, #148]	; (8004740 <__d2b+0xb0>)
 80046aa:	4826      	ldr	r0, [pc, #152]	; (8004744 <__d2b+0xb4>)
 80046ac:	f240 310a 	movw	r1, #778	; 0x30a
 80046b0:	f7fd fcaa 	bl	8002008 <__assert_func>
 80046b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80046b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80046bc:	bb35      	cbnz	r5, 800470c <__d2b+0x7c>
 80046be:	2e00      	cmp	r6, #0
 80046c0:	9301      	str	r3, [sp, #4]
 80046c2:	d028      	beq.n	8004716 <__d2b+0x86>
 80046c4:	4668      	mov	r0, sp
 80046c6:	9600      	str	r6, [sp, #0]
 80046c8:	f7ff fd82 	bl	80041d0 <__lo0bits>
 80046cc:	9900      	ldr	r1, [sp, #0]
 80046ce:	b300      	cbz	r0, 8004712 <__d2b+0x82>
 80046d0:	9a01      	ldr	r2, [sp, #4]
 80046d2:	f1c0 0320 	rsb	r3, r0, #32
 80046d6:	fa02 f303 	lsl.w	r3, r2, r3
 80046da:	430b      	orrs	r3, r1
 80046dc:	40c2      	lsrs	r2, r0
 80046de:	6163      	str	r3, [r4, #20]
 80046e0:	9201      	str	r2, [sp, #4]
 80046e2:	9b01      	ldr	r3, [sp, #4]
 80046e4:	61a3      	str	r3, [r4, #24]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	bf14      	ite	ne
 80046ea:	2202      	movne	r2, #2
 80046ec:	2201      	moveq	r2, #1
 80046ee:	6122      	str	r2, [r4, #16]
 80046f0:	b1d5      	cbz	r5, 8004728 <__d2b+0x98>
 80046f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80046f6:	4405      	add	r5, r0
 80046f8:	f8c9 5000 	str.w	r5, [r9]
 80046fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004700:	f8c8 0000 	str.w	r0, [r8]
 8004704:	4620      	mov	r0, r4
 8004706:	b003      	add	sp, #12
 8004708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800470c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004710:	e7d5      	b.n	80046be <__d2b+0x2e>
 8004712:	6161      	str	r1, [r4, #20]
 8004714:	e7e5      	b.n	80046e2 <__d2b+0x52>
 8004716:	a801      	add	r0, sp, #4
 8004718:	f7ff fd5a 	bl	80041d0 <__lo0bits>
 800471c:	9b01      	ldr	r3, [sp, #4]
 800471e:	6163      	str	r3, [r4, #20]
 8004720:	2201      	movs	r2, #1
 8004722:	6122      	str	r2, [r4, #16]
 8004724:	3020      	adds	r0, #32
 8004726:	e7e3      	b.n	80046f0 <__d2b+0x60>
 8004728:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800472c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004730:	f8c9 0000 	str.w	r0, [r9]
 8004734:	6918      	ldr	r0, [r3, #16]
 8004736:	f7ff fd2b 	bl	8004190 <__hi0bits>
 800473a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800473e:	e7df      	b.n	8004700 <__d2b+0x70>
 8004740:	08004c10 	.word	0x08004c10
 8004744:	08004c84 	.word	0x08004c84

08004748 <_calloc_r>:
 8004748:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800474a:	fba1 2402 	umull	r2, r4, r1, r2
 800474e:	b94c      	cbnz	r4, 8004764 <_calloc_r+0x1c>
 8004750:	4611      	mov	r1, r2
 8004752:	9201      	str	r2, [sp, #4]
 8004754:	f000 f87a 	bl	800484c <_malloc_r>
 8004758:	9a01      	ldr	r2, [sp, #4]
 800475a:	4605      	mov	r5, r0
 800475c:	b930      	cbnz	r0, 800476c <_calloc_r+0x24>
 800475e:	4628      	mov	r0, r5
 8004760:	b003      	add	sp, #12
 8004762:	bd30      	pop	{r4, r5, pc}
 8004764:	220c      	movs	r2, #12
 8004766:	6002      	str	r2, [r0, #0]
 8004768:	2500      	movs	r5, #0
 800476a:	e7f8      	b.n	800475e <_calloc_r+0x16>
 800476c:	4621      	mov	r1, r4
 800476e:	f7fd fca5 	bl	80020bc <memset>
 8004772:	e7f4      	b.n	800475e <_calloc_r+0x16>

08004774 <_free_r>:
 8004774:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004776:	2900      	cmp	r1, #0
 8004778:	d044      	beq.n	8004804 <_free_r+0x90>
 800477a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800477e:	9001      	str	r0, [sp, #4]
 8004780:	2b00      	cmp	r3, #0
 8004782:	f1a1 0404 	sub.w	r4, r1, #4
 8004786:	bfb8      	it	lt
 8004788:	18e4      	addlt	r4, r4, r3
 800478a:	f000 f96d 	bl	8004a68 <__malloc_lock>
 800478e:	4a1e      	ldr	r2, [pc, #120]	; (8004808 <_free_r+0x94>)
 8004790:	9801      	ldr	r0, [sp, #4]
 8004792:	6813      	ldr	r3, [r2, #0]
 8004794:	b933      	cbnz	r3, 80047a4 <_free_r+0x30>
 8004796:	6063      	str	r3, [r4, #4]
 8004798:	6014      	str	r4, [r2, #0]
 800479a:	b003      	add	sp, #12
 800479c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80047a0:	f000 b968 	b.w	8004a74 <__malloc_unlock>
 80047a4:	42a3      	cmp	r3, r4
 80047a6:	d908      	bls.n	80047ba <_free_r+0x46>
 80047a8:	6825      	ldr	r5, [r4, #0]
 80047aa:	1961      	adds	r1, r4, r5
 80047ac:	428b      	cmp	r3, r1
 80047ae:	bf01      	itttt	eq
 80047b0:	6819      	ldreq	r1, [r3, #0]
 80047b2:	685b      	ldreq	r3, [r3, #4]
 80047b4:	1949      	addeq	r1, r1, r5
 80047b6:	6021      	streq	r1, [r4, #0]
 80047b8:	e7ed      	b.n	8004796 <_free_r+0x22>
 80047ba:	461a      	mov	r2, r3
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	b10b      	cbz	r3, 80047c4 <_free_r+0x50>
 80047c0:	42a3      	cmp	r3, r4
 80047c2:	d9fa      	bls.n	80047ba <_free_r+0x46>
 80047c4:	6811      	ldr	r1, [r2, #0]
 80047c6:	1855      	adds	r5, r2, r1
 80047c8:	42a5      	cmp	r5, r4
 80047ca:	d10b      	bne.n	80047e4 <_free_r+0x70>
 80047cc:	6824      	ldr	r4, [r4, #0]
 80047ce:	4421      	add	r1, r4
 80047d0:	1854      	adds	r4, r2, r1
 80047d2:	42a3      	cmp	r3, r4
 80047d4:	6011      	str	r1, [r2, #0]
 80047d6:	d1e0      	bne.n	800479a <_free_r+0x26>
 80047d8:	681c      	ldr	r4, [r3, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	6053      	str	r3, [r2, #4]
 80047de:	4421      	add	r1, r4
 80047e0:	6011      	str	r1, [r2, #0]
 80047e2:	e7da      	b.n	800479a <_free_r+0x26>
 80047e4:	d902      	bls.n	80047ec <_free_r+0x78>
 80047e6:	230c      	movs	r3, #12
 80047e8:	6003      	str	r3, [r0, #0]
 80047ea:	e7d6      	b.n	800479a <_free_r+0x26>
 80047ec:	6825      	ldr	r5, [r4, #0]
 80047ee:	1961      	adds	r1, r4, r5
 80047f0:	428b      	cmp	r3, r1
 80047f2:	bf04      	itt	eq
 80047f4:	6819      	ldreq	r1, [r3, #0]
 80047f6:	685b      	ldreq	r3, [r3, #4]
 80047f8:	6063      	str	r3, [r4, #4]
 80047fa:	bf04      	itt	eq
 80047fc:	1949      	addeq	r1, r1, r5
 80047fe:	6021      	streq	r1, [r4, #0]
 8004800:	6054      	str	r4, [r2, #4]
 8004802:	e7ca      	b.n	800479a <_free_r+0x26>
 8004804:	b003      	add	sp, #12
 8004806:	bd30      	pop	{r4, r5, pc}
 8004808:	20000238 	.word	0x20000238

0800480c <sbrk_aligned>:
 800480c:	b570      	push	{r4, r5, r6, lr}
 800480e:	4e0e      	ldr	r6, [pc, #56]	; (8004848 <sbrk_aligned+0x3c>)
 8004810:	460c      	mov	r4, r1
 8004812:	6831      	ldr	r1, [r6, #0]
 8004814:	4605      	mov	r5, r0
 8004816:	b911      	cbnz	r1, 800481e <sbrk_aligned+0x12>
 8004818:	f000 f89e 	bl	8004958 <_sbrk_r>
 800481c:	6030      	str	r0, [r6, #0]
 800481e:	4621      	mov	r1, r4
 8004820:	4628      	mov	r0, r5
 8004822:	f000 f899 	bl	8004958 <_sbrk_r>
 8004826:	1c43      	adds	r3, r0, #1
 8004828:	d00a      	beq.n	8004840 <sbrk_aligned+0x34>
 800482a:	1cc4      	adds	r4, r0, #3
 800482c:	f024 0403 	bic.w	r4, r4, #3
 8004830:	42a0      	cmp	r0, r4
 8004832:	d007      	beq.n	8004844 <sbrk_aligned+0x38>
 8004834:	1a21      	subs	r1, r4, r0
 8004836:	4628      	mov	r0, r5
 8004838:	f000 f88e 	bl	8004958 <_sbrk_r>
 800483c:	3001      	adds	r0, #1
 800483e:	d101      	bne.n	8004844 <sbrk_aligned+0x38>
 8004840:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004844:	4620      	mov	r0, r4
 8004846:	bd70      	pop	{r4, r5, r6, pc}
 8004848:	2000023c 	.word	0x2000023c

0800484c <_malloc_r>:
 800484c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004850:	1ccd      	adds	r5, r1, #3
 8004852:	f025 0503 	bic.w	r5, r5, #3
 8004856:	3508      	adds	r5, #8
 8004858:	2d0c      	cmp	r5, #12
 800485a:	bf38      	it	cc
 800485c:	250c      	movcc	r5, #12
 800485e:	2d00      	cmp	r5, #0
 8004860:	4607      	mov	r7, r0
 8004862:	db01      	blt.n	8004868 <_malloc_r+0x1c>
 8004864:	42a9      	cmp	r1, r5
 8004866:	d905      	bls.n	8004874 <_malloc_r+0x28>
 8004868:	230c      	movs	r3, #12
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	2600      	movs	r6, #0
 800486e:	4630      	mov	r0, r6
 8004870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004874:	4e2e      	ldr	r6, [pc, #184]	; (8004930 <_malloc_r+0xe4>)
 8004876:	f000 f8f7 	bl	8004a68 <__malloc_lock>
 800487a:	6833      	ldr	r3, [r6, #0]
 800487c:	461c      	mov	r4, r3
 800487e:	bb34      	cbnz	r4, 80048ce <_malloc_r+0x82>
 8004880:	4629      	mov	r1, r5
 8004882:	4638      	mov	r0, r7
 8004884:	f7ff ffc2 	bl	800480c <sbrk_aligned>
 8004888:	1c43      	adds	r3, r0, #1
 800488a:	4604      	mov	r4, r0
 800488c:	d14d      	bne.n	800492a <_malloc_r+0xde>
 800488e:	6834      	ldr	r4, [r6, #0]
 8004890:	4626      	mov	r6, r4
 8004892:	2e00      	cmp	r6, #0
 8004894:	d140      	bne.n	8004918 <_malloc_r+0xcc>
 8004896:	6823      	ldr	r3, [r4, #0]
 8004898:	4631      	mov	r1, r6
 800489a:	4638      	mov	r0, r7
 800489c:	eb04 0803 	add.w	r8, r4, r3
 80048a0:	f000 f85a 	bl	8004958 <_sbrk_r>
 80048a4:	4580      	cmp	r8, r0
 80048a6:	d13a      	bne.n	800491e <_malloc_r+0xd2>
 80048a8:	6821      	ldr	r1, [r4, #0]
 80048aa:	3503      	adds	r5, #3
 80048ac:	1a6d      	subs	r5, r5, r1
 80048ae:	f025 0503 	bic.w	r5, r5, #3
 80048b2:	3508      	adds	r5, #8
 80048b4:	2d0c      	cmp	r5, #12
 80048b6:	bf38      	it	cc
 80048b8:	250c      	movcc	r5, #12
 80048ba:	4629      	mov	r1, r5
 80048bc:	4638      	mov	r0, r7
 80048be:	f7ff ffa5 	bl	800480c <sbrk_aligned>
 80048c2:	3001      	adds	r0, #1
 80048c4:	d02b      	beq.n	800491e <_malloc_r+0xd2>
 80048c6:	6823      	ldr	r3, [r4, #0]
 80048c8:	442b      	add	r3, r5
 80048ca:	6023      	str	r3, [r4, #0]
 80048cc:	e00e      	b.n	80048ec <_malloc_r+0xa0>
 80048ce:	6822      	ldr	r2, [r4, #0]
 80048d0:	1b52      	subs	r2, r2, r5
 80048d2:	d41e      	bmi.n	8004912 <_malloc_r+0xc6>
 80048d4:	2a0b      	cmp	r2, #11
 80048d6:	d916      	bls.n	8004906 <_malloc_r+0xba>
 80048d8:	1961      	adds	r1, r4, r5
 80048da:	42a3      	cmp	r3, r4
 80048dc:	6025      	str	r5, [r4, #0]
 80048de:	bf18      	it	ne
 80048e0:	6059      	strne	r1, [r3, #4]
 80048e2:	6863      	ldr	r3, [r4, #4]
 80048e4:	bf08      	it	eq
 80048e6:	6031      	streq	r1, [r6, #0]
 80048e8:	5162      	str	r2, [r4, r5]
 80048ea:	604b      	str	r3, [r1, #4]
 80048ec:	4638      	mov	r0, r7
 80048ee:	f104 060b 	add.w	r6, r4, #11
 80048f2:	f000 f8bf 	bl	8004a74 <__malloc_unlock>
 80048f6:	f026 0607 	bic.w	r6, r6, #7
 80048fa:	1d23      	adds	r3, r4, #4
 80048fc:	1af2      	subs	r2, r6, r3
 80048fe:	d0b6      	beq.n	800486e <_malloc_r+0x22>
 8004900:	1b9b      	subs	r3, r3, r6
 8004902:	50a3      	str	r3, [r4, r2]
 8004904:	e7b3      	b.n	800486e <_malloc_r+0x22>
 8004906:	6862      	ldr	r2, [r4, #4]
 8004908:	42a3      	cmp	r3, r4
 800490a:	bf0c      	ite	eq
 800490c:	6032      	streq	r2, [r6, #0]
 800490e:	605a      	strne	r2, [r3, #4]
 8004910:	e7ec      	b.n	80048ec <_malloc_r+0xa0>
 8004912:	4623      	mov	r3, r4
 8004914:	6864      	ldr	r4, [r4, #4]
 8004916:	e7b2      	b.n	800487e <_malloc_r+0x32>
 8004918:	4634      	mov	r4, r6
 800491a:	6876      	ldr	r6, [r6, #4]
 800491c:	e7b9      	b.n	8004892 <_malloc_r+0x46>
 800491e:	230c      	movs	r3, #12
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	4638      	mov	r0, r7
 8004924:	f000 f8a6 	bl	8004a74 <__malloc_unlock>
 8004928:	e7a1      	b.n	800486e <_malloc_r+0x22>
 800492a:	6025      	str	r5, [r4, #0]
 800492c:	e7de      	b.n	80048ec <_malloc_r+0xa0>
 800492e:	bf00      	nop
 8004930:	20000238 	.word	0x20000238

08004934 <_read_r>:
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	4d07      	ldr	r5, [pc, #28]	; (8004954 <_read_r+0x20>)
 8004938:	4604      	mov	r4, r0
 800493a:	4608      	mov	r0, r1
 800493c:	4611      	mov	r1, r2
 800493e:	2200      	movs	r2, #0
 8004940:	602a      	str	r2, [r5, #0]
 8004942:	461a      	mov	r2, r3
 8004944:	f7fc fa3c 	bl	8000dc0 <_read>
 8004948:	1c43      	adds	r3, r0, #1
 800494a:	d102      	bne.n	8004952 <_read_r+0x1e>
 800494c:	682b      	ldr	r3, [r5, #0]
 800494e:	b103      	cbz	r3, 8004952 <_read_r+0x1e>
 8004950:	6023      	str	r3, [r4, #0]
 8004952:	bd38      	pop	{r3, r4, r5, pc}
 8004954:	20000240 	.word	0x20000240

08004958 <_sbrk_r>:
 8004958:	b538      	push	{r3, r4, r5, lr}
 800495a:	4d06      	ldr	r5, [pc, #24]	; (8004974 <_sbrk_r+0x1c>)
 800495c:	2300      	movs	r3, #0
 800495e:	4604      	mov	r4, r0
 8004960:	4608      	mov	r0, r1
 8004962:	602b      	str	r3, [r5, #0]
 8004964:	f000 f89a 	bl	8004a9c <_sbrk>
 8004968:	1c43      	adds	r3, r0, #1
 800496a:	d102      	bne.n	8004972 <_sbrk_r+0x1a>
 800496c:	682b      	ldr	r3, [r5, #0]
 800496e:	b103      	cbz	r3, 8004972 <_sbrk_r+0x1a>
 8004970:	6023      	str	r3, [r4, #0]
 8004972:	bd38      	pop	{r3, r4, r5, pc}
 8004974:	20000240 	.word	0x20000240

08004978 <_raise_r>:
 8004978:	291f      	cmp	r1, #31
 800497a:	b538      	push	{r3, r4, r5, lr}
 800497c:	4604      	mov	r4, r0
 800497e:	460d      	mov	r5, r1
 8004980:	d904      	bls.n	800498c <_raise_r+0x14>
 8004982:	2316      	movs	r3, #22
 8004984:	6003      	str	r3, [r0, #0]
 8004986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800498a:	bd38      	pop	{r3, r4, r5, pc}
 800498c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800498e:	b112      	cbz	r2, 8004996 <_raise_r+0x1e>
 8004990:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004994:	b94b      	cbnz	r3, 80049aa <_raise_r+0x32>
 8004996:	4620      	mov	r0, r4
 8004998:	f000 f830 	bl	80049fc <_getpid_r>
 800499c:	462a      	mov	r2, r5
 800499e:	4601      	mov	r1, r0
 80049a0:	4620      	mov	r0, r4
 80049a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049a6:	f000 b817 	b.w	80049d8 <_kill_r>
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d00a      	beq.n	80049c4 <_raise_r+0x4c>
 80049ae:	1c59      	adds	r1, r3, #1
 80049b0:	d103      	bne.n	80049ba <_raise_r+0x42>
 80049b2:	2316      	movs	r3, #22
 80049b4:	6003      	str	r3, [r0, #0]
 80049b6:	2001      	movs	r0, #1
 80049b8:	e7e7      	b.n	800498a <_raise_r+0x12>
 80049ba:	2400      	movs	r4, #0
 80049bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80049c0:	4628      	mov	r0, r5
 80049c2:	4798      	blx	r3
 80049c4:	2000      	movs	r0, #0
 80049c6:	e7e0      	b.n	800498a <_raise_r+0x12>

080049c8 <raise>:
 80049c8:	4b02      	ldr	r3, [pc, #8]	; (80049d4 <raise+0xc>)
 80049ca:	4601      	mov	r1, r0
 80049cc:	6818      	ldr	r0, [r3, #0]
 80049ce:	f7ff bfd3 	b.w	8004978 <_raise_r>
 80049d2:	bf00      	nop
 80049d4:	20000000 	.word	0x20000000

080049d8 <_kill_r>:
 80049d8:	b538      	push	{r3, r4, r5, lr}
 80049da:	4d07      	ldr	r5, [pc, #28]	; (80049f8 <_kill_r+0x20>)
 80049dc:	2300      	movs	r3, #0
 80049de:	4604      	mov	r4, r0
 80049e0:	4608      	mov	r0, r1
 80049e2:	4611      	mov	r1, r2
 80049e4:	602b      	str	r3, [r5, #0]
 80049e6:	f7fc f9d1 	bl	8000d8c <_kill>
 80049ea:	1c43      	adds	r3, r0, #1
 80049ec:	d102      	bne.n	80049f4 <_kill_r+0x1c>
 80049ee:	682b      	ldr	r3, [r5, #0]
 80049f0:	b103      	cbz	r3, 80049f4 <_kill_r+0x1c>
 80049f2:	6023      	str	r3, [r4, #0]
 80049f4:	bd38      	pop	{r3, r4, r5, pc}
 80049f6:	bf00      	nop
 80049f8:	20000240 	.word	0x20000240

080049fc <_getpid_r>:
 80049fc:	f7fc b9be 	b.w	8000d7c <_getpid>

08004a00 <_fstat_r>:
 8004a00:	b538      	push	{r3, r4, r5, lr}
 8004a02:	4d07      	ldr	r5, [pc, #28]	; (8004a20 <_fstat_r+0x20>)
 8004a04:	2300      	movs	r3, #0
 8004a06:	4604      	mov	r4, r0
 8004a08:	4608      	mov	r0, r1
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	602b      	str	r3, [r5, #0]
 8004a0e:	f7fc fa1c 	bl	8000e4a <_fstat>
 8004a12:	1c43      	adds	r3, r0, #1
 8004a14:	d102      	bne.n	8004a1c <_fstat_r+0x1c>
 8004a16:	682b      	ldr	r3, [r5, #0]
 8004a18:	b103      	cbz	r3, 8004a1c <_fstat_r+0x1c>
 8004a1a:	6023      	str	r3, [r4, #0]
 8004a1c:	bd38      	pop	{r3, r4, r5, pc}
 8004a1e:	bf00      	nop
 8004a20:	20000240 	.word	0x20000240

08004a24 <_isatty_r>:
 8004a24:	b538      	push	{r3, r4, r5, lr}
 8004a26:	4d06      	ldr	r5, [pc, #24]	; (8004a40 <_isatty_r+0x1c>)
 8004a28:	2300      	movs	r3, #0
 8004a2a:	4604      	mov	r4, r0
 8004a2c:	4608      	mov	r0, r1
 8004a2e:	602b      	str	r3, [r5, #0]
 8004a30:	f7fc fa1b 	bl	8000e6a <_isatty>
 8004a34:	1c43      	adds	r3, r0, #1
 8004a36:	d102      	bne.n	8004a3e <_isatty_r+0x1a>
 8004a38:	682b      	ldr	r3, [r5, #0]
 8004a3a:	b103      	cbz	r3, 8004a3e <_isatty_r+0x1a>
 8004a3c:	6023      	str	r3, [r4, #0]
 8004a3e:	bd38      	pop	{r3, r4, r5, pc}
 8004a40:	20000240 	.word	0x20000240

08004a44 <__ascii_mbtowc>:
 8004a44:	b082      	sub	sp, #8
 8004a46:	b901      	cbnz	r1, 8004a4a <__ascii_mbtowc+0x6>
 8004a48:	a901      	add	r1, sp, #4
 8004a4a:	b142      	cbz	r2, 8004a5e <__ascii_mbtowc+0x1a>
 8004a4c:	b14b      	cbz	r3, 8004a62 <__ascii_mbtowc+0x1e>
 8004a4e:	7813      	ldrb	r3, [r2, #0]
 8004a50:	600b      	str	r3, [r1, #0]
 8004a52:	7812      	ldrb	r2, [r2, #0]
 8004a54:	1e10      	subs	r0, r2, #0
 8004a56:	bf18      	it	ne
 8004a58:	2001      	movne	r0, #1
 8004a5a:	b002      	add	sp, #8
 8004a5c:	4770      	bx	lr
 8004a5e:	4610      	mov	r0, r2
 8004a60:	e7fb      	b.n	8004a5a <__ascii_mbtowc+0x16>
 8004a62:	f06f 0001 	mvn.w	r0, #1
 8004a66:	e7f8      	b.n	8004a5a <__ascii_mbtowc+0x16>

08004a68 <__malloc_lock>:
 8004a68:	4801      	ldr	r0, [pc, #4]	; (8004a70 <__malloc_lock+0x8>)
 8004a6a:	f7ff ba58 	b.w	8003f1e <__retarget_lock_acquire_recursive>
 8004a6e:	bf00      	nop
 8004a70:	20000232 	.word	0x20000232

08004a74 <__malloc_unlock>:
 8004a74:	4801      	ldr	r0, [pc, #4]	; (8004a7c <__malloc_unlock+0x8>)
 8004a76:	f7ff ba53 	b.w	8003f20 <__retarget_lock_release_recursive>
 8004a7a:	bf00      	nop
 8004a7c:	20000232 	.word	0x20000232

08004a80 <__ascii_wctomb>:
 8004a80:	b149      	cbz	r1, 8004a96 <__ascii_wctomb+0x16>
 8004a82:	2aff      	cmp	r2, #255	; 0xff
 8004a84:	bf85      	ittet	hi
 8004a86:	238a      	movhi	r3, #138	; 0x8a
 8004a88:	6003      	strhi	r3, [r0, #0]
 8004a8a:	700a      	strbls	r2, [r1, #0]
 8004a8c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8004a90:	bf98      	it	ls
 8004a92:	2001      	movls	r0, #1
 8004a94:	4770      	bx	lr
 8004a96:	4608      	mov	r0, r1
 8004a98:	4770      	bx	lr
	...

08004a9c <_sbrk>:
 8004a9c:	4a04      	ldr	r2, [pc, #16]	; (8004ab0 <_sbrk+0x14>)
 8004a9e:	6811      	ldr	r1, [r2, #0]
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	b909      	cbnz	r1, 8004aa8 <_sbrk+0xc>
 8004aa4:	4903      	ldr	r1, [pc, #12]	; (8004ab4 <_sbrk+0x18>)
 8004aa6:	6011      	str	r1, [r2, #0]
 8004aa8:	6810      	ldr	r0, [r2, #0]
 8004aaa:	4403      	add	r3, r0
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	4770      	bx	lr
 8004ab0:	20000244 	.word	0x20000244
 8004ab4:	20000248 	.word	0x20000248

08004ab8 <_init>:
 8004ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aba:	bf00      	nop
 8004abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004abe:	bc08      	pop	{r3}
 8004ac0:	469e      	mov	lr, r3
 8004ac2:	4770      	bx	lr

08004ac4 <_fini>:
 8004ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac6:	bf00      	nop
 8004ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aca:	bc08      	pop	{r3}
 8004acc:	469e      	mov	lr, r3
 8004ace:	4770      	bx	lr
