# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {adder_32bits_tb_simulate.do}
# vsim -do "do {adder_32bits_tb_simulate.do}" -l simulate.log 
# Start time: 14:53:39 on Sep 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Warning: F:/modeltech64_10.4/work/adder_32bits_tb.v(8): (vopt-2685) [TFMPC] - Too few port connections for 'adder_32bits_inst'.  Expected 6, found 5.
# 
# ** Warning: F:/modeltech64_10.4/work/adder_32bits_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'clk'.
# 
# Loading work.adder_32bits_tb(fast)
# Loading work.adder_32bits(fast)
# Loading simprims_ver.IBUF(fast)
# Loading simprims_ver.OBUF(fast)
# Loading simprims_ver.LUT6(fast)
# Loading simprims_ver.LUT6(fast__1)
# Loading simprims_ver.LUT6(fast__2)
# Loading simprims_ver.LUT6(fast__3)
# Loading simprims_ver.LUT6(fast__4)
# Loading simprims_ver.LUT6(fast__5)
# Loading simprims_ver.LUT2(fast)
# Loading simprims_ver.LUT2(fast__1)
# Loading simprims_ver.LUT3(fast)
# Loading simprims_ver.LUT5(fast)
# Loading simprims_ver.LUT4(fast)
# Loading simprims_ver.LUT4(fast__1)
# Loading simprims_ver.LUT5(fast__1)
# Loading simprims_ver.LUT6(fast__6)
# Loading simprims_ver.LUT4(fast__2)
# Loading simprims_ver.LUT6(fast__7)
# Loading simprims_ver.LUT6(fast__8)
# Loading simprims_ver.LUT6(fast__9)
# Loading simprims_ver.LUT6(fast__10)
# Loading simprims_ver.LUT6(fast__11)
# Loading simprims_ver.LUT6(fast__12)
# Loading simprims_ver.LUT6(fast__13)
# Loading simprims_ver.LUT6(fast__14)
# Loading simprims_ver.LUT6(fast__15)
# Loading simprims_ver.LUT6(fast__16)
# Loading simprims_ver.LUT4(fast__3)
# Loading simprims_ver.LUT5(fast__2)
# Loading simprims_ver.LUT6(fast__17)
# Loading simprims_ver.LUT5(fast__3)
# Loading simprims_ver.LUT5(fast__4)
# Loading simprims_ver.LUT2(fast__2)
# Loading simprims_ver.LUT5(fast__5)
# Loading simprims_ver.LUT2(fast__3)
# Loading simprims_ver.LUT6(fast__18)
# Loading simprims_ver.LUT6(fast__19)
# Loading simprims_ver.LUT5(fast__6)
# Loading simprims_ver.LUT6(fast__20)
# Loading simprims_ver.LUT5(fast__7)
# Loading simprims_ver.LUT5(fast__8)
# Loading simprims_ver.LUT6(fast__21)
# Loading simprims_ver.LUT6(fast__22)
# Loading simprims_ver.LUT6(fast__23)
# Loading simprims_ver.LUT6(fast__24)
# Loading simprims_ver.LUT4(fast__4)
# Loading simprims_ver.LUT4(fast__5)
# Loading simprims_ver.LUT5(fast__9)
# Loading simprims_ver.LUT3(fast__1)
# Loading simprims_ver.LUT5(fast__10)
# Loading simprims_ver.LUT5(fast__11)
# Loading simprims_ver.LUT5(fast__12)
# Loading simprims_ver.LUT6(fast__25)
# Loading simprims_ver.LUT6(fast__26)
# Loading simprims_ver.LUT6(fast__27)
# Loading simprims_ver.LUT6(fast__28)
# Loading simprims_ver.LUT2(fast__4)
# Loading simprims_ver.LUT6(fast__29)
# Loading simprims_ver.LUT6(fast__30)
# Loading simprims_ver.LUT6(fast__31)
# Loading simprims_ver.LUT6(fast__32)
# Loading simprims_ver.LUT6(fast__33)
# Loading simprims_ver.LUT6(fast__34)
# Loading simprims_ver.LUT6(fast__35)
# Loading simprims_ver.LUT6(fast__36)
# Loading simprims_ver.LUT6(fast__37)
# Loading simprims_ver.LUT3(fast__2)
# Loading simprims_ver.LUT6(fast__38)
# Loading simprims_ver.LUT5(fast__13)
# Loading simprims_ver.LUT3(fast__3)
# Loading simprims_ver.LUT5(fast__14)
# Loading simprims_ver.LUT6(fast__39)
# Loading simprims_ver.LUT6(fast__40)
# Loading simprims_ver.LUT6(fast__41)
# Loading simprims_ver.LUT6(fast__42)
# Loading simprims_ver.LUT4(fast__6)
# Loading simprims_ver.LUT6(fast__43)
# Loading simprims_ver.LUT2(fast__5)
# Loading simprims_ver.LUT6(fast__44)
# Loading simprims_ver.LUT6(fast__45)
# Loading simprims_ver.LUT5(fast__15)
# Loading simprims_ver.LUT5(fast__16)
# Loading simprims_ver.LUT6(fast__46)
# Loading simprims_ver.LUT6(fast__47)
# Loading simprims_ver.LUT6(fast__48)
# Loading simprims_ver.LUT6(fast__49)
# Loading simprims_ver.LUT6(fast__50)
# Loading simprims_ver.LUT6(fast__51)
# Loading simprims_ver.LUT6(fast__52)
# Loading simprims_ver.LUT6(fast__53)
# Loading simprims_ver.LUT6(fast__54)
# Loading simprims_ver.LUT3(fast__4)
# Loading simprims_ver.LUT5(fast__17)
# Loading simprims_ver.LUT5(fast__18)
# Loading simprims_ver.LUT6(fast__55)
# Loading simprims_ver.LUT5(fast__19)
# Loading work.glbl(fast)
# Loading instances from adder_32bits_tb_time_impl.sdf
# Loading timing data from adder_32bits_tb_time_impl.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /adder_32bits_tb File: F:/modeltech64_10.4/work/adder_32bits_tb.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : F:/modeltech64_10.4/work/adder_32bits_tb.v(26)
#    Time: 1 us  Iteration: 0  Instance: /adder_32bits_tb
# Break in Module adder_32bits_tb at F:/modeltech64_10.4/work/adder_32bits_tb.v line 26
# End time: 16:25:36 on Sep 15,2024, Elapsed time: 1:31:57
# Errors: 0, Warnings: 2
