Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  6 01:00:58 2023
| Host         : DESKTOP-917RS0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 91 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display/DCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: no_ng_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 327 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.063        0.000                      0                  225        0.040        0.000                      0                  225        4.020        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.063        0.000                      0                  171        0.040        0.000                      0                  171        4.020        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.323        0.000                      0                   54        0.492        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.966ns (25.194%)  route 5.837ns (74.806%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.898 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.982    12.881    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    14.944    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 1.966ns (25.354%)  route 5.788ns (74.646%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.898 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.933    12.832    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    14.930    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 1.966ns (25.377%)  route 5.781ns (74.623%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.898 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.926    12.824    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.061    14.950    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 1.966ns (25.491%)  route 5.747ns (74.509%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.898 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.891    12.790    rgb_next[11]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
                         clock pessimism              0.188    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067    14.941    rgb_reg_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.966ns (25.829%)  route 5.646ns (74.171%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.898 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.790    12.689    rgb_next[11]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.188    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    14.939    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 1.966ns (26.508%)  route 5.451ns (73.492%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.898 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.595    12.494    rgb_next[11]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
                         clock pessimism              0.188    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    14.925    rgb_reg_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 1.960ns (28.230%)  route 4.983ns (71.769%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 f  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.118    10.892 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           1.128    12.020    rgb_next[10]
    SLICE_X12Y34         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.233    14.705    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 1.960ns (29.543%)  route 4.674ns (70.457%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 f  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.118    10.892 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.819    11.712    rgb_next[10]
    SLICE_X12Y35         FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.247    14.692    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 1.960ns (29.543%)  route 4.674ns (70.457%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 f  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.704    10.774    vga/rgb_reg[11]_i_3_n_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.118    10.892 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.819    11.712    rgb_next[10]
    SLICE_X12Y35         FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.233    14.706    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.966ns (29.230%)  route 4.760ns (70.770%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.556     5.077    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  pg/y_pad_reg_reg[1]/Q
                         net (fo=23, routed)          1.125     6.621    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.920 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.454     7.374    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.172     7.670    pg/i__carry__0_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.520     8.314    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.693 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.450     9.143    vga/v_count_reg_reg[9]_0[0]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.373     9.516 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.430     9.946    vga/rgb_reg[11]_i_7_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.070 f  vga/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.306    10.377    vga/rgb_reg[11]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.501 r  vga/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           1.303    11.803    rgb_next[8]
    SLICE_X12Y31         FDRE                                         r  rgb_reg_reg[8]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  rgb_reg_reg[8]_lopt_replica_2/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.031    14.903    rgb_reg_reg[8]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 btnU/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnU/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.676%)  route 0.233ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btnU/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  btnU/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  btnU/r1_reg/Q
                         net (fo=1, routed)           0.233     1.813    btnU/r1_reg_n_0
    SLICE_X36Y33         FDRE                                         r  btnU/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    btnU/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  btnU/r2_reg/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.070     1.773    btnU/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 btnD/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnD/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.597%)  route 0.234ns (62.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btnD/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  btnD/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  btnD/r1_reg/Q
                         net (fo=1, routed)           0.234     1.814    btnD/r1_reg_n_0
    SLICE_X36Y33         FDRE                                         r  btnD/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    btnD/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  btnD/r2_reg/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.070     1.773    btnD/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.481%)  route 0.142ns (40.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/Q
                         net (fo=8, routed)           0.142     1.751    PmodJSTK_Int/SerialClock/clkCount[4]
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  PmodJSTK_Int/SerialClock/clkCount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    PmodJSTK_Int/SerialClock/clkCount_0[6]
    SLICE_X34Y44         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121     1.582    PmodJSTK_Int/SerialClock/clkCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gs/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.232ns (69.581%)  route 0.101ns (30.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.468    gs/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  gs/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  gs/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.101     1.698    gs/r_dig1_reg[1]_0[2]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.104     1.802 r  gs/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.802    gs/dig1_next[3]
    SLICE_X65Y27         FDCE                                         r  gs/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.853     1.980    gs/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  gs/r_dig1_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.107     1.575    gs/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.705%)  route 0.119ns (32.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  PmodJSTK_Int/SerialClock/clkCount_reg[9]/Q
                         net (fo=4, routed)           0.119     1.712    PmodJSTK_Int/SerialClock/clkCount[9]
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.101     1.813 r  PmodJSTK_Int/SerialClock/clkCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    PmodJSTK_Int/SerialClock/clkCount_0[0]
    SLICE_X34Y43         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.133     1.578    PmodJSTK_Int/SerialClock/clkCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 gs/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs/r_dig1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.468    gs/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  gs/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  gs/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.101     1.698    gs/r_dig1_reg[1]_0[2]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.098     1.796 r  gs/r_dig1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    gs/dig1_next[1]
    SLICE_X65Y27         FDCE                                         r  gs/r_dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.853     1.980    gs/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  gs/r_dig1_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.092     1.560    gs/r_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.247%)  route 0.150ns (41.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/Q
                         net (fo=8, routed)           0.150     1.759    PmodJSTK_Int/SerialClock/clkCount[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  PmodJSTK_Int/SerialClock/clkCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    PmodJSTK_Int/SerialClock/clkCount_0[4]
    SLICE_X34Y45         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.566    PmodJSTK_Int/SerialClock/clkCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pg/x_ball_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.558     1.441    pg/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  pg/x_ball_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  pg/x_ball_reg_reg[8]/Q
                         net (fo=9, routed)           0.079     1.684    pg/Q[7]
    SLICE_X42Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.813 r  pg/x_ball_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.813    pg/x_ball_reg0[9]
    SLICE_X42Y33         FDCE                                         r  pg/x_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.826     1.953    pg/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  pg/x_ball_reg_reg[9]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.134     1.575    pg/x_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 pg/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_ball_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.250ns (60.416%)  route 0.164ns (39.584%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.558     1.441    pg/clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  pg/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  pg/x_delta_reg_reg[2]/Q
                         net (fo=9, routed)           0.164     1.746    pg/x_delta_reg[2]
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  pg/x_ball_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.791    pg/x_ball_reg0_carry_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.855 r  pg/x_ball_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.855    pg/x_ball_reg0[5]
    SLICE_X42Y32         FDCE                                         r  pg/x_ball_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    pg/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  pg/x_ball_reg_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.134     1.608    pg/x_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.708%)  route 0.123ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  PmodJSTK_Int/SerialClock/clkCount_reg[9]/Q
                         net (fo=4, routed)           0.123     1.716    PmodJSTK_Int/SerialClock/clkCount[9]
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.098     1.814 r  PmodJSTK_Int/SerialClock/clkCount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.814    PmodJSTK_Int/SerialClock/clkCount_0[7]
    SLICE_X34Y43         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.121     1.566    PmodJSTK_Int/SerialClock/clkCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y43   PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   PmodJSTK_Int/SerialClock/clkCount_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   PmodJSTK_Int/SerialClock/clkCount_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y44   PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y44   PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y43   PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y43   PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y31   btReset/r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y31   btReset/r2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y35   rgb_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y35   rgb_reg_reg[8]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X58Y29   display/clkCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X58Y29   display/DCLK_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y35   rgb_reg_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y35   rgb_reg_reg[10]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y43   PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y43   PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y31   btReset/r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y31   btReset/r2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y29   display/clkCount_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y29   display/clkCount_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y29   display/clkCount_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y29   display/clkCount_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y30   display/clkCount_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y30   display/clkCount_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y30   display/clkCount_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y30   display/clkCount_reg[8]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.478ns (15.687%)  route 2.569ns (84.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.569     8.123    pg/AR[0]
    SLICE_X40Y36         FDCE                                         f  pg/y_pad_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442    14.783    pg/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  pg/y_pad_reg_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y36         FDCE (Recov_fdce_C_CLR)     -0.576    14.446    pg/y_pad_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.478ns (15.687%)  route 2.569ns (84.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.569     8.123    pg/AR[0]
    SLICE_X40Y36         FDCE                                         f  pg/y_pad_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442    14.783    pg/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  pg/y_pad_reg_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y36         FDCE (Recov_fdce_C_CLR)     -0.576    14.446    pg/y_pad_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.478ns (15.687%)  route 2.569ns (84.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.569     8.123    pg/AR[0]
    SLICE_X40Y36         FDCE                                         f  pg/y_pad_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442    14.783    pg/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  pg/y_pad_reg_reg[8]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y36         FDCE (Recov_fdce_C_CLR)     -0.576    14.446    pg/y_pad_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.478ns (16.800%)  route 2.367ns (83.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.367     7.922    pg/AR[0]
    SLICE_X39Y32         FDCE                                         f  pg/y_pad_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X39Y32         FDCE (Recov_fdce_C_CLR)     -0.576    14.427    pg/y_pad_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.478ns (16.800%)  route 2.367ns (83.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.367     7.922    pg/AR[0]
    SLICE_X39Y32         FDCE                                         f  pg/y_pad_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    pg/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  pg/y_pad_reg_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X39Y32         FDCE (Recov_fdce_C_CLR)     -0.576    14.427    pg/y_pad_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.478ns (16.788%)  route 2.369ns (83.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.369     7.923    pg/AR[0]
    SLICE_X40Y35         FDCE                                         f  pg/y_pad_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442    14.783    pg/clk_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  pg/y_pad_reg_reg[9]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDCE (Recov_fdce_C_CLR)     -0.576    14.446    pg/y_pad_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.478ns (17.649%)  route 2.230ns (82.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.230     7.785    vga/AR[0]
    SLICE_X39Y36         FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    vga/clk_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  vga/r_25MHz_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.576    14.430    vga/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.478ns (17.649%)  route 2.230ns (82.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.230     7.785    vga/AR[0]
    SLICE_X39Y36         FDCE                                         f  vga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    vga/clk_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  vga/r_25MHz_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.576    14.430    vga/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.478ns (17.675%)  route 2.226ns (82.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.226     7.781    vga/AR[0]
    SLICE_X39Y33         FDCE                                         f  vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.438    14.779    vga/clk_IBUF_BUFG
    SLICE_X39Y33         FDCE                                         r  vga/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.576    14.428    vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.478ns (18.472%)  route 2.110ns (81.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.110     7.664    vga/AR[0]
    SLICE_X41Y33         FDCE                                         f  vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    vga/clk_IBUF_BUFG
    SLICE_X41Y33         FDCE                                         r  vga/v_count_reg_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X41Y33         FDCE (Recov_fdce_C_CLR)     -0.576    14.444    vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  6.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.747%)  route 0.234ns (61.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.234     1.821    vga/AR[0]
    SLICE_X44Y31         FDCE                                         f  vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    vga/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  vga/h_count_reg_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X44Y31         FDCE (Remov_fdce_C_CLR)     -0.145     1.329    vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.817%)  route 0.215ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.215     1.802    vga/AR[0]
    SLICE_X41Y32         FDCE                                         f  vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    vga/clk_IBUF_BUFG
    SLICE_X41Y32         FDCE                                         r  vga/v_count_reg_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.145     1.309    vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.817%)  route 0.215ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.215     1.802    vga/AR[0]
    SLICE_X41Y32         FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    vga/clk_IBUF_BUFG
    SLICE_X41Y32         FDCE                                         r  vga/v_count_reg_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.145     1.309    vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.817%)  route 0.215ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.215     1.802    vga/AR[0]
    SLICE_X41Y32         FDCE                                         f  vga/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    vga/clk_IBUF_BUFG
    SLICE_X41Y32         FDCE                                         r  vga/v_sync_reg_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.145     1.309    vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.131%)  route 0.251ns (62.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.251     1.838    vga/AR[0]
    SLICE_X42Y30         FDCE                                         f  vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X42Y30         FDCE                                         r  vga/h_count_reg_reg[8]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y30         FDCE (Remov_fdce_C_CLR)     -0.120     1.332    vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.131%)  route 0.251ns (62.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.251     1.838    vga/AR[0]
    SLICE_X42Y30         FDCE                                         f  vga/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X42Y30         FDCE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y30         FDCE (Remov_fdce_C_CLR)     -0.120     1.332    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.131%)  route 0.251ns (62.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.251     1.838    vga/AR[0]
    SLICE_X43Y30         FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  vga/h_count_reg_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X43Y30         FDCE (Remov_fdce_C_CLR)     -0.145     1.307    vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.148ns (28.566%)  route 0.370ns (71.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.370     1.957    vga/AR[0]
    SLICE_X46Y30         FDCE                                         f  vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.824     1.951    vga/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  vga/h_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.120     1.353    vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.148ns (28.566%)  route 0.370ns (71.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.370     1.957    vga/AR[0]
    SLICE_X46Y30         FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.824     1.951    vga/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  vga/h_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.120     1.353    vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.148ns (28.566%)  route 0.370ns (71.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.370     1.957    vga/AR[0]
    SLICE_X46Y30         FDCE                                         f  vga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.824     1.951    vga/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  vga/h_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.120     1.353    vga/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.604    





