--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Q2.twx Q2.ncd -o Q2.twr Q2.pcf -ucf Q2.ucf

Design file:              Q2.ncd
Physical constraint file: Q2.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1690 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.206ns.
--------------------------------------------------------------------------------

Paths for end point count_4 (SLICE_X49Y68.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.YQ      Tcko                  0.587   count<0>
                                                       count_1
    SLICE_X51Y76.F3      net (fanout=2)        1.489   count<1>
    SLICE_X51Y76.COUT    Topcyf                1.162   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_lut<6>
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y68.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (2.659ns logic, 3.547ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.055 - 0.073)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_13 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.YQ      Tcko                  0.587   count<12>
                                                       count_13
    SLICE_X51Y73.G1      net (fanout=2)        1.153   count<13>
    SLICE_X51Y73.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<1>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y68.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (2.852ns logic, 3.211ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.055 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_8 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.XQ      Tcko                  0.591   count<8>
                                                       count_8
    SLICE_X51Y73.F3      net (fanout=2)        0.973   count<8>
    SLICE_X51Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y68.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (3.017ns logic, 3.031ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point count_5 (SLICE_X49Y68.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.YQ      Tcko                  0.587   count<0>
                                                       count_1
    SLICE_X51Y76.F3      net (fanout=2)        1.489   count<1>
    SLICE_X51Y76.COUT    Topcyf                1.162   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_lut<6>
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y68.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (2.659ns logic, 3.547ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.055 - 0.073)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_13 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.YQ      Tcko                  0.587   count<12>
                                                       count_13
    SLICE_X51Y73.G1      net (fanout=2)        1.153   count<13>
    SLICE_X51Y73.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<1>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y68.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (2.852ns logic, 3.211ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.055 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_8 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.XQ      Tcko                  0.591   count<8>
                                                       count_8
    SLICE_X51Y73.F3      net (fanout=2)        0.973   count<8>
    SLICE_X51Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y68.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y68.CLK     Tsrck                 0.910   count<4>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (3.017ns logic, 3.031ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point count_6 (SLICE_X49Y69.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.YQ      Tcko                  0.587   count<0>
                                                       count_1
    SLICE_X51Y76.F3      net (fanout=2)        1.489   count<1>
    SLICE_X51Y76.COUT    Topcyf                1.162   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_lut<6>
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y69.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y69.CLK     Tsrck                 0.910   count<6>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (2.659ns logic, 3.547ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.055 - 0.073)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_13 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.YQ      Tcko                  0.587   count<12>
                                                       count_13
    SLICE_X51Y73.G1      net (fanout=2)        1.153   count<13>
    SLICE_X51Y73.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<1>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y69.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y69.CLK     Tsrck                 0.910   count<6>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (2.852ns logic, 3.211ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.055 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_8 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.XQ      Tcko                  0.591   count<8>
                                                       count_8
    SLICE_X51Y73.F3      net (fanout=2)        0.973   count<8>
    SLICE_X51Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X51Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.COUT    Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X49Y69.SR      net (fanout=20)       2.058   count_cmp_eq0000
    SLICE_X49Y69.CLK     Tsrck                 0.910   count<6>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (3.017ns logic, 3.031ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_30 (SLICE_X49Y81.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_30 (FF)
  Destination:          count_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_30 to count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.XQ      Tcko                  0.473   count<30>
                                                       count_30
    SLICE_X49Y81.F4      net (fanout=2)        0.333   count<30>
    SLICE_X49Y81.CLK     Tckf        (-Th)    -0.801   count<30>
                                                       count<30>_rt
                                                       Mcount_count_xor<30>
                                                       count_30
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point count_18 (SLICE_X49Y75.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_18 (FF)
  Destination:          count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_18 to count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.473   count<18>
                                                       count_18
    SLICE_X49Y75.F4      net (fanout=2)        0.340   count<18>
    SLICE_X49Y75.CLK     Tckf        (-Th)    -0.801   count<18>
                                                       count<18>_rt
                                                       Mcount_count_xor<18>
                                                       count_18
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (1.274ns logic, 0.340ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point count_28 (SLICE_X49Y80.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_28 (FF)
  Destination:          count_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_28 to count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.XQ      Tcko                  0.473   count<28>
                                                       count_28
    SLICE_X49Y80.F3      net (fanout=2)        0.348   count<28>
    SLICE_X49Y80.CLK     Tckf        (-Th)    -0.801   count<28>
                                                       count<28>_rt
                                                       Mcount_count_xor<28>
                                                       count_28
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: out1<2>/CLK
  Logical resource: out1_2/CK
  Location pin: SLICE_X50Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: out1<2>/CLK
  Logical resource: out1_2/CK
  Location pin: SLICE_X50Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: out1<2>/CLK
  Logical resource: out1_2/CK
  Location pin: SLICE_X50Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.206|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1690 paths, 0 nets, and 138 connections

Design statistics:
   Minimum period:   6.206ns{1}   (Maximum frequency: 161.134MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 31 19:10:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



