{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/sys_clock_1:false|/reset_rtl_1:false|/clk_wiz_1_clk_out1:false|/clk_wiz_clk_out1:false|/i_Rst_0_1:false|/reset_rtl_0_1_2_1:false|/clk_wiz_2_clk_out1:false|/reset_rtl_0_1_1:false|/clk_wiz_3_clk_out1:false|/reset_rtl_0_1:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"1355,-543",
   "Default View_Layers":"/sys_clock_1:true|/reset_rtl_1:true|/clk_wiz_1_clk_out1:true|/clk_wiz_clk_out1:true|/i_Rst_0_1:true|/reset_rtl_0_1_2_1:true|/clk_wiz_2_clk_out1:true|/reset_rtl_0_1_1:true|/clk_wiz_3_clk_out1:true|/reset_rtl_0_1:true|",
   "Default View_ScaleFactor":"0.828654",
   "Default View_TopLeft":"-181,303",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_o_Tx_0 -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD -left
preplace port port-id_i_Rx_0 -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port port-id_PS2C_0 -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_PS2D_0 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_o_TimerOverflow_0 -pg 1 -lvl 0 -x 0 -y 1610 -defaultsOSRD -left
preplace port port-id_o_PWMChannel1_0 -pg 1 -lvl 0 -x 0 -y 1590 -defaultsOSRD -left
preplace port port-id_o_PWMChannel2_0 -pg 1 -lvl 0 -x 0 -y 1570 -defaultsOSRD -left
preplace port port-id_o_PWMChannel3_0 -pg 1 -lvl 0 -x 0 -y 1550 -defaultsOSRD -left
preplace port port-id_o_PWMChannel4_0 -pg 1 -lvl 0 -x 0 -y 1530 -defaultsOSRD -left
preplace port port-id_o_OnePulse_0 -pg 1 -lvl 0 -x 0 -y 1510 -defaultsOSRD -left
preplace port port-id_i_Clk_0 -pg 1 -lvl 0 -x 0 -y 1330 -defaultsOSRD
preplace port port-id_i_Rst_0 -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace port port-id_int_source3_0 -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port port-id_int_source2_0 -pg 1 -lvl 0 -x 0 -y 1430 -defaultsOSRD
preplace port port-id_int_source1_0 -pg 1 -lvl 0 -x 0 -y 1410 -defaultsOSRD
preplace port port-id_int_source0_0 -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace port port-id_led_teste_0 -pg 1 -lvl 5 -x 1990 -y 1080 -defaultsOSRD
preplace portBus o_Data_0 -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD -left
preplace portBus pin_out_0 -pg 1 -lvl 5 -x 1990 -y 580 -defaultsOSRD
preplace portBus pin_in_0 -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace inst PS2_Slave_0 -pg 1 -lvl 1 -x 240 -y 330 -defaultsOSRD -orient R180
preplace inst timerSlave_0 -pg 1 -lvl 1 -x 240 -y 1580 -defaultsOSRD -orient R180
preplace inst DataMemory_0 -pg 1 -lvl 3 -x 1320 -y 1110 -defaultsOSRD -orient R180
preplace inst UartSlave_0 -pg 1 -lvl 1 -x 240 -y 860 -defaultsOSRD -orient R180
preplace inst CustomInterconnect_0 -pg 1 -lvl 2 -x 880 -y 470 -defaultsOSRD -orient R180
preplace inst interruptControllerS_0 -pg 1 -lvl 1 -x 240 -y 1170 -defaultsOSRD -orient R180
preplace inst GPIO_Slave_0 -pg 1 -lvl 1 -x 240 -y 600 -defaultsOSRD -orient R180
preplace inst CPU_0 -pg 1 -lvl 4 -x 1750 -y 1250 -defaultsOSRD -orient R180
preplace netloc CPU_0_led_teste 1 3 2 1590 1080 NJ
preplace netloc CPU_0_o_IntAckAttended 1 1 3 630J 970 NJ 970 1550
preplace netloc CPU_0_o_IntAckComplete 1 1 3 NJ 1070 1080J 1230 1530
preplace netloc CPU_0_o_RAddr 1 2 2 1170 900 1580J
preplace netloc CPU_0_o_REnable 1 2 2 1160 910 1570J
preplace netloc CPU_0_o_WAddr 1 2 2 1130 930 1540J
preplace netloc CPU_0_o_WData 1 2 2 1150 920 1560J
preplace netloc CPU_0_o_WEnable 1 2 2 1120 940 1510J
preplace netloc CPU_1_o_Clk 1 1 3 470 1370 NJ 1370 1490
preplace netloc CPU_1_o_Rst 1 1 3 430 1330 NJ 1330 1500
preplace netloc CustomInterconnect_0_o_RAddr_0 1 1 3 710 960 NJ 960 1460
preplace netloc CustomInterconnect_0_o_RAddr_1 1 1 1 580 670n
preplace netloc CustomInterconnect_0_o_RAddr_2 1 1 1 550 550n
preplace netloc CustomInterconnect_0_o_RAddr_3 1 1 1 440 470n
preplace netloc CustomInterconnect_0_o_RAddr_4 1 1 1 700 290n
preplace netloc CustomInterconnect_0_o_RAddr_7 1 1 1 500 70n
preplace netloc CustomInterconnect_0_o_RData 1 1 4 680 1440 NJ 1440 NJ 1440 1940
preplace netloc CustomInterconnect_0_o_REnable_0 1 1 3 700 1250 NJ 1250 1470
preplace netloc CustomInterconnect_0_o_REnable_1 1 1 1 600 690n
preplace netloc CustomInterconnect_0_o_REnable_2 1 1 1 540 570n
preplace netloc CustomInterconnect_0_o_REnable_3 1 1 1 450 490n
preplace netloc CustomInterconnect_0_o_REnable_4 1 1 1 690 310n
preplace netloc CustomInterconnect_0_o_REnable_7 1 1 1 530 90n
preplace netloc CustomInterconnect_0_o_WAddr_0 1 1 3 690 1260 NJ 1260 1460
preplace netloc CustomInterconnect_0_o_WAddr_1 1 1 1 640 730n
preplace netloc CustomInterconnect_0_o_WAddr_2 1 1 1 490 610n
preplace netloc CustomInterconnect_0_o_WAddr_3 1 1 1 510 530n
preplace netloc CustomInterconnect_0_o_WAddr_4 1 1 1 650 350n
preplace netloc CustomInterconnect_0_o_WAddr_7 1 1 1 590 130n
preplace netloc CustomInterconnect_0_o_WData_0 1 1 3 720 980 NJ 980 1480
preplace netloc CustomInterconnect_0_o_WData_1 1 1 1 620 710n
preplace netloc CustomInterconnect_0_o_WData_2 1 1 1 520 590n
preplace netloc CustomInterconnect_0_o_WData_3 1 1 1 480 510n
preplace netloc CustomInterconnect_0_o_WData_4 1 1 1 680 330n
preplace netloc CustomInterconnect_0_o_WData_7 1 1 1 570 110n
preplace netloc CustomInterconnect_0_o_WEnable_0 1 1 3 730 940 1110J 950 1490
preplace netloc CustomInterconnect_0_o_WEnable_1 1 1 1 650 750n
preplace netloc CustomInterconnect_0_o_WEnable_2 1 1 1 460 630n
preplace netloc CustomInterconnect_0_o_WEnable_3 1 1 1 560 550n
preplace netloc CustomInterconnect_0_o_WEnable_4 1 1 1 640 370n
preplace netloc CustomInterconnect_0_o_WEnable_7 1 1 1 610 150n
preplace netloc DataMemory_0_o_MemBusy 1 2 3 1180 1240 1520J 1090 1910
preplace netloc DataMemory_0_o_RData 1 2 1 1140 470n
preplace netloc GPIO_Slave_0_o_RData 1 0 3 90 470 400J 950 1040
preplace netloc GPIO_Slave_0_pin_out 1 0 5 70 10 NJ 10 NJ 10 NJ 10 1970J
preplace netloc PS2C_0_1 1 0 2 30J 160 410
preplace netloc PS2D_0_1 1 0 2 NJ 170 400
preplace netloc PS2_Slave_0_o_Data 1 0 1 NJ 310
preplace netloc PS2_Slave_0_o_RData 1 0 3 90 180 630J 930 1050
preplace netloc UartSlave_0_o_RData 1 0 3 70 1350 NJ 1350 1060
preplace netloc UartSlave_0_o_Tx 1 0 1 NJ 840
preplace netloc i_Clk_0_1 1 0 5 50J 1360 NJ 1360 1100 1400 1590J 1410 1910
preplace netloc i_Rst_0_1 1 0 5 20J 1400 NJ 1400 1090 1420 NJ 1420 1930
preplace netloc i_Rx_0_1 1 0 2 50J 190 390
preplace netloc int_source0_0_1 1 0 2 NJ 1390 400
preplace netloc int_source1_0_1 1 0 2 NJ 1410 420
preplace netloc int_source2_0_1 1 0 2 20J 1420 440
preplace netloc int_source3_0_1 1 0 2 NJ 1370 390
preplace netloc interruptControllerS_0_int_attending 1 0 5 80 1380 NJ 1380 1080J 1410 1480J 1430 1960
preplace netloc interruptControllerS_0_int_pending 1 0 5 40 1450 NJ 1450 NJ 1450 NJ 1450 1970
preplace netloc interruptControllerS_0_irq_number 1 0 5 60 1440 390J 1460 NJ 1460 NJ 1460 1950
preplace netloc interruptControllerS_0_irq_req 1 0 5 80 730 410J 990 NJ 990 NJ 990 1920
preplace netloc interruptControllerS_0_o_RData 1 0 3 90 990 390J 1000 1030
preplace netloc pin_in_0_1 1 0 2 20J 150 420
preplace netloc timerSlave_0_o_OnePulse 1 0 1 NJ 1510
preplace netloc timerSlave_0_o_PWMChannel1 1 0 1 NJ 1590
preplace netloc timerSlave_0_o_PWMChannel2 1 0 1 NJ 1570
preplace netloc timerSlave_0_o_PWMChannel3 1 0 1 NJ 1550
preplace netloc timerSlave_0_o_PWMChannel4 1 0 1 NJ 1530
preplace netloc timerSlave_0_o_RData 1 0 3 90 1430 NJ 1430 1070
preplace netloc timerSlave_0_o_TimerOverflow 1 0 1 NJ 1610
levelinfo -pg 1 0 240 880 1320 1750 1990
pagesize -pg 1 -db -bbox -sgen -190 0 2150 1710
"
}
{
   "da_board_cnt":"12",
   "da_clkrst_cnt":"8"
}
