// Seed: 1459602391
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
    , id_7,
    output logic id_3
    , id_8,
    input logic id_4,
    input id_5,
    input logic id_6
    , id_9
);
  logic id_10;
  assign id_3 = id_7 ? id_1 : id_2;
endmodule
