// Seed: 1720008724
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    output tri0  id_2
    , id_5,
    input  tri   id_3
);
  final $clog2(57);
  ;
  logic [-1 : ""] id_6 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1
    , id_11,
    input tri id_2,
    input tri0 id_3,
    output wire id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wor id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_8,
      id_1
  );
endmodule
