<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sid.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/sid.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/sid.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='sid.h.html'>sid.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: sid.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2011 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * Authors: Alex Deucher</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/SI_H">SI_H</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/SI_H" data-ref="_M/SI_H">SI_H</dfn></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/TAHITI_RB_BITMAP_WIDTH_PER_SH" data-ref="_M/TAHITI_RB_BITMAP_WIDTH_PER_SH">TAHITI_RB_BITMAP_WIDTH_PER_SH</dfn>  2</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/TAHITI_GB_ADDR_CONFIG_GOLDEN" data-ref="_M/TAHITI_GB_ADDR_CONFIG_GOLDEN">TAHITI_GB_ADDR_CONFIG_GOLDEN</dfn>        0x12011003</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/VERDE_GB_ADDR_CONFIG_GOLDEN" data-ref="_M/VERDE_GB_ADDR_CONFIG_GOLDEN">VERDE_GB_ADDR_CONFIG_GOLDEN</dfn>         0x12010002</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/HAINAN_GB_ADDR_CONFIG_GOLDEN" data-ref="_M/HAINAN_GB_ADDR_CONFIG_GOLDEN">HAINAN_GB_ADDR_CONFIG_GOLDEN</dfn>        0x02010001</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_SH_GPRS" data-ref="_M/SI_MAX_SH_GPRS">SI_MAX_SH_GPRS</dfn>           256</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_TEMP_GPRS" data-ref="_M/SI_MAX_TEMP_GPRS">SI_MAX_TEMP_GPRS</dfn>         16</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_SH_THREADS" data-ref="_M/SI_MAX_SH_THREADS">SI_MAX_SH_THREADS</dfn>        256</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_SH_STACK_ENTRIES" data-ref="_M/SI_MAX_SH_STACK_ENTRIES">SI_MAX_SH_STACK_ENTRIES</dfn>  4096</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_FRC_EOV_CNT" data-ref="_M/SI_MAX_FRC_EOV_CNT">SI_MAX_FRC_EOV_CNT</dfn>       16384</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_BACKENDS" data-ref="_M/SI_MAX_BACKENDS">SI_MAX_BACKENDS</dfn>          8</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_BACKENDS_MASK" data-ref="_M/SI_MAX_BACKENDS_MASK">SI_MAX_BACKENDS_MASK</dfn>     0xFF</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_BACKENDS_PER_SE_MASK" data-ref="_M/SI_MAX_BACKENDS_PER_SE_MASK">SI_MAX_BACKENDS_PER_SE_MASK</dfn>     0x0F</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_SIMDS" data-ref="_M/SI_MAX_SIMDS">SI_MAX_SIMDS</dfn>             12</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_SIMDS_MASK" data-ref="_M/SI_MAX_SIMDS_MASK">SI_MAX_SIMDS_MASK</dfn>        0x0FFF</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_SIMDS_PER_SE_MASK" data-ref="_M/SI_MAX_SIMDS_PER_SE_MASK">SI_MAX_SIMDS_PER_SE_MASK</dfn>        0x00FF</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_PIPES" data-ref="_M/SI_MAX_PIPES">SI_MAX_PIPES</dfn>             8</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_PIPES_MASK" data-ref="_M/SI_MAX_PIPES_MASK">SI_MAX_PIPES_MASK</dfn>        0xFF</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_PIPES_PER_SIMD_MASK" data-ref="_M/SI_MAX_PIPES_PER_SIMD_MASK">SI_MAX_PIPES_PER_SIMD_MASK</dfn>      0x3F</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_LDS_NUM" data-ref="_M/SI_MAX_LDS_NUM">SI_MAX_LDS_NUM</dfn>           0xFFFF</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_TCC" data-ref="_M/SI_MAX_TCC">SI_MAX_TCC</dfn>               16</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SI_MAX_TCC_MASK" data-ref="_M/SI_MAX_TCC_MASK">SI_MAX_TCC_MASK</dfn>          0xFFFF</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* SMC IND accessor regs */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SMC_IND_INDEX_0" data-ref="_M/SMC_IND_INDEX_0">SMC_IND_INDEX_0</dfn>                              0x200</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SMC_IND_DATA_0" data-ref="_M/SMC_IND_DATA_0">SMC_IND_DATA_0</dfn>                               0x204</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SMC_IND_ACCESS_CNTL" data-ref="_M/SMC_IND_ACCESS_CNTL">SMC_IND_ACCESS_CNTL</dfn>                          0x228</u></td></tr>
<tr><th id="58">58</th><td><u>#       define <dfn class="macro" id="_M/AUTO_INCREMENT_IND_0" data-ref="_M/AUTO_INCREMENT_IND_0">AUTO_INCREMENT_IND_0</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SMC_MESSAGE_0" data-ref="_M/SMC_MESSAGE_0">SMC_MESSAGE_0</dfn>                                0x22c</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SMC_RESP_0" data-ref="_M/SMC_RESP_0">SMC_RESP_0</dfn>                                   0x230</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* CG IND registers are accessed via SMC indirect space + SMC_CG_IND_START */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SMC_CG_IND_START" data-ref="_M/SMC_CG_IND_START">SMC_CG_IND_START</dfn>                    0xc0030000</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SMC_CG_IND_END" data-ref="_M/SMC_CG_IND_END">SMC_CG_IND_END</dfn>                      0xc0040000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/CG_CGTT_LOCAL_0" data-ref="_M/CG_CGTT_LOCAL_0">CG_CGTT_LOCAL_0</dfn>				0x400</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/CG_CGTT_LOCAL_1" data-ref="_M/CG_CGTT_LOCAL_1">CG_CGTT_LOCAL_1</dfn>				0x401</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* SMC IND registers */</i></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/SMC_SYSCON_RESET_CNTL" data-ref="_M/SMC_SYSCON_RESET_CNTL">SMC_SYSCON_RESET_CNTL</dfn>				0x80000000</u></td></tr>
<tr><th id="71">71</th><td><u>#       define <dfn class="macro" id="_M/RST_REG" data-ref="_M/RST_REG">RST_REG</dfn>                                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/SMC_SYSCON_CLOCK_CNTL_0" data-ref="_M/SMC_SYSCON_CLOCK_CNTL_0">SMC_SYSCON_CLOCK_CNTL_0</dfn>				0x80000004</u></td></tr>
<tr><th id="73">73</th><td><u>#       define <dfn class="macro" id="_M/CK_DISABLE" data-ref="_M/CK_DISABLE">CK_DISABLE</dfn>                               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="74">74</th><td><u>#       define <dfn class="macro" id="_M/CKEN" data-ref="_M/CKEN">CKEN</dfn>                                     (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/VGA_HDP_CONTROL" data-ref="_M/VGA_HDP_CONTROL">VGA_HDP_CONTROL</dfn>  				0x328</u></td></tr>
<tr><th id="77">77</th><td><u>#define		<dfn class="macro" id="_M/VGA_MEMORY_DISABLE" data-ref="_M/VGA_MEMORY_DISABLE">VGA_MEMORY_DISABLE</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/DCCG_DISP_SLOW_SELECT_REG" data-ref="_M/DCCG_DISP_SLOW_SELECT_REG">DCCG_DISP_SLOW_SELECT_REG</dfn>                       0x4fc</u></td></tr>
<tr><th id="80">80</th><td><u>#define		<dfn class="macro" id="_M/DCCG_DISP1_SLOW_SELECT" data-ref="_M/DCCG_DISP1_SLOW_SELECT">DCCG_DISP1_SLOW_SELECT</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="81">81</th><td><u>#define		<dfn class="macro" id="_M/DCCG_DISP1_SLOW_SELECT_MASK" data-ref="_M/DCCG_DISP1_SLOW_SELECT_MASK">DCCG_DISP1_SLOW_SELECT_MASK</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="82">82</th><td><u>#define		<dfn class="macro" id="_M/DCCG_DISP1_SLOW_SELECT_SHIFT" data-ref="_M/DCCG_DISP1_SLOW_SELECT_SHIFT">DCCG_DISP1_SLOW_SELECT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="83">83</th><td><u>#define		<dfn class="macro" id="_M/DCCG_DISP2_SLOW_SELECT" data-ref="_M/DCCG_DISP2_SLOW_SELECT">DCCG_DISP2_SLOW_SELECT</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="84">84</th><td><u>#define		<dfn class="macro" id="_M/DCCG_DISP2_SLOW_SELECT_MASK" data-ref="_M/DCCG_DISP2_SLOW_SELECT_MASK">DCCG_DISP2_SLOW_SELECT_MASK</dfn>		(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="85">85</th><td><u>#define		<dfn class="macro" id="_M/DCCG_DISP2_SLOW_SELECT_SHIFT" data-ref="_M/DCCG_DISP2_SLOW_SELECT_SHIFT">DCCG_DISP2_SLOW_SELECT_SHIFT</dfn>		4</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL" data-ref="_M/CG_SPLL_FUNC_CNTL">CG_SPLL_FUNC_CNTL</dfn>				0x600</u></td></tr>
<tr><th id="88">88</th><td><u>#define		<dfn class="macro" id="_M/SPLL_RESET" data-ref="_M/SPLL_RESET">SPLL_RESET</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="89">89</th><td><u>#define		<dfn class="macro" id="_M/SPLL_SLEEP" data-ref="_M/SPLL_SLEEP">SPLL_SLEEP</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="90">90</th><td><u>#define		<dfn class="macro" id="_M/SPLL_BYPASS_EN" data-ref="_M/SPLL_BYPASS_EN">SPLL_BYPASS_EN</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="91">91</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV" data-ref="_M/SPLL_REF_DIV">SPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="92">92</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV_MASK" data-ref="_M/SPLL_REF_DIV_MASK">SPLL_REF_DIV_MASK</dfn>			(0x3f &lt;&lt; 4)</u></td></tr>
<tr><th id="93">93</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A" data-ref="_M/SPLL_PDIV_A">SPLL_PDIV_A</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="94">94</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A_MASK" data-ref="_M/SPLL_PDIV_A_MASK">SPLL_PDIV_A_MASK</dfn>			(0x7f &lt;&lt; 20)</u></td></tr>
<tr><th id="95">95</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A_SHIFT" data-ref="_M/SPLL_PDIV_A_SHIFT">SPLL_PDIV_A_SHIFT</dfn>			20</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_2" data-ref="_M/CG_SPLL_FUNC_CNTL_2">CG_SPLL_FUNC_CNTL_2</dfn>				0x604</u></td></tr>
<tr><th id="97">97</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL" data-ref="_M/SCLK_MUX_SEL">SCLK_MUX_SEL</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="98">98</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL_MASK" data-ref="_M/SCLK_MUX_SEL_MASK">SCLK_MUX_SEL_MASK</dfn>			(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="99">99</th><td><u>#define		<dfn class="macro" id="_M/SPLL_CTLREQ_CHG" data-ref="_M/SPLL_CTLREQ_CHG">SPLL_CTLREQ_CHG</dfn>				(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="100">100</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_UPDATE" data-ref="_M/SCLK_MUX_UPDATE">SCLK_MUX_UPDATE</dfn>				(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_3" data-ref="_M/CG_SPLL_FUNC_CNTL_3">CG_SPLL_FUNC_CNTL_3</dfn>				0x608</u></td></tr>
<tr><th id="102">102</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV" data-ref="_M/SPLL_FB_DIV">SPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV_MASK" data-ref="_M/SPLL_FB_DIV_MASK">SPLL_FB_DIV_MASK</dfn>			(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="104">104</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV_SHIFT" data-ref="_M/SPLL_FB_DIV_SHIFT">SPLL_FB_DIV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DITHEN" data-ref="_M/SPLL_DITHEN">SPLL_DITHEN</dfn>				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_4" data-ref="_M/CG_SPLL_FUNC_CNTL_4">CG_SPLL_FUNC_CNTL_4</dfn>				0x60c</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/SPLL_STATUS" data-ref="_M/SPLL_STATUS">SPLL_STATUS</dfn>					0x614</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/SPLL_CHG_STATUS" data-ref="_M/SPLL_CHG_STATUS">SPLL_CHG_STATUS</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/SPLL_CNTL_MODE" data-ref="_M/SPLL_CNTL_MODE">SPLL_CNTL_MODE</dfn>					0x618</u></td></tr>
<tr><th id="111">111</th><td><u>#define		<dfn class="macro" id="_M/SPLL_SW_DIR_CONTROL" data-ref="_M/SPLL_SW_DIR_CONTROL">SPLL_SW_DIR_CONTROL</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="112">112</th><td><u>#	define <dfn class="macro" id="_M/SPLL_REFCLK_SEL" data-ref="_M/SPLL_REFCLK_SEL">SPLL_REFCLK_SEL</dfn>(x)			((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="113">113</th><td><u>#	define <dfn class="macro" id="_M/SPLL_REFCLK_SEL_MASK" data-ref="_M/SPLL_REFCLK_SEL_MASK">SPLL_REFCLK_SEL_MASK</dfn>			(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM">CG_SPLL_SPREAD_SPECTRUM</dfn>				0x620</u></td></tr>
<tr><th id="116">116</th><td><u>#define		<dfn class="macro" id="_M/SSEN" data-ref="_M/SSEN">SSEN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="117">117</th><td><u>#define		<dfn class="macro" id="_M/CLK_S" data-ref="_M/CLK_S">CLK_S</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="118">118</th><td><u>#define		<dfn class="macro" id="_M/CLK_S_MASK" data-ref="_M/CLK_S_MASK">CLK_S_MASK</dfn>				(0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="119">119</th><td><u>#define		<dfn class="macro" id="_M/CLK_S_SHIFT" data-ref="_M/CLK_S_SHIFT">CLK_S_SHIFT</dfn>				4</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM_2" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM_2">CG_SPLL_SPREAD_SPECTRUM_2</dfn>			0x624</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/CLK_V" data-ref="_M/CLK_V">CLK_V</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="122">122</th><td><u>#define		<dfn class="macro" id="_M/CLK_V_MASK" data-ref="_M/CLK_V_MASK">CLK_V_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="123">123</th><td><u>#define		<dfn class="macro" id="_M/CLK_V_SHIFT" data-ref="_M/CLK_V_SHIFT">CLK_V_SHIFT</dfn>				0</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_AUTOSCALE_CNTL" data-ref="_M/CG_SPLL_AUTOSCALE_CNTL">CG_SPLL_AUTOSCALE_CNTL</dfn>				0x62c</u></td></tr>
<tr><th id="126">126</th><td><u>#       define <dfn class="macro" id="_M/AUTOSCALE_ON_SS_CLEAR" data-ref="_M/AUTOSCALE_ON_SS_CLEAR">AUTOSCALE_ON_SS_CLEAR</dfn>                    (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* discrete uvd clocks */</i></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL" data-ref="_M/CG_UPLL_FUNC_CNTL">CG_UPLL_FUNC_CNTL</dfn>				0x634</u></td></tr>
<tr><th id="130">130</th><td><u>#	define <dfn class="macro" id="_M/UPLL_RESET_MASK" data-ref="_M/UPLL_RESET_MASK">UPLL_RESET_MASK</dfn>				0x00000001</u></td></tr>
<tr><th id="131">131</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SLEEP_MASK" data-ref="_M/UPLL_SLEEP_MASK">UPLL_SLEEP_MASK</dfn>				0x00000002</u></td></tr>
<tr><th id="132">132</th><td><u>#	define <dfn class="macro" id="_M/UPLL_BYPASS_EN_MASK" data-ref="_M/UPLL_BYPASS_EN_MASK">UPLL_BYPASS_EN_MASK</dfn>			0x00000004</u></td></tr>
<tr><th id="133">133</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLREQ_MASK" data-ref="_M/UPLL_CTLREQ_MASK">UPLL_CTLREQ_MASK</dfn>				0x00000008</u></td></tr>
<tr><th id="134">134</th><td><u>#	define <dfn class="macro" id="_M/UPLL_VCO_MODE_MASK" data-ref="_M/UPLL_VCO_MODE_MASK">UPLL_VCO_MODE_MASK</dfn>			0x00000600</u></td></tr>
<tr><th id="135">135</th><td><u>#	define <dfn class="macro" id="_M/UPLL_REF_DIV_MASK" data-ref="_M/UPLL_REF_DIV_MASK">UPLL_REF_DIV_MASK</dfn>			0x003F0000</u></td></tr>
<tr><th id="136">136</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLACK_MASK" data-ref="_M/UPLL_CTLACK_MASK">UPLL_CTLACK_MASK</dfn>				0x40000000</u></td></tr>
<tr><th id="137">137</th><td><u>#	define <dfn class="macro" id="_M/UPLL_CTLACK2_MASK" data-ref="_M/UPLL_CTLACK2_MASK">UPLL_CTLACK2_MASK</dfn>			0x80000000</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL_2" data-ref="_M/CG_UPLL_FUNC_CNTL_2">CG_UPLL_FUNC_CNTL_2</dfn>				0x638</u></td></tr>
<tr><th id="139">139</th><td><u>#	define <dfn class="macro" id="_M/UPLL_PDIV_A" data-ref="_M/UPLL_PDIV_A">UPLL_PDIV_A</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="140">140</th><td><u>#	define <dfn class="macro" id="_M/UPLL_PDIV_A_MASK" data-ref="_M/UPLL_PDIV_A_MASK">UPLL_PDIV_A_MASK</dfn>				0x0000007F</u></td></tr>
<tr><th id="141">141</th><td><u>#	define <dfn class="macro" id="_M/UPLL_PDIV_B" data-ref="_M/UPLL_PDIV_B">UPLL_PDIV_B</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="142">142</th><td><u>#	define <dfn class="macro" id="_M/UPLL_PDIV_B_MASK" data-ref="_M/UPLL_PDIV_B_MASK">UPLL_PDIV_B_MASK</dfn>				0x00007F00</u></td></tr>
<tr><th id="143">143</th><td><u>#	define <dfn class="macro" id="_M/VCLK_SRC_SEL" data-ref="_M/VCLK_SRC_SEL">VCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="144">144</th><td><u>#	define <dfn class="macro" id="_M/VCLK_SRC_SEL_MASK" data-ref="_M/VCLK_SRC_SEL_MASK">VCLK_SRC_SEL_MASK</dfn>			0x01F00000</u></td></tr>
<tr><th id="145">145</th><td><u>#	define <dfn class="macro" id="_M/DCLK_SRC_SEL" data-ref="_M/DCLK_SRC_SEL">DCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="146">146</th><td><u>#	define <dfn class="macro" id="_M/DCLK_SRC_SEL_MASK" data-ref="_M/DCLK_SRC_SEL_MASK">DCLK_SRC_SEL_MASK</dfn>			0x3E000000</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL_3" data-ref="_M/CG_UPLL_FUNC_CNTL_3">CG_UPLL_FUNC_CNTL_3</dfn>				0x63C</u></td></tr>
<tr><th id="148">148</th><td><u>#	define <dfn class="macro" id="_M/UPLL_FB_DIV" data-ref="_M/UPLL_FB_DIV">UPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="149">149</th><td><u>#	define <dfn class="macro" id="_M/UPLL_FB_DIV_MASK" data-ref="_M/UPLL_FB_DIV_MASK">UPLL_FB_DIV_MASK</dfn>				0x01FFFFFF</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL_4" data-ref="_M/CG_UPLL_FUNC_CNTL_4">CG_UPLL_FUNC_CNTL_4</dfn>                             0x644</u></td></tr>
<tr><th id="151">151</th><td><u>#	define <dfn class="macro" id="_M/UPLL_SPARE_ISPARE9" data-ref="_M/UPLL_SPARE_ISPARE9">UPLL_SPARE_ISPARE9</dfn>			0x00020000</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/CG_UPLL_FUNC_CNTL_5" data-ref="_M/CG_UPLL_FUNC_CNTL_5">CG_UPLL_FUNC_CNTL_5</dfn>				0x648</u></td></tr>
<tr><th id="153">153</th><td><u>#	define <dfn class="macro" id="_M/RESET_ANTI_MUX_MASK" data-ref="_M/RESET_ANTI_MUX_MASK">RESET_ANTI_MUX_MASK</dfn>			0x00000200</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/CG_UPLL_SPREAD_SPECTRUM" data-ref="_M/CG_UPLL_SPREAD_SPECTRUM">CG_UPLL_SPREAD_SPECTRUM</dfn>				0x650</u></td></tr>
<tr><th id="155">155</th><td><u>#	define <dfn class="macro" id="_M/SSEN_MASK" data-ref="_M/SSEN_MASK">SSEN_MASK</dfn>				0x00000001</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/MPLL_BYPASSCLK_SEL" data-ref="_M/MPLL_BYPASSCLK_SEL">MPLL_BYPASSCLK_SEL</dfn>				0x65c</u></td></tr>
<tr><th id="158">158</th><td><u>#	define <dfn class="macro" id="_M/MPLL_CLKOUT_SEL" data-ref="_M/MPLL_CLKOUT_SEL">MPLL_CLKOUT_SEL</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="159">159</th><td><u>#	define <dfn class="macro" id="_M/MPLL_CLKOUT_SEL_MASK" data-ref="_M/MPLL_CLKOUT_SEL_MASK">MPLL_CLKOUT_SEL_MASK</dfn>			0xFF00</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/CG_CLKPIN_CNTL" data-ref="_M/CG_CLKPIN_CNTL">CG_CLKPIN_CNTL</dfn>                                    0x660</u></td></tr>
<tr><th id="162">162</th><td><u>#       define <dfn class="macro" id="_M/XTALIN_DIVIDE" data-ref="_M/XTALIN_DIVIDE">XTALIN_DIVIDE</dfn>                              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="163">163</th><td><u>#       define <dfn class="macro" id="_M/BCLK_AS_XCLK" data-ref="_M/BCLK_AS_XCLK">BCLK_AS_XCLK</dfn>                               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/CG_CLKPIN_CNTL_2" data-ref="_M/CG_CLKPIN_CNTL_2">CG_CLKPIN_CNTL_2</dfn>                                  0x664</u></td></tr>
<tr><th id="165">165</th><td><u>#       define <dfn class="macro" id="_M/FORCE_BIF_REFCLK_EN" data-ref="_M/FORCE_BIF_REFCLK_EN">FORCE_BIF_REFCLK_EN</dfn>                        (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="166">166</th><td><u>#       define <dfn class="macro" id="_M/MUX_TCLK_TO_XCLK" data-ref="_M/MUX_TCLK_TO_XCLK">MUX_TCLK_TO_XCLK</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/THM_CLK_CNTL" data-ref="_M/THM_CLK_CNTL">THM_CLK_CNTL</dfn>					0x66c</u></td></tr>
<tr><th id="169">169</th><td><u>#	define <dfn class="macro" id="_M/CMON_CLK_SEL" data-ref="_M/CMON_CLK_SEL">CMON_CLK_SEL</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="170">170</th><td><u>#	define <dfn class="macro" id="_M/CMON_CLK_SEL_MASK" data-ref="_M/CMON_CLK_SEL_MASK">CMON_CLK_SEL_MASK</dfn>			0xFF</u></td></tr>
<tr><th id="171">171</th><td><u>#	define <dfn class="macro" id="_M/TMON_CLK_SEL" data-ref="_M/TMON_CLK_SEL">TMON_CLK_SEL</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="172">172</th><td><u>#	define <dfn class="macro" id="_M/TMON_CLK_SEL_MASK" data-ref="_M/TMON_CLK_SEL_MASK">TMON_CLK_SEL_MASK</dfn>			0xFF00</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/MISC_CLK_CNTL" data-ref="_M/MISC_CLK_CNTL">MISC_CLK_CNTL</dfn>					0x670</u></td></tr>
<tr><th id="174">174</th><td><u>#	define <dfn class="macro" id="_M/DEEP_SLEEP_CLK_SEL" data-ref="_M/DEEP_SLEEP_CLK_SEL">DEEP_SLEEP_CLK_SEL</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="175">175</th><td><u>#	define <dfn class="macro" id="_M/DEEP_SLEEP_CLK_SEL_MASK" data-ref="_M/DEEP_SLEEP_CLK_SEL_MASK">DEEP_SLEEP_CLK_SEL_MASK</dfn>			0xFF</u></td></tr>
<tr><th id="176">176</th><td><u>#	define <dfn class="macro" id="_M/ZCLK_SEL" data-ref="_M/ZCLK_SEL">ZCLK_SEL</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="177">177</th><td><u>#	define <dfn class="macro" id="_M/ZCLK_SEL_MASK" data-ref="_M/ZCLK_SEL_MASK">ZCLK_SEL_MASK</dfn>				0xFF00</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_CTRL" data-ref="_M/CG_THERMAL_CTRL">CG_THERMAL_CTRL</dfn>					0x700</u></td></tr>
<tr><th id="180">180</th><td><u>#define 	<dfn class="macro" id="_M/DPM_EVENT_SRC" data-ref="_M/DPM_EVENT_SRC">DPM_EVENT_SRC</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="181">181</th><td><u>#define 	<dfn class="macro" id="_M/DPM_EVENT_SRC_MASK" data-ref="_M/DPM_EVENT_SRC_MASK">DPM_EVENT_SRC_MASK</dfn>			(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="182">182</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM" data-ref="_M/DIG_THERM_DPM">DIG_THERM_DPM</dfn>(x)			((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="183">183</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM_MASK" data-ref="_M/DIG_THERM_DPM_MASK">DIG_THERM_DPM_MASK</dfn>			0x003FC000</u></td></tr>
<tr><th id="184">184</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_DPM_SHIFT" data-ref="_M/DIG_THERM_DPM_SHIFT">DIG_THERM_DPM_SHIFT</dfn>			14</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_STATUS" data-ref="_M/CG_THERMAL_STATUS">CG_THERMAL_STATUS</dfn>				0x704</u></td></tr>
<tr><th id="186">186</th><td><u>#define		<dfn class="macro" id="_M/FDO_PWM_DUTY" data-ref="_M/FDO_PWM_DUTY">FDO_PWM_DUTY</dfn>(x)				((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="187">187</th><td><u>#define		<dfn class="macro" id="_M/FDO_PWM_DUTY_MASK" data-ref="_M/FDO_PWM_DUTY_MASK">FDO_PWM_DUTY_MASK</dfn>			(0xff &lt;&lt; 9)</u></td></tr>
<tr><th id="188">188</th><td><u>#define		<dfn class="macro" id="_M/FDO_PWM_DUTY_SHIFT" data-ref="_M/FDO_PWM_DUTY_SHIFT">FDO_PWM_DUTY_SHIFT</dfn>			9</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_INT" data-ref="_M/CG_THERMAL_INT">CG_THERMAL_INT</dfn>					0x708</u></td></tr>
<tr><th id="190">190</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH" data-ref="_M/DIG_THERM_INTH">DIG_THERM_INTH</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="191">191</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_MASK" data-ref="_M/DIG_THERM_INTH_MASK">DIG_THERM_INTH_MASK</dfn>			0x0000FF00</u></td></tr>
<tr><th id="192">192</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_SHIFT" data-ref="_M/DIG_THERM_INTH_SHIFT">DIG_THERM_INTH_SHIFT</dfn>			8</u></td></tr>
<tr><th id="193">193</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL" data-ref="_M/DIG_THERM_INTL">DIG_THERM_INTL</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="194">194</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_MASK" data-ref="_M/DIG_THERM_INTL_MASK">DIG_THERM_INTL_MASK</dfn>			0x00FF0000</u></td></tr>
<tr><th id="195">195</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_SHIFT" data-ref="_M/DIG_THERM_INTL_SHIFT">DIG_THERM_INTL_SHIFT</dfn>			16</u></td></tr>
<tr><th id="196">196</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_HIGH" data-ref="_M/THERM_INT_MASK_HIGH">THERM_INT_MASK_HIGH</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="197">197</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_LOW" data-ref="_M/THERM_INT_MASK_LOW">THERM_INT_MASK_LOW</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/CG_MULT_THERMAL_CTRL" data-ref="_M/CG_MULT_THERMAL_CTRL">CG_MULT_THERMAL_CTRL</dfn>					0x710</u></td></tr>
<tr><th id="200">200</th><td><u>#define		<dfn class="macro" id="_M/TEMP_SEL" data-ref="_M/TEMP_SEL">TEMP_SEL</dfn>(x)					((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="201">201</th><td><u>#define		<dfn class="macro" id="_M/TEMP_SEL_MASK" data-ref="_M/TEMP_SEL_MASK">TEMP_SEL_MASK</dfn>					(0xff &lt;&lt; 20)</u></td></tr>
<tr><th id="202">202</th><td><u>#define		<dfn class="macro" id="_M/TEMP_SEL_SHIFT" data-ref="_M/TEMP_SEL_SHIFT">TEMP_SEL_SHIFT</dfn>					20</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/CG_MULT_THERMAL_STATUS" data-ref="_M/CG_MULT_THERMAL_STATUS">CG_MULT_THERMAL_STATUS</dfn>					0x714</u></td></tr>
<tr><th id="204">204</th><td><u>#define		<dfn class="macro" id="_M/ASIC_MAX_TEMP" data-ref="_M/ASIC_MAX_TEMP">ASIC_MAX_TEMP</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="205">205</th><td><u>#define		<dfn class="macro" id="_M/ASIC_MAX_TEMP_MASK" data-ref="_M/ASIC_MAX_TEMP_MASK">ASIC_MAX_TEMP_MASK</dfn>				0x000001ff</u></td></tr>
<tr><th id="206">206</th><td><u>#define		<dfn class="macro" id="_M/ASIC_MAX_TEMP_SHIFT" data-ref="_M/ASIC_MAX_TEMP_SHIFT">ASIC_MAX_TEMP_SHIFT</dfn>				0</u></td></tr>
<tr><th id="207">207</th><td><u>#define		<dfn class="macro" id="_M/CTF_TEMP" data-ref="_M/CTF_TEMP">CTF_TEMP</dfn>(x)					((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="208">208</th><td><u>#define		<dfn class="macro" id="_M/CTF_TEMP_MASK" data-ref="_M/CTF_TEMP_MASK">CTF_TEMP_MASK</dfn>					0x0003fe00</u></td></tr>
<tr><th id="209">209</th><td><u>#define		<dfn class="macro" id="_M/CTF_TEMP_SHIFT" data-ref="_M/CTF_TEMP_SHIFT">CTF_TEMP_SHIFT</dfn>					9</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/CG_FDO_CTRL0" data-ref="_M/CG_FDO_CTRL0">CG_FDO_CTRL0</dfn>					0x754</u></td></tr>
<tr><th id="212">212</th><td><u>#define		<dfn class="macro" id="_M/FDO_STATIC_DUTY" data-ref="_M/FDO_STATIC_DUTY">FDO_STATIC_DUTY</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="213">213</th><td><u>#define		<dfn class="macro" id="_M/FDO_STATIC_DUTY_MASK" data-ref="_M/FDO_STATIC_DUTY_MASK">FDO_STATIC_DUTY_MASK</dfn>			0x000000FF</u></td></tr>
<tr><th id="214">214</th><td><u>#define		<dfn class="macro" id="_M/FDO_STATIC_DUTY_SHIFT" data-ref="_M/FDO_STATIC_DUTY_SHIFT">FDO_STATIC_DUTY_SHIFT</dfn>			0</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/CG_FDO_CTRL1" data-ref="_M/CG_FDO_CTRL1">CG_FDO_CTRL1</dfn>					0x758</u></td></tr>
<tr><th id="216">216</th><td><u>#define		<dfn class="macro" id="_M/FMAX_DUTY100" data-ref="_M/FMAX_DUTY100">FMAX_DUTY100</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="217">217</th><td><u>#define		<dfn class="macro" id="_M/FMAX_DUTY100_MASK" data-ref="_M/FMAX_DUTY100_MASK">FMAX_DUTY100_MASK</dfn>			0x000000FF</u></td></tr>
<tr><th id="218">218</th><td><u>#define		<dfn class="macro" id="_M/FMAX_DUTY100_SHIFT" data-ref="_M/FMAX_DUTY100_SHIFT">FMAX_DUTY100_SHIFT</dfn>			0</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/CG_FDO_CTRL2" data-ref="_M/CG_FDO_CTRL2">CG_FDO_CTRL2</dfn>					0x75C</u></td></tr>
<tr><th id="220">220</th><td><u>#define		<dfn class="macro" id="_M/TMIN" data-ref="_M/TMIN">TMIN</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="221">221</th><td><u>#define		<dfn class="macro" id="_M/TMIN_MASK" data-ref="_M/TMIN_MASK">TMIN_MASK</dfn>				0x000000FF</u></td></tr>
<tr><th id="222">222</th><td><u>#define		<dfn class="macro" id="_M/TMIN_SHIFT" data-ref="_M/TMIN_SHIFT">TMIN_SHIFT</dfn>				0</u></td></tr>
<tr><th id="223">223</th><td><u>#define		<dfn class="macro" id="_M/FDO_PWM_MODE" data-ref="_M/FDO_PWM_MODE">FDO_PWM_MODE</dfn>(x)				((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="224">224</th><td><u>#define		<dfn class="macro" id="_M/FDO_PWM_MODE_MASK" data-ref="_M/FDO_PWM_MODE_MASK">FDO_PWM_MODE_MASK</dfn>			(7 &lt;&lt; 11)</u></td></tr>
<tr><th id="225">225</th><td><u>#define		<dfn class="macro" id="_M/FDO_PWM_MODE_SHIFT" data-ref="_M/FDO_PWM_MODE_SHIFT">FDO_PWM_MODE_SHIFT</dfn>			11</u></td></tr>
<tr><th id="226">226</th><td><u>#define		<dfn class="macro" id="_M/TACH_PWM_RESP_RATE" data-ref="_M/TACH_PWM_RESP_RATE">TACH_PWM_RESP_RATE</dfn>(x)			((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="227">227</th><td><u>#define		<dfn class="macro" id="_M/TACH_PWM_RESP_RATE_MASK" data-ref="_M/TACH_PWM_RESP_RATE_MASK">TACH_PWM_RESP_RATE_MASK</dfn>			(0x7f &lt;&lt; 25)</u></td></tr>
<tr><th id="228">228</th><td><u>#define		<dfn class="macro" id="_M/TACH_PWM_RESP_RATE_SHIFT" data-ref="_M/TACH_PWM_RESP_RATE_SHIFT">TACH_PWM_RESP_RATE_SHIFT</dfn>		25</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/CG_TACH_CTRL" data-ref="_M/CG_TACH_CTRL">CG_TACH_CTRL</dfn>                                    0x770</u></td></tr>
<tr><th id="231">231</th><td><u>#       define <dfn class="macro" id="_M/EDGE_PER_REV" data-ref="_M/EDGE_PER_REV">EDGE_PER_REV</dfn>(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="232">232</th><td><u>#       define <dfn class="macro" id="_M/EDGE_PER_REV_MASK" data-ref="_M/EDGE_PER_REV_MASK">EDGE_PER_REV_MASK</dfn>                        (0x7 &lt;&lt; 0)</u></td></tr>
<tr><th id="233">233</th><td><u>#       define <dfn class="macro" id="_M/EDGE_PER_REV_SHIFT" data-ref="_M/EDGE_PER_REV_SHIFT">EDGE_PER_REV_SHIFT</dfn>                       0</u></td></tr>
<tr><th id="234">234</th><td><u>#       define <dfn class="macro" id="_M/TARGET_PERIOD" data-ref="_M/TARGET_PERIOD">TARGET_PERIOD</dfn>(x)                         ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="235">235</th><td><u>#       define <dfn class="macro" id="_M/TARGET_PERIOD_MASK" data-ref="_M/TARGET_PERIOD_MASK">TARGET_PERIOD_MASK</dfn>                       0xfffffff8</u></td></tr>
<tr><th id="236">236</th><td><u>#       define <dfn class="macro" id="_M/TARGET_PERIOD_SHIFT" data-ref="_M/TARGET_PERIOD_SHIFT">TARGET_PERIOD_SHIFT</dfn>                      3</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/CG_TACH_STATUS" data-ref="_M/CG_TACH_STATUS">CG_TACH_STATUS</dfn>                                  0x774</u></td></tr>
<tr><th id="238">238</th><td><u>#       define <dfn class="macro" id="_M/TACH_PERIOD" data-ref="_M/TACH_PERIOD">TACH_PERIOD</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="239">239</th><td><u>#       define <dfn class="macro" id="_M/TACH_PERIOD_MASK" data-ref="_M/TACH_PERIOD_MASK">TACH_PERIOD_MASK</dfn>                         0xffffffff</u></td></tr>
<tr><th id="240">240</th><td><u>#       define <dfn class="macro" id="_M/TACH_PERIOD_SHIFT" data-ref="_M/TACH_PERIOD_SHIFT">TACH_PERIOD_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                  0x780</u></td></tr>
<tr><th id="243">243</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="244">244</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="245">245</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_DIS" data-ref="_M/THERMAL_PROTECTION_DIS">THERMAL_PROTECTION_DIS</dfn>                   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="246">246</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_TYPE" data-ref="_M/THERMAL_PROTECTION_TYPE">THERMAL_PROTECTION_TYPE</dfn>                  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="247">247</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX" data-ref="_M/SW_SMIO_INDEX">SW_SMIO_INDEX</dfn>(x)                         ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="248">248</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_MASK" data-ref="_M/SW_SMIO_INDEX_MASK">SW_SMIO_INDEX_MASK</dfn>                       (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="249">249</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_SHIFT" data-ref="_M/SW_SMIO_INDEX_SHIFT">SW_SMIO_INDEX_SHIFT</dfn>                      6</u></td></tr>
<tr><th id="250">250</th><td><u>#       define <dfn class="macro" id="_M/VOLT_PWRMGT_EN" data-ref="_M/VOLT_PWRMGT_EN">VOLT_PWRMGT_EN</dfn>                           (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="251">251</th><td><u>#       define <dfn class="macro" id="_M/DYN_SPREAD_SPECTRUM_EN" data-ref="_M/DYN_SPREAD_SPECTRUM_EN">DYN_SPREAD_SPECTRUM_EN</dfn>                   (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/CG_TPC" data-ref="_M/CG_TPC">CG_TPC</dfn>                                            0x784</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/SCLK_PWRMGT_CNTL" data-ref="_M/SCLK_PWRMGT_CNTL">SCLK_PWRMGT_CNTL</dfn>                                  0x788</u></td></tr>
<tr><th id="254">254</th><td><u>#       define <dfn class="macro" id="_M/SCLK_PWRMGT_OFF" data-ref="_M/SCLK_PWRMGT_OFF">SCLK_PWRMGT_OFF</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="255">255</th><td><u>#       define <dfn class="macro" id="_M/SCLK_LOW_D1" data-ref="_M/SCLK_LOW_D1">SCLK_LOW_D1</dfn>                                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="256">256</th><td><u>#       define <dfn class="macro" id="_M/FIR_RESET" data-ref="_M/FIR_RESET">FIR_RESET</dfn>                                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="257">257</th><td><u>#       define <dfn class="macro" id="_M/FIR_FORCE_TREND_SEL" data-ref="_M/FIR_FORCE_TREND_SEL">FIR_FORCE_TREND_SEL</dfn>                        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="258">258</th><td><u>#       define <dfn class="macro" id="_M/FIR_TREND_MODE" data-ref="_M/FIR_TREND_MODE">FIR_TREND_MODE</dfn>                             (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="259">259</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_EN" data-ref="_M/DYN_GFX_CLK_OFF_EN">DYN_GFX_CLK_OFF_EN</dfn>                         (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="260">260</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_ON" data-ref="_M/GFX_CLK_FORCE_ON">GFX_CLK_FORCE_ON</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="261">261</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_REQUEST_OFF" data-ref="_M/GFX_CLK_REQUEST_OFF">GFX_CLK_REQUEST_OFF</dfn>                        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="262">262</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_OFF" data-ref="_M/GFX_CLK_FORCE_OFF">GFX_CLK_FORCE_OFF</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="263">263</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D1" data-ref="_M/GFX_CLK_OFF_ACPI_D1">GFX_CLK_OFF_ACPI_D1</dfn>                        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="264">264</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D2" data-ref="_M/GFX_CLK_OFF_ACPI_D2">GFX_CLK_OFF_ACPI_D2</dfn>                        (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="265">265</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D3" data-ref="_M/GFX_CLK_OFF_ACPI_D3">GFX_CLK_OFF_ACPI_D3</dfn>                        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="266">266</th><td><u>#       define <dfn class="macro" id="_M/DYN_LIGHT_SLEEP_EN" data-ref="_M/DYN_LIGHT_SLEEP_EN">DYN_LIGHT_SLEEP_EN</dfn>                         (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                  0x798</u></td></tr>
<tr><th id="269">269</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_STATE_INDEX_MASK" data-ref="_M/CURRENT_STATE_INDEX_MASK">CURRENT_STATE_INDEX_MASK</dfn>                   (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="270">270</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_STATE_INDEX_SHIFT" data-ref="_M/CURRENT_STATE_INDEX_SHIFT">CURRENT_STATE_INDEX_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/CG_FTV" data-ref="_M/CG_FTV">CG_FTV</dfn>                                            0x7bc</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/CG_FFCT_0" data-ref="_M/CG_FFCT_0">CG_FFCT_0</dfn>                                         0x7c0</u></td></tr>
<tr><th id="275">275</th><td><u>#       define <dfn class="macro" id="_M/UTC_0" data-ref="_M/UTC_0">UTC_0</dfn>(x)                                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="276">276</th><td><u>#       define <dfn class="macro" id="_M/UTC_0_MASK" data-ref="_M/UTC_0_MASK">UTC_0_MASK</dfn>                                 (0x3ff &lt;&lt; 0)</u></td></tr>
<tr><th id="277">277</th><td><u>#       define <dfn class="macro" id="_M/DTC_0" data-ref="_M/DTC_0">DTC_0</dfn>(x)                                   ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="278">278</th><td><u>#       define <dfn class="macro" id="_M/DTC_0_MASK" data-ref="_M/DTC_0_MASK">DTC_0_MASK</dfn>                                 (0x3ff &lt;&lt; 10)</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/CG_BSP" data-ref="_M/CG_BSP">CG_BSP</dfn>                                          0x7fc</u></td></tr>
<tr><th id="281">281</th><td><u>#       define <dfn class="macro" id="_M/BSP" data-ref="_M/BSP">BSP</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="282">282</th><td><u>#       define <dfn class="macro" id="_M/BSP_MASK" data-ref="_M/BSP_MASK">BSP_MASK</dfn>					(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="283">283</th><td><u>#       define <dfn class="macro" id="_M/BSU" data-ref="_M/BSU">BSU</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="284">284</th><td><u>#       define <dfn class="macro" id="_M/BSU_MASK" data-ref="_M/BSU_MASK">BSU_MASK</dfn>					(0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/CG_AT" data-ref="_M/CG_AT">CG_AT</dfn>                                           0x800</u></td></tr>
<tr><th id="286">286</th><td><u>#       define <dfn class="macro" id="_M/CG_R" data-ref="_M/CG_R">CG_R</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="287">287</th><td><u>#       define <dfn class="macro" id="_M/CG_R_MASK" data-ref="_M/CG_R_MASK">CG_R_MASK</dfn>				(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="288">288</th><td><u>#       define <dfn class="macro" id="_M/CG_L" data-ref="_M/CG_L">CG_L</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="289">289</th><td><u>#       define <dfn class="macro" id="_M/CG_L_MASK" data-ref="_M/CG_L_MASK">CG_L_MASK</dfn>				(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/CG_GIT" data-ref="_M/CG_GIT">CG_GIT</dfn>                                          0x804</u></td></tr>
<tr><th id="292">292</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST" data-ref="_M/CG_GICST">CG_GICST</dfn>(x)                              ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="293">293</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST_MASK" data-ref="_M/CG_GICST_MASK">CG_GICST_MASK</dfn>                            (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="294">294</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT" data-ref="_M/CG_GIPOT">CG_GIPOT</dfn>(x)                              ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="295">295</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT_MASK" data-ref="_M/CG_GIPOT_MASK">CG_GIPOT_MASK</dfn>                            (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/CG_SSP" data-ref="_M/CG_SSP">CG_SSP</dfn>                                            0x80c</u></td></tr>
<tr><th id="298">298</th><td><u>#       define <dfn class="macro" id="_M/SST" data-ref="_M/SST">SST</dfn>(x)                                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="299">299</th><td><u>#       define <dfn class="macro" id="_M/SST_MASK" data-ref="_M/SST_MASK">SST_MASK</dfn>                                   (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="300">300</th><td><u>#       define <dfn class="macro" id="_M/SSTU" data-ref="_M/SSTU">SSTU</dfn>(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="301">301</th><td><u>#       define <dfn class="macro" id="_M/SSTU_MASK" data-ref="_M/SSTU_MASK">SSTU_MASK</dfn>                                  (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/CG_DISPLAY_GAP_CNTL" data-ref="_M/CG_DISPLAY_GAP_CNTL">CG_DISPLAY_GAP_CNTL</dfn>                               0x828</u></td></tr>
<tr><th id="304">304</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP" data-ref="_M/DISP1_GAP">DISP1_GAP</dfn>(x)                               ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="305">305</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MASK" data-ref="_M/DISP1_GAP_MASK">DISP1_GAP_MASK</dfn>                             (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="306">306</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP" data-ref="_M/DISP2_GAP">DISP2_GAP</dfn>(x)                               ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="307">307</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MASK" data-ref="_M/DISP2_GAP_MASK">DISP2_GAP_MASK</dfn>                             (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="308">308</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_COUNT" data-ref="_M/VBI_TIMER_COUNT">VBI_TIMER_COUNT</dfn>(x)                         ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="309">309</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_COUNT_MASK" data-ref="_M/VBI_TIMER_COUNT_MASK">VBI_TIMER_COUNT_MASK</dfn>                       (0x3fff &lt;&lt; 4)</u></td></tr>
<tr><th id="310">310</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_UNIT" data-ref="_M/VBI_TIMER_UNIT">VBI_TIMER_UNIT</dfn>(x)                          ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="311">311</th><td><u>#       define <dfn class="macro" id="_M/VBI_TIMER_UNIT_MASK" data-ref="_M/VBI_TIMER_UNIT_MASK">VBI_TIMER_UNIT_MASK</dfn>                        (7 &lt;&lt; 20)</u></td></tr>
<tr><th id="312">312</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MCHG" data-ref="_M/DISP1_GAP_MCHG">DISP1_GAP_MCHG</dfn>(x)                          ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="313">313</th><td><u>#       define <dfn class="macro" id="_M/DISP1_GAP_MCHG_MASK" data-ref="_M/DISP1_GAP_MCHG_MASK">DISP1_GAP_MCHG_MASK</dfn>                        (3 &lt;&lt; 24)</u></td></tr>
<tr><th id="314">314</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MCHG" data-ref="_M/DISP2_GAP_MCHG">DISP2_GAP_MCHG</dfn>(x)                          ((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="315">315</th><td><u>#       define <dfn class="macro" id="_M/DISP2_GAP_MCHG_MASK" data-ref="_M/DISP2_GAP_MCHG_MASK">DISP2_GAP_MCHG_MASK</dfn>                        (3 &lt;&lt; 26)</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/CG_ULV_CONTROL" data-ref="_M/CG_ULV_CONTROL">CG_ULV_CONTROL</dfn>					0x878</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/CG_ULV_PARAMETER" data-ref="_M/CG_ULV_PARAMETER">CG_ULV_PARAMETER</dfn>				0x87c</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/SMC_SCRATCH0" data-ref="_M/SMC_SCRATCH0">SMC_SCRATCH0</dfn>					0x884</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/CG_CAC_CTRL" data-ref="_M/CG_CAC_CTRL">CG_CAC_CTRL</dfn>					0x8b8</u></td></tr>
<tr><th id="323">323</th><td><u>#	define <dfn class="macro" id="_M/CAC_WINDOW" data-ref="_M/CAC_WINDOW">CAC_WINDOW</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="324">324</th><td><u>#	define <dfn class="macro" id="_M/CAC_WINDOW_MASK" data-ref="_M/CAC_WINDOW_MASK">CAC_WINDOW_MASK</dfn>				0x00ffffff</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/DMIF_ADDR_CONFIG" data-ref="_M/DMIF_ADDR_CONFIG">DMIF_ADDR_CONFIG</dfn>  				0xBD4</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/DMIF_ADDR_CALC" data-ref="_M/DMIF_ADDR_CALC">DMIF_ADDR_CALC</dfn>  				0xC00</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/PIPE0_DMIF_BUFFER_CONTROL" data-ref="_M/PIPE0_DMIF_BUFFER_CONTROL">PIPE0_DMIF_BUFFER_CONTROL</dfn>			  0x0ca0</u></td></tr>
<tr><th id="331">331</th><td><u>#       define <dfn class="macro" id="_M/DMIF_BUFFERS_ALLOCATED" data-ref="_M/DMIF_BUFFERS_ALLOCATED">DMIF_BUFFERS_ALLOCATED</dfn>(x)                  ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="332">332</th><td><u>#       define <dfn class="macro" id="_M/DMIF_BUFFERS_ALLOCATED_COMPLETED" data-ref="_M/DMIF_BUFFERS_ALLOCATED_COMPLETED">DMIF_BUFFERS_ALLOCATED_COMPLETED</dfn>           (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/SRBM_STATUS" data-ref="_M/SRBM_STATUS">SRBM_STATUS</dfn>				        0xE50</u></td></tr>
<tr><th id="335">335</th><td><u>#define		<dfn class="macro" id="_M/GRBM_RQ_PENDING" data-ref="_M/GRBM_RQ_PENDING">GRBM_RQ_PENDING</dfn> 			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="336">336</th><td><u>#define		<dfn class="macro" id="_M/VMC_BUSY" data-ref="_M/VMC_BUSY">VMC_BUSY</dfn> 				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="337">337</th><td><u>#define		<dfn class="macro" id="_M/MCB_BUSY" data-ref="_M/MCB_BUSY">MCB_BUSY</dfn> 				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="338">338</th><td><u>#define		<dfn class="macro" id="_M/MCB_NON_DISPLAY_BUSY" data-ref="_M/MCB_NON_DISPLAY_BUSY">MCB_NON_DISPLAY_BUSY</dfn> 			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="339">339</th><td><u>#define		<dfn class="macro" id="_M/MCC_BUSY" data-ref="_M/MCC_BUSY">MCC_BUSY</dfn> 				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="340">340</th><td><u>#define		<dfn class="macro" id="_M/MCD_BUSY" data-ref="_M/MCD_BUSY">MCD_BUSY</dfn> 				(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="341">341</th><td><u>#define		<dfn class="macro" id="_M/SEM_BUSY" data-ref="_M/SEM_BUSY">SEM_BUSY</dfn> 				(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="342">342</th><td><u>#define		<dfn class="macro" id="_M/IH_BUSY" data-ref="_M/IH_BUSY">IH_BUSY</dfn> 				(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/SRBM_SOFT_RESET" data-ref="_M/SRBM_SOFT_RESET">SRBM_SOFT_RESET</dfn>				        0x0E60</u></td></tr>
<tr><th id="345">345</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_BIF" data-ref="_M/SOFT_RESET_BIF">SOFT_RESET_BIF</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="346">346</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DC" data-ref="_M/SOFT_RESET_DC">SOFT_RESET_DC</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="347">347</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DMA1" data-ref="_M/SOFT_RESET_DMA1">SOFT_RESET_DMA1</dfn>				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="348">348</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_GRBM" data-ref="_M/SOFT_RESET_GRBM">SOFT_RESET_GRBM</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="349">349</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_HDP" data-ref="_M/SOFT_RESET_HDP">SOFT_RESET_HDP</dfn>				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="350">350</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_IH" data-ref="_M/SOFT_RESET_IH">SOFT_RESET_IH</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="351">351</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_MC" data-ref="_M/SOFT_RESET_MC">SOFT_RESET_MC</dfn>				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="352">352</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_ROM" data-ref="_M/SOFT_RESET_ROM">SOFT_RESET_ROM</dfn>				(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="353">353</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SEM" data-ref="_M/SOFT_RESET_SEM">SOFT_RESET_SEM</dfn>				(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="354">354</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_VMC" data-ref="_M/SOFT_RESET_VMC">SOFT_RESET_VMC</dfn>				(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="355">355</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DMA" data-ref="_M/SOFT_RESET_DMA">SOFT_RESET_DMA</dfn>				(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="356">356</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_TST" data-ref="_M/SOFT_RESET_TST">SOFT_RESET_TST</dfn>				(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="357">357</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_REGBB" data-ref="_M/SOFT_RESET_REGBB">SOFT_RESET_REGBB</dfn>			(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="358">358</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_ORB" data-ref="_M/SOFT_RESET_ORB">SOFT_RESET_ORB</dfn>				(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/CC_SYS_RB_BACKEND_DISABLE" data-ref="_M/CC_SYS_RB_BACKEND_DISABLE">CC_SYS_RB_BACKEND_DISABLE</dfn>			0xe80</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/GC_USER_SYS_RB_BACKEND_DISABLE" data-ref="_M/GC_USER_SYS_RB_BACKEND_DISABLE">GC_USER_SYS_RB_BACKEND_DISABLE</dfn>			0xe84</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/SRBM_READ_ERROR" data-ref="_M/SRBM_READ_ERROR">SRBM_READ_ERROR</dfn>					0xE98</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/SRBM_INT_CNTL" data-ref="_M/SRBM_INT_CNTL">SRBM_INT_CNTL</dfn>					0xEA0</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/SRBM_INT_ACK" data-ref="_M/SRBM_INT_ACK">SRBM_INT_ACK</dfn>					0xEA8</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/SRBM_STATUS2" data-ref="_M/SRBM_STATUS2">SRBM_STATUS2</dfn>				        0x0EC4</u></td></tr>
<tr><th id="368">368</th><td><u>#define		<dfn class="macro" id="_M/DMA_BUSY" data-ref="_M/DMA_BUSY">DMA_BUSY</dfn> 				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="369">369</th><td><u>#define		<dfn class="macro" id="_M/DMA1_BUSY" data-ref="_M/DMA1_BUSY">DMA1_BUSY</dfn> 				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL" data-ref="_M/VM_L2_CNTL">VM_L2_CNTL</dfn>					0x1400</u></td></tr>
<tr><th id="372">372</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_CACHE" data-ref="_M/ENABLE_L2_CACHE">ENABLE_L2_CACHE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="373">373</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L2_FRAGMENT_PROCESSING">ENABLE_L2_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="374">374</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_PTE_ENDIAN_SWAP_MODE" data-ref="_M/L2_CACHE_PTE_ENDIAN_SWAP_MODE">L2_CACHE_PTE_ENDIAN_SWAP_MODE</dfn>(x)		((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="375">375</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_PDE_ENDIAN_SWAP_MODE" data-ref="_M/L2_CACHE_PDE_ENDIAN_SWAP_MODE">L2_CACHE_PDE_ENDIAN_SWAP_MODE</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="376">376</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE" data-ref="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="377">377</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE" data-ref="_M/ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE">ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="378">378</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/EFFECTIVE_L2_QUEUE_SIZE">EFFECTIVE_L2_QUEUE_SIZE</dfn>(x)			(((x) &amp; 7) &lt;&lt; 15)</u></td></tr>
<tr><th id="379">379</th><td><u>#define		<dfn class="macro" id="_M/CONTEXT1_IDENTITY_ACCESS_MODE" data-ref="_M/CONTEXT1_IDENTITY_ACCESS_MODE">CONTEXT1_IDENTITY_ACCESS_MODE</dfn>(x)		(((x) &amp; 3) &lt;&lt; 19)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL2" data-ref="_M/VM_L2_CNTL2">VM_L2_CNTL2</dfn>					0x1404</u></td></tr>
<tr><th id="381">381</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_ALL_L1_TLBS" data-ref="_M/INVALIDATE_ALL_L1_TLBS">INVALIDATE_ALL_L1_TLBS</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="382">382</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_L2_CACHE" data-ref="_M/INVALIDATE_L2_CACHE">INVALIDATE_L2_CACHE</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="383">383</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_CACHE_MODE" data-ref="_M/INVALIDATE_CACHE_MODE">INVALIDATE_CACHE_MODE</dfn>(x)			((x) &lt;&lt; 26)</u></td></tr>
<tr><th id="384">384</th><td><u>#define			<dfn class="macro" id="_M/INVALIDATE_PTE_AND_PDE_CACHES" data-ref="_M/INVALIDATE_PTE_AND_PDE_CACHES">INVALIDATE_PTE_AND_PDE_CACHES</dfn>		0</u></td></tr>
<tr><th id="385">385</th><td><u>#define			<dfn class="macro" id="_M/INVALIDATE_ONLY_PTE_CACHES" data-ref="_M/INVALIDATE_ONLY_PTE_CACHES">INVALIDATE_ONLY_PTE_CACHES</dfn>		1</u></td></tr>
<tr><th id="386">386</th><td><u>#define			<dfn class="macro" id="_M/INVALIDATE_ONLY_PDE_CACHES" data-ref="_M/INVALIDATE_ONLY_PDE_CACHES">INVALIDATE_ONLY_PDE_CACHES</dfn>		2</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL3" data-ref="_M/VM_L2_CNTL3">VM_L2_CNTL3</dfn>					0x1408</u></td></tr>
<tr><th id="388">388</th><td><u>#define		<dfn class="macro" id="_M/BANK_SELECT" data-ref="_M/BANK_SELECT">BANK_SELECT</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="389">389</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_UPDATE_MODE" data-ref="_M/L2_CACHE_UPDATE_MODE">L2_CACHE_UPDATE_MODE</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="390">390</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_BIGK_FRAGMENT_SIZE" data-ref="_M/L2_CACHE_BIGK_FRAGMENT_SIZE">L2_CACHE_BIGK_FRAGMENT_SIZE</dfn>(x)			((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="391">391</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_BIGK_ASSOCIATIVITY" data-ref="_M/L2_CACHE_BIGK_ASSOCIATIVITY">L2_CACHE_BIGK_ASSOCIATIVITY</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/VM_L2_STATUS" data-ref="_M/VM_L2_STATUS">VM_L2_STATUS</dfn>					0x140C</u></td></tr>
<tr><th id="393">393</th><td><u>#define		<dfn class="macro" id="_M/L2_BUSY" data-ref="_M/L2_BUSY">L2_BUSY</dfn>						(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_CNTL" data-ref="_M/VM_CONTEXT0_CNTL">VM_CONTEXT0_CNTL</dfn>				0x1410</u></td></tr>
<tr><th id="395">395</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_CONTEXT" data-ref="_M/ENABLE_CONTEXT">ENABLE_CONTEXT</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="396">396</th><td><u>#define		<dfn class="macro" id="_M/PAGE_TABLE_DEPTH" data-ref="_M/PAGE_TABLE_DEPTH">PAGE_TABLE_DEPTH</dfn>(x)				(((x) &amp; 3) &lt;&lt; 1)</u></td></tr>
<tr><th id="397">397</th><td><u>#define		<dfn class="macro" id="_M/RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT">RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="398">398</th><td><u>#define		<dfn class="macro" id="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="399">399</th><td><u>#define		<dfn class="macro" id="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT">DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="400">400</th><td><u>#define		<dfn class="macro" id="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT">DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="401">401</th><td><u>#define		<dfn class="macro" id="_M/PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT">PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="402">402</th><td><u>#define		<dfn class="macro" id="_M/PDE0_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/PDE0_PROTECTION_FAULT_ENABLE_DEFAULT">PDE0_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="403">403</th><td><u>#define		<dfn class="macro" id="_M/VALID_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/VALID_PROTECTION_FAULT_ENABLE_INTERRUPT">VALID_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="404">404</th><td><u>#define		<dfn class="macro" id="_M/VALID_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/VALID_PROTECTION_FAULT_ENABLE_DEFAULT">VALID_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="405">405</th><td><u>#define		<dfn class="macro" id="_M/READ_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/READ_PROTECTION_FAULT_ENABLE_INTERRUPT">READ_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="406">406</th><td><u>#define		<dfn class="macro" id="_M/READ_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/READ_PROTECTION_FAULT_ENABLE_DEFAULT">READ_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="407">407</th><td><u>#define		<dfn class="macro" id="_M/WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT">WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="408">408</th><td><u>#define		<dfn class="macro" id="_M/WRITE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/WRITE_PROTECTION_FAULT_ENABLE_DEFAULT">WRITE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="409">409</th><td><u>#define		<dfn class="macro" id="_M/PAGE_TABLE_BLOCK_SIZE" data-ref="_M/PAGE_TABLE_BLOCK_SIZE">PAGE_TABLE_BLOCK_SIZE</dfn>(x)			(((x) &amp; 0xF) &lt;&lt; 24)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT1_CNTL" data-ref="_M/VM_CONTEXT1_CNTL">VM_CONTEXT1_CNTL</dfn>				0x1414</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_CNTL2" data-ref="_M/VM_CONTEXT0_CNTL2">VM_CONTEXT0_CNTL2</dfn>				0x1430</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT1_CNTL2" data-ref="_M/VM_CONTEXT1_CNTL2">VM_CONTEXT1_CNTL2</dfn>				0x1434</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT8_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT8_PAGE_TABLE_BASE_ADDR">VM_CONTEXT8_PAGE_TABLE_BASE_ADDR</dfn>		0x1438</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT9_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT9_PAGE_TABLE_BASE_ADDR">VM_CONTEXT9_PAGE_TABLE_BASE_ADDR</dfn>		0x143c</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT10_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT10_PAGE_TABLE_BASE_ADDR">VM_CONTEXT10_PAGE_TABLE_BASE_ADDR</dfn>		0x1440</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT11_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT11_PAGE_TABLE_BASE_ADDR">VM_CONTEXT11_PAGE_TABLE_BASE_ADDR</dfn>		0x1444</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT12_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT12_PAGE_TABLE_BASE_ADDR">VM_CONTEXT12_PAGE_TABLE_BASE_ADDR</dfn>		0x1448</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT13_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT13_PAGE_TABLE_BASE_ADDR">VM_CONTEXT13_PAGE_TABLE_BASE_ADDR</dfn>		0x144c</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT14_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT14_PAGE_TABLE_BASE_ADDR">VM_CONTEXT14_PAGE_TABLE_BASE_ADDR</dfn>		0x1450</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT15_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT15_PAGE_TABLE_BASE_ADDR">VM_CONTEXT15_PAGE_TABLE_BASE_ADDR</dfn>		0x1454</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT1_PROTECTION_FAULT_ADDR" data-ref="_M/VM_CONTEXT1_PROTECTION_FAULT_ADDR">VM_CONTEXT1_PROTECTION_FAULT_ADDR</dfn>		0x14FC</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT1_PROTECTION_FAULT_STATUS" data-ref="_M/VM_CONTEXT1_PROTECTION_FAULT_STATUS">VM_CONTEXT1_PROTECTION_FAULT_STATUS</dfn>		0x14DC</u></td></tr>
<tr><th id="424">424</th><td><u>#define		<dfn class="macro" id="_M/PROTECTIONS_MASK" data-ref="_M/PROTECTIONS_MASK">PROTECTIONS_MASK</dfn>			(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="425">425</th><td><u>#define		<dfn class="macro" id="_M/PROTECTIONS_SHIFT" data-ref="_M/PROTECTIONS_SHIFT">PROTECTIONS_SHIFT</dfn>			0</u></td></tr>
<tr><th id="426">426</th><td>		<i>/* bit 0: range</i></td></tr>
<tr><th id="427">427</th><td><i>		 * bit 1: pde0</i></td></tr>
<tr><th id="428">428</th><td><i>		 * bit 2: valid</i></td></tr>
<tr><th id="429">429</th><td><i>		 * bit 3: read</i></td></tr>
<tr><th id="430">430</th><td><i>		 * bit 4: write</i></td></tr>
<tr><th id="431">431</th><td><i>		 */</i></td></tr>
<tr><th id="432">432</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_ID_MASK" data-ref="_M/MEMORY_CLIENT_ID_MASK">MEMORY_CLIENT_ID_MASK</dfn>			(0xff &lt;&lt; 12)</u></td></tr>
<tr><th id="433">433</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_ID_SHIFT" data-ref="_M/MEMORY_CLIENT_ID_SHIFT">MEMORY_CLIENT_ID_SHIFT</dfn>			12</u></td></tr>
<tr><th id="434">434</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_RW_MASK" data-ref="_M/MEMORY_CLIENT_RW_MASK">MEMORY_CLIENT_RW_MASK</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="435">435</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_RW_SHIFT" data-ref="_M/MEMORY_CLIENT_RW_SHIFT">MEMORY_CLIENT_RW_SHIFT</dfn>			24</u></td></tr>
<tr><th id="436">436</th><td><u>#define		<dfn class="macro" id="_M/FAULT_VMID_MASK" data-ref="_M/FAULT_VMID_MASK">FAULT_VMID_MASK</dfn>				(0xf &lt;&lt; 25)</u></td></tr>
<tr><th id="437">437</th><td><u>#define		<dfn class="macro" id="_M/FAULT_VMID_SHIFT" data-ref="_M/FAULT_VMID_SHIFT">FAULT_VMID_SHIFT</dfn>			25</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/VM_INVALIDATE_REQUEST" data-ref="_M/VM_INVALIDATE_REQUEST">VM_INVALIDATE_REQUEST</dfn>				0x1478</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/VM_INVALIDATE_RESPONSE" data-ref="_M/VM_INVALIDATE_RESPONSE">VM_INVALIDATE_RESPONSE</dfn>				0x147c</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR" data-ref="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</dfn>	0x1518</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR" data-ref="_M/VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR">VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR</dfn>	0x151c</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</dfn>		0x153c</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT1_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT1_PAGE_TABLE_BASE_ADDR">VM_CONTEXT1_PAGE_TABLE_BASE_ADDR</dfn>		0x1540</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT2_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT2_PAGE_TABLE_BASE_ADDR">VM_CONTEXT2_PAGE_TABLE_BASE_ADDR</dfn>		0x1544</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT3_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT3_PAGE_TABLE_BASE_ADDR">VM_CONTEXT3_PAGE_TABLE_BASE_ADDR</dfn>		0x1548</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT4_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT4_PAGE_TABLE_BASE_ADDR">VM_CONTEXT4_PAGE_TABLE_BASE_ADDR</dfn>		0x154c</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT5_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT5_PAGE_TABLE_BASE_ADDR">VM_CONTEXT5_PAGE_TABLE_BASE_ADDR</dfn>		0x1550</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT6_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT6_PAGE_TABLE_BASE_ADDR">VM_CONTEXT6_PAGE_TABLE_BASE_ADDR</dfn>		0x1554</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT7_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT7_PAGE_TABLE_BASE_ADDR">VM_CONTEXT7_PAGE_TABLE_BASE_ADDR</dfn>		0x1558</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR">VM_CONTEXT0_PAGE_TABLE_START_ADDR</dfn>		0x155c</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT1_PAGE_TABLE_START_ADDR" data-ref="_M/VM_CONTEXT1_PAGE_TABLE_START_ADDR">VM_CONTEXT1_PAGE_TABLE_START_ADDR</dfn>		0x1560</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR">VM_CONTEXT0_PAGE_TABLE_END_ADDR</dfn>			0x157C</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT1_PAGE_TABLE_END_ADDR" data-ref="_M/VM_CONTEXT1_PAGE_TABLE_END_ADDR">VM_CONTEXT1_PAGE_TABLE_END_ADDR</dfn>			0x1580</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CG" data-ref="_M/VM_L2_CG">VM_L2_CG</dfn>           				0x15c0</u></td></tr>
<tr><th id="460">460</th><td><u>#define		<dfn class="macro" id="_M/MC_CG_ENABLE" data-ref="_M/MC_CG_ENABLE">MC_CG_ENABLE</dfn>				(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="461">461</th><td><u>#define		<dfn class="macro" id="_M/MC_LS_ENABLE" data-ref="_M/MC_LS_ENABLE">MC_LS_ENABLE</dfn>				(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_CHMAP" data-ref="_M/MC_SHARED_CHMAP">MC_SHARED_CHMAP</dfn>						0x2004</u></td></tr>
<tr><th id="464">464</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_SHIFT" data-ref="_M/NOOFCHAN_SHIFT">NOOFCHAN_SHIFT</dfn>					12</u></td></tr>
<tr><th id="465">465</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_MASK" data-ref="_M/NOOFCHAN_MASK">NOOFCHAN_MASK</dfn>					0x0000f000</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_CHREMAP" data-ref="_M/MC_SHARED_CHREMAP">MC_SHARED_CHREMAP</dfn>					0x2008</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_FB_LOCATION" data-ref="_M/MC_VM_FB_LOCATION">MC_VM_FB_LOCATION</dfn>				0x2024</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_AGP_TOP" data-ref="_M/MC_VM_AGP_TOP">MC_VM_AGP_TOP</dfn>					0x2028</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_AGP_BOT" data-ref="_M/MC_VM_AGP_BOT">MC_VM_AGP_BOT</dfn>					0x202C</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_AGP_BASE" data-ref="_M/MC_VM_AGP_BASE">MC_VM_AGP_BASE</dfn>					0x2030</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR">MC_VM_SYSTEM_APERTURE_LOW_ADDR</dfn>			0x2034</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</dfn>			0x2038</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</dfn>		0x203C</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MX_L1_TLB_CNTL" data-ref="_M/MC_VM_MX_L1_TLB_CNTL">MC_VM_MX_L1_TLB_CNTL</dfn>				0x2064</u></td></tr>
<tr><th id="477">477</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_TLB" data-ref="_M/ENABLE_L1_TLB">ENABLE_L1_TLB</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="478">478</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L1_FRAGMENT_PROCESSING">ENABLE_L1_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="479">479</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_PA_ONLY" data-ref="_M/SYSTEM_ACCESS_MODE_PA_ONLY">SYSTEM_ACCESS_MODE_PA_ONLY</dfn>			(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="480">480</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP" data-ref="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP">SYSTEM_ACCESS_MODE_USE_SYS_MAP</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="481">481</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_IN_SYS">SYSTEM_ACCESS_MODE_IN_SYS</dfn>			(2 &lt;&lt; 3)</u></td></tr>
<tr><th id="482">482</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS">SYSTEM_ACCESS_MODE_NOT_IN_SYS</dfn>			(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="483">483</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU" data-ref="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</dfn>	(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="484">484</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_ADVANCED_DRIVER_MODEL" data-ref="_M/ENABLE_ADVANCED_DRIVER_MODEL">ENABLE_ADVANCED_DRIVER_MODEL</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_BLACKOUT_CNTL" data-ref="_M/MC_SHARED_BLACKOUT_CNTL">MC_SHARED_BLACKOUT_CNTL</dfn>           		0x20ac</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/MC_HUB_MISC_HUB_CG" data-ref="_M/MC_HUB_MISC_HUB_CG">MC_HUB_MISC_HUB_CG</dfn>           			0x20b8</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/MC_HUB_MISC_VM_CG" data-ref="_M/MC_HUB_MISC_VM_CG">MC_HUB_MISC_VM_CG</dfn>           			0x20bc</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/MC_HUB_MISC_SIP_CG" data-ref="_M/MC_HUB_MISC_SIP_CG">MC_HUB_MISC_SIP_CG</dfn>           			0x20c0</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/MC_XPB_CLK_GAT" data-ref="_M/MC_XPB_CLK_GAT">MC_XPB_CLK_GAT</dfn>           			0x2478</u></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/MC_CITF_MISC_RD_CG" data-ref="_M/MC_CITF_MISC_RD_CG">MC_CITF_MISC_RD_CG</dfn>           			0x2648</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/MC_CITF_MISC_WR_CG" data-ref="_M/MC_CITF_MISC_WR_CG">MC_CITF_MISC_WR_CG</dfn>           			0x264c</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/MC_CITF_MISC_VM_CG" data-ref="_M/MC_CITF_MISC_VM_CG">MC_CITF_MISC_VM_CG</dfn>           			0x2650</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_RAMCFG" data-ref="_M/MC_ARB_RAMCFG">MC_ARB_RAMCFG</dfn>					0x2760</u></td></tr>
<tr><th id="500">500</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_SHIFT" data-ref="_M/NOOFBANK_SHIFT">NOOFBANK_SHIFT</dfn>					0</u></td></tr>
<tr><th id="501">501</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_MASK" data-ref="_M/NOOFBANK_MASK">NOOFBANK_MASK</dfn>					0x00000003</u></td></tr>
<tr><th id="502">502</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_SHIFT" data-ref="_M/NOOFRANK_SHIFT">NOOFRANK_SHIFT</dfn>					2</u></td></tr>
<tr><th id="503">503</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_MASK" data-ref="_M/NOOFRANK_MASK">NOOFRANK_MASK</dfn>					0x00000004</u></td></tr>
<tr><th id="504">504</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_SHIFT" data-ref="_M/NOOFROWS_SHIFT">NOOFROWS_SHIFT</dfn>					3</u></td></tr>
<tr><th id="505">505</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_MASK" data-ref="_M/NOOFROWS_MASK">NOOFROWS_MASK</dfn>					0x00000038</u></td></tr>
<tr><th id="506">506</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_SHIFT" data-ref="_M/NOOFCOLS_SHIFT">NOOFCOLS_SHIFT</dfn>					6</u></td></tr>
<tr><th id="507">507</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_MASK" data-ref="_M/NOOFCOLS_MASK">NOOFCOLS_MASK</dfn>					0x000000C0</u></td></tr>
<tr><th id="508">508</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_SHIFT" data-ref="_M/CHANSIZE_SHIFT">CHANSIZE_SHIFT</dfn>					8</u></td></tr>
<tr><th id="509">509</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_MASK" data-ref="_M/CHANSIZE_MASK">CHANSIZE_MASK</dfn>					0x00000100</u></td></tr>
<tr><th id="510">510</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_OVERRIDE" data-ref="_M/CHANSIZE_OVERRIDE">CHANSIZE_OVERRIDE</dfn>				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="511">511</th><td><u>#define		<dfn class="macro" id="_M/NOOFGROUPS_SHIFT" data-ref="_M/NOOFGROUPS_SHIFT">NOOFGROUPS_SHIFT</dfn>				12</u></td></tr>
<tr><th id="512">512</th><td><u>#define		<dfn class="macro" id="_M/NOOFGROUPS_MASK" data-ref="_M/NOOFGROUPS_MASK">NOOFGROUPS_MASK</dfn>					0x00001000</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING" data-ref="_M/MC_ARB_DRAM_TIMING">MC_ARB_DRAM_TIMING</dfn>				0x2774</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2" data-ref="_M/MC_ARB_DRAM_TIMING2">MC_ARB_DRAM_TIMING2</dfn>				0x2778</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/MC_ARB_BURST_TIME" data-ref="_M/MC_ARB_BURST_TIME">MC_ARB_BURST_TIME</dfn>                               0x2808</u></td></tr>
<tr><th id="518">518</th><td><u>#define		<dfn class="macro" id="_M/STATE0" data-ref="_M/STATE0">STATE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="519">519</th><td><u>#define		<dfn class="macro" id="_M/STATE0_MASK" data-ref="_M/STATE0_MASK">STATE0_MASK</dfn>				(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="520">520</th><td><u>#define		<dfn class="macro" id="_M/STATE0_SHIFT" data-ref="_M/STATE0_SHIFT">STATE0_SHIFT</dfn>				0</u></td></tr>
<tr><th id="521">521</th><td><u>#define		<dfn class="macro" id="_M/STATE1" data-ref="_M/STATE1">STATE1</dfn>(x)				((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="522">522</th><td><u>#define		<dfn class="macro" id="_M/STATE1_MASK" data-ref="_M/STATE1_MASK">STATE1_MASK</dfn>				(0x1f &lt;&lt; 5)</u></td></tr>
<tr><th id="523">523</th><td><u>#define		<dfn class="macro" id="_M/STATE1_SHIFT" data-ref="_M/STATE1_SHIFT">STATE1_SHIFT</dfn>				5</u></td></tr>
<tr><th id="524">524</th><td><u>#define		<dfn class="macro" id="_M/STATE2" data-ref="_M/STATE2">STATE2</dfn>(x)				((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="525">525</th><td><u>#define		<dfn class="macro" id="_M/STATE2_MASK" data-ref="_M/STATE2_MASK">STATE2_MASK</dfn>				(0x1f &lt;&lt; 10)</u></td></tr>
<tr><th id="526">526</th><td><u>#define		<dfn class="macro" id="_M/STATE2_SHIFT" data-ref="_M/STATE2_SHIFT">STATE2_SHIFT</dfn>				10</u></td></tr>
<tr><th id="527">527</th><td><u>#define		<dfn class="macro" id="_M/STATE3" data-ref="_M/STATE3">STATE3</dfn>(x)				((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="528">528</th><td><u>#define		<dfn class="macro" id="_M/STATE3_MASK" data-ref="_M/STATE3_MASK">STATE3_MASK</dfn>				(0x1f &lt;&lt; 15)</u></td></tr>
<tr><th id="529">529</th><td><u>#define		<dfn class="macro" id="_M/STATE3_SHIFT" data-ref="_M/STATE3_SHIFT">STATE3_SHIFT</dfn>				15</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/MC_SEQ_TRAIN_WAKEUP_CNTL" data-ref="_M/MC_SEQ_TRAIN_WAKEUP_CNTL">MC_SEQ_TRAIN_WAKEUP_CNTL</dfn>			0x28e8</u></td></tr>
<tr><th id="532">532</th><td><u>#define		<dfn class="macro" id="_M/TRAIN_DONE_D0" data-ref="_M/TRAIN_DONE_D0">TRAIN_DONE_D0</dfn>      			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="533">533</th><td><u>#define		<dfn class="macro" id="_M/TRAIN_DONE_D1" data-ref="_M/TRAIN_DONE_D1">TRAIN_DONE_D1</dfn>      			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_SUP_CNTL" data-ref="_M/MC_SEQ_SUP_CNTL">MC_SEQ_SUP_CNTL</dfn>           			0x28c8</u></td></tr>
<tr><th id="536">536</th><td><u>#define		<dfn class="macro" id="_M/RUN_MASK" data-ref="_M/RUN_MASK">RUN_MASK</dfn>      				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_SUP_PGM" data-ref="_M/MC_SEQ_SUP_PGM">MC_SEQ_SUP_PGM</dfn>           			0x28cc</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_AUTO_CMD" data-ref="_M/MC_PMG_AUTO_CMD">MC_PMG_AUTO_CMD</dfn>           			0x28d0</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/MC_IO_PAD_CNTL_D0" data-ref="_M/MC_IO_PAD_CNTL_D0">MC_IO_PAD_CNTL_D0</dfn>           			0x29d0</u></td></tr>
<tr><th id="541">541</th><td><u>#define		<dfn class="macro" id="_M/MEM_FALL_OUT_CMD" data-ref="_M/MEM_FALL_OUT_CMD">MEM_FALL_OUT_CMD</dfn>      			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RAS_TIMING" data-ref="_M/MC_SEQ_RAS_TIMING">MC_SEQ_RAS_TIMING</dfn>                               0x28a0</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CAS_TIMING" data-ref="_M/MC_SEQ_CAS_TIMING">MC_SEQ_CAS_TIMING</dfn>                               0x28a4</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING" data-ref="_M/MC_SEQ_MISC_TIMING">MC_SEQ_MISC_TIMING</dfn>                              0x28a8</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING2" data-ref="_M/MC_SEQ_MISC_TIMING2">MC_SEQ_MISC_TIMING2</dfn>                             0x28ac</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_TIMING" data-ref="_M/MC_SEQ_PMG_TIMING">MC_SEQ_PMG_TIMING</dfn>                               0x28b0</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D0" data-ref="_M/MC_SEQ_RD_CTL_D0">MC_SEQ_RD_CTL_D0</dfn>                                0x28b4</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D1" data-ref="_M/MC_SEQ_RD_CTL_D1">MC_SEQ_RD_CTL_D1</dfn>                                0x28b8</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D0" data-ref="_M/MC_SEQ_WR_CTL_D0">MC_SEQ_WR_CTL_D0</dfn>                                0x28bc</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D1" data-ref="_M/MC_SEQ_WR_CTL_D1">MC_SEQ_WR_CTL_D1</dfn>                                0x28c0</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC0" data-ref="_M/MC_SEQ_MISC0">MC_SEQ_MISC0</dfn>           				0x2a00</u></td></tr>
<tr><th id="554">554</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_VEN_ID_SHIFT" data-ref="_M/MC_SEQ_MISC0_VEN_ID_SHIFT">MC_SEQ_MISC0_VEN_ID_SHIFT</dfn>               8</u></td></tr>
<tr><th id="555">555</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_VEN_ID_MASK" data-ref="_M/MC_SEQ_MISC0_VEN_ID_MASK">MC_SEQ_MISC0_VEN_ID_MASK</dfn>                0x00000f00</u></td></tr>
<tr><th id="556">556</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_VEN_ID_VALUE" data-ref="_M/MC_SEQ_MISC0_VEN_ID_VALUE">MC_SEQ_MISC0_VEN_ID_VALUE</dfn>               3</u></td></tr>
<tr><th id="557">557</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_REV_ID_SHIFT" data-ref="_M/MC_SEQ_MISC0_REV_ID_SHIFT">MC_SEQ_MISC0_REV_ID_SHIFT</dfn>               12</u></td></tr>
<tr><th id="558">558</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_REV_ID_MASK" data-ref="_M/MC_SEQ_MISC0_REV_ID_MASK">MC_SEQ_MISC0_REV_ID_MASK</dfn>                0x0000f000</u></td></tr>
<tr><th id="559">559</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_REV_ID_VALUE" data-ref="_M/MC_SEQ_MISC0_REV_ID_VALUE">MC_SEQ_MISC0_REV_ID_VALUE</dfn>               1</u></td></tr>
<tr><th id="560">560</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_SHIFT" data-ref="_M/MC_SEQ_MISC0_GDDR5_SHIFT">MC_SEQ_MISC0_GDDR5_SHIFT</dfn>                28</u></td></tr>
<tr><th id="561">561</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_MASK" data-ref="_M/MC_SEQ_MISC0_GDDR5_MASK">MC_SEQ_MISC0_GDDR5_MASK</dfn>                 0xf0000000</u></td></tr>
<tr><th id="562">562</th><td><u>#define 	<dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_VALUE" data-ref="_M/MC_SEQ_MISC0_GDDR5_VALUE">MC_SEQ_MISC0_GDDR5_VALUE</dfn>                5</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC1" data-ref="_M/MC_SEQ_MISC1">MC_SEQ_MISC1</dfn>                                    0x2a04</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RESERVE_M" data-ref="_M/MC_SEQ_RESERVE_M">MC_SEQ_RESERVE_M</dfn>                                0x2a08</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_EMRS" data-ref="_M/MC_PMG_CMD_EMRS">MC_PMG_CMD_EMRS</dfn>                                 0x2a0c</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_IO_DEBUG_INDEX" data-ref="_M/MC_SEQ_IO_DEBUG_INDEX">MC_SEQ_IO_DEBUG_INDEX</dfn>           		0x2a44</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_IO_DEBUG_DATA" data-ref="_M/MC_SEQ_IO_DEBUG_DATA">MC_SEQ_IO_DEBUG_DATA</dfn>           			0x2a48</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC5" data-ref="_M/MC_SEQ_MISC5">MC_SEQ_MISC5</dfn>                                    0x2a54</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC6" data-ref="_M/MC_SEQ_MISC6">MC_SEQ_MISC6</dfn>                                    0x2a58</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC7" data-ref="_M/MC_SEQ_MISC7">MC_SEQ_MISC7</dfn>                                    0x2a64</u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RAS_TIMING_LP" data-ref="_M/MC_SEQ_RAS_TIMING_LP">MC_SEQ_RAS_TIMING_LP</dfn>                            0x2a6c</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CAS_TIMING_LP" data-ref="_M/MC_SEQ_CAS_TIMING_LP">MC_SEQ_CAS_TIMING_LP</dfn>                            0x2a70</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING_LP" data-ref="_M/MC_SEQ_MISC_TIMING_LP">MC_SEQ_MISC_TIMING_LP</dfn>                           0x2a74</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING2_LP" data-ref="_M/MC_SEQ_MISC_TIMING2_LP">MC_SEQ_MISC_TIMING2_LP</dfn>                          0x2a78</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D0_LP" data-ref="_M/MC_SEQ_WR_CTL_D0_LP">MC_SEQ_WR_CTL_D0_LP</dfn>                             0x2a7c</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D1_LP" data-ref="_M/MC_SEQ_WR_CTL_D1_LP">MC_SEQ_WR_CTL_D1_LP</dfn>                             0x2a80</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_EMRS_LP" data-ref="_M/MC_SEQ_PMG_CMD_EMRS_LP">MC_SEQ_PMG_CMD_EMRS_LP</dfn>                          0x2a84</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS_LP">MC_SEQ_PMG_CMD_MRS_LP</dfn>                           0x2a88</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS" data-ref="_M/MC_PMG_CMD_MRS">MC_PMG_CMD_MRS</dfn>                                  0x2aac</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D0_LP" data-ref="_M/MC_SEQ_RD_CTL_D0_LP">MC_SEQ_RD_CTL_D0_LP</dfn>                             0x2b1c</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D1_LP" data-ref="_M/MC_SEQ_RD_CTL_D1_LP">MC_SEQ_RD_CTL_D1_LP</dfn>                             0x2b20</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS1" data-ref="_M/MC_PMG_CMD_MRS1">MC_PMG_CMD_MRS1</dfn>                                 0x2b44</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS1_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS1_LP">MC_SEQ_PMG_CMD_MRS1_LP</dfn>                          0x2b48</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_TIMING_LP" data-ref="_M/MC_SEQ_PMG_TIMING_LP">MC_SEQ_PMG_TIMING_LP</dfn>                            0x2b4c</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_2" data-ref="_M/MC_SEQ_WR_CTL_2">MC_SEQ_WR_CTL_2</dfn>                                 0x2b54</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_2_LP" data-ref="_M/MC_SEQ_WR_CTL_2_LP">MC_SEQ_WR_CTL_2_LP</dfn>                              0x2b58</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS2" data-ref="_M/MC_PMG_CMD_MRS2">MC_PMG_CMD_MRS2</dfn>                                 0x2b5c</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS2_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS2_LP">MC_SEQ_PMG_CMD_MRS2_LP</dfn>                          0x2b60</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/MCLK_PWRMGT_CNTL" data-ref="_M/MCLK_PWRMGT_CNTL">MCLK_PWRMGT_CNTL</dfn>				0x2ba0</u></td></tr>
<tr><th id="599">599</th><td><u>#       define <dfn class="macro" id="_M/DLL_SPEED" data-ref="_M/DLL_SPEED">DLL_SPEED</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="600">600</th><td><u>#       define <dfn class="macro" id="_M/DLL_SPEED_MASK" data-ref="_M/DLL_SPEED_MASK">DLL_SPEED_MASK</dfn>				(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="601">601</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY" data-ref="_M/DLL_READY">DLL_READY</dfn>                                (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="602">602</th><td><u>#       define <dfn class="macro" id="_M/MC_INT_CNTL" data-ref="_M/MC_INT_CNTL">MC_INT_CNTL</dfn>                              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="603">603</th><td><u>#       define <dfn class="macro" id="_M/MRDCK0_PDNB" data-ref="_M/MRDCK0_PDNB">MRDCK0_PDNB</dfn>                              (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="604">604</th><td><u>#       define <dfn class="macro" id="_M/MRDCK1_PDNB" data-ref="_M/MRDCK1_PDNB">MRDCK1_PDNB</dfn>                              (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="605">605</th><td><u>#       define <dfn class="macro" id="_M/MRDCK0_RESET" data-ref="_M/MRDCK0_RESET">MRDCK0_RESET</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="606">606</th><td><u>#       define <dfn class="macro" id="_M/MRDCK1_RESET" data-ref="_M/MRDCK1_RESET">MRDCK1_RESET</dfn>                             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="607">607</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY_READ" data-ref="_M/DLL_READY_READ">DLL_READY_READ</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/DLL_CNTL" data-ref="_M/DLL_CNTL">DLL_CNTL</dfn>					0x2ba4</u></td></tr>
<tr><th id="609">609</th><td><u>#       define <dfn class="macro" id="_M/MRDCK0_BYPASS" data-ref="_M/MRDCK0_BYPASS">MRDCK0_BYPASS</dfn>                            (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="610">610</th><td><u>#       define <dfn class="macro" id="_M/MRDCK1_BYPASS" data-ref="_M/MRDCK1_BYPASS">MRDCK1_BYPASS</dfn>                            (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/MPLL_CNTL_MODE" data-ref="_M/MPLL_CNTL_MODE">MPLL_CNTL_MODE</dfn>					0x2bb0</u></td></tr>
<tr><th id="613">613</th><td><u>#       define <dfn class="macro" id="_M/MPLL_MCLK_SEL" data-ref="_M/MPLL_MCLK_SEL">MPLL_MCLK_SEL</dfn>                            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/MPLL_FUNC_CNTL" data-ref="_M/MPLL_FUNC_CNTL">MPLL_FUNC_CNTL</dfn>					0x2bb4</u></td></tr>
<tr><th id="615">615</th><td><u>#define		<dfn class="macro" id="_M/BWCTRL" data-ref="_M/BWCTRL">BWCTRL</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="616">616</th><td><u>#define		<dfn class="macro" id="_M/BWCTRL_MASK" data-ref="_M/BWCTRL_MASK">BWCTRL_MASK</dfn>				(0xff &lt;&lt; 20)</u></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/MPLL_FUNC_CNTL_1" data-ref="_M/MPLL_FUNC_CNTL_1">MPLL_FUNC_CNTL_1</dfn>				0x2bb8</u></td></tr>
<tr><th id="618">618</th><td><u>#define		<dfn class="macro" id="_M/VCO_MODE" data-ref="_M/VCO_MODE">VCO_MODE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="619">619</th><td><u>#define		<dfn class="macro" id="_M/VCO_MODE_MASK" data-ref="_M/VCO_MODE_MASK">VCO_MODE_MASK</dfn>				(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="620">620</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC" data-ref="_M/CLKFRAC">CLKFRAC</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="621">621</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC_MASK" data-ref="_M/CLKFRAC_MASK">CLKFRAC_MASK</dfn>				(0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="622">622</th><td><u>#define		<dfn class="macro" id="_M/CLKF" data-ref="_M/CLKF">CLKF</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="623">623</th><td><u>#define		<dfn class="macro" id="_M/CLKF_MASK" data-ref="_M/CLKF_MASK">CLKF_MASK</dfn>				(0xfff &lt;&lt; 16)</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/MPLL_FUNC_CNTL_2" data-ref="_M/MPLL_FUNC_CNTL_2">MPLL_FUNC_CNTL_2</dfn>				0x2bbc</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/MPLL_AD_FUNC_CNTL" data-ref="_M/MPLL_AD_FUNC_CNTL">MPLL_AD_FUNC_CNTL</dfn>				0x2bc0</u></td></tr>
<tr><th id="626">626</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV" data-ref="_M/YCLK_POST_DIV">YCLK_POST_DIV</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="627">627</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV_MASK" data-ref="_M/YCLK_POST_DIV_MASK">YCLK_POST_DIV_MASK</dfn>			(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/MPLL_DQ_FUNC_CNTL" data-ref="_M/MPLL_DQ_FUNC_CNTL">MPLL_DQ_FUNC_CNTL</dfn>				0x2bc4</u></td></tr>
<tr><th id="629">629</th><td><u>#define		<dfn class="macro" id="_M/YCLK_SEL" data-ref="_M/YCLK_SEL">YCLK_SEL</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="630">630</th><td><u>#define		<dfn class="macro" id="_M/YCLK_SEL_MASK" data-ref="_M/YCLK_SEL_MASK">YCLK_SEL_MASK</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/MPLL_SS1" data-ref="_M/MPLL_SS1">MPLL_SS1</dfn>					0x2bcc</u></td></tr>
<tr><th id="633">633</th><td><u>#define		<dfn class="macro" id="_M/CLKV" data-ref="_M/CLKV">CLKV</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="634">634</th><td><u>#define		<dfn class="macro" id="_M/CLKV_MASK" data-ref="_M/CLKV_MASK">CLKV_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/MPLL_SS2" data-ref="_M/MPLL_SS2">MPLL_SS2</dfn>					0x2bd0</u></td></tr>
<tr><th id="636">636</th><td><u>#define		<dfn class="macro" id="_M/CLKS" data-ref="_M/CLKS">CLKS</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="637">637</th><td><u>#define		<dfn class="macro" id="_M/CLKS_MASK" data-ref="_M/CLKS_MASK">CLKS_MASK</dfn>				(0xfff &lt;&lt; 0)</u></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/HDP_HOST_PATH_CNTL" data-ref="_M/HDP_HOST_PATH_CNTL">HDP_HOST_PATH_CNTL</dfn>				0x2C00</u></td></tr>
<tr><th id="640">640</th><td><u>#define 	<dfn class="macro" id="_M/CLOCK_GATING_DIS" data-ref="_M/CLOCK_GATING_DIS">CLOCK_GATING_DIS</dfn>			(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_BASE" data-ref="_M/HDP_NONSURFACE_BASE">HDP_NONSURFACE_BASE</dfn>				0x2C04</u></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_INFO" data-ref="_M/HDP_NONSURFACE_INFO">HDP_NONSURFACE_INFO</dfn>				0x2C08</u></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_SIZE" data-ref="_M/HDP_NONSURFACE_SIZE">HDP_NONSURFACE_SIZE</dfn>				0x2C0C</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/HDP_ADDR_CONFIG" data-ref="_M/HDP_ADDR_CONFIG">HDP_ADDR_CONFIG</dfn>  				0x2F48</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/HDP_MISC_CNTL" data-ref="_M/HDP_MISC_CNTL">HDP_MISC_CNTL</dfn>					0x2F4C</u></td></tr>
<tr><th id="647">647</th><td><u>#define 	<dfn class="macro" id="_M/HDP_FLUSH_INVALIDATE_CACHE" data-ref="_M/HDP_FLUSH_INVALIDATE_CACHE">HDP_FLUSH_INVALIDATE_CACHE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/HDP_MEM_POWER_LS" data-ref="_M/HDP_MEM_POWER_LS">HDP_MEM_POWER_LS</dfn>				0x2F50</u></td></tr>
<tr><th id="649">649</th><td><u>#define 	<dfn class="macro" id="_M/HDP_LS_ENABLE" data-ref="_M/HDP_LS_ENABLE">HDP_LS_ENABLE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/ATC_MISC_CG" data-ref="_M/ATC_MISC_CG">ATC_MISC_CG</dfn>           				0x3350</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/IH_RB_CNTL" data-ref="_M/IH_RB_CNTL">IH_RB_CNTL</dfn>                                        0x3e00</u></td></tr>
<tr><th id="654">654</th><td><u>#       define <dfn class="macro" id="_M/IH_RB_ENABLE" data-ref="_M/IH_RB_ENABLE">IH_RB_ENABLE</dfn>                               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="655">655</th><td><u>#       define <dfn class="macro" id="_M/IH_IB_SIZE" data-ref="_M/IH_IB_SIZE">IH_IB_SIZE</dfn>(x)                              ((x) &lt;&lt; 1) /* log2 */</u></td></tr>
<tr><th id="656">656</th><td><u>#       define <dfn class="macro" id="_M/IH_RB_FULL_DRAIN_ENABLE" data-ref="_M/IH_RB_FULL_DRAIN_ENABLE">IH_RB_FULL_DRAIN_ENABLE</dfn>                    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="657">657</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_WRITEBACK_ENABLE" data-ref="_M/IH_WPTR_WRITEBACK_ENABLE">IH_WPTR_WRITEBACK_ENABLE</dfn>                   (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="658">658</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_WRITEBACK_TIMER" data-ref="_M/IH_WPTR_WRITEBACK_TIMER">IH_WPTR_WRITEBACK_TIMER</dfn>(x)                 ((x) &lt;&lt; 9) /* log2 */</u></td></tr>
<tr><th id="659">659</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_OVERFLOW_ENABLE" data-ref="_M/IH_WPTR_OVERFLOW_ENABLE">IH_WPTR_OVERFLOW_ENABLE</dfn>                    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="660">660</th><td><u>#       define <dfn class="macro" id="_M/IH_WPTR_OVERFLOW_CLEAR" data-ref="_M/IH_WPTR_OVERFLOW_CLEAR">IH_WPTR_OVERFLOW_CLEAR</dfn>                     (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/IH_RB_BASE" data-ref="_M/IH_RB_BASE">IH_RB_BASE</dfn>                                        0x3e04</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/IH_RB_RPTR" data-ref="_M/IH_RB_RPTR">IH_RB_RPTR</dfn>                                        0x3e08</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/IH_RB_WPTR" data-ref="_M/IH_RB_WPTR">IH_RB_WPTR</dfn>                                        0x3e0c</u></td></tr>
<tr><th id="664">664</th><td><u>#       define <dfn class="macro" id="_M/RB_OVERFLOW" data-ref="_M/RB_OVERFLOW">RB_OVERFLOW</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="665">665</th><td><u>#       define <dfn class="macro" id="_M/WPTR_OFFSET_MASK" data-ref="_M/WPTR_OFFSET_MASK">WPTR_OFFSET_MASK</dfn>                           0x3fffc</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/IH_RB_WPTR_ADDR_HI" data-ref="_M/IH_RB_WPTR_ADDR_HI">IH_RB_WPTR_ADDR_HI</dfn>                                0x3e10</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/IH_RB_WPTR_ADDR_LO" data-ref="_M/IH_RB_WPTR_ADDR_LO">IH_RB_WPTR_ADDR_LO</dfn>                                0x3e14</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/IH_CNTL" data-ref="_M/IH_CNTL">IH_CNTL</dfn>                                           0x3e18</u></td></tr>
<tr><th id="669">669</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_INTR" data-ref="_M/ENABLE_INTR">ENABLE_INTR</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="670">670</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP" data-ref="_M/IH_MC_SWAP">IH_MC_SWAP</dfn>(x)                              ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="671">671</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_NONE" data-ref="_M/IH_MC_SWAP_NONE">IH_MC_SWAP_NONE</dfn>                            0</u></td></tr>
<tr><th id="672">672</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_16BIT" data-ref="_M/IH_MC_SWAP_16BIT">IH_MC_SWAP_16BIT</dfn>                           1</u></td></tr>
<tr><th id="673">673</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_32BIT" data-ref="_M/IH_MC_SWAP_32BIT">IH_MC_SWAP_32BIT</dfn>                           2</u></td></tr>
<tr><th id="674">674</th><td><u>#       define <dfn class="macro" id="_M/IH_MC_SWAP_64BIT" data-ref="_M/IH_MC_SWAP_64BIT">IH_MC_SWAP_64BIT</dfn>                           3</u></td></tr>
<tr><th id="675">675</th><td><u>#       define <dfn class="macro" id="_M/RPTR_REARM" data-ref="_M/RPTR_REARM">RPTR_REARM</dfn>                                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="676">676</th><td><u>#       define <dfn class="macro" id="_M/MC_WRREQ_CREDIT" data-ref="_M/MC_WRREQ_CREDIT">MC_WRREQ_CREDIT</dfn>(x)                         ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="677">677</th><td><u>#       define <dfn class="macro" id="_M/MC_WR_CLEAN_CNT" data-ref="_M/MC_WR_CLEAN_CNT">MC_WR_CLEAN_CNT</dfn>(x)                         ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="678">678</th><td><u>#       define <dfn class="macro" id="_M/MC_VMID" data-ref="_M/MC_VMID">MC_VMID</dfn>(x)                                 ((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_MEMSIZE" data-ref="_M/CONFIG_MEMSIZE">CONFIG_MEMSIZE</dfn>					0x5428</u></td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/INTERRUPT_CNTL" data-ref="_M/INTERRUPT_CNTL">INTERRUPT_CNTL</dfn>                                    0x5468</u></td></tr>
<tr><th id="683">683</th><td><u>#       define <dfn class="macro" id="_M/IH_DUMMY_RD_OVERRIDE" data-ref="_M/IH_DUMMY_RD_OVERRIDE">IH_DUMMY_RD_OVERRIDE</dfn>                       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="684">684</th><td><u>#       define <dfn class="macro" id="_M/IH_DUMMY_RD_EN" data-ref="_M/IH_DUMMY_RD_EN">IH_DUMMY_RD_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="685">685</th><td><u>#       define <dfn class="macro" id="_M/IH_REQ_NONSNOOP_EN" data-ref="_M/IH_REQ_NONSNOOP_EN">IH_REQ_NONSNOOP_EN</dfn>                         (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="686">686</th><td><u>#       define <dfn class="macro" id="_M/GEN_IH_INT_EN" data-ref="_M/GEN_IH_INT_EN">GEN_IH_INT_EN</dfn>                              (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/INTERRUPT_CNTL2" data-ref="_M/INTERRUPT_CNTL2">INTERRUPT_CNTL2</dfn>                                   0x546c</u></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/HDP_MEM_COHERENCY_FLUSH_CNTL" data-ref="_M/HDP_MEM_COHERENCY_FLUSH_CNTL">HDP_MEM_COHERENCY_FLUSH_CNTL</dfn>			0x5480</u></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/BIF_FB_EN" data-ref="_M/BIF_FB_EN">BIF_FB_EN</dfn>						0x5490</u></td></tr>
<tr><th id="692">692</th><td><u>#define		<dfn class="macro" id="_M/FB_READ_EN" data-ref="_M/FB_READ_EN">FB_READ_EN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="693">693</th><td><u>#define		<dfn class="macro" id="_M/FB_WRITE_EN" data-ref="_M/FB_WRITE_EN">FB_WRITE_EN</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/HDP_REG_COHERENCY_FLUSH_CNTL" data-ref="_M/HDP_REG_COHERENCY_FLUSH_CNTL">HDP_REG_COHERENCY_FLUSH_CNTL</dfn>			0x54A0</u></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>/* DCE6 ELD audio interface */</i></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_ENDPOINT_INDEX" data-ref="_M/AZ_F0_CODEC_ENDPOINT_INDEX">AZ_F0_CODEC_ENDPOINT_INDEX</dfn>                       0x5E00</u></td></tr>
<tr><th id="699">699</th><td><u>#       define <dfn class="macro" id="_M/AZ_ENDPOINT_REG_INDEX" data-ref="_M/AZ_ENDPOINT_REG_INDEX">AZ_ENDPOINT_REG_INDEX</dfn>(x)                  (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="700">700</th><td><u>#       define <dfn class="macro" id="_M/AZ_ENDPOINT_REG_WRITE_EN" data-ref="_M/AZ_ENDPOINT_REG_WRITE_EN">AZ_ENDPOINT_REG_WRITE_EN</dfn>                  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_ENDPOINT_DATA" data-ref="_M/AZ_F0_CODEC_ENDPOINT_DATA">AZ_F0_CODEC_ENDPOINT_DATA</dfn>                        0x5E04</u></td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER">AZ_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER</dfn>          0x25</u></td></tr>
<tr><th id="704">704</th><td><u>#define		<dfn class="macro" id="_M/SPEAKER_ALLOCATION" data-ref="_M/SPEAKER_ALLOCATION">SPEAKER_ALLOCATION</dfn>(x)			(((x) &amp; 0x7f) &lt;&lt; 0)</u></td></tr>
<tr><th id="705">705</th><td><u>#define		<dfn class="macro" id="_M/SPEAKER_ALLOCATION_MASK" data-ref="_M/SPEAKER_ALLOCATION_MASK">SPEAKER_ALLOCATION_MASK</dfn>			(0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="706">706</th><td><u>#define		<dfn class="macro" id="_M/SPEAKER_ALLOCATION_SHIFT" data-ref="_M/SPEAKER_ALLOCATION_SHIFT">SPEAKER_ALLOCATION_SHIFT</dfn>		0</u></td></tr>
<tr><th id="707">707</th><td><u>#define		<dfn class="macro" id="_M/HDMI_CONNECTION" data-ref="_M/HDMI_CONNECTION">HDMI_CONNECTION</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="708">708</th><td><u>#define		<dfn class="macro" id="_M/DP_CONNECTION" data-ref="_M/DP_CONNECTION">DP_CONNECTION</dfn>				(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0</dfn>        0x28 /* LPCM */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1</dfn>        0x29 /* AC3 */</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2</dfn>        0x2A /* MPEG1 */</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3</dfn>        0x2B /* MP3 */</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4</dfn>        0x2C /* MPEG2 */</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5</dfn>        0x2D /* AAC */</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6</dfn>        0x2E /* DTS */</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7</dfn>        0x2F /* ATRAC */</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8</dfn>        0x30 /* one bit audio - leave at 0 (default) */</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9</dfn>        0x31 /* Dolby Digital */</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10</dfn>       0x32 /* DTS-HD */</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11</dfn>       0x33 /* MAT-MLP */</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12</dfn>       0x34 /* DTS */</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13">AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13</dfn>       0x35 /* WMA Pro */</u></td></tr>
<tr><th id="724">724</th><td><u>#       define <dfn class="macro" id="_M/MAX_CHANNELS" data-ref="_M/MAX_CHANNELS">MAX_CHANNELS</dfn>(x)                            (((x) &amp; 0x7) &lt;&lt; 0)</u></td></tr>
<tr><th id="725">725</th><td><i>/* max channels minus one.  7 = 8 channels */</i></td></tr>
<tr><th id="726">726</th><td><u>#       define <dfn class="macro" id="_M/SUPPORTED_FREQUENCIES" data-ref="_M/SUPPORTED_FREQUENCIES">SUPPORTED_FREQUENCIES</dfn>(x)                   (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="727">727</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTOR_BYTE_2" data-ref="_M/DESCRIPTOR_BYTE_2">DESCRIPTOR_BYTE_2</dfn>(x)                       (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="728">728</th><td><u>#       define <dfn class="macro" id="_M/SUPPORTED_FREQUENCIES_STEREO" data-ref="_M/SUPPORTED_FREQUENCIES_STEREO">SUPPORTED_FREQUENCIES_STEREO</dfn>(x)            (((x) &amp; 0xff) &lt;&lt; 24) /* LPCM only */</u></td></tr>
<tr><th id="729">729</th><td><i>/* SUPPORTED_FREQUENCIES, SUPPORTED_FREQUENCIES_STEREO</i></td></tr>
<tr><th id="730">730</th><td><i> * bit0 = 32 kHz</i></td></tr>
<tr><th id="731">731</th><td><i> * bit1 = 44.1 kHz</i></td></tr>
<tr><th id="732">732</th><td><i> * bit2 = 48 kHz</i></td></tr>
<tr><th id="733">733</th><td><i> * bit3 = 88.2 kHz</i></td></tr>
<tr><th id="734">734</th><td><i> * bit4 = 96 kHz</i></td></tr>
<tr><th id="735">735</th><td><i> * bit5 = 176.4 kHz</i></td></tr>
<tr><th id="736">736</th><td><i> * bit6 = 192 kHz</i></td></tr>
<tr><th id="737">737</th><td><i> */</i></td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC">AZ_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC</dfn>         0x37</u></td></tr>
<tr><th id="740">740</th><td><u>#       define <dfn class="macro" id="_M/VIDEO_LIPSYNC" data-ref="_M/VIDEO_LIPSYNC">VIDEO_LIPSYNC</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="741">741</th><td><u>#       define <dfn class="macro" id="_M/AUDIO_LIPSYNC" data-ref="_M/AUDIO_LIPSYNC">AUDIO_LIPSYNC</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="742">742</th><td><i>/* VIDEO_LIPSYNC, AUDIO_LIPSYNC</i></td></tr>
<tr><th id="743">743</th><td><i> * 0   = invalid</i></td></tr>
<tr><th id="744">744</th><td><i> * x   = legal delay value</i></td></tr>
<tr><th id="745">745</th><td><i> * 255 = sync not supported</i></td></tr>
<tr><th id="746">746</th><td><i> */</i></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_RESPONSE_HBR" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_RESPONSE_HBR">AZ_F0_CODEC_PIN_CONTROL_RESPONSE_HBR</dfn>             0x38</u></td></tr>
<tr><th id="748">748</th><td><u>#       define <dfn class="macro" id="_M/HBR_CAPABLE" data-ref="_M/HBR_CAPABLE">HBR_CAPABLE</dfn>                                (1 &lt;&lt; 0) /* enabled by default */</u></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO0" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO0">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO0</dfn>               0x3a</u></td></tr>
<tr><th id="751">751</th><td><u>#       define <dfn class="macro" id="_M/MANUFACTURER_ID" data-ref="_M/MANUFACTURER_ID">MANUFACTURER_ID</dfn>(x)                        (((x) &amp; 0xffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="752">752</th><td><u>#       define <dfn class="macro" id="_M/PRODUCT_ID" data-ref="_M/PRODUCT_ID">PRODUCT_ID</dfn>(x)                             (((x) &amp; 0xffff) &lt;&lt; 16)</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO1" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO1">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO1</dfn>               0x3b</u></td></tr>
<tr><th id="754">754</th><td><u>#       define <dfn class="macro" id="_M/SINK_DESCRIPTION_LEN" data-ref="_M/SINK_DESCRIPTION_LEN">SINK_DESCRIPTION_LEN</dfn>(x)                   (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO2" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO2">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO2</dfn>               0x3c</u></td></tr>
<tr><th id="756">756</th><td><u>#       define <dfn class="macro" id="_M/PORT_ID0" data-ref="_M/PORT_ID0">PORT_ID0</dfn>(x)                               (((x) &amp; 0xffffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO3" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO3">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO3</dfn>               0x3d</u></td></tr>
<tr><th id="758">758</th><td><u>#       define <dfn class="macro" id="_M/PORT_ID1" data-ref="_M/PORT_ID1">PORT_ID1</dfn>(x)                               (((x) &amp; 0xffffffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO4" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO4">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO4</dfn>               0x3e</u></td></tr>
<tr><th id="760">760</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION0" data-ref="_M/DESCRIPTION0">DESCRIPTION0</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="761">761</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION1" data-ref="_M/DESCRIPTION1">DESCRIPTION1</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="762">762</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION2" data-ref="_M/DESCRIPTION2">DESCRIPTION2</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="763">763</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION3" data-ref="_M/DESCRIPTION3">DESCRIPTION3</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO5" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO5">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO5</dfn>               0x3f</u></td></tr>
<tr><th id="765">765</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION4" data-ref="_M/DESCRIPTION4">DESCRIPTION4</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="766">766</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION5" data-ref="_M/DESCRIPTION5">DESCRIPTION5</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="767">767</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION6" data-ref="_M/DESCRIPTION6">DESCRIPTION6</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="768">768</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION7" data-ref="_M/DESCRIPTION7">DESCRIPTION7</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO6" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO6">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO6</dfn>               0x40</u></td></tr>
<tr><th id="770">770</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION8" data-ref="_M/DESCRIPTION8">DESCRIPTION8</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="771">771</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION9" data-ref="_M/DESCRIPTION9">DESCRIPTION9</dfn>(x)                           (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="772">772</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION10" data-ref="_M/DESCRIPTION10">DESCRIPTION10</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="773">773</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION11" data-ref="_M/DESCRIPTION11">DESCRIPTION11</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO7" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO7">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO7</dfn>               0x41</u></td></tr>
<tr><th id="775">775</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION12" data-ref="_M/DESCRIPTION12">DESCRIPTION12</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="776">776</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION13" data-ref="_M/DESCRIPTION13">DESCRIPTION13</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="777">777</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION14" data-ref="_M/DESCRIPTION14">DESCRIPTION14</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="778">778</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION15" data-ref="_M/DESCRIPTION15">DESCRIPTION15</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 24)</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO8" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_SINK_INFO8">AZ_F0_CODEC_PIN_CONTROL_SINK_INFO8</dfn>               0x42</u></td></tr>
<tr><th id="780">780</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION16" data-ref="_M/DESCRIPTION16">DESCRIPTION16</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 0)</u></td></tr>
<tr><th id="781">781</th><td><u>#       define <dfn class="macro" id="_M/DESCRIPTION17" data-ref="_M/DESCRIPTION17">DESCRIPTION17</dfn>(x)                          (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL">AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL</dfn>         0x54</u></td></tr>
<tr><th id="784">784</th><td><u>#       define <dfn class="macro" id="_M/AUDIO_ENABLED" data-ref="_M/AUDIO_ENABLED">AUDIO_ENABLED</dfn>                             (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/AZ_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT" data-ref="_M/AZ_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT">AZ_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT</dfn>  0x56</u></td></tr>
<tr><th id="787">787</th><td><u>#define		<dfn class="macro" id="_M/PORT_CONNECTIVITY_MASK" data-ref="_M/PORT_CONNECTIVITY_MASK">PORT_CONNECTIVITY_MASK</dfn>				(3 &lt;&lt; 30)</u></td></tr>
<tr><th id="788">788</th><td><u>#define		<dfn class="macro" id="_M/PORT_CONNECTIVITY_SHIFT" data-ref="_M/PORT_CONNECTIVITY_SHIFT">PORT_CONNECTIVITY_SHIFT</dfn>				30</u></td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT" data-ref="_M/DC_LB_MEMORY_SPLIT">DC_LB_MEMORY_SPLIT</dfn>					0x6b0c</u></td></tr>
<tr><th id="791">791</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_CONFIG" data-ref="_M/DC_LB_MEMORY_CONFIG">DC_LB_MEMORY_CONFIG</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/PRIORITY_A_CNT" data-ref="_M/PRIORITY_A_CNT">PRIORITY_A_CNT</dfn>						0x6b18</u></td></tr>
<tr><th id="794">794</th><td><u>#define		<dfn class="macro" id="_M/PRIORITY_MARK_MASK" data-ref="_M/PRIORITY_MARK_MASK">PRIORITY_MARK_MASK</dfn>				0x7fff</u></td></tr>
<tr><th id="795">795</th><td><u>#define		<dfn class="macro" id="_M/PRIORITY_OFF" data-ref="_M/PRIORITY_OFF">PRIORITY_OFF</dfn>					(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="796">796</th><td><u>#define		<dfn class="macro" id="_M/PRIORITY_ALWAYS_ON" data-ref="_M/PRIORITY_ALWAYS_ON">PRIORITY_ALWAYS_ON</dfn>				(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="797">797</th><td><u>#define	<dfn class="macro" id="_M/PRIORITY_B_CNT" data-ref="_M/PRIORITY_B_CNT">PRIORITY_B_CNT</dfn>						0x6b1c</u></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#define	<dfn class="macro" id="_M/DPG_PIPE_ARBITRATION_CONTROL3" data-ref="_M/DPG_PIPE_ARBITRATION_CONTROL3">DPG_PIPE_ARBITRATION_CONTROL3</dfn>				0x6cc8</u></td></tr>
<tr><th id="800">800</th><td><u>#       define <dfn class="macro" id="_M/LATENCY_WATERMARK_MASK" data-ref="_M/LATENCY_WATERMARK_MASK">LATENCY_WATERMARK_MASK</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="801">801</th><td><u>#define	<dfn class="macro" id="_M/DPG_PIPE_LATENCY_CONTROL" data-ref="_M/DPG_PIPE_LATENCY_CONTROL">DPG_PIPE_LATENCY_CONTROL</dfn>				0x6ccc</u></td></tr>
<tr><th id="802">802</th><td><u>#       define <dfn class="macro" id="_M/LATENCY_LOW_WATERMARK" data-ref="_M/LATENCY_LOW_WATERMARK">LATENCY_LOW_WATERMARK</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="803">803</th><td><u>#       define <dfn class="macro" id="_M/LATENCY_HIGH_WATERMARK" data-ref="_M/LATENCY_HIGH_WATERMARK">LATENCY_HIGH_WATERMARK</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><i>/* 0x6bb8, 0x77b8, 0x103b8, 0x10fb8, 0x11bb8, 0x127b8 */</i></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/VLINE_STATUS" data-ref="_M/VLINE_STATUS">VLINE_STATUS</dfn>                                    0x6bb8</u></td></tr>
<tr><th id="807">807</th><td><u>#       define <dfn class="macro" id="_M/VLINE_OCCURRED" data-ref="_M/VLINE_OCCURRED">VLINE_OCCURRED</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="808">808</th><td><u>#       define <dfn class="macro" id="_M/VLINE_ACK" data-ref="_M/VLINE_ACK">VLINE_ACK</dfn>                                (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="809">809</th><td><u>#       define <dfn class="macro" id="_M/VLINE_STAT" data-ref="_M/VLINE_STAT">VLINE_STAT</dfn>                               (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="810">810</th><td><u>#       define <dfn class="macro" id="_M/VLINE_INTERRUPT" data-ref="_M/VLINE_INTERRUPT">VLINE_INTERRUPT</dfn>                          (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="811">811</th><td><u>#       define <dfn class="macro" id="_M/VLINE_INTERRUPT_TYPE" data-ref="_M/VLINE_INTERRUPT_TYPE">VLINE_INTERRUPT_TYPE</dfn>                     (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="812">812</th><td><i>/* 0x6bbc, 0x77bc, 0x103bc, 0x10fbc, 0x11bbc, 0x127bc */</i></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/VBLANK_STATUS" data-ref="_M/VBLANK_STATUS">VBLANK_STATUS</dfn>                                   0x6bbc</u></td></tr>
<tr><th id="814">814</th><td><u>#       define <dfn class="macro" id="_M/VBLANK_OCCURRED" data-ref="_M/VBLANK_OCCURRED">VBLANK_OCCURRED</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="815">815</th><td><u>#       define <dfn class="macro" id="_M/VBLANK_ACK" data-ref="_M/VBLANK_ACK">VBLANK_ACK</dfn>                               (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="816">816</th><td><u>#       define <dfn class="macro" id="_M/VBLANK_STAT" data-ref="_M/VBLANK_STAT">VBLANK_STAT</dfn>                              (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="817">817</th><td><u>#       define <dfn class="macro" id="_M/VBLANK_INTERRUPT" data-ref="_M/VBLANK_INTERRUPT">VBLANK_INTERRUPT</dfn>                         (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="818">818</th><td><u>#       define <dfn class="macro" id="_M/VBLANK_INTERRUPT_TYPE" data-ref="_M/VBLANK_INTERRUPT_TYPE">VBLANK_INTERRUPT_TYPE</dfn>                    (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><i>/* 0x6b40, 0x7740, 0x10340, 0x10f40, 0x11b40, 0x12740 */</i></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/INT_MASK" data-ref="_M/INT_MASK">INT_MASK</dfn>                                        0x6b40</u></td></tr>
<tr><th id="822">822</th><td><u>#       define <dfn class="macro" id="_M/VBLANK_INT_MASK" data-ref="_M/VBLANK_INT_MASK">VBLANK_INT_MASK</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="823">823</th><td><u>#       define <dfn class="macro" id="_M/VLINE_INT_MASK" data-ref="_M/VLINE_INT_MASK">VLINE_INT_MASK</dfn>                           (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS" data-ref="_M/DISP_INTERRUPT_STATUS">DISP_INTERRUPT_STATUS</dfn>                           0x60f4</u></td></tr>
<tr><th id="826">826</th><td><u>#       define <dfn class="macro" id="_M/LB_D1_VLINE_INTERRUPT" data-ref="_M/LB_D1_VLINE_INTERRUPT">LB_D1_VLINE_INTERRUPT</dfn>                    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="827">827</th><td><u>#       define <dfn class="macro" id="_M/LB_D1_VBLANK_INTERRUPT" data-ref="_M/LB_D1_VBLANK_INTERRUPT">LB_D1_VBLANK_INTERRUPT</dfn>                   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="828">828</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD1_INTERRUPT" data-ref="_M/DC_HPD1_INTERRUPT">DC_HPD1_INTERRUPT</dfn>                        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="829">829</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD1_RX_INTERRUPT" data-ref="_M/DC_HPD1_RX_INTERRUPT">DC_HPD1_RX_INTERRUPT</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="830">830</th><td><u>#       define <dfn class="macro" id="_M/DACA_AUTODETECT_INTERRUPT" data-ref="_M/DACA_AUTODETECT_INTERRUPT">DACA_AUTODETECT_INTERRUPT</dfn>                (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="831">831</th><td><u>#       define <dfn class="macro" id="_M/DACB_AUTODETECT_INTERRUPT" data-ref="_M/DACB_AUTODETECT_INTERRUPT">DACB_AUTODETECT_INTERRUPT</dfn>                (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="832">832</th><td><u>#       define <dfn class="macro" id="_M/DC_I2C_SW_DONE_INTERRUPT" data-ref="_M/DC_I2C_SW_DONE_INTERRUPT">DC_I2C_SW_DONE_INTERRUPT</dfn>                 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="833">833</th><td><u>#       define <dfn class="macro" id="_M/DC_I2C_HW_DONE_INTERRUPT" data-ref="_M/DC_I2C_HW_DONE_INTERRUPT">DC_I2C_HW_DONE_INTERRUPT</dfn>                 (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS_CONTINUE" data-ref="_M/DISP_INTERRUPT_STATUS_CONTINUE">DISP_INTERRUPT_STATUS_CONTINUE</dfn>                  0x60f8</u></td></tr>
<tr><th id="835">835</th><td><u>#       define <dfn class="macro" id="_M/LB_D2_VLINE_INTERRUPT" data-ref="_M/LB_D2_VLINE_INTERRUPT">LB_D2_VLINE_INTERRUPT</dfn>                    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="836">836</th><td><u>#       define <dfn class="macro" id="_M/LB_D2_VBLANK_INTERRUPT" data-ref="_M/LB_D2_VBLANK_INTERRUPT">LB_D2_VBLANK_INTERRUPT</dfn>                   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="837">837</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD2_INTERRUPT" data-ref="_M/DC_HPD2_INTERRUPT">DC_HPD2_INTERRUPT</dfn>                        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="838">838</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD2_RX_INTERRUPT" data-ref="_M/DC_HPD2_RX_INTERRUPT">DC_HPD2_RX_INTERRUPT</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="839">839</th><td><u>#       define <dfn class="macro" id="_M/DISP_TIMER_INTERRUPT" data-ref="_M/DISP_TIMER_INTERRUPT">DISP_TIMER_INTERRUPT</dfn>                     (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS_CONTINUE2" data-ref="_M/DISP_INTERRUPT_STATUS_CONTINUE2">DISP_INTERRUPT_STATUS_CONTINUE2</dfn>                 0x60fc</u></td></tr>
<tr><th id="841">841</th><td><u>#       define <dfn class="macro" id="_M/LB_D3_VLINE_INTERRUPT" data-ref="_M/LB_D3_VLINE_INTERRUPT">LB_D3_VLINE_INTERRUPT</dfn>                    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="842">842</th><td><u>#       define <dfn class="macro" id="_M/LB_D3_VBLANK_INTERRUPT" data-ref="_M/LB_D3_VBLANK_INTERRUPT">LB_D3_VBLANK_INTERRUPT</dfn>                   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="843">843</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD3_INTERRUPT" data-ref="_M/DC_HPD3_INTERRUPT">DC_HPD3_INTERRUPT</dfn>                        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="844">844</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD3_RX_INTERRUPT" data-ref="_M/DC_HPD3_RX_INTERRUPT">DC_HPD3_RX_INTERRUPT</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS_CONTINUE3" data-ref="_M/DISP_INTERRUPT_STATUS_CONTINUE3">DISP_INTERRUPT_STATUS_CONTINUE3</dfn>                 0x6100</u></td></tr>
<tr><th id="846">846</th><td><u>#       define <dfn class="macro" id="_M/LB_D4_VLINE_INTERRUPT" data-ref="_M/LB_D4_VLINE_INTERRUPT">LB_D4_VLINE_INTERRUPT</dfn>                    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="847">847</th><td><u>#       define <dfn class="macro" id="_M/LB_D4_VBLANK_INTERRUPT" data-ref="_M/LB_D4_VBLANK_INTERRUPT">LB_D4_VBLANK_INTERRUPT</dfn>                   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="848">848</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD4_INTERRUPT" data-ref="_M/DC_HPD4_INTERRUPT">DC_HPD4_INTERRUPT</dfn>                        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="849">849</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD4_RX_INTERRUPT" data-ref="_M/DC_HPD4_RX_INTERRUPT">DC_HPD4_RX_INTERRUPT</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS_CONTINUE4" data-ref="_M/DISP_INTERRUPT_STATUS_CONTINUE4">DISP_INTERRUPT_STATUS_CONTINUE4</dfn>                 0x614c</u></td></tr>
<tr><th id="851">851</th><td><u>#       define <dfn class="macro" id="_M/LB_D5_VLINE_INTERRUPT" data-ref="_M/LB_D5_VLINE_INTERRUPT">LB_D5_VLINE_INTERRUPT</dfn>                    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="852">852</th><td><u>#       define <dfn class="macro" id="_M/LB_D5_VBLANK_INTERRUPT" data-ref="_M/LB_D5_VBLANK_INTERRUPT">LB_D5_VBLANK_INTERRUPT</dfn>                   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="853">853</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD5_INTERRUPT" data-ref="_M/DC_HPD5_INTERRUPT">DC_HPD5_INTERRUPT</dfn>                        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="854">854</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD5_RX_INTERRUPT" data-ref="_M/DC_HPD5_RX_INTERRUPT">DC_HPD5_RX_INTERRUPT</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/DISP_INTERRUPT_STATUS_CONTINUE5" data-ref="_M/DISP_INTERRUPT_STATUS_CONTINUE5">DISP_INTERRUPT_STATUS_CONTINUE5</dfn>                 0x6150</u></td></tr>
<tr><th id="856">856</th><td><u>#       define <dfn class="macro" id="_M/LB_D6_VLINE_INTERRUPT" data-ref="_M/LB_D6_VLINE_INTERRUPT">LB_D6_VLINE_INTERRUPT</dfn>                    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="857">857</th><td><u>#       define <dfn class="macro" id="_M/LB_D6_VBLANK_INTERRUPT" data-ref="_M/LB_D6_VBLANK_INTERRUPT">LB_D6_VBLANK_INTERRUPT</dfn>                   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="858">858</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD6_INTERRUPT" data-ref="_M/DC_HPD6_INTERRUPT">DC_HPD6_INTERRUPT</dfn>                        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="859">859</th><td><u>#       define <dfn class="macro" id="_M/DC_HPD6_RX_INTERRUPT" data-ref="_M/DC_HPD6_RX_INTERRUPT">DC_HPD6_RX_INTERRUPT</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><i>/* 0x6858, 0x7458, 0x10058, 0x10c58, 0x11858, 0x12458 */</i></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/GRPH_INT_STATUS" data-ref="_M/GRPH_INT_STATUS">GRPH_INT_STATUS</dfn>                                 0x6858</u></td></tr>
<tr><th id="863">863</th><td><u>#       define <dfn class="macro" id="_M/GRPH_PFLIP_INT_OCCURRED" data-ref="_M/GRPH_PFLIP_INT_OCCURRED">GRPH_PFLIP_INT_OCCURRED</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="864">864</th><td><u>#       define <dfn class="macro" id="_M/GRPH_PFLIP_INT_CLEAR" data-ref="_M/GRPH_PFLIP_INT_CLEAR">GRPH_PFLIP_INT_CLEAR</dfn>                     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="865">865</th><td><i>/* 0x685c, 0x745c, 0x1005c, 0x10c5c, 0x1185c, 0x1245c */</i></td></tr>
<tr><th id="866">866</th><td><u>#define	<dfn class="macro" id="_M/GRPH_INT_CONTROL" data-ref="_M/GRPH_INT_CONTROL">GRPH_INT_CONTROL</dfn>			        0x685c</u></td></tr>
<tr><th id="867">867</th><td><u>#       define <dfn class="macro" id="_M/GRPH_PFLIP_INT_MASK" data-ref="_M/GRPH_PFLIP_INT_MASK">GRPH_PFLIP_INT_MASK</dfn>                      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="868">868</th><td><u>#       define <dfn class="macro" id="_M/GRPH_PFLIP_INT_TYPE" data-ref="_M/GRPH_PFLIP_INT_TYPE">GRPH_PFLIP_INT_TYPE</dfn>                      (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><u>#define	<dfn class="macro" id="_M/DAC_AUTODETECT_INT_CONTROL" data-ref="_M/DAC_AUTODETECT_INT_CONTROL">DAC_AUTODETECT_INT_CONTROL</dfn>			0x67c8</u></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/DC_HPD1_INT_STATUS" data-ref="_M/DC_HPD1_INT_STATUS">DC_HPD1_INT_STATUS</dfn>                              0x601c</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/DC_HPD2_INT_STATUS" data-ref="_M/DC_HPD2_INT_STATUS">DC_HPD2_INT_STATUS</dfn>                              0x6028</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/DC_HPD3_INT_STATUS" data-ref="_M/DC_HPD3_INT_STATUS">DC_HPD3_INT_STATUS</dfn>                              0x6034</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/DC_HPD4_INT_STATUS" data-ref="_M/DC_HPD4_INT_STATUS">DC_HPD4_INT_STATUS</dfn>                              0x6040</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/DC_HPD5_INT_STATUS" data-ref="_M/DC_HPD5_INT_STATUS">DC_HPD5_INT_STATUS</dfn>                              0x604c</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/DC_HPD6_INT_STATUS" data-ref="_M/DC_HPD6_INT_STATUS">DC_HPD6_INT_STATUS</dfn>                              0x6058</u></td></tr>
<tr><th id="878">878</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_STATUS" data-ref="_M/DC_HPDx_INT_STATUS">DC_HPDx_INT_STATUS</dfn>                       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="879">879</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_SENSE" data-ref="_M/DC_HPDx_SENSE">DC_HPDx_SENSE</dfn>                            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="880">880</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_STATUS" data-ref="_M/DC_HPDx_RX_INT_STATUS">DC_HPDx_RX_INT_STATUS</dfn>                    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/DC_HPD1_INT_CONTROL" data-ref="_M/DC_HPD1_INT_CONTROL">DC_HPD1_INT_CONTROL</dfn>                             0x6020</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/DC_HPD2_INT_CONTROL" data-ref="_M/DC_HPD2_INT_CONTROL">DC_HPD2_INT_CONTROL</dfn>                             0x602c</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/DC_HPD3_INT_CONTROL" data-ref="_M/DC_HPD3_INT_CONTROL">DC_HPD3_INT_CONTROL</dfn>                             0x6038</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/DC_HPD4_INT_CONTROL" data-ref="_M/DC_HPD4_INT_CONTROL">DC_HPD4_INT_CONTROL</dfn>                             0x6044</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/DC_HPD5_INT_CONTROL" data-ref="_M/DC_HPD5_INT_CONTROL">DC_HPD5_INT_CONTROL</dfn>                             0x6050</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/DC_HPD6_INT_CONTROL" data-ref="_M/DC_HPD6_INT_CONTROL">DC_HPD6_INT_CONTROL</dfn>                             0x605c</u></td></tr>
<tr><th id="888">888</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_ACK" data-ref="_M/DC_HPDx_INT_ACK">DC_HPDx_INT_ACK</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="889">889</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_POLARITY" data-ref="_M/DC_HPDx_INT_POLARITY">DC_HPDx_INT_POLARITY</dfn>                     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="890">890</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_INT_EN" data-ref="_M/DC_HPDx_INT_EN">DC_HPDx_INT_EN</dfn>                           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="891">891</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_ACK" data-ref="_M/DC_HPDx_RX_INT_ACK">DC_HPDx_RX_INT_ACK</dfn>                       (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="892">892</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_EN" data-ref="_M/DC_HPDx_RX_INT_EN">DC_HPDx_RX_INT_EN</dfn>                        (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/DC_HPD1_CONTROL" data-ref="_M/DC_HPD1_CONTROL">DC_HPD1_CONTROL</dfn>                                   0x6024</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/DC_HPD2_CONTROL" data-ref="_M/DC_HPD2_CONTROL">DC_HPD2_CONTROL</dfn>                                   0x6030</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/DC_HPD3_CONTROL" data-ref="_M/DC_HPD3_CONTROL">DC_HPD3_CONTROL</dfn>                                   0x603c</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/DC_HPD4_CONTROL" data-ref="_M/DC_HPD4_CONTROL">DC_HPD4_CONTROL</dfn>                                   0x6048</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/DC_HPD5_CONTROL" data-ref="_M/DC_HPD5_CONTROL">DC_HPD5_CONTROL</dfn>                                   0x6054</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/DC_HPD6_CONTROL" data-ref="_M/DC_HPD6_CONTROL">DC_HPD6_CONTROL</dfn>                                   0x6060</u></td></tr>
<tr><th id="900">900</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_CONNECTION_TIMER" data-ref="_M/DC_HPDx_CONNECTION_TIMER">DC_HPDx_CONNECTION_TIMER</dfn>(x)                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="901">901</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_RX_INT_TIMER" data-ref="_M/DC_HPDx_RX_INT_TIMER">DC_HPDx_RX_INT_TIMER</dfn>(x)                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="902">902</th><td><u>#       define <dfn class="macro" id="_M/DC_HPDx_EN" data-ref="_M/DC_HPDx_EN">DC_HPDx_EN</dfn>                                 (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/DPG_PIPE_STUTTER_CONTROL" data-ref="_M/DPG_PIPE_STUTTER_CONTROL">DPG_PIPE_STUTTER_CONTROL</dfn>                          0x6cd4</u></td></tr>
<tr><th id="905">905</th><td><u>#       define <dfn class="macro" id="_M/STUTTER_ENABLE" data-ref="_M/STUTTER_ENABLE">STUTTER_ENABLE</dfn>                             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><i>/* 0x6e98, 0x7a98, 0x10698, 0x11298, 0x11e98, 0x12a98 */</i></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/CRTC_STATUS_FRAME_COUNT" data-ref="_M/CRTC_STATUS_FRAME_COUNT">CRTC_STATUS_FRAME_COUNT</dfn>                         0x6e98</u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><i>/* Audio clocks */</i></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO_SOURCE" data-ref="_M/DCCG_AUDIO_DTO_SOURCE">DCCG_AUDIO_DTO_SOURCE</dfn>                           0x05ac</u></td></tr>
<tr><th id="912">912</th><td><u>#       define <dfn class="macro" id="_M/DCCG_AUDIO_DTO0_SOURCE_SEL" data-ref="_M/DCCG_AUDIO_DTO0_SOURCE_SEL">DCCG_AUDIO_DTO0_SOURCE_SEL</dfn>(x) ((x) &lt;&lt; 0) /* crtc0 - crtc5 */</u></td></tr>
<tr><th id="913">913</th><td><u>#       define <dfn class="macro" id="_M/DCCG_AUDIO_DTO_SEL" data-ref="_M/DCCG_AUDIO_DTO_SEL">DCCG_AUDIO_DTO_SEL</dfn>            (1 &lt;&lt; 4)   /* 0=dto0 1=dto1 */</u></td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO0_PHASE" data-ref="_M/DCCG_AUDIO_DTO0_PHASE">DCCG_AUDIO_DTO0_PHASE</dfn>                           0x05b0</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO0_MODULE" data-ref="_M/DCCG_AUDIO_DTO0_MODULE">DCCG_AUDIO_DTO0_MODULE</dfn>                          0x05b4</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO1_PHASE" data-ref="_M/DCCG_AUDIO_DTO1_PHASE">DCCG_AUDIO_DTO1_PHASE</dfn>                           0x05c0</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/DCCG_AUDIO_DTO1_MODULE" data-ref="_M/DCCG_AUDIO_DTO1_MODULE">DCCG_AUDIO_DTO1_MODULE</dfn>                          0x05c4</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/DENTIST_DISPCLK_CNTL" data-ref="_M/DENTIST_DISPCLK_CNTL">DENTIST_DISPCLK_CNTL</dfn>				0x0490</u></td></tr>
<tr><th id="921">921</th><td><u>#	define <dfn class="macro" id="_M/DENTIST_DPREFCLK_WDIVIDER" data-ref="_M/DENTIST_DPREFCLK_WDIVIDER">DENTIST_DPREFCLK_WDIVIDER</dfn>(x)		(((x) &amp; 0x7f) &lt;&lt; 24)</u></td></tr>
<tr><th id="922">922</th><td><u>#	define <dfn class="macro" id="_M/DENTIST_DPREFCLK_WDIVIDER_MASK" data-ref="_M/DENTIST_DPREFCLK_WDIVIDER_MASK">DENTIST_DPREFCLK_WDIVIDER_MASK</dfn>		(0x7f &lt;&lt; 24)</u></td></tr>
<tr><th id="923">923</th><td><u>#	define <dfn class="macro" id="_M/DENTIST_DPREFCLK_WDIVIDER_SHIFT" data-ref="_M/DENTIST_DPREFCLK_WDIVIDER_SHIFT">DENTIST_DPREFCLK_WDIVIDER_SHIFT</dfn>		24</u></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/AFMT_AUDIO_SRC_CONTROL" data-ref="_M/AFMT_AUDIO_SRC_CONTROL">AFMT_AUDIO_SRC_CONTROL</dfn>                          0x713c</u></td></tr>
<tr><th id="926">926</th><td><u>#define		<dfn class="macro" id="_M/AFMT_AUDIO_SRC_SELECT" data-ref="_M/AFMT_AUDIO_SRC_SELECT">AFMT_AUDIO_SRC_SELECT</dfn>(x)		(((x) &amp; 7) &lt;&lt; 0)</u></td></tr>
<tr><th id="927">927</th><td><i>/* AFMT_AUDIO_SRC_SELECT</i></td></tr>
<tr><th id="928">928</th><td><i> * 0 = stream0</i></td></tr>
<tr><th id="929">929</th><td><i> * 1 = stream1</i></td></tr>
<tr><th id="930">930</th><td><i> * 2 = stream2</i></td></tr>
<tr><th id="931">931</th><td><i> * 3 = stream3</i></td></tr>
<tr><th id="932">932</th><td><i> * 4 = stream4</i></td></tr>
<tr><th id="933">933</th><td><i> * 5 = stream5</i></td></tr>
<tr><th id="934">934</th><td><i> */</i></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td><u>#define	<dfn class="macro" id="_M/GRBM_CNTL" data-ref="_M/GRBM_CNTL">GRBM_CNTL</dfn>					0x8000</u></td></tr>
<tr><th id="937">937</th><td><u>#define		<dfn class="macro" id="_M/GRBM_READ_TIMEOUT" data-ref="_M/GRBM_READ_TIMEOUT">GRBM_READ_TIMEOUT</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS2" data-ref="_M/GRBM_STATUS2">GRBM_STATUS2</dfn>					0x8008</u></td></tr>
<tr><th id="940">940</th><td><u>#define		<dfn class="macro" id="_M/RLC_RQ_PENDING" data-ref="_M/RLC_RQ_PENDING">RLC_RQ_PENDING</dfn> 					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="941">941</th><td><u>#define		<dfn class="macro" id="_M/RLC_BUSY" data-ref="_M/RLC_BUSY">RLC_BUSY</dfn> 					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="942">942</th><td><u>#define		<dfn class="macro" id="_M/TC_BUSY" data-ref="_M/TC_BUSY">TC_BUSY</dfn> 					(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS" data-ref="_M/GRBM_STATUS">GRBM_STATUS</dfn>					0x8010</u></td></tr>
<tr><th id="945">945</th><td><u>#define		<dfn class="macro" id="_M/CMDFIFO_AVAIL_MASK" data-ref="_M/CMDFIFO_AVAIL_MASK">CMDFIFO_AVAIL_MASK</dfn>				0x0000000F</u></td></tr>
<tr><th id="946">946</th><td><u>#define		<dfn class="macro" id="_M/RING2_RQ_PENDING" data-ref="_M/RING2_RQ_PENDING">RING2_RQ_PENDING</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="947">947</th><td><u>#define		<dfn class="macro" id="_M/SRBM_RQ_PENDING" data-ref="_M/SRBM_RQ_PENDING">SRBM_RQ_PENDING</dfn>					(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="948">948</th><td><u>#define		<dfn class="macro" id="_M/RING1_RQ_PENDING" data-ref="_M/RING1_RQ_PENDING">RING1_RQ_PENDING</dfn>				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="949">949</th><td><u>#define		<dfn class="macro" id="_M/CF_RQ_PENDING" data-ref="_M/CF_RQ_PENDING">CF_RQ_PENDING</dfn>					(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="950">950</th><td><u>#define		<dfn class="macro" id="_M/PF_RQ_PENDING" data-ref="_M/PF_RQ_PENDING">PF_RQ_PENDING</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="951">951</th><td><u>#define		<dfn class="macro" id="_M/GDS_DMA_RQ_PENDING" data-ref="_M/GDS_DMA_RQ_PENDING">GDS_DMA_RQ_PENDING</dfn>				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="952">952</th><td><u>#define		<dfn class="macro" id="_M/GRBM_EE_BUSY" data-ref="_M/GRBM_EE_BUSY">GRBM_EE_BUSY</dfn>					(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="953">953</th><td><u>#define		<dfn class="macro" id="_M/DB_CLEAN" data-ref="_M/DB_CLEAN">DB_CLEAN</dfn>					(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="954">954</th><td><u>#define		<dfn class="macro" id="_M/CB_CLEAN" data-ref="_M/CB_CLEAN">CB_CLEAN</dfn>					(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="955">955</th><td><u>#define		<dfn class="macro" id="_M/TA_BUSY" data-ref="_M/TA_BUSY">TA_BUSY</dfn> 					(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="956">956</th><td><u>#define		<dfn class="macro" id="_M/GDS_BUSY" data-ref="_M/GDS_BUSY">GDS_BUSY</dfn> 					(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="957">957</th><td><u>#define		<dfn class="macro" id="_M/VGT_BUSY" data-ref="_M/VGT_BUSY">VGT_BUSY</dfn>					(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="958">958</th><td><u>#define		<dfn class="macro" id="_M/IA_BUSY_NO_DMA" data-ref="_M/IA_BUSY_NO_DMA">IA_BUSY_NO_DMA</dfn>					(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="959">959</th><td><u>#define		<dfn class="macro" id="_M/IA_BUSY" data-ref="_M/IA_BUSY">IA_BUSY</dfn>						(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="960">960</th><td><u>#define		<dfn class="macro" id="_M/SX_BUSY" data-ref="_M/SX_BUSY">SX_BUSY</dfn> 					(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="961">961</th><td><u>#define		<dfn class="macro" id="_M/SPI_BUSY" data-ref="_M/SPI_BUSY">SPI_BUSY</dfn>					(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="962">962</th><td><u>#define		<dfn class="macro" id="_M/BCI_BUSY" data-ref="_M/BCI_BUSY">BCI_BUSY</dfn>					(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="963">963</th><td><u>#define		<dfn class="macro" id="_M/SC_BUSY" data-ref="_M/SC_BUSY">SC_BUSY</dfn> 					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="964">964</th><td><u>#define		<dfn class="macro" id="_M/PA_BUSY" data-ref="_M/PA_BUSY">PA_BUSY</dfn> 					(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="965">965</th><td><u>#define		<dfn class="macro" id="_M/DB_BUSY" data-ref="_M/DB_BUSY">DB_BUSY</dfn> 					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="966">966</th><td><u>#define		<dfn class="macro" id="_M/CP_COHERENCY_BUSY" data-ref="_M/CP_COHERENCY_BUSY">CP_COHERENCY_BUSY</dfn>      				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="967">967</th><td><u>#define		<dfn class="macro" id="_M/CP_BUSY" data-ref="_M/CP_BUSY">CP_BUSY</dfn> 					(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="968">968</th><td><u>#define		<dfn class="macro" id="_M/CB_BUSY" data-ref="_M/CB_BUSY">CB_BUSY</dfn> 					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="969">969</th><td><u>#define		<dfn class="macro" id="_M/GUI_ACTIVE" data-ref="_M/GUI_ACTIVE">GUI_ACTIVE</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="970">970</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS_SE0" data-ref="_M/GRBM_STATUS_SE0">GRBM_STATUS_SE0</dfn>					0x8014</u></td></tr>
<tr><th id="971">971</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS_SE1" data-ref="_M/GRBM_STATUS_SE1">GRBM_STATUS_SE1</dfn>					0x8018</u></td></tr>
<tr><th id="972">972</th><td><u>#define		<dfn class="macro" id="_M/SE_DB_CLEAN" data-ref="_M/SE_DB_CLEAN">SE_DB_CLEAN</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="973">973</th><td><u>#define		<dfn class="macro" id="_M/SE_CB_CLEAN" data-ref="_M/SE_CB_CLEAN">SE_CB_CLEAN</dfn>					(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="974">974</th><td><u>#define		<dfn class="macro" id="_M/SE_BCI_BUSY" data-ref="_M/SE_BCI_BUSY">SE_BCI_BUSY</dfn>					(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="975">975</th><td><u>#define		<dfn class="macro" id="_M/SE_VGT_BUSY" data-ref="_M/SE_VGT_BUSY">SE_VGT_BUSY</dfn>					(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="976">976</th><td><u>#define		<dfn class="macro" id="_M/SE_PA_BUSY" data-ref="_M/SE_PA_BUSY">SE_PA_BUSY</dfn>					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="977">977</th><td><u>#define		<dfn class="macro" id="_M/SE_TA_BUSY" data-ref="_M/SE_TA_BUSY">SE_TA_BUSY</dfn>					(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="978">978</th><td><u>#define		<dfn class="macro" id="_M/SE_SX_BUSY" data-ref="_M/SE_SX_BUSY">SE_SX_BUSY</dfn>					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="979">979</th><td><u>#define		<dfn class="macro" id="_M/SE_SPI_BUSY" data-ref="_M/SE_SPI_BUSY">SE_SPI_BUSY</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="980">980</th><td><u>#define		<dfn class="macro" id="_M/SE_SC_BUSY" data-ref="_M/SE_SC_BUSY">SE_SC_BUSY</dfn>					(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="981">981</th><td><u>#define		<dfn class="macro" id="_M/SE_DB_BUSY" data-ref="_M/SE_DB_BUSY">SE_DB_BUSY</dfn>					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="982">982</th><td><u>#define		<dfn class="macro" id="_M/SE_CB_BUSY" data-ref="_M/SE_CB_BUSY">SE_CB_BUSY</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><u>#define	<dfn class="macro" id="_M/GRBM_SOFT_RESET" data-ref="_M/GRBM_SOFT_RESET">GRBM_SOFT_RESET</dfn>					0x8020</u></td></tr>
<tr><th id="985">985</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_CP" data-ref="_M/SOFT_RESET_CP">SOFT_RESET_CP</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="986">986</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_CB" data-ref="_M/SOFT_RESET_CB">SOFT_RESET_CB</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="987">987</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_RLC" data-ref="_M/SOFT_RESET_RLC">SOFT_RESET_RLC</dfn>					(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="988">988</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DB" data-ref="_M/SOFT_RESET_DB">SOFT_RESET_DB</dfn>					(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="989">989</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_GDS" data-ref="_M/SOFT_RESET_GDS">SOFT_RESET_GDS</dfn>					(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="990">990</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_PA" data-ref="_M/SOFT_RESET_PA">SOFT_RESET_PA</dfn>					(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="991">991</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SC" data-ref="_M/SOFT_RESET_SC">SOFT_RESET_SC</dfn>					(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="992">992</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_BCI" data-ref="_M/SOFT_RESET_BCI">SOFT_RESET_BCI</dfn>					(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="993">993</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SPI" data-ref="_M/SOFT_RESET_SPI">SOFT_RESET_SPI</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="994">994</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SX" data-ref="_M/SOFT_RESET_SX">SOFT_RESET_SX</dfn>					(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="995">995</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_TC" data-ref="_M/SOFT_RESET_TC">SOFT_RESET_TC</dfn>					(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="996">996</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_TA" data-ref="_M/SOFT_RESET_TA">SOFT_RESET_TA</dfn>					(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="997">997</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_VGT" data-ref="_M/SOFT_RESET_VGT">SOFT_RESET_VGT</dfn>					(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="998">998</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_IA" data-ref="_M/SOFT_RESET_IA">SOFT_RESET_IA</dfn>					(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/GRBM_GFX_INDEX" data-ref="_M/GRBM_GFX_INDEX">GRBM_GFX_INDEX</dfn>          			0x802C</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define		<dfn class="macro" id="_M/INSTANCE_INDEX" data-ref="_M/INSTANCE_INDEX">INSTANCE_INDEX</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define		<dfn class="macro" id="_M/SH_INDEX" data-ref="_M/SH_INDEX">SH_INDEX</dfn>(x)     			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define		<dfn class="macro" id="_M/SE_INDEX" data-ref="_M/SE_INDEX">SE_INDEX</dfn>(x)     			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define		<dfn class="macro" id="_M/SH_BROADCAST_WRITES" data-ref="_M/SH_BROADCAST_WRITES">SH_BROADCAST_WRITES</dfn>      		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define		<dfn class="macro" id="_M/INSTANCE_BROADCAST_WRITES" data-ref="_M/INSTANCE_BROADCAST_WRITES">INSTANCE_BROADCAST_WRITES</dfn>      		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define		<dfn class="macro" id="_M/SE_BROADCAST_WRITES" data-ref="_M/SE_BROADCAST_WRITES">SE_BROADCAST_WRITES</dfn>      		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/GRBM_INT_CNTL" data-ref="_M/GRBM_INT_CNTL">GRBM_INT_CNTL</dfn>                                   0x8060</u></td></tr>
<tr><th id="1009">1009</th><td><u>#       define <dfn class="macro" id="_M/RDERR_INT_ENABLE" data-ref="_M/RDERR_INT_ENABLE">RDERR_INT_ENABLE</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1010">1010</th><td><u>#       define <dfn class="macro" id="_M/GUI_IDLE_INT_ENABLE" data-ref="_M/GUI_IDLE_INT_ENABLE">GUI_IDLE_INT_ENABLE</dfn>                      (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><u>#define	<dfn class="macro" id="_M/CP_STRMOUT_CNTL" data-ref="_M/CP_STRMOUT_CNTL">CP_STRMOUT_CNTL</dfn>					0x84FC</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG0" data-ref="_M/SCRATCH_REG0">SCRATCH_REG0</dfn>					0x8500</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG1" data-ref="_M/SCRATCH_REG1">SCRATCH_REG1</dfn>					0x8504</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG2" data-ref="_M/SCRATCH_REG2">SCRATCH_REG2</dfn>					0x8508</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG3" data-ref="_M/SCRATCH_REG3">SCRATCH_REG3</dfn>					0x850C</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG4" data-ref="_M/SCRATCH_REG4">SCRATCH_REG4</dfn>					0x8510</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG5" data-ref="_M/SCRATCH_REG5">SCRATCH_REG5</dfn>					0x8514</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG6" data-ref="_M/SCRATCH_REG6">SCRATCH_REG6</dfn>					0x8518</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG7" data-ref="_M/SCRATCH_REG7">SCRATCH_REG7</dfn>					0x851C</u></td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_UMSK" data-ref="_M/SCRATCH_UMSK">SCRATCH_UMSK</dfn>					0x8540</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_ADDR" data-ref="_M/SCRATCH_ADDR">SCRATCH_ADDR</dfn>					0x8544</u></td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td><u>#define	<dfn class="macro" id="_M/CP_SEM_WAIT_TIMER" data-ref="_M/CP_SEM_WAIT_TIMER">CP_SEM_WAIT_TIMER</dfn>				0x85BC</u></td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td><u>#define	<dfn class="macro" id="_M/CP_SEM_INCOMPLETE_TIMER_CNTL" data-ref="_M/CP_SEM_INCOMPLETE_TIMER_CNTL">CP_SEM_INCOMPLETE_TIMER_CNTL</dfn>			0x85C8</u></td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/CP_ME_CNTL" data-ref="_M/CP_ME_CNTL">CP_ME_CNTL</dfn>					0x86D8</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define		<dfn class="macro" id="_M/CP_CE_HALT" data-ref="_M/CP_CE_HALT">CP_CE_HALT</dfn>					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define		<dfn class="macro" id="_M/CP_PFP_HALT" data-ref="_M/CP_PFP_HALT">CP_PFP_HALT</dfn>					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define		<dfn class="macro" id="_M/CP_ME_HALT" data-ref="_M/CP_ME_HALT">CP_ME_HALT</dfn>					(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><u>#define	<dfn class="macro" id="_M/CP_COHER_CNTL2" data-ref="_M/CP_COHER_CNTL2">CP_COHER_CNTL2</dfn>					0x85E8</u></td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_RPTR" data-ref="_M/CP_RB2_RPTR">CP_RB2_RPTR</dfn>					0x86f8</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_RPTR" data-ref="_M/CP_RB1_RPTR">CP_RB1_RPTR</dfn>					0x86fc</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_RPTR" data-ref="_M/CP_RB0_RPTR">CP_RB0_RPTR</dfn>					0x8700</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_DELAY" data-ref="_M/CP_RB_WPTR_DELAY">CP_RB_WPTR_DELAY</dfn>				0x8704</u></td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td><u>#define	<dfn class="macro" id="_M/CP_QUEUE_THRESHOLDS" data-ref="_M/CP_QUEUE_THRESHOLDS">CP_QUEUE_THRESHOLDS</dfn>				0x8760</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define		<dfn class="macro" id="_M/ROQ_IB1_START" data-ref="_M/ROQ_IB1_START">ROQ_IB1_START</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define		<dfn class="macro" id="_M/ROQ_IB2_START" data-ref="_M/ROQ_IB2_START">ROQ_IB2_START</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/CP_MEQ_THRESHOLDS" data-ref="_M/CP_MEQ_THRESHOLDS">CP_MEQ_THRESHOLDS</dfn>				0x8764</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define		<dfn class="macro" id="_M/MEQ1_START" data-ref="_M/MEQ1_START">MEQ1_START</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define		<dfn class="macro" id="_M/MEQ2_START" data-ref="_M/MEQ2_START">MEQ2_START</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td><u>#define	<dfn class="macro" id="_M/CP_PERFMON_CNTL" data-ref="_M/CP_PERFMON_CNTL">CP_PERFMON_CNTL</dfn>					0x87FC</u></td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><u>#define	<dfn class="macro" id="_M/VGT_VTX_VECT_EJECT_REG" data-ref="_M/VGT_VTX_VECT_EJECT_REG">VGT_VTX_VECT_EJECT_REG</dfn>				0x88B0</u></td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td><u>#define	<dfn class="macro" id="_M/VGT_CACHE_INVALIDATION" data-ref="_M/VGT_CACHE_INVALIDATION">VGT_CACHE_INVALIDATION</dfn>				0x88C4</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define		<dfn class="macro" id="_M/CACHE_INVALIDATION" data-ref="_M/CACHE_INVALIDATION">CACHE_INVALIDATION</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define			<dfn class="macro" id="_M/VC_ONLY" data-ref="_M/VC_ONLY">VC_ONLY</dfn>						0</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define			<dfn class="macro" id="_M/TC_ONLY" data-ref="_M/TC_ONLY">TC_ONLY</dfn>						1</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define			<dfn class="macro" id="_M/VC_AND_TC" data-ref="_M/VC_AND_TC">VC_AND_TC</dfn>					2</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define		<dfn class="macro" id="_M/AUTO_INVLD_EN" data-ref="_M/AUTO_INVLD_EN">AUTO_INVLD_EN</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define			<dfn class="macro" id="_M/NO_AUTO" data-ref="_M/NO_AUTO">NO_AUTO</dfn>						0</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define			<dfn class="macro" id="_M/ES_AUTO" data-ref="_M/ES_AUTO">ES_AUTO</dfn>						1</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define			<dfn class="macro" id="_M/GS_AUTO" data-ref="_M/GS_AUTO">GS_AUTO</dfn>						2</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define			<dfn class="macro" id="_M/ES_AND_GS_AUTO" data-ref="_M/ES_AND_GS_AUTO">ES_AND_GS_AUTO</dfn>					3</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define	<dfn class="macro" id="_M/VGT_ESGS_RING_SIZE" data-ref="_M/VGT_ESGS_RING_SIZE">VGT_ESGS_RING_SIZE</dfn>				0x88C8</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define	<dfn class="macro" id="_M/VGT_GSVS_RING_SIZE" data-ref="_M/VGT_GSVS_RING_SIZE">VGT_GSVS_RING_SIZE</dfn>				0x88CC</u></td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_VERTEX_REUSE" data-ref="_M/VGT_GS_VERTEX_REUSE">VGT_GS_VERTEX_REUSE</dfn>				0x88D4</u></td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><u>#define	<dfn class="macro" id="_M/VGT_PRIMITIVE_TYPE" data-ref="_M/VGT_PRIMITIVE_TYPE">VGT_PRIMITIVE_TYPE</dfn>				0x8958</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define	<dfn class="macro" id="_M/VGT_INDEX_TYPE" data-ref="_M/VGT_INDEX_TYPE">VGT_INDEX_TYPE</dfn>					0x895C</u></td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><u>#define	<dfn class="macro" id="_M/VGT_NUM_INDICES" data-ref="_M/VGT_NUM_INDICES">VGT_NUM_INDICES</dfn>					0x8970</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define	<dfn class="macro" id="_M/VGT_NUM_INSTANCES" data-ref="_M/VGT_NUM_INSTANCES">VGT_NUM_INSTANCES</dfn>				0x8974</u></td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td><u>#define	<dfn class="macro" id="_M/VGT_TF_RING_SIZE" data-ref="_M/VGT_TF_RING_SIZE">VGT_TF_RING_SIZE</dfn>				0x8988</u></td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><u>#define	<dfn class="macro" id="_M/VGT_HS_OFFCHIP_PARAM" data-ref="_M/VGT_HS_OFFCHIP_PARAM">VGT_HS_OFFCHIP_PARAM</dfn>				0x89B0</u></td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><u>#define	<dfn class="macro" id="_M/VGT_TF_MEMORY_BASE" data-ref="_M/VGT_TF_MEMORY_BASE">VGT_TF_MEMORY_BASE</dfn>				0x89B8</u></td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/CC_GC_SHADER_ARRAY_CONFIG" data-ref="_M/CC_GC_SHADER_ARRAY_CONFIG">CC_GC_SHADER_ARRAY_CONFIG</dfn>			0x89bc</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_CUS_MASK" data-ref="_M/INACTIVE_CUS_MASK">INACTIVE_CUS_MASK</dfn>			0xFFFF0000</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_CUS_SHIFT" data-ref="_M/INACTIVE_CUS_SHIFT">INACTIVE_CUS_SHIFT</dfn>			16</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/GC_USER_SHADER_ARRAY_CONFIG" data-ref="_M/GC_USER_SHADER_ARRAY_CONFIG">GC_USER_SHADER_ARRAY_CONFIG</dfn>			0x89c0</u></td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td><u>#define	<dfn class="macro" id="_M/PA_CL_ENHANCE" data-ref="_M/PA_CL_ENHANCE">PA_CL_ENHANCE</dfn>					0x8A14</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define		<dfn class="macro" id="_M/CLIP_VTX_REORDER_ENA" data-ref="_M/CLIP_VTX_REORDER_ENA">CLIP_VTX_REORDER_ENA</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define		<dfn class="macro" id="_M/NUM_CLIP_SEQ" data-ref="_M/NUM_CLIP_SEQ">NUM_CLIP_SEQ</dfn>(x)					((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td><u>#define	<dfn class="macro" id="_M/PA_SU_LINE_STIPPLE_VALUE" data-ref="_M/PA_SU_LINE_STIPPLE_VALUE">PA_SU_LINE_STIPPLE_VALUE</dfn>			0x8A60</u></td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_LINE_STIPPLE_STATE" data-ref="_M/PA_SC_LINE_STIPPLE_STATE">PA_SC_LINE_STIPPLE_STATE</dfn>			0x8B10</u></td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_FORCE_EOV_MAX_CNTS" data-ref="_M/PA_SC_FORCE_EOV_MAX_CNTS">PA_SC_FORCE_EOV_MAX_CNTS</dfn>			0x8B24</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_CLK_CNT" data-ref="_M/FORCE_EOV_MAX_CLK_CNT">FORCE_EOV_MAX_CLK_CNT</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_REZ_CNT" data-ref="_M/FORCE_EOV_MAX_REZ_CNT">FORCE_EOV_MAX_REZ_CNT</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_FIFO_SIZE" data-ref="_M/PA_SC_FIFO_SIZE">PA_SC_FIFO_SIZE</dfn>					0x8BCC</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define		<dfn class="macro" id="_M/SC_FRONTEND_PRIM_FIFO_SIZE" data-ref="_M/SC_FRONTEND_PRIM_FIFO_SIZE">SC_FRONTEND_PRIM_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define		<dfn class="macro" id="_M/SC_BACKEND_PRIM_FIFO_SIZE" data-ref="_M/SC_BACKEND_PRIM_FIFO_SIZE">SC_BACKEND_PRIM_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define		<dfn class="macro" id="_M/SC_HIZ_TILE_FIFO_SIZE" data-ref="_M/SC_HIZ_TILE_FIFO_SIZE">SC_HIZ_TILE_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define		<dfn class="macro" id="_M/SC_EARLYZ_TILE_FIFO_SIZE" data-ref="_M/SC_EARLYZ_TILE_FIFO_SIZE">SC_EARLYZ_TILE_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 23)</u></td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_ENHANCE" data-ref="_M/PA_SC_ENHANCE">PA_SC_ENHANCE</dfn>					0x8BF0</u></td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><u>#define	<dfn class="macro" id="_M/SQ_CONFIG" data-ref="_M/SQ_CONFIG">SQ_CONFIG</dfn>					0x8C00</u></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><u>#define	<dfn class="macro" id="_M/SQC_CACHES" data-ref="_M/SQC_CACHES">SQC_CACHES</dfn>					0x8C08</u></td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/SQ_POWER_THROTTLE" data-ref="_M/SQ_POWER_THROTTLE">SQ_POWER_THROTTLE</dfn>                               0x8e58</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define		<dfn class="macro" id="_M/MIN_POWER" data-ref="_M/MIN_POWER">MIN_POWER</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define		<dfn class="macro" id="_M/MIN_POWER_MASK" data-ref="_M/MIN_POWER_MASK">MIN_POWER_MASK</dfn>				(0x3fff &lt;&lt; 0)</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define		<dfn class="macro" id="_M/MIN_POWER_SHIFT" data-ref="_M/MIN_POWER_SHIFT">MIN_POWER_SHIFT</dfn>				0</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER" data-ref="_M/MAX_POWER">MAX_POWER</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_MASK" data-ref="_M/MAX_POWER_MASK">MAX_POWER_MASK</dfn>				(0x3fff &lt;&lt; 16)</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_SHIFT" data-ref="_M/MAX_POWER_SHIFT">MAX_POWER_SHIFT</dfn>				0</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/SQ_POWER_THROTTLE2" data-ref="_M/SQ_POWER_THROTTLE2">SQ_POWER_THROTTLE2</dfn>                              0x8e5c</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_DELTA" data-ref="_M/MAX_POWER_DELTA">MAX_POWER_DELTA</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_DELTA_MASK" data-ref="_M/MAX_POWER_DELTA_MASK">MAX_POWER_DELTA_MASK</dfn>			(0x3fff &lt;&lt; 0)</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_DELTA_SHIFT" data-ref="_M/MAX_POWER_DELTA_SHIFT">MAX_POWER_DELTA_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define		<dfn class="macro" id="_M/STI_SIZE" data-ref="_M/STI_SIZE">STI_SIZE</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define		<dfn class="macro" id="_M/STI_SIZE_MASK" data-ref="_M/STI_SIZE_MASK">STI_SIZE_MASK</dfn>				(0x3ff &lt;&lt; 16)</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define		<dfn class="macro" id="_M/STI_SIZE_SHIFT" data-ref="_M/STI_SIZE_SHIFT">STI_SIZE_SHIFT</dfn>				16</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define		<dfn class="macro" id="_M/LTI_RATIO" data-ref="_M/LTI_RATIO">LTI_RATIO</dfn>(x)				((x) &lt;&lt; 27)</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define		<dfn class="macro" id="_M/LTI_RATIO_MASK" data-ref="_M/LTI_RATIO_MASK">LTI_RATIO_MASK</dfn>				(0xf &lt;&lt; 27)</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define		<dfn class="macro" id="_M/LTI_RATIO_SHIFT" data-ref="_M/LTI_RATIO_SHIFT">LTI_RATIO_SHIFT</dfn>				27</u></td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><u>#define	<dfn class="macro" id="_M/SX_DEBUG_1" data-ref="_M/SX_DEBUG_1">SX_DEBUG_1</dfn>					0x9060</u></td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><u>#define	<dfn class="macro" id="_M/SPI_STATIC_THREAD_MGMT_1" data-ref="_M/SPI_STATIC_THREAD_MGMT_1">SPI_STATIC_THREAD_MGMT_1</dfn>			0x90E0</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define	<dfn class="macro" id="_M/SPI_STATIC_THREAD_MGMT_2" data-ref="_M/SPI_STATIC_THREAD_MGMT_2">SPI_STATIC_THREAD_MGMT_2</dfn>			0x90E4</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define	<dfn class="macro" id="_M/SPI_STATIC_THREAD_MGMT_3" data-ref="_M/SPI_STATIC_THREAD_MGMT_3">SPI_STATIC_THREAD_MGMT_3</dfn>			0x90E8</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define	<dfn class="macro" id="_M/SPI_PS_MAX_WAVE_ID" data-ref="_M/SPI_PS_MAX_WAVE_ID">SPI_PS_MAX_WAVE_ID</dfn>				0x90EC</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL" data-ref="_M/SPI_CONFIG_CNTL">SPI_CONFIG_CNTL</dfn>					0x9100</u></td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL_1" data-ref="_M/SPI_CONFIG_CNTL_1">SPI_CONFIG_CNTL_1</dfn>				0x913C</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define		<dfn class="macro" id="_M/VTX_DONE_DELAY" data-ref="_M/VTX_DONE_DELAY">VTX_DONE_DELAY</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define		<dfn class="macro" id="_M/INTERP_ONE_PRIM_PER_ROW" data-ref="_M/INTERP_ONE_PRIM_PER_ROW">INTERP_ONE_PRIM_PER_ROW</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><u>#define	<dfn class="macro" id="_M/CGTS_TCC_DISABLE" data-ref="_M/CGTS_TCC_DISABLE">CGTS_TCC_DISABLE</dfn>				0x9148</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define	<dfn class="macro" id="_M/CGTS_USER_TCC_DISABLE" data-ref="_M/CGTS_USER_TCC_DISABLE">CGTS_USER_TCC_DISABLE</dfn>				0x914C</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define		<dfn class="macro" id="_M/TCC_DISABLE_MASK" data-ref="_M/TCC_DISABLE_MASK">TCC_DISABLE_MASK</dfn>				0xFFFF0000</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define		<dfn class="macro" id="_M/TCC_DISABLE_SHIFT" data-ref="_M/TCC_DISABLE_SHIFT">TCC_DISABLE_SHIFT</dfn>				16</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define	<dfn class="macro" id="_M/CGTS_SM_CTRL_REG" data-ref="_M/CGTS_SM_CTRL_REG">CGTS_SM_CTRL_REG</dfn>				0x9150</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define		<dfn class="macro" id="_M/OVERRIDE" data-ref="_M/OVERRIDE">OVERRIDE</dfn>				(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define		<dfn class="macro" id="_M/LS_OVERRIDE" data-ref="_M/LS_OVERRIDE">LS_OVERRIDE</dfn>				(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><u>#define	<dfn class="macro" id="_M/SPI_LB_CU_MASK" data-ref="_M/SPI_LB_CU_MASK">SPI_LB_CU_MASK</dfn>					0x9354</u></td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td><u>#define	<dfn class="macro" id="_M/TA_CNTL_AUX" data-ref="_M/TA_CNTL_AUX">TA_CNTL_AUX</dfn>					0x9508</u></td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/CC_RB_BACKEND_DISABLE" data-ref="_M/CC_RB_BACKEND_DISABLE">CC_RB_BACKEND_DISABLE</dfn>				0x98F4</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE" data-ref="_M/BACKEND_DISABLE">BACKEND_DISABLE</dfn>(x)     			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/GB_ADDR_CONFIG" data-ref="_M/GB_ADDR_CONFIG">GB_ADDR_CONFIG</dfn>  				0x98F8</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define		<dfn class="macro" id="_M/NUM_PIPES" data-ref="_M/NUM_PIPES">NUM_PIPES</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define		<dfn class="macro" id="_M/NUM_PIPES_MASK" data-ref="_M/NUM_PIPES_MASK">NUM_PIPES_MASK</dfn>				0x00000007</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define		<dfn class="macro" id="_M/NUM_PIPES_SHIFT" data-ref="_M/NUM_PIPES_SHIFT">NUM_PIPES_SHIFT</dfn>				0</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define		<dfn class="macro" id="_M/PIPE_INTERLEAVE_SIZE" data-ref="_M/PIPE_INTERLEAVE_SIZE">PIPE_INTERLEAVE_SIZE</dfn>(x)			((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define		<dfn class="macro" id="_M/PIPE_INTERLEAVE_SIZE_MASK" data-ref="_M/PIPE_INTERLEAVE_SIZE_MASK">PIPE_INTERLEAVE_SIZE_MASK</dfn>		0x00000070</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define		<dfn class="macro" id="_M/PIPE_INTERLEAVE_SIZE_SHIFT" data-ref="_M/PIPE_INTERLEAVE_SIZE_SHIFT">PIPE_INTERLEAVE_SIZE_SHIFT</dfn>		4</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define		<dfn class="macro" id="_M/NUM_SHADER_ENGINES" data-ref="_M/NUM_SHADER_ENGINES">NUM_SHADER_ENGINES</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define		<dfn class="macro" id="_M/NUM_SHADER_ENGINES_MASK" data-ref="_M/NUM_SHADER_ENGINES_MASK">NUM_SHADER_ENGINES_MASK</dfn>			0x00003000</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define		<dfn class="macro" id="_M/NUM_SHADER_ENGINES_SHIFT" data-ref="_M/NUM_SHADER_ENGINES_SHIFT">NUM_SHADER_ENGINES_SHIFT</dfn>		12</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define		<dfn class="macro" id="_M/SHADER_ENGINE_TILE_SIZE" data-ref="_M/SHADER_ENGINE_TILE_SIZE">SHADER_ENGINE_TILE_SIZE</dfn>(x)     		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define		<dfn class="macro" id="_M/SHADER_ENGINE_TILE_SIZE_MASK" data-ref="_M/SHADER_ENGINE_TILE_SIZE_MASK">SHADER_ENGINE_TILE_SIZE_MASK</dfn>		0x00070000</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define		<dfn class="macro" id="_M/SHADER_ENGINE_TILE_SIZE_SHIFT" data-ref="_M/SHADER_ENGINE_TILE_SIZE_SHIFT">SHADER_ENGINE_TILE_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define		<dfn class="macro" id="_M/NUM_GPUS" data-ref="_M/NUM_GPUS">NUM_GPUS</dfn>(x)     			((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define		<dfn class="macro" id="_M/NUM_GPUS_MASK" data-ref="_M/NUM_GPUS_MASK">NUM_GPUS_MASK</dfn>				0x00700000</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define		<dfn class="macro" id="_M/NUM_GPUS_SHIFT" data-ref="_M/NUM_GPUS_SHIFT">NUM_GPUS_SHIFT</dfn>				20</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define		<dfn class="macro" id="_M/MULTI_GPU_TILE_SIZE" data-ref="_M/MULTI_GPU_TILE_SIZE">MULTI_GPU_TILE_SIZE</dfn>(x)     		((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define		<dfn class="macro" id="_M/MULTI_GPU_TILE_SIZE_MASK" data-ref="_M/MULTI_GPU_TILE_SIZE_MASK">MULTI_GPU_TILE_SIZE_MASK</dfn>		0x03000000</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define		<dfn class="macro" id="_M/MULTI_GPU_TILE_SIZE_SHIFT" data-ref="_M/MULTI_GPU_TILE_SIZE_SHIFT">MULTI_GPU_TILE_SIZE_SHIFT</dfn>		24</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define		<dfn class="macro" id="_M/ROW_SIZE" data-ref="_M/ROW_SIZE">ROW_SIZE</dfn>(x)             		((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define		<dfn class="macro" id="_M/ROW_SIZE_MASK" data-ref="_M/ROW_SIZE_MASK">ROW_SIZE_MASK</dfn>				0x30000000</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define		<dfn class="macro" id="_M/ROW_SIZE_SHIFT" data-ref="_M/ROW_SIZE_SHIFT">ROW_SIZE_SHIFT</dfn>				28</u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/GB_TILE_MODE0" data-ref="_M/GB_TILE_MODE0">GB_TILE_MODE0</dfn>					0x9910</u></td></tr>
<tr><th id="1177">1177</th><td><u>#       define <dfn class="macro" id="_M/MICRO_TILE_MODE" data-ref="_M/MICRO_TILE_MODE">MICRO_TILE_MODE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1178">1178</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_DISPLAY_MICRO_TILING" data-ref="_M/ADDR_SURF_DISPLAY_MICRO_TILING">ADDR_SURF_DISPLAY_MICRO_TILING</dfn>		0</u></td></tr>
<tr><th id="1179">1179</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_THIN_MICRO_TILING" data-ref="_M/ADDR_SURF_THIN_MICRO_TILING">ADDR_SURF_THIN_MICRO_TILING</dfn>		1</u></td></tr>
<tr><th id="1180">1180</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_DEPTH_MICRO_TILING" data-ref="_M/ADDR_SURF_DEPTH_MICRO_TILING">ADDR_SURF_DEPTH_MICRO_TILING</dfn>		2</u></td></tr>
<tr><th id="1181">1181</th><td><u>#       define <dfn class="macro" id="_M/ARRAY_MODE" data-ref="_M/ARRAY_MODE">ARRAY_MODE</dfn>(x)					((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="1182">1182</th><td><u>#              define	<dfn class="macro" id="_M/ARRAY_LINEAR_GENERAL" data-ref="_M/ARRAY_LINEAR_GENERAL">ARRAY_LINEAR_GENERAL</dfn>			0</u></td></tr>
<tr><th id="1183">1183</th><td><u>#              define	<dfn class="macro" id="_M/ARRAY_LINEAR_ALIGNED" data-ref="_M/ARRAY_LINEAR_ALIGNED">ARRAY_LINEAR_ALIGNED</dfn>			1</u></td></tr>
<tr><th id="1184">1184</th><td><u>#              define	<dfn class="macro" id="_M/ARRAY_1D_TILED_THIN1" data-ref="_M/ARRAY_1D_TILED_THIN1">ARRAY_1D_TILED_THIN1</dfn>			2</u></td></tr>
<tr><th id="1185">1185</th><td><u>#              define	<dfn class="macro" id="_M/ARRAY_2D_TILED_THIN1" data-ref="_M/ARRAY_2D_TILED_THIN1">ARRAY_2D_TILED_THIN1</dfn>			4</u></td></tr>
<tr><th id="1186">1186</th><td><u>#       define <dfn class="macro" id="_M/PIPE_CONFIG" data-ref="_M/PIPE_CONFIG">PIPE_CONFIG</dfn>(x)					((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1187">1187</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P2" data-ref="_M/ADDR_SURF_P2">ADDR_SURF_P2</dfn>				0</u></td></tr>
<tr><th id="1188">1188</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P4_8x16" data-ref="_M/ADDR_SURF_P4_8x16">ADDR_SURF_P4_8x16</dfn>			4</u></td></tr>
<tr><th id="1189">1189</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P4_16x16" data-ref="_M/ADDR_SURF_P4_16x16">ADDR_SURF_P4_16x16</dfn>			5</u></td></tr>
<tr><th id="1190">1190</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P4_16x32" data-ref="_M/ADDR_SURF_P4_16x32">ADDR_SURF_P4_16x32</dfn>			6</u></td></tr>
<tr><th id="1191">1191</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P4_32x32" data-ref="_M/ADDR_SURF_P4_32x32">ADDR_SURF_P4_32x32</dfn>			7</u></td></tr>
<tr><th id="1192">1192</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P8_16x16_8x16" data-ref="_M/ADDR_SURF_P8_16x16_8x16">ADDR_SURF_P8_16x16_8x16</dfn>			8</u></td></tr>
<tr><th id="1193">1193</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P8_16x32_8x16" data-ref="_M/ADDR_SURF_P8_16x32_8x16">ADDR_SURF_P8_16x32_8x16</dfn>			9</u></td></tr>
<tr><th id="1194">1194</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P8_32x32_8x16" data-ref="_M/ADDR_SURF_P8_32x32_8x16">ADDR_SURF_P8_32x32_8x16</dfn>			10</u></td></tr>
<tr><th id="1195">1195</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P8_16x32_16x16" data-ref="_M/ADDR_SURF_P8_16x32_16x16">ADDR_SURF_P8_16x32_16x16</dfn>		11</u></td></tr>
<tr><th id="1196">1196</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P8_32x32_16x16" data-ref="_M/ADDR_SURF_P8_32x32_16x16">ADDR_SURF_P8_32x32_16x16</dfn>		12</u></td></tr>
<tr><th id="1197">1197</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P8_32x32_16x32" data-ref="_M/ADDR_SURF_P8_32x32_16x32">ADDR_SURF_P8_32x32_16x32</dfn>		13</u></td></tr>
<tr><th id="1198">1198</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_P8_32x64_32x32" data-ref="_M/ADDR_SURF_P8_32x64_32x32">ADDR_SURF_P8_32x64_32x32</dfn>		14</u></td></tr>
<tr><th id="1199">1199</th><td><u>#       define <dfn class="macro" id="_M/TILE_SPLIT" data-ref="_M/TILE_SPLIT">TILE_SPLIT</dfn>(x)					((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="1200">1200</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_TILE_SPLIT_64B" data-ref="_M/ADDR_SURF_TILE_SPLIT_64B">ADDR_SURF_TILE_SPLIT_64B</dfn>		0</u></td></tr>
<tr><th id="1201">1201</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_TILE_SPLIT_128B" data-ref="_M/ADDR_SURF_TILE_SPLIT_128B">ADDR_SURF_TILE_SPLIT_128B</dfn>		1</u></td></tr>
<tr><th id="1202">1202</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_TILE_SPLIT_256B" data-ref="_M/ADDR_SURF_TILE_SPLIT_256B">ADDR_SURF_TILE_SPLIT_256B</dfn>		2</u></td></tr>
<tr><th id="1203">1203</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_TILE_SPLIT_512B" data-ref="_M/ADDR_SURF_TILE_SPLIT_512B">ADDR_SURF_TILE_SPLIT_512B</dfn>		3</u></td></tr>
<tr><th id="1204">1204</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_TILE_SPLIT_1KB" data-ref="_M/ADDR_SURF_TILE_SPLIT_1KB">ADDR_SURF_TILE_SPLIT_1KB</dfn>		4</u></td></tr>
<tr><th id="1205">1205</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_TILE_SPLIT_2KB" data-ref="_M/ADDR_SURF_TILE_SPLIT_2KB">ADDR_SURF_TILE_SPLIT_2KB</dfn>		5</u></td></tr>
<tr><th id="1206">1206</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_TILE_SPLIT_4KB" data-ref="_M/ADDR_SURF_TILE_SPLIT_4KB">ADDR_SURF_TILE_SPLIT_4KB</dfn>		6</u></td></tr>
<tr><th id="1207">1207</th><td><u>#       define <dfn class="macro" id="_M/BANK_WIDTH" data-ref="_M/BANK_WIDTH">BANK_WIDTH</dfn>(x)					((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="1208">1208</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_WIDTH_1" data-ref="_M/ADDR_SURF_BANK_WIDTH_1">ADDR_SURF_BANK_WIDTH_1</dfn>			0</u></td></tr>
<tr><th id="1209">1209</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_WIDTH_2" data-ref="_M/ADDR_SURF_BANK_WIDTH_2">ADDR_SURF_BANK_WIDTH_2</dfn>			1</u></td></tr>
<tr><th id="1210">1210</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_WIDTH_4" data-ref="_M/ADDR_SURF_BANK_WIDTH_4">ADDR_SURF_BANK_WIDTH_4</dfn>			2</u></td></tr>
<tr><th id="1211">1211</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_WIDTH_8" data-ref="_M/ADDR_SURF_BANK_WIDTH_8">ADDR_SURF_BANK_WIDTH_8</dfn>			3</u></td></tr>
<tr><th id="1212">1212</th><td><u>#       define <dfn class="macro" id="_M/BANK_HEIGHT" data-ref="_M/BANK_HEIGHT">BANK_HEIGHT</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1213">1213</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_HEIGHT_1" data-ref="_M/ADDR_SURF_BANK_HEIGHT_1">ADDR_SURF_BANK_HEIGHT_1</dfn>			0</u></td></tr>
<tr><th id="1214">1214</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_HEIGHT_2" data-ref="_M/ADDR_SURF_BANK_HEIGHT_2">ADDR_SURF_BANK_HEIGHT_2</dfn>			1</u></td></tr>
<tr><th id="1215">1215</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_HEIGHT_4" data-ref="_M/ADDR_SURF_BANK_HEIGHT_4">ADDR_SURF_BANK_HEIGHT_4</dfn>			2</u></td></tr>
<tr><th id="1216">1216</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_BANK_HEIGHT_8" data-ref="_M/ADDR_SURF_BANK_HEIGHT_8">ADDR_SURF_BANK_HEIGHT_8</dfn>			3</u></td></tr>
<tr><th id="1217">1217</th><td><u>#       define <dfn class="macro" id="_M/MACRO_TILE_ASPECT" data-ref="_M/MACRO_TILE_ASPECT">MACRO_TILE_ASPECT</dfn>(x)				((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="1218">1218</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_MACRO_ASPECT_1" data-ref="_M/ADDR_SURF_MACRO_ASPECT_1">ADDR_SURF_MACRO_ASPECT_1</dfn>		0</u></td></tr>
<tr><th id="1219">1219</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_MACRO_ASPECT_2" data-ref="_M/ADDR_SURF_MACRO_ASPECT_2">ADDR_SURF_MACRO_ASPECT_2</dfn>		1</u></td></tr>
<tr><th id="1220">1220</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_MACRO_ASPECT_4" data-ref="_M/ADDR_SURF_MACRO_ASPECT_4">ADDR_SURF_MACRO_ASPECT_4</dfn>		2</u></td></tr>
<tr><th id="1221">1221</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_MACRO_ASPECT_8" data-ref="_M/ADDR_SURF_MACRO_ASPECT_8">ADDR_SURF_MACRO_ASPECT_8</dfn>		3</u></td></tr>
<tr><th id="1222">1222</th><td><u>#       define <dfn class="macro" id="_M/NUM_BANKS" data-ref="_M/NUM_BANKS">NUM_BANKS</dfn>(x)					((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1223">1223</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_2_BANK" data-ref="_M/ADDR_SURF_2_BANK">ADDR_SURF_2_BANK</dfn>			0</u></td></tr>
<tr><th id="1224">1224</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_4_BANK" data-ref="_M/ADDR_SURF_4_BANK">ADDR_SURF_4_BANK</dfn>			1</u></td></tr>
<tr><th id="1225">1225</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_8_BANK" data-ref="_M/ADDR_SURF_8_BANK">ADDR_SURF_8_BANK</dfn>			2</u></td></tr>
<tr><th id="1226">1226</th><td><u>#              define	<dfn class="macro" id="_M/ADDR_SURF_16_BANK" data-ref="_M/ADDR_SURF_16_BANK">ADDR_SURF_16_BANK</dfn>			3</u></td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER0_SELECT0" data-ref="_M/CB_PERFCOUNTER0_SELECT0">CB_PERFCOUNTER0_SELECT0</dfn>				0x9a20</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER0_SELECT1" data-ref="_M/CB_PERFCOUNTER0_SELECT1">CB_PERFCOUNTER0_SELECT1</dfn>				0x9a24</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER1_SELECT0" data-ref="_M/CB_PERFCOUNTER1_SELECT0">CB_PERFCOUNTER1_SELECT0</dfn>				0x9a28</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER1_SELECT1" data-ref="_M/CB_PERFCOUNTER1_SELECT1">CB_PERFCOUNTER1_SELECT1</dfn>				0x9a2c</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER2_SELECT0" data-ref="_M/CB_PERFCOUNTER2_SELECT0">CB_PERFCOUNTER2_SELECT0</dfn>				0x9a30</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER2_SELECT1" data-ref="_M/CB_PERFCOUNTER2_SELECT1">CB_PERFCOUNTER2_SELECT1</dfn>				0x9a34</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER3_SELECT0" data-ref="_M/CB_PERFCOUNTER3_SELECT0">CB_PERFCOUNTER3_SELECT0</dfn>				0x9a38</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define	<dfn class="macro" id="_M/CB_PERFCOUNTER3_SELECT1" data-ref="_M/CB_PERFCOUNTER3_SELECT1">CB_PERFCOUNTER3_SELECT1</dfn>				0x9a3c</u></td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><u>#define	<dfn class="macro" id="_M/CB_CGTT_SCLK_CTRL" data-ref="_M/CB_CGTT_SCLK_CTRL">CB_CGTT_SCLK_CTRL</dfn>				0x9a60</u></td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><u>#define	<dfn class="macro" id="_M/GC_USER_RB_BACKEND_DISABLE" data-ref="_M/GC_USER_RB_BACKEND_DISABLE">GC_USER_RB_BACKEND_DISABLE</dfn>			0x9B7C</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE_MASK" data-ref="_M/BACKEND_DISABLE_MASK">BACKEND_DISABLE_MASK</dfn>			0x00FF0000</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE_SHIFT" data-ref="_M/BACKEND_DISABLE_SHIFT">BACKEND_DISABLE_SHIFT</dfn>			16</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><u>#define	<dfn class="macro" id="_M/TCP_CHAN_STEER_LO" data-ref="_M/TCP_CHAN_STEER_LO">TCP_CHAN_STEER_LO</dfn>				0xac0c</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define	<dfn class="macro" id="_M/TCP_CHAN_STEER_HI" data-ref="_M/TCP_CHAN_STEER_HI">TCP_CHAN_STEER_HI</dfn>				0xac10</u></td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_BASE" data-ref="_M/CP_RB0_BASE">CP_RB0_BASE</dfn>					0xC100</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_CNTL" data-ref="_M/CP_RB0_CNTL">CP_RB0_CNTL</dfn>					0xC104</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define		<dfn class="macro" id="_M/RB_BUFSZ" data-ref="_M/RB_BUFSZ">RB_BUFSZ</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define		<dfn class="macro" id="_M/RB_BLKSZ" data-ref="_M/RB_BLKSZ">RB_BLKSZ</dfn>(x)					((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define		<dfn class="macro" id="_M/BUF_SWAP_32BIT" data-ref="_M/BUF_SWAP_32BIT">BUF_SWAP_32BIT</dfn>					(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define		<dfn class="macro" id="_M/RB_NO_UPDATE" data-ref="_M/RB_NO_UPDATE">RB_NO_UPDATE</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define		<dfn class="macro" id="_M/RB_RPTR_WR_ENA" data-ref="_M/RB_RPTR_WR_ENA">RB_RPTR_WR_ENA</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_RPTR_ADDR" data-ref="_M/CP_RB0_RPTR_ADDR">CP_RB0_RPTR_ADDR</dfn>				0xC10C</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_RPTR_ADDR_HI" data-ref="_M/CP_RB0_RPTR_ADDR_HI">CP_RB0_RPTR_ADDR_HI</dfn>				0xC110</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_WPTR" data-ref="_M/CP_RB0_WPTR">CP_RB0_WPTR</dfn>					0xC114</u></td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_ADDR" data-ref="_M/CP_PFP_UCODE_ADDR">CP_PFP_UCODE_ADDR</dfn>				0xC150</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_DATA" data-ref="_M/CP_PFP_UCODE_DATA">CP_PFP_UCODE_DATA</dfn>				0xC154</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_RADDR" data-ref="_M/CP_ME_RAM_RADDR">CP_ME_RAM_RADDR</dfn>					0xC158</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_WADDR" data-ref="_M/CP_ME_RAM_WADDR">CP_ME_RAM_WADDR</dfn>					0xC15C</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_DATA" data-ref="_M/CP_ME_RAM_DATA">CP_ME_RAM_DATA</dfn>					0xC160</u></td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td><u>#define	<dfn class="macro" id="_M/CP_CE_UCODE_ADDR" data-ref="_M/CP_CE_UCODE_ADDR">CP_CE_UCODE_ADDR</dfn>				0xC168</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define	<dfn class="macro" id="_M/CP_CE_UCODE_DATA" data-ref="_M/CP_CE_UCODE_DATA">CP_CE_UCODE_DATA</dfn>				0xC16C</u></td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_BASE" data-ref="_M/CP_RB1_BASE">CP_RB1_BASE</dfn>					0xC180</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_CNTL" data-ref="_M/CP_RB1_CNTL">CP_RB1_CNTL</dfn>					0xC184</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_RPTR_ADDR" data-ref="_M/CP_RB1_RPTR_ADDR">CP_RB1_RPTR_ADDR</dfn>				0xC188</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_RPTR_ADDR_HI" data-ref="_M/CP_RB1_RPTR_ADDR_HI">CP_RB1_RPTR_ADDR_HI</dfn>				0xC18C</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_WPTR" data-ref="_M/CP_RB1_WPTR">CP_RB1_WPTR</dfn>					0xC190</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_BASE" data-ref="_M/CP_RB2_BASE">CP_RB2_BASE</dfn>					0xC194</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_CNTL" data-ref="_M/CP_RB2_CNTL">CP_RB2_CNTL</dfn>					0xC198</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_RPTR_ADDR" data-ref="_M/CP_RB2_RPTR_ADDR">CP_RB2_RPTR_ADDR</dfn>				0xC19C</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_RPTR_ADDR_HI" data-ref="_M/CP_RB2_RPTR_ADDR_HI">CP_RB2_RPTR_ADDR_HI</dfn>				0xC1A0</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_WPTR" data-ref="_M/CP_RB2_WPTR">CP_RB2_WPTR</dfn>					0xC1A4</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/CP_INT_CNTL_RING0" data-ref="_M/CP_INT_CNTL_RING0">CP_INT_CNTL_RING0</dfn>                               0xC1A8</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/CP_INT_CNTL_RING1" data-ref="_M/CP_INT_CNTL_RING1">CP_INT_CNTL_RING1</dfn>                               0xC1AC</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/CP_INT_CNTL_RING2" data-ref="_M/CP_INT_CNTL_RING2">CP_INT_CNTL_RING2</dfn>                               0xC1B0</u></td></tr>
<tr><th id="1280">1280</th><td><u>#       define <dfn class="macro" id="_M/CNTX_BUSY_INT_ENABLE" data-ref="_M/CNTX_BUSY_INT_ENABLE">CNTX_BUSY_INT_ENABLE</dfn>                     (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1281">1281</th><td><u>#       define <dfn class="macro" id="_M/CNTX_EMPTY_INT_ENABLE" data-ref="_M/CNTX_EMPTY_INT_ENABLE">CNTX_EMPTY_INT_ENABLE</dfn>                    (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1282">1282</th><td><u>#       define <dfn class="macro" id="_M/WAIT_MEM_SEM_INT_ENABLE" data-ref="_M/WAIT_MEM_SEM_INT_ENABLE">WAIT_MEM_SEM_INT_ENABLE</dfn>                  (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1283">1283</th><td><u>#       define <dfn class="macro" id="_M/TIME_STAMP_INT_ENABLE" data-ref="_M/TIME_STAMP_INT_ENABLE">TIME_STAMP_INT_ENABLE</dfn>                    (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1284">1284</th><td><u>#       define <dfn class="macro" id="_M/CP_RINGID2_INT_ENABLE" data-ref="_M/CP_RINGID2_INT_ENABLE">CP_RINGID2_INT_ENABLE</dfn>                    (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1285">1285</th><td><u>#       define <dfn class="macro" id="_M/CP_RINGID1_INT_ENABLE" data-ref="_M/CP_RINGID1_INT_ENABLE">CP_RINGID1_INT_ENABLE</dfn>                    (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1286">1286</th><td><u>#       define <dfn class="macro" id="_M/CP_RINGID0_INT_ENABLE" data-ref="_M/CP_RINGID0_INT_ENABLE">CP_RINGID0_INT_ENABLE</dfn>                    (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/CP_INT_STATUS_RING0" data-ref="_M/CP_INT_STATUS_RING0">CP_INT_STATUS_RING0</dfn>                             0xC1B4</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define <dfn class="macro" id="_M/CP_INT_STATUS_RING1" data-ref="_M/CP_INT_STATUS_RING1">CP_INT_STATUS_RING1</dfn>                             0xC1B8</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/CP_INT_STATUS_RING2" data-ref="_M/CP_INT_STATUS_RING2">CP_INT_STATUS_RING2</dfn>                             0xC1BC</u></td></tr>
<tr><th id="1290">1290</th><td><u>#       define <dfn class="macro" id="_M/WAIT_MEM_SEM_INT_STAT" data-ref="_M/WAIT_MEM_SEM_INT_STAT">WAIT_MEM_SEM_INT_STAT</dfn>                    (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1291">1291</th><td><u>#       define <dfn class="macro" id="_M/TIME_STAMP_INT_STAT" data-ref="_M/TIME_STAMP_INT_STAT">TIME_STAMP_INT_STAT</dfn>                      (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1292">1292</th><td><u>#       define <dfn class="macro" id="_M/CP_RINGID2_INT_STAT" data-ref="_M/CP_RINGID2_INT_STAT">CP_RINGID2_INT_STAT</dfn>                      (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1293">1293</th><td><u>#       define <dfn class="macro" id="_M/CP_RINGID1_INT_STAT" data-ref="_M/CP_RINGID1_INT_STAT">CP_RINGID1_INT_STAT</dfn>                      (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1294">1294</th><td><u>#       define <dfn class="macro" id="_M/CP_RINGID0_INT_STAT" data-ref="_M/CP_RINGID0_INT_STAT">CP_RINGID0_INT_STAT</dfn>                      (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td><u>#define	<dfn class="macro" id="_M/CP_MEM_SLP_CNTL" data-ref="_M/CP_MEM_SLP_CNTL">CP_MEM_SLP_CNTL</dfn>					0xC1E4</u></td></tr>
<tr><th id="1297">1297</th><td><u>#       define <dfn class="macro" id="_M/CP_MEM_LS_EN" data-ref="_M/CP_MEM_LS_EN">CP_MEM_LS_EN</dfn>                             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td><u>#define	<dfn class="macro" id="_M/CP_DEBUG" data-ref="_M/CP_DEBUG">CP_DEBUG</dfn>					0xC1FC</u></td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/RLC_CNTL" data-ref="_M/RLC_CNTL">RLC_CNTL</dfn>                                          0xC300</u></td></tr>
<tr><th id="1302">1302</th><td><u>#       define <dfn class="macro" id="_M/RLC_ENABLE" data-ref="_M/RLC_ENABLE">RLC_ENABLE</dfn>                                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/RLC_RL_BASE" data-ref="_M/RLC_RL_BASE">RLC_RL_BASE</dfn>                                       0xC304</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/RLC_RL_SIZE" data-ref="_M/RLC_RL_SIZE">RLC_RL_SIZE</dfn>                                       0xC308</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/RLC_LB_CNTL" data-ref="_M/RLC_LB_CNTL">RLC_LB_CNTL</dfn>                                       0xC30C</u></td></tr>
<tr><th id="1306">1306</th><td><u>#       define <dfn class="macro" id="_M/LOAD_BALANCE_ENABLE" data-ref="_M/LOAD_BALANCE_ENABLE">LOAD_BALANCE_ENABLE</dfn>                        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/RLC_SAVE_AND_RESTORE_BASE" data-ref="_M/RLC_SAVE_AND_RESTORE_BASE">RLC_SAVE_AND_RESTORE_BASE</dfn>                         0xC310</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/RLC_LB_CNTR_MAX" data-ref="_M/RLC_LB_CNTR_MAX">RLC_LB_CNTR_MAX</dfn>                                   0xC314</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/RLC_LB_CNTR_INIT" data-ref="_M/RLC_LB_CNTR_INIT">RLC_LB_CNTR_INIT</dfn>                                  0xC318</u></td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/RLC_CLEAR_STATE_RESTORE_BASE" data-ref="_M/RLC_CLEAR_STATE_RESTORE_BASE">RLC_CLEAR_STATE_RESTORE_BASE</dfn>                      0xC320</u></td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/RLC_UCODE_ADDR" data-ref="_M/RLC_UCODE_ADDR">RLC_UCODE_ADDR</dfn>                                    0xC32C</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/RLC_UCODE_DATA" data-ref="_M/RLC_UCODE_DATA">RLC_UCODE_DATA</dfn>                                    0xC330</u></td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/RLC_GPU_CLOCK_COUNT_LSB" data-ref="_M/RLC_GPU_CLOCK_COUNT_LSB">RLC_GPU_CLOCK_COUNT_LSB</dfn>                           0xC338</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/RLC_GPU_CLOCK_COUNT_MSB" data-ref="_M/RLC_GPU_CLOCK_COUNT_MSB">RLC_GPU_CLOCK_COUNT_MSB</dfn>                           0xC33C</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/RLC_CAPTURE_GPU_CLOCK_COUNT" data-ref="_M/RLC_CAPTURE_GPU_CLOCK_COUNT">RLC_CAPTURE_GPU_CLOCK_COUNT</dfn>                       0xC340</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/RLC_MC_CNTL" data-ref="_M/RLC_MC_CNTL">RLC_MC_CNTL</dfn>                                       0xC344</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/RLC_UCODE_CNTL" data-ref="_M/RLC_UCODE_CNTL">RLC_UCODE_CNTL</dfn>                                    0xC348</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/RLC_STAT" data-ref="_M/RLC_STAT">RLC_STAT</dfn>                                          0xC34C</u></td></tr>
<tr><th id="1322">1322</th><td><u>#       define <dfn class="macro" id="_M/RLC_BUSY_STATUS" data-ref="_M/RLC_BUSY_STATUS">RLC_BUSY_STATUS</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1323">1323</th><td><u>#       define <dfn class="macro" id="_M/GFX_POWER_STATUS" data-ref="_M/GFX_POWER_STATUS">GFX_POWER_STATUS</dfn>                           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1324">1324</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLOCK_STATUS" data-ref="_M/GFX_CLOCK_STATUS">GFX_CLOCK_STATUS</dfn>                           (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1325">1325</th><td><u>#       define <dfn class="macro" id="_M/GFX_LS_STATUS" data-ref="_M/GFX_LS_STATUS">GFX_LS_STATUS</dfn>                              (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td><u>#define	<dfn class="macro" id="_M/RLC_PG_CNTL" data-ref="_M/RLC_PG_CNTL">RLC_PG_CNTL</dfn>					0xC35C</u></td></tr>
<tr><th id="1328">1328</th><td><u>#	define <dfn class="macro" id="_M/GFX_PG_ENABLE" data-ref="_M/GFX_PG_ENABLE">GFX_PG_ENABLE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1329">1329</th><td><u>#	define <dfn class="macro" id="_M/GFX_PG_SRC" data-ref="_M/GFX_PG_SRC">GFX_PG_SRC</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><u>#define	<dfn class="macro" id="_M/RLC_CGTT_MGCG_OVERRIDE" data-ref="_M/RLC_CGTT_MGCG_OVERRIDE">RLC_CGTT_MGCG_OVERRIDE</dfn>				0xC400</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define	<dfn class="macro" id="_M/RLC_CGCG_CGLS_CTRL" data-ref="_M/RLC_CGCG_CGLS_CTRL">RLC_CGCG_CGLS_CTRL</dfn>				0xC404</u></td></tr>
<tr><th id="1333">1333</th><td><u>#	define <dfn class="macro" id="_M/CGCG_EN" data-ref="_M/CGCG_EN">CGCG_EN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1334">1334</th><td><u>#	define <dfn class="macro" id="_M/CGLS_EN" data-ref="_M/CGLS_EN">CGLS_EN</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td><u>#define	<dfn class="macro" id="_M/RLC_TTOP_D" data-ref="_M/RLC_TTOP_D">RLC_TTOP_D</dfn>					0xC414</u></td></tr>
<tr><th id="1337">1337</th><td><u>#	define <dfn class="macro" id="_M/RLC_PUD" data-ref="_M/RLC_PUD">RLC_PUD</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1338">1338</th><td><u>#	define <dfn class="macro" id="_M/RLC_PUD_MASK" data-ref="_M/RLC_PUD_MASK">RLC_PUD_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="1339">1339</th><td><u>#	define <dfn class="macro" id="_M/RLC_PDD" data-ref="_M/RLC_PDD">RLC_PDD</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1340">1340</th><td><u>#	define <dfn class="macro" id="_M/RLC_PDD_MASK" data-ref="_M/RLC_PDD_MASK">RLC_PDD_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="1341">1341</th><td><u>#	define <dfn class="macro" id="_M/RLC_TTPD" data-ref="_M/RLC_TTPD">RLC_TTPD</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1342">1342</th><td><u>#	define <dfn class="macro" id="_M/RLC_TTPD_MASK" data-ref="_M/RLC_TTPD_MASK">RLC_TTPD_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#	define <dfn class="macro" id="_M/RLC_MSD" data-ref="_M/RLC_MSD">RLC_MSD</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1344">1344</th><td><u>#	define <dfn class="macro" id="_M/RLC_MSD_MASK" data-ref="_M/RLC_MSD_MASK">RLC_MSD_MASK</dfn>				(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td><u>#define <dfn class="macro" id="_M/RLC_LB_INIT_CU_MASK" data-ref="_M/RLC_LB_INIT_CU_MASK">RLC_LB_INIT_CU_MASK</dfn>                               0xC41C</u></td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td><u>#define	<dfn class="macro" id="_M/RLC_PG_AO_CU_MASK" data-ref="_M/RLC_PG_AO_CU_MASK">RLC_PG_AO_CU_MASK</dfn>				0xC42C</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define	<dfn class="macro" id="_M/RLC_MAX_PG_CU" data-ref="_M/RLC_MAX_PG_CU">RLC_MAX_PG_CU</dfn>					0xC430</u></td></tr>
<tr><th id="1350">1350</th><td><u>#	define <dfn class="macro" id="_M/MAX_PU_CU" data-ref="_M/MAX_PU_CU">MAX_PU_CU</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#	define <dfn class="macro" id="_M/MAX_PU_CU_MASK" data-ref="_M/MAX_PU_CU_MASK">MAX_PU_CU_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define	<dfn class="macro" id="_M/RLC_AUTO_PG_CTRL" data-ref="_M/RLC_AUTO_PG_CTRL">RLC_AUTO_PG_CTRL</dfn>				0xC434</u></td></tr>
<tr><th id="1353">1353</th><td><u>#	define <dfn class="macro" id="_M/AUTO_PG_EN" data-ref="_M/AUTO_PG_EN">AUTO_PG_EN</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1354">1354</th><td><u>#	define <dfn class="macro" id="_M/GRBM_REG_SGIT" data-ref="_M/GRBM_REG_SGIT">GRBM_REG_SGIT</dfn>(x)				((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="1355">1355</th><td><u>#	define <dfn class="macro" id="_M/GRBM_REG_SGIT_MASK" data-ref="_M/GRBM_REG_SGIT_MASK">GRBM_REG_SGIT_MASK</dfn>			(0xffff &lt;&lt; 3)</u></td></tr>
<tr><th id="1356">1356</th><td><u>#	define <dfn class="macro" id="_M/PG_AFTER_GRBM_REG_ST" data-ref="_M/PG_AFTER_GRBM_REG_ST">PG_AFTER_GRBM_REG_ST</dfn>(x)			((x) &lt;&lt; 19)</u></td></tr>
<tr><th id="1357">1357</th><td><u>#	define <dfn class="macro" id="_M/PG_AFTER_GRBM_REG_ST_MASK" data-ref="_M/PG_AFTER_GRBM_REG_ST_MASK">PG_AFTER_GRBM_REG_ST_MASK</dfn>		(0x1fff &lt;&lt; 19)</u></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/RLC_SERDES_WR_MASTER_MASK_0" data-ref="_M/RLC_SERDES_WR_MASTER_MASK_0">RLC_SERDES_WR_MASTER_MASK_0</dfn>                       0xC454</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/RLC_SERDES_WR_MASTER_MASK_1" data-ref="_M/RLC_SERDES_WR_MASTER_MASK_1">RLC_SERDES_WR_MASTER_MASK_1</dfn>                       0xC458</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/RLC_SERDES_WR_CTRL" data-ref="_M/RLC_SERDES_WR_CTRL">RLC_SERDES_WR_CTRL</dfn>                                0xC45C</u></td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/RLC_SERDES_MASTER_BUSY_0" data-ref="_M/RLC_SERDES_MASTER_BUSY_0">RLC_SERDES_MASTER_BUSY_0</dfn>                          0xC464</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/RLC_SERDES_MASTER_BUSY_1" data-ref="_M/RLC_SERDES_MASTER_BUSY_1">RLC_SERDES_MASTER_BUSY_1</dfn>                          0xC468</u></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/RLC_GCPM_GENERAL_3" data-ref="_M/RLC_GCPM_GENERAL_3">RLC_GCPM_GENERAL_3</dfn>                                0xC478</u></td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td><u>#define	<dfn class="macro" id="_M/DB_RENDER_CONTROL" data-ref="_M/DB_RENDER_CONTROL">DB_RENDER_CONTROL</dfn>				0x28000</u></td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/DB_DEPTH_INFO" data-ref="_M/DB_DEPTH_INFO">DB_DEPTH_INFO</dfn>                                   0x2803c</u></td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/PA_SC_RASTER_CONFIG" data-ref="_M/PA_SC_RASTER_CONFIG">PA_SC_RASTER_CONFIG</dfn>                             0x28350</u></td></tr>
<tr><th id="1373">1373</th><td><u>#       define <dfn class="macro" id="_M/RASTER_CONFIG_RB_MAP_0" data-ref="_M/RASTER_CONFIG_RB_MAP_0">RASTER_CONFIG_RB_MAP_0</dfn>                   0</u></td></tr>
<tr><th id="1374">1374</th><td><u>#       define <dfn class="macro" id="_M/RASTER_CONFIG_RB_MAP_1" data-ref="_M/RASTER_CONFIG_RB_MAP_1">RASTER_CONFIG_RB_MAP_1</dfn>                   1</u></td></tr>
<tr><th id="1375">1375</th><td><u>#       define <dfn class="macro" id="_M/RASTER_CONFIG_RB_MAP_2" data-ref="_M/RASTER_CONFIG_RB_MAP_2">RASTER_CONFIG_RB_MAP_2</dfn>                   2</u></td></tr>
<tr><th id="1376">1376</th><td><u>#       define <dfn class="macro" id="_M/RASTER_CONFIG_RB_MAP_3" data-ref="_M/RASTER_CONFIG_RB_MAP_3">RASTER_CONFIG_RB_MAP_3</dfn>                   3</u></td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/VGT_EVENT_INITIATOR" data-ref="_M/VGT_EVENT_INITIATOR">VGT_EVENT_INITIATOR</dfn>                             0x28a90</u></td></tr>
<tr><th id="1379">1379</th><td><u>#       define <dfn class="macro" id="_M/SAMPLE_STREAMOUTSTATS1" data-ref="_M/SAMPLE_STREAMOUTSTATS1">SAMPLE_STREAMOUTSTATS1</dfn>                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1380">1380</th><td><u>#       define <dfn class="macro" id="_M/SAMPLE_STREAMOUTSTATS2" data-ref="_M/SAMPLE_STREAMOUTSTATS2">SAMPLE_STREAMOUTSTATS2</dfn>                   (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1381">1381</th><td><u>#       define <dfn class="macro" id="_M/SAMPLE_STREAMOUTSTATS3" data-ref="_M/SAMPLE_STREAMOUTSTATS3">SAMPLE_STREAMOUTSTATS3</dfn>                   (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1382">1382</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH_TS" data-ref="_M/CACHE_FLUSH_TS">CACHE_FLUSH_TS</dfn>                           (4 &lt;&lt; 0)</u></td></tr>
<tr><th id="1383">1383</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH" data-ref="_M/CACHE_FLUSH">CACHE_FLUSH</dfn>                              (6 &lt;&lt; 0)</u></td></tr>
<tr><th id="1384">1384</th><td><u>#       define <dfn class="macro" id="_M/CS_PARTIAL_FLUSH" data-ref="_M/CS_PARTIAL_FLUSH">CS_PARTIAL_FLUSH</dfn>                         (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="1385">1385</th><td><u>#       define <dfn class="macro" id="_M/VGT_STREAMOUT_RESET" data-ref="_M/VGT_STREAMOUT_RESET">VGT_STREAMOUT_RESET</dfn>                      (10 &lt;&lt; 0)</u></td></tr>
<tr><th id="1386">1386</th><td><u>#       define <dfn class="macro" id="_M/END_OF_PIPE_INCR_DE" data-ref="_M/END_OF_PIPE_INCR_DE">END_OF_PIPE_INCR_DE</dfn>                      (11 &lt;&lt; 0)</u></td></tr>
<tr><th id="1387">1387</th><td><u>#       define <dfn class="macro" id="_M/END_OF_PIPE_IB_END" data-ref="_M/END_OF_PIPE_IB_END">END_OF_PIPE_IB_END</dfn>                       (12 &lt;&lt; 0)</u></td></tr>
<tr><th id="1388">1388</th><td><u>#       define <dfn class="macro" id="_M/RST_PIX_CNT" data-ref="_M/RST_PIX_CNT">RST_PIX_CNT</dfn>                              (13 &lt;&lt; 0)</u></td></tr>
<tr><th id="1389">1389</th><td><u>#       define <dfn class="macro" id="_M/VS_PARTIAL_FLUSH" data-ref="_M/VS_PARTIAL_FLUSH">VS_PARTIAL_FLUSH</dfn>                         (15 &lt;&lt; 0)</u></td></tr>
<tr><th id="1390">1390</th><td><u>#       define <dfn class="macro" id="_M/PS_PARTIAL_FLUSH" data-ref="_M/PS_PARTIAL_FLUSH">PS_PARTIAL_FLUSH</dfn>                         (16 &lt;&lt; 0)</u></td></tr>
<tr><th id="1391">1391</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH_AND_INV_TS_EVENT" data-ref="_M/CACHE_FLUSH_AND_INV_TS_EVENT">CACHE_FLUSH_AND_INV_TS_EVENT</dfn>             (20 &lt;&lt; 0)</u></td></tr>
<tr><th id="1392">1392</th><td><u>#       define <dfn class="macro" id="_M/ZPASS_DONE" data-ref="_M/ZPASS_DONE">ZPASS_DONE</dfn>                               (21 &lt;&lt; 0)</u></td></tr>
<tr><th id="1393">1393</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH_AND_INV_EVENT" data-ref="_M/CACHE_FLUSH_AND_INV_EVENT">CACHE_FLUSH_AND_INV_EVENT</dfn>                (22 &lt;&lt; 0)</u></td></tr>
<tr><th id="1394">1394</th><td><u>#       define <dfn class="macro" id="_M/PERFCOUNTER_START" data-ref="_M/PERFCOUNTER_START">PERFCOUNTER_START</dfn>                        (23 &lt;&lt; 0)</u></td></tr>
<tr><th id="1395">1395</th><td><u>#       define <dfn class="macro" id="_M/PERFCOUNTER_STOP" data-ref="_M/PERFCOUNTER_STOP">PERFCOUNTER_STOP</dfn>                         (24 &lt;&lt; 0)</u></td></tr>
<tr><th id="1396">1396</th><td><u>#       define <dfn class="macro" id="_M/PIPELINESTAT_START" data-ref="_M/PIPELINESTAT_START">PIPELINESTAT_START</dfn>                       (25 &lt;&lt; 0)</u></td></tr>
<tr><th id="1397">1397</th><td><u>#       define <dfn class="macro" id="_M/PIPELINESTAT_STOP" data-ref="_M/PIPELINESTAT_STOP">PIPELINESTAT_STOP</dfn>                        (26 &lt;&lt; 0)</u></td></tr>
<tr><th id="1398">1398</th><td><u>#       define <dfn class="macro" id="_M/PERFCOUNTER_SAMPLE" data-ref="_M/PERFCOUNTER_SAMPLE">PERFCOUNTER_SAMPLE</dfn>                       (27 &lt;&lt; 0)</u></td></tr>
<tr><th id="1399">1399</th><td><u>#       define <dfn class="macro" id="_M/SAMPLE_PIPELINESTAT" data-ref="_M/SAMPLE_PIPELINESTAT">SAMPLE_PIPELINESTAT</dfn>                      (30 &lt;&lt; 0)</u></td></tr>
<tr><th id="1400">1400</th><td><u>#       define <dfn class="macro" id="_M/SAMPLE_STREAMOUTSTATS" data-ref="_M/SAMPLE_STREAMOUTSTATS">SAMPLE_STREAMOUTSTATS</dfn>                    (32 &lt;&lt; 0)</u></td></tr>
<tr><th id="1401">1401</th><td><u>#       define <dfn class="macro" id="_M/RESET_VTX_CNT" data-ref="_M/RESET_VTX_CNT">RESET_VTX_CNT</dfn>                            (33 &lt;&lt; 0)</u></td></tr>
<tr><th id="1402">1402</th><td><u>#       define <dfn class="macro" id="_M/VGT_FLUSH" data-ref="_M/VGT_FLUSH">VGT_FLUSH</dfn>                                (36 &lt;&lt; 0)</u></td></tr>
<tr><th id="1403">1403</th><td><u>#       define <dfn class="macro" id="_M/BOTTOM_OF_PIPE_TS" data-ref="_M/BOTTOM_OF_PIPE_TS">BOTTOM_OF_PIPE_TS</dfn>                        (40 &lt;&lt; 0)</u></td></tr>
<tr><th id="1404">1404</th><td><u>#       define <dfn class="macro" id="_M/DB_CACHE_FLUSH_AND_INV" data-ref="_M/DB_CACHE_FLUSH_AND_INV">DB_CACHE_FLUSH_AND_INV</dfn>                   (42 &lt;&lt; 0)</u></td></tr>
<tr><th id="1405">1405</th><td><u>#       define <dfn class="macro" id="_M/FLUSH_AND_INV_DB_DATA_TS" data-ref="_M/FLUSH_AND_INV_DB_DATA_TS">FLUSH_AND_INV_DB_DATA_TS</dfn>                 (43 &lt;&lt; 0)</u></td></tr>
<tr><th id="1406">1406</th><td><u>#       define <dfn class="macro" id="_M/FLUSH_AND_INV_DB_META" data-ref="_M/FLUSH_AND_INV_DB_META">FLUSH_AND_INV_DB_META</dfn>                    (44 &lt;&lt; 0)</u></td></tr>
<tr><th id="1407">1407</th><td><u>#       define <dfn class="macro" id="_M/FLUSH_AND_INV_CB_DATA_TS" data-ref="_M/FLUSH_AND_INV_CB_DATA_TS">FLUSH_AND_INV_CB_DATA_TS</dfn>                 (45 &lt;&lt; 0)</u></td></tr>
<tr><th id="1408">1408</th><td><u>#       define <dfn class="macro" id="_M/FLUSH_AND_INV_CB_META" data-ref="_M/FLUSH_AND_INV_CB_META">FLUSH_AND_INV_CB_META</dfn>                    (46 &lt;&lt; 0)</u></td></tr>
<tr><th id="1409">1409</th><td><u>#       define <dfn class="macro" id="_M/CS_DONE" data-ref="_M/CS_DONE">CS_DONE</dfn>                                  (47 &lt;&lt; 0)</u></td></tr>
<tr><th id="1410">1410</th><td><u>#       define <dfn class="macro" id="_M/PS_DONE" data-ref="_M/PS_DONE">PS_DONE</dfn>                                  (48 &lt;&lt; 0)</u></td></tr>
<tr><th id="1411">1411</th><td><u>#       define <dfn class="macro" id="_M/FLUSH_AND_INV_CB_PIXEL_DATA" data-ref="_M/FLUSH_AND_INV_CB_PIXEL_DATA">FLUSH_AND_INV_CB_PIXEL_DATA</dfn>              (49 &lt;&lt; 0)</u></td></tr>
<tr><th id="1412">1412</th><td><u>#       define <dfn class="macro" id="_M/THREAD_TRACE_START" data-ref="_M/THREAD_TRACE_START">THREAD_TRACE_START</dfn>                       (51 &lt;&lt; 0)</u></td></tr>
<tr><th id="1413">1413</th><td><u>#       define <dfn class="macro" id="_M/THREAD_TRACE_STOP" data-ref="_M/THREAD_TRACE_STOP">THREAD_TRACE_STOP</dfn>                        (52 &lt;&lt; 0)</u></td></tr>
<tr><th id="1414">1414</th><td><u>#       define <dfn class="macro" id="_M/THREAD_TRACE_FLUSH" data-ref="_M/THREAD_TRACE_FLUSH">THREAD_TRACE_FLUSH</dfn>                       (54 &lt;&lt; 0)</u></td></tr>
<tr><th id="1415">1415</th><td><u>#       define <dfn class="macro" id="_M/THREAD_TRACE_FINISH" data-ref="_M/THREAD_TRACE_FINISH">THREAD_TRACE_FINISH</dfn>                      (55 &lt;&lt; 0)</u></td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td><i>/* PIF PHY0 registers idx/data 0x8/0xc */</i></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/PB0_PIF_CNTL" data-ref="_M/PB0_PIF_CNTL">PB0_PIF_CNTL</dfn>                                      0x10</u></td></tr>
<tr><th id="1419">1419</th><td><u>#       define <dfn class="macro" id="_M/LS2_EXIT_TIME" data-ref="_M/LS2_EXIT_TIME">LS2_EXIT_TIME</dfn>(x)                           ((x) &lt;&lt; 17)</u></td></tr>
<tr><th id="1420">1420</th><td><u>#       define <dfn class="macro" id="_M/LS2_EXIT_TIME_MASK" data-ref="_M/LS2_EXIT_TIME_MASK">LS2_EXIT_TIME_MASK</dfn>                         (0x7 &lt;&lt; 17)</u></td></tr>
<tr><th id="1421">1421</th><td><u>#       define <dfn class="macro" id="_M/LS2_EXIT_TIME_SHIFT" data-ref="_M/LS2_EXIT_TIME_SHIFT">LS2_EXIT_TIME_SHIFT</dfn>                        17</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/PB0_PIF_PAIRING" data-ref="_M/PB0_PIF_PAIRING">PB0_PIF_PAIRING</dfn>                                   0x11</u></td></tr>
<tr><th id="1423">1423</th><td><u>#       define <dfn class="macro" id="_M/MULTI_PIF" data-ref="_M/MULTI_PIF">MULTI_PIF</dfn>                                  (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/PB0_PIF_PWRDOWN_0" data-ref="_M/PB0_PIF_PWRDOWN_0">PB0_PIF_PWRDOWN_0</dfn>                                 0x12</u></td></tr>
<tr><th id="1425">1425</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_0" data-ref="_M/PLL_POWER_STATE_IN_TXS2_0">PLL_POWER_STATE_IN_TXS2_0</dfn>(x)               ((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="1426">1426</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_0_MASK" data-ref="_M/PLL_POWER_STATE_IN_TXS2_0_MASK">PLL_POWER_STATE_IN_TXS2_0_MASK</dfn>             (0x7 &lt;&lt; 7)</u></td></tr>
<tr><th id="1427">1427</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_0_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_TXS2_0_SHIFT">PLL_POWER_STATE_IN_TXS2_0_SHIFT</dfn>            7</u></td></tr>
<tr><th id="1428">1428</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_0" data-ref="_M/PLL_POWER_STATE_IN_OFF_0">PLL_POWER_STATE_IN_OFF_0</dfn>(x)                ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="1429">1429</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_0_MASK" data-ref="_M/PLL_POWER_STATE_IN_OFF_0_MASK">PLL_POWER_STATE_IN_OFF_0_MASK</dfn>              (0x7 &lt;&lt; 10)</u></td></tr>
<tr><th id="1430">1430</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_0_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_OFF_0_SHIFT">PLL_POWER_STATE_IN_OFF_0_SHIFT</dfn>             10</u></td></tr>
<tr><th id="1431">1431</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_0" data-ref="_M/PLL_RAMP_UP_TIME_0">PLL_RAMP_UP_TIME_0</dfn>(x)                      ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1432">1432</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_0_MASK" data-ref="_M/PLL_RAMP_UP_TIME_0_MASK">PLL_RAMP_UP_TIME_0_MASK</dfn>                    (0x7 &lt;&lt; 24)</u></td></tr>
<tr><th id="1433">1433</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_0_SHIFT" data-ref="_M/PLL_RAMP_UP_TIME_0_SHIFT">PLL_RAMP_UP_TIME_0_SHIFT</dfn>                   24</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/PB0_PIF_PWRDOWN_1" data-ref="_M/PB0_PIF_PWRDOWN_1">PB0_PIF_PWRDOWN_1</dfn>                                 0x13</u></td></tr>
<tr><th id="1435">1435</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_1" data-ref="_M/PLL_POWER_STATE_IN_TXS2_1">PLL_POWER_STATE_IN_TXS2_1</dfn>(x)               ((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="1436">1436</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_1_MASK" data-ref="_M/PLL_POWER_STATE_IN_TXS2_1_MASK">PLL_POWER_STATE_IN_TXS2_1_MASK</dfn>             (0x7 &lt;&lt; 7)</u></td></tr>
<tr><th id="1437">1437</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_1_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_TXS2_1_SHIFT">PLL_POWER_STATE_IN_TXS2_1_SHIFT</dfn>            7</u></td></tr>
<tr><th id="1438">1438</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_1" data-ref="_M/PLL_POWER_STATE_IN_OFF_1">PLL_POWER_STATE_IN_OFF_1</dfn>(x)                ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="1439">1439</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_1_MASK" data-ref="_M/PLL_POWER_STATE_IN_OFF_1_MASK">PLL_POWER_STATE_IN_OFF_1_MASK</dfn>              (0x7 &lt;&lt; 10)</u></td></tr>
<tr><th id="1440">1440</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_1_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_OFF_1_SHIFT">PLL_POWER_STATE_IN_OFF_1_SHIFT</dfn>             10</u></td></tr>
<tr><th id="1441">1441</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_1" data-ref="_M/PLL_RAMP_UP_TIME_1">PLL_RAMP_UP_TIME_1</dfn>(x)                      ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1442">1442</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_1_MASK" data-ref="_M/PLL_RAMP_UP_TIME_1_MASK">PLL_RAMP_UP_TIME_1_MASK</dfn>                    (0x7 &lt;&lt; 24)</u></td></tr>
<tr><th id="1443">1443</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_1_SHIFT" data-ref="_M/PLL_RAMP_UP_TIME_1_SHIFT">PLL_RAMP_UP_TIME_1_SHIFT</dfn>                   24</u></td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/PB0_PIF_PWRDOWN_2" data-ref="_M/PB0_PIF_PWRDOWN_2">PB0_PIF_PWRDOWN_2</dfn>                                 0x17</u></td></tr>
<tr><th id="1446">1446</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_2" data-ref="_M/PLL_POWER_STATE_IN_TXS2_2">PLL_POWER_STATE_IN_TXS2_2</dfn>(x)               ((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="1447">1447</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_2_MASK" data-ref="_M/PLL_POWER_STATE_IN_TXS2_2_MASK">PLL_POWER_STATE_IN_TXS2_2_MASK</dfn>             (0x7 &lt;&lt; 7)</u></td></tr>
<tr><th id="1448">1448</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_2_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_TXS2_2_SHIFT">PLL_POWER_STATE_IN_TXS2_2_SHIFT</dfn>            7</u></td></tr>
<tr><th id="1449">1449</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_2" data-ref="_M/PLL_POWER_STATE_IN_OFF_2">PLL_POWER_STATE_IN_OFF_2</dfn>(x)                ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="1450">1450</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_2_MASK" data-ref="_M/PLL_POWER_STATE_IN_OFF_2_MASK">PLL_POWER_STATE_IN_OFF_2_MASK</dfn>              (0x7 &lt;&lt; 10)</u></td></tr>
<tr><th id="1451">1451</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_2_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_OFF_2_SHIFT">PLL_POWER_STATE_IN_OFF_2_SHIFT</dfn>             10</u></td></tr>
<tr><th id="1452">1452</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_2" data-ref="_M/PLL_RAMP_UP_TIME_2">PLL_RAMP_UP_TIME_2</dfn>(x)                      ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1453">1453</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_2_MASK" data-ref="_M/PLL_RAMP_UP_TIME_2_MASK">PLL_RAMP_UP_TIME_2_MASK</dfn>                    (0x7 &lt;&lt; 24)</u></td></tr>
<tr><th id="1454">1454</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_2_SHIFT" data-ref="_M/PLL_RAMP_UP_TIME_2_SHIFT">PLL_RAMP_UP_TIME_2_SHIFT</dfn>                   24</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/PB0_PIF_PWRDOWN_3" data-ref="_M/PB0_PIF_PWRDOWN_3">PB0_PIF_PWRDOWN_3</dfn>                                 0x18</u></td></tr>
<tr><th id="1456">1456</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_3" data-ref="_M/PLL_POWER_STATE_IN_TXS2_3">PLL_POWER_STATE_IN_TXS2_3</dfn>(x)               ((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="1457">1457</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_3_MASK" data-ref="_M/PLL_POWER_STATE_IN_TXS2_3_MASK">PLL_POWER_STATE_IN_TXS2_3_MASK</dfn>             (0x7 &lt;&lt; 7)</u></td></tr>
<tr><th id="1458">1458</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_TXS2_3_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_TXS2_3_SHIFT">PLL_POWER_STATE_IN_TXS2_3_SHIFT</dfn>            7</u></td></tr>
<tr><th id="1459">1459</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_3" data-ref="_M/PLL_POWER_STATE_IN_OFF_3">PLL_POWER_STATE_IN_OFF_3</dfn>(x)                ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="1460">1460</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_3_MASK" data-ref="_M/PLL_POWER_STATE_IN_OFF_3_MASK">PLL_POWER_STATE_IN_OFF_3_MASK</dfn>              (0x7 &lt;&lt; 10)</u></td></tr>
<tr><th id="1461">1461</th><td><u>#       define <dfn class="macro" id="_M/PLL_POWER_STATE_IN_OFF_3_SHIFT" data-ref="_M/PLL_POWER_STATE_IN_OFF_3_SHIFT">PLL_POWER_STATE_IN_OFF_3_SHIFT</dfn>             10</u></td></tr>
<tr><th id="1462">1462</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_3" data-ref="_M/PLL_RAMP_UP_TIME_3">PLL_RAMP_UP_TIME_3</dfn>(x)                      ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1463">1463</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_3_MASK" data-ref="_M/PLL_RAMP_UP_TIME_3_MASK">PLL_RAMP_UP_TIME_3_MASK</dfn>                    (0x7 &lt;&lt; 24)</u></td></tr>
<tr><th id="1464">1464</th><td><u>#       define <dfn class="macro" id="_M/PLL_RAMP_UP_TIME_3_SHIFT" data-ref="_M/PLL_RAMP_UP_TIME_3_SHIFT">PLL_RAMP_UP_TIME_3_SHIFT</dfn>                   24</u></td></tr>
<tr><th id="1465">1465</th><td><i>/* PIF PHY1 registers idx/data 0x10/0x14 */</i></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/PB1_PIF_CNTL" data-ref="_M/PB1_PIF_CNTL">PB1_PIF_CNTL</dfn>                                      0x10</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/PB1_PIF_PAIRING" data-ref="_M/PB1_PIF_PAIRING">PB1_PIF_PAIRING</dfn>                                   0x11</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/PB1_PIF_PWRDOWN_0" data-ref="_M/PB1_PIF_PWRDOWN_0">PB1_PIF_PWRDOWN_0</dfn>                                 0x12</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/PB1_PIF_PWRDOWN_1" data-ref="_M/PB1_PIF_PWRDOWN_1">PB1_PIF_PWRDOWN_1</dfn>                                 0x13</u></td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/PB1_PIF_PWRDOWN_2" data-ref="_M/PB1_PIF_PWRDOWN_2">PB1_PIF_PWRDOWN_2</dfn>                                 0x17</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/PB1_PIF_PWRDOWN_3" data-ref="_M/PB1_PIF_PWRDOWN_3">PB1_PIF_PWRDOWN_3</dfn>                                 0x18</u></td></tr>
<tr><th id="1473">1473</th><td><i>/* PCIE registers idx/data 0x30/0x34 */</i></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/PCIE_CNTL2" data-ref="_M/PCIE_CNTL2">PCIE_CNTL2</dfn>                                        0x1c /* PCIE */</u></td></tr>
<tr><th id="1475">1475</th><td><u>#       define <dfn class="macro" id="_M/SLV_MEM_LS_EN" data-ref="_M/SLV_MEM_LS_EN">SLV_MEM_LS_EN</dfn>                              (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1476">1476</th><td><u>#       define <dfn class="macro" id="_M/SLV_MEM_AGGRESSIVE_LS_EN" data-ref="_M/SLV_MEM_AGGRESSIVE_LS_EN">SLV_MEM_AGGRESSIVE_LS_EN</dfn>                   (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1477">1477</th><td><u>#       define <dfn class="macro" id="_M/MST_MEM_LS_EN" data-ref="_M/MST_MEM_LS_EN">MST_MEM_LS_EN</dfn>                              (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1478">1478</th><td><u>#       define <dfn class="macro" id="_M/REPLAY_MEM_LS_EN" data-ref="_M/REPLAY_MEM_LS_EN">REPLAY_MEM_LS_EN</dfn>                           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_STATUS1" data-ref="_M/PCIE_LC_STATUS1">PCIE_LC_STATUS1</dfn>                                   0x28 /* PCIE */</u></td></tr>
<tr><th id="1480">1480</th><td><u>#       define <dfn class="macro" id="_M/LC_REVERSE_RCVR" data-ref="_M/LC_REVERSE_RCVR">LC_REVERSE_RCVR</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1481">1481</th><td><u>#       define <dfn class="macro" id="_M/LC_REVERSE_XMIT" data-ref="_M/LC_REVERSE_XMIT">LC_REVERSE_XMIT</dfn>                            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1482">1482</th><td><u>#       define <dfn class="macro" id="_M/LC_OPERATING_LINK_WIDTH_MASK" data-ref="_M/LC_OPERATING_LINK_WIDTH_MASK">LC_OPERATING_LINK_WIDTH_MASK</dfn>               (0x7 &lt;&lt; 2)</u></td></tr>
<tr><th id="1483">1483</th><td><u>#       define <dfn class="macro" id="_M/LC_OPERATING_LINK_WIDTH_SHIFT" data-ref="_M/LC_OPERATING_LINK_WIDTH_SHIFT">LC_OPERATING_LINK_WIDTH_SHIFT</dfn>              2</u></td></tr>
<tr><th id="1484">1484</th><td><u>#       define <dfn class="macro" id="_M/LC_DETECTED_LINK_WIDTH_MASK" data-ref="_M/LC_DETECTED_LINK_WIDTH_MASK">LC_DETECTED_LINK_WIDTH_MASK</dfn>                (0x7 &lt;&lt; 5)</u></td></tr>
<tr><th id="1485">1485</th><td><u>#       define <dfn class="macro" id="_M/LC_DETECTED_LINK_WIDTH_SHIFT" data-ref="_M/LC_DETECTED_LINK_WIDTH_SHIFT">LC_DETECTED_LINK_WIDTH_SHIFT</dfn>               5</u></td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/PCIE_P_CNTL" data-ref="_M/PCIE_P_CNTL">PCIE_P_CNTL</dfn>                                       0x40 /* PCIE */</u></td></tr>
<tr><th id="1488">1488</th><td><u>#       define <dfn class="macro" id="_M/P_IGNORE_EDB_ERR" data-ref="_M/P_IGNORE_EDB_ERR">P_IGNORE_EDB_ERR</dfn>                           (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><i>/* PCIE PORT registers idx/data 0x38/0x3c */</i></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_CNTL" data-ref="_M/PCIE_LC_CNTL">PCIE_LC_CNTL</dfn>                                      0xa0</u></td></tr>
<tr><th id="1492">1492</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY" data-ref="_M/LC_L0S_INACTIVITY">LC_L0S_INACTIVITY</dfn>(x)                       ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1493">1493</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY_MASK" data-ref="_M/LC_L0S_INACTIVITY_MASK">LC_L0S_INACTIVITY_MASK</dfn>                     (0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="1494">1494</th><td><u>#       define <dfn class="macro" id="_M/LC_L0S_INACTIVITY_SHIFT" data-ref="_M/LC_L0S_INACTIVITY_SHIFT">LC_L0S_INACTIVITY_SHIFT</dfn>                    8</u></td></tr>
<tr><th id="1495">1495</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY" data-ref="_M/LC_L1_INACTIVITY">LC_L1_INACTIVITY</dfn>(x)                        ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1496">1496</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY_MASK" data-ref="_M/LC_L1_INACTIVITY_MASK">LC_L1_INACTIVITY_MASK</dfn>                      (0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="1497">1497</th><td><u>#       define <dfn class="macro" id="_M/LC_L1_INACTIVITY_SHIFT" data-ref="_M/LC_L1_INACTIVITY_SHIFT">LC_L1_INACTIVITY_SHIFT</dfn>                     12</u></td></tr>
<tr><th id="1498">1498</th><td><u>#       define <dfn class="macro" id="_M/LC_PMI_TO_L1_DIS" data-ref="_M/LC_PMI_TO_L1_DIS">LC_PMI_TO_L1_DIS</dfn>                           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1499">1499</th><td><u>#       define <dfn class="macro" id="_M/LC_ASPM_TO_L1_DIS" data-ref="_M/LC_ASPM_TO_L1_DIS">LC_ASPM_TO_L1_DIS</dfn>                          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_LINK_WIDTH_CNTL" data-ref="_M/PCIE_LC_LINK_WIDTH_CNTL">PCIE_LC_LINK_WIDTH_CNTL</dfn>                           0xa2 /* PCIE_P */</u></td></tr>
<tr><th id="1501">1501</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_SHIFT" data-ref="_M/LC_LINK_WIDTH_SHIFT">LC_LINK_WIDTH_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="1502">1502</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_MASK" data-ref="_M/LC_LINK_WIDTH_MASK">LC_LINK_WIDTH_MASK</dfn>                         0x7</u></td></tr>
<tr><th id="1503">1503</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X0" data-ref="_M/LC_LINK_WIDTH_X0">LC_LINK_WIDTH_X0</dfn>                           0</u></td></tr>
<tr><th id="1504">1504</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X1" data-ref="_M/LC_LINK_WIDTH_X1">LC_LINK_WIDTH_X1</dfn>                           1</u></td></tr>
<tr><th id="1505">1505</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X2" data-ref="_M/LC_LINK_WIDTH_X2">LC_LINK_WIDTH_X2</dfn>                           2</u></td></tr>
<tr><th id="1506">1506</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X4" data-ref="_M/LC_LINK_WIDTH_X4">LC_LINK_WIDTH_X4</dfn>                           3</u></td></tr>
<tr><th id="1507">1507</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X8" data-ref="_M/LC_LINK_WIDTH_X8">LC_LINK_WIDTH_X8</dfn>                           4</u></td></tr>
<tr><th id="1508">1508</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X16" data-ref="_M/LC_LINK_WIDTH_X16">LC_LINK_WIDTH_X16</dfn>                          6</u></td></tr>
<tr><th id="1509">1509</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_SHIFT" data-ref="_M/LC_LINK_WIDTH_RD_SHIFT">LC_LINK_WIDTH_RD_SHIFT</dfn>                     4</u></td></tr>
<tr><th id="1510">1510</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_MASK" data-ref="_M/LC_LINK_WIDTH_RD_MASK">LC_LINK_WIDTH_RD_MASK</dfn>                      0x70</u></td></tr>
<tr><th id="1511">1511</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_ARC_MISSING_ESCAPE" data-ref="_M/LC_RECONFIG_ARC_MISSING_ESCAPE">LC_RECONFIG_ARC_MISSING_ESCAPE</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1512">1512</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_NOW" data-ref="_M/LC_RECONFIG_NOW">LC_RECONFIG_NOW</dfn>                            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1513">1513</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATION_SUPPORT" data-ref="_M/LC_RENEGOTIATION_SUPPORT">LC_RENEGOTIATION_SUPPORT</dfn>                   (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1514">1514</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATE_EN" data-ref="_M/LC_RENEGOTIATE_EN">LC_RENEGOTIATE_EN</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1515">1515</th><td><u>#       define <dfn class="macro" id="_M/LC_SHORT_RECONFIG_EN" data-ref="_M/LC_SHORT_RECONFIG_EN">LC_SHORT_RECONFIG_EN</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1516">1516</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_SUPPORT" data-ref="_M/LC_UPCONFIGURE_SUPPORT">LC_UPCONFIGURE_SUPPORT</dfn>                     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1517">1517</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_DIS" data-ref="_M/LC_UPCONFIGURE_DIS">LC_UPCONFIGURE_DIS</dfn>                         (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1518">1518</th><td><u>#       define <dfn class="macro" id="_M/LC_DYN_LANES_PWR_STATE" data-ref="_M/LC_DYN_LANES_PWR_STATE">LC_DYN_LANES_PWR_STATE</dfn>(x)                  ((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="1519">1519</th><td><u>#       define <dfn class="macro" id="_M/LC_DYN_LANES_PWR_STATE_MASK" data-ref="_M/LC_DYN_LANES_PWR_STATE_MASK">LC_DYN_LANES_PWR_STATE_MASK</dfn>                (0x3 &lt;&lt; 21)</u></td></tr>
<tr><th id="1520">1520</th><td><u>#       define <dfn class="macro" id="_M/LC_DYN_LANES_PWR_STATE_SHIFT" data-ref="_M/LC_DYN_LANES_PWR_STATE_SHIFT">LC_DYN_LANES_PWR_STATE_SHIFT</dfn>               21</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_N_FTS_CNTL" data-ref="_M/PCIE_LC_N_FTS_CNTL">PCIE_LC_N_FTS_CNTL</dfn>                                0xa3 /* PCIE_P */</u></td></tr>
<tr><th id="1522">1522</th><td><u>#       define <dfn class="macro" id="_M/LC_XMIT_N_FTS" data-ref="_M/LC_XMIT_N_FTS">LC_XMIT_N_FTS</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1523">1523</th><td><u>#       define <dfn class="macro" id="_M/LC_XMIT_N_FTS_MASK" data-ref="_M/LC_XMIT_N_FTS_MASK">LC_XMIT_N_FTS_MASK</dfn>                         (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="1524">1524</th><td><u>#       define <dfn class="macro" id="_M/LC_XMIT_N_FTS_SHIFT" data-ref="_M/LC_XMIT_N_FTS_SHIFT">LC_XMIT_N_FTS_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="1525">1525</th><td><u>#       define <dfn class="macro" id="_M/LC_XMIT_N_FTS_OVERRIDE_EN" data-ref="_M/LC_XMIT_N_FTS_OVERRIDE_EN">LC_XMIT_N_FTS_OVERRIDE_EN</dfn>                  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1526">1526</th><td><u>#       define <dfn class="macro" id="_M/LC_N_FTS_MASK" data-ref="_M/LC_N_FTS_MASK">LC_N_FTS_MASK</dfn>                              (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_SPEED_CNTL" data-ref="_M/PCIE_LC_SPEED_CNTL">PCIE_LC_SPEED_CNTL</dfn>                                0xa4 /* PCIE_P */</u></td></tr>
<tr><th id="1528">1528</th><td><u>#       define <dfn class="macro" id="_M/LC_GEN2_EN_STRAP" data-ref="_M/LC_GEN2_EN_STRAP">LC_GEN2_EN_STRAP</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1529">1529</th><td><u>#       define <dfn class="macro" id="_M/LC_GEN3_EN_STRAP" data-ref="_M/LC_GEN3_EN_STRAP">LC_GEN3_EN_STRAP</dfn>                           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1530">1530</th><td><u>#       define <dfn class="macro" id="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN" data-ref="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN">LC_TARGET_LINK_SPEED_OVERRIDE_EN</dfn>           (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1531">1531</th><td><u>#       define <dfn class="macro" id="_M/LC_TARGET_LINK_SPEED_OVERRIDE_MASK" data-ref="_M/LC_TARGET_LINK_SPEED_OVERRIDE_MASK">LC_TARGET_LINK_SPEED_OVERRIDE_MASK</dfn>         (0x3 &lt;&lt; 3)</u></td></tr>
<tr><th id="1532">1532</th><td><u>#       define <dfn class="macro" id="_M/LC_TARGET_LINK_SPEED_OVERRIDE_SHIFT" data-ref="_M/LC_TARGET_LINK_SPEED_OVERRIDE_SHIFT">LC_TARGET_LINK_SPEED_OVERRIDE_SHIFT</dfn>        3</u></td></tr>
<tr><th id="1533">1533</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_EN_SW_SPEED_CHANGE" data-ref="_M/LC_FORCE_EN_SW_SPEED_CHANGE">LC_FORCE_EN_SW_SPEED_CHANGE</dfn>                (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1534">1534</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_DIS_SW_SPEED_CHANGE" data-ref="_M/LC_FORCE_DIS_SW_SPEED_CHANGE">LC_FORCE_DIS_SW_SPEED_CHANGE</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1535">1535</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_EN_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_EN_HW_SPEED_CHANGE">LC_FORCE_EN_HW_SPEED_CHANGE</dfn>                (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1536">1536</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_DIS_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_DIS_HW_SPEED_CHANGE">LC_FORCE_DIS_HW_SPEED_CHANGE</dfn>               (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1537">1537</th><td><u>#       define <dfn class="macro" id="_M/LC_INITIATE_LINK_SPEED_CHANGE" data-ref="_M/LC_INITIATE_LINK_SPEED_CHANGE">LC_INITIATE_LINK_SPEED_CHANGE</dfn>              (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1538">1538</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK</dfn>      (0x3 &lt;&lt; 10)</u></td></tr>
<tr><th id="1539">1539</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT</dfn>     10</u></td></tr>
<tr><th id="1540">1540</th><td><u>#       define <dfn class="macro" id="_M/LC_CURRENT_DATA_RATE_MASK" data-ref="_M/LC_CURRENT_DATA_RATE_MASK">LC_CURRENT_DATA_RATE_MASK</dfn>                  (0x3 &lt;&lt; 13) /* 0/1/2 = gen1/2/3 */</u></td></tr>
<tr><th id="1541">1541</th><td><u>#       define <dfn class="macro" id="_M/LC_CURRENT_DATA_RATE_SHIFT" data-ref="_M/LC_CURRENT_DATA_RATE_SHIFT">LC_CURRENT_DATA_RATE_SHIFT</dfn>                 13</u></td></tr>
<tr><th id="1542">1542</th><td><u>#       define <dfn class="macro" id="_M/LC_CLR_FAILED_SPD_CHANGE_CNT" data-ref="_M/LC_CLR_FAILED_SPD_CHANGE_CNT">LC_CLR_FAILED_SPD_CHANGE_CNT</dfn>               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1543">1543</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_EVER_SENT_GEN2" data-ref="_M/LC_OTHER_SIDE_EVER_SENT_GEN2">LC_OTHER_SIDE_EVER_SENT_GEN2</dfn>               (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1544">1544</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_SUPPORTS_GEN2" data-ref="_M/LC_OTHER_SIDE_SUPPORTS_GEN2">LC_OTHER_SIDE_SUPPORTS_GEN2</dfn>                (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1545">1545</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_EVER_SENT_GEN3" data-ref="_M/LC_OTHER_SIDE_EVER_SENT_GEN3">LC_OTHER_SIDE_EVER_SENT_GEN3</dfn>               (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_SUPPORTS_GEN3" data-ref="_M/LC_OTHER_SIDE_SUPPORTS_GEN3">LC_OTHER_SIDE_SUPPORTS_GEN3</dfn>                (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_CNTL2" data-ref="_M/PCIE_LC_CNTL2">PCIE_LC_CNTL2</dfn>                                     0xb1</u></td></tr>
<tr><th id="1549">1549</th><td><u>#       define <dfn class="macro" id="_M/LC_ALLOW_PDWN_IN_L1" data-ref="_M/LC_ALLOW_PDWN_IN_L1">LC_ALLOW_PDWN_IN_L1</dfn>                        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1550">1550</th><td><u>#       define <dfn class="macro" id="_M/LC_ALLOW_PDWN_IN_L23" data-ref="_M/LC_ALLOW_PDWN_IN_L23">LC_ALLOW_PDWN_IN_L23</dfn>                       (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_CNTL3" data-ref="_M/PCIE_LC_CNTL3">PCIE_LC_CNTL3</dfn>                                     0xb5 /* PCIE_P */</u></td></tr>
<tr><th id="1553">1553</th><td><u>#       define <dfn class="macro" id="_M/LC_GO_TO_RECOVERY" data-ref="_M/LC_GO_TO_RECOVERY">LC_GO_TO_RECOVERY</dfn>                          (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_CNTL4" data-ref="_M/PCIE_LC_CNTL4">PCIE_LC_CNTL4</dfn>                                     0xb6 /* PCIE_P */</u></td></tr>
<tr><th id="1555">1555</th><td><u>#       define <dfn class="macro" id="_M/LC_REDO_EQ" data-ref="_M/LC_REDO_EQ">LC_REDO_EQ</dfn>                                 (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1556">1556</th><td><u>#       define <dfn class="macro" id="_M/LC_SET_QUIESCE" data-ref="_M/LC_SET_QUIESCE">LC_SET_QUIESCE</dfn>                             (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><i>/*</i></td></tr>
<tr><th id="1559">1559</th><td><i> * UVD</i></td></tr>
<tr><th id="1560">1560</th><td><i> */</i></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_ADDR_CONFIG" data-ref="_M/UVD_UDEC_ADDR_CONFIG">UVD_UDEC_ADDR_CONFIG</dfn>				0xEF4C</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_DB_ADDR_CONFIG" data-ref="_M/UVD_UDEC_DB_ADDR_CONFIG">UVD_UDEC_DB_ADDR_CONFIG</dfn>				0xEF50</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_DBW_ADDR_CONFIG" data-ref="_M/UVD_UDEC_DBW_ADDR_CONFIG">UVD_UDEC_DBW_ADDR_CONFIG</dfn>			0xEF54</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_RPTR" data-ref="_M/UVD_RBC_RB_RPTR">UVD_RBC_RB_RPTR</dfn>					0xF690</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_WPTR" data-ref="_M/UVD_RBC_RB_WPTR">UVD_RBC_RB_WPTR</dfn>					0xF694</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/UVD_STATUS" data-ref="_M/UVD_STATUS">UVD_STATUS</dfn>					0xf6bc</u></td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td><u>#define	<dfn class="macro" id="_M/UVD_CGC_CTRL" data-ref="_M/UVD_CGC_CTRL">UVD_CGC_CTRL</dfn>					0xF4B0</u></td></tr>
<tr><th id="1569">1569</th><td><u>#	define <dfn class="macro" id="_M/DCM" data-ref="_M/DCM">DCM</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1570">1570</th><td><u>#	define <dfn class="macro" id="_M/CG_DT" data-ref="_M/CG_DT">CG_DT</dfn>(x)					((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="1571">1571</th><td><u>#	define <dfn class="macro" id="_M/CG_DT_MASK" data-ref="_M/CG_DT_MASK">CG_DT_MASK</dfn>				(0xf &lt;&lt; 2)</u></td></tr>
<tr><th id="1572">1572</th><td><u>#	define <dfn class="macro" id="_M/CLK_OD" data-ref="_M/CLK_OD">CLK_OD</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1573">1573</th><td><u>#	define <dfn class="macro" id="_M/CLK_OD_MASK" data-ref="_M/CLK_OD_MASK">CLK_OD_MASK</dfn>				(0x1f &lt;&lt; 6)</u></td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td> <i>/* UVD CTX indirect */</i></td></tr>
<tr><th id="1576">1576</th><td><u>#define	<dfn class="macro" id="_M/UVD_CGC_MEM_CTRL" data-ref="_M/UVD_CGC_MEM_CTRL">UVD_CGC_MEM_CTRL</dfn>				0xC0</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define	<dfn class="macro" id="_M/UVD_CGC_CTRL2" data-ref="_M/UVD_CGC_CTRL2">UVD_CGC_CTRL2</dfn>					0xC1</u></td></tr>
<tr><th id="1578">1578</th><td><u>#	define <dfn class="macro" id="_M/DYN_OR_EN" data-ref="_M/DYN_OR_EN">DYN_OR_EN</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1579">1579</th><td><u>#	define <dfn class="macro" id="_M/DYN_RR_EN" data-ref="_M/DYN_RR_EN">DYN_RR_EN</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1580">1580</th><td><u>#	define <dfn class="macro" id="_M/G_DIV_ID" data-ref="_M/G_DIV_ID">G_DIV_ID</dfn>(x)				((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="1581">1581</th><td><u>#	define <dfn class="macro" id="_M/G_DIV_ID_MASK" data-ref="_M/G_DIV_ID_MASK">G_DIV_ID_MASK</dfn>				(0x7 &lt;&lt; 2)</u></td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td><i>/*</i></td></tr>
<tr><th id="1584">1584</th><td><i> * PM4</i></td></tr>
<tr><th id="1585">1585</th><td><i> */</i></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/PACKET0" data-ref="_M/PACKET0">PACKET0</dfn>(reg, n)	((RADEON_PACKET_TYPE0 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="1587">1587</th><td><u>			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</u></td></tr>
<tr><th id="1588">1588</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET2" data-ref="_M/CP_PACKET2">CP_PACKET2</dfn>			0x80000000</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_SHIFT" data-ref="_M/PACKET2_PAD_SHIFT">PACKET2_PAD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_MASK" data-ref="_M/PACKET2_PAD_MASK">PACKET2_PAD_MASK</dfn>		(0x3fffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/PACKET2" data-ref="_M/PACKET2">PACKET2</dfn>(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</u></td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/PACKET3" data-ref="_M/PACKET3">PACKET3</dfn>(op, n)	((RADEON_PACKET_TYPE3 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="1596">1596</th><td><u>			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</u></td></tr>
<tr><th id="1597">1597</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/PACKET3_COMPUTE" data-ref="_M/PACKET3_COMPUTE">PACKET3_COMPUTE</dfn>(op, n) (PACKET3(op, n) | 1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><i>/* Packet 3 types */</i></td></tr>
<tr><th id="1602">1602</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_NOP" data-ref="_M/PACKET3_NOP">PACKET3_NOP</dfn>					0x10</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_BASE" data-ref="_M/PACKET3_SET_BASE">PACKET3_SET_BASE</dfn>				0x11</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_BASE_INDEX" data-ref="_M/PACKET3_BASE_INDEX">PACKET3_BASE_INDEX</dfn>(x)                  ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define			<dfn class="macro" id="_M/GDS_PARTITION_BASE" data-ref="_M/GDS_PARTITION_BASE">GDS_PARTITION_BASE</dfn>		2</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define			<dfn class="macro" id="_M/CE_PARTITION_BASE" data-ref="_M/CE_PARTITION_BASE">CE_PARTITION_BASE</dfn>		3</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CLEAR_STATE" data-ref="_M/PACKET3_CLEAR_STATE">PACKET3_CLEAR_STATE</dfn>				0x12</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDEX_BUFFER_SIZE" data-ref="_M/PACKET3_INDEX_BUFFER_SIZE">PACKET3_INDEX_BUFFER_SIZE</dfn>			0x13</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DISPATCH_DIRECT" data-ref="_M/PACKET3_DISPATCH_DIRECT">PACKET3_DISPATCH_DIRECT</dfn>				0x15</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DISPATCH_INDIRECT" data-ref="_M/PACKET3_DISPATCH_INDIRECT">PACKET3_DISPATCH_INDIRECT</dfn>			0x16</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ALLOC_GDS" data-ref="_M/PACKET3_ALLOC_GDS">PACKET3_ALLOC_GDS</dfn>				0x1B</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WRITE_GDS_RAM" data-ref="_M/PACKET3_WRITE_GDS_RAM">PACKET3_WRITE_GDS_RAM</dfn>				0x1C</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ATOMIC_GDS" data-ref="_M/PACKET3_ATOMIC_GDS">PACKET3_ATOMIC_GDS</dfn>				0x1D</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ATOMIC" data-ref="_M/PACKET3_ATOMIC">PACKET3_ATOMIC</dfn>					0x1E</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_OCCLUSION_QUERY" data-ref="_M/PACKET3_OCCLUSION_QUERY">PACKET3_OCCLUSION_QUERY</dfn>				0x1F</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_PREDICATION" data-ref="_M/PACKET3_SET_PREDICATION">PACKET3_SET_PREDICATION</dfn>				0x20</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_REG_RMW" data-ref="_M/PACKET3_REG_RMW">PACKET3_REG_RMW</dfn>					0x21</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COND_EXEC" data-ref="_M/PACKET3_COND_EXEC">PACKET3_COND_EXEC</dfn>				0x22</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PRED_EXEC" data-ref="_M/PACKET3_PRED_EXEC">PACKET3_PRED_EXEC</dfn>				0x23</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDIRECT" data-ref="_M/PACKET3_DRAW_INDIRECT">PACKET3_DRAW_INDIRECT</dfn>				0x24</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_INDIRECT" data-ref="_M/PACKET3_DRAW_INDEX_INDIRECT">PACKET3_DRAW_INDEX_INDIRECT</dfn>			0x25</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDEX_BASE" data-ref="_M/PACKET3_INDEX_BASE">PACKET3_INDEX_BASE</dfn>				0x26</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_2" data-ref="_M/PACKET3_DRAW_INDEX_2">PACKET3_DRAW_INDEX_2</dfn>				0x27</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CONTEXT_CONTROL" data-ref="_M/PACKET3_CONTEXT_CONTROL">PACKET3_CONTEXT_CONTROL</dfn>				0x28</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDEX_TYPE" data-ref="_M/PACKET3_INDEX_TYPE">PACKET3_INDEX_TYPE</dfn>				0x2A</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDIRECT_MULTI" data-ref="_M/PACKET3_DRAW_INDIRECT_MULTI">PACKET3_DRAW_INDIRECT_MULTI</dfn>			0x2C</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_AUTO" data-ref="_M/PACKET3_DRAW_INDEX_AUTO">PACKET3_DRAW_INDEX_AUTO</dfn>				0x2D</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_IMMD" data-ref="_M/PACKET3_DRAW_INDEX_IMMD">PACKET3_DRAW_INDEX_IMMD</dfn>				0x2E</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_NUM_INSTANCES" data-ref="_M/PACKET3_NUM_INSTANCES">PACKET3_NUM_INSTANCES</dfn>				0x2F</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_MULTI_AUTO" data-ref="_M/PACKET3_DRAW_INDEX_MULTI_AUTO">PACKET3_DRAW_INDEX_MULTI_AUTO</dfn>			0x30</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDIRECT_BUFFER_CONST" data-ref="_M/PACKET3_INDIRECT_BUFFER_CONST">PACKET3_INDIRECT_BUFFER_CONST</dfn>			0x31</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDIRECT_BUFFER" data-ref="_M/PACKET3_INDIRECT_BUFFER">PACKET3_INDIRECT_BUFFER</dfn>				0x32</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_STRMOUT_BUFFER_UPDATE" data-ref="_M/PACKET3_STRMOUT_BUFFER_UPDATE">PACKET3_STRMOUT_BUFFER_UPDATE</dfn>			0x34</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_OFFSET_2" data-ref="_M/PACKET3_DRAW_INDEX_OFFSET_2">PACKET3_DRAW_INDEX_OFFSET_2</dfn>			0x35</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_MULTI_ELEMENT" data-ref="_M/PACKET3_DRAW_INDEX_MULTI_ELEMENT">PACKET3_DRAW_INDEX_MULTI_ELEMENT</dfn>		0x36</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WRITE_DATA" data-ref="_M/PACKET3_WRITE_DATA">PACKET3_WRITE_DATA</dfn>				0x37</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define		<dfn class="macro" id="_M/WRITE_DATA_DST_SEL" data-ref="_M/WRITE_DATA_DST_SEL">WRITE_DATA_DST_SEL</dfn>(x)                   ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1638">1638</th><td>                <i>/* 0 - register</i></td></tr>
<tr><th id="1639">1639</th><td><i>		 * 1 - memory (sync - via GRBM)</i></td></tr>
<tr><th id="1640">1640</th><td><i>		 * 2 - tc/l2</i></td></tr>
<tr><th id="1641">1641</th><td><i>		 * 3 - gds</i></td></tr>
<tr><th id="1642">1642</th><td><i>		 * 4 - reserved</i></td></tr>
<tr><th id="1643">1643</th><td><i>		 * 5 - memory (async - direct)</i></td></tr>
<tr><th id="1644">1644</th><td><i>		 */</i></td></tr>
<tr><th id="1645">1645</th><td><u>#define		<dfn class="macro" id="_M/WR_ONE_ADDR" data-ref="_M/WR_ONE_ADDR">WR_ONE_ADDR</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define		<dfn class="macro" id="_M/WR_CONFIRM" data-ref="_M/WR_CONFIRM">WR_CONFIRM</dfn>                              (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define		<dfn class="macro" id="_M/WRITE_DATA_ENGINE_SEL" data-ref="_M/WRITE_DATA_ENGINE_SEL">WRITE_DATA_ENGINE_SEL</dfn>(x)                ((x) &lt;&lt; 30)</u></td></tr>
<tr><th id="1648">1648</th><td>                <i>/* 0 - me</i></td></tr>
<tr><th id="1649">1649</th><td><i>		 * 1 - pfp</i></td></tr>
<tr><th id="1650">1650</th><td><i>		 * 2 - ce</i></td></tr>
<tr><th id="1651">1651</th><td><i>		 */</i></td></tr>
<tr><th id="1652">1652</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_INDIRECT_MULTI" data-ref="_M/PACKET3_DRAW_INDEX_INDIRECT_MULTI">PACKET3_DRAW_INDEX_INDIRECT_MULTI</dfn>		0x38</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MEM_SEMAPHORE" data-ref="_M/PACKET3_MEM_SEMAPHORE">PACKET3_MEM_SEMAPHORE</dfn>				0x39</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MPEG_INDEX" data-ref="_M/PACKET3_MPEG_INDEX">PACKET3_MPEG_INDEX</dfn>				0x3A</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COPY_DW" data-ref="_M/PACKET3_COPY_DW">PACKET3_COPY_DW</dfn>					0x3B</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WAIT_REG_MEM" data-ref="_M/PACKET3_WAIT_REG_MEM">PACKET3_WAIT_REG_MEM</dfn>				0x3C</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define		<dfn class="macro" id="_M/WAIT_REG_MEM_FUNCTION" data-ref="_M/WAIT_REG_MEM_FUNCTION">WAIT_REG_MEM_FUNCTION</dfn>(x)                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1658">1658</th><td>                <i>/* 0 - always</i></td></tr>
<tr><th id="1659">1659</th><td><i>		 * 1 - &lt;</i></td></tr>
<tr><th id="1660">1660</th><td><i>		 * 2 - &lt;=</i></td></tr>
<tr><th id="1661">1661</th><td><i>		 * 3 - ==</i></td></tr>
<tr><th id="1662">1662</th><td><i>		 * 4 - !=</i></td></tr>
<tr><th id="1663">1663</th><td><i>		 * 5 - &gt;=</i></td></tr>
<tr><th id="1664">1664</th><td><i>		 * 6 - &gt;</i></td></tr>
<tr><th id="1665">1665</th><td><i>		 */</i></td></tr>
<tr><th id="1666">1666</th><td><u>#define		<dfn class="macro" id="_M/WAIT_REG_MEM_MEM_SPACE" data-ref="_M/WAIT_REG_MEM_MEM_SPACE">WAIT_REG_MEM_MEM_SPACE</dfn>(x)               ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1667">1667</th><td>                <i>/* 0 - reg</i></td></tr>
<tr><th id="1668">1668</th><td><i>		 * 1 - mem</i></td></tr>
<tr><th id="1669">1669</th><td><i>		 */</i></td></tr>
<tr><th id="1670">1670</th><td><u>#define		<dfn class="macro" id="_M/WAIT_REG_MEM_ENGINE" data-ref="_M/WAIT_REG_MEM_ENGINE">WAIT_REG_MEM_ENGINE</dfn>(x)                  ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1671">1671</th><td>                <i>/* 0 - me</i></td></tr>
<tr><th id="1672">1672</th><td><i>		 * 1 - pfp</i></td></tr>
<tr><th id="1673">1673</th><td><i>		 */</i></td></tr>
<tr><th id="1674">1674</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MEM_WRITE" data-ref="_M/PACKET3_MEM_WRITE">PACKET3_MEM_WRITE</dfn>				0x3D</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COPY_DATA" data-ref="_M/PACKET3_COPY_DATA">PACKET3_COPY_DATA</dfn>				0x40</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CP_DMA" data-ref="_M/PACKET3_CP_DMA">PACKET3_CP_DMA</dfn>					0x41</u></td></tr>
<tr><th id="1677">1677</th><td><i>/* 1. header</i></td></tr>
<tr><th id="1678">1678</th><td><i> * 2. SRC_ADDR_LO or DATA [31:0]</i></td></tr>
<tr><th id="1679">1679</th><td><i> * 3. CP_SYNC [31] | SRC_SEL [30:29] | ENGINE [27] | DST_SEL [21:20] |</i></td></tr>
<tr><th id="1680">1680</th><td><i> *    SRC_ADDR_HI [7:0]</i></td></tr>
<tr><th id="1681">1681</th><td><i> * 4. DST_ADDR_LO [31:0]</i></td></tr>
<tr><th id="1682">1682</th><td><i> * 5. DST_ADDR_HI [7:0]</i></td></tr>
<tr><th id="1683">1683</th><td><i> * 6. COMMAND [30:21] | BYTE_COUNT [20:0]</i></td></tr>
<tr><th id="1684">1684</th><td><i> */</i></td></tr>
<tr><th id="1685">1685</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_DST_SEL" data-ref="_M/PACKET3_CP_DMA_DST_SEL">PACKET3_CP_DMA_DST_SEL</dfn>(x)    ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1686">1686</th><td>                <i>/* 0 - DST_ADDR</i></td></tr>
<tr><th id="1687">1687</th><td><i>		 * 1 - GDS</i></td></tr>
<tr><th id="1688">1688</th><td><i>		 */</i></td></tr>
<tr><th id="1689">1689</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_ENGINE" data-ref="_M/PACKET3_CP_DMA_ENGINE">PACKET3_CP_DMA_ENGINE</dfn>(x)     ((x) &lt;&lt; 27)</u></td></tr>
<tr><th id="1690">1690</th><td>                <i>/* 0 - ME</i></td></tr>
<tr><th id="1691">1691</th><td><i>		 * 1 - PFP</i></td></tr>
<tr><th id="1692">1692</th><td><i>		 */</i></td></tr>
<tr><th id="1693">1693</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_SRC_SEL" data-ref="_M/PACKET3_CP_DMA_SRC_SEL">PACKET3_CP_DMA_SRC_SEL</dfn>(x)    ((x) &lt;&lt; 29)</u></td></tr>
<tr><th id="1694">1694</th><td>                <i>/* 0 - SRC_ADDR</i></td></tr>
<tr><th id="1695">1695</th><td><i>		 * 1 - GDS</i></td></tr>
<tr><th id="1696">1696</th><td><i>		 * 2 - DATA</i></td></tr>
<tr><th id="1697">1697</th><td><i>		 */</i></td></tr>
<tr><th id="1698">1698</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CP_SYNC" data-ref="_M/PACKET3_CP_DMA_CP_SYNC">PACKET3_CP_DMA_CP_SYNC</dfn>       (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1699">1699</th><td><i>/* COMMAND */</i></td></tr>
<tr><th id="1700">1700</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_DIS_WC" data-ref="_M/PACKET3_CP_DMA_DIS_WC">PACKET3_CP_DMA_DIS_WC</dfn>        (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1701">1701</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_SRC_SWAP" data-ref="_M/PACKET3_CP_DMA_CMD_SRC_SWAP">PACKET3_CP_DMA_CMD_SRC_SWAP</dfn>(x) ((x) &lt;&lt; 22)</u></td></tr>
<tr><th id="1702">1702</th><td>                <i>/* 0 - none</i></td></tr>
<tr><th id="1703">1703</th><td><i>		 * 1 - 8 in 16</i></td></tr>
<tr><th id="1704">1704</th><td><i>		 * 2 - 8 in 32</i></td></tr>
<tr><th id="1705">1705</th><td><i>		 * 3 - 8 in 64</i></td></tr>
<tr><th id="1706">1706</th><td><i>		 */</i></td></tr>
<tr><th id="1707">1707</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_DST_SWAP" data-ref="_M/PACKET3_CP_DMA_CMD_DST_SWAP">PACKET3_CP_DMA_CMD_DST_SWAP</dfn>(x) ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1708">1708</th><td>                <i>/* 0 - none</i></td></tr>
<tr><th id="1709">1709</th><td><i>		 * 1 - 8 in 16</i></td></tr>
<tr><th id="1710">1710</th><td><i>		 * 2 - 8 in 32</i></td></tr>
<tr><th id="1711">1711</th><td><i>		 * 3 - 8 in 64</i></td></tr>
<tr><th id="1712">1712</th><td><i>		 */</i></td></tr>
<tr><th id="1713">1713</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_SAS" data-ref="_M/PACKET3_CP_DMA_CMD_SAS">PACKET3_CP_DMA_CMD_SAS</dfn>       (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1714">1714</th><td>                <i>/* 0 - memory</i></td></tr>
<tr><th id="1715">1715</th><td><i>		 * 1 - register</i></td></tr>
<tr><th id="1716">1716</th><td><i>		 */</i></td></tr>
<tr><th id="1717">1717</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_DAS" data-ref="_M/PACKET3_CP_DMA_CMD_DAS">PACKET3_CP_DMA_CMD_DAS</dfn>       (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1718">1718</th><td>                <i>/* 0 - memory</i></td></tr>
<tr><th id="1719">1719</th><td><i>		 * 1 - register</i></td></tr>
<tr><th id="1720">1720</th><td><i>		 */</i></td></tr>
<tr><th id="1721">1721</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_SAIC" data-ref="_M/PACKET3_CP_DMA_CMD_SAIC">PACKET3_CP_DMA_CMD_SAIC</dfn>      (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1722">1722</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_DAIC" data-ref="_M/PACKET3_CP_DMA_CMD_DAIC">PACKET3_CP_DMA_CMD_DAIC</dfn>      (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1723">1723</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CP_DMA_CMD_RAW_WAIT" data-ref="_M/PACKET3_CP_DMA_CMD_RAW_WAIT">PACKET3_CP_DMA_CMD_RAW_WAIT</dfn>  (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PFP_SYNC_ME" data-ref="_M/PACKET3_PFP_SYNC_ME">PACKET3_PFP_SYNC_ME</dfn>				0x42</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SURFACE_SYNC" data-ref="_M/PACKET3_SURFACE_SYNC">PACKET3_SURFACE_SYNC</dfn>				0x43</u></td></tr>
<tr><th id="1726">1726</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DEST_BASE_0_ENA" data-ref="_M/PACKET3_DEST_BASE_0_ENA">PACKET3_DEST_BASE_0_ENA</dfn>      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1727">1727</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DEST_BASE_1_ENA" data-ref="_M/PACKET3_DEST_BASE_1_ENA">PACKET3_DEST_BASE_1_ENA</dfn>      (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1728">1728</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB0_DEST_BASE_ENA" data-ref="_M/PACKET3_CB0_DEST_BASE_ENA">PACKET3_CB0_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1729">1729</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB1_DEST_BASE_ENA" data-ref="_M/PACKET3_CB1_DEST_BASE_ENA">PACKET3_CB1_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1730">1730</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB2_DEST_BASE_ENA" data-ref="_M/PACKET3_CB2_DEST_BASE_ENA">PACKET3_CB2_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1731">1731</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB3_DEST_BASE_ENA" data-ref="_M/PACKET3_CB3_DEST_BASE_ENA">PACKET3_CB3_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1732">1732</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB4_DEST_BASE_ENA" data-ref="_M/PACKET3_CB4_DEST_BASE_ENA">PACKET3_CB4_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1733">1733</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB5_DEST_BASE_ENA" data-ref="_M/PACKET3_CB5_DEST_BASE_ENA">PACKET3_CB5_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1734">1734</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB6_DEST_BASE_ENA" data-ref="_M/PACKET3_CB6_DEST_BASE_ENA">PACKET3_CB6_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1735">1735</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB7_DEST_BASE_ENA" data-ref="_M/PACKET3_CB7_DEST_BASE_ENA">PACKET3_CB7_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1736">1736</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DB_DEST_BASE_ENA" data-ref="_M/PACKET3_DB_DEST_BASE_ENA">PACKET3_DB_DEST_BASE_ENA</dfn>     (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1737">1737</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DEST_BASE_2_ENA" data-ref="_M/PACKET3_DEST_BASE_2_ENA">PACKET3_DEST_BASE_2_ENA</dfn>      (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1738">1738</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DEST_BASE_3_ENA" data-ref="_M/PACKET3_DEST_BASE_3_ENA">PACKET3_DEST_BASE_3_ENA</dfn>      (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1739">1739</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_TCL1_ACTION_ENA" data-ref="_M/PACKET3_TCL1_ACTION_ENA">PACKET3_TCL1_ACTION_ENA</dfn>      (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1740">1740</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_TC_ACTION_ENA" data-ref="_M/PACKET3_TC_ACTION_ENA">PACKET3_TC_ACTION_ENA</dfn>        (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1741">1741</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB_ACTION_ENA" data-ref="_M/PACKET3_CB_ACTION_ENA">PACKET3_CB_ACTION_ENA</dfn>        (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1742">1742</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DB_ACTION_ENA" data-ref="_M/PACKET3_DB_ACTION_ENA">PACKET3_DB_ACTION_ENA</dfn>        (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1743">1743</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SH_KCACHE_ACTION_ENA" data-ref="_M/PACKET3_SH_KCACHE_ACTION_ENA">PACKET3_SH_KCACHE_ACTION_ENA</dfn> (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1744">1744</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SH_ICACHE_ACTION_ENA" data-ref="_M/PACKET3_SH_ICACHE_ACTION_ENA">PACKET3_SH_ICACHE_ACTION_ENA</dfn> (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ME_INITIALIZE" data-ref="_M/PACKET3_ME_INITIALIZE">PACKET3_ME_INITIALIZE</dfn>				0x44</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_ME_INITIALIZE_DEVICE_ID" data-ref="_M/PACKET3_ME_INITIALIZE_DEVICE_ID">PACKET3_ME_INITIALIZE_DEVICE_ID</dfn>(x) ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COND_WRITE" data-ref="_M/PACKET3_COND_WRITE">PACKET3_COND_WRITE</dfn>				0x45</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE" data-ref="_M/PACKET3_EVENT_WRITE">PACKET3_EVENT_WRITE</dfn>				0x46</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define		<dfn class="macro" id="_M/EVENT_TYPE" data-ref="_M/EVENT_TYPE">EVENT_TYPE</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define		<dfn class="macro" id="_M/EVENT_INDEX" data-ref="_M/EVENT_INDEX">EVENT_INDEX</dfn>(x)                          ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1751">1751</th><td>                <i>/* 0 - any non-TS event</i></td></tr>
<tr><th id="1752">1752</th><td><i>		 * 1 - ZPASS_DONE</i></td></tr>
<tr><th id="1753">1753</th><td><i>		 * 2 - SAMPLE_PIPELINESTAT</i></td></tr>
<tr><th id="1754">1754</th><td><i>		 * 3 - SAMPLE_STREAMOUTSTAT*</i></td></tr>
<tr><th id="1755">1755</th><td><i>		 * 4 - *S_PARTIAL_FLUSH</i></td></tr>
<tr><th id="1756">1756</th><td><i>		 * 5 - EOP events</i></td></tr>
<tr><th id="1757">1757</th><td><i>		 * 6 - EOS events</i></td></tr>
<tr><th id="1758">1758</th><td><i>		 * 7 - CACHE_FLUSH, CACHE_FLUSH_AND_INV_EVENT</i></td></tr>
<tr><th id="1759">1759</th><td><i>		 */</i></td></tr>
<tr><th id="1760">1760</th><td><u>#define		<dfn class="macro" id="_M/INV_L2" data-ref="_M/INV_L2">INV_L2</dfn>                                  (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1761">1761</th><td>                <i>/* INV TC L2 cache when EVENT_INDEX = 7 */</i></td></tr>
<tr><th id="1762">1762</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE_EOP" data-ref="_M/PACKET3_EVENT_WRITE_EOP">PACKET3_EVENT_WRITE_EOP</dfn>				0x47</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define		<dfn class="macro" id="_M/DATA_SEL" data-ref="_M/DATA_SEL">DATA_SEL</dfn>(x)                             ((x) &lt;&lt; 29)</u></td></tr>
<tr><th id="1764">1764</th><td>                <i>/* 0 - discard</i></td></tr>
<tr><th id="1765">1765</th><td><i>		 * 1 - send low 32bit data</i></td></tr>
<tr><th id="1766">1766</th><td><i>		 * 2 - send 64bit data</i></td></tr>
<tr><th id="1767">1767</th><td><i>		 * 3 - send 64bit counter value</i></td></tr>
<tr><th id="1768">1768</th><td><i>		 */</i></td></tr>
<tr><th id="1769">1769</th><td><u>#define		<dfn class="macro" id="_M/INT_SEL" data-ref="_M/INT_SEL">INT_SEL</dfn>(x)                              ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1770">1770</th><td>                <i>/* 0 - none</i></td></tr>
<tr><th id="1771">1771</th><td><i>		 * 1 - interrupt only (DATA_SEL = 0)</i></td></tr>
<tr><th id="1772">1772</th><td><i>		 * 2 - interrupt when data write is confirmed</i></td></tr>
<tr><th id="1773">1773</th><td><i>		 */</i></td></tr>
<tr><th id="1774">1774</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE_EOS" data-ref="_M/PACKET3_EVENT_WRITE_EOS">PACKET3_EVENT_WRITE_EOS</dfn>				0x48</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PREAMBLE_CNTL" data-ref="_M/PACKET3_PREAMBLE_CNTL">PACKET3_PREAMBLE_CNTL</dfn>				0x4A</u></td></tr>
<tr><th id="1776">1776</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_PREAMBLE_BEGIN_CLEAR_STATE" data-ref="_M/PACKET3_PREAMBLE_BEGIN_CLEAR_STATE">PACKET3_PREAMBLE_BEGIN_CLEAR_STATE</dfn>     (2 &lt;&lt; 28)</u></td></tr>
<tr><th id="1777">1777</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_PREAMBLE_END_CLEAR_STATE" data-ref="_M/PACKET3_PREAMBLE_END_CLEAR_STATE">PACKET3_PREAMBLE_END_CLEAR_STATE</dfn>       (3 &lt;&lt; 28)</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ONE_REG_WRITE" data-ref="_M/PACKET3_ONE_REG_WRITE">PACKET3_ONE_REG_WRITE</dfn>				0x57</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_LOAD_CONFIG_REG" data-ref="_M/PACKET3_LOAD_CONFIG_REG">PACKET3_LOAD_CONFIG_REG</dfn>				0x5F</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_LOAD_CONTEXT_REG" data-ref="_M/PACKET3_LOAD_CONTEXT_REG">PACKET3_LOAD_CONTEXT_REG</dfn>			0x60</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_LOAD_SH_REG" data-ref="_M/PACKET3_LOAD_SH_REG">PACKET3_LOAD_SH_REG</dfn>				0x61</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG" data-ref="_M/PACKET3_SET_CONFIG_REG">PACKET3_SET_CONFIG_REG</dfn>				0x68</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG_START" data-ref="_M/PACKET3_SET_CONFIG_REG_START">PACKET3_SET_CONFIG_REG_START</dfn>			0x00008000</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG_END" data-ref="_M/PACKET3_SET_CONFIG_REG_END">PACKET3_SET_CONFIG_REG_END</dfn>			0x0000b000</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG" data-ref="_M/PACKET3_SET_CONTEXT_REG">PACKET3_SET_CONTEXT_REG</dfn>				0x69</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_START" data-ref="_M/PACKET3_SET_CONTEXT_REG_START">PACKET3_SET_CONTEXT_REG_START</dfn>			0x00028000</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_END" data-ref="_M/PACKET3_SET_CONTEXT_REG_END">PACKET3_SET_CONTEXT_REG_END</dfn>			0x00029000</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_INDIRECT" data-ref="_M/PACKET3_SET_CONTEXT_REG_INDIRECT">PACKET3_SET_CONTEXT_REG_INDIRECT</dfn>		0x73</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_RESOURCE_INDIRECT" data-ref="_M/PACKET3_SET_RESOURCE_INDIRECT">PACKET3_SET_RESOURCE_INDIRECT</dfn>			0x74</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_SH_REG" data-ref="_M/PACKET3_SET_SH_REG">PACKET3_SET_SH_REG</dfn>				0x76</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_SH_REG_START" data-ref="_M/PACKET3_SET_SH_REG_START">PACKET3_SET_SH_REG_START</dfn>			0x0000b000</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_SH_REG_END" data-ref="_M/PACKET3_SET_SH_REG_END">PACKET3_SET_SH_REG_END</dfn>				0x0000c000</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_SH_REG_OFFSET" data-ref="_M/PACKET3_SET_SH_REG_OFFSET">PACKET3_SET_SH_REG_OFFSET</dfn>			0x77</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ME_WRITE" data-ref="_M/PACKET3_ME_WRITE">PACKET3_ME_WRITE</dfn>				0x7A</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SCRATCH_RAM_WRITE" data-ref="_M/PACKET3_SCRATCH_RAM_WRITE">PACKET3_SCRATCH_RAM_WRITE</dfn>			0x7D</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SCRATCH_RAM_READ" data-ref="_M/PACKET3_SCRATCH_RAM_READ">PACKET3_SCRATCH_RAM_READ</dfn>			0x7E</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CE_WRITE" data-ref="_M/PACKET3_CE_WRITE">PACKET3_CE_WRITE</dfn>				0x7F</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_LOAD_CONST_RAM" data-ref="_M/PACKET3_LOAD_CONST_RAM">PACKET3_LOAD_CONST_RAM</dfn>				0x80</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WRITE_CONST_RAM" data-ref="_M/PACKET3_WRITE_CONST_RAM">PACKET3_WRITE_CONST_RAM</dfn>				0x81</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WRITE_CONST_RAM_OFFSET" data-ref="_M/PACKET3_WRITE_CONST_RAM_OFFSET">PACKET3_WRITE_CONST_RAM_OFFSET</dfn>			0x82</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DUMP_CONST_RAM" data-ref="_M/PACKET3_DUMP_CONST_RAM">PACKET3_DUMP_CONST_RAM</dfn>				0x83</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INCREMENT_CE_COUNTER" data-ref="_M/PACKET3_INCREMENT_CE_COUNTER">PACKET3_INCREMENT_CE_COUNTER</dfn>			0x84</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INCREMENT_DE_COUNTER" data-ref="_M/PACKET3_INCREMENT_DE_COUNTER">PACKET3_INCREMENT_DE_COUNTER</dfn>			0x85</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WAIT_ON_CE_COUNTER" data-ref="_M/PACKET3_WAIT_ON_CE_COUNTER">PACKET3_WAIT_ON_CE_COUNTER</dfn>			0x86</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WAIT_ON_DE_COUNTER" data-ref="_M/PACKET3_WAIT_ON_DE_COUNTER">PACKET3_WAIT_ON_DE_COUNTER</dfn>			0x87</u></td></tr>
<tr><th id="1806">1806</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WAIT_ON_DE_COUNTER_DIFF" data-ref="_M/PACKET3_WAIT_ON_DE_COUNTER_DIFF">PACKET3_WAIT_ON_DE_COUNTER_DIFF</dfn>			0x88</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CE_DE_COUNTERS" data-ref="_M/PACKET3_SET_CE_DE_COUNTERS">PACKET3_SET_CE_DE_COUNTERS</dfn>			0x89</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WAIT_ON_AVAIL_BUFFER" data-ref="_M/PACKET3_WAIT_ON_AVAIL_BUFFER">PACKET3_WAIT_ON_AVAIL_BUFFER</dfn>			0x8A</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SWITCH_BUFFER" data-ref="_M/PACKET3_SWITCH_BUFFER">PACKET3_SWITCH_BUFFER</dfn>				0x8B</u></td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td><i>/* ASYNC DMA - first instance at 0xd000, second at 0xd800 */</i></td></tr>
<tr><th id="1812">1812</th><td><u>#define <dfn class="macro" id="_M/DMA0_REGISTER_OFFSET" data-ref="_M/DMA0_REGISTER_OFFSET">DMA0_REGISTER_OFFSET</dfn>                              0x0 /* not a register */</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define <dfn class="macro" id="_M/DMA1_REGISTER_OFFSET" data-ref="_M/DMA1_REGISTER_OFFSET">DMA1_REGISTER_OFFSET</dfn>                              0x800 /* not a register */</u></td></tr>
<tr><th id="1814">1814</th><td></td></tr>
<tr><th id="1815">1815</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_CNTL" data-ref="_M/DMA_RB_CNTL">DMA_RB_CNTL</dfn>                                       0xd000</u></td></tr>
<tr><th id="1816">1816</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_ENABLE" data-ref="_M/DMA_RB_ENABLE">DMA_RB_ENABLE</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1817">1817</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_SIZE" data-ref="_M/DMA_RB_SIZE">DMA_RB_SIZE</dfn>(x)                             ((x) &lt;&lt; 1) /* log2 */</u></td></tr>
<tr><th id="1818">1818</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_SWAP_ENABLE" data-ref="_M/DMA_RB_SWAP_ENABLE">DMA_RB_SWAP_ENABLE</dfn>                         (1 &lt;&lt; 9) /* 8IN32 */</u></td></tr>
<tr><th id="1819">1819</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_ENABLE" data-ref="_M/DMA_RPTR_WRITEBACK_ENABLE">DMA_RPTR_WRITEBACK_ENABLE</dfn>                  (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1820">1820</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_SWAP_ENABLE" data-ref="_M/DMA_RPTR_WRITEBACK_SWAP_ENABLE">DMA_RPTR_WRITEBACK_SWAP_ENABLE</dfn>             (1 &lt;&lt; 13)  /* 8IN32 */</u></td></tr>
<tr><th id="1821">1821</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_TIMER" data-ref="_M/DMA_RPTR_WRITEBACK_TIMER">DMA_RPTR_WRITEBACK_TIMER</dfn>(x)                ((x) &lt;&lt; 16) /* log2 */</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_BASE" data-ref="_M/DMA_RB_BASE">DMA_RB_BASE</dfn>                                       0xd004</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR" data-ref="_M/DMA_RB_RPTR">DMA_RB_RPTR</dfn>                                       0xd008</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_WPTR" data-ref="_M/DMA_RB_WPTR">DMA_RB_WPTR</dfn>                                       0xd00c</u></td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR_ADDR_HI" data-ref="_M/DMA_RB_RPTR_ADDR_HI">DMA_RB_RPTR_ADDR_HI</dfn>                               0xd01c</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR_ADDR_LO" data-ref="_M/DMA_RB_RPTR_ADDR_LO">DMA_RB_RPTR_ADDR_LO</dfn>                               0xd020</u></td></tr>
<tr><th id="1828">1828</th><td></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_CNTL" data-ref="_M/DMA_IB_CNTL">DMA_IB_CNTL</dfn>                                       0xd024</u></td></tr>
<tr><th id="1830">1830</th><td><u>#       define <dfn class="macro" id="_M/DMA_IB_ENABLE" data-ref="_M/DMA_IB_ENABLE">DMA_IB_ENABLE</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1831">1831</th><td><u>#       define <dfn class="macro" id="_M/DMA_IB_SWAP_ENABLE" data-ref="_M/DMA_IB_SWAP_ENABLE">DMA_IB_SWAP_ENABLE</dfn>                         (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_RPTR" data-ref="_M/DMA_IB_RPTR">DMA_IB_RPTR</dfn>                                       0xd028</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define <dfn class="macro" id="_M/DMA_CNTL" data-ref="_M/DMA_CNTL">DMA_CNTL</dfn>                                          0xd02c</u></td></tr>
<tr><th id="1834">1834</th><td><u>#       define <dfn class="macro" id="_M/TRAP_ENABLE" data-ref="_M/TRAP_ENABLE">TRAP_ENABLE</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1835">1835</th><td><u>#       define <dfn class="macro" id="_M/SEM_INCOMPLETE_INT_ENABLE" data-ref="_M/SEM_INCOMPLETE_INT_ENABLE">SEM_INCOMPLETE_INT_ENABLE</dfn>                  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1836">1836</th><td><u>#       define <dfn class="macro" id="_M/SEM_WAIT_INT_ENABLE" data-ref="_M/SEM_WAIT_INT_ENABLE">SEM_WAIT_INT_ENABLE</dfn>                        (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1837">1837</th><td><u>#       define <dfn class="macro" id="_M/DATA_SWAP_ENABLE" data-ref="_M/DATA_SWAP_ENABLE">DATA_SWAP_ENABLE</dfn>                           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1838">1838</th><td><u>#       define <dfn class="macro" id="_M/FENCE_SWAP_ENABLE" data-ref="_M/FENCE_SWAP_ENABLE">FENCE_SWAP_ENABLE</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1839">1839</th><td><u>#       define <dfn class="macro" id="_M/CTXEMPTY_INT_ENABLE" data-ref="_M/CTXEMPTY_INT_ENABLE">CTXEMPTY_INT_ENABLE</dfn>                        (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define <dfn class="macro" id="_M/DMA_STATUS_REG" data-ref="_M/DMA_STATUS_REG">DMA_STATUS_REG</dfn>                                    0xd034</u></td></tr>
<tr><th id="1841">1841</th><td><u>#       define <dfn class="macro" id="_M/DMA_IDLE" data-ref="_M/DMA_IDLE">DMA_IDLE</dfn>                                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define <dfn class="macro" id="_M/DMA_TILING_CONFIG" data-ref="_M/DMA_TILING_CONFIG">DMA_TILING_CONFIG</dfn>  				  0xd0b8</u></td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td><u>#define	<dfn class="macro" id="_M/DMA_POWER_CNTL" data-ref="_M/DMA_POWER_CNTL">DMA_POWER_CNTL</dfn>					0xd0bc</u></td></tr>
<tr><th id="1845">1845</th><td><u>#       define <dfn class="macro" id="_M/MEM_POWER_OVERRIDE" data-ref="_M/MEM_POWER_OVERRIDE">MEM_POWER_OVERRIDE</dfn>                       (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define	<dfn class="macro" id="_M/DMA_CLK_CTRL" data-ref="_M/DMA_CLK_CTRL">DMA_CLK_CTRL</dfn>					0xd0c0</u></td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td><u>#define	<dfn class="macro" id="_M/DMA_PG" data-ref="_M/DMA_PG">DMA_PG</dfn>						0xd0d4</u></td></tr>
<tr><th id="1849">1849</th><td><u>#	define <dfn class="macro" id="_M/PG_CNTL_ENABLE" data-ref="_M/PG_CNTL_ENABLE">PG_CNTL_ENABLE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define	<dfn class="macro" id="_M/DMA_PGFSM_CONFIG" data-ref="_M/DMA_PGFSM_CONFIG">DMA_PGFSM_CONFIG</dfn>				0xd0d8</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define	<dfn class="macro" id="_M/DMA_PGFSM_WRITE" data-ref="_M/DMA_PGFSM_WRITE">DMA_PGFSM_WRITE</dfn>					0xd0dc</u></td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/DMA_PACKET" data-ref="_M/DMA_PACKET">DMA_PACKET</dfn>(cmd, b, t, s, n)	((((cmd) &amp; 0xF) &lt;&lt; 28) |	\</u></td></tr>
<tr><th id="1854">1854</th><td><u>					 (((b) &amp; 0x1) &lt;&lt; 26) |		\</u></td></tr>
<tr><th id="1855">1855</th><td><u>					 (((t) &amp; 0x1) &lt;&lt; 23) |		\</u></td></tr>
<tr><th id="1856">1856</th><td><u>					 (((s) &amp; 0x1) &lt;&lt; 22) |		\</u></td></tr>
<tr><th id="1857">1857</th><td><u>					 (((n) &amp; 0xFFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="1858">1858</th><td></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_PACKET" data-ref="_M/DMA_IB_PACKET">DMA_IB_PACKET</dfn>(cmd, vmid, n)	((((cmd) &amp; 0xF) &lt;&lt; 28) |	\</u></td></tr>
<tr><th id="1860">1860</th><td><u>					 (((vmid) &amp; 0xF) &lt;&lt; 20) |	\</u></td></tr>
<tr><th id="1861">1861</th><td><u>					 (((n) &amp; 0xFFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td><u>#define <dfn class="macro" id="_M/DMA_PTE_PDE_PACKET" data-ref="_M/DMA_PTE_PDE_PACKET">DMA_PTE_PDE_PACKET</dfn>(n)		((2 &lt;&lt; 28) |			\</u></td></tr>
<tr><th id="1864">1864</th><td><u>					 (1 &lt;&lt; 26) |			\</u></td></tr>
<tr><th id="1865">1865</th><td><u>					 (1 &lt;&lt; 21) |			\</u></td></tr>
<tr><th id="1866">1866</th><td><u>					 (((n) &amp; 0xFFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td><i>/* async DMA Packet types */</i></td></tr>
<tr><th id="1869">1869</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_WRITE" data-ref="_M/DMA_PACKET_WRITE">DMA_PACKET_WRITE</dfn>				  0x2</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_COPY" data-ref="_M/DMA_PACKET_COPY">DMA_PACKET_COPY</dfn>					  0x3</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_INDIRECT_BUFFER" data-ref="_M/DMA_PACKET_INDIRECT_BUFFER">DMA_PACKET_INDIRECT_BUFFER</dfn>			  0x4</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_SEMAPHORE" data-ref="_M/DMA_PACKET_SEMAPHORE">DMA_PACKET_SEMAPHORE</dfn>				  0x5</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_FENCE" data-ref="_M/DMA_PACKET_FENCE">DMA_PACKET_FENCE</dfn>				  0x6</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_TRAP" data-ref="_M/DMA_PACKET_TRAP">DMA_PACKET_TRAP</dfn>					  0x7</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_SRBM_WRITE" data-ref="_M/DMA_PACKET_SRBM_WRITE">DMA_PACKET_SRBM_WRITE</dfn>				  0x9</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_CONSTANT_FILL" data-ref="_M/DMA_PACKET_CONSTANT_FILL">DMA_PACKET_CONSTANT_FILL</dfn>			  0xd</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_POLL_REG_MEM" data-ref="_M/DMA_PACKET_POLL_REG_MEM">DMA_PACKET_POLL_REG_MEM</dfn>				  0xe</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_NOP" data-ref="_M/DMA_PACKET_NOP">DMA_PACKET_NOP</dfn>					  0xf</u></td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/VCE_STATUS" data-ref="_M/VCE_STATUS">VCE_STATUS</dfn>					0x20004</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_CNTL" data-ref="_M/VCE_VCPU_CNTL">VCE_VCPU_CNTL</dfn>					0x20014</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define		<dfn class="macro" id="_M/VCE_CLK_EN" data-ref="_M/VCE_CLK_EN">VCE_CLK_EN</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_CACHE_OFFSET0" data-ref="_M/VCE_VCPU_CACHE_OFFSET0">VCE_VCPU_CACHE_OFFSET0</dfn>				0x20024</u></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_CACHE_SIZE0" data-ref="_M/VCE_VCPU_CACHE_SIZE0">VCE_VCPU_CACHE_SIZE0</dfn>				0x20028</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_CACHE_OFFSET1" data-ref="_M/VCE_VCPU_CACHE_OFFSET1">VCE_VCPU_CACHE_OFFSET1</dfn>				0x2002c</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_CACHE_SIZE1" data-ref="_M/VCE_VCPU_CACHE_SIZE1">VCE_VCPU_CACHE_SIZE1</dfn>				0x20030</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_CACHE_OFFSET2" data-ref="_M/VCE_VCPU_CACHE_OFFSET2">VCE_VCPU_CACHE_OFFSET2</dfn>				0x20034</u></td></tr>
<tr><th id="1888">1888</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_CACHE_SIZE2" data-ref="_M/VCE_VCPU_CACHE_SIZE2">VCE_VCPU_CACHE_SIZE2</dfn>				0x20038</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define <dfn class="macro" id="_M/VCE_VCPU_SCRATCH7" data-ref="_M/VCE_VCPU_SCRATCH7">VCE_VCPU_SCRATCH7</dfn>				0x200dc</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define <dfn class="macro" id="_M/VCE_SOFT_RESET" data-ref="_M/VCE_SOFT_RESET">VCE_SOFT_RESET</dfn>					0x20120</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define 	<dfn class="macro" id="_M/VCE_ECPU_SOFT_RESET" data-ref="_M/VCE_ECPU_SOFT_RESET">VCE_ECPU_SOFT_RESET</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define 	<dfn class="macro" id="_M/VCE_FME_SOFT_RESET" data-ref="_M/VCE_FME_SOFT_RESET">VCE_FME_SOFT_RESET</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_BASE_LO2" data-ref="_M/VCE_RB_BASE_LO2">VCE_RB_BASE_LO2</dfn>					0x2016c</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_BASE_HI2" data-ref="_M/VCE_RB_BASE_HI2">VCE_RB_BASE_HI2</dfn>					0x20170</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_SIZE2" data-ref="_M/VCE_RB_SIZE2">VCE_RB_SIZE2</dfn>					0x20174</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_RPTR2" data-ref="_M/VCE_RB_RPTR2">VCE_RB_RPTR2</dfn>					0x20178</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_WPTR2" data-ref="_M/VCE_RB_WPTR2">VCE_RB_WPTR2</dfn>					0x2017c</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_BASE_LO" data-ref="_M/VCE_RB_BASE_LO">VCE_RB_BASE_LO</dfn>					0x20180</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_BASE_HI" data-ref="_M/VCE_RB_BASE_HI">VCE_RB_BASE_HI</dfn>					0x20184</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_SIZE" data-ref="_M/VCE_RB_SIZE">VCE_RB_SIZE</dfn>					0x20188</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_RPTR" data-ref="_M/VCE_RB_RPTR">VCE_RB_RPTR</dfn>					0x2018c</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/VCE_RB_WPTR" data-ref="_M/VCE_RB_WPTR">VCE_RB_WPTR</dfn>					0x20190</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/VCE_CLOCK_GATING_A" data-ref="_M/VCE_CLOCK_GATING_A">VCE_CLOCK_GATING_A</dfn>				0x202f8</u></td></tr>
<tr><th id="1904">1904</th><td><u>#	define <dfn class="macro" id="_M/CGC_DYN_CLOCK_MODE" data-ref="_M/CGC_DYN_CLOCK_MODE">CGC_DYN_CLOCK_MODE</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/VCE_CLOCK_GATING_B" data-ref="_M/VCE_CLOCK_GATING_B">VCE_CLOCK_GATING_B</dfn>				0x202fc</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/VCE_UENC_CLOCK_GATING" data-ref="_M/VCE_UENC_CLOCK_GATING">VCE_UENC_CLOCK_GATING</dfn>				0x205bc</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/VCE_UENC_REG_CLOCK_GATING" data-ref="_M/VCE_UENC_REG_CLOCK_GATING">VCE_UENC_REG_CLOCK_GATING</dfn>			0x205c0</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/VCE_FW_REG_STATUS" data-ref="_M/VCE_FW_REG_STATUS">VCE_FW_REG_STATUS</dfn>				0x20e10</u></td></tr>
<tr><th id="1909">1909</th><td><u>#	define <dfn class="macro" id="_M/VCE_FW_REG_STATUS_BUSY" data-ref="_M/VCE_FW_REG_STATUS_BUSY">VCE_FW_REG_STATUS_BUSY</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1910">1910</th><td><u>#	define <dfn class="macro" id="_M/VCE_FW_REG_STATUS_PASS" data-ref="_M/VCE_FW_REG_STATUS_PASS">VCE_FW_REG_STATUS_PASS</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1911">1911</th><td><u>#	define <dfn class="macro" id="_M/VCE_FW_REG_STATUS_DONE" data-ref="_M/VCE_FW_REG_STATUS_DONE">VCE_FW_REG_STATUS_DONE</dfn>			(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_FW_START_KEYSEL" data-ref="_M/VCE_LMI_FW_START_KEYSEL">VCE_LMI_FW_START_KEYSEL</dfn>				0x20e18</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_FW_PERIODIC_CTRL" data-ref="_M/VCE_LMI_FW_PERIODIC_CTRL">VCE_LMI_FW_PERIODIC_CTRL</dfn>			0x20e20</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_CTRL2" data-ref="_M/VCE_LMI_CTRL2">VCE_LMI_CTRL2</dfn>					0x20e74</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_CTRL" data-ref="_M/VCE_LMI_CTRL">VCE_LMI_CTRL</dfn>					0x20e98</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_VM_CTRL" data-ref="_M/VCE_LMI_VM_CTRL">VCE_LMI_VM_CTRL</dfn>					0x20ea0</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_SWAP_CNTL" data-ref="_M/VCE_LMI_SWAP_CNTL">VCE_LMI_SWAP_CNTL</dfn>				0x20eb4</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_SWAP_CNTL1" data-ref="_M/VCE_LMI_SWAP_CNTL1">VCE_LMI_SWAP_CNTL1</dfn>				0x20eb8</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/VCE_LMI_CACHE_CTRL" data-ref="_M/VCE_LMI_CACHE_CTRL">VCE_LMI_CACHE_CTRL</dfn>				0x20ef4</u></td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/VCE_CMD_NO_OP" data-ref="_M/VCE_CMD_NO_OP">VCE_CMD_NO_OP</dfn>					0x00000000</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/VCE_CMD_END" data-ref="_M/VCE_CMD_END">VCE_CMD_END</dfn>					0x00000001</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define <dfn class="macro" id="_M/VCE_CMD_IB" data-ref="_M/VCE_CMD_IB">VCE_CMD_IB</dfn>					0x00000002</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define <dfn class="macro" id="_M/VCE_CMD_FENCE" data-ref="_M/VCE_CMD_FENCE">VCE_CMD_FENCE</dfn>					0x00000003</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/VCE_CMD_TRAP" data-ref="_M/VCE_CMD_TRAP">VCE_CMD_TRAP</dfn>					0x00000004</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/VCE_CMD_IB_AUTO" data-ref="_M/VCE_CMD_IB_AUTO">VCE_CMD_IB_AUTO</dfn>					0x00000005</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/VCE_CMD_SEMAPHORE" data-ref="_M/VCE_CMD_SEMAPHORE">VCE_CMD_SEMAPHORE</dfn>				0x00000006</u></td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><i>/* discrete vce clocks */</i></td></tr>
<tr><th id="1930">1930</th><td><u>#define	<dfn class="macro" id="_M/CG_VCEPLL_FUNC_CNTL" data-ref="_M/CG_VCEPLL_FUNC_CNTL">CG_VCEPLL_FUNC_CNTL</dfn>				0xc0030600</u></td></tr>
<tr><th id="1931">1931</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_RESET_MASK" data-ref="_M/VCEPLL_RESET_MASK">VCEPLL_RESET_MASK</dfn>			0x00000001</u></td></tr>
<tr><th id="1932">1932</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_SLEEP_MASK" data-ref="_M/VCEPLL_SLEEP_MASK">VCEPLL_SLEEP_MASK</dfn>			0x00000002</u></td></tr>
<tr><th id="1933">1933</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_BYPASS_EN_MASK" data-ref="_M/VCEPLL_BYPASS_EN_MASK">VCEPLL_BYPASS_EN_MASK</dfn>			0x00000004</u></td></tr>
<tr><th id="1934">1934</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_CTLREQ_MASK" data-ref="_M/VCEPLL_CTLREQ_MASK">VCEPLL_CTLREQ_MASK</dfn>			0x00000008</u></td></tr>
<tr><th id="1935">1935</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_VCO_MODE_MASK" data-ref="_M/VCEPLL_VCO_MODE_MASK">VCEPLL_VCO_MODE_MASK</dfn>			0x00000600</u></td></tr>
<tr><th id="1936">1936</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_REF_DIV_MASK" data-ref="_M/VCEPLL_REF_DIV_MASK">VCEPLL_REF_DIV_MASK</dfn>			0x003F0000</u></td></tr>
<tr><th id="1937">1937</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_CTLACK_MASK" data-ref="_M/VCEPLL_CTLACK_MASK">VCEPLL_CTLACK_MASK</dfn>			0x40000000</u></td></tr>
<tr><th id="1938">1938</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_CTLACK2_MASK" data-ref="_M/VCEPLL_CTLACK2_MASK">VCEPLL_CTLACK2_MASK</dfn>			0x80000000</u></td></tr>
<tr><th id="1939">1939</th><td><u>#define	<dfn class="macro" id="_M/CG_VCEPLL_FUNC_CNTL_2" data-ref="_M/CG_VCEPLL_FUNC_CNTL_2">CG_VCEPLL_FUNC_CNTL_2</dfn>				0xc0030601</u></td></tr>
<tr><th id="1940">1940</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_PDIV_A" data-ref="_M/VCEPLL_PDIV_A">VCEPLL_PDIV_A</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1941">1941</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_PDIV_A_MASK" data-ref="_M/VCEPLL_PDIV_A_MASK">VCEPLL_PDIV_A_MASK</dfn>			0x0000007F</u></td></tr>
<tr><th id="1942">1942</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_PDIV_B" data-ref="_M/VCEPLL_PDIV_B">VCEPLL_PDIV_B</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1943">1943</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_PDIV_B_MASK" data-ref="_M/VCEPLL_PDIV_B_MASK">VCEPLL_PDIV_B_MASK</dfn>			0x00007F00</u></td></tr>
<tr><th id="1944">1944</th><td><u>#	define <dfn class="macro" id="_M/EVCLK_SRC_SEL" data-ref="_M/EVCLK_SRC_SEL">EVCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="1945">1945</th><td><u>#	define <dfn class="macro" id="_M/EVCLK_SRC_SEL_MASK" data-ref="_M/EVCLK_SRC_SEL_MASK">EVCLK_SRC_SEL_MASK</dfn>			0x01F00000</u></td></tr>
<tr><th id="1946">1946</th><td><u>#	define <dfn class="macro" id="_M/ECCLK_SRC_SEL" data-ref="_M/ECCLK_SRC_SEL">ECCLK_SRC_SEL</dfn>(x)				((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="1947">1947</th><td><u>#	define <dfn class="macro" id="_M/ECCLK_SRC_SEL_MASK" data-ref="_M/ECCLK_SRC_SEL_MASK">ECCLK_SRC_SEL_MASK</dfn>			0x3E000000</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define	<dfn class="macro" id="_M/CG_VCEPLL_FUNC_CNTL_3" data-ref="_M/CG_VCEPLL_FUNC_CNTL_3">CG_VCEPLL_FUNC_CNTL_3</dfn>				0xc0030602</u></td></tr>
<tr><th id="1949">1949</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_FB_DIV" data-ref="_M/VCEPLL_FB_DIV">VCEPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1950">1950</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_FB_DIV_MASK" data-ref="_M/VCEPLL_FB_DIV_MASK">VCEPLL_FB_DIV_MASK</dfn>			0x01FFFFFF</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define	<dfn class="macro" id="_M/CG_VCEPLL_FUNC_CNTL_4" data-ref="_M/CG_VCEPLL_FUNC_CNTL_4">CG_VCEPLL_FUNC_CNTL_4</dfn>				0xc0030603</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define	<dfn class="macro" id="_M/CG_VCEPLL_FUNC_CNTL_5" data-ref="_M/CG_VCEPLL_FUNC_CNTL_5">CG_VCEPLL_FUNC_CNTL_5</dfn>				0xc0030604</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define	<dfn class="macro" id="_M/CG_VCEPLL_SPREAD_SPECTRUM" data-ref="_M/CG_VCEPLL_SPREAD_SPECTRUM">CG_VCEPLL_SPREAD_SPECTRUM</dfn>			0xc0030606</u></td></tr>
<tr><th id="1954">1954</th><td><u>#	define <dfn class="macro" id="_M/VCEPLL_SSEN_MASK" data-ref="_M/VCEPLL_SSEN_MASK">VCEPLL_SSEN_MASK</dfn>				0x00000001</u></td></tr>
<tr><th id="1955">1955</th><td></td></tr>
<tr><th id="1956">1956</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="1957">1957</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_dce6_afmt.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_dce6_afmt.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
