
HVC-debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001dc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b818  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e94  0800b9f8  0800b9f8  0001b9f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d88c  0800d88c  0001d88c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d894  0800d894  0001d894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d898  0800d898  0001d898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001bc  20000000  0800d89c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0002f1f0  200001bc  0800da58  000201bc  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2002f3ac  0800da58  0002f3ac  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d45f  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000053fe  00000000  00000000  0003d64b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001708  00000000  00000000  00042a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000014c0  00000000  00000000  00044158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00025bd4  00000000  00000000  00045618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f673  00000000  00000000  0006b1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000d6d99  00000000  00000000  0008a85f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001615f8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005c08  00000000  00000000  00161648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001bc 	.word	0x200001bc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b9e0 	.word	0x0800b9e0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001c0 	.word	0x200001c0
 800021c:	0800b9e0 	.word	0x0800b9e0

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	; 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2iz>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009c4:	d215      	bcs.n	80009f2 <__aeabi_d2iz+0x36>
 80009c6:	d511      	bpl.n	80009ec <__aeabi_d2iz+0x30>
 80009c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d0:	d912      	bls.n	80009f8 <__aeabi_d2iz+0x3c>
 80009d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009e2:	fa23 f002 	lsr.w	r0, r3, r2
 80009e6:	bf18      	it	ne
 80009e8:	4240      	negne	r0, r0
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f6:	d105      	bne.n	8000a04 <__aeabi_d2iz+0x48>
 80009f8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009fc:	bf08      	it	eq
 80009fe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a02:	4770      	bx	lr
 8000a04:	f04f 0000 	mov.w	r0, #0
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <__aeabi_uldivmod>:
 8000a0c:	b953      	cbnz	r3, 8000a24 <__aeabi_uldivmod+0x18>
 8000a0e:	b94a      	cbnz	r2, 8000a24 <__aeabi_uldivmod+0x18>
 8000a10:	2900      	cmp	r1, #0
 8000a12:	bf08      	it	eq
 8000a14:	2800      	cmpeq	r0, #0
 8000a16:	bf1c      	itt	ne
 8000a18:	f04f 31ff 	movne.w	r1, #4294967295
 8000a1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a20:	f000 b974 	b.w	8000d0c <__aeabi_idiv0>
 8000a24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a2c:	f000 f806 	bl	8000a3c <__udivmoddi4>
 8000a30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a38:	b004      	add	sp, #16
 8000a3a:	4770      	bx	lr

08000a3c <__udivmoddi4>:
 8000a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a40:	9d08      	ldr	r5, [sp, #32]
 8000a42:	4604      	mov	r4, r0
 8000a44:	468e      	mov	lr, r1
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d14d      	bne.n	8000ae6 <__udivmoddi4+0xaa>
 8000a4a:	428a      	cmp	r2, r1
 8000a4c:	4694      	mov	ip, r2
 8000a4e:	d969      	bls.n	8000b24 <__udivmoddi4+0xe8>
 8000a50:	fab2 f282 	clz	r2, r2
 8000a54:	b152      	cbz	r2, 8000a6c <__udivmoddi4+0x30>
 8000a56:	fa01 f302 	lsl.w	r3, r1, r2
 8000a5a:	f1c2 0120 	rsb	r1, r2, #32
 8000a5e:	fa20 f101 	lsr.w	r1, r0, r1
 8000a62:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a66:	ea41 0e03 	orr.w	lr, r1, r3
 8000a6a:	4094      	lsls	r4, r2
 8000a6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a70:	0c21      	lsrs	r1, r4, #16
 8000a72:	fbbe f6f8 	udiv	r6, lr, r8
 8000a76:	fa1f f78c 	uxth.w	r7, ip
 8000a7a:	fb08 e316 	mls	r3, r8, r6, lr
 8000a7e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a82:	fb06 f107 	mul.w	r1, r6, r7
 8000a86:	4299      	cmp	r1, r3
 8000a88:	d90a      	bls.n	8000aa0 <__udivmoddi4+0x64>
 8000a8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a8e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a92:	f080 811f 	bcs.w	8000cd4 <__udivmoddi4+0x298>
 8000a96:	4299      	cmp	r1, r3
 8000a98:	f240 811c 	bls.w	8000cd4 <__udivmoddi4+0x298>
 8000a9c:	3e02      	subs	r6, #2
 8000a9e:	4463      	add	r3, ip
 8000aa0:	1a5b      	subs	r3, r3, r1
 8000aa2:	b2a4      	uxth	r4, r4
 8000aa4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000aa8:	fb08 3310 	mls	r3, r8, r0, r3
 8000aac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab0:	fb00 f707 	mul.w	r7, r0, r7
 8000ab4:	42a7      	cmp	r7, r4
 8000ab6:	d90a      	bls.n	8000ace <__udivmoddi4+0x92>
 8000ab8:	eb1c 0404 	adds.w	r4, ip, r4
 8000abc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ac0:	f080 810a 	bcs.w	8000cd8 <__udivmoddi4+0x29c>
 8000ac4:	42a7      	cmp	r7, r4
 8000ac6:	f240 8107 	bls.w	8000cd8 <__udivmoddi4+0x29c>
 8000aca:	4464      	add	r4, ip
 8000acc:	3802      	subs	r0, #2
 8000ace:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ad2:	1be4      	subs	r4, r4, r7
 8000ad4:	2600      	movs	r6, #0
 8000ad6:	b11d      	cbz	r5, 8000ae0 <__udivmoddi4+0xa4>
 8000ad8:	40d4      	lsrs	r4, r2
 8000ada:	2300      	movs	r3, #0
 8000adc:	e9c5 4300 	strd	r4, r3, [r5]
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	428b      	cmp	r3, r1
 8000ae8:	d909      	bls.n	8000afe <__udivmoddi4+0xc2>
 8000aea:	2d00      	cmp	r5, #0
 8000aec:	f000 80ef 	beq.w	8000cce <__udivmoddi4+0x292>
 8000af0:	2600      	movs	r6, #0
 8000af2:	e9c5 0100 	strd	r0, r1, [r5]
 8000af6:	4630      	mov	r0, r6
 8000af8:	4631      	mov	r1, r6
 8000afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000afe:	fab3 f683 	clz	r6, r3
 8000b02:	2e00      	cmp	r6, #0
 8000b04:	d14a      	bne.n	8000b9c <__udivmoddi4+0x160>
 8000b06:	428b      	cmp	r3, r1
 8000b08:	d302      	bcc.n	8000b10 <__udivmoddi4+0xd4>
 8000b0a:	4282      	cmp	r2, r0
 8000b0c:	f200 80f9 	bhi.w	8000d02 <__udivmoddi4+0x2c6>
 8000b10:	1a84      	subs	r4, r0, r2
 8000b12:	eb61 0303 	sbc.w	r3, r1, r3
 8000b16:	2001      	movs	r0, #1
 8000b18:	469e      	mov	lr, r3
 8000b1a:	2d00      	cmp	r5, #0
 8000b1c:	d0e0      	beq.n	8000ae0 <__udivmoddi4+0xa4>
 8000b1e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b22:	e7dd      	b.n	8000ae0 <__udivmoddi4+0xa4>
 8000b24:	b902      	cbnz	r2, 8000b28 <__udivmoddi4+0xec>
 8000b26:	deff      	udf	#255	; 0xff
 8000b28:	fab2 f282 	clz	r2, r2
 8000b2c:	2a00      	cmp	r2, #0
 8000b2e:	f040 8092 	bne.w	8000c56 <__udivmoddi4+0x21a>
 8000b32:	eba1 010c 	sub.w	r1, r1, ip
 8000b36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b3a:	fa1f fe8c 	uxth.w	lr, ip
 8000b3e:	2601      	movs	r6, #1
 8000b40:	0c20      	lsrs	r0, r4, #16
 8000b42:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b46:	fb07 1113 	mls	r1, r7, r3, r1
 8000b4a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b4e:	fb0e f003 	mul.w	r0, lr, r3
 8000b52:	4288      	cmp	r0, r1
 8000b54:	d908      	bls.n	8000b68 <__udivmoddi4+0x12c>
 8000b56:	eb1c 0101 	adds.w	r1, ip, r1
 8000b5a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b5e:	d202      	bcs.n	8000b66 <__udivmoddi4+0x12a>
 8000b60:	4288      	cmp	r0, r1
 8000b62:	f200 80cb 	bhi.w	8000cfc <__udivmoddi4+0x2c0>
 8000b66:	4643      	mov	r3, r8
 8000b68:	1a09      	subs	r1, r1, r0
 8000b6a:	b2a4      	uxth	r4, r4
 8000b6c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b70:	fb07 1110 	mls	r1, r7, r0, r1
 8000b74:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000b78:	fb0e fe00 	mul.w	lr, lr, r0
 8000b7c:	45a6      	cmp	lr, r4
 8000b7e:	d908      	bls.n	8000b92 <__udivmoddi4+0x156>
 8000b80:	eb1c 0404 	adds.w	r4, ip, r4
 8000b84:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b88:	d202      	bcs.n	8000b90 <__udivmoddi4+0x154>
 8000b8a:	45a6      	cmp	lr, r4
 8000b8c:	f200 80bb 	bhi.w	8000d06 <__udivmoddi4+0x2ca>
 8000b90:	4608      	mov	r0, r1
 8000b92:	eba4 040e 	sub.w	r4, r4, lr
 8000b96:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000b9a:	e79c      	b.n	8000ad6 <__udivmoddi4+0x9a>
 8000b9c:	f1c6 0720 	rsb	r7, r6, #32
 8000ba0:	40b3      	lsls	r3, r6
 8000ba2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ba6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000baa:	fa20 f407 	lsr.w	r4, r0, r7
 8000bae:	fa01 f306 	lsl.w	r3, r1, r6
 8000bb2:	431c      	orrs	r4, r3
 8000bb4:	40f9      	lsrs	r1, r7
 8000bb6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bba:	fa00 f306 	lsl.w	r3, r0, r6
 8000bbe:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bc2:	0c20      	lsrs	r0, r4, #16
 8000bc4:	fa1f fe8c 	uxth.w	lr, ip
 8000bc8:	fb09 1118 	mls	r1, r9, r8, r1
 8000bcc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bd0:	fb08 f00e 	mul.w	r0, r8, lr
 8000bd4:	4288      	cmp	r0, r1
 8000bd6:	fa02 f206 	lsl.w	r2, r2, r6
 8000bda:	d90b      	bls.n	8000bf4 <__udivmoddi4+0x1b8>
 8000bdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000be0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000be4:	f080 8088 	bcs.w	8000cf8 <__udivmoddi4+0x2bc>
 8000be8:	4288      	cmp	r0, r1
 8000bea:	f240 8085 	bls.w	8000cf8 <__udivmoddi4+0x2bc>
 8000bee:	f1a8 0802 	sub.w	r8, r8, #2
 8000bf2:	4461      	add	r1, ip
 8000bf4:	1a09      	subs	r1, r1, r0
 8000bf6:	b2a4      	uxth	r4, r4
 8000bf8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000bfc:	fb09 1110 	mls	r1, r9, r0, r1
 8000c00:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c04:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c08:	458e      	cmp	lr, r1
 8000c0a:	d908      	bls.n	8000c1e <__udivmoddi4+0x1e2>
 8000c0c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c10:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c14:	d26c      	bcs.n	8000cf0 <__udivmoddi4+0x2b4>
 8000c16:	458e      	cmp	lr, r1
 8000c18:	d96a      	bls.n	8000cf0 <__udivmoddi4+0x2b4>
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	4461      	add	r1, ip
 8000c1e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c22:	fba0 9402 	umull	r9, r4, r0, r2
 8000c26:	eba1 010e 	sub.w	r1, r1, lr
 8000c2a:	42a1      	cmp	r1, r4
 8000c2c:	46c8      	mov	r8, r9
 8000c2e:	46a6      	mov	lr, r4
 8000c30:	d356      	bcc.n	8000ce0 <__udivmoddi4+0x2a4>
 8000c32:	d053      	beq.n	8000cdc <__udivmoddi4+0x2a0>
 8000c34:	b15d      	cbz	r5, 8000c4e <__udivmoddi4+0x212>
 8000c36:	ebb3 0208 	subs.w	r2, r3, r8
 8000c3a:	eb61 010e 	sbc.w	r1, r1, lr
 8000c3e:	fa01 f707 	lsl.w	r7, r1, r7
 8000c42:	fa22 f306 	lsr.w	r3, r2, r6
 8000c46:	40f1      	lsrs	r1, r6
 8000c48:	431f      	orrs	r7, r3
 8000c4a:	e9c5 7100 	strd	r7, r1, [r5]
 8000c4e:	2600      	movs	r6, #0
 8000c50:	4631      	mov	r1, r6
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	f1c2 0320 	rsb	r3, r2, #32
 8000c5a:	40d8      	lsrs	r0, r3
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	fa21 f303 	lsr.w	r3, r1, r3
 8000c64:	4091      	lsls	r1, r2
 8000c66:	4301      	orrs	r1, r0
 8000c68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6c:	fa1f fe8c 	uxth.w	lr, ip
 8000c70:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c74:	fb07 3610 	mls	r6, r7, r0, r3
 8000c78:	0c0b      	lsrs	r3, r1, #16
 8000c7a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c7e:	fb00 f60e 	mul.w	r6, r0, lr
 8000c82:	429e      	cmp	r6, r3
 8000c84:	fa04 f402 	lsl.w	r4, r4, r2
 8000c88:	d908      	bls.n	8000c9c <__udivmoddi4+0x260>
 8000c8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c92:	d22f      	bcs.n	8000cf4 <__udivmoddi4+0x2b8>
 8000c94:	429e      	cmp	r6, r3
 8000c96:	d92d      	bls.n	8000cf4 <__udivmoddi4+0x2b8>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	b289      	uxth	r1, r1
 8000ca0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ca4:	fb07 3316 	mls	r3, r7, r6, r3
 8000ca8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cac:	fb06 f30e 	mul.w	r3, r6, lr
 8000cb0:	428b      	cmp	r3, r1
 8000cb2:	d908      	bls.n	8000cc6 <__udivmoddi4+0x28a>
 8000cb4:	eb1c 0101 	adds.w	r1, ip, r1
 8000cb8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000cbc:	d216      	bcs.n	8000cec <__udivmoddi4+0x2b0>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d914      	bls.n	8000cec <__udivmoddi4+0x2b0>
 8000cc2:	3e02      	subs	r6, #2
 8000cc4:	4461      	add	r1, ip
 8000cc6:	1ac9      	subs	r1, r1, r3
 8000cc8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ccc:	e738      	b.n	8000b40 <__udivmoddi4+0x104>
 8000cce:	462e      	mov	r6, r5
 8000cd0:	4628      	mov	r0, r5
 8000cd2:	e705      	b.n	8000ae0 <__udivmoddi4+0xa4>
 8000cd4:	4606      	mov	r6, r0
 8000cd6:	e6e3      	b.n	8000aa0 <__udivmoddi4+0x64>
 8000cd8:	4618      	mov	r0, r3
 8000cda:	e6f8      	b.n	8000ace <__udivmoddi4+0x92>
 8000cdc:	454b      	cmp	r3, r9
 8000cde:	d2a9      	bcs.n	8000c34 <__udivmoddi4+0x1f8>
 8000ce0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ce4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ce8:	3801      	subs	r0, #1
 8000cea:	e7a3      	b.n	8000c34 <__udivmoddi4+0x1f8>
 8000cec:	4646      	mov	r6, r8
 8000cee:	e7ea      	b.n	8000cc6 <__udivmoddi4+0x28a>
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	e794      	b.n	8000c1e <__udivmoddi4+0x1e2>
 8000cf4:	4640      	mov	r0, r8
 8000cf6:	e7d1      	b.n	8000c9c <__udivmoddi4+0x260>
 8000cf8:	46d0      	mov	r8, sl
 8000cfa:	e77b      	b.n	8000bf4 <__udivmoddi4+0x1b8>
 8000cfc:	3b02      	subs	r3, #2
 8000cfe:	4461      	add	r1, ip
 8000d00:	e732      	b.n	8000b68 <__udivmoddi4+0x12c>
 8000d02:	4630      	mov	r0, r6
 8000d04:	e709      	b.n	8000b1a <__udivmoddi4+0xde>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	e742      	b.n	8000b92 <__udivmoddi4+0x156>

08000d0c <__aeabi_idiv0>:
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop

08000d10 <setBMBErr>:
		{ 12657, 700 }, { 14281, 650 }, { 16112, 600 }, { 18146, 550 }, {
				20408, 500 }, { 22879, 450 }, { 25575, 400 },
		{ 28459, 350 }, { 31533, 300 }, { 34744, 250 }, { 38019, 200 }, {
				41331, 150 }, { 44621, 100 }, { 47792, 50 }, { 50833, 0 }, };

static void setBMBErr(uint8_t BMBIndex, BMB_I2C_Errs_t err) {
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	460a      	mov	r2, r1
 8000d1a:	71fb      	strb	r3, [r7, #7]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	71bb      	strb	r3, [r7, #6]
	if (BMBErrs[BMBIndex] == BMB_NO_ERR) {
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	4a08      	ldr	r2, [pc, #32]	; (8000d44 <setBMBErr+0x34>)
 8000d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d104      	bne.n	8000d36 <setBMBErr+0x26>
		BMBErrs[BMBIndex] = err;
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	79ba      	ldrb	r2, [r7, #6]
 8000d30:	4904      	ldr	r1, [pc, #16]	; (8000d44 <setBMBErr+0x34>)
 8000d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 8000d36:	bf00      	nop
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	2000588c 	.word	0x2000588c

08000d48 <adcOutputToVoltage>:

//takes in adc output and cell index to get voltage value
static int16_t adcOutputToVoltage(uint16_t ADC_val, int cell) {
 8000d48:	b5b0      	push	{r4, r5, r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	6039      	str	r1, [r7, #0]
 8000d52:	80fb      	strh	r3, [r7, #6]
	return ((ADC_val / 1023.0) * 4096) * resistorRatios[cell];
 8000d54:	88fb      	ldrh	r3, [r7, #6]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fbb4 	bl	80004c4 <__aeabi_i2d>
 8000d5c:	a318      	add	r3, pc, #96	; (adr r3, 8000dc0 <adcOutputToVoltage+0x78>)
 8000d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d62:	f7ff fd43 	bl	80007ec <__aeabi_ddiv>
 8000d66:	4602      	mov	r2, r0
 8000d68:	460b      	mov	r3, r1
 8000d6a:	4610      	mov	r0, r2
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <adcOutputToVoltage+0x70>)
 8000d74:	f7ff fc10 	bl	8000598 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4614      	mov	r4, r2
 8000d7e:	461d      	mov	r5, r3
 8000d80:	4a0e      	ldr	r2, [pc, #56]	; (8000dbc <adcOutputToVoltage+0x74>)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fbac 	bl	80004e8 <__aeabi_f2d>
 8000d90:	4602      	mov	r2, r0
 8000d92:	460b      	mov	r3, r1
 8000d94:	4620      	mov	r0, r4
 8000d96:	4629      	mov	r1, r5
 8000d98:	f7ff fbfe 	bl	8000598 <__aeabi_dmul>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	460b      	mov	r3, r1
 8000da0:	4610      	mov	r0, r2
 8000da2:	4619      	mov	r1, r3
 8000da4:	f7ff fe0a 	bl	80009bc <__aeabi_d2iz>
 8000da8:	4603      	mov	r3, r0
 8000daa:	b21b      	sxth	r3, r3
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bdb0      	pop	{r4, r5, r7, pc}
 8000db4:	f3af 8000 	nop.w
 8000db8:	40b00000 	.word	0x40b00000
 8000dbc:	0800d6ec 	.word	0x0800d6ec
 8000dc0:	00000000 	.word	0x00000000
 8000dc4:	408ff800 	.word	0x408ff800

08000dc8 <lutTemp>:

// Returns temperature in 1/10th degC given ADC
// using LUT interpolation from the transfer function.
// See drive doc "18e CMR BMS Temperature Math" for LUT
static int16_t lutTemp(uint16_t ADC_lt) {
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80fb      	strh	r3, [r7, #6]
	// Check if input is out of LUT bounds
	// If so, return the boundary values
	if (ADC_lt < lut[0][0]) {
 8000dd2:	f242 2262 	movw	r2, #8802	; 0x2262
 8000dd6:	88fb      	ldrh	r3, [r7, #6]
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d203      	bcs.n	8000de4 <lutTemp+0x1c>
		return lut[0][1];
 8000ddc:	f240 3352 	movw	r3, #850	; 0x352
 8000de0:	b21b      	sxth	r3, r3
 8000de2:	e05a      	b.n	8000e9a <lutTemp+0xd2>
	}
	if (ADC_lt > lut[LUT_SIZE - 1][0]) {
 8000de4:	2312      	movs	r3, #18
 8000de6:	3b01      	subs	r3, #1
 8000de8:	4a2f      	ldr	r2, [pc, #188]	; (8000ea8 <lutTemp+0xe0>)
 8000dea:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000dee:	88fa      	ldrh	r2, [r7, #6]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d907      	bls.n	8000e04 <lutTemp+0x3c>
		return lut[LUT_SIZE - 1][1];
 8000df4:	2312      	movs	r3, #18
 8000df6:	3b01      	subs	r3, #1
 8000df8:	4a2b      	ldr	r2, [pc, #172]	; (8000ea8 <lutTemp+0xe0>)
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	4413      	add	r3, r2
 8000dfe:	885b      	ldrh	r3, [r3, #2]
 8000e00:	b21b      	sxth	r3, r3
 8000e02:	e04a      	b.n	8000e9a <lutTemp+0xd2>
	}

	// Modified LUT linear interpolation code from stack overflow
	uint8_t i;
	for (i = 0; i < LUT_SIZE - 1; ++i) {
 8000e04:	2300      	movs	r3, #0
 8000e06:	73fb      	strb	r3, [r7, #15]
 8000e08:	e040      	b.n	8000e8c <lutTemp+0xc4>
		if (lut[i][0] <= ADC_lt && lut[i + 1][0] >= ADC_lt) {
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	4a26      	ldr	r2, [pc, #152]	; (8000ea8 <lutTemp+0xe0>)
 8000e0e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000e12:	88fa      	ldrh	r2, [r7, #6]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d336      	bcc.n	8000e86 <lutTemp+0xbe>
 8000e18:	7bfb      	ldrb	r3, [r7, #15]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	4a22      	ldr	r2, [pc, #136]	; (8000ea8 <lutTemp+0xe0>)
 8000e1e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000e22:	88fa      	ldrh	r2, [r7, #6]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d82e      	bhi.n	8000e86 <lutTemp+0xbe>
			// Target value is between two LUT points
			uint16_t diffADC = ADC_lt - lut[i][0];
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	4a1f      	ldr	r2, [pc, #124]	; (8000ea8 <lutTemp+0xe0>)
 8000e2c:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000e30:	88fa      	ldrh	r2, [r7, #6]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	81bb      	strh	r3, [r7, #12]
			uint16_t diffLUT = lut[i + 1][0] - lut[i][0];
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	4a1b      	ldr	r2, [pc, #108]	; (8000ea8 <lutTemp+0xe0>)
 8000e3c:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	4919      	ldr	r1, [pc, #100]	; (8000ea8 <lutTemp+0xe0>)
 8000e44:	f831 3023 	ldrh.w	r3, [r1, r3, lsl #2]
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	817b      	strh	r3, [r7, #10]

			return lut[i][1] + ((lut[i + 1][1] - lut[i][1]) * diffADC) / diffLUT;
 8000e4c:	7bfb      	ldrb	r3, [r7, #15]
 8000e4e:	4a16      	ldr	r2, [pc, #88]	; (8000ea8 <lutTemp+0xe0>)
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	885a      	ldrh	r2, [r3, #2]
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	4913      	ldr	r1, [pc, #76]	; (8000ea8 <lutTemp+0xe0>)
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	440b      	add	r3, r1
 8000e60:	885b      	ldrh	r3, [r3, #2]
 8000e62:	4618      	mov	r0, r3
 8000e64:	7bfb      	ldrb	r3, [r7, #15]
 8000e66:	4910      	ldr	r1, [pc, #64]	; (8000ea8 <lutTemp+0xe0>)
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	885b      	ldrh	r3, [r3, #2]
 8000e6e:	1ac3      	subs	r3, r0, r3
 8000e70:	89b9      	ldrh	r1, [r7, #12]
 8000e72:	fb03 f101 	mul.w	r1, r3, r1
 8000e76:	897b      	ldrh	r3, [r7, #10]
 8000e78:	fb91 f3f3 	sdiv	r3, r1, r3
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	4413      	add	r3, r2
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	b21b      	sxth	r3, r3
 8000e84:	e009      	b.n	8000e9a <lutTemp+0xd2>
	for (i = 0; i < LUT_SIZE - 1; ++i) {
 8000e86:	7bfb      	ldrb	r3, [r7, #15]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	73fb      	strb	r3, [r7, #15]
 8000e8c:	7bfa      	ldrb	r2, [r7, #15]
 8000e8e:	2312      	movs	r3, #18
 8000e90:	3b01      	subs	r3, #1
 8000e92:	429a      	cmp	r2, r3
 8000e94:	dbb9      	blt.n	8000e0a <lutTemp+0x42>
		}
	}

	// Something went wrong, return max temp
	return 850;
 8000e96:	f240 3352 	movw	r3, #850	; 0x352
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	0800d710 	.word	0x0800d710

08000eac <updateBMBData>:


//update corresponding voltage or temperature reading
void updateBMBData(uint16_t val, uint8_t adcChannel, uint8_t muxChannel, uint8_t bmb) {
 8000eac:	b5b0      	push	{r4, r5, r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4604      	mov	r4, r0
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	4611      	mov	r1, r2
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4623      	mov	r3, r4
 8000ebc:	80fb      	strh	r3, [r7, #6]
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	717b      	strb	r3, [r7, #5]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	713b      	strb	r3, [r7, #4]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	70fb      	strb	r3, [r7, #3]
	ADC_Mux_Channel_t indexToUpdate = ADCChannelLookupArr[adcChannel][muxChannel];
 8000eca:	797a      	ldrb	r2, [r7, #5]
 8000ecc:	793b      	ldrb	r3, [r7, #4]
 8000ece:	492b      	ldr	r1, [pc, #172]	; (8000f7c <updateBMBData+0xd0>)
 8000ed0:	0092      	lsls	r2, r2, #2
 8000ed2:	440a      	add	r2, r1
 8000ed4:	4413      	add	r3, r2
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	73fb      	strb	r3, [r7, #15]
	if(indexToUpdate <= CELL9) {
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	2b08      	cmp	r3, #8
 8000ede:	d82e      	bhi.n	8000f3e <updateBMBData+0x92>
		int16_t voltage = adcOutputToVoltage(val, indexToUpdate);
 8000ee0:	7bfa      	ldrb	r2, [r7, #15]
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff ff2e 	bl	8000d48 <adcOutputToVoltage>
 8000eec:	4603      	mov	r3, r0
 8000eee:	81bb      	strh	r3, [r7, #12]
		if (indexToUpdate == CELL1) {
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10a      	bne.n	8000f0c <updateBMBData+0x60>
		    BMBData[bmb].cellVoltages[0] = voltage;
 8000ef6:	78fa      	ldrb	r2, [r7, #3]
 8000ef8:	89b8      	ldrh	r0, [r7, #12]
 8000efa:	4921      	ldr	r1, [pc, #132]	; (8000f80 <updateBMBData+0xd4>)
 8000efc:	4613      	mov	r3, r2
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	4413      	add	r3, r2
 8000f02:	011b      	lsls	r3, r3, #4
 8000f04:	440b      	add	r3, r1
 8000f06:	4602      	mov	r2, r0
 8000f08:	801a      	strh	r2, [r3, #0]
 8000f0a:	e018      	b.n	8000f3e <updateBMBData+0x92>
        } else {
            BMBData[bmb].cellVoltages[indexToUpdate] = voltage - BMBData[bmb].cellVoltages[indexToUpdate - 1];
 8000f0c:	89b8      	ldrh	r0, [r7, #12]
 8000f0e:	78fa      	ldrb	r2, [r7, #3]
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	1e59      	subs	r1, r3, #1
 8000f14:	4c1a      	ldr	r4, [pc, #104]	; (8000f80 <updateBMBData+0xd4>)
 8000f16:	4613      	mov	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	4413      	add	r3, r2
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	440b      	add	r3, r1
 8000f20:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 8000f24:	78fa      	ldrb	r2, [r7, #3]
 8000f26:	7bf9      	ldrb	r1, [r7, #15]
 8000f28:	1ac3      	subs	r3, r0, r3
 8000f2a:	b29c      	uxth	r4, r3
 8000f2c:	4814      	ldr	r0, [pc, #80]	; (8000f80 <updateBMBData+0xd4>)
 8000f2e:	4613      	mov	r3, r2
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	4413      	add	r3, r2
 8000f34:	00db      	lsls	r3, r3, #3
 8000f36:	440b      	add	r3, r1
 8000f38:	4622      	mov	r2, r4
 8000f3a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        }
	}
	if(CELL9 < indexToUpdate && indexToUpdate <= THERM15) {
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	2b08      	cmp	r3, #8
 8000f42:	d917      	bls.n	8000f74 <updateBMBData+0xc8>
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	2b17      	cmp	r3, #23
 8000f48:	d814      	bhi.n	8000f74 <updateBMBData+0xc8>
		BMBData[bmb].cellTemperatures[indexToUpdate - THERM1] = lutTemp(val);
 8000f4a:	78fc      	ldrb	r4, [r7, #3]
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f1a3 0509 	sub.w	r5, r3, #9
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ff37 	bl	8000dc8 <lutTemp>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <updateBMBData+0xd4>)
 8000f60:	4623      	mov	r3, r4
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	4423      	add	r3, r4
 8000f66:	00db      	lsls	r3, r3, #3
 8000f68:	442b      	add	r3, r5
 8000f6a:	3308      	adds	r3, #8
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	4413      	add	r3, r2
 8000f70:	460a      	mov	r2, r1
 8000f72:	805a      	strh	r2, [r3, #2]
	}
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bdb0      	pop	{r4, r5, r7, pc}
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	200001d8 	.word	0x200001d8

08000f84 <BMBInit>:
	for (int i = 0; i < NUM_BMBS; i++) {
		BMBTimeoutCount[i] = BMB_TIMEOUT;
	}
}

void BMBInit() {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
	// Period
	const TickType_t xPeriod = 1000 / BMB_SAMPLE_TASK_RATE;		// In ticks (ms)
 8000f8a:	23c8      	movs	r3, #200	; 0xc8
 8000f8c:	607b      	str	r3, [r7, #4]
	if (!i2cInit()) {
 8000f8e:	f000 ff91 	bl	8001eb4 <i2cInit>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f083 0301 	eor.w	r3, r3, #1
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d002      	beq.n	8000fa4 <BMBInit+0x20>
		cmr_panic("Couldn't initialize I2C BMB Chain");
 8000f9e:	4803      	ldr	r0, [pc, #12]	; (8000fac <BMBInit+0x28>)
 8000fa0:	f003 f8bb 	bl	800411a <cmr_panic>
	}
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	0800b9f8 	.word	0x0800b9f8

08000fb0 <sampleOneBMB>:

bool sampleOneBMB(uint8_t BMBIndex, uint8_t BMBNum, uint8_t BMBSide) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
 8000fba:	460b      	mov	r3, r1
 8000fbc:	71bb      	strb	r3, [r7, #6]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	717b      	strb	r3, [r7, #5]
    if (!i2c_enableI2CMux(BMBNum, BMBSide)) {
 8000fc2:	797a      	ldrb	r2, [r7, #5]
 8000fc4:	79bb      	ldrb	r3, [r7, #6]
 8000fc6:	4611      	mov	r1, r2
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f001 f82f 	bl	800202c <i2c_enableI2CMux>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	f083 0301 	eor.w	r3, r3, #1
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d00e      	beq.n	8000ff8 <sampleOneBMB+0x48>
    	BMBTimeoutCount[BMBIndex]++;
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	4a58      	ldr	r2, [pc, #352]	; (8001140 <sampleOneBMB+0x190>)
 8000fde:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fe2:	3201      	adds	r2, #1
 8000fe4:	4956      	ldr	r1, [pc, #344]	; (8001140 <sampleOneBMB+0x190>)
 8000fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	setBMBErr(BMBIndex, BMB_ENABLE_I2C_MUX_ERR);
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	2107      	movs	r1, #7
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fe8e 	bl	8000d10 <setBMBErr>
        return false;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	e09e      	b.n	8001136 <sampleOneBMB+0x186>
    }
    //select through each of the mux channels
    for (int channel = 0; channel < NUM_MUX_CHANNELS; channel++) {
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	e038      	b.n	8001070 <sampleOneBMB+0xc0>
        if (!i2c_select4MuxChannel(channel)) {
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	b2db      	uxtb	r3, r3
 8001002:	4618      	mov	r0, r3
 8001004:	f001 f8a0 	bl	8002148 <i2c_select4MuxChannel>
 8001008:	4603      	mov	r3, r0
 800100a:	f083 0301 	eor.w	r3, r3, #1
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00e      	beq.n	8001032 <sampleOneBMB+0x82>
        	BMBTimeoutCount[BMBIndex]++;
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	4a4a      	ldr	r2, [pc, #296]	; (8001140 <sampleOneBMB+0x190>)
 8001018:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800101c:	3201      	adds	r2, #1
 800101e:	4948      	ldr	r1, [pc, #288]	; (8001140 <sampleOneBMB+0x190>)
 8001020:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        	setBMBErr(BMBIndex, BMB_SEL_4_MUX_ERR);
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	2109      	movs	r1, #9
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fe71 	bl	8000d10 <setBMBErr>
            return false;
 800102e:	2300      	movs	r3, #0
 8001030:	e081      	b.n	8001136 <sampleOneBMB+0x186>
        }
        // through each channel, input 8 adc channels
        if (!i2c_scanADC(BMBADCResponse[channel])) {
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	011b      	lsls	r3, r3, #4
 8001036:	4a43      	ldr	r2, [pc, #268]	; (8001144 <sampleOneBMB+0x194>)
 8001038:	4413      	add	r3, r2
 800103a:	4618      	mov	r0, r3
 800103c:	f001 f904 	bl	8002248 <i2c_scanADC>
 8001040:	4603      	mov	r3, r0
 8001042:	f083 0301 	eor.w	r3, r3, #1
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00e      	beq.n	800106a <sampleOneBMB+0xba>
        	BMBTimeoutCount[BMBIndex]++;
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	4a3c      	ldr	r2, [pc, #240]	; (8001140 <sampleOneBMB+0x190>)
 8001050:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001054:	3201      	adds	r2, #1
 8001056:	493a      	ldr	r1, [pc, #232]	; (8001140 <sampleOneBMB+0x190>)
 8001058:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        	setBMBErr(BMBIndex, BMB_SCAN_ADC_ERR);
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	210a      	movs	r1, #10
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fe55 	bl	8000d10 <setBMBErr>
            return false;
 8001066:	2300      	movs	r3, #0
 8001068:	e065      	b.n	8001136 <sampleOneBMB+0x186>
    for (int channel = 0; channel < NUM_MUX_CHANNELS; channel++) {
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	3301      	adds	r3, #1
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2b03      	cmp	r3, #3
 8001074:	ddc3      	ble.n	8000ffe <sampleOneBMB+0x4e>
        }
    }
    // increment the counter or reset if we just flashed
    if (BMBFlashCounter >= LED_FLASH_COUNT) {
 8001076:	4b34      	ldr	r3, [pc, #208]	; (8001148 <sampleOneBMB+0x198>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2232      	movs	r2, #50	; 0x32
 800107c:	4293      	cmp	r3, r2
 800107e:	d31a      	bcc.n	80010b6 <sampleOneBMB+0x106>
        // we got to threshold, blink this BMB
        if (!i2c_selectMuxBlink()) {
 8001080:	f001 f890 	bl	80021a4 <i2c_selectMuxBlink>
 8001084:	4603      	mov	r3, r0
 8001086:	f083 0301 	eor.w	r3, r3, #1
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d00e      	beq.n	80010ae <sampleOneBMB+0xfe>
        	setBMBErr(BMBIndex, BMB_MUX_BLINK_ERR);
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	210b      	movs	r1, #11
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fe3b 	bl	8000d10 <setBMBErr>
        	BMBTimeoutCount[BMBIndex]++;
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	4a28      	ldr	r2, [pc, #160]	; (8001140 <sampleOneBMB+0x190>)
 800109e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010a2:	3201      	adds	r2, #1
 80010a4:	4926      	ldr	r1, [pc, #152]	; (8001140 <sampleOneBMB+0x190>)
 80010a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            return false;
 80010aa:	2300      	movs	r3, #0
 80010ac:	e043      	b.n	8001136 <sampleOneBMB+0x186>
        }
        BMBFlashCounter = 0;
 80010ae:	4b26      	ldr	r3, [pc, #152]	; (8001148 <sampleOneBMB+0x198>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
 80010b4:	e005      	b.n	80010c2 <sampleOneBMB+0x112>
    } else {
        BMBFlashCounter++;
 80010b6:	4b24      	ldr	r3, [pc, #144]	; (8001148 <sampleOneBMB+0x198>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	3301      	adds	r3, #1
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4b22      	ldr	r3, [pc, #136]	; (8001148 <sampleOneBMB+0x198>)
 80010c0:	701a      	strb	r2, [r3, #0]
    }
    if (!(i2c_disableI2CMux(BMBNum))) {
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f001 f805 	bl	80020d4 <i2c_disableI2CMux>
 80010ca:	4603      	mov	r3, r0
 80010cc:	f083 0301 	eor.w	r3, r3, #1
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d00e      	beq.n	80010f4 <sampleOneBMB+0x144>
    	BMBTimeoutCount[BMBIndex]++;
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	4a19      	ldr	r2, [pc, #100]	; (8001140 <sampleOneBMB+0x190>)
 80010da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010de:	3201      	adds	r2, #1
 80010e0:	4917      	ldr	r1, [pc, #92]	; (8001140 <sampleOneBMB+0x190>)
 80010e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	setBMBErr(BMBIndex, BMB_DISABLE_I2C_MUX_ERR);
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	210c      	movs	r1, #12
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fe10 	bl	8000d10 <setBMBErr>
        return false;
 80010f0:	2300      	movs	r3, #0
 80010f2:	e020      	b.n	8001136 <sampleOneBMB+0x186>
    }
    uint8_t enabled, side;
    if (!i2c_readI2CMux(BMBNum, &enabled, &side) || enabled) {
 80010f4:	f107 020a 	add.w	r2, r7, #10
 80010f8:	f107 010b 	add.w	r1, r7, #11
 80010fc:	79bb      	ldrb	r3, [r7, #6]
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 ffba 	bl	8002078 <i2c_readI2CMux>
 8001104:	4603      	mov	r3, r0
 8001106:	f083 0301 	eor.w	r3, r3, #1
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2b00      	cmp	r3, #0
 800110e:	d102      	bne.n	8001116 <sampleOneBMB+0x166>
 8001110:	7afb      	ldrb	r3, [r7, #11]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d00e      	beq.n	8001134 <sampleOneBMB+0x184>
    	BMBTimeoutCount[BMBIndex]++;
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4a09      	ldr	r2, [pc, #36]	; (8001140 <sampleOneBMB+0x190>)
 800111a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800111e:	3201      	adds	r2, #1
 8001120:	4907      	ldr	r1, [pc, #28]	; (8001140 <sampleOneBMB+0x190>)
 8001122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	setBMBErr(BMBIndex, BMB_DISABLE_I2C_MUX_ERR);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	210c      	movs	r1, #12
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fdf0 	bl	8000d10 <setBMBErr>
        return false;
 8001130:	2300      	movs	r3, #0
 8001132:	e000      	b.n	8001136 <sampleOneBMB+0x186>
    }
    return true;
 8001134:	2301      	movs	r3, #1
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2000584c 	.word	0x2000584c
 8001144:	200004d8 	.word	0x200004d8
 8001148:	20000518 	.word	0x20000518

0800114c <calculateOneBMB>:
	}
}

// calculate all the values for a single BMB
// this does converting to voltage, converting to temp, calculating avg
void calculateOneBMB(uint8_t BMBIndex) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
    for(int mux = 0; mux < NUM_MUX_CHANNELS; mux++) {
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	e01a      	b.n	8001192 <calculateOneBMB+0x46>
        for(int adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	e011      	b.n	8001186 <calculateOneBMB+0x3a>
            // convert each bmb response to voltage or temperature
            updateBMBData(BMBADCResponse[mux][adc], adc, mux, BMBIndex);
 8001162:	4910      	ldr	r1, [pc, #64]	; (80011a4 <calculateOneBMB+0x58>)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	00da      	lsls	r2, r3, #3
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	4413      	add	r3, r2
 800116c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001170:	b298      	uxth	r0, r3
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	b2d9      	uxtb	r1, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	b2da      	uxtb	r2, r3
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	f7ff fe96 	bl	8000eac <updateBMBData>
        for(int adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	3301      	adds	r3, #1
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	2b07      	cmp	r3, #7
 800118a:	ddea      	ble.n	8001162 <calculateOneBMB+0x16>
    for(int mux = 0; mux < NUM_MUX_CHANNELS; mux++) {
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	3301      	adds	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	2b03      	cmp	r3, #3
 8001196:	dde1      	ble.n	800115c <calculateOneBMB+0x10>
        }
    }
}
 8001198:	bf00      	nop
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	200004d8 	.word	0x200004d8

080011a8 <vBMBSampleTask>:


void vBMBSampleTask(void *pvParameters) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

	BMBInit();
 80011b0:	f7ff fee8 	bl	8000f84 <BMBInit>

	// Previous wake time pointer
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80011b4:	f004 fc60 	bl	8005a78 <xTaskGetTickCount>
 80011b8:	4603      	mov	r3, r0
 80011ba:	60bb      	str	r3, [r7, #8]
	vTaskDelayUntil(&xLastWakeTime, 50);
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	2132      	movs	r1, #50	; 0x32
 80011c2:	4618      	mov	r0, r3
 80011c4:	f004 fae2 	bl	800578c <vTaskDelayUntil>

	while (1) {
		for (uint8_t BMBIndex = 0; BMBIndex < 16; BMBIndex++) {//TODO: Change back to BMBIndex < NUM_BMBS
 80011c8:	2300      	movs	r3, #0
 80011ca:	73fb      	strb	r3, [r7, #15]
 80011cc:	e03c      	b.n	8001248 <vBMBSampleTask+0xa0>
			//since we treat each BMB side as an individual bmb
			//we just check whether the current bmb index is odd/even
			//uint8_t BMBSide = BMBIndex % 2;
			uint8_t BMBSide = 1; // TODO: CHANGE THIS BACKs
 80011ce:	2301      	movs	r3, #1
 80011d0:	73bb      	strb	r3, [r7, #14]
			// our actual BMB number, the physical board
			//uint8_t BMBNum = BMBIndex / 2;
			uint8_t BMBNum = 0; // TODO: Change back
 80011d2:	2300      	movs	r3, #0
 80011d4:	737b      	strb	r3, [r7, #13]

			//Sample BMBs
			// Get interesting crashes in list.c:192 with critical
			//taskENTER_CRITICAL();
			// Sample a single BMB (number and side fully)
			if (!sampleOneBMB(0, BMBNum, BMBSide)) {
 80011d6:	7bba      	ldrb	r2, [r7, #14]
 80011d8:	7b7b      	ldrb	r3, [r7, #13]
 80011da:	4619      	mov	r1, r3
 80011dc:	2000      	movs	r0, #0
 80011de:	f7ff fee7 	bl	8000fb0 <sampleOneBMB>
 80011e2:	4603      	mov	r3, r0
 80011e4:	f083 0301 	eor.w	r3, r3, #1
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d019      	beq.n	8001222 <vBMBSampleTask+0x7a>
				// there was an error, so reset mux
				BMBTimeoutCount[BMBIndex]++;
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	4a1a      	ldr	r2, [pc, #104]	; (800125c <vBMBSampleTask+0xb4>)
 80011f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011f6:	3201      	adds	r2, #1
 80011f8:	4918      	ldr	r1, [pc, #96]	; (800125c <vBMBSampleTask+0xb4>)
 80011fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (!(i2c_disableI2CMux(0))) {
 80011fe:	2000      	movs	r0, #0
 8001200:	f000 ff68 	bl	80020d4 <i2c_disableI2CMux>
 8001204:	4603      	mov	r3, r0
 8001206:	f083 0301 	eor.w	r3, r3, #1
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b00      	cmp	r3, #0
 800120e:	d00d      	beq.n	800122c <vBMBSampleTask+0x84>
					BMBTimeoutCount[BMBIndex]++;
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	4a12      	ldr	r2, [pc, #72]	; (800125c <vBMBSampleTask+0xb4>)
 8001214:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001218:	3201      	adds	r2, #1
 800121a:	4910      	ldr	r1, [pc, #64]	; (800125c <vBMBSampleTask+0xb4>)
 800121c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001220:	e004      	b.n	800122c <vBMBSampleTask+0x84>
				}
			} else {
				BMBTimeoutCount[BMBIndex] = 0;
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	4a0d      	ldr	r2, [pc, #52]	; (800125c <vBMBSampleTask+0xb4>)
 8001226:	2100      	movs	r1, #0
 8001228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}
			//taskEXIT_CRITICAL();

			if(BMBTimeoutCount[BMBIndex] != 0) {
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	4a0b      	ldr	r2, [pc, #44]	; (800125c <vBMBSampleTask+0xb4>)
 8001230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d103      	bne.n	8001240 <vBMBSampleTask+0x98>
				// we had a timeout, continue onto next BMB
				continue;
			}

			// Calculate the values for this BMB
			calculateOneBMB(0);
 8001238:	2000      	movs	r0, #0
 800123a:	f7ff ff87 	bl	800114c <calculateOneBMB>
 800123e:	e000      	b.n	8001242 <vBMBSampleTask+0x9a>
				continue;
 8001240:	bf00      	nop
		for (uint8_t BMBIndex = 0; BMBIndex < 16; BMBIndex++) {//TODO: Change back to BMBIndex < NUM_BMBS
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	3301      	adds	r3, #1
 8001246:	73fb      	strb	r3, [r7, #15]
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	2b0f      	cmp	r3, #15
 800124c:	d9bf      	bls.n	80011ce <vBMBSampleTask+0x26>
			//doCellBalanceOneBMB(BMBIndex);

		} // end for loop
		//doCellBalanceAllBMBs();
		//TickType_t temp = xTaskGetTickCount();
		vTaskDelayUntil(&xLastWakeTime, BMB_SAMPLE_TASK_RATE);
 800124e:	f107 0308 	add.w	r3, r7, #8
 8001252:	2105      	movs	r1, #5
 8001254:	4618      	mov	r0, r3
 8001256:	f004 fa99 	bl	800578c <vTaskDelayUntil>
		for (uint8_t BMBIndex = 0; BMBIndex < 16; BMBIndex++) {//TODO: Change back to BMBIndex < NUM_BMBS
 800125a:	e7b5      	b.n	80011c8 <vBMBSampleTask+0x20>
 800125c:	2000584c 	.word	0x2000584c

08001260 <getBMBMaxTempIndex>:
static int16_t linearTemp(uint16_t ADC_lt) {
	return (int16_t) ((-2 * ((int32_t) (uint32_t) ADC_lt)) / 117 + 860);
}

// Lookup functions
uint8_t getBMBMaxTempIndex(uint8_t bmb_index) {
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
	int16_t maxTemp = 0xFFFF;
 800126a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800126e:	81fb      	strh	r3, [r7, #14]
	uint8_t cell_index = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < TSENSE_CHANNELS_PER_BMB; i++) {
 8001274:	2300      	movs	r3, #0
 8001276:	733b      	strb	r3, [r7, #12]
 8001278:	e019      	b.n	80012ae <getBMBMaxTempIndex+0x4e>
		int16_t temp = BMBData[bmb_index].cellTemperatures[i];
 800127a:	79fa      	ldrb	r2, [r7, #7]
 800127c:	7b39      	ldrb	r1, [r7, #12]
 800127e:	4811      	ldr	r0, [pc, #68]	; (80012c4 <getBMBMaxTempIndex+0x64>)
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	00db      	lsls	r3, r3, #3
 8001288:	440b      	add	r3, r1
 800128a:	3308      	adds	r3, #8
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	4403      	add	r3, r0
 8001290:	885b      	ldrh	r3, [r3, #2]
 8001292:	817b      	strh	r3, [r7, #10]
		if (temp > maxTemp) {
 8001294:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001298:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800129c:	429a      	cmp	r2, r3
 800129e:	dd03      	ble.n	80012a8 <getBMBMaxTempIndex+0x48>
			maxTemp = temp;
 80012a0:	897b      	ldrh	r3, [r7, #10]
 80012a2:	81fb      	strh	r3, [r7, #14]
			cell_index = i;
 80012a4:	7b3b      	ldrb	r3, [r7, #12]
 80012a6:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < TSENSE_CHANNELS_PER_BMB; i++) {
 80012a8:	7b3b      	ldrb	r3, [r7, #12]
 80012aa:	3301      	adds	r3, #1
 80012ac:	733b      	strb	r3, [r7, #12]
 80012ae:	7b3b      	ldrb	r3, [r7, #12]
 80012b0:	2b0e      	cmp	r3, #14
 80012b2:	d9e2      	bls.n	800127a <getBMBMaxTempIndex+0x1a>
		}
	}
	return cell_index;
 80012b4:	7b7b      	ldrb	r3, [r7, #13]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	200001d8 	.word	0x200001d8

080012c8 <getBMBMinTempIndex>:

uint8_t getBMBMinTempIndex(uint8_t bmb_index) {
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
	int16_t minTemp = 0x7FFF;
 80012d2:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80012d6:	81fb      	strh	r3, [r7, #14]
	uint8_t cell_index = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < TSENSE_CHANNELS_PER_BMB; i++) {
 80012dc:	2300      	movs	r3, #0
 80012de:	733b      	strb	r3, [r7, #12]
 80012e0:	e019      	b.n	8001316 <getBMBMinTempIndex+0x4e>
		int16_t temp = BMBData[bmb_index].cellTemperatures[i];
 80012e2:	79fa      	ldrb	r2, [r7, #7]
 80012e4:	7b39      	ldrb	r1, [r7, #12]
 80012e6:	4811      	ldr	r0, [pc, #68]	; (800132c <getBMBMinTempIndex+0x64>)
 80012e8:	4613      	mov	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	440b      	add	r3, r1
 80012f2:	3308      	adds	r3, #8
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	4403      	add	r3, r0
 80012f8:	885b      	ldrh	r3, [r3, #2]
 80012fa:	817b      	strh	r3, [r7, #10]
		if (temp < minTemp) {
 80012fc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001300:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001304:	429a      	cmp	r2, r3
 8001306:	da03      	bge.n	8001310 <getBMBMinTempIndex+0x48>
			minTemp = temp;
 8001308:	897b      	ldrh	r3, [r7, #10]
 800130a:	81fb      	strh	r3, [r7, #14]
			cell_index = i;
 800130c:	7b3b      	ldrb	r3, [r7, #12]
 800130e:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < TSENSE_CHANNELS_PER_BMB; i++) {
 8001310:	7b3b      	ldrb	r3, [r7, #12]
 8001312:	3301      	adds	r3, #1
 8001314:	733b      	strb	r3, [r7, #12]
 8001316:	7b3b      	ldrb	r3, [r7, #12]
 8001318:	2b0e      	cmp	r3, #14
 800131a:	d9e2      	bls.n	80012e2 <getBMBMinTempIndex+0x1a>
		}
	}
	return cell_index;
 800131c:	7b7b      	ldrb	r3, [r7, #13]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	200001d8 	.word	0x200001d8

08001330 <getBMBMaxVoltIndex>:

uint8_t getBMBMaxVoltIndex(uint8_t bmb_index) {
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
	uint16_t maxVoltage = 0;
 800133a:	2300      	movs	r3, #0
 800133c:	81fb      	strh	r3, [r7, #14]
	uint8_t cell_index = 0;
 800133e:	2300      	movs	r3, #0
 8001340:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < VSENSE_CHANNELS_PER_BMB; i++) {
 8001342:	2300      	movs	r3, #0
 8001344:	733b      	strb	r3, [r7, #12]
 8001346:	e015      	b.n	8001374 <getBMBMaxVoltIndex+0x44>
		uint16_t voltage = BMBData[bmb_index].cellVoltages[i];
 8001348:	79fa      	ldrb	r2, [r7, #7]
 800134a:	7b39      	ldrb	r1, [r7, #12]
 800134c:	480e      	ldr	r0, [pc, #56]	; (8001388 <getBMBMaxVoltIndex+0x58>)
 800134e:	4613      	mov	r3, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	4413      	add	r3, r2
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	440b      	add	r3, r1
 8001358:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800135c:	817b      	strh	r3, [r7, #10]
		if (voltage > maxVoltage) {
 800135e:	897a      	ldrh	r2, [r7, #10]
 8001360:	89fb      	ldrh	r3, [r7, #14]
 8001362:	429a      	cmp	r2, r3
 8001364:	d903      	bls.n	800136e <getBMBMaxVoltIndex+0x3e>
			maxVoltage = voltage;
 8001366:	897b      	ldrh	r3, [r7, #10]
 8001368:	81fb      	strh	r3, [r7, #14]
			cell_index = i;
 800136a:	7b3b      	ldrb	r3, [r7, #12]
 800136c:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < VSENSE_CHANNELS_PER_BMB; i++) {
 800136e:	7b3b      	ldrb	r3, [r7, #12]
 8001370:	3301      	adds	r3, #1
 8001372:	733b      	strb	r3, [r7, #12]
 8001374:	7b3b      	ldrb	r3, [r7, #12]
 8001376:	2b08      	cmp	r3, #8
 8001378:	d9e6      	bls.n	8001348 <getBMBMaxVoltIndex+0x18>
		}
	}
	return cell_index;
 800137a:	7b7b      	ldrb	r3, [r7, #13]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	200001d8 	.word	0x200001d8

0800138c <getBMBMinVoltIndex>:

uint8_t getBMBMinVoltIndex(uint8_t bmb_index) {
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	71fb      	strb	r3, [r7, #7]
	uint16_t minVoltage = 0xFFFF;
 8001396:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800139a:	81fb      	strh	r3, [r7, #14]
	uint8_t cell_index = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < VSENSE_CHANNELS_PER_BMB; i++) {
 80013a0:	2300      	movs	r3, #0
 80013a2:	733b      	strb	r3, [r7, #12]
 80013a4:	e015      	b.n	80013d2 <getBMBMinVoltIndex+0x46>
		uint16_t voltage = BMBData[bmb_index].cellVoltages[i];
 80013a6:	79fa      	ldrb	r2, [r7, #7]
 80013a8:	7b39      	ldrb	r1, [r7, #12]
 80013aa:	480f      	ldr	r0, [pc, #60]	; (80013e8 <getBMBMinVoltIndex+0x5c>)
 80013ac:	4613      	mov	r3, r2
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4413      	add	r3, r2
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	440b      	add	r3, r1
 80013b6:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80013ba:	817b      	strh	r3, [r7, #10]
		if (voltage < minVoltage) {
 80013bc:	897a      	ldrh	r2, [r7, #10]
 80013be:	89fb      	ldrh	r3, [r7, #14]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d203      	bcs.n	80013cc <getBMBMinVoltIndex+0x40>
			minVoltage = voltage;
 80013c4:	897b      	ldrh	r3, [r7, #10]
 80013c6:	81fb      	strh	r3, [r7, #14]
			cell_index = i;
 80013c8:	7b3b      	ldrb	r3, [r7, #12]
 80013ca:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < VSENSE_CHANNELS_PER_BMB; i++) {
 80013cc:	7b3b      	ldrb	r3, [r7, #12]
 80013ce:	3301      	adds	r3, #1
 80013d0:	733b      	strb	r3, [r7, #12]
 80013d2:	7b3b      	ldrb	r3, [r7, #12]
 80013d4:	2b08      	cmp	r3, #8
 80013d6:	d9e6      	bls.n	80013a6 <getBMBMinVoltIndex+0x1a>
		}
	}
	return cell_index;
 80013d8:	7b7b      	ldrb	r3, [r7, #13]
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3714      	adds	r7, #20
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	200001d8 	.word	0x200001d8

080013ec <getBMBTemp>:

// Accessor Functions

int16_t getBMBTemp(uint8_t bmb_index, uint8_t cell_index) {
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	460a      	mov	r2, r1
 80013f6:	71fb      	strb	r3, [r7, #7]
 80013f8:	4613      	mov	r3, r2
 80013fa:	71bb      	strb	r3, [r7, #6]
	return BMBData[bmb_index].cellTemperatures[cell_index];
 80013fc:	79fa      	ldrb	r2, [r7, #7]
 80013fe:	79b9      	ldrb	r1, [r7, #6]
 8001400:	4808      	ldr	r0, [pc, #32]	; (8001424 <getBMBTemp+0x38>)
 8001402:	4613      	mov	r3, r2
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	4413      	add	r3, r2
 8001408:	00db      	lsls	r3, r3, #3
 800140a:	440b      	add	r3, r1
 800140c:	3308      	adds	r3, #8
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	4403      	add	r3, r0
 8001412:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
}
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	200001d8 	.word	0x200001d8

08001428 <getBMBVoltage>:

uint16_t getBMBVoltage(uint8_t bmb_index, uint8_t cell_index) {
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	460a      	mov	r2, r1
 8001432:	71fb      	strb	r3, [r7, #7]
 8001434:	4613      	mov	r3, r2
 8001436:	71bb      	strb	r3, [r7, #6]
	return BMBData[bmb_index].cellVoltages[cell_index];
 8001438:	79fa      	ldrb	r2, [r7, #7]
 800143a:	79b9      	ldrb	r1, [r7, #6]
 800143c:	4806      	ldr	r0, [pc, #24]	; (8001458 <getBMBVoltage+0x30>)
 800143e:	4613      	mov	r3, r2
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	4413      	add	r3, r2
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	440b      	add	r3, r1
 8001448:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
}
 800144c:	4618      	mov	r0, r3
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	200001d8 	.word	0x200001d8

0800145c <getPackMaxCellVoltage>:

uint16_t getPackMaxCellVoltage() {
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
	uint16_t packMaxCellVoltage = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	80fb      	strh	r3, [r7, #6]
	uint16_t maxCellVoltage = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	807b      	strh	r3, [r7, #2]
	uint8_t maxCellVoltageIndex;

	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 800146a:	2300      	movs	r3, #0
 800146c:	717b      	strb	r3, [r7, #5]
 800146e:	e019      	b.n	80014a4 <getPackMaxCellVoltage+0x48>
		// find highest cell voltage on current BMB, update packMaxCellVoltage if needed
		maxCellVoltageIndex = getBMBMaxVoltIndex(bmb_index);
 8001470:	797b      	ldrb	r3, [r7, #5]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff5c 	bl	8001330 <getBMBMaxVoltIndex>
 8001478:	4603      	mov	r3, r0
 800147a:	707b      	strb	r3, [r7, #1]
		maxCellVoltage = BMBData[bmb_index].cellVoltages[maxCellVoltageIndex];
 800147c:	797a      	ldrb	r2, [r7, #5]
 800147e:	7879      	ldrb	r1, [r7, #1]
 8001480:	480c      	ldr	r0, [pc, #48]	; (80014b4 <getPackMaxCellVoltage+0x58>)
 8001482:	4613      	mov	r3, r2
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	4413      	add	r3, r2
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	440b      	add	r3, r1
 800148c:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8001490:	807b      	strh	r3, [r7, #2]

		if (maxCellVoltage > packMaxCellVoltage) {
 8001492:	887a      	ldrh	r2, [r7, #2]
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	429a      	cmp	r2, r3
 8001498:	d901      	bls.n	800149e <getPackMaxCellVoltage+0x42>
			packMaxCellVoltage = maxCellVoltage;
 800149a:	887b      	ldrh	r3, [r7, #2]
 800149c:	80fb      	strh	r3, [r7, #6]
	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 800149e:	797b      	ldrb	r3, [r7, #5]
 80014a0:	3301      	adds	r3, #1
 80014a2:	717b      	strb	r3, [r7, #5]
 80014a4:	797b      	ldrb	r3, [r7, #5]
 80014a6:	2b0f      	cmp	r3, #15
 80014a8:	d9e2      	bls.n	8001470 <getPackMaxCellVoltage+0x14>
		}
	}

	return packMaxCellVoltage;
 80014aa:	88fb      	ldrh	r3, [r7, #6]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	200001d8 	.word	0x200001d8

080014b8 <getPackMinCellVoltage>:

uint16_t getPackMinCellVoltage() {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
	uint16_t packMinCellVoltage = UINT16_MAX;
 80014be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014c2:	80fb      	strh	r3, [r7, #6]
	uint16_t minCellVoltage = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	807b      	strh	r3, [r7, #2]
	uint8_t minCellVoltageIndex;

	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 80014c8:	2300      	movs	r3, #0
 80014ca:	717b      	strb	r3, [r7, #5]
 80014cc:	e019      	b.n	8001502 <getPackMinCellVoltage+0x4a>
		// find lowest cell temp on current BMB, update packMinCellVoltage if needed
		minCellVoltageIndex = getBMBMinVoltIndex(bmb_index);
 80014ce:	797b      	ldrb	r3, [r7, #5]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ff5b 	bl	800138c <getBMBMinVoltIndex>
 80014d6:	4603      	mov	r3, r0
 80014d8:	707b      	strb	r3, [r7, #1]
		minCellVoltage = BMBData[bmb_index].cellVoltages[minCellVoltageIndex];
 80014da:	797a      	ldrb	r2, [r7, #5]
 80014dc:	7879      	ldrb	r1, [r7, #1]
 80014de:	480d      	ldr	r0, [pc, #52]	; (8001514 <getPackMinCellVoltage+0x5c>)
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	440b      	add	r3, r1
 80014ea:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80014ee:	807b      	strh	r3, [r7, #2]

		if (minCellVoltage < packMinCellVoltage) {
 80014f0:	887a      	ldrh	r2, [r7, #2]
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d201      	bcs.n	80014fc <getPackMinCellVoltage+0x44>
			packMinCellVoltage = minCellVoltage;
 80014f8:	887b      	ldrh	r3, [r7, #2]
 80014fa:	80fb      	strh	r3, [r7, #6]
	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 80014fc:	797b      	ldrb	r3, [r7, #5]
 80014fe:	3301      	adds	r3, #1
 8001500:	717b      	strb	r3, [r7, #5]
 8001502:	797b      	ldrb	r3, [r7, #5]
 8001504:	2b0f      	cmp	r3, #15
 8001506:	d9e2      	bls.n	80014ce <getPackMinCellVoltage+0x16>
		}
	}

	return packMinCellVoltage;
 8001508:	88fb      	ldrh	r3, [r7, #6]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200001d8 	.word	0x200001d8

08001518 <getPackMaxCellTemp>:

uint16_t getPackMaxCellTemp() {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
	uint16_t packMaxCellTemp = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	80fb      	strh	r3, [r7, #6]
	uint16_t maxCellTemp = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	807b      	strh	r3, [r7, #2]
	uint8_t maxCellTempIndex;

	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001526:	2300      	movs	r3, #0
 8001528:	717b      	strb	r3, [r7, #5]
 800152a:	e01c      	b.n	8001566 <getPackMaxCellTemp+0x4e>
		// find highest cell temp on current BMB, update packMaxCellTemp if needed
		maxCellTempIndex = getBMBMaxTempIndex(bmb_index);
 800152c:	797b      	ldrb	r3, [r7, #5]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fe96 	bl	8001260 <getBMBMaxTempIndex>
 8001534:	4603      	mov	r3, r0
 8001536:	707b      	strb	r3, [r7, #1]
		maxCellTemp = BMBData[bmb_index].cellTemperatures[maxCellTempIndex];
 8001538:	797a      	ldrb	r2, [r7, #5]
 800153a:	7879      	ldrb	r1, [r7, #1]
 800153c:	480e      	ldr	r0, [pc, #56]	; (8001578 <getPackMaxCellTemp+0x60>)
 800153e:	4613      	mov	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	4413      	add	r3, r2
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	440b      	add	r3, r1
 8001548:	3308      	adds	r3, #8
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4403      	add	r3, r0
 800154e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001552:	807b      	strh	r3, [r7, #2]

		if (maxCellTemp > packMaxCellTemp) {
 8001554:	887a      	ldrh	r2, [r7, #2]
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	429a      	cmp	r2, r3
 800155a:	d901      	bls.n	8001560 <getPackMaxCellTemp+0x48>
			packMaxCellTemp = maxCellTemp;
 800155c:	887b      	ldrh	r3, [r7, #2]
 800155e:	80fb      	strh	r3, [r7, #6]
	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001560:	797b      	ldrb	r3, [r7, #5]
 8001562:	3301      	adds	r3, #1
 8001564:	717b      	strb	r3, [r7, #5]
 8001566:	797b      	ldrb	r3, [r7, #5]
 8001568:	2b0f      	cmp	r3, #15
 800156a:	d9df      	bls.n	800152c <getPackMaxCellTemp+0x14>
		}
	}

	return packMaxCellTemp;
 800156c:	88fb      	ldrh	r3, [r7, #6]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200001d8 	.word	0x200001d8

0800157c <getBattMillivolts>:

BMB_Data_t* getBMBData(uint8_t bmb_index) {
	return &(BMBData[bmb_index]);
}

int32_t getBattMillivolts() {
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
	int32_t totalPackCellVoltage = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]

	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001586:	2300      	movs	r3, #0
 8001588:	70fb      	strb	r3, [r7, #3]
 800158a:	e019      	b.n	80015c0 <getBattMillivolts+0x44>
		for (uint8_t i = 0; i < VSENSE_CHANNELS_PER_BMB; i++) {
 800158c:	2300      	movs	r3, #0
 800158e:	70bb      	strb	r3, [r7, #2]
 8001590:	e010      	b.n	80015b4 <getBattMillivolts+0x38>
			totalPackCellVoltage +=
					(int32_t) BMBData[bmb_index].cellVoltages[i];
 8001592:	78fa      	ldrb	r2, [r7, #3]
 8001594:	78b9      	ldrb	r1, [r7, #2]
 8001596:	480f      	ldr	r0, [pc, #60]	; (80015d4 <getBattMillivolts+0x58>)
 8001598:	4613      	mov	r3, r2
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	4413      	add	r3, r2
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	440b      	add	r3, r1
 80015a2:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80015a6:	461a      	mov	r2, r3
			totalPackCellVoltage +=
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4413      	add	r3, r2
 80015ac:	607b      	str	r3, [r7, #4]
		for (uint8_t i = 0; i < VSENSE_CHANNELS_PER_BMB; i++) {
 80015ae:	78bb      	ldrb	r3, [r7, #2]
 80015b0:	3301      	adds	r3, #1
 80015b2:	70bb      	strb	r3, [r7, #2]
 80015b4:	78bb      	ldrb	r3, [r7, #2]
 80015b6:	2b08      	cmp	r3, #8
 80015b8:	d9eb      	bls.n	8001592 <getBattMillivolts+0x16>
	for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 80015ba:	78fb      	ldrb	r3, [r7, #3]
 80015bc:	3301      	adds	r3, #1
 80015be:	70fb      	strb	r3, [r7, #3]
 80015c0:	78fb      	ldrb	r3, [r7, #3]
 80015c2:	2b0f      	cmp	r3, #15
 80015c4:	d9e2      	bls.n	800158c <getBattMillivolts+0x10>
		}
	}

	return totalPackCellVoltage;
 80015c6:	687b      	ldr	r3, [r7, #4]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	200001d8 	.word	0x200001d8

080015d8 <adcInit>:
static cmr_adc_t adc;

/**
 * @brief Initializes the ADC interface.
 */
void adcInit(void) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
    // ADC initialization and channel configuration.
    cmr_adcInit(
 80015dc:	2305      	movs	r3, #5
 80015de:	4a03      	ldr	r2, [pc, #12]	; (80015ec <adcInit+0x14>)
 80015e0:	4903      	ldr	r1, [pc, #12]	; (80015f0 <adcInit+0x18>)
 80015e2:	4804      	ldr	r0, [pc, #16]	; (80015f4 <adcInit+0x1c>)
 80015e4:	f001 f826 	bl	8002634 <cmr_adcInit>
        &adc, ADC1,
        adcChannels, sizeof(adcChannels) / sizeof(adcChannels[0])
    );
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20000020 	.word	0x20000020
 80015f0:	40012000 	.word	0x40012000
 80015f4:	2000051c 	.word	0x2000051c

080015f8 <adcRead>:

/**
 * @brief Returns the current value of an ADC channel.
 */
uint32_t adcRead(adcChannels_t ch) {
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
    return adcChannels[ch].value;
 8001602:	79fa      	ldrb	r2, [r7, #7]
 8001604:	4906      	ldr	r1, [pc, #24]	; (8001620 <adcRead+0x28>)
 8001606:	4613      	mov	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	440b      	add	r3, r1
 8001610:	3310      	adds	r3, #16
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	20000020 	.word	0x20000020

08001624 <checkErrors>:

// Persistent value for storing the error type. Will be useful if
// error checking becomes its own task
static cmr_canHVCError_t errorRegister = CMR_CAN_HVC_STATE_ERROR;

cmr_canHVCError_t checkErrors(cmr_canHVCState_t currentState){
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
    cmr_canHVCError_t errorFlags = CMR_CAN_HVC_ERROR_NONE;
 800162e:	2300      	movs	r3, #0
 8001630:	81fb      	strh	r3, [r7, #14]
    if(checkCommandTimeout()) {
 8001632:	f000 f889 	bl	8001748 <checkCommandTimeout>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <checkErrors+0x20>
        // TODO E1 check the timeout field of the command message meta data
        errorFlags |= CMR_CAN_HVC_ERROR_CAN_TIMEOUT;
 800163c:	89fb      	ldrh	r3, [r7, #14]
 800163e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001642:	81fb      	strh	r3, [r7, #14]
    }
    if(checkBMBTimeout()) {
 8001644:	f000 f894 	bl	8001770 <checkBMBTimeout>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <checkErrors+0x32>
        // TODO E2 devise a UART monitor system
        errorFlags |= CMR_CAN_HVC_ERROR_BMB_TIMEOUT; /**< @brief BMB has timed out. */
 800164e:	89fb      	ldrh	r3, [r7, #14]
 8001650:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001654:	81fb      	strh	r3, [r7, #14]
    }
    if(getPackMaxCellTemp() > 590) { // Temp limit of 59C
 8001656:	f7ff ff5f 	bl	8001518 <getPackMaxCellTemp>
 800165a:	4603      	mov	r3, r0
 800165c:	461a      	mov	r2, r3
 800165e:	f240 234e 	movw	r3, #590	; 0x24e
 8001662:	429a      	cmp	r2, r3
 8001664:	d903      	bls.n	800166e <checkErrors+0x4a>
        // TODO: #Define with 590
        // TODO E3 create structures for cell temp data and stats (min/max)
        errorFlags |= CMR_CAN_HVC_ERROR_CELL_OVERTEMP;
 8001666:	89fb      	ldrh	r3, [r7, #14]
 8001668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800166c:	81fb      	strh	r3, [r7, #14]
    }
    if(getPackMaxCellVoltage() > 4175) { // Cell voltage limit of 4175
 800166e:	f7ff fef5 	bl	800145c <getPackMaxCellVoltage>
 8001672:	4603      	mov	r3, r0
 8001674:	461a      	mov	r2, r3
 8001676:	f241 034f 	movw	r3, #4175	; 0x104f
 800167a:	429a      	cmp	r2, r3
 800167c:	d903      	bls.n	8001686 <checkErrors+0x62>
        // TODO E4 create structures for cell voltage data and stats (min/max)
        errorFlags |= CMR_CAN_HVC_ERROR_CELL_OVERVOLT;
 800167e:	89fb      	ldrh	r3, [r7, #14]
 8001680:	f043 0320 	orr.w	r3, r3, #32
 8001684:	81fb      	strh	r3, [r7, #14]
    }
    if(getPackMinCellVoltage() < 2400) {
 8001686:	f7ff ff17 	bl	80014b8 <getPackMinCellVoltage>
 800168a:	4603      	mov	r3, r0
 800168c:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 8001690:	d203      	bcs.n	800169a <checkErrors+0x76>
        // TODO E5 create structures for cell voltage data and stats (min/max)
        errorFlags |= CMR_CAN_HVC_ERROR_CELL_UNDERVOLT;
 8001692:	89fb      	ldrh	r3, [r7, #14]
 8001694:	f043 0310 	orr.w	r3, r3, #16
 8001698:	81fb      	strh	r3, [r7, #14]
    }
    if((getBattMillivolts()) > maxPackVoltageMV) {
 800169a:	f7ff ff6f 	bl	800157c <getBattMillivolts>
 800169e:	4603      	mov	r3, r0
 80016a0:	4a26      	ldr	r2, [pc, #152]	; (800173c <checkErrors+0x118>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	dd03      	ble.n	80016ae <checkErrors+0x8a>
        // E6
        errorFlags |= CMR_CAN_HVC_ERROR_PACK_OVERVOLT;
 80016a6:	89fb      	ldrh	r3, [r7, #14]
 80016a8:	f043 0302 	orr.w	r3, r3, #2
 80016ac:	81fb      	strh	r3, [r7, #14]
    }
    if((getBattMillivolts()) < minPackVoltageMV) {
 80016ae:	f7ff ff65 	bl	800157c <getBattMillivolts>
 80016b2:	4603      	mov	r3, r0
 80016b4:	4a22      	ldr	r2, [pc, #136]	; (8001740 <checkErrors+0x11c>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	da03      	bge.n	80016c2 <checkErrors+0x9e>
        // E7
        errorFlags |= CMR_CAN_HVC_ERROR_PACK_UNDERVOLT;
 80016ba:	89fb      	ldrh	r3, [r7, #14]
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	81fb      	strh	r3, [r7, #14]
    }
//    if(getCurrentAverage() > maxPackCurrentAverageMA) {
//        // E9
//        errorFlags |= CMR_CAN_HVC_ERROR_PACK_OVERCURRENT;
//    }
    if(checkRelayPowerFault() && (getState() != CMR_CAN_HVC_STATE_ERROR && getState() != CMR_CAN_HVC_STATE_CLEAR_ERROR)) {//(getRelayStatus() & 0xAA) != 0xAA) {
 80016c2:	f000 f887 	bl	80017d4 <checkRelayPowerFault>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d006      	beq.n	80016da <checkErrors+0xb6>
 80016cc:	f000 ff1e 	bl	800250c <getState>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <checkErrors+0xb6>
 80016d6:	f000 ff19 	bl	800250c <getState>
        // TODO look into the AIR_Fault_L signal, it might be necessary to confirm this is not active
        // before looking at relay status, otherwise we could be in dead lock trying to clear errors.
        //errorFlags |= BMS_ERROR_CODE_RELAY;
    }

    if(
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	2b03      	cmp	r3, #3
 80016de:	d014      	beq.n	800170a <checkErrors+0xe6>
    	(currentState == CMR_CAN_HVC_STATE_DRIVE_PRECHARGE ||
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d011      	beq.n	800170a <checkErrors+0xe6>
        currentState == CMR_CAN_HVC_STATE_DRIVE_PRECHARGE_COMPLETE ||
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	2b05      	cmp	r3, #5
 80016ea:	d00e      	beq.n	800170a <checkErrors+0xe6>
        currentState == CMR_CAN_HVC_STATE_DRIVE ||
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	2b06      	cmp	r3, #6
 80016f0:	d00b      	beq.n	800170a <checkErrors+0xe6>
        currentState == CMR_CAN_HVC_STATE_CHARGE_PRECHARGE ||
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	2b07      	cmp	r3, #7
 80016f6:	d008      	beq.n	800170a <checkErrors+0xe6>
        currentState == CMR_CAN_HVC_STATE_CHARGE_PRECHARGE_COMPLETE ||
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	2b08      	cmp	r3, #8
 80016fc:	d005      	beq.n	800170a <checkErrors+0xe6>
        currentState == CMR_CAN_HVC_STATE_CHARGE_TRICKLE ||
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	2b09      	cmp	r3, #9
 8001702:	d002      	beq.n	800170a <checkErrors+0xe6>
        currentState == CMR_CAN_HVC_STATE_CHARGE_CONSTANT_CURRENT ||
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	2b0a      	cmp	r3, #10
 8001708:	d109      	bne.n	800171e <checkErrors+0xfa>
        currentState == CMR_CAN_HVC_STATE_CHARGE_CONSTANT_VOLTAGE) &&
        (cmr_gpioRead(SAFETY_BINARY) == 0)) {
 800170a:	200a      	movs	r0, #10
 800170c:	f002 f9d6 	bl	8003abc <cmr_gpioRead>
 8001710:	4603      	mov	r3, r0
        currentState == CMR_CAN_HVC_STATE_CHARGE_CONSTANT_VOLTAGE) &&
 8001712:	2b00      	cmp	r3, #0
 8001714:	d103      	bne.n	800171e <checkErrors+0xfa>
        // E11
        // If SC voltage is below 8v while we're trying to drive relays, throw an error.
        errorFlags |= CMR_CAN_HVC_ERROR_LV_UNDERVOLT;
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800171c:	81fb      	strh	r3, [r7, #14]
    }

    // Cut relay power if we have an error
    if (errorFlags != CMR_CAN_HVC_ERROR_NONE) {
 800171e:	89fb      	ldrh	r3, [r7, #14]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d003      	beq.n	800172c <checkErrors+0x108>
        cmr_gpioWrite(GPIO_BMB_FAULT_L, 0);
 8001724:	2100      	movs	r1, #0
 8001726:	2003      	movs	r0, #3
 8001728:	f002 f952 	bl	80039d0 <cmr_gpioWrite>
    }
    errorRegister = errorFlags;
 800172c:	4a05      	ldr	r2, [pc, #20]	; (8001744 <checkErrors+0x120>)
 800172e:	89fb      	ldrh	r3, [r7, #14]
 8001730:	8013      	strh	r3, [r2, #0]
    
    return errorFlags;
 8001732:	89fb      	ldrh	r3, [r7, #14]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	000927c0 	.word	0x000927c0
 8001740:	00057e40 	.word	0x00057e40
 8001744:	200058cc 	.word	0x200058cc

08001748 <checkCommandTimeout>:

cmr_canHVCError_t getErrorReg(){
    return errorRegister;
}

static bool checkCommandTimeout() {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
    // CAN error if HVC Command has timed out after 50ms
    // TODO: latch can error?
    TickType_t lastWakeTime = xTaskGetTickCount();
 800174e:	f004 f993 	bl	8005a78 <xTaskGetTickCount>
 8001752:	6078      	str	r0, [r7, #4]
    bool hvc_commmand_error = (cmr_canRXMetaTimeoutError(&(canRXMeta[CANRX_HVC_COMMAND]), lastWakeTime) < 0);
 8001754:	6879      	ldr	r1, [r7, #4]
 8001756:	4805      	ldr	r0, [pc, #20]	; (800176c <checkCommandTimeout+0x24>)
 8001758:	f001 f8b7 	bl	80028ca <cmr_canRXMetaTimeoutError>
 800175c:	4603      	mov	r3, r0
 800175e:	0fdb      	lsrs	r3, r3, #31
 8001760:	70fb      	strb	r3, [r7, #3]

	return hvc_commmand_error;
 8001762:	78fb      	ldrb	r3, [r7, #3]
}
 8001764:	4618      	mov	r0, r3
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	200000a4 	.word	0x200000a4

08001770 <checkBMBTimeout>:

static bool checkBMBTimeout() {
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_BMBS; i++) {
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	e00a      	b.n	8001792 <checkBMBTimeout+0x22>
        if (BMBTimeoutCount[i] >= BMB_TIMEOUT) {
 800177c:	4a0a      	ldr	r2, [pc, #40]	; (80017a8 <checkBMBTimeout+0x38>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001784:	2b04      	cmp	r3, #4
 8001786:	dd01      	ble.n	800178c <checkBMBTimeout+0x1c>
            return true;
 8001788:	2301      	movs	r3, #1
 800178a:	e006      	b.n	800179a <checkBMBTimeout+0x2a>
    for (int i = 0; i < NUM_BMBS; i++) {
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3301      	adds	r3, #1
 8001790:	607b      	str	r3, [r7, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b0f      	cmp	r3, #15
 8001796:	ddf1      	ble.n	800177c <checkBMBTimeout+0xc>
        }
    }
    return false;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	2000584c 	.word	0x2000584c

080017ac <getRelayStatus>:
    
    return relayUsageVector;
    
}

uint8_t getRelayStatus(){
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
    // Status pin is high for OK, low for FAULT
    uint8_t relayStatusVector = 0;
 80017b2:	2300      	movs	r3, #0
 80017b4:	71fb      	strb	r3, [r7, #7]

	// AIR status feedback functionality removed

    return relayUsageVector | relayStatusVector;
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <getRelayStatus+0x24>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	4313      	orrs	r3, r2
 80017c0:	b2db      	uxtb	r3, r3
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	200058ce 	.word	0x200058ce

080017d4 <checkRelayPowerFault>:

bool checkRelayPowerFault() {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
    return !cmr_gpioRead(GPIO_AIR_FAULT_L);
 80017d8:	2005      	movs	r0, #5
 80017da:	f002 f96f 	bl	8003abc <cmr_gpioRead>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	bf0c      	ite	eq
 80017e4:	2301      	moveq	r3, #1
 80017e6:	2300      	movne	r3, #0
 80017e8:	b2db      	uxtb	r3, r3
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	bd80      	pop	{r7, pc}

080017ee <canTX1Hz>:
 *
 * @param pvParameters Ignored.
 *
 * @return Does not return.
 */
static void canTX1Hz(void *pvParameters) {
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b084      	sub	sp, #16
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
    (void) pvParameters;    // Placate compiler.

    TickType_t lastWakeTime = xTaskGetTickCount();
 80017f6:	f004 f93f 	bl	8005a78 <xTaskGetTickCount>
 80017fa:	4603      	mov	r3, r0
 80017fc:	60bb      	str	r3, [r7, #8]
    while (1) {

        // BMB Temperature Status 
        for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 80017fe:	2300      	movs	r3, #0
 8001800:	73fb      	strb	r3, [r7, #15]
 8001802:	e006      	b.n	8001812 <canTX1Hz+0x24>
            sendBMSBMBStatusTemp(bmb_index);
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f9b3 	bl	8001b72 <sendBMSBMBStatusTemp>
        for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	3301      	adds	r3, #1
 8001810:	73fb      	strb	r3, [r7, #15]
 8001812:	7bfb      	ldrb	r3, [r7, #15]
 8001814:	2b0f      	cmp	r3, #15
 8001816:	d9f5      	bls.n	8001804 <canTX1Hz+0x16>
        }
        sendBMSMinMaxCellTemp();
 8001818:	f000 fa3e 	bl	8001c98 <sendBMSMinMaxCellTemp>

        sendAllBMBVoltages();
 800181c:	f000 fb38 	bl	8001e90 <sendAllBMBVoltages>

        vTaskDelayUntil(&lastWakeTime, canTX1Hz_period_ms);
 8001820:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001824:	f107 0308 	add.w	r3, r7, #8
 8001828:	4611      	mov	r1, r2
 800182a:	4618      	mov	r0, r3
 800182c:	f003 ffae 	bl	800578c <vTaskDelayUntil>
        for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001830:	e7e5      	b.n	80017fe <canTX1Hz+0x10>

08001832 <canTX10Hz>:
 *
 * @param pvParameters Ignored.
 *
 * @return Does not return.
 */
static void canTX10Hz(void *pvParameters) {
 8001832:	b580      	push	{r7, lr}
 8001834:	b084      	sub	sp, #16
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
    (void) pvParameters;    // Placate compiler.

    TickType_t lastWakeTime = xTaskGetTickCount();
 800183a:	f004 f91d 	bl	8005a78 <xTaskGetTickCount>
 800183e:	4603      	mov	r3, r0
 8001840:	60bb      	str	r3, [r7, #8]
    while (1) {
        // BRUSA Charger decided by state machine 
        // sendBRUSAChargerControl();

        // BMB Voltage Status 
        for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001842:	2300      	movs	r3, #0
 8001844:	73fb      	strb	r3, [r7, #15]
 8001846:	e006      	b.n	8001856 <canTX10Hz+0x24>
            sendBMSBMBStatusVoltage(bmb_index);
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	4618      	mov	r0, r3
 800184c:	f000 f957 	bl	8001afe <sendBMSBMBStatusVoltage>
        for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001850:	7bfb      	ldrb	r3, [r7, #15]
 8001852:	3301      	adds	r3, #1
 8001854:	73fb      	strb	r3, [r7, #15]
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	2b0f      	cmp	r3, #15
 800185a:	d9f5      	bls.n	8001848 <canTX10Hz+0x16>
        }

        vTaskDelayUntil(&lastWakeTime, canTX10Hz_period_ms);
 800185c:	2264      	movs	r2, #100	; 0x64
 800185e:	f107 0308 	add.w	r3, r7, #8
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f003 ff91 	bl	800578c <vTaskDelayUntil>
        for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 800186a:	e7ea      	b.n	8001842 <canTX10Hz+0x10>

0800186c <canTX200Hz>:
 *
 * @param pvParameters Ignored.
 *
 * @return Does not return.
 */
static void canTX200Hz(void *pvParameters) {
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]

//    cmr_canRXMeta_t *heartbeatVSMMeta = canRXMeta + CANRX_HEARTBEAT_VSM;
//    volatile cmr_canHeartbeat_t *heartbeatVSM =
//        (void *) heartbeatVSMMeta->payload;

    TickType_t lastWakeTime = xTaskGetTickCount();
 8001874:	f004 f900 	bl	8005a78 <xTaskGetTickCount>
 8001878:	4603      	mov	r3, r0
 800187a:	60fb      	str	r3, [r7, #12]
    while (1) {
        sendBMSMinMaxCellVoltage();
 800187c:	f000 f9b4 	bl	8001be8 <sendBMSMinMaxCellVoltage>

        vTaskDelayUntil(&lastWakeTime, canTX200Hz_period_ms);
 8001880:	2205      	movs	r2, #5
 8001882:	f107 030c 	add.w	r3, r7, #12
 8001886:	4611      	mov	r1, r2
 8001888:	4618      	mov	r0, r3
 800188a:	f003 ff7f 	bl	800578c <vTaskDelayUntil>
        sendBMSMinMaxCellVoltage();
 800188e:	e7f5      	b.n	800187c <canTX200Hz+0x10>

08001890 <canTX100Hz>:
    }
}

static void canTX100Hz(void *pvParameters) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]

//    cmr_canRXMeta_t *heartbeatVSMMeta = canRXMeta + CANRX_HEARTBEAT_VSM;
//    volatile cmr_canHeartbeat_t *heartbeatVSM =
//        (void *) heartbeatVSMMeta->payload;

    TickType_t lastWakeTime = xTaskGetTickCount();
 8001898:	f004 f8ee 	bl	8005a78 <xTaskGetTickCount>
 800189c:	4603      	mov	r3, r0
 800189e:	60fb      	str	r3, [r7, #12]
    while (1) {
        sendHeartbeat(lastWakeTime);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f88e 	bl	80019c4 <sendHeartbeat>
        sendHVCPackVoltage();
 80018a8:	f000 f8fa 	bl	8001aa0 <sendHVCPackVoltage>
        sendBMSPackCurrent();
 80018ac:	f000 f910 	bl	8001ad0 <sendBMSPackCurrent>
        sendBMSLowVoltage();
 80018b0:	f000 fa4a 	bl	8001d48 <sendBMSLowVoltage>
        sendBMSBMBStatusErrors();
 80018b4:	f000 fa84 	bl	8001dc0 <sendBMSBMBStatusErrors>

        vTaskDelayUntil(&lastWakeTime, canTX100Hz_period_ms);
 80018b8:	220a      	movs	r2, #10
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4611      	mov	r1, r2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f003 ff63 	bl	800578c <vTaskDelayUntil>
        sendHeartbeat(lastWakeTime);
 80018c6:	e7eb      	b.n	80018a0 <canTX100Hz+0x10>

080018c8 <canInit>:
}

/**
 * @brief Initializes the CAN interface.
 */
void canInit(void) {
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b08b      	sub	sp, #44	; 0x2c
 80018cc:	af06      	add	r7, sp, #24
    // CAN2 initialization.
    cmr_canInit(
 80018ce:	2340      	movs	r3, #64	; 0x40
 80018d0:	9305      	str	r3, [sp, #20]
 80018d2:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <canInit+0x88>)
 80018d4:	9304      	str	r3, [sp, #16]
 80018d6:	2320      	movs	r3, #32
 80018d8:	9303      	str	r3, [sp, #12]
 80018da:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <canInit+0x88>)
 80018dc:	9302      	str	r3, [sp, #8]
 80018de:	2300      	movs	r3, #0
 80018e0:	9301      	str	r3, [sp, #4]
 80018e2:	2303      	movs	r3, #3
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <canInit+0x8c>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	491b      	ldr	r1, [pc, #108]	; (8001958 <canInit+0x90>)
 80018ec:	481b      	ldr	r0, [pc, #108]	; (800195c <canInit+0x94>)
 80018ee:	f001 f893 	bl	8002a18 <cmr_canInit>
        GPIOB, GPIO_PIN_5,     // CAN2 RX port/pin.
        GPIOB, GPIO_PIN_6      // CAN2 TX port/pin.
    );

    // CAN2 filters.
    const cmr_canFilter_t canFilters[] = {
 80018f2:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <canInit+0x98>)
 80018f4:	463c      	mov	r4, r7
 80018f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                CMR_CANID_HVC_COMMAND,
				CMR_CANID_EMD_MEASUREMENT
            }
        }
    };
    cmr_canFilter(
 80018fc:	463b      	mov	r3, r7
 80018fe:	2201      	movs	r2, #1
 8001900:	4619      	mov	r1, r3
 8001902:	4816      	ldr	r0, [pc, #88]	; (800195c <canInit+0x94>)
 8001904:	f001 f936 	bl	8002b74 <cmr_canFilter>
        &can, canFilters, sizeof(canFilters) / sizeof(canFilters[0])
    );

    // Task initialization.
    cmr_taskInit(
 8001908:	2203      	movs	r2, #3
 800190a:	2300      	movs	r3, #0
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	4b15      	ldr	r3, [pc, #84]	; (8001964 <canInit+0x9c>)
 8001910:	4915      	ldr	r1, [pc, #84]	; (8001968 <canInit+0xa0>)
 8001912:	4816      	ldr	r0, [pc, #88]	; (800196c <canInit+0xa4>)
 8001914:	f002 fd6a 	bl	80043ec <cmr_taskInit>
        "CAN TX 1Hz",
        canTX1Hz_priority,
        canTX1Hz,
        NULL
    );
    cmr_taskInit(
 8001918:	2203      	movs	r2, #3
 800191a:	2300      	movs	r3, #0
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	4b14      	ldr	r3, [pc, #80]	; (8001970 <canInit+0xa8>)
 8001920:	4914      	ldr	r1, [pc, #80]	; (8001974 <canInit+0xac>)
 8001922:	4815      	ldr	r0, [pc, #84]	; (8001978 <canInit+0xb0>)
 8001924:	f002 fd62 	bl	80043ec <cmr_taskInit>
        "CAN TX 10Hz",
        canTX10Hz_priority,
        canTX10Hz,
        NULL
    );
    cmr_taskInit(
 8001928:	2205      	movs	r2, #5
 800192a:	2300      	movs	r3, #0
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	4b13      	ldr	r3, [pc, #76]	; (800197c <canInit+0xb4>)
 8001930:	4913      	ldr	r1, [pc, #76]	; (8001980 <canInit+0xb8>)
 8001932:	4814      	ldr	r0, [pc, #80]	; (8001984 <canInit+0xbc>)
 8001934:	f002 fd5a 	bl	80043ec <cmr_taskInit>
        "CAN TX 200Hz",
        canTX200Hz_priority,
        canTX200Hz,
        NULL
    );
    cmr_taskInit(
 8001938:	2205      	movs	r2, #5
 800193a:	2300      	movs	r3, #0
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	4b12      	ldr	r3, [pc, #72]	; (8001988 <canInit+0xc0>)
 8001940:	4912      	ldr	r1, [pc, #72]	; (800198c <canInit+0xc4>)
 8001942:	4813      	ldr	r0, [pc, #76]	; (8001990 <canInit+0xc8>)
 8001944:	f002 fd52 	bl	80043ec <cmr_taskInit>
        "CAN TX 100Hz",
        canTX100Hz_priority,
        canTX100Hz,
        NULL
    );
}
 8001948:	bf00      	nop
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	bd90      	pop	{r4, r7, pc}
 8001950:	40020400 	.word	0x40020400
 8001954:	20000084 	.word	0x20000084
 8001958:	40006800 	.word	0x40006800
 800195c:	200058d0 	.word	0x200058d0
 8001960:	0800ba54 	.word	0x0800ba54
 8001964:	080017ef 	.word	0x080017ef
 8001968:	0800ba1c 	.word	0x0800ba1c
 800196c:	20005950 	.word	0x20005950
 8001970:	08001833 	.word	0x08001833
 8001974:	0800ba28 	.word	0x0800ba28
 8001978:	2000ac30 	.word	0x2000ac30
 800197c:	0800186d 	.word	0x0800186d
 8001980:	0800ba34 	.word	0x0800ba34
 8001984:	2000ff10 	.word	0x2000ff10
 8001988:	08001891 	.word	0x08001891
 800198c:	0800ba44 	.word	0x0800ba44
 8001990:	200151f0 	.word	0x200151f0

08001994 <canTX>:
 * @param len The data's length, in bytes.
 * @param timeout The timeout, in ticks.
 *
 * @return 0 on success, or a negative error code on timeout.
 */
int canTX(cmr_canID_t id, const void *data, size_t len, TickType_t timeout) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af02      	add	r7, sp, #8
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	4603      	mov	r3, r0
 80019a2:	81fb      	strh	r3, [r7, #14]
    return cmr_canTX(&can, id, data, len, timeout);
 80019a4:	89f9      	ldrh	r1, [r7, #14]
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	4804      	ldr	r0, [pc, #16]	; (80019c0 <canTX+0x2c>)
 80019b0:	f001 f8a4 	bl	8002afc <cmr_canTX>
 80019b4:	4603      	mov	r3, r0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	200058d0 	.word	0x200058d0

080019c4 <sendHeartbeat>:
/**
 * @brief Sets up HVC CAN heartbeat with current errors and warnings, then sends it.
 *
 * @param lastWakeTime Pass in from canTX100Hz. Used to update lastStateChangeTime and errors/warnings.
 */
static void sendHeartbeat(TickType_t lastWakeTime) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
    cmr_canHVCState_t currentState = getState();
 80019cc:	f000 fd9e 	bl	800250c <getState>
 80019d0:	4603      	mov	r3, r0
 80019d2:	75fb      	strb	r3, [r7, #23]
    cmr_canHVCError_t currentError = CMR_CAN_HVC_ERROR_NONE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	82bb      	strh	r3, [r7, #20]
    currentError = checkErrors(currentState);
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fe22 	bl	8001624 <checkErrors>
 80019e0:	4603      	mov	r3, r0
 80019e2:	82bb      	strh	r3, [r7, #20]

    cmr_canHVCHeartbeat_t HVCHeartbeat = {
 80019e4:	8abb      	ldrh	r3, [r7, #20]
 80019e6:	81bb      	strh	r3, [r7, #12]
 80019e8:	2300      	movs	r3, #0
 80019ea:	73bb      	strb	r3, [r7, #14]
 80019ec:	7dfb      	ldrb	r3, [r7, #23]
 80019ee:	73fb      	strb	r3, [r7, #15]
        .errorStatus = currentError,
        .hvcMode = CMR_CAN_HVC_MODE_ERROR,
        .hvcState = currentState,
        .relayStatus = getRelayStatus(),
 80019f0:	f7ff fedc 	bl	80017ac <getRelayStatus>
 80019f4:	4603      	mov	r3, r0
    cmr_canHVCHeartbeat_t HVCHeartbeat = {
 80019f6:	743b      	strb	r3, [r7, #16]
 80019f8:	2300      	movs	r3, #0
 80019fa:	747b      	strb	r3, [r7, #17]
        .uptime_s = 0,
    };

    switch (currentState) {
 80019fc:	7dfb      	ldrb	r3, [r7, #23]
 80019fe:	2b0b      	cmp	r3, #11
 8001a00:	d83e      	bhi.n	8001a80 <sendHeartbeat+0xbc>
 8001a02:	a201      	add	r2, pc, #4	; (adr r2, 8001a08 <sendHeartbeat+0x44>)
 8001a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a08:	08001a75 	.word	0x08001a75
 8001a0c:	08001a39 	.word	0x08001a39
 8001a10:	08001a3f 	.word	0x08001a3f
 8001a14:	08001a45 	.word	0x08001a45
 8001a18:	08001a4b 	.word	0x08001a4b
 8001a1c:	08001a51 	.word	0x08001a51
 8001a20:	08001a57 	.word	0x08001a57
 8001a24:	08001a5d 	.word	0x08001a5d
 8001a28:	08001a63 	.word	0x08001a63
 8001a2c:	08001a69 	.word	0x08001a69
 8001a30:	08001a6f 	.word	0x08001a6f
 8001a34:	08001a7b 	.word	0x08001a7b
        case CMR_CAN_HVC_STATE_DISCHARGE: // S1
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_IDLE;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	73bb      	strb	r3, [r7, #14]
            break;
 8001a3c:	e023      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_STANDBY: // S2
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_IDLE;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	73bb      	strb	r3, [r7, #14]
            break;
 8001a42:	e020      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_DRIVE_PRECHARGE: // S3
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_START;
 8001a44:	2302      	movs	r3, #2
 8001a46:	73bb      	strb	r3, [r7, #14]
            break;
 8001a48:	e01d      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_DRIVE_PRECHARGE_COMPLETE: // S4
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_START;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	73bb      	strb	r3, [r7, #14]
            break;
 8001a4e:	e01a      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_DRIVE: // S5
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_RUN;
 8001a50:	2304      	movs	r3, #4
 8001a52:	73bb      	strb	r3, [r7, #14]
            break;
 8001a54:	e017      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_CHARGE_PRECHARGE: // S6
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_CHARGE;
 8001a56:	2308      	movs	r3, #8
 8001a58:	73bb      	strb	r3, [r7, #14]
            break;
 8001a5a:	e014      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_CHARGE_PRECHARGE_COMPLETE: // S7
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_CHARGE;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	73bb      	strb	r3, [r7, #14]
            break;
 8001a60:	e011      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_CHARGE_TRICKLE: // S8
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_CHARGE;
 8001a62:	2308      	movs	r3, #8
 8001a64:	73bb      	strb	r3, [r7, #14]
            break;
 8001a66:	e00e      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_CHARGE_CONSTANT_CURRENT: // S9
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_CHARGE;
 8001a68:	2308      	movs	r3, #8
 8001a6a:	73bb      	strb	r3, [r7, #14]
            break;
 8001a6c:	e00b      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_CHARGE_CONSTANT_VOLTAGE: // S10
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_CHARGE;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	73bb      	strb	r3, [r7, #14]
            break;
 8001a72:	e008      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_ERROR: // S0
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_ERROR;
 8001a74:	2300      	movs	r3, #0
 8001a76:	73bb      	strb	r3, [r7, #14]
            break;
 8001a78:	e005      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_CLEAR_ERROR: // S11
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_ERROR;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	73bb      	strb	r3, [r7, #14]
            break;
 8001a7e:	e002      	b.n	8001a86 <sendHeartbeat+0xc2>
        case CMR_CAN_HVC_STATE_UNKNOWN:
        default:
            HVCHeartbeat.hvcMode = CMR_CAN_HVC_MODE_ERROR;
 8001a80:	2300      	movs	r3, #0
 8001a82:	73bb      	strb	r3, [r7, #14]
            break;
 8001a84:	bf00      	nop
    }

    canTX(CMR_CANID_HEARTBEAT_HVC, &HVCHeartbeat, sizeof(HVCHeartbeat), canTX100Hz_period_ms);
 8001a86:	230a      	movs	r3, #10
 8001a88:	f107 010c 	add.w	r1, r7, #12
 8001a8c:	2206      	movs	r2, #6
 8001a8e:	f44f 7081 	mov.w	r0, #258	; 0x102
 8001a92:	f7ff ff7f 	bl	8001994 <canTX>
}
 8001a96:	bf00      	nop
 8001a98:	3718      	adds	r7, #24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop

08001aa0 <sendHVCPackVoltage>:

static void sendHVCPackVoltage(void) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
    int32_t bVolt = getBattMillivolts();
 8001aa6:	f7ff fd69 	bl	800157c <getBattMillivolts>
 8001aaa:	60f8      	str	r0, [r7, #12]
    int32_t hvVolt = getHVmillivolts();
 8001aac:	f000 fd16 	bl	80024dc <getHVmillivolts>
 8001ab0:	60b8      	str	r0, [r7, #8]

    cmr_canHVCPackVoltage_t HVCPackVoltage = {
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	603b      	str	r3, [r7, #0]
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	607b      	str	r3, [r7, #4]
        .battVoltage_mV = bVolt,
        .hvVoltage_mV = hvVolt,
    };

    canTX(CMR_CANID_HVC_PACK_VOLTAGE, &HVCPackVoltage, sizeof(HVCPackVoltage), canTX100Hz_period_ms);
 8001aba:	230a      	movs	r3, #10
 8001abc:	4639      	mov	r1, r7
 8001abe:	2208      	movs	r2, #8
 8001ac0:	f240 3001 	movw	r0, #769	; 0x301
 8001ac4:	f7ff ff66 	bl	8001994 <canTX>
}
 8001ac8:	bf00      	nop
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <sendBMSPackCurrent>:

static void sendBMSPackCurrent(void) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
    int32_t instantCurrent = getHVmilliamps();
 8001ad6:	f000 fd0d 	bl	80024f4 <getHVmilliamps>
 8001ada:	60f8      	str	r0, [r7, #12]
    // int32_t avgCurrent = getCurrentAverage(); // TODO: Gustav change this back
    int32_t avgCurrent = instantCurrent;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	60bb      	str	r3, [r7, #8]

    cmr_canBMSPackCurrent_t BMSPackCurrent = {
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	603b      	str	r3, [r7, #0]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	607b      	str	r3, [r7, #4]
        .instantCurrent_mA = instantCurrent,
        .averageCurrent_mA = avgCurrent,
    };

    canTX(CMR_CANID_HVC_PACK_CURRENT, &BMSPackCurrent, sizeof(BMSPackCurrent), canTX100Hz_period_ms);
 8001ae8:	230a      	movs	r3, #10
 8001aea:	4639      	mov	r1, r7
 8001aec:	2208      	movs	r2, #8
 8001aee:	f240 3002 	movw	r0, #770	; 0x302
 8001af2:	f7ff ff4f 	bl	8001994 <canTX>
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <sendBMSBMBStatusVoltage>:

static void sendBMSBMBStatusVoltage(uint8_t bmb_index) {
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b086      	sub	sp, #24
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4603      	mov	r3, r0
 8001b06:	71fb      	strb	r3, [r7, #7]
    uint8_t maxIndex = getBMBMaxVoltIndex(bmb_index);
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff fc10 	bl	8001330 <getBMBMaxVoltIndex>
 8001b10:	4603      	mov	r3, r0
 8001b12:	75fb      	strb	r3, [r7, #23]
    uint8_t minIndex = getBMBMinVoltIndex(bmb_index);
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff fc38 	bl	800138c <getBMBMinVoltIndex>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	75bb      	strb	r3, [r7, #22]
    uint16_t maxVoltage = getBMBVoltage(bmb_index, maxIndex);
 8001b20:	7dfa      	ldrb	r2, [r7, #23]
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	4611      	mov	r1, r2
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fc7e 	bl	8001428 <getBMBVoltage>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	82bb      	strh	r3, [r7, #20]
    uint16_t minVoltage = getBMBVoltage(bmb_index, minIndex);
 8001b30:	7dba      	ldrb	r2, [r7, #22]
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	4611      	mov	r1, r2
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff fc76 	bl	8001428 <getBMBVoltage>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	827b      	strh	r3, [r7, #18]

    cmr_canBMSBMBStatusVoltage_t BMSBMBStatusVoltage = {
 8001b40:	7dfb      	ldrb	r3, [r7, #23]
 8001b42:	733b      	strb	r3, [r7, #12]
 8001b44:	7dbb      	ldrb	r3, [r7, #22]
 8001b46:	737b      	strb	r3, [r7, #13]
 8001b48:	8abb      	ldrh	r3, [r7, #20]
 8001b4a:	81fb      	strh	r3, [r7, #14]
 8001b4c:	8a7b      	ldrh	r3, [r7, #18]
 8001b4e:	823b      	strh	r3, [r7, #16]
        .minVoltIndex = minIndex,
        .maxCellVoltage_mV = maxVoltage,
        .minCellVoltage_mV = minVoltage,
    };

    canTX(CMR_CANID_HVC_BMB_0_STATUS_VOLTAGE + (bmb_index << 1), &BMSBMBStatusVoltage, sizeof(BMSBMBStatusVoltage), canTX10Hz_period_ms);
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8001b5c:	b298      	uxth	r0, r3
 8001b5e:	2364      	movs	r3, #100	; 0x64
 8001b60:	f107 010c 	add.w	r1, r7, #12
 8001b64:	2206      	movs	r2, #6
 8001b66:	f7ff ff15 	bl	8001994 <canTX>
}
 8001b6a:	bf00      	nop
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <sendBMSBMBStatusTemp>:

static void sendBMSBMBStatusTemp(uint8_t bmb_index) {
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	71fb      	strb	r3, [r7, #7]
    uint8_t maxIndex = getBMBMaxTempIndex(bmb_index);
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fb6e 	bl	8001260 <getBMBMaxTempIndex>
 8001b84:	4603      	mov	r3, r0
 8001b86:	75fb      	strb	r3, [r7, #23]
    uint8_t minIndex = getBMBMinTempIndex(bmb_index);
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fb9c 	bl	80012c8 <getBMBMinTempIndex>
 8001b90:	4603      	mov	r3, r0
 8001b92:	75bb      	strb	r3, [r7, #22]
    int16_t maxTemp = getBMBTemp(bmb_index, maxIndex);
 8001b94:	7dfa      	ldrb	r2, [r7, #23]
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	4611      	mov	r1, r2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fc26 	bl	80013ec <getBMBTemp>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	82bb      	strh	r3, [r7, #20]
    int16_t minTemp = getBMBTemp(bmb_index, minIndex);
 8001ba4:	7dba      	ldrb	r2, [r7, #22]
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	4611      	mov	r1, r2
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fc1e 	bl	80013ec <getBMBTemp>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	827b      	strh	r3, [r7, #18]

    cmr_canBMSBMBStatusTemp_t BMSBMBStatusTemp = {
 8001bb4:	7dfb      	ldrb	r3, [r7, #23]
 8001bb6:	733b      	strb	r3, [r7, #12]
 8001bb8:	7dbb      	ldrb	r3, [r7, #22]
 8001bba:	737b      	strb	r3, [r7, #13]
 8001bbc:	8abb      	ldrh	r3, [r7, #20]
 8001bbe:	81fb      	strh	r3, [r7, #14]
 8001bc0:	8a7b      	ldrh	r3, [r7, #18]
 8001bc2:	823b      	strh	r3, [r7, #16]
        .minTempIndex = minIndex,
        .maxCellTemp_C = maxTemp,
        .minCellTemp_C = minTemp,
    };

    canTX(CMR_CANID_HVC_BMB_0_STATUS_TEMP + (bmb_index << 1), &BMSBMBStatusTemp, sizeof(BMSBMBStatusTemp), canTX1Hz_period_ms);
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	f203 3381 	addw	r3, r3, #897	; 0x381
 8001bd0:	b298      	uxth	r0, r3
 8001bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd6:	f107 010c 	add.w	r1, r7, #12
 8001bda:	2206      	movs	r2, #6
 8001bdc:	f7ff feda 	bl	8001994 <canTX>
}
 8001be0:	bf00      	nop
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <sendBMSMinMaxCellVoltage>:

static void sendBMSMinMaxCellVoltage(void) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
    uint16_t minCellVoltage = UINT16_MAX;
 8001bee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bf2:	82fb      	strh	r3, [r7, #22]
    uint16_t maxCellVoltage = 0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	82bb      	strh	r3, [r7, #20]
	uint8_t maxCellVoltageBMBNum;
	
	uint8_t minCellVoltageIndex;
	uint8_t maxCellVoltageIndex;

    for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]
 8001bfc:	e032      	b.n	8001c64 <sendBMSMinMaxCellVoltage+0x7c>
        uint8_t maxIndex = getBMBMaxVoltIndex(bmb_index);
 8001bfe:	7bfb      	ldrb	r3, [r7, #15]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fb95 	bl	8001330 <getBMBMaxVoltIndex>
 8001c06:	4603      	mov	r3, r0
 8001c08:	73bb      	strb	r3, [r7, #14]
        uint8_t minIndex = getBMBMinVoltIndex(bmb_index);
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff fbbd 	bl	800138c <getBMBMinVoltIndex>
 8001c12:	4603      	mov	r3, r0
 8001c14:	737b      	strb	r3, [r7, #13]
        uint16_t maxVoltage = getBMBVoltage(bmb_index, maxIndex);
 8001c16:	7bba      	ldrb	r2, [r7, #14]
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
 8001c1a:	4611      	mov	r1, r2
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fc03 	bl	8001428 <getBMBVoltage>
 8001c22:	4603      	mov	r3, r0
 8001c24:	817b      	strh	r3, [r7, #10]
        uint16_t minVoltage = getBMBVoltage(bmb_index, minIndex);
 8001c26:	7b7a      	ldrb	r2, [r7, #13]
 8001c28:	7bfb      	ldrb	r3, [r7, #15]
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fbfb 	bl	8001428 <getBMBVoltage>
 8001c32:	4603      	mov	r3, r0
 8001c34:	813b      	strh	r3, [r7, #8]

        if (maxVoltage > maxCellVoltage) {
 8001c36:	897a      	ldrh	r2, [r7, #10]
 8001c38:	8abb      	ldrh	r3, [r7, #20]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d905      	bls.n	8001c4a <sendBMSMinMaxCellVoltage+0x62>
            maxCellVoltage = maxVoltage;
 8001c3e:	897b      	ldrh	r3, [r7, #10]
 8001c40:	82bb      	strh	r3, [r7, #20]
            maxCellVoltageBMBNum = bmb_index;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
 8001c44:	74bb      	strb	r3, [r7, #18]
            maxCellVoltageIndex = maxIndex;
 8001c46:	7bbb      	ldrb	r3, [r7, #14]
 8001c48:	743b      	strb	r3, [r7, #16]
        }

        if (minVoltage < minCellVoltage) {
 8001c4a:	893a      	ldrh	r2, [r7, #8]
 8001c4c:	8afb      	ldrh	r3, [r7, #22]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d205      	bcs.n	8001c5e <sendBMSMinMaxCellVoltage+0x76>
            minCellVoltage = minVoltage;
 8001c52:	893b      	ldrh	r3, [r7, #8]
 8001c54:	82fb      	strh	r3, [r7, #22]
            minCellVoltageBMBNum = bmb_index;
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	74fb      	strb	r3, [r7, #19]
            minCellVoltageIndex = minIndex;
 8001c5a:	7b7b      	ldrb	r3, [r7, #13]
 8001c5c:	747b      	strb	r3, [r7, #17]
    for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001c5e:	7bfb      	ldrb	r3, [r7, #15]
 8001c60:	3301      	adds	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	2b0f      	cmp	r3, #15
 8001c68:	d9c9      	bls.n	8001bfe <sendBMSMinMaxCellVoltage+0x16>
        }
    }

    cmr_canBMSMinMaxCellVoltage_t BMSBMBMinMaxVoltage = {
 8001c6a:	8afb      	ldrh	r3, [r7, #22]
 8001c6c:	803b      	strh	r3, [r7, #0]
 8001c6e:	8abb      	ldrh	r3, [r7, #20]
 8001c70:	807b      	strh	r3, [r7, #2]
 8001c72:	7cfb      	ldrb	r3, [r7, #19]
 8001c74:	713b      	strb	r3, [r7, #4]
 8001c76:	7c7b      	ldrb	r3, [r7, #17]
 8001c78:	717b      	strb	r3, [r7, #5]
 8001c7a:	7cbb      	ldrb	r3, [r7, #18]
 8001c7c:	71bb      	strb	r3, [r7, #6]
 8001c7e:	7c3b      	ldrb	r3, [r7, #16]
 8001c80:	71fb      	strb	r3, [r7, #7]
        .maxVoltageBMBNum = maxCellVoltageBMBNum,
        .minVoltageCellNum = minCellVoltageIndex,
        .maxVoltageCellNum = maxCellVoltageIndex,
    };

    canTX(CMR_CANID_HVC_MIN_MAX_CELL_VOLTAGE, &BMSBMBMinMaxVoltage, sizeof(BMSBMBMinMaxVoltage), canTX200Hz_period_ms);
 8001c82:	2305      	movs	r3, #5
 8001c84:	4639      	mov	r1, r7
 8001c86:	2208      	movs	r2, #8
 8001c88:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001c8c:	f7ff fe82 	bl	8001994 <canTX>
}
 8001c90:	bf00      	nop
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <sendBMSMinMaxCellTemp>:

static void sendBMSMinMaxCellTemp(void) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
    uint16_t minCellTemp = UINT16_MAX;
 8001c9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ca2:	82fb      	strh	r3, [r7, #22]
    uint16_t maxCellTemp = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	82bb      	strh	r3, [r7, #20]
	uint8_t maxCellTempBMBNum;
	
	uint8_t minCellTempIndex;
	uint8_t maxCellTempIndex;

    for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001ca8:	2300      	movs	r3, #0
 8001caa:	73fb      	strb	r3, [r7, #15]
 8001cac:	e032      	b.n	8001d14 <sendBMSMinMaxCellTemp+0x7c>
        uint8_t maxIndex = getBMBMaxTempIndex(bmb_index);
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fad5 	bl	8001260 <getBMBMaxTempIndex>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	73bb      	strb	r3, [r7, #14]
        uint8_t minIndex = getBMBMinTempIndex(bmb_index);
 8001cba:	7bfb      	ldrb	r3, [r7, #15]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fb03 	bl	80012c8 <getBMBMinTempIndex>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	737b      	strb	r3, [r7, #13]
        uint16_t maxTemp = getBMBTemp(bmb_index, maxIndex);
 8001cc6:	7bba      	ldrb	r2, [r7, #14]
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fb8d 	bl	80013ec <getBMBTemp>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	817b      	strh	r3, [r7, #10]
        uint16_t minTemp = getBMBTemp(bmb_index, minIndex);
 8001cd6:	7b7a      	ldrb	r2, [r7, #13]
 8001cd8:	7bfb      	ldrb	r3, [r7, #15]
 8001cda:	4611      	mov	r1, r2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fb85 	bl	80013ec <getBMBTemp>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	813b      	strh	r3, [r7, #8]

        if (maxTemp > maxCellTemp) {
 8001ce6:	897a      	ldrh	r2, [r7, #10]
 8001ce8:	8abb      	ldrh	r3, [r7, #20]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d905      	bls.n	8001cfa <sendBMSMinMaxCellTemp+0x62>
            maxCellTemp = maxTemp;
 8001cee:	897b      	ldrh	r3, [r7, #10]
 8001cf0:	82bb      	strh	r3, [r7, #20]
            maxCellTempBMBNum = bmb_index;
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	74bb      	strb	r3, [r7, #18]
            maxCellTempIndex = maxIndex;
 8001cf6:	7bbb      	ldrb	r3, [r7, #14]
 8001cf8:	743b      	strb	r3, [r7, #16]
        }

        if (minTemp < minCellTemp) {
 8001cfa:	893a      	ldrh	r2, [r7, #8]
 8001cfc:	8afb      	ldrh	r3, [r7, #22]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d205      	bcs.n	8001d0e <sendBMSMinMaxCellTemp+0x76>
            minCellTemp = minTemp;
 8001d02:	893b      	ldrh	r3, [r7, #8]
 8001d04:	82fb      	strh	r3, [r7, #22]
            minCellTempBMBNum = bmb_index;
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	74fb      	strb	r3, [r7, #19]
            minCellTempIndex = minIndex;
 8001d0a:	7b7b      	ldrb	r3, [r7, #13]
 8001d0c:	747b      	strb	r3, [r7, #17]
    for (uint8_t bmb_index = 0; bmb_index < NUM_BMBS; bmb_index++) {
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	3301      	adds	r3, #1
 8001d12:	73fb      	strb	r3, [r7, #15]
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	2b0f      	cmp	r3, #15
 8001d18:	d9c9      	bls.n	8001cae <sendBMSMinMaxCellTemp+0x16>
        }
    }

    cmr_canBMSMinMaxCellTemperature_t BMSBMBMinMaxTemperature = {
 8001d1a:	8afb      	ldrh	r3, [r7, #22]
 8001d1c:	803b      	strh	r3, [r7, #0]
 8001d1e:	8abb      	ldrh	r3, [r7, #20]
 8001d20:	807b      	strh	r3, [r7, #2]
 8001d22:	7cfb      	ldrb	r3, [r7, #19]
 8001d24:	713b      	strb	r3, [r7, #4]
 8001d26:	7c7b      	ldrb	r3, [r7, #17]
 8001d28:	717b      	strb	r3, [r7, #5]
 8001d2a:	7cbb      	ldrb	r3, [r7, #18]
 8001d2c:	71bb      	strb	r3, [r7, #6]
 8001d2e:	7c3b      	ldrb	r3, [r7, #16]
 8001d30:	71fb      	strb	r3, [r7, #7]
        .maxTempBMBNum = maxCellTempBMBNum,
        .minTempCellNum = minCellTempIndex,
        .maxTempCellNum = maxCellTempIndex,
    };

    canTX(CMR_CANID_HVC_MIN_MAX_CELL_TEMPERATURE, &BMSBMBMinMaxTemperature, sizeof(BMSBMBMinMaxTemperature), canTX10Hz_period_ms);
 8001d32:	2364      	movs	r3, #100	; 0x64
 8001d34:	4639      	mov	r1, r7
 8001d36:	2208      	movs	r2, #8
 8001d38:	f240 3011 	movw	r0, #785	; 0x311
 8001d3c:	f7ff fe2a 	bl	8001994 <canTX>
}
 8001d40:	bf00      	nop
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <sendBMSLowVoltage>:

static void sendBMSLowVoltage(void) {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
    cmr_canBMSLowVoltage_t BMSLowVoltage = {
        .ibatt_mA = (getSafetymillivolts()*15)/2000, // Convert mA to 2/15th mA //TODO: Gustav change this back?
        .iDCDC_mA =0,
        .vAIR_mV = (getAIRmillivolts()*15)/2000, // Convert mV to 2/15th V
        .vbatt_mV= (getLVmillivolts()*15/2000), // Convert mV to 2/15th V
 8001d4e:	f000 fba1 	bl	8002494 <getLVmillivolts>
 8001d52:	4602      	mov	r2, r0
 8001d54:	4613      	mov	r3, r2
 8001d56:	011b      	lsls	r3, r3, #4
 8001d58:	1a9b      	subs	r3, r3, r2
 8001d5a:	4a18      	ldr	r2, [pc, #96]	; (8001dbc <sendBMSLowVoltage+0x74>)
 8001d5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d60:	11d2      	asrs	r2, r2, #7
 8001d62:	17db      	asrs	r3, r3, #31
 8001d64:	1ad3      	subs	r3, r2, r3
    cmr_canBMSLowVoltage_t BMSLowVoltage = {
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	713b      	strb	r3, [r7, #4]
        .vAIR_mV = (getAIRmillivolts()*15)/2000, // Convert mV to 2/15th V
 8001d6a:	f000 fb9f 	bl	80024ac <getAIRmillivolts>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	4613      	mov	r3, r2
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	1a9b      	subs	r3, r3, r2
 8001d76:	4a11      	ldr	r2, [pc, #68]	; (8001dbc <sendBMSLowVoltage+0x74>)
 8001d78:	fb82 1203 	smull	r1, r2, r2, r3
 8001d7c:	11d2      	asrs	r2, r2, #7
 8001d7e:	17db      	asrs	r3, r3, #31
 8001d80:	1ad3      	subs	r3, r2, r3
    cmr_canBMSLowVoltage_t BMSLowVoltage = {
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	717b      	strb	r3, [r7, #5]
        .ibatt_mA = (getSafetymillivolts()*15)/2000, // Convert mA to 2/15th mA //TODO: Gustav change this back?
 8001d86:	f000 fb9d 	bl	80024c4 <getSafetymillivolts>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	1a9b      	subs	r3, r3, r2
 8001d92:	4a0a      	ldr	r2, [pc, #40]	; (8001dbc <sendBMSLowVoltage+0x74>)
 8001d94:	fb82 1203 	smull	r1, r2, r2, r3
 8001d98:	11d2      	asrs	r2, r2, #7
 8001d9a:	17db      	asrs	r3, r3, #31
 8001d9c:	1ad3      	subs	r3, r2, r3
    cmr_canBMSLowVoltage_t BMSLowVoltage = {
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	71bb      	strb	r3, [r7, #6]
 8001da2:	2300      	movs	r3, #0
 8001da4:	71fb      	strb	r3, [r7, #7]
    };
    (void) BMSLowVoltage;

    canTX(CMR_CANID_HVC_LOW_VOLTAGE, &BMSLowVoltage, sizeof(BMSLowVoltage), canTX100Hz_period_ms);
 8001da6:	230a      	movs	r3, #10
 8001da8:	1d39      	adds	r1, r7, #4
 8001daa:	2204      	movs	r2, #4
 8001dac:	f240 3003 	movw	r0, #771	; 0x303
 8001db0:	f7ff fdf0 	bl	8001994 <canTX>
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	10624dd3 	.word	0x10624dd3

08001dc0 <sendBMSBMBStatusErrors>:

static void sendBMSBMBStatusErrors(void) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
	configASSERT(BMB_ERR_LEN < 16);

	cmr_canHVCBMBErrors_t errs = {
			.BMB1_2_Errs = (BMBErrs[0] << 4) | BMBErrs[1],
 8001dc6:	4b31      	ldr	r3, [pc, #196]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	011b      	lsls	r3, r3, #4
 8001dcc:	b25a      	sxtb	r2, r3
 8001dce:	4b2f      	ldr	r3, [pc, #188]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	b25b      	sxtb	r3, r3
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	b25b      	sxtb	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001dda:	703b      	strb	r3, [r7, #0]
			.BMB3_4_Errs = (BMBErrs[2] << 4) | BMBErrs[3],
 8001ddc:	4b2b      	ldr	r3, [pc, #172]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	011b      	lsls	r3, r3, #4
 8001de2:	b25a      	sxtb	r2, r3
 8001de4:	4b29      	ldr	r3, [pc, #164]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	b25b      	sxtb	r3, r3
 8001dea:	4313      	orrs	r3, r2
 8001dec:	b25b      	sxtb	r3, r3
 8001dee:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001df0:	707b      	strb	r3, [r7, #1]
			.BMB5_6_Errs = (BMBErrs[4] << 4) | BMBErrs[5],
 8001df2:	4b26      	ldr	r3, [pc, #152]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	011b      	lsls	r3, r3, #4
 8001df8:	b25a      	sxtb	r2, r3
 8001dfa:	4b24      	ldr	r3, [pc, #144]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001dfc:	695b      	ldr	r3, [r3, #20]
 8001dfe:	b25b      	sxtb	r3, r3
 8001e00:	4313      	orrs	r3, r2
 8001e02:	b25b      	sxtb	r3, r3
 8001e04:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001e06:	70bb      	strb	r3, [r7, #2]
			.BMB7_8_Errs = (BMBErrs[6] << 4) | BMBErrs[7],
 8001e08:	4b20      	ldr	r3, [pc, #128]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	011b      	lsls	r3, r3, #4
 8001e0e:	b25a      	sxtb	r2, r3
 8001e10:	4b1e      	ldr	r3, [pc, #120]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	b25b      	sxtb	r3, r3
 8001e16:	4313      	orrs	r3, r2
 8001e18:	b25b      	sxtb	r3, r3
 8001e1a:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001e1c:	70fb      	strb	r3, [r7, #3]
			.BMB9_10_Errs = (BMBErrs[8] << 4) | BMBErrs[9],
 8001e1e:	4b1b      	ldr	r3, [pc, #108]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	011b      	lsls	r3, r3, #4
 8001e24:	b25a      	sxtb	r2, r3
 8001e26:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2a:	b25b      	sxtb	r3, r3
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	b25b      	sxtb	r3, r3
 8001e30:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001e32:	713b      	strb	r3, [r7, #4]
			.BMB11_12_Errs = (BMBErrs[10] << 4) | BMBErrs[11],
 8001e34:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e38:	011b      	lsls	r3, r3, #4
 8001e3a:	b25a      	sxtb	r2, r3
 8001e3c:	4b13      	ldr	r3, [pc, #76]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e40:	b25b      	sxtb	r3, r3
 8001e42:	4313      	orrs	r3, r2
 8001e44:	b25b      	sxtb	r3, r3
 8001e46:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001e48:	717b      	strb	r3, [r7, #5]
			.BMB13_14_Errs = (BMBErrs[12] << 4) | BMBErrs[13],
 8001e4a:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	011b      	lsls	r3, r3, #4
 8001e50:	b25a      	sxtb	r2, r3
 8001e52:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e56:	b25b      	sxtb	r3, r3
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	b25b      	sxtb	r3, r3
 8001e5c:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001e5e:	71bb      	strb	r3, [r7, #6]
			.BMB15_16_Errs = (BMBErrs[14] << 4) | BMBErrs[15],
 8001e60:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e64:	011b      	lsls	r3, r3, #4
 8001e66:	b25a      	sxtb	r2, r3
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <sendBMSBMBStatusErrors+0xcc>)
 8001e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e6c:	b25b      	sxtb	r3, r3
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	b25b      	sxtb	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
	cmr_canHVCBMBErrors_t errs = {
 8001e74:	71fb      	strb	r3, [r7, #7]
	};

	canTX(CMR_CANID_HVC_BMB_STATUS_ERRORS, &errs, sizeof(cmr_canHVCBMBErrors_t), canTX100Hz_period_ms);
 8001e76:	230a      	movs	r3, #10
 8001e78:	4639      	mov	r1, r7
 8001e7a:	2208      	movs	r2, #8
 8001e7c:	f44f 7041 	mov.w	r0, #772	; 0x304
 8001e80:	f7ff fd88 	bl	8001994 <canTX>
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	2000588c 	.word	0x2000588c

08001e90 <sendAllBMBVoltages>:

static void sendAllBMBVoltages(void) {
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
//        canTX(CMR_CANID_HVC_BMB_0_STATUS_VOLTAGE_2 + (bmbIndex << 4), &volt2, sizeof(volt2), canTX1Hz_period_ms);
//        canTX(CMR_CANID_HVC_BMB_0_STATUS_TEMP_0 + (bmbIndex << 4), &temp0, sizeof(temp0), canTX1Hz_period_ms);
//        canTX(CMR_CANID_HVC_BMB_0_STATUS_TEMP_1 + (bmbIndex << 4), &temp1, sizeof(temp1), canTX1Hz_period_ms);
//        canTX(CMR_CANID_HVC_BMB_0_STATUS_TEMP_2 + (bmbIndex << 4), &temp2, sizeof(temp2), canTX1Hz_period_ms);
//    }
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
	...

08001ea0 <gpioInit>:
};

/**
 * @brief Initializes the GPIO interface.
 */
void gpioInit(void) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
    cmr_gpioPinInit(
 8001ea4:	210b      	movs	r1, #11
 8001ea6:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <gpioInit+0x10>)
 8001ea8:	f001 fd5c 	bl	8003964 <cmr_gpioPinInit>
        gpioPinConfigs, sizeof(gpioPinConfigs) / sizeof(gpioPinConfigs[0])
    );
}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	0800d758 	.word	0x0800d758

08001eb4 <i2cInit>:

static cmr_i2c_t bmb_i2c;

extern volatile int BMBErrs[NUM_BMBS];

bool i2cInit(void) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08c      	sub	sp, #48	; 0x30
 8001eb8:	af08      	add	r7, sp, #32
    cmr_i2cDmaInit(&bmb_i2c, I2C1,
 8001eba:	4b55      	ldr	r3, [pc, #340]	; (8002010 <i2cInit+0x15c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ec2:	9207      	str	r2, [sp, #28]
 8001ec4:	4a53      	ldr	r2, [pc, #332]	; (8002014 <i2cInit+0x160>)
 8001ec6:	9206      	str	r2, [sp, #24]
 8001ec8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ecc:	9205      	str	r2, [sp, #20]
 8001ece:	4a51      	ldr	r2, [pc, #324]	; (8002014 <i2cInit+0x160>)
 8001ed0:	9204      	str	r2, [sp, #16]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	9203      	str	r2, [sp, #12]
 8001ed6:	9302      	str	r3, [sp, #8]
 8001ed8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	4b4e      	ldr	r3, [pc, #312]	; (8002018 <i2cInit+0x164>)
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	4a4d      	ldr	r2, [pc, #308]	; (800201c <i2cInit+0x168>)
 8001ee6:	494e      	ldr	r1, [pc, #312]	; (8002020 <i2cInit+0x16c>)
 8001ee8:	484e      	ldr	r0, [pc, #312]	; (8002024 <i2cInit+0x170>)
 8001eea:	f001 fe9f 	bl	8003c2c <cmr_i2cDmaInit>
                GPIOB, GPIO_PIN_8, // clock
                GPIOB, GPIO_PIN_9); // data

    // This is so that the I2C devices have time to turn
    // on, b/c they are controlled by the relay
    TickType_t xLastWakeTime = xTaskGetTickCount();
 8001eee:	f003 fdc3 	bl	8005a78 <xTaskGetTickCount>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	607b      	str	r3, [r7, #4]
    vTaskDelayUntil(&xLastWakeTime, 2000);
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001efc:	4618      	mov	r0, r3
 8001efe:	f003 fc45 	bl	800578c <vTaskDelayUntil>

    for (int bmb = 0; bmb < I2C_NUM_BMBS; bmb++) {
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	e07b      	b.n	8002000 <i2cInit+0x14c>
        for (int side = 1; side < 2; side++) { //TODO: CHANGE THIS BACK
 8001f08:	2301      	movs	r3, #1
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	e05f      	b.n	8001fce <i2cInit+0x11a>
            if (!i2c_enableI2CMux(bmb, side)) {
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	68ba      	ldr	r2, [r7, #8]
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	4611      	mov	r1, r2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f000 f887 	bl	800202c <i2c_enableI2CMux>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	f083 0301 	eor.w	r3, r3, #1
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d009      	beq.n	8001f3e <i2cInit+0x8a>
                BMBErrs[bmb*2+side] = BMB_INIT_ENABLE_I2C_MUX_ERR;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	005a      	lsls	r2, r3, #1
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	4413      	add	r3, r2
 8001f32:	4a3d      	ldr	r2, [pc, #244]	; (8002028 <i2cInit+0x174>)
 8001f34:	2101      	movs	r1, #1
 8001f36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                return false;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	e064      	b.n	8002008 <i2cInit+0x154>
            }
            // verify mux is correctly set
            uint8_t recv_en, recv_side;
            if (!i2c_readI2CMux(bmb, &recv_en, &recv_side)) {
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	1cba      	adds	r2, r7, #2
 8001f44:	1cf9      	adds	r1, r7, #3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 f896 	bl	8002078 <i2c_readI2CMux>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	f083 0301 	eor.w	r3, r3, #1
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d009      	beq.n	8001f6c <i2cInit+0xb8>
                BMBErrs[bmb*2+side] = BMB_INIT_READ_I2C_MUX_ERR;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	005a      	lsls	r2, r3, #1
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	4413      	add	r3, r2
 8001f60:	4a31      	ldr	r2, [pc, #196]	; (8002028 <i2cInit+0x174>)
 8001f62:	2102      	movs	r1, #2
 8001f64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            	return false;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	e04d      	b.n	8002008 <i2cInit+0x154>
            }

            if (!(recv_en && recv_side == side))
 8001f6c:	78fb      	ldrb	r3, [r7, #3]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d004      	beq.n	8001f7c <i2cInit+0xc8>
 8001f72:	78bb      	ldrb	r3, [r7, #2]
 8001f74:	461a      	mov	r2, r3
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d001      	beq.n	8001f80 <i2cInit+0xcc>
            	return false;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	e043      	b.n	8002008 <i2cInit+0x154>
            if (!i2c_configSelectMux()) {
 8001f80:	f000 f8c8 	bl	8002114 <i2c_configSelectMux>
 8001f84:	4603      	mov	r3, r0
 8001f86:	f083 0301 	eor.w	r3, r3, #1
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d009      	beq.n	8001fa4 <i2cInit+0xf0>
                BMBErrs[bmb*2+side] = BMB_INIT_CONFIG_SEL_MUX_ERR;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	005a      	lsls	r2, r3, #1
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	4413      	add	r3, r2
 8001f98:	4a23      	ldr	r2, [pc, #140]	; (8002028 <i2cInit+0x174>)
 8001f9a:	2103      	movs	r1, #3
 8001f9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            	return false;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	e031      	b.n	8002008 <i2cInit+0x154>
            }
            if (!i2c_configADC()) {
 8001fa4:	f000 f928 	bl	80021f8 <i2c_configADC>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	f083 0301 	eor.w	r3, r3, #1
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d009      	beq.n	8001fc8 <i2cInit+0x114>
                BMBErrs[bmb*2+side] = BMB_INIT_CONFIG_ADC_ERR;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	005a      	lsls	r2, r3, #1
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a1a      	ldr	r2, [pc, #104]	; (8002028 <i2cInit+0x174>)
 8001fbe:	2104      	movs	r1, #4
 8001fc0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            	return false;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	e01f      	b.n	8002008 <i2cInit+0x154>
        for (int side = 1; side < 2; side++) { //TODO: CHANGE THIS BACK
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	dd9c      	ble.n	8001f0e <i2cInit+0x5a>
            }
        }
        if (!i2c_disableI2CMux(bmb)) {
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 f87b 	bl	80020d4 <i2c_disableI2CMux>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	f083 0301 	eor.w	r3, r3, #1
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d007      	beq.n	8001ffa <i2cInit+0x146>
            BMBErrs[bmb*2] = BMB_INIT_DISABLE_I2C_MUX_ERR;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	4a0e      	ldr	r2, [pc, #56]	; (8002028 <i2cInit+0x174>)
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	return false;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e006      	b.n	8002008 <i2cInit+0x154>
    for (int bmb = 0; bmb < I2C_NUM_BMBS; bmb++) {
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2b00      	cmp	r3, #0
 8002004:	dd80      	ble.n	8001f08 <i2cInit+0x54>
        }
    }
    return true;
 8002006:	2301      	movs	r3, #1
}
 8002008:	4618      	mov	r0, r3
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	0800d868 	.word	0x0800d868
 8002014:	40020400 	.word	0x40020400
 8002018:	40026010 	.word	0x40026010
 800201c:	40026028 	.word	0x40026028
 8002020:	40005400 	.word	0x40005400
 8002024:	2001a4d4 	.word	0x2001a4d4
 8002028:	2000588c 	.word	0x2000588c

0800202c <i2c_enableI2CMux>:
//        }
//    }
//    return 0;
//}

bool i2c_enableI2CMux(uint8_t bmb, uint8_t side) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af02      	add	r7, sp, #8
 8002032:	4603      	mov	r3, r0
 8002034:	460a      	mov	r2, r1
 8002036:	71fb      	strb	r3, [r7, #7]
 8002038:	4613      	mov	r3, r2
 800203a:	71bb      	strb	r3, [r7, #6]
    // bit 2 is enable bit, bit 1 & 0 is the side (either 00 or 01)
    uint8_t data = 0x4 | side;
 800203c:	79bb      	ldrb	r3, [r7, #6]
 800203e:	f043 0304 	orr.w	r3, r3, #4
 8002042:	b2db      	uxtb	r3, r3
 8002044:	73fb      	strb	r3, [r7, #15]
    if(cmr_i2cDmaTX(&bmb_i2c, BMS_MUX_BASE_ADDR + bmb, &data, 1, I2C_TIMEOUT) != 0) {
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	b29b      	uxth	r3, r3
 800204a:	3370      	adds	r3, #112	; 0x70
 800204c:	b299      	uxth	r1, r3
 800204e:	f107 020f 	add.w	r2, r7, #15
 8002052:	2332      	movs	r3, #50	; 0x32
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	2301      	movs	r3, #1
 8002058:	4806      	ldr	r0, [pc, #24]	; (8002074 <i2c_enableI2CMux+0x48>)
 800205a:	f001 ffaf 	bl	8003fbc <cmr_i2cDmaTX>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <i2c_enableI2CMux+0x3c>
        return false;
 8002064:	2300      	movs	r3, #0
 8002066:	e000      	b.n	800206a <i2c_enableI2CMux+0x3e>
    }
    return true;
 8002068:	2301      	movs	r3, #1
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	2001a4d4 	.word	0x2001a4d4

08002078 <i2c_readI2CMux>:

bool i2c_readI2CMux(uint8_t bmb, uint8_t *enabled, uint8_t *side) {
 8002078:	b580      	push	{r7, lr}
 800207a:	b088      	sub	sp, #32
 800207c:	af02      	add	r7, sp, #8
 800207e:	4603      	mov	r3, r0
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	73fb      	strb	r3, [r7, #15]
    // bit 2 is enable bit, bit 1 & 0 is the side (either 00 or 01)
    uint8_t buf;
    if(cmr_i2cDmaRX(&bmb_i2c, BMS_MUX_BASE_ADDR + bmb, &buf, 1, I2C_TIMEOUT) != 0) {
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	b29b      	uxth	r3, r3
 800208a:	3370      	adds	r3, #112	; 0x70
 800208c:	b299      	uxth	r1, r3
 800208e:	f107 0217 	add.w	r2, r7, #23
 8002092:	2332      	movs	r3, #50	; 0x32
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	2301      	movs	r3, #1
 8002098:	480d      	ldr	r0, [pc, #52]	; (80020d0 <i2c_readI2CMux+0x58>)
 800209a:	f001 ffd5 	bl	8004048 <cmr_i2cDmaRX>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <i2c_readI2CMux+0x30>
        return false;
 80020a4:	2300      	movs	r3, #0
 80020a6:	e00e      	b.n	80020c6 <i2c_readI2CMux+0x4e>
    }
    *enabled = (buf >> 2) & 0x1;
 80020a8:	7dfb      	ldrb	r3, [r7, #23]
 80020aa:	089b      	lsrs	r3, r3, #2
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	701a      	strb	r2, [r3, #0]
    *side = buf & 0x1;
 80020b8:	7dfb      	ldrb	r3, [r7, #23]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	701a      	strb	r2, [r3, #0]
    return true;
 80020c4:	2301      	movs	r3, #1
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	2001a4d4 	.word	0x2001a4d4

080020d4 <i2c_disableI2CMux>:

bool i2c_disableI2CMux(uint8_t bmb) {
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af02      	add	r7, sp, #8
 80020da:	4603      	mov	r3, r0
 80020dc:	71fb      	strb	r3, [r7, #7]
    // bit 2 is enable bit
    uint8_t data = 0x0;
 80020de:	2300      	movs	r3, #0
 80020e0:	73fb      	strb	r3, [r7, #15]
    if(cmr_i2cDmaTX(&bmb_i2c, BMS_MUX_BASE_ADDR + bmb, &data, 1, I2C_TIMEOUT) != 0) {
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	3370      	adds	r3, #112	; 0x70
 80020e8:	b299      	uxth	r1, r3
 80020ea:	f107 020f 	add.w	r2, r7, #15
 80020ee:	2332      	movs	r3, #50	; 0x32
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	2301      	movs	r3, #1
 80020f4:	4806      	ldr	r0, [pc, #24]	; (8002110 <i2c_disableI2CMux+0x3c>)
 80020f6:	f001 ff61 	bl	8003fbc <cmr_i2cDmaTX>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <i2c_disableI2CMux+0x30>
        return false;
 8002100:	2300      	movs	r3, #0
 8002102:	e000      	b.n	8002106 <i2c_disableI2CMux+0x32>
    }
    return true;
 8002104:	2301      	movs	r3, #1
}
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2001a4d4 	.word	0x2001a4d4

08002114 <i2c_configSelectMux>:

bool i2c_configSelectMux() {
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af02      	add	r7, sp, #8
    // select control register, set them all to output
    uint8_t data[2] = {0x3, 0x00};
 800211a:	2303      	movs	r3, #3
 800211c:	80bb      	strh	r3, [r7, #4]
    //i2c_flipEndianness(data, 2);
    if (cmr_i2cDmaTX(&bmb_i2c, BMS_SELECT_IO_ADDR, (uint8_t*)&data, 2, I2C_TIMEOUT) != 0) {
 800211e:	1d3a      	adds	r2, r7, #4
 8002120:	2332      	movs	r3, #50	; 0x32
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	2302      	movs	r3, #2
 8002126:	2141      	movs	r1, #65	; 0x41
 8002128:	4806      	ldr	r0, [pc, #24]	; (8002144 <i2c_configSelectMux+0x30>)
 800212a:	f001 ff47 	bl	8003fbc <cmr_i2cDmaTX>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <i2c_configSelectMux+0x24>
        return false;
 8002134:	2300      	movs	r3, #0
 8002136:	e000      	b.n	800213a <i2c_configSelectMux+0x26>
    }
    return true;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	2001a4d4 	.word	0x2001a4d4

08002148 <i2c_select4MuxChannel>:

bool i2c_select4MuxChannel(uint8_t channel) {
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af02      	add	r7, sp, #8
 800214e:	4603      	mov	r3, r0
 8002150:	71fb      	strb	r3, [r7, #7]
    // 0x1 is output port, we set select lines of mux
    // mux only uses last 2 bits, the top 4th bit is the LED blinking
    // save top 2 bits, overwrite bottom 2 bits
    selectIOCurrent = (selectIOCurrent & 0xC) | channel;
 8002152:	4b12      	ldr	r3, [pc, #72]	; (800219c <i2c_select4MuxChannel+0x54>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	b25b      	sxtb	r3, r3
 8002158:	f003 030c 	and.w	r3, r3, #12
 800215c:	b25a      	sxtb	r2, r3
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	4313      	orrs	r3, r2
 8002164:	b25b      	sxtb	r3, r3
 8002166:	b2da      	uxtb	r2, r3
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <i2c_select4MuxChannel+0x54>)
 800216a:	701a      	strb	r2, [r3, #0]
    uint8_t outData[2] = {0x1, selectIOCurrent};
 800216c:	2301      	movs	r3, #1
 800216e:	733b      	strb	r3, [r7, #12]
 8002170:	4b0a      	ldr	r3, [pc, #40]	; (800219c <i2c_select4MuxChannel+0x54>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	737b      	strb	r3, [r7, #13]
    //i2c_flipEndianness(outData, 2);
    if(cmr_i2cDmaTX(&bmb_i2c, BMS_SELECT_IO_ADDR, (uint8_t*)&outData, 2, I2C_TIMEOUT) != 0) {
 8002176:	f107 020c 	add.w	r2, r7, #12
 800217a:	2332      	movs	r3, #50	; 0x32
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	2302      	movs	r3, #2
 8002180:	2141      	movs	r1, #65	; 0x41
 8002182:	4807      	ldr	r0, [pc, #28]	; (80021a0 <i2c_select4MuxChannel+0x58>)
 8002184:	f001 ff1a 	bl	8003fbc <cmr_i2cDmaTX>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <i2c_select4MuxChannel+0x4a>
        return false;
 800218e:	2300      	movs	r3, #0
 8002190:	e000      	b.n	8002194 <i2c_select4MuxChannel+0x4c>
    }
    return true;
 8002192:	2301      	movs	r3, #1
}
 8002194:	4618      	mov	r0, r3
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	2001a4d0 	.word	0x2001a4d0
 80021a0:	2001a4d4 	.word	0x2001a4d4

080021a4 <i2c_selectMuxBlink>:

bool i2c_selectMuxBlink() {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af02      	add	r7, sp, #8
    // flip top 2 bits, don't flip bottom 2 bits
    selectIOCurrent = (~selectIOCurrent & 0xC) | (selectIOCurrent & 0x3);
 80021aa:	4b11      	ldr	r3, [pc, #68]	; (80021f0 <i2c_selectMuxBlink+0x4c>)
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	b25b      	sxtb	r3, r3
 80021b0:	f003 030f 	and.w	r3, r3, #15
 80021b4:	b25b      	sxtb	r3, r3
 80021b6:	f083 030c 	eor.w	r3, r3, #12
 80021ba:	b25b      	sxtb	r3, r3
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <i2c_selectMuxBlink+0x4c>)
 80021c0:	701a      	strb	r2, [r3, #0]
    uint8_t outData[2] = {0x1, selectIOCurrent};
 80021c2:	2301      	movs	r3, #1
 80021c4:	713b      	strb	r3, [r7, #4]
 80021c6:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <i2c_selectMuxBlink+0x4c>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	717b      	strb	r3, [r7, #5]
    //i2c_flipEndianness(outData, 2);
    if(cmr_i2cDmaTX(&bmb_i2c, BMS_SELECT_IO_ADDR, (uint8_t*)&outData, 2, I2C_TIMEOUT) != 0) {
 80021cc:	1d3a      	adds	r2, r7, #4
 80021ce:	2332      	movs	r3, #50	; 0x32
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	2302      	movs	r3, #2
 80021d4:	2141      	movs	r1, #65	; 0x41
 80021d6:	4807      	ldr	r0, [pc, #28]	; (80021f4 <i2c_selectMuxBlink+0x50>)
 80021d8:	f001 fef0 	bl	8003fbc <cmr_i2cDmaTX>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <i2c_selectMuxBlink+0x42>
        return false;
 80021e2:	2300      	movs	r3, #0
 80021e4:	e000      	b.n	80021e8 <i2c_selectMuxBlink+0x44>
    }
    return true;
 80021e6:	2301      	movs	r3, #1
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	2001a4d0 	.word	0x2001a4d0
 80021f4:	2001a4d4 	.word	0x2001a4d4

080021f8 <i2c_configADC>:

bool i2c_configADC() {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af02      	add	r7, sp, #8
	// 1111 means {setup_bit, internal_ref, ref_output, ref_always_on}
	// 0010 means {internal_clock, unipolar, no_action, X}
	uint8_t setupByte = 0xF0;
 80021fe:	23f0      	movs	r3, #240	; 0xf0
 8002200:	71fb      	strb	r3, [r7, #7]
	// 0_00_0111_1 means {config_bit, scan_all, scan_to_A7, single_ended}
	uint8_t configByte = 0x1F;
 8002202:	231f      	movs	r3, #31
 8002204:	71bb      	strb	r3, [r7, #6]
	if (cmr_i2cDmaTX(&bmb_i2c, BMS_ADC_ADDR, &setupByte, 1, I2C_TIMEOUT) != 0) {
 8002206:	1dfa      	adds	r2, r7, #7
 8002208:	2332      	movs	r3, #50	; 0x32
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	2301      	movs	r3, #1
 800220e:	2133      	movs	r1, #51	; 0x33
 8002210:	480c      	ldr	r0, [pc, #48]	; (8002244 <i2c_configADC+0x4c>)
 8002212:	f001 fed3 	bl	8003fbc <cmr_i2cDmaTX>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <i2c_configADC+0x28>
		return false;
 800221c:	2300      	movs	r3, #0
 800221e:	e00d      	b.n	800223c <i2c_configADC+0x44>
	}
	if (cmr_i2cDmaTX(&bmb_i2c, BMS_ADC_ADDR, &configByte, 1, I2C_TIMEOUT) != 0) {
 8002220:	1dba      	adds	r2, r7, #6
 8002222:	2332      	movs	r3, #50	; 0x32
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	2301      	movs	r3, #1
 8002228:	2133      	movs	r1, #51	; 0x33
 800222a:	4806      	ldr	r0, [pc, #24]	; (8002244 <i2c_configADC+0x4c>)
 800222c:	f001 fec6 	bl	8003fbc <cmr_i2cDmaTX>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <i2c_configADC+0x42>
		return false;
 8002236:	2300      	movs	r3, #0
 8002238:	e000      	b.n	800223c <i2c_configADC+0x44>
	}
	return true;
 800223a:	2301      	movs	r3, #1
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	2001a4d4 	.word	0x2001a4d4

08002248 <i2c_scanADC>:

bool i2c_scanADC(int16_t adcResponse[]) {
 8002248:	b580      	push	{r7, lr}
 800224a:	b08a      	sub	sp, #40	; 0x28
 800224c:	af02      	add	r7, sp, #8
 800224e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[16];
	if (cmr_i2cDmaRX(&bmb_i2c, BMS_ADC_ADDR, buffer, 16, I2C_TIMEOUT) != 0) {
 8002250:	f107 020c 	add.w	r2, r7, #12
 8002254:	2332      	movs	r3, #50	; 0x32
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	2310      	movs	r3, #16
 800225a:	2133      	movs	r1, #51	; 0x33
 800225c:	481d      	ldr	r0, [pc, #116]	; (80022d4 <i2c_scanADC+0x8c>)
 800225e:	f001 fef3 	bl	8004048 <cmr_i2cDmaRX>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <i2c_scanADC+0x24>
		return false;
 8002268:	2300      	movs	r3, #0
 800226a:	e02f      	b.n	80022cc <i2c_scanADC+0x84>
	}
    //i2c_flipEndianness(buffer, 16);
	for (int i = 0; i < 8; i++) {
 800226c:	2300      	movs	r3, #0
 800226e:	61fb      	str	r3, [r7, #28]
 8002270:	e028      	b.n	80022c4 <i2c_scanADC+0x7c>
		// top 6 bits should be 1
		if ((buffer[i << 1] & 0xFC) != 0xFC) {
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	3320      	adds	r3, #32
 8002278:	443b      	add	r3, r7
 800227a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800227e:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8002282:	2bfc      	cmp	r3, #252	; 0xfc
 8002284:	d001      	beq.n	800228a <i2c_scanADC+0x42>
			return false;
 8002286:	2300      	movs	r3, #0
 8002288:	e020      	b.n	80022cc <i2c_scanADC+0x84>
		}
		adcResponse[i] = ((((uint16_t) buffer[i << 1]) << 8)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	3320      	adds	r3, #32
 8002290:	443b      	add	r3, r7
 8002292:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002296:	021b      	lsls	r3, r3, #8
				| (buffer[(i << 1) + 1])) & 0x3FF;
 8002298:	b21a      	sxth	r2, r3
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	3301      	adds	r3, #1
 80022a0:	3320      	adds	r3, #32
 80022a2:	443b      	add	r3, r7
 80022a4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	4313      	orrs	r3, r2
 80022ac:	b21a      	sxth	r2, r3
		adcResponse[i] = ((((uint16_t) buffer[i << 1]) << 8)
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	440b      	add	r3, r1
				| (buffer[(i << 1) + 1])) & 0x3FF;
 80022b6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80022ba:	b212      	sxth	r2, r2
		adcResponse[i] = ((((uint16_t) buffer[i << 1]) << 8)
 80022bc:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 8; i++) {
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3301      	adds	r3, #1
 80022c2:	61fb      	str	r3, [r7, #28]
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	2b07      	cmp	r3, #7
 80022c8:	ddd3      	ble.n	8002272 <i2c_scanADC+0x2a>
	}
	return true;
 80022ca:	2301      	movs	r3, #1
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3720      	adds	r7, #32
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	2001a4d4 	.word	0x2001a4d4

080022d8 <statusLED>:
 *
 * @param pvParameters Ignored.
 *
 * @return Does not return.
 */
static void statusLED(void *pvParameters) {
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
    (void) pvParameters;

    cmr_gpioWrite(GPIO_MCU_LED, 0);
 80022e0:	2100      	movs	r1, #0
 80022e2:	2000      	movs	r0, #0
 80022e4:	f001 fb74 	bl	80039d0 <cmr_gpioWrite>

    TickType_t lastWakeTime = xTaskGetTickCount();
 80022e8:	f003 fbc6 	bl	8005a78 <xTaskGetTickCount>
 80022ec:	4603      	mov	r3, r0
 80022ee:	60fb      	str	r3, [r7, #12]
    while (1) {
        cmr_gpioToggle(GPIO_MCU_LED);
 80022f0:	2000      	movs	r0, #0
 80022f2:	f001 fbab 	bl	8003a4c <cmr_gpioToggle>

        vTaskDelayUntil(&lastWakeTime, statusLED_period_ms);
 80022f6:	22fa      	movs	r2, #250	; 0xfa
 80022f8:	f107 030c 	add.w	r3, r7, #12
 80022fc:	4611      	mov	r1, r2
 80022fe:	4618      	mov	r0, r3
 8002300:	f003 fa44 	bl	800578c <vTaskDelayUntil>
        cmr_gpioToggle(GPIO_MCU_LED);
 8002304:	e7f4      	b.n	80022f0 <statusLED+0x18>
	...

08002308 <main>:
 *
 * Device configuration and task initialization should be performed here.
 *
 * @return Does not return.
 */
int main(void) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af02      	add	r7, sp, #8
//
//    *ACTLR |= 2; // disable write buffering

    // System initialization.

	HAL_Init();
 800230e:	f004 f971 	bl	80065f4 <HAL_Init>
    cmr_rccSystemClockEnable();
 8002312:	f001 ff08 	bl	8004126 <cmr_rccSystemClockEnable>
    // cmr_rccSystemInternalClockEnable();

    // Peripheral configuration.
    gpioInit();
 8002316:	f7ff fdc3 	bl	8001ea0 <gpioInit>
    canInit();
 800231a:	f7ff fad5 	bl	80018c8 <canInit>
    adcInit();
 800231e:	f7ff f95b 	bl	80015d8 <adcInit>
    sensorsInit();
 8002322:	f000 f899 	bl	8002458 <sensorsInit>
//    wwdgInit();

    cmr_taskInit(
 8002326:	2202      	movs	r2, #2
 8002328:	2300      	movs	r3, #0
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	4b08      	ldr	r3, [pc, #32]	; (8002350 <main+0x48>)
 800232e:	4909      	ldr	r1, [pc, #36]	; (8002354 <main+0x4c>)
 8002330:	4809      	ldr	r0, [pc, #36]	; (8002358 <main+0x50>)
 8002332:	f002 f85b 	bl	80043ec <cmr_taskInit>
        statusLED,
        NULL
    );

    // BMB_task
    cmr_taskInit(
 8002336:	2204      	movs	r2, #4
 8002338:	2300      	movs	r3, #0
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <main+0x54>)
 800233e:	4908      	ldr	r1, [pc, #32]	; (8002360 <main+0x58>)
 8002340:	4808      	ldr	r0, [pc, #32]	; (8002364 <main+0x5c>)
 8002342:	f002 f853 	bl	80043ec <cmr_taskInit>
//        setState_priority,
//        vSetStateTask,
//        NULL
//    );

    vTaskStartScheduler();
 8002346:	f003 fa93 	bl	8005870 <vTaskStartScheduler>
    cmr_panic("vTaskStartScheduler returned!");
 800234a:	4807      	ldr	r0, [pc, #28]	; (8002368 <main+0x60>)
 800234c:	f001 fee5 	bl	800411a <cmr_panic>
 8002350:	080022d9 	.word	0x080022d9
 8002354:	0800ba98 	.word	0x0800ba98
 8002358:	2001a680 	.word	0x2001a680
 800235c:	080011a9 	.word	0x080011a9
 8002360:	0800baa4 	.word	0x0800baa4
 8002364:	2001f960 	.word	0x2001f960
 8002368:	0800bab4 	.word	0x0800bab4

0800236c <sampleADCSensor>:
 *
 * @param sensor The ADC sensor to sample.
 *
 * @return The latest sampled value from the ADC.
 */
static uint32_t sampleADCSensor(const cmr_sensor_t *sensor) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
    sensorChannel_t sensorChannel = sensor - sensors;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4a0c      	ldr	r2, [pc, #48]	; (80023a8 <sampleADCSensor+0x3c>)
 8002378:	1a9b      	subs	r3, r3, r2
 800237a:	10db      	asrs	r3, r3, #3
 800237c:	4a0b      	ldr	r2, [pc, #44]	; (80023ac <sampleADCSensor+0x40>)
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	73fb      	strb	r3, [r7, #15]
    configASSERT(sensorChannel < SENSOR_CH_LEN);
 8002384:	7bfb      	ldrb	r3, [r7, #15]
 8002386:	2b04      	cmp	r3, #4
 8002388:	d903      	bls.n	8002392 <sampleADCSensor+0x26>
 800238a:	212a      	movs	r1, #42	; 0x2a
 800238c:	4808      	ldr	r0, [pc, #32]	; (80023b0 <sampleADCSensor+0x44>)
 800238e:	f001 fec4 	bl	800411a <cmr_panic>
    return adcRead(sensorsADCCHANNELS[sensorChannel]); //* ADCChannelPolarity[ch]; Figure adc polarity
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	4a07      	ldr	r2, [pc, #28]	; (80023b4 <sampleADCSensor+0x48>)
 8002396:	5cd3      	ldrb	r3, [r2, r3]
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff f92d 	bl	80015f8 <adcRead>
 800239e:	4603      	mov	r3, r0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	200000e4 	.word	0x200000e4
 80023ac:	cccccccd 	.word	0xcccccccd
 80023b0:	0800bad4 	.word	0x0800bad4
 80023b4:	0800d860 	.word	0x0800d860

080023b8 <ADCtoMV_24v>:
 * @param reading The ADC value to convert.
 *
 * @return Voltage in mV.
 */
// 24v voltage divider is factor of 1.13/14.43
static int32_t ADCtoMV_24v(const cmr_sensor_t *sensor, uint32_t reading) {
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
    (void) sensor;
	
    return ((int32_t) reading) * 7.39;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7fe f87d 	bl	80004c4 <__aeabi_i2d>
 80023ca:	a309      	add	r3, pc, #36	; (adr r3, 80023f0 <ADCtoMV_24v+0x38>)
 80023cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d0:	f7fe f8e2 	bl	8000598 <__aeabi_dmul>
 80023d4:	4602      	mov	r2, r0
 80023d6:	460b      	mov	r3, r1
 80023d8:	4610      	mov	r0, r2
 80023da:	4619      	mov	r1, r3
 80023dc:	f7fe faee 	bl	80009bc <__aeabi_d2iz>
 80023e0:	4603      	mov	r3, r0

}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	f3af 8000 	nop.w
 80023f0:	28f5c28f 	.word	0x28f5c28f
 80023f4:	401d8f5c 	.word	0x401d8f5c

080023f8 <ADCtoMV_HV>:
 * @param reading The ADC value to convert.
 *
 * @return Voltage in V.
 */
// was determined experimentally
static int32_t ADCtoMV_HV(const cmr_sensor_t *sensor, uint32_t reading) {
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
    (void) sensor;
	
	return (((int32_t) reading) * 268 - 426400);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	f44f 7286 	mov.w	r2, #268	; 0x10c
 8002408:	fb02 f303 	mul.w	r3, r2, r3
 800240c:	f5a3 23d0 	sub.w	r3, r3, #425984	; 0x68000
 8002410:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
}
 8002414:	4618      	mov	r0, r3
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <sensorsUpdate>:
 *
 * @param pvParameters Ignored.
 *
 * @return Does not return.
 */
static void sensorsUpdate(void *pvParameters) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
    (void) pvParameters;    // Placate compiler.

    TickType_t lastWakeTime = xTaskGetTickCount();
 8002428:	f003 fb26 	bl	8005a78 <xTaskGetTickCount>
 800242c:	4603      	mov	r3, r0
 800242e:	60fb      	str	r3, [r7, #12]
    while (1) {
        vTaskDelayUntil(&lastWakeTime, sensorsUpdate_period_ms);
 8002430:	2232      	movs	r2, #50	; 0x32
 8002432:	f107 030c 	add.w	r3, r7, #12
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f003 f9a7 	bl	800578c <vTaskDelayUntil>

        cmr_sensorListUpdate(&sensorList);
 800243e:	4805      	ldr	r0, [pc, #20]	; (8002454 <sensorsUpdate+0x34>)
 8002440:	f001 ffa0 	bl	8004384 <cmr_sensorListUpdate>

        vTaskDelayUntil(&lastWakeTime, sensorsUpdate_period_ms);
 8002444:	2232      	movs	r2, #50	; 0x32
 8002446:	f107 030c 	add.w	r3, r7, #12
 800244a:	4611      	mov	r1, r2
 800244c:	4618      	mov	r0, r3
 800244e:	f003 f99d 	bl	800578c <vTaskDelayUntil>
        vTaskDelayUntil(&lastWakeTime, sensorsUpdate_period_ms);
 8002452:	e7ed      	b.n	8002430 <sensorsUpdate+0x10>
 8002454:	20024c40 	.word	0x20024c40

08002458 <sensorsInit>:
}

/**
 * @brief Initializes the sensor interface.
 */
void sensorsInit(void) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af02      	add	r7, sp, #8
    cmr_sensorListInit(
 800245e:	2205      	movs	r2, #5
 8002460:	4907      	ldr	r1, [pc, #28]	; (8002480 <sensorsInit+0x28>)
 8002462:	4808      	ldr	r0, [pc, #32]	; (8002484 <sensorsInit+0x2c>)
 8002464:	f001 ff69 	bl	800433a <cmr_sensorListInit>
        &sensorList,
        sensors, sizeof(sensors) / sizeof(sensors[0])
    );

    // Task creation.
    cmr_taskInit(
 8002468:	2201      	movs	r2, #1
 800246a:	2300      	movs	r3, #0
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	4b06      	ldr	r3, [pc, #24]	; (8002488 <sensorsInit+0x30>)
 8002470:	4906      	ldr	r1, [pc, #24]	; (800248c <sensorsInit+0x34>)
 8002472:	4807      	ldr	r0, [pc, #28]	; (8002490 <sensorsInit+0x38>)
 8002474:	f001 ffba 	bl	80043ec <cmr_taskInit>
        "sensors update",
        sensorsUpdate_priority,
        sensorsUpdate,
        NULL
    );
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200000e4 	.word	0x200000e4
 8002484:	20024c40 	.word	0x20024c40
 8002488:	08002421 	.word	0x08002421
 800248c:	0800bb18 	.word	0x0800bb18
 8002490:	20024c48 	.word	0x20024c48

08002494 <getLVmillivolts>:

// Accessor functions used in the state machine. These casts should be safe because all the feasible values
// for any of these variables should be less than INT_MAX, so the value will be preserved on the cast.
int32_t getLVmillivolts(){
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
    return (int32_t) cmr_sensorListGetValue(&sensorList, SENSOR_CH_V24V);
 8002498:	2100      	movs	r1, #0
 800249a:	4803      	ldr	r0, [pc, #12]	; (80024a8 <getLVmillivolts+0x14>)
 800249c:	f001 ff91 	bl	80043c2 <cmr_sensorListGetValue>
 80024a0:	4603      	mov	r3, r0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20024c40 	.word	0x20024c40

080024ac <getAIRmillivolts>:

int32_t getAIRmillivolts(){
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
    return ((int32_t) cmr_sensorListGetValue(&sensorList, SENSOR_CH_AIR_POWER));
 80024b0:	2101      	movs	r1, #1
 80024b2:	4803      	ldr	r0, [pc, #12]	; (80024c0 <getAIRmillivolts+0x14>)
 80024b4:	f001 ff85 	bl	80043c2 <cmr_sensorListGetValue>
 80024b8:	4603      	mov	r3, r0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20024c40 	.word	0x20024c40

080024c4 <getSafetymillivolts>:

int32_t getSafetymillivolts(){
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
    return ((int32_t) cmr_sensorListGetValue(&sensorList, SENSOR_CH_SAFETY));
 80024c8:	2102      	movs	r1, #2
 80024ca:	4803      	ldr	r0, [pc, #12]	; (80024d8 <getSafetymillivolts+0x14>)
 80024cc:	f001 ff79 	bl	80043c2 <cmr_sensorListGetValue>
 80024d0:	4603      	mov	r3, r0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20024c40 	.word	0x20024c40

080024dc <getHVmillivolts>:

int32_t getHVmillivolts(){
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
    return ((int32_t) cmr_sensorListGetValue(&sensorList, SENSOR_CH_VSENSE));
 80024e0:	2103      	movs	r1, #3
 80024e2:	4803      	ldr	r0, [pc, #12]	; (80024f0 <getHVmillivolts+0x14>)
 80024e4:	f001 ff6d 	bl	80043c2 <cmr_sensorListGetValue>
 80024e8:	4603      	mov	r3, r0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20024c40 	.word	0x20024c40

080024f4 <getHVmilliamps>:

int32_t getHVmilliamps(){
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
    return ((int32_t) cmr_sensorListGetValue(&sensorList, SENSOR_CH_ISENSE));
 80024f8:	2104      	movs	r1, #4
 80024fa:	4803      	ldr	r0, [pc, #12]	; (8002508 <getHVmilliamps+0x14>)
 80024fc:	f001 ff61 	bl	80043c2 <cmr_sensorListGetValue>
 8002500:	4603      	mov	r3, r0
}
 8002502:	4618      	mov	r0, r3
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	20024c40 	.word	0x20024c40

0800250c <getState>:

/*
 * External Accessor Functions
 */

cmr_canHVCState_t getState() {
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
    return currentState;
 8002510:	4b03      	ldr	r3, [pc, #12]	; (8002520 <getState+0x14>)
 8002512:	781b      	ldrb	r3, [r3, #0]
}
 8002514:	4618      	mov	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	20029f28 	.word	0x20029f28

08002524 <cmr_adcSample>:
 *
 * @param pvParameters (cmr_adc_t *) The ADC.
 *
 * @return Does not return.
 */
static void cmr_adcSample(void *pvParameters) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
    cmr_adc_t *adc = (cmr_adc_t *) pvParameters;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	613b      	str	r3, [r7, #16]

    TickType_t lastWakeTime = xTaskGetTickCount();
 8002530:	f003 faa2 	bl	8005a78 <xTaskGetTickCount>
 8002534:	4603      	mov	r3, r0
 8002536:	60bb      	str	r3, [r7, #8]
    while (1) {
        // ADC set up in discontinuous scan mode.
        // Each `HAL_ADC_Start()` call converts the next-highest-rank channel.
        for (size_t i = 0; i < adc->channelsLen; i++) {
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	e01c      	b.n	8002578 <cmr_adcSample+0x54>
            cmr_adcChannel_t *channel = &(adc->channels[i]);
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	4613      	mov	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	60fb      	str	r3, [r7, #12]

            HAL_ADC_Start(&adc->handle);
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4618      	mov	r0, r3
 8002554:	f004 f916 	bl	8006784 <HAL_ADC_Start>
            HAL_ADC_PollForConversion(&adc->handle, CMR_ADC_TIMEOUT_MS);
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	2201      	movs	r2, #1
 800255c:	4611      	mov	r1, r2
 800255e:	4618      	mov	r0, r3
 8002560:	f004 f9b6 	bl	80068d0 <HAL_ADC_PollForConversion>
            channel->value = HAL_ADC_GetValue(&adc->handle);
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4618      	mov	r0, r3
 8002568:	f004 fa36 	bl	80069d8 <HAL_ADC_GetValue>
 800256c:	4602      	mov	r2, r0
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	611a      	str	r2, [r3, #16]
        for (size_t i = 0; i < adc->channelsLen; i++) {
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	3301      	adds	r3, #1
 8002576:	617b      	str	r3, [r7, #20]
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257c:	697a      	ldr	r2, [r7, #20]
 800257e:	429a      	cmp	r2, r3
 8002580:	d3dd      	bcc.n	800253e <cmr_adcSample+0x1a>
        }

        vTaskDelayUntil(&lastWakeTime, cmr_adcSample_period_ms);
 8002582:	220a      	movs	r2, #10
 8002584:	f107 0308 	add.w	r3, r7, #8
 8002588:	4611      	mov	r1, r2
 800258a:	4618      	mov	r0, r3
 800258c:	f003 f8fe 	bl	800578c <vTaskDelayUntil>
        for (size_t i = 0; i < adc->channelsLen; i++) {
 8002590:	e7d2      	b.n	8002538 <cmr_adcSample+0x14>
	...

08002594 <cmr_adcConfigChannels>:
/**
 * @brief Initializes ADC channel sequence.
 *
 * @param adc The ADC to configure.
 */
static void cmr_adcConfigChannels(cmr_adc_t *adc) {
 8002594:	b580      	push	{r7, lr}
 8002596:	b08e      	sub	sp, #56	; 0x38
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < adc->channelsLen; i++) {
 800259c:	2300      	movs	r3, #0
 800259e:	637b      	str	r3, [r7, #52]	; 0x34
 80025a0:	e03a      	b.n	8002618 <cmr_adcConfigChannels+0x84>
        const cmr_adcChannel_t *channel = adc->channels + i;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80025a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025a8:	4613      	mov	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	633b      	str	r3, [r7, #48]	; 0x30
        if (channel->channel > ADC_CHANNEL_15) {
 80025b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b0f      	cmp	r3, #15
 80025ba:	d902      	bls.n	80025c2 <cmr_adcConfigChannels+0x2e>
            cmr_panic("Invalid ADC channel!");
 80025bc:	481b      	ldr	r0, [pc, #108]	; (800262c <cmr_adcConfigChannels+0x98>)
 80025be:	f001 fdac 	bl	800411a <cmr_panic>
        }

        // Rank goes from 1 to 16
        ADC_ChannelConfTypeDef channelConfig = _platform_adcChannelConfig(channel, (uint32_t) i+1);
 80025c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	f107 0320 	add.w	r3, r7, #32
 80025ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025cc:	4618      	mov	r0, r3
 80025ce:	f001 f857 	bl	8003680 <_platform_adcChannelConfig>

        if (HAL_ADC_ConfigChannel(&adc->handle, &channelConfig) != HAL_OK) {
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f107 0220 	add.w	r2, r7, #32
 80025d8:	4611      	mov	r1, r2
 80025da:	4618      	mov	r0, r3
 80025dc:	f004 fa0a 	bl	80069f4 <HAL_ADC_ConfigChannel>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d002      	beq.n	80025ec <cmr_adcConfigChannels+0x58>
            cmr_panic("HAL_ADC_ConfigChannel() failed!");
 80025e6:	4812      	ldr	r0, [pc, #72]	; (8002630 <cmr_adcConfigChannels+0x9c>)
 80025e8:	f001 fd97 	bl	800411a <cmr_panic>
        }

        // Configure the pin for analog use.
        cmr_rccGPIOClockEnable(channel->port);
 80025ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f001 fd9e 	bl	8004132 <cmr_rccGPIOClockEnable>

        GPIO_InitTypeDef pinConfig = _platform_adcPinConfig(channel);
 80025f6:	f107 030c 	add.w	r3, r7, #12
 80025fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025fc:	4618      	mov	r0, r3
 80025fe:	f001 f85b 	bl	80036b8 <_platform_adcPinConfig>

        HAL_GPIO_Init(channel->port, &pinConfig);
 8002602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f107 020c 	add.w	r2, r7, #12
 800260a:	4611      	mov	r1, r2
 800260c:	4618      	mov	r0, r3
 800260e:	f005 ff0f 	bl	8008430 <HAL_GPIO_Init>
    for (size_t i = 0; i < adc->channelsLen; i++) {
 8002612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002614:	3301      	adds	r3, #1
 8002616:	637b      	str	r3, [r7, #52]	; 0x34
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800261c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800261e:	429a      	cmp	r2, r3
 8002620:	d3bf      	bcc.n	80025a2 <cmr_adcConfigChannels+0xe>
    }
}
 8002622:	bf00      	nop
 8002624:	bf00      	nop
 8002626:	3738      	adds	r7, #56	; 0x38
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	0800bb28 	.word	0x0800bb28
 8002630:	0800bb40 	.word	0x0800bb40

08002634 <cmr_adcInit>:
 * @param channelsLen Length of channels array.
 */
void cmr_adcInit(
    cmr_adc_t *adc, ADC_TypeDef *instance,
    cmr_adcChannel_t *channels, const size_t channelsLen
) {
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af02      	add	r7, sp, #8
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
 8002640:	603b      	str	r3, [r7, #0]
    if (channelsLen > CMR_ADC_CHANNELS) {
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	2b10      	cmp	r3, #16
 8002646:	d902      	bls.n	800264e <cmr_adcInit+0x1a>
        cmr_panic("Too many channels");
 8002648:	4813      	ldr	r0, [pc, #76]	; (8002698 <cmr_adcInit+0x64>)
 800264a:	f001 fd66 	bl	800411a <cmr_panic>
    }

    _platform_adcInit(adc, instance, channels, channelsLen);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	68b9      	ldr	r1, [r7, #8]
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f001 f86f 	bl	8003738 <_platform_adcInit>

    cmr_rccADCClockEnable(instance);
 800265a:	68b8      	ldr	r0, [r7, #8]
 800265c:	f001 fd74 	bl	8004148 <cmr_rccADCClockEnable>

    if (HAL_ADC_Init(&adc->handle) != HAL_OK) {
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4618      	mov	r0, r3
 8002664:	f004 f840 	bl	80066e8 <HAL_ADC_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <cmr_adcInit+0x40>
        cmr_panic("HAL_ADC_Init() failed!");
 800266e:	480b      	ldr	r0, [pc, #44]	; (800269c <cmr_adcInit+0x68>)
 8002670:	f001 fd53 	bl	800411a <cmr_panic>
    }

    cmr_adcConfigChannels(adc);
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f7ff ff8d 	bl	8002594 <cmr_adcConfigChannels>

    cmr_taskInit(
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8002680:	2205      	movs	r2, #5
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <cmr_adcInit+0x6c>)
 8002688:	4906      	ldr	r1, [pc, #24]	; (80026a4 <cmr_adcInit+0x70>)
 800268a:	f001 feaf 	bl	80043ec <cmr_taskInit>
        "ADC sample",
        cmr_adcSample_priority,
        cmr_adcSample,
        adc
    );
}
 800268e:	bf00      	nop
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	0800bb60 	.word	0x0800bb60
 800269c:	0800bb74 	.word	0x0800bb74
 80026a0:	08002525 	.word	0x08002525
 80026a4:	0800bb8c 	.word	0x0800bb8c

080026a8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026ac:	f3bf 8f4f 	dsb	sy
}
 80026b0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80026b2:	4b06      	ldr	r3, [pc, #24]	; (80026cc <__NVIC_SystemReset+0x24>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80026ba:	4904      	ldr	r1, [pc, #16]	; (80026cc <__NVIC_SystemReset+0x24>)
 80026bc:	4b04      	ldr	r3, [pc, #16]	; (80026d0 <__NVIC_SystemReset+0x28>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80026c2:	f3bf 8f4f 	dsb	sy
}
 80026c6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <__NVIC_SystemReset+0x20>
 80026cc:	e000ed00 	.word	0xe000ed00
 80026d0:	05fa0004 	.word	0x05fa0004

080026d4 <cmr_bootloaderReceiveCallback>:
/**
 * @brief Callback for every time that a message is received from CAN to
 * check if we should system reset and enter bootloader
 */
void cmr_bootloaderReceiveCallback(CAN_RxHeaderTypeDef *msg, uint8_t *rxData)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
#ifdef CMR_ENABLE_BOOTLOADER
    if (msg->StdId == CMR_CANID_OPENBLT_XMP_RX) {
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f240 72e9 	movw	r2, #2025	; 0x7e9
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d10b      	bne.n	8002702 <cmr_bootloaderReceiveCallback+0x2e>
        if (rxData[0] == 0xff && rxData[1] == CMR_ENABLE_BOOTLOADER) {
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2bff      	cmp	r3, #255	; 0xff
 80026f0:	d106      	bne.n	8002700 <cmr_bootloaderReceiveCallback+0x2c>
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	3301      	adds	r3, #1
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d101      	bne.n	8002700 <cmr_bootloaderReceiveCallback+0x2c>
            NVIC_SystemReset();
 80026fc:	f7ff ffd4 	bl	80026a8 <__NVIC_SystemReset>
        }
        return;
 8002700:	bf00      	nop
    }
#endif
}
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <cmr_canFromHandle>:
 *
 * @param handle The handle.
 *
 * @return The interface.
 */
static cmr_can_t *cmr_canFromHandle(CAN_HandleTypeDef *handle) {
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
    char *addr = (void *) handle;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	60fb      	str	r3, [r7, #12]
    return (void *) (addr - offsetof(cmr_can_t, handle));
 8002714:	68fb      	ldr	r3, [r7, #12]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
	...

08002724 <cmr_canTXCpltCallback>:
 * @warning The handle must have been configured through this library!
 *
 * @param handle The HAL CAN handle.
 * @param mailbox The completed mailbox.
 */
static void cmr_canTXCpltCallback(CAN_HandleTypeDef *handle, size_t mailbox) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
    (void) mailbox;     // Placate compiler.
    cmr_can_t *can = cmr_canFromHandle(handle);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7ff ffea 	bl	8002708 <cmr_canFromHandle>
 8002734:	60f8      	str	r0, [r7, #12]

    // Indicate completion.
    BaseType_t higherWoken;
    if (xSemaphoreGiveFromISR(can->txSem, &higherWoken) != pdTRUE) {
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273a:	f107 0208 	add.w	r2, r7, #8
 800273e:	4611      	mov	r1, r2
 8002740:	4618      	mov	r0, r3
 8002742:	f002 fc33 	bl	8004fac <xQueueGiveFromISR>
 8002746:	4603      	mov	r3, r0
 8002748:	2b01      	cmp	r3, #1
 800274a:	d002      	beq.n	8002752 <cmr_canTXCpltCallback+0x2e>
        cmr_panic("TX semaphore released too many times!");
 800274c:	4808      	ldr	r0, [pc, #32]	; (8002770 <cmr_canTXCpltCallback+0x4c>)
 800274e:	f001 fce4 	bl	800411a <cmr_panic>
    }
    portYIELD_FROM_ISR(higherWoken);
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <cmr_canTXCpltCallback+0x44>
 8002758:	4b06      	ldr	r3, [pc, #24]	; (8002774 <cmr_canTXCpltCallback+0x50>)
 800275a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	f3bf 8f4f 	dsb	sy
 8002764:	f3bf 8f6f 	isb	sy
}
 8002768:	bf00      	nop
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	0800bb98 	.word	0x0800bb98
 8002774:	e000ed04 	.word	0xe000ed04

08002778 <HAL_CAN_TxMailbox0CompleteCallback>:
        CAN_HandleTypeDef *handle \
    ) { \
        /* Treat abort as complete. */ \
        cmr_canTXCpltCallback(handle, mailbox); \
    }
CAN_TX_MAILBOX_CALLBACK(0)
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	2100      	movs	r1, #0
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff ffce 	bl	8002724 <cmr_canTXCpltCallback>
 8002788:	bf00      	nop
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_CAN_TxMailbox0AbortCallback>:
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	2100      	movs	r1, #0
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f7ff ffc2 	bl	8002724 <cmr_canTXCpltCallback>
 80027a0:	bf00      	nop
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_CAN_TxMailbox1CompleteCallback>:
CAN_TX_MAILBOX_CALLBACK(1)
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	2101      	movs	r1, #1
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff ffb6 	bl	8002724 <cmr_canTXCpltCallback>
 80027b8:	bf00      	nop
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_CAN_TxMailbox1AbortCallback>:
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	2101      	movs	r1, #1
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7ff ffaa 	bl	8002724 <cmr_canTXCpltCallback>
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_CAN_TxMailbox2CompleteCallback>:
CAN_TX_MAILBOX_CALLBACK(2)
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	2102      	movs	r1, #2
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ff9e 	bl	8002724 <cmr_canTXCpltCallback>
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_CAN_TxMailbox2AbortCallback>:
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	2102      	movs	r1, #2
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff ff92 	bl	8002724 <cmr_canTXCpltCallback>
 8002800:	bf00      	nop
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_CAN_ErrorCallback>:
 * @brief HAL CAN error callback.
 *
 * @warning Called from an interrupt handler!
 * @warning The handle must have been configured through this library!
 */
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *handle) {
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
    cmr_can_t *can = cmr_canFromHandle(handle);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff ff79 	bl	8002708 <cmr_canFromHandle>
 8002816:	6178      	str	r0, [r7, #20]

    uint32_t error = handle->ErrorCode;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	613b      	str	r3, [r7, #16]
    if (error & (
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	f403 33fc 	and.w	r3, r3, #129024	; 0x1f800
 8002824:	2b00      	cmp	r3, #0
 8002826:	d018      	beq.n	800285a <HAL_CAN_ErrorCallback+0x52>
            HAL_CAN_ERROR_TX_TERR1 |
            HAL_CAN_ERROR_TX_TERR2
    )) {
        // Transmit error; drop semaphore.
        BaseType_t higherWoken;
        if (xSemaphoreGiveFromISR(can->txSem, &higherWoken) != pdTRUE) {
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282c:	f107 020c 	add.w	r2, r7, #12
 8002830:	4611      	mov	r1, r2
 8002832:	4618      	mov	r0, r3
 8002834:	f002 fbba 	bl	8004fac <xQueueGiveFromISR>
 8002838:	4603      	mov	r3, r0
 800283a:	2b01      	cmp	r3, #1
 800283c:	d002      	beq.n	8002844 <HAL_CAN_ErrorCallback+0x3c>
            cmr_panic("TX semaphore released too many times!");
 800283e:	480a      	ldr	r0, [pc, #40]	; (8002868 <HAL_CAN_ErrorCallback+0x60>)
 8002840:	f001 fc6b 	bl	800411a <cmr_panic>
        }
        portYIELD_FROM_ISR(higherWoken);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d007      	beq.n	800285a <HAL_CAN_ErrorCallback+0x52>
 800284a:	4b08      	ldr	r3, [pc, #32]	; (800286c <HAL_CAN_ErrorCallback+0x64>)
 800284c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	f3bf 8f6f 	isb	sy
    }

    // Clear errors.
    handle->ErrorCode = 0;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002860:	bf00      	nop
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	0800bb98 	.word	0x0800bb98
 800286c:	e000ed04 	.word	0xe000ed04

08002870 <cmr_canTimeout>:
 *
 * @return A negative value if a timeout has occurred; otherwise 0.
 */
static int cmr_canTimeout(
    TickType_t lastReceived_ms, TickType_t threshold_ms, TickType_t now_ms
) {
 8002870:	b480      	push	{r7}
 8002872:	b087      	sub	sp, #28
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
    TickType_t release_ms = lastReceived_ms + threshold_ms;
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	4413      	add	r3, r2
 8002882:	617b      	str	r3, [r7, #20]

    if (now_ms < lastReceived_ms && release_ms <= lastReceived_ms) {
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	429a      	cmp	r2, r3
 800288a:	d206      	bcs.n	800289a <cmr_canTimeout+0x2a>
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	429a      	cmp	r2, r3
 8002892:	d802      	bhi.n	800289a <cmr_canTimeout+0x2a>
        // Current time overflowed; release did not. Timeout!
        return -1;
 8002894:	f04f 33ff 	mov.w	r3, #4294967295
 8002898:	e011      	b.n	80028be <cmr_canTimeout+0x4e>
    }

    if (lastReceived_ms <= now_ms && release_ms < lastReceived_ms) {
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d805      	bhi.n	80028ae <cmr_canTimeout+0x3e>
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d201      	bcs.n	80028ae <cmr_canTimeout+0x3e>
        // Current time did not overflow; release time did. No timeout.
        return 0;
 80028aa:	2300      	movs	r3, #0
 80028ac:	e007      	b.n	80028be <cmr_canTimeout+0x4e>
    }

    // Neither current nor release overflowed, or both have.
    // In either case, release less than current indicates timeout.
    if (release_ms < now_ms) {
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d202      	bcs.n	80028bc <cmr_canTimeout+0x4c>
        return -1;
 80028b6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ba:	e000      	b.n	80028be <cmr_canTimeout+0x4e>
    }

    return 0;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	371c      	adds	r7, #28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr

080028ca <cmr_canRXMetaTimeoutError>:
 * @param meta The periodic message's reception metadata.
 * @param now_ms Current timestamp, in milliseconds.
 *
 * @return A negative value if a timeout error has occurred; otherwise 0.
 */
int cmr_canRXMetaTimeoutError(const cmr_canRXMeta_t *meta, TickType_t now_ms) {
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b082      	sub	sp, #8
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
 80028d2:	6039      	str	r1, [r7, #0]
    return cmr_canTimeout(
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6958      	ldr	r0, [r3, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	4619      	mov	r1, r3
 80028e0:	f7ff ffc6 	bl	8002870 <cmr_canTimeout>
 80028e4:	4603      	mov	r3, r0
        meta->lastReceived_ms, meta->timeoutError_ms, now_ms
    );
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <cmr_canRXMetaFind>:
 * @param can The interface.
 * @param canID The CAN ID to search for.
 *
 * @return The associated receive metadata, or `NULL` if not found.
 */
static cmr_canRXMeta_t *cmr_canRXMetaFind(cmr_can_t *can, uint16_t canID) {
 80028ee:	b480      	push	{r7}
 80028f0:	b085      	sub	sp, #20
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	460b      	mov	r3, r1
 80028f8:	807b      	strh	r3, [r7, #2]
    for (size_t i = 0; i < can->rxMetaLen; i++) {
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	e00f      	b.n	8002920 <cmr_canRXMetaFind+0x32>
        cmr_canRXMeta_t *meta = can->rxMeta + i;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	015b      	lsls	r3, r3, #5
 8002908:	4413      	add	r3, r2
 800290a:	60bb      	str	r3, [r7, #8]
        if (meta->canID == canID) {
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	887a      	ldrh	r2, [r7, #2]
 8002912:	429a      	cmp	r2, r3
 8002914:	d101      	bne.n	800291a <cmr_canRXMetaFind+0x2c>
            return meta;
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	e008      	b.n	800292c <cmr_canRXMetaFind+0x3e>
    for (size_t i = 0; i < can->rxMetaLen; i++) {
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	3301      	adds	r3, #1
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	429a      	cmp	r2, r3
 8002928:	d3ea      	bcc.n	8002900 <cmr_canRXMetaFind+0x12>
        }
    }

    return NULL;    // No matching metadata.
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <cmr_canRXData>:
 * @param data The received data.
 * @param dataLen The received data's length.
 */
static void cmr_canRXData(
    cmr_can_t *can, uint16_t canID, const void *data, size_t dataLen
) {
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	460b      	mov	r3, r1
 8002946:	817b      	strh	r3, [r7, #10]
    cmr_canRXMeta_t *meta = cmr_canRXMetaFind(can, canID);
 8002948:	897b      	ldrh	r3, [r7, #10]
 800294a:	4619      	mov	r1, r3
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f7ff ffce 	bl	80028ee <cmr_canRXMetaFind>
 8002952:	6178      	str	r0, [r7, #20]
    if (meta == NULL) {
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <cmr_canRXData+0x3a>
        // Not a configured message; attempt to use the callback.
        if (can->rxCallback) {
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800295e:	2b00      	cmp	r3, #0
 8002960:	d014      	beq.n	800298c <cmr_canRXData+0x54>
            can->rxCallback(can, canID, data, dataLen);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 8002966:	8979      	ldrh	r1, [r7, #10]
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	47a0      	blx	r4
        }

        return;
 8002970:	e00c      	b.n	800298c <cmr_canRXData+0x54>
    }

    memcpy((void *) meta->payload, data, dataLen);
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	3318      	adds	r3, #24
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	6879      	ldr	r1, [r7, #4]
 800297a:	4618      	mov	r0, r3
 800297c:	f009 f81a 	bl	800b9b4 <memcpy>
    meta->lastReceived_ms = xTaskGetTickCountFromISR();
 8002980:	f003 f88a 	bl	8005a98 <xTaskGetTickCountFromISR>
 8002984:	4602      	mov	r2, r0
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	615a      	str	r2, [r3, #20]
 800298a:	e000      	b.n	800298e <cmr_canRXData+0x56>
        return;
 800298c:	bf00      	nop
}
 800298e:	371c      	adds	r7, #28
 8002990:	46bd      	mov	sp, r7
 8002992:	bd90      	pop	{r4, r7, pc}

08002994 <cmr_canRXPendingCallback>:
 * @warning The handle must have been configured through this library!
 *
 * @param handle The HAL CAN handle.
 * @param fifo The pending FIFO.
 */
static void cmr_canRXPendingCallback(CAN_HandleTypeDef *handle, uint32_t fifo) {
 8002994:	b580      	push	{r7, lr}
 8002996:	b08c      	sub	sp, #48	; 0x30
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
    CAN_RxHeaderTypeDef msg;
    uint8_t data[8];
    if (HAL_CAN_GetRxMessage(handle, fifo, &msg, data) != HAL_OK) {
 800299e:	f107 0308 	add.w	r3, r7, #8
 80029a2:	f107 0210 	add.w	r2, r7, #16
 80029a6:	6839      	ldr	r1, [r7, #0]
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f004 fd62 	bl	8007472 <HAL_CAN_GetRxMessage>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d114      	bne.n	80029de <cmr_canRXPendingCallback+0x4a>
        return;
    }

    cmr_bootloaderReceiveCallback(&msg, (uint8_t*)data);
 80029b4:	f107 0208 	add.w	r2, r7, #8
 80029b8:	f107 0310 	add.w	r3, r7, #16
 80029bc:	4611      	mov	r1, r2
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff fe88 	bl	80026d4 <cmr_bootloaderReceiveCallback>

    cmr_can_t *can = cmr_canFromHandle(handle);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f7ff fe9f 	bl	8002708 <cmr_canFromHandle>
 80029ca:	62f8      	str	r0, [r7, #44]	; 0x2c
    cmr_canRXData(can, msg.StdId, data, msg.DLC);
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	b299      	uxth	r1, r3
 80029d0:	6a3b      	ldr	r3, [r7, #32]
 80029d2:	f107 0208 	add.w	r2, r7, #8
 80029d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80029d8:	f7ff ffae 	bl	8002938 <cmr_canRXData>
 80029dc:	e000      	b.n	80029e0 <cmr_canRXPendingCallback+0x4c>
        return;
 80029de:	bf00      	nop
}
 80029e0:	3730      	adds	r7, #48	; 0x30
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_CAN_RxFifo0MsgPendingCallback>:
    void HAL_CAN_RxFifo ## fifo ## MsgPendingCallback( \
        CAN_HandleTypeDef *handle \
    ) { \
        cmr_canRXPendingCallback(handle, CAN_RX_FIFO ## fifo); \
    }
CAN_RX_FIFO_PENDING(0)
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
 80029ee:	2100      	movs	r1, #0
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f7ff ffcf 	bl	8002994 <cmr_canRXPendingCallback>
 80029f6:	bf00      	nop
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <HAL_CAN_RxFifo1MsgPendingCallback>:
CAN_RX_FIFO_PENDING(1)
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	2101      	movs	r1, #1
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7ff ffc3 	bl	8002994 <cmr_canRXPendingCallback>
 8002a0e:	bf00      	nop
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
	...

08002a18 <cmr_canInit>:
    cmr_canBitRate_t bitRate,
    cmr_canRXMeta_t *rxMeta, size_t rxMetaLen,
    cmr_canRXCallback_t rxCallback,
    GPIO_TypeDef *rxPort, uint16_t rxPin,
    GPIO_TypeDef *txPort, uint16_t txPin
) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b090      	sub	sp, #64	; 0x40
 8002a1c:	af06      	add	r7, sp, #24
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	603b      	str	r3, [r7, #0]
 8002a24:	4613      	mov	r3, r2
 8002a26:	71fb      	strb	r3, [r7, #7]
    /* Do any platform-specific initialization */
    _platform_canInit(
 8002a28:	79fa      	ldrb	r2, [r7, #7]
 8002a2a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002a2e:	9305      	str	r3, [sp, #20]
 8002a30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a32:	9304      	str	r3, [sp, #16]
 8002a34:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002a36:	9303      	str	r3, [sp, #12]
 8002a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a3a:	9302      	str	r3, [sp, #8]
 8002a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a3e:	9301      	str	r3, [sp, #4]
 8002a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	68b9      	ldr	r1, [r7, #8]
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f000 fb99 	bl	8003180 <_platform_canInit>
        rxCallback,
        rxPort, rxPin,
        txPort, txPin
    );

    cmr_rccCANClockEnable(instance);
 8002a4e:	68b8      	ldr	r0, [r7, #8]
 8002a50:	f001 fb85 	bl	800415e <cmr_rccCANClockEnable>
    cmr_rccGPIOClockEnable(rxPort);
 8002a54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a56:	f001 fb6c 	bl	8004132 <cmr_rccGPIOClockEnable>
    cmr_rccGPIOClockEnable(txPort);
 8002a5a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002a5c:	f001 fb69 	bl	8004132 <cmr_rccGPIOClockEnable>

    // Configure CAN RX pin.
    GPIO_InitTypeDef pinConfig = {
 8002a60:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	2302      	movs	r3, #2
 8002a66:	61bb      	str	r3, [r7, #24]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	61fb      	str	r3, [r7, #28]
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	623b      	str	r3, [r7, #32]
        .Pin = rxPin,
        .Mode = GPIO_MODE_AF_PP,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_VERY_HIGH,
        .Alternate = cmr_canGPIOAF(instance, rxPort)
 8002a70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a72:	68b8      	ldr	r0, [r7, #8]
 8002a74:	f000 f88d 	bl	8002b92 <cmr_canGPIOAF>
 8002a78:	4603      	mov	r3, r0
    GPIO_InitTypeDef pinConfig = {
 8002a7a:	627b      	str	r3, [r7, #36]	; 0x24
    };
    HAL_GPIO_Init(rxPort, &pinConfig);
 8002a7c:	f107 0314 	add.w	r3, r7, #20
 8002a80:	4619      	mov	r1, r3
 8002a82:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a84:	f005 fcd4 	bl	8008430 <HAL_GPIO_Init>

    // Configure CAN TX pin.
    pinConfig.Pin = txPin;
 8002a88:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002a8c:	617b      	str	r3, [r7, #20]
    pinConfig.Alternate = cmr_canGPIOAF(instance, txPort);
 8002a8e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002a90:	68b8      	ldr	r0, [r7, #8]
 8002a92:	f000 f87e 	bl	8002b92 <cmr_canGPIOAF>
 8002a96:	4603      	mov	r3, r0
 8002a98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(txPort, &pinConfig);
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002aa2:	f005 fcc5 	bl	8008430 <HAL_GPIO_Init>

    if (HAL_CAN_Init(&can->handle) != HAL_OK) {
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f004 f9d1 	bl	8006e50 <HAL_CAN_Init>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <cmr_canInit+0xa2>
        cmr_panic("HAL_CAN_Init() failed!");
 8002ab4:	480e      	ldr	r0, [pc, #56]	; (8002af0 <cmr_canInit+0xd8>)
 8002ab6:	f001 fb30 	bl	800411a <cmr_panic>
    }

    if (HAL_CAN_Start(&can->handle) != HAL_OK) {
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f004 fbb9 	bl	8007234 <HAL_CAN_Start>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d002      	beq.n	8002ace <cmr_canInit+0xb6>
        cmr_panic("HAL_CAN_Start() failed!");
 8002ac8:	480a      	ldr	r0, [pc, #40]	; (8002af4 <cmr_canInit+0xdc>)
 8002aca:	f001 fb26 	bl	800411a <cmr_panic>
    }

    if (HAL_CAN_ActivateNotification(
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f648 7113 	movw	r1, #36627	; 0x8f13
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f004 fddf 	bl	8007698 <HAL_CAN_ActivateNotification>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d002      	beq.n	8002ae6 <cmr_canInit+0xce>
            CAN_IT_ERROR_PASSIVE |
            CAN_IT_BUSOFF |
            CAN_IT_LAST_ERROR_CODE |
            CAN_IT_ERROR
    )) {
        cmr_panic("HAL_CAN_ActivateNotification() failed!");
 8002ae0:	4805      	ldr	r0, [pc, #20]	; (8002af8 <cmr_canInit+0xe0>)
 8002ae2:	f001 fb1a 	bl	800411a <cmr_panic>
    }
}
 8002ae6:	bf00      	nop
 8002ae8:	3728      	adds	r7, #40	; 0x28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	0800bbc0 	.word	0x0800bbc0
 8002af4:	0800bbd8 	.word	0x0800bbd8
 8002af8:	0800bbf0 	.word	0x0800bbf0

08002afc <cmr_canTX>:
 */
int cmr_canTX(
    cmr_can_t *can,
    uint16_t id, const void *data, size_t len,
    TickType_t timeout
) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08e      	sub	sp, #56	; 0x38
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	603b      	str	r3, [r7, #0]
 8002b08:	460b      	mov	r3, r1
 8002b0a:	817b      	strh	r3, [r7, #10]
    CAN_TxHeaderTypeDef txHeader = {
 8002b0c:	897b      	ldrh	r3, [r7, #10]
 8002b0e:	61bb      	str	r3, [r7, #24]
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
 8002b14:	2300      	movs	r3, #0
 8002b16:	623b      	str	r3, [r7, #32]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        .DLC = len,
        .TransmitGlobalTime = DISABLE
    };

    // Attempt to reserve a mailbox.
    BaseType_t result = xSemaphoreTake(can->txSem, timeout);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b2e:	2100      	movs	r1, #0
 8002b30:	f002 fab6 	bl	80050a0 <xQueueGenericReceive>
 8002b34:	6378      	str	r0, [r7, #52]	; 0x34
    if (result != pdTRUE) {
 8002b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d002      	beq.n	8002b42 <cmr_canTX+0x46>
        return -1;
 8002b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b40:	e012      	b.n	8002b68 <cmr_canTX+0x6c>
    }

    // Even though the interface for HAL_CAN_AddTxMessage() does not specify the
    // data as `const`, it does not touch the data. Oh well.
    uint32_t txMailbox;
    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(
 8002b42:	68f8      	ldr	r0, [r7, #12]
 8002b44:	f107 0314 	add.w	r3, r7, #20
 8002b48:	f107 0118 	add.w	r1, r7, #24
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	f004 fbb5 	bl	80072bc <HAL_CAN_AddTxMessage>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        &can->handle, &txHeader, (void *) data, &txMailbox
    );
    if (status != HAL_OK) {
 8002b58:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d002      	beq.n	8002b66 <cmr_canTX+0x6a>
        cmr_panic("Semaphore was available, but no mailboxes were found!");
 8002b60:	4803      	ldr	r0, [pc, #12]	; (8002b70 <cmr_canTX+0x74>)
 8002b62:	f001 fada 	bl	800411a <cmr_panic>
    }

    return 0;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3738      	adds	r7, #56	; 0x38
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	0800bc18 	.word	0x0800bc18

08002b74 <cmr_canFilter>:
 * @param filtersLen The number of filters. Must be less than
 * `CMR_CAN_FILTERBANKS`.
 */
void cmr_canFilter(
    cmr_can_t *can, const cmr_canFilter_t *filters, size_t filtersLen
) {
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
    _platform_canFilter(can, filters, filtersLen);
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 fbd5 	bl	8003334 <_platform_canFilter>
}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <cmr_canGPIOAF>:
 * @param can The CAN interface.
 * @param port The GPIO port.
 *
 * @return The GPIO alternate function.
 */
uint32_t cmr_canGPIOAF(CAN_TypeDef *instance, GPIO_TypeDef *port) {
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
 8002b9a:	6039      	str	r1, [r7, #0]
    return _platform_canGPIOAF(instance, port);
 8002b9c:	6839      	ldr	r1, [r7, #0]
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 faaa 	bl	80030f8 <_platform_canGPIOAF>
 8002ba4:	4603      	mov	r3, r0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
	...

08002bb0 <DMA1_Stream0_IRQHandler>:
 */
#define DMA_IRQ_HANDLER(ctrl, stream) \
    void DMA_STREAM_NAME(ctrl, stream, _IRQHandler)(void) { \
        HAL_DMA_IRQHandler(cmr_dmaInterrupts[ctrl - 1][stream].handle); \
    }
DMA_STREAM_FOREACH(DMA_IRQ_HANDLER)
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	4b03      	ldr	r3, [pc, #12]	; (8002bc4 <DMA1_Stream0_IRQHandler+0x14>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f005 f9b5 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20029f2c 	.word	0x20029f2c

08002bc8 <DMA1_Stream1_IRQHandler>:
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	4b03      	ldr	r3, [pc, #12]	; (8002bdc <DMA1_Stream1_IRQHandler+0x14>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f005 f9a9 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20029f2c 	.word	0x20029f2c

08002be0 <DMA1_Stream2_IRQHandler>:
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	4b03      	ldr	r3, [pc, #12]	; (8002bf4 <DMA1_Stream2_IRQHandler+0x14>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f005 f99d 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	20029f2c 	.word	0x20029f2c

08002bf8 <DMA1_Stream3_IRQHandler>:
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	4b03      	ldr	r3, [pc, #12]	; (8002c0c <DMA1_Stream3_IRQHandler+0x14>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f005 f991 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002c06:	bf00      	nop
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20029f2c 	.word	0x20029f2c

08002c10 <DMA1_Stream4_IRQHandler>:
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	4b03      	ldr	r3, [pc, #12]	; (8002c24 <DMA1_Stream4_IRQHandler+0x14>)
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f005 f985 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002c1e:	bf00      	nop
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20029f2c 	.word	0x20029f2c

08002c28 <DMA1_Stream5_IRQHandler>:
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	4b03      	ldr	r3, [pc, #12]	; (8002c3c <DMA1_Stream5_IRQHandler+0x14>)
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f005 f979 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20029f2c 	.word	0x20029f2c

08002c40 <DMA1_Stream6_IRQHandler>:
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	4b03      	ldr	r3, [pc, #12]	; (8002c54 <DMA1_Stream6_IRQHandler+0x14>)
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f005 f96d 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20029f2c 	.word	0x20029f2c

08002c58 <DMA1_Stream7_IRQHandler>:
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4b03      	ldr	r3, [pc, #12]	; (8002c6c <DMA1_Stream7_IRQHandler+0x14>)
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f005 f961 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20029f2c 	.word	0x20029f2c

08002c70 <DMA2_Stream0_IRQHandler>:
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	4b03      	ldr	r3, [pc, #12]	; (8002c84 <DMA2_Stream0_IRQHandler+0x14>)
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f005 f955 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20029f2c 	.word	0x20029f2c

08002c88 <DMA2_Stream1_IRQHandler>:
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	4b03      	ldr	r3, [pc, #12]	; (8002c9c <DMA2_Stream1_IRQHandler+0x14>)
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	4618      	mov	r0, r3
 8002c92:	f005 f949 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20029f2c 	.word	0x20029f2c

08002ca0 <DMA2_Stream2_IRQHandler>:
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	4b03      	ldr	r3, [pc, #12]	; (8002cb4 <DMA2_Stream2_IRQHandler+0x14>)
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f005 f93d 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	20029f2c 	.word	0x20029f2c

08002cb8 <DMA2_Stream3_IRQHandler>:
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4b03      	ldr	r3, [pc, #12]	; (8002ccc <DMA2_Stream3_IRQHandler+0x14>)
 8002cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f005 f931 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20029f2c 	.word	0x20029f2c

08002cd0 <DMA2_Stream4_IRQHandler>:
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	4b03      	ldr	r3, [pc, #12]	; (8002ce4 <DMA2_Stream4_IRQHandler+0x14>)
 8002cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f005 f925 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20029f2c 	.word	0x20029f2c

08002ce8 <DMA2_Stream5_IRQHandler>:
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	4b03      	ldr	r3, [pc, #12]	; (8002cfc <DMA2_Stream5_IRQHandler+0x14>)
 8002cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f005 f919 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20029f2c 	.word	0x20029f2c

08002d00 <DMA2_Stream6_IRQHandler>:
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4b03      	ldr	r3, [pc, #12]	; (8002d14 <DMA2_Stream6_IRQHandler+0x14>)
 8002d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f005 f90d 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002d0e:	bf00      	nop
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20029f2c 	.word	0x20029f2c

08002d18 <DMA2_Stream7_IRQHandler>:
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	4b03      	ldr	r3, [pc, #12]	; (8002d2c <DMA2_Stream7_IRQHandler+0x14>)
 8002d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d20:	4618      	mov	r0, r3
 8002d22:	f005 f901 	bl	8007f28 <HAL_DMA_IRQHandler>
 8002d26:	bf00      	nop
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	20029f2c 	.word	0x20029f2c

08002d30 <cmr_dmaInit>:
 * @brief Initializes the given HAL DMA handle, including interrupt handler
 * configuration for the corresponding stream.
 *
 * @param handle The HAL DMA handle.
 */
void cmr_dmaInit(DMA_HandleTypeDef *handle) {
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
    size_t ctrlIndex;
    size_t streamIndex;
    IRQn_Type irqNum;

    // Configure interrupts.
    switch ((uintptr_t) handle->Instance) {
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a92      	ldr	r2, [pc, #584]	; (8002f88 <cmr_dmaInit+0x258>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	f000 80d2 	beq.w	8002ee8 <cmr_dmaInit+0x1b8>
 8002d44:	4a90      	ldr	r2, [pc, #576]	; (8002f88 <cmr_dmaInit+0x258>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	f200 80d5 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002d4c:	4a8f      	ldr	r2, [pc, #572]	; (8002f8c <cmr_dmaInit+0x25c>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	f000 80c3 	beq.w	8002eda <cmr_dmaInit+0x1aa>
 8002d54:	4a8d      	ldr	r2, [pc, #564]	; (8002f8c <cmr_dmaInit+0x25c>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	f200 80cd 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002d5c:	4a8c      	ldr	r2, [pc, #560]	; (8002f90 <cmr_dmaInit+0x260>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	f000 80b4 	beq.w	8002ecc <cmr_dmaInit+0x19c>
 8002d64:	4a8a      	ldr	r2, [pc, #552]	; (8002f90 <cmr_dmaInit+0x260>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	f200 80c5 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002d6c:	4a89      	ldr	r2, [pc, #548]	; (8002f94 <cmr_dmaInit+0x264>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	f000 80a5 	beq.w	8002ebe <cmr_dmaInit+0x18e>
 8002d74:	4a87      	ldr	r2, [pc, #540]	; (8002f94 <cmr_dmaInit+0x264>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	f200 80bd 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002d7c:	4a86      	ldr	r2, [pc, #536]	; (8002f98 <cmr_dmaInit+0x268>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	f000 8096 	beq.w	8002eb0 <cmr_dmaInit+0x180>
 8002d84:	4a84      	ldr	r2, [pc, #528]	; (8002f98 <cmr_dmaInit+0x268>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	f200 80b5 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002d8c:	4a83      	ldr	r2, [pc, #524]	; (8002f9c <cmr_dmaInit+0x26c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	f000 8087 	beq.w	8002ea2 <cmr_dmaInit+0x172>
 8002d94:	4a81      	ldr	r2, [pc, #516]	; (8002f9c <cmr_dmaInit+0x26c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	f200 80ad 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002d9c:	4a80      	ldr	r2, [pc, #512]	; (8002fa0 <cmr_dmaInit+0x270>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d078      	beq.n	8002e94 <cmr_dmaInit+0x164>
 8002da2:	4a7f      	ldr	r2, [pc, #508]	; (8002fa0 <cmr_dmaInit+0x270>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	f200 80a6 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002daa:	4a7e      	ldr	r2, [pc, #504]	; (8002fa4 <cmr_dmaInit+0x274>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d06a      	beq.n	8002e86 <cmr_dmaInit+0x156>
 8002db0:	4a7c      	ldr	r2, [pc, #496]	; (8002fa4 <cmr_dmaInit+0x274>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	f200 809f 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002db8:	4a7b      	ldr	r2, [pc, #492]	; (8002fa8 <cmr_dmaInit+0x278>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d05c      	beq.n	8002e78 <cmr_dmaInit+0x148>
 8002dbe:	4a7a      	ldr	r2, [pc, #488]	; (8002fa8 <cmr_dmaInit+0x278>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	f200 8098 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002dc6:	4a79      	ldr	r2, [pc, #484]	; (8002fac <cmr_dmaInit+0x27c>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d04e      	beq.n	8002e6a <cmr_dmaInit+0x13a>
 8002dcc:	4a77      	ldr	r2, [pc, #476]	; (8002fac <cmr_dmaInit+0x27c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	f200 8091 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002dd4:	4a76      	ldr	r2, [pc, #472]	; (8002fb0 <cmr_dmaInit+0x280>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d040      	beq.n	8002e5c <cmr_dmaInit+0x12c>
 8002dda:	4a75      	ldr	r2, [pc, #468]	; (8002fb0 <cmr_dmaInit+0x280>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	f200 808a 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002de2:	4a74      	ldr	r2, [pc, #464]	; (8002fb4 <cmr_dmaInit+0x284>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d032      	beq.n	8002e4e <cmr_dmaInit+0x11e>
 8002de8:	4a72      	ldr	r2, [pc, #456]	; (8002fb4 <cmr_dmaInit+0x284>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	f200 8083 	bhi.w	8002ef6 <cmr_dmaInit+0x1c6>
 8002df0:	4a71      	ldr	r2, [pc, #452]	; (8002fb8 <cmr_dmaInit+0x288>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d024      	beq.n	8002e40 <cmr_dmaInit+0x110>
 8002df6:	4a70      	ldr	r2, [pc, #448]	; (8002fb8 <cmr_dmaInit+0x288>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d87c      	bhi.n	8002ef6 <cmr_dmaInit+0x1c6>
 8002dfc:	4a6f      	ldr	r2, [pc, #444]	; (8002fbc <cmr_dmaInit+0x28c>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d017      	beq.n	8002e32 <cmr_dmaInit+0x102>
 8002e02:	4a6e      	ldr	r2, [pc, #440]	; (8002fbc <cmr_dmaInit+0x28c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d876      	bhi.n	8002ef6 <cmr_dmaInit+0x1c6>
 8002e08:	4a6d      	ldr	r2, [pc, #436]	; (8002fc0 <cmr_dmaInit+0x290>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d003      	beq.n	8002e16 <cmr_dmaInit+0xe6>
 8002e0e:	4a6d      	ldr	r2, [pc, #436]	; (8002fc4 <cmr_dmaInit+0x294>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d007      	beq.n	8002e24 <cmr_dmaInit+0xf4>
 8002e14:	e06f      	b.n	8002ef6 <cmr_dmaInit+0x1c6>
        case DMA_STREAM_NAME(ctrl, stream, _BASE): \
            ctrlIndex = ctrl - 1; \
            streamIndex = stream; \
            irqNum = DMA_STREAM_NAME(ctrl, stream, _IRQn); \
            break;
DMA_STREAM_FOREACH(DMA_INTERRUPT_CONFIG)
 8002e16:	2300      	movs	r3, #0
 8002e18:	61fb      	str	r3, [r7, #28]
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61bb      	str	r3, [r7, #24]
 8002e1e:	230b      	movs	r3, #11
 8002e20:	75fb      	strb	r3, [r7, #23]
 8002e22:	e06b      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e24:	2300      	movs	r3, #0
 8002e26:	61fb      	str	r3, [r7, #28]
 8002e28:	2301      	movs	r3, #1
 8002e2a:	61bb      	str	r3, [r7, #24]
 8002e2c:	230c      	movs	r3, #12
 8002e2e:	75fb      	strb	r3, [r7, #23]
 8002e30:	e064      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e32:	2300      	movs	r3, #0
 8002e34:	61fb      	str	r3, [r7, #28]
 8002e36:	2302      	movs	r3, #2
 8002e38:	61bb      	str	r3, [r7, #24]
 8002e3a:	230d      	movs	r3, #13
 8002e3c:	75fb      	strb	r3, [r7, #23]
 8002e3e:	e05d      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e40:	2300      	movs	r3, #0
 8002e42:	61fb      	str	r3, [r7, #28]
 8002e44:	2303      	movs	r3, #3
 8002e46:	61bb      	str	r3, [r7, #24]
 8002e48:	230e      	movs	r3, #14
 8002e4a:	75fb      	strb	r3, [r7, #23]
 8002e4c:	e056      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	61fb      	str	r3, [r7, #28]
 8002e52:	2304      	movs	r3, #4
 8002e54:	61bb      	str	r3, [r7, #24]
 8002e56:	230f      	movs	r3, #15
 8002e58:	75fb      	strb	r3, [r7, #23]
 8002e5a:	e04f      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	61fb      	str	r3, [r7, #28]
 8002e60:	2305      	movs	r3, #5
 8002e62:	61bb      	str	r3, [r7, #24]
 8002e64:	2310      	movs	r3, #16
 8002e66:	75fb      	strb	r3, [r7, #23]
 8002e68:	e048      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
 8002e6e:	2306      	movs	r3, #6
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	2311      	movs	r3, #17
 8002e74:	75fb      	strb	r3, [r7, #23]
 8002e76:	e041      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	2307      	movs	r3, #7
 8002e7e:	61bb      	str	r3, [r7, #24]
 8002e80:	232f      	movs	r3, #47	; 0x2f
 8002e82:	75fb      	strb	r3, [r7, #23]
 8002e84:	e03a      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e86:	2301      	movs	r3, #1
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61bb      	str	r3, [r7, #24]
 8002e8e:	2338      	movs	r3, #56	; 0x38
 8002e90:	75fb      	strb	r3, [r7, #23]
 8002e92:	e033      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002e94:	2301      	movs	r3, #1
 8002e96:	61fb      	str	r3, [r7, #28]
 8002e98:	2301      	movs	r3, #1
 8002e9a:	61bb      	str	r3, [r7, #24]
 8002e9c:	2339      	movs	r3, #57	; 0x39
 8002e9e:	75fb      	strb	r3, [r7, #23]
 8002ea0:	e02c      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	61fb      	str	r3, [r7, #28]
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	61bb      	str	r3, [r7, #24]
 8002eaa:	233a      	movs	r3, #58	; 0x3a
 8002eac:	75fb      	strb	r3, [r7, #23]
 8002eae:	e025      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	61fb      	str	r3, [r7, #28]
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	61bb      	str	r3, [r7, #24]
 8002eb8:	233b      	movs	r3, #59	; 0x3b
 8002eba:	75fb      	strb	r3, [r7, #23]
 8002ebc:	e01e      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	61fb      	str	r3, [r7, #28]
 8002ec2:	2304      	movs	r3, #4
 8002ec4:	61bb      	str	r3, [r7, #24]
 8002ec6:	233c      	movs	r3, #60	; 0x3c
 8002ec8:	75fb      	strb	r3, [r7, #23]
 8002eca:	e017      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	61fb      	str	r3, [r7, #28]
 8002ed0:	2305      	movs	r3, #5
 8002ed2:	61bb      	str	r3, [r7, #24]
 8002ed4:	2344      	movs	r3, #68	; 0x44
 8002ed6:	75fb      	strb	r3, [r7, #23]
 8002ed8:	e010      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002eda:	2301      	movs	r3, #1
 8002edc:	61fb      	str	r3, [r7, #28]
 8002ede:	2306      	movs	r3, #6
 8002ee0:	61bb      	str	r3, [r7, #24]
 8002ee2:	2345      	movs	r3, #69	; 0x45
 8002ee4:	75fb      	strb	r3, [r7, #23]
 8002ee6:	e009      	b.n	8002efc <cmr_dmaInit+0x1cc>
 8002ee8:	2301      	movs	r3, #1
 8002eea:	61fb      	str	r3, [r7, #28]
 8002eec:	2307      	movs	r3, #7
 8002eee:	61bb      	str	r3, [r7, #24]
 8002ef0:	2346      	movs	r3, #70	; 0x46
 8002ef2:	75fb      	strb	r3, [r7, #23]
 8002ef4:	e002      	b.n	8002efc <cmr_dmaInit+0x1cc>
#undef DMA_INTERRUPT_CONFIG
        default:
            cmr_panic("Unknown DMA stream!");
 8002ef6:	4834      	ldr	r0, [pc, #208]	; (8002fc8 <cmr_dmaInit+0x298>)
 8002ef8:	f001 f90f 	bl	800411a <cmr_panic>
    }
    cmr_dmaInterrupts[ctrlIndex][streamIndex] = (cmr_dmaInterrupt_t) {
 8002efc:	4933      	ldr	r1, [pc, #204]	; (8002fcc <cmr_dmaInit+0x29c>)
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	00da      	lsls	r2, r3, #3
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	4413      	add	r3, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        .handle = handle
    };
    HAL_NVIC_SetPriority(irqNum, 5, 0);
 8002f0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002f10:	2200      	movs	r2, #0
 8002f12:	2105      	movs	r1, #5
 8002f14:	4618      	mov	r0, r3
 8002f16:	f004 fea0 	bl	8007c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(irqNum);
 8002f1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f004 feb7 	bl	8007c92 <HAL_NVIC_EnableIRQ>

    // Enable DMA clocks.
    switch (ctrlIndex) {
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <cmr_dmaInit+0x202>
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d00f      	beq.n	8002f50 <cmr_dmaInit+0x220>
 8002f30:	e01d      	b.n	8002f6e <cmr_dmaInit+0x23e>
        case 0:
            __HAL_RCC_DMA1_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	613b      	str	r3, [r7, #16]
 8002f36:	4b26      	ldr	r3, [pc, #152]	; (8002fd0 <cmr_dmaInit+0x2a0>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3a:	4a25      	ldr	r2, [pc, #148]	; (8002fd0 <cmr_dmaInit+0x2a0>)
 8002f3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f40:	6313      	str	r3, [r2, #48]	; 0x30
 8002f42:	4b23      	ldr	r3, [pc, #140]	; (8002fd0 <cmr_dmaInit+0x2a0>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	693b      	ldr	r3, [r7, #16]
            break;
 8002f4e:	e00e      	b.n	8002f6e <cmr_dmaInit+0x23e>
        case 1:
            __HAL_RCC_DMA2_CLK_ENABLE();
 8002f50:	2300      	movs	r3, #0
 8002f52:	60fb      	str	r3, [r7, #12]
 8002f54:	4b1e      	ldr	r3, [pc, #120]	; (8002fd0 <cmr_dmaInit+0x2a0>)
 8002f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f58:	4a1d      	ldr	r2, [pc, #116]	; (8002fd0 <cmr_dmaInit+0x2a0>)
 8002f5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f5e:	6313      	str	r3, [r2, #48]	; 0x30
 8002f60:	4b1b      	ldr	r3, [pc, #108]	; (8002fd0 <cmr_dmaInit+0x2a0>)
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
            break;
 8002f6c:	bf00      	nop
    }

    if (HAL_DMA_Init(handle) != HAL_OK) {
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f004 feaa 	bl	8007cc8 <HAL_DMA_Init>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d002      	beq.n	8002f80 <cmr_dmaInit+0x250>
        cmr_panic("HAL_DMA_Init() failed!");
 8002f7a:	4816      	ldr	r0, [pc, #88]	; (8002fd4 <cmr_dmaInit+0x2a4>)
 8002f7c:	f001 f8cd 	bl	800411a <cmr_panic>
    }
}
 8002f80:	bf00      	nop
 8002f82:	3720      	adds	r7, #32
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	400264b8 	.word	0x400264b8
 8002f8c:	400264a0 	.word	0x400264a0
 8002f90:	40026488 	.word	0x40026488
 8002f94:	40026470 	.word	0x40026470
 8002f98:	40026458 	.word	0x40026458
 8002f9c:	40026440 	.word	0x40026440
 8002fa0:	40026428 	.word	0x40026428
 8002fa4:	40026410 	.word	0x40026410
 8002fa8:	400260b8 	.word	0x400260b8
 8002fac:	400260a0 	.word	0x400260a0
 8002fb0:	40026088 	.word	0x40026088
 8002fb4:	40026070 	.word	0x40026070
 8002fb8:	40026058 	.word	0x40026058
 8002fbc:	40026040 	.word	0x40026040
 8002fc0:	40026010 	.word	0x40026010
 8002fc4:	40026028 	.word	0x40026028
 8002fc8:	0800bc50 	.word	0x0800bc50
 8002fcc:	20029f2c 	.word	0x20029f2c
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	0800bc64 	.word	0x0800bc64

08002fd8 <CAN1_TX_IRQHandler>:
                                                               \
    void CAN##can##_SCE_IRQHandler(void)                       \
    {                                                          \
        HAL_CAN_IRQHandler(cmr_canInterrupts[can - 1].handle); \
    }
CAN_FOREACH(CAN_IRQ_HANDLERS)
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4b03      	ldr	r3, [pc, #12]	; (8002fec <CAN1_TX_IRQHandler+0x14>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f004 fb7f 	bl	80076e4 <HAL_CAN_IRQHandler>
 8002fe6:	bf00      	nop
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20029f6c 	.word	0x20029f6c

08002ff0 <CAN1_RX0_IRQHandler>:
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	4b03      	ldr	r3, [pc, #12]	; (8003004 <CAN1_RX0_IRQHandler+0x14>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f004 fb73 	bl	80076e4 <HAL_CAN_IRQHandler>
 8002ffe:	bf00      	nop
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	20029f6c 	.word	0x20029f6c

08003008 <CAN1_RX1_IRQHandler>:
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
 800300c:	4b03      	ldr	r3, [pc, #12]	; (800301c <CAN1_RX1_IRQHandler+0x14>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f004 fb67 	bl	80076e4 <HAL_CAN_IRQHandler>
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20029f6c 	.word	0x20029f6c

08003020 <CAN1_SCE_IRQHandler>:
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
 8003024:	4b03      	ldr	r3, [pc, #12]	; (8003034 <CAN1_SCE_IRQHandler+0x14>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4618      	mov	r0, r3
 800302a:	f004 fb5b 	bl	80076e4 <HAL_CAN_IRQHandler>
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20029f6c 	.word	0x20029f6c

08003038 <CAN2_TX_IRQHandler>:
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
 800303c:	4b03      	ldr	r3, [pc, #12]	; (800304c <CAN2_TX_IRQHandler+0x14>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	4618      	mov	r0, r3
 8003042:	f004 fb4f 	bl	80076e4 <HAL_CAN_IRQHandler>
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	20029f6c 	.word	0x20029f6c

08003050 <CAN2_RX0_IRQHandler>:
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
 8003054:	4b03      	ldr	r3, [pc, #12]	; (8003064 <CAN2_RX0_IRQHandler+0x14>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4618      	mov	r0, r3
 800305a:	f004 fb43 	bl	80076e4 <HAL_CAN_IRQHandler>
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20029f6c 	.word	0x20029f6c

08003068 <CAN2_RX1_IRQHandler>:
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
 800306c:	4b03      	ldr	r3, [pc, #12]	; (800307c <CAN2_RX1_IRQHandler+0x14>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	4618      	mov	r0, r3
 8003072:	f004 fb37 	bl	80076e4 <HAL_CAN_IRQHandler>
 8003076:	bf00      	nop
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	20029f6c 	.word	0x20029f6c

08003080 <CAN2_SCE_IRQHandler>:
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
 8003084:	4b03      	ldr	r3, [pc, #12]	; (8003094 <CAN2_SCE_IRQHandler+0x14>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	4618      	mov	r0, r3
 800308a:	f004 fb2b 	bl	80076e4 <HAL_CAN_IRQHandler>
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20029f6c 	.word	0x20029f6c

08003098 <CAN3_TX_IRQHandler>:
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
 800309c:	4b03      	ldr	r3, [pc, #12]	; (80030ac <CAN3_TX_IRQHandler+0x14>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f004 fb1f 	bl	80076e4 <HAL_CAN_IRQHandler>
 80030a6:	bf00      	nop
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20029f6c 	.word	0x20029f6c

080030b0 <CAN3_RX0_IRQHandler>:
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	4b03      	ldr	r3, [pc, #12]	; (80030c4 <CAN3_RX0_IRQHandler+0x14>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f004 fb13 	bl	80076e4 <HAL_CAN_IRQHandler>
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20029f6c 	.word	0x20029f6c

080030c8 <CAN3_RX1_IRQHandler>:
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	4b03      	ldr	r3, [pc, #12]	; (80030dc <CAN3_RX1_IRQHandler+0x14>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f004 fb07 	bl	80076e4 <HAL_CAN_IRQHandler>
 80030d6:	bf00      	nop
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	20029f6c 	.word	0x20029f6c

080030e0 <CAN3_SCE_IRQHandler>:
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	4b03      	ldr	r3, [pc, #12]	; (80030f4 <CAN3_SCE_IRQHandler+0x14>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f004 fafb 	bl	80076e4 <HAL_CAN_IRQHandler>
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20029f6c 	.word	0x20029f6c

080030f8 <_platform_canGPIOAF>:
 * @param port The GPIO port.
 *
 * @return The GPIO alternate function.
 */
uint32_t _platform_canGPIOAF(CAN_TypeDef *instance, GPIO_TypeDef *port)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
    switch ((uintptr_t)instance)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a16      	ldr	r2, [pc, #88]	; (8003160 <_platform_canGPIOAF+0x68>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d020      	beq.n	800314c <_platform_canGPIOAF+0x54>
 800310a:	4a15      	ldr	r2, [pc, #84]	; (8003160 <_platform_canGPIOAF+0x68>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d81f      	bhi.n	8003150 <_platform_canGPIOAF+0x58>
 8003110:	4a14      	ldr	r2, [pc, #80]	; (8003164 <_platform_canGPIOAF+0x6c>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d003      	beq.n	800311e <_platform_canGPIOAF+0x26>
 8003116:	4a14      	ldr	r2, [pc, #80]	; (8003168 <_platform_canGPIOAF+0x70>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d015      	beq.n	8003148 <_platform_canGPIOAF+0x50>
 800311c:	e018      	b.n	8003150 <_platform_canGPIOAF+0x58>
    {
    case CAN1_BASE:
        switch ((uintptr_t)port)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	4a12      	ldr	r2, [pc, #72]	; (800316c <_platform_canGPIOAF+0x74>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d009      	beq.n	800313a <_platform_canGPIOAF+0x42>
 8003126:	4a11      	ldr	r2, [pc, #68]	; (800316c <_platform_canGPIOAF+0x74>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d80a      	bhi.n	8003142 <_platform_canGPIOAF+0x4a>
 800312c:	4a10      	ldr	r2, [pc, #64]	; (8003170 <_platform_canGPIOAF+0x78>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d003      	beq.n	800313a <_platform_canGPIOAF+0x42>
 8003132:	4a10      	ldr	r2, [pc, #64]	; (8003174 <_platform_canGPIOAF+0x7c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d002      	beq.n	800313e <_platform_canGPIOAF+0x46>
 8003138:	e003      	b.n	8003142 <_platform_canGPIOAF+0x4a>
        {
        case GPIOA_BASE:
        case GPIOD_BASE:
            return GPIO_AF9_CAN1;
 800313a:	2309      	movs	r3, #9
 800313c:	e00b      	b.n	8003156 <_platform_canGPIOAF+0x5e>
        case GPIOB_BASE:
            return GPIO_AF8_CAN1;
 800313e:	2308      	movs	r3, #8
 8003140:	e009      	b.n	8003156 <_platform_canGPIOAF+0x5e>
        default:
            cmr_panic("Unknown/unspported GPIO port!");
 8003142:	480d      	ldr	r0, [pc, #52]	; (8003178 <_platform_canGPIOAF+0x80>)
 8003144:	f000 ffe9 	bl	800411a <cmr_panic>
        }
    case CAN2_BASE:
        return GPIO_AF9_CAN2;
 8003148:	2309      	movs	r3, #9
 800314a:	e004      	b.n	8003156 <_platform_canGPIOAF+0x5e>
    case CAN3_BASE:
        return GPIO_AF11_CAN3;
 800314c:	230b      	movs	r3, #11
 800314e:	e002      	b.n	8003156 <_platform_canGPIOAF+0x5e>
    default:
        cmr_panic("Unknown CAN instance!");
 8003150:	480a      	ldr	r0, [pc, #40]	; (800317c <_platform_canGPIOAF+0x84>)
 8003152:	f000 ffe2 	bl	800411a <cmr_panic>
    }
}
 8003156:	4618      	mov	r0, r3
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40006c00 	.word	0x40006c00
 8003164:	40006400 	.word	0x40006400
 8003168:	40006800 	.word	0x40006800
 800316c:	40020c00 	.word	0x40020c00
 8003170:	40020000 	.word	0x40020000
 8003174:	40020400 	.word	0x40020400
 8003178:	0800bc7c 	.word	0x0800bc7c
 800317c:	0800bc9c 	.word	0x0800bc9c

08003180 <_platform_canInit>:
    cmr_canBitRate_t bitRate,
    cmr_canRXMeta_t *rxMeta, size_t rxMetaLen,
    cmr_canRXCallback_t rxCallback,
    GPIO_TypeDef *rxPort, uint16_t rxPin,
    GPIO_TypeDef *txPort, uint16_t txPin
) {
 8003180:	b580      	push	{r7, lr}
 8003182:	b0a6      	sub	sp, #152	; 0x98
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	603b      	str	r3, [r7, #0]
 800318c:	4613      	mov	r3, r2
 800318e:	71fb      	strb	r3, [r7, #7]
    *can = (cmr_can_t) {
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4618      	mov	r0, r3
 8003194:	2380      	movs	r3, #128	; 0x80
 8003196:	461a      	mov	r2, r3
 8003198:	2100      	movs	r1, #0
 800319a:	f008 fc19 	bl	800b9d0 <memset>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031aa:	60da      	str	r2, [r3, #12]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80031b2:	611a      	str	r2, [r3, #16]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	765a      	strb	r2, [r3, #25]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2201      	movs	r2, #1
 80031be:	76da      	strb	r2, [r3, #27]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	675a      	str	r2, [r3, #116]	; 0x74
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80031cc:	679a      	str	r2, [r3, #120]	; 0x78
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80031d4:	67da      	str	r2, [r3, #124]	; 0x7c
        .rxCallback = rxCallback
    };

    // These numbers assume 48 MHz ABP1 peripheral clock frequency
    // 48 MHz / (6 + 1 + 1 time quanta) / Prescaler = bitRate
    switch (bitRate) {
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d00e      	beq.n	80031fa <_platform_canInit+0x7a>
 80031dc:	2b02      	cmp	r3, #2
 80031de:	dc10      	bgt.n	8003202 <_platform_canInit+0x82>
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <_platform_canInit+0x6a>
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d004      	beq.n	80031f2 <_platform_canInit+0x72>
 80031e8:	e00b      	b.n	8003202 <_platform_canInit+0x82>
        case CMR_CAN_BITRATE_250K:
            can->handle.Init.Prescaler = 24;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2218      	movs	r2, #24
 80031ee:	605a      	str	r2, [r3, #4]
            break;
 80031f0:	e007      	b.n	8003202 <_platform_canInit+0x82>
        case CMR_CAN_BITRATE_500K:
            can->handle.Init.Prescaler = 12;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	220c      	movs	r2, #12
 80031f6:	605a      	str	r2, [r3, #4]
            break;
 80031f8:	e003      	b.n	8003202 <_platform_canInit+0x82>
        case CMR_CAN_BITRATE_1M:
            can->handle.Init.Prescaler = 6;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2206      	movs	r2, #6
 80031fe:	605a      	str	r2, [r3, #4]
            break;
 8003200:	bf00      	nop
    }

    can->txSem = xSemaphoreCreateCountingStatic(
 8003202:	2003      	movs	r0, #3
 8003204:	2103      	movs	r1, #3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	332c      	adds	r3, #44	; 0x2c
 800320a:	461a      	mov	r2, r3
 800320c:	f001 fe9e 	bl	8004f4c <xQueueCreateCountingSemaphoreStatic>
 8003210:	4602      	mov	r2, r0
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	629a      	str	r2, [r3, #40]	; 0x28
        CAN_TX_MAILBOXES, CAN_TX_MAILBOXES, &can->txSemBuf
    );
    configASSERT(can->txSem != NULL);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321a:	2b00      	cmp	r3, #0
 800321c:	d103      	bne.n	8003226 <_platform_canInit+0xa6>
 800321e:	219f      	movs	r1, #159	; 0x9f
 8003220:	483e      	ldr	r0, [pc, #248]	; (800331c <_platform_canInit+0x19c>)
 8003222:	f000 ff7a 	bl	800411a <cmr_panic>
    size_t canIdx;
    IRQn_Type irqTX;
    IRQn_Type irqRX0;
    IRQn_Type irqRX1;
    IRQn_Type irqSCE;
    switch ((uintptr_t) instance) {
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	4a3d      	ldr	r2, [pc, #244]	; (8003320 <_platform_canInit+0x1a0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d029      	beq.n	8003282 <_platform_canInit+0x102>
 800322e:	4a3c      	ldr	r2, [pc, #240]	; (8003320 <_platform_canInit+0x1a0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d836      	bhi.n	80032a2 <_platform_canInit+0x122>
 8003234:	4a3b      	ldr	r2, [pc, #236]	; (8003324 <_platform_canInit+0x1a4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d003      	beq.n	8003242 <_platform_canInit+0xc2>
 800323a:	4a3b      	ldr	r2, [pc, #236]	; (8003328 <_platform_canInit+0x1a8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d010      	beq.n	8003262 <_platform_canInit+0xe2>
 8003240:	e02f      	b.n	80032a2 <_platform_canInit+0x122>
            irqTX = CAN ## num ## _TX_IRQn; \
            irqRX0 = CAN ## num ## _RX0_IRQn; \
            irqRX1 = CAN ## num ## _RX1_IRQn; \
            irqSCE = CAN ## num ## _SCE_IRQn; \
            break;
CAN_FOREACH(CAN_INTERRUPT_CONFIG)
 8003242:	2300      	movs	r3, #0
 8003244:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003248:	2313      	movs	r3, #19
 800324a:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
 800324e:	2314      	movs	r3, #20
 8003250:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
 8003254:	2315      	movs	r3, #21
 8003256:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
 800325a:	2316      	movs	r3, #22
 800325c:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
 8003260:	e022      	b.n	80032a8 <_platform_canInit+0x128>
 8003262:	2301      	movs	r3, #1
 8003264:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003268:	233f      	movs	r3, #63	; 0x3f
 800326a:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
 800326e:	2340      	movs	r3, #64	; 0x40
 8003270:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
 8003274:	2341      	movs	r3, #65	; 0x41
 8003276:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
 800327a:	2342      	movs	r3, #66	; 0x42
 800327c:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
 8003280:	e012      	b.n	80032a8 <_platform_canInit+0x128>
 8003282:	2302      	movs	r3, #2
 8003284:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003288:	234a      	movs	r3, #74	; 0x4a
 800328a:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
 800328e:	234b      	movs	r3, #75	; 0x4b
 8003290:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
 8003294:	234c      	movs	r3, #76	; 0x4c
 8003296:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
 800329a:	234d      	movs	r3, #77	; 0x4d
 800329c:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
 80032a0:	e002      	b.n	80032a8 <_platform_canInit+0x128>
#undef CAN_INTERRUPT_CONFIG
        default:
            cmr_panic("Unknown CAN instance!");
 80032a2:	4822      	ldr	r0, [pc, #136]	; (800332c <_platform_canInit+0x1ac>)
 80032a4:	f000 ff39 	bl	800411a <cmr_panic>
    }

    cmr_canInterrupts[canIdx] = (cmr_canInterrupt_t) {
        .handle = &can->handle
 80032a8:	68fa      	ldr	r2, [r7, #12]
    cmr_canInterrupts[canIdx] = (cmr_canInterrupt_t) {
 80032aa:	4921      	ldr	r1, [pc, #132]	; (8003330 <_platform_canInit+0x1b0>)
 80032ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80032b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    };
    HAL_NVIC_SetPriority(irqTX, 5, 0);
 80032b4:	f997 3093 	ldrsb.w	r3, [r7, #147]	; 0x93
 80032b8:	2200      	movs	r2, #0
 80032ba:	2105      	movs	r1, #5
 80032bc:	4618      	mov	r0, r3
 80032be:	f004 fccc 	bl	8007c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(irqRX0, 5, 0);
 80032c2:	f997 3092 	ldrsb.w	r3, [r7, #146]	; 0x92
 80032c6:	2200      	movs	r2, #0
 80032c8:	2105      	movs	r1, #5
 80032ca:	4618      	mov	r0, r3
 80032cc:	f004 fcc5 	bl	8007c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(irqRX1, 5, 0);
 80032d0:	f997 3091 	ldrsb.w	r3, [r7, #145]	; 0x91
 80032d4:	2200      	movs	r2, #0
 80032d6:	2105      	movs	r1, #5
 80032d8:	4618      	mov	r0, r3
 80032da:	f004 fcbe 	bl	8007c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(irqSCE, 5, 0);
 80032de:	f997 3090 	ldrsb.w	r3, [r7, #144]	; 0x90
 80032e2:	2200      	movs	r2, #0
 80032e4:	2105      	movs	r1, #5
 80032e6:	4618      	mov	r0, r3
 80032e8:	f004 fcb7 	bl	8007c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(irqTX);
 80032ec:	f997 3093 	ldrsb.w	r3, [r7, #147]	; 0x93
 80032f0:	4618      	mov	r0, r3
 80032f2:	f004 fcce 	bl	8007c92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(irqRX0);
 80032f6:	f997 3092 	ldrsb.w	r3, [r7, #146]	; 0x92
 80032fa:	4618      	mov	r0, r3
 80032fc:	f004 fcc9 	bl	8007c92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(irqRX1);
 8003300:	f997 3091 	ldrsb.w	r3, [r7, #145]	; 0x91
 8003304:	4618      	mov	r0, r3
 8003306:	f004 fcc4 	bl	8007c92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(irqSCE);
 800330a:	f997 3090 	ldrsb.w	r3, [r7, #144]	; 0x90
 800330e:	4618      	mov	r0, r3
 8003310:	f004 fcbf 	bl	8007c92 <HAL_NVIC_EnableIRQ>
}
 8003314:	bf00      	nop
 8003316:	3798      	adds	r7, #152	; 0x98
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	0800bcb4 	.word	0x0800bcb4
 8003320:	40006c00 	.word	0x40006c00
 8003324:	40006400 	.word	0x40006400
 8003328:	40006800 	.word	0x40006800
 800332c:	0800bc9c 	.word	0x0800bc9c
 8003330:	20029f6c 	.word	0x20029f6c

08003334 <_platform_canFilter>:
 * @param filtersLen The number of filters. Must be less than
 * `CMR_CAN_FILTERBANKS`.
 */
void _platform_canFilter(
    cmr_can_t *can, const cmr_canFilter_t *filters, size_t filtersLen)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b094      	sub	sp, #80	; 0x50
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
    if (filtersLen >= CMR_CAN_FILTERBANKS)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b0d      	cmp	r3, #13
 8003344:	d902      	bls.n	800334c <_platform_canFilter+0x18>
    {
        cmr_panic("Too many filter banks!");
 8003346:	4830      	ldr	r0, [pc, #192]	; (8003408 <_platform_canFilter+0xd4>)
 8003348:	f000 fee7 	bl	800411a <cmr_panic>
    }

    CAN_TypeDef *instance = can->handle.Instance;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	647b      	str	r3, [r7, #68]	; 0x44

    for (size_t i = 0; i < filtersLen; i++)
 8003352:	2300      	movs	r3, #0
 8003354:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003356:	e04e      	b.n	80033f6 <_platform_canFilter+0xc2>
    {
        const cmr_canFilter_t *filter = filters + i;
 8003358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	4413      	add	r3, r2
 8003360:	643b      	str	r3, [r7, #64]	; 0x40

        uint32_t bank = i;
 8003362:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003364:	64bb      	str	r3, [r7, #72]	; 0x48
        if (instance == CAN2) {
 8003366:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003368:	4a28      	ldr	r2, [pc, #160]	; (800340c <_platform_canFilter+0xd8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d102      	bne.n	8003374 <_platform_canFilter+0x40>
            // CAN2 uses banks 14-27.
            bank += CMR_CAN_FILTERBANKS;
 800336e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003370:	330e      	adds	r3, #14
 8003372:	64bb      	str	r3, [r7, #72]	; 0x48
        }

        uint32_t filterMode = filter->isMask
 8003374:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003376:	781b      	ldrb	r3, [r3, #0]
            ? CAN_FILTERMODE_IDMASK
            : CAN_FILTERMODE_IDLIST;
 8003378:	f083 0301 	eor.w	r3, r3, #1
 800337c:	b2db      	uxtb	r3, r3
        uint32_t filterMode = filter->isMask
 800337e:	63fb      	str	r3, [r7, #60]	; 0x3c

        // In 16 bit ID list mode, FilterIdHigh, FilterIdLow, FilterMaskIdHigh,
        // and FilterMaskIdLow all serve as a whitelist of left-aligned 11-bit
        // CAN IDs.
        // See RM0430 32.7.4 Fig. 387.
        const uint16_t CMR_CAN_ID_FILTER_SHIFT = 5;
 8003380:	2305      	movs	r3, #5
 8003382:	877b      	strh	r3, [r7, #58]	; 0x3a
        CAN_FilterTypeDef config = {
            .FilterIdHigh           = filter->ids[0] << CMR_CAN_ID_FILTER_SHIFT,
 8003384:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003386:	891b      	ldrh	r3, [r3, #8]
 8003388:	461a      	mov	r2, r3
 800338a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
        CAN_FilterTypeDef config = {
 8003390:	613b      	str	r3, [r7, #16]
            .FilterIdLow            = filter->ids[1] << CMR_CAN_ID_FILTER_SHIFT,
 8003392:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003394:	895b      	ldrh	r3, [r3, #10]
 8003396:	461a      	mov	r2, r3
 8003398:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
        CAN_FilterTypeDef config = {
 800339e:	617b      	str	r3, [r7, #20]
            .FilterMaskIdHigh       = filter->ids[2] << CMR_CAN_ID_FILTER_SHIFT,
 80033a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a2:	899b      	ldrh	r3, [r3, #12]
 80033a4:	461a      	mov	r2, r3
 80033a6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
        CAN_FilterTypeDef config = {
 80033ac:	61bb      	str	r3, [r7, #24]
            .FilterMaskIdLow        = filter->ids[3] << CMR_CAN_ID_FILTER_SHIFT,
 80033ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033b0:	89db      	ldrh	r3, [r3, #14]
 80033b2:	461a      	mov	r2, r3
 80033b4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
        CAN_FilterTypeDef config = {
 80033ba:	61fb      	str	r3, [r7, #28]
            .FilterFIFOAssignment   = filter->rxFIFO,
 80033bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033be:	685b      	ldr	r3, [r3, #4]
        CAN_FilterTypeDef config = {
 80033c0:	623b      	str	r3, [r7, #32]
 80033c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033c4:	627b      	str	r3, [r7, #36]	; 0x24
 80033c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ca:	2300      	movs	r3, #0
 80033cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033ce:	2301      	movs	r3, #1
 80033d0:	633b      	str	r3, [r7, #48]	; 0x30
 80033d2:	230e      	movs	r3, #14
 80033d4:	637b      	str	r3, [r7, #52]	; 0x34
            .FilterScale            = CAN_FILTERSCALE_16BIT,
            .FilterActivation       = ENABLE,
            .SlaveStartFilterBank   = CMR_CAN_FILTERBANKS
        };

        if (HAL_CAN_ConfigFilter(&can->handle, &config) != HAL_OK)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f107 0210 	add.w	r2, r7, #16
 80033dc:	4611      	mov	r1, r2
 80033de:	4618      	mov	r0, r3
 80033e0:	f003 fe3c 	bl	800705c <HAL_CAN_ConfigFilter>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <_platform_canFilter+0xbc>
        {
            cmr_panic("HAL_CAN_ConfigFilter() failed!");
 80033ea:	4809      	ldr	r0, [pc, #36]	; (8003410 <_platform_canFilter+0xdc>)
 80033ec:	f000 fe95 	bl	800411a <cmr_panic>
    for (size_t i = 0; i < filtersLen; i++)
 80033f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033f2:	3301      	adds	r3, #1
 80033f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d3ac      	bcc.n	8003358 <_platform_canFilter+0x24>
        }
    }
}
 80033fe:	bf00      	nop
 8003400:	bf00      	nop
 8003402:	3750      	adds	r7, #80	; 0x50
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	0800bd00 	.word	0x0800bd00
 800340c:	40006800 	.word	0x40006800
 8003410:	0800bd18 	.word	0x0800bd18

08003414 <_platform_rccSystemClockEnable>:
 *
 * @note Generated by STM32Cube. Sets System Clock to 96 MHz, with only APB1
 * Peripheral Clocks at 48 MHz (APB1 Timer Clocks are still 96 MHz).
 */
void _platform_rccSystemClockEnable(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b094      	sub	sp, #80	; 0x50
 8003418:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800341a:	f107 031c 	add.w	r3, r7, #28
 800341e:	2234      	movs	r2, #52	; 0x34
 8003420:	2100      	movs	r1, #0
 8003422:	4618      	mov	r0, r3
 8003424:	f008 fad4 	bl	800b9d0 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003428:	f107 0308 	add.w	r3, r7, #8
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	605a      	str	r2, [r3, #4]
 8003432:	609a      	str	r2, [r3, #8]
 8003434:	60da      	str	r2, [r3, #12]
 8003436:	611a      	str	r2, [r3, #16]

    // Configure the main internal regulator output voltage
    __HAL_RCC_PWR_CLK_ENABLE();
 8003438:	2300      	movs	r3, #0
 800343a:	607b      	str	r3, [r7, #4]
 800343c:	4b29      	ldr	r3, [pc, #164]	; (80034e4 <_platform_rccSystemClockEnable+0xd0>)
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	4a28      	ldr	r2, [pc, #160]	; (80034e4 <_platform_rccSystemClockEnable+0xd0>)
 8003442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003446:	6413      	str	r3, [r2, #64]	; 0x40
 8003448:	4b26      	ldr	r3, [pc, #152]	; (80034e4 <_platform_rccSystemClockEnable+0xd0>)
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003450:	607b      	str	r3, [r7, #4]
 8003452:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003454:	2300      	movs	r3, #0
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	4b23      	ldr	r3, [pc, #140]	; (80034e8 <_platform_rccSystemClockEnable+0xd4>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a22      	ldr	r2, [pc, #136]	; (80034e8 <_platform_rccSystemClockEnable+0xd4>)
 800345e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003462:	6013      	str	r3, [r2, #0]
 8003464:	4b20      	ldr	r3, [pc, #128]	; (80034e8 <_platform_rccSystemClockEnable+0xd4>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800346c:	603b      	str	r3, [r7, #0]
 800346e:	683b      	ldr	r3, [r7, #0]

    // Initializes the CPU, AHB and APB busses clocks
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003470:	2301      	movs	r3, #1
 8003472:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003474:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003478:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800347a:	2302      	movs	r3, #2
 800347c:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800347e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003482:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLM = 25;
 8003484:	2319      	movs	r3, #25
 8003486:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLN = 192;
 8003488:	23c0      	movs	r3, #192	; 0xc0
 800348a:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800348c:	2302      	movs	r3, #2
 800348e:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8003490:	2302      	movs	r3, #2
 8003492:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8003494:	2302      	movs	r3, #2
 8003496:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003498:	f107 031c 	add.w	r3, r7, #28
 800349c:	4618      	mov	r0, r3
 800349e:	f007 fbb9 	bl	800ac14 <HAL_RCC_OscConfig>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d002      	beq.n	80034ae <_platform_rccSystemClockEnable+0x9a>
    {
        cmr_panic("HAL_RCC_OscConfig() failed!");
 80034a8:	4810      	ldr	r0, [pc, #64]	; (80034ec <_platform_rccSystemClockEnable+0xd8>)
 80034aa:	f000 fe36 	bl	800411a <cmr_panic>
    }

    // Initializes the CPU, AHB and APB busses clocks
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80034ae:	230f      	movs	r3, #15
 80034b0:	60bb      	str	r3, [r7, #8]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034b2:	2302      	movs	r3, #2
 80034b4:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034b6:	2300      	movs	r3, #0
 80034b8:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034be:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034c0:	2300      	movs	r3, #0
 80034c2:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80034c4:	f107 0308 	add.w	r3, r7, #8
 80034c8:	2103      	movs	r1, #3
 80034ca:	4618      	mov	r0, r3
 80034cc:	f007 f9da 	bl	800a884 <HAL_RCC_ClockConfig>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <_platform_rccSystemClockEnable+0xc8>
    {
        cmr_panic("HAL_RCC_ClockConfig() failed!");
 80034d6:	4806      	ldr	r0, [pc, #24]	; (80034f0 <_platform_rccSystemClockEnable+0xdc>)
 80034d8:	f000 fe1f 	bl	800411a <cmr_panic>
    }
}
 80034dc:	bf00      	nop
 80034de:	3750      	adds	r7, #80	; 0x50
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40023800 	.word	0x40023800
 80034e8:	40007000 	.word	0x40007000
 80034ec:	0800bd38 	.word	0x0800bd38
 80034f0:	0800bd54 	.word	0x0800bd54

080034f4 <_platform_rccGPIOClockEnable>:
 * @brief Enables the specified GPIO port's clock.
 *
 * @param port The GPIO port.
 */
void _platform_rccGPIOClockEnable(GPIO_TypeDef *port)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b08b      	sub	sp, #44	; 0x2c
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
    switch ((uintptr_t)port)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a57      	ldr	r2, [pc, #348]	; (800365c <_platform_rccGPIOClockEnable+0x168>)
 8003500:	4293      	cmp	r3, r2
 8003502:	f000 8096 	beq.w	8003632 <_platform_rccGPIOClockEnable+0x13e>
 8003506:	4a55      	ldr	r2, [pc, #340]	; (800365c <_platform_rccGPIOClockEnable+0x168>)
 8003508:	4293      	cmp	r3, r2
 800350a:	f200 80a1 	bhi.w	8003650 <_platform_rccGPIOClockEnable+0x15c>
 800350e:	4a54      	ldr	r2, [pc, #336]	; (8003660 <_platform_rccGPIOClockEnable+0x16c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d07f      	beq.n	8003614 <_platform_rccGPIOClockEnable+0x120>
 8003514:	4a52      	ldr	r2, [pc, #328]	; (8003660 <_platform_rccGPIOClockEnable+0x16c>)
 8003516:	4293      	cmp	r3, r2
 8003518:	f200 809a 	bhi.w	8003650 <_platform_rccGPIOClockEnable+0x15c>
 800351c:	4a51      	ldr	r2, [pc, #324]	; (8003664 <_platform_rccGPIOClockEnable+0x170>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d069      	beq.n	80035f6 <_platform_rccGPIOClockEnable+0x102>
 8003522:	4a50      	ldr	r2, [pc, #320]	; (8003664 <_platform_rccGPIOClockEnable+0x170>)
 8003524:	4293      	cmp	r3, r2
 8003526:	f200 8093 	bhi.w	8003650 <_platform_rccGPIOClockEnable+0x15c>
 800352a:	4a4f      	ldr	r2, [pc, #316]	; (8003668 <_platform_rccGPIOClockEnable+0x174>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d053      	beq.n	80035d8 <_platform_rccGPIOClockEnable+0xe4>
 8003530:	4a4d      	ldr	r2, [pc, #308]	; (8003668 <_platform_rccGPIOClockEnable+0x174>)
 8003532:	4293      	cmp	r3, r2
 8003534:	f200 808c 	bhi.w	8003650 <_platform_rccGPIOClockEnable+0x15c>
 8003538:	4a4c      	ldr	r2, [pc, #304]	; (800366c <_platform_rccGPIOClockEnable+0x178>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d03d      	beq.n	80035ba <_platform_rccGPIOClockEnable+0xc6>
 800353e:	4a4b      	ldr	r2, [pc, #300]	; (800366c <_platform_rccGPIOClockEnable+0x178>)
 8003540:	4293      	cmp	r3, r2
 8003542:	f200 8085 	bhi.w	8003650 <_platform_rccGPIOClockEnable+0x15c>
 8003546:	4a4a      	ldr	r2, [pc, #296]	; (8003670 <_platform_rccGPIOClockEnable+0x17c>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d027      	beq.n	800359c <_platform_rccGPIOClockEnable+0xa8>
 800354c:	4a48      	ldr	r2, [pc, #288]	; (8003670 <_platform_rccGPIOClockEnable+0x17c>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d87e      	bhi.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
 8003552:	4a48      	ldr	r2, [pc, #288]	; (8003674 <_platform_rccGPIOClockEnable+0x180>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d003      	beq.n	8003560 <_platform_rccGPIOClockEnable+0x6c>
 8003558:	4a47      	ldr	r2, [pc, #284]	; (8003678 <_platform_rccGPIOClockEnable+0x184>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d00f      	beq.n	800357e <_platform_rccGPIOClockEnable+0x8a>
        break;
    case GPIOH_BASE:
        __HAL_RCC_GPIOH_CLK_ENABLE();
        break;
    }
}
 800355e:	e077      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOA_CLK_ENABLE();
 8003560:	2300      	movs	r3, #0
 8003562:	627b      	str	r3, [r7, #36]	; 0x24
 8003564:	4b45      	ldr	r3, [pc, #276]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003568:	4a44      	ldr	r2, [pc, #272]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	6313      	str	r3, [r2, #48]	; 0x30
 8003570:	4b42      	ldr	r3, [pc, #264]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	627b      	str	r3, [r7, #36]	; 0x24
 800357a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        break;
 800357c:	e068      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOB_CLK_ENABLE();
 800357e:	2300      	movs	r3, #0
 8003580:	623b      	str	r3, [r7, #32]
 8003582:	4b3e      	ldr	r3, [pc, #248]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003586:	4a3d      	ldr	r2, [pc, #244]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003588:	f043 0302 	orr.w	r3, r3, #2
 800358c:	6313      	str	r3, [r2, #48]	; 0x30
 800358e:	4b3b      	ldr	r3, [pc, #236]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	623b      	str	r3, [r7, #32]
 8003598:	6a3b      	ldr	r3, [r7, #32]
        break;
 800359a:	e059      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOC_CLK_ENABLE();
 800359c:	2300      	movs	r3, #0
 800359e:	61fb      	str	r3, [r7, #28]
 80035a0:	4b36      	ldr	r3, [pc, #216]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	4a35      	ldr	r2, [pc, #212]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035a6:	f043 0304 	orr.w	r3, r3, #4
 80035aa:	6313      	str	r3, [r2, #48]	; 0x30
 80035ac:	4b33      	ldr	r3, [pc, #204]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	61fb      	str	r3, [r7, #28]
 80035b6:	69fb      	ldr	r3, [r7, #28]
        break;
 80035b8:	e04a      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOD_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	4b2f      	ldr	r3, [pc, #188]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	4a2e      	ldr	r2, [pc, #184]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035c4:	f043 0308 	orr.w	r3, r3, #8
 80035c8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ca:	4b2c      	ldr	r3, [pc, #176]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	69bb      	ldr	r3, [r7, #24]
        break;
 80035d6:	e03b      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOE_CLK_ENABLE();
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]
 80035dc:	4b27      	ldr	r3, [pc, #156]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e0:	4a26      	ldr	r2, [pc, #152]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035e2:	f043 0310 	orr.w	r3, r3, #16
 80035e6:	6313      	str	r3, [r2, #48]	; 0x30
 80035e8:	4b24      	ldr	r3, [pc, #144]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ec:	f003 0310 	and.w	r3, r3, #16
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	697b      	ldr	r3, [r7, #20]
        break;
 80035f4:	e02c      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOF_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	613b      	str	r3, [r7, #16]
 80035fa:	4b20      	ldr	r3, [pc, #128]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	4a1f      	ldr	r2, [pc, #124]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003600:	f043 0320 	orr.w	r3, r3, #32
 8003604:	6313      	str	r3, [r2, #48]	; 0x30
 8003606:	4b1d      	ldr	r3, [pc, #116]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	f003 0320 	and.w	r3, r3, #32
 800360e:	613b      	str	r3, [r7, #16]
 8003610:	693b      	ldr	r3, [r7, #16]
        break;
 8003612:	e01d      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOG_CLK_ENABLE();
 8003614:	2300      	movs	r3, #0
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	4b18      	ldr	r3, [pc, #96]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 800361a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361c:	4a17      	ldr	r2, [pc, #92]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 800361e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003622:	6313      	str	r3, [r2, #48]	; 0x30
 8003624:	4b15      	ldr	r3, [pc, #84]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	68fb      	ldr	r3, [r7, #12]
        break;
 8003630:	e00e      	b.n	8003650 <_platform_rccGPIOClockEnable+0x15c>
        __HAL_RCC_GPIOH_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	4b11      	ldr	r3, [pc, #68]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	4a10      	ldr	r2, [pc, #64]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 800363c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003640:	6313      	str	r3, [r2, #48]	; 0x30
 8003642:	4b0e      	ldr	r3, [pc, #56]	; (800367c <_platform_rccGPIOClockEnable+0x188>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	68bb      	ldr	r3, [r7, #8]
        break;
 800364e:	bf00      	nop
}
 8003650:	bf00      	nop
 8003652:	372c      	adds	r7, #44	; 0x2c
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	40021c00 	.word	0x40021c00
 8003660:	40021800 	.word	0x40021800
 8003664:	40021400 	.word	0x40021400
 8003668:	40021000 	.word	0x40021000
 800366c:	40020c00 	.word	0x40020c00
 8003670:	40020800 	.word	0x40020800
 8003674:	40020000 	.word	0x40020000
 8003678:	40020400 	.word	0x40020400
 800367c:	40023800 	.word	0x40023800

08003680 <_platform_adcChannelConfig>:
#endif /* HAL_GPIO_MODULE_ENABLED */

#ifdef HAL_ADC_MODULE_ENABLED

ADC_ChannelConfTypeDef _platform_adcChannelConfig(const cmr_adcChannel_t *channel, uint32_t rank)
{
 8003680:	b490      	push	{r4, r7}
 8003682:	b088      	sub	sp, #32
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
    ADC_ChannelConfTypeDef channelConfig = {
        .Channel = channel->channel,
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	681b      	ldr	r3, [r3, #0]
    ADC_ChannelConfTypeDef channelConfig = {
 8003690:	613b      	str	r3, [r7, #16]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	617b      	str	r3, [r7, #20]
        .Rank = rank, // HAL needs Rank to be from 1 to 16
        .SamplingTime = channel->samplingTime,
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	68db      	ldr	r3, [r3, #12]
    ADC_ChannelConfTypeDef channelConfig = {
 800369a:	61bb      	str	r3, [r7, #24]
 800369c:	2300      	movs	r3, #0
 800369e:	61fb      	str	r3, [r7, #28]
        .Offset = 0 // reserved, set to 0
    };

    return channelConfig;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	461c      	mov	r4, r3
 80036a4:	f107 0310 	add.w	r3, r7, #16
 80036a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	3720      	adds	r7, #32
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc90      	pop	{r4, r7}
 80036b6:	4770      	bx	lr

080036b8 <_platform_adcPinConfig>:

GPIO_InitTypeDef _platform_adcPinConfig(const cmr_adcChannel_t *channel)
{
 80036b8:	b4b0      	push	{r4, r5, r7}
 80036ba:	b089      	sub	sp, #36	; 0x24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
    GPIO_InitTypeDef pinConfig = {
        .Pin = channel->pin,
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	891b      	ldrh	r3, [r3, #8]
    GPIO_InitTypeDef pinConfig = {
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	2303      	movs	r3, #3
 80036ca:	613b      	str	r3, [r7, #16]
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	2300      	movs	r3, #0
 80036d2:	61bb      	str	r3, [r7, #24]
 80036d4:	2300      	movs	r3, #0
 80036d6:	61fb      	str	r3, [r7, #28]
        .Mode = GPIO_MODE_ANALOG,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_LOW,
        .Alternate = 0};

    return pinConfig;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	461d      	mov	r5, r3
 80036dc:	f107 040c 	add.w	r4, r7, #12
 80036e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036e4:	6823      	ldr	r3, [r4, #0]
 80036e6:	602b      	str	r3, [r5, #0]
}
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	3724      	adds	r7, #36	; 0x24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bcb0      	pop	{r4, r5, r7}
 80036f0:	4770      	bx	lr
	...

080036f4 <_platform_rccADCClockEnable>:
 * @brief Enables the specified ADC's clock.
 *
 * @param instance The HAL ADC instance.
 */
void _platform_rccADCClockEnable(ADC_TypeDef *instance)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
    switch ((uintptr_t)instance)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a0c      	ldr	r2, [pc, #48]	; (8003730 <_platform_rccADCClockEnable+0x3c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d10e      	bne.n	8003722 <_platform_rccADCClockEnable+0x2e>
    {
    case ADC1_BASE:
        __HAL_RCC_ADC1_CLK_ENABLE();
 8003704:	2300      	movs	r3, #0
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	4b0a      	ldr	r3, [pc, #40]	; (8003734 <_platform_rccADCClockEnable+0x40>)
 800370a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370c:	4a09      	ldr	r2, [pc, #36]	; (8003734 <_platform_rccADCClockEnable+0x40>)
 800370e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003712:	6453      	str	r3, [r2, #68]	; 0x44
 8003714:	4b07      	ldr	r3, [pc, #28]	; (8003734 <_platform_rccADCClockEnable+0x40>)
 8003716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800371c:	60fb      	str	r3, [r7, #12]
 800371e:	68fb      	ldr	r3, [r7, #12]
        break;
 8003720:	bf00      	nop
    }
}
 8003722:	bf00      	nop
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40012000 	.word	0x40012000
 8003734:	40023800 	.word	0x40023800

08003738 <_platform_adcInit>:
 * @brief Platform-specifc adc initialization
 *
 *  @param adc The ADC to initialize.
 */
void _platform_adcInit(cmr_adc_t *adc, ADC_TypeDef *instance, cmr_adcChannel_t *channels, const size_t channelsLen)
{
 8003738:	b590      	push	{r4, r7, lr}
 800373a:	f5ad 4da6 	sub.w	sp, sp, #21248	; 0x5300
 800373e:	b091      	sub	sp, #68	; 0x44
 8003740:	af00      	add	r7, sp, #0
 8003742:	f507 7450 	add.w	r4, r7, #832	; 0x340
 8003746:	f5a4 744d 	sub.w	r4, r4, #820	; 0x334
 800374a:	6020      	str	r0, [r4, #0]
 800374c:	f507 7050 	add.w	r0, r7, #832	; 0x340
 8003750:	f5a0 704e 	sub.w	r0, r0, #824	; 0x338
 8003754:	6001      	str	r1, [r0, #0]
 8003756:	f507 7150 	add.w	r1, r7, #832	; 0x340
 800375a:	f5a1 714f 	sub.w	r1, r1, #828	; 0x33c
 800375e:	600a      	str	r2, [r1, #0]
 8003760:	f507 7250 	add.w	r2, r7, #832	; 0x340
 8003764:	f5a2 7250 	sub.w	r2, r2, #832	; 0x340
 8003768:	6013      	str	r3, [r2, #0]
    *adc = (cmr_adc_t){
 800376a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800376e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4618      	mov	r0, r3
 8003776:	f245 3330 	movw	r3, #21296	; 0x5330
 800377a:	461a      	mov	r2, r3
 800377c:	2100      	movs	r1, #0
 800377e:	f008 f927 	bl	800b9d0 <memset>
 8003782:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8003786:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f507 7250 	add.w	r2, r7, #832	; 0x340
 8003790:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800379c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80037a6:	605a      	str	r2, [r3, #4]
 80037a8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80037ac:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2201      	movs	r2, #1
 80037b4:	611a      	str	r2, [r3, #16]
 80037b6:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80037ba:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2201      	movs	r2, #1
 80037c2:	615a      	str	r2, [r3, #20]
 80037c4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80037c8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f507 7250 	add.w	r2, r7, #832	; 0x340
 80037d2:	f5a2 7250 	sub.w	r2, r2, #832	; 0x340
 80037d6:	6812      	ldr	r2, [r2, #0]
 80037d8:	61da      	str	r2, [r3, #28]
 80037da:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80037de:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2020 	strb.w	r2, [r3, #32]
 80037ea:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80037ee:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2201      	movs	r2, #1
 80037f6:	625a      	str	r2, [r3, #36]	; 0x24
 80037f8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80037fc:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a0f      	ldr	r2, [pc, #60]	; (8003840 <_platform_adcInit+0x108>)
 8003804:	629a      	str	r2, [r3, #40]	; 0x28
 8003806:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800380a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f507 7250 	add.w	r2, r7, #832	; 0x340
 8003814:	f5a2 724f 	sub.w	r2, r2, #828	; 0x33c
 8003818:	6812      	ldr	r2, [r2, #0]
 800381a:	649a      	str	r2, [r3, #72]	; 0x48
 800381c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8003820:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f507 7250 	add.w	r2, r7, #832	; 0x340
 800382a:	f5a2 7250 	sub.w	r2, r2, #832	; 0x340
 800382e:	6812      	ldr	r2, [r2, #0]
 8003830:	64da      	str	r2, [r3, #76]	; 0x4c
                .NbrOfConversion = channelsLen,
                .DMAContinuousRequests = DISABLE,
                .EOCSelection = ADC_EOC_SINGLE_CONV}},
        .channels = channels,
        .channelsLen = channelsLen};
}
 8003832:	bf00      	nop
 8003834:	f507 47a6 	add.w	r7, r7, #21248	; 0x5300
 8003838:	3744      	adds	r7, #68	; 0x44
 800383a:	46bd      	mov	sp, r7
 800383c:	bd90      	pop	{r4, r7, pc}
 800383e:	bf00      	nop
 8003840:	0f000001 	.word	0x0f000001

08003844 <_platform_rccCANClockEnable>:
 * @brief Enables the specified CAN interface's clock.
 *
 * @param instance The HAL CAN instance.
 */
void _platform_rccCANClockEnable(CAN_TypeDef *instance)
{
 8003844:	b480      	push	{r7}
 8003846:	b087      	sub	sp, #28
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
    switch ((uintptr_t) instance) {
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a27      	ldr	r2, [pc, #156]	; (80038ec <_platform_rccCANClockEnable+0xa8>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d035      	beq.n	80038c0 <_platform_rccCANClockEnable+0x7c>
 8003854:	4a25      	ldr	r2, [pc, #148]	; (80038ec <_platform_rccCANClockEnable+0xa8>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d841      	bhi.n	80038de <_platform_rccCANClockEnable+0x9a>
 800385a:	4a25      	ldr	r2, [pc, #148]	; (80038f0 <_platform_rccCANClockEnable+0xac>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d003      	beq.n	8003868 <_platform_rccCANClockEnable+0x24>
 8003860:	4a24      	ldr	r2, [pc, #144]	; (80038f4 <_platform_rccCANClockEnable+0xb0>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d00f      	beq.n	8003886 <_platform_rccCANClockEnable+0x42>
            break;
        case CAN3_BASE:
            __HAL_RCC_CAN3_CLK_ENABLE();
            break;
    }
}
 8003866:	e03a      	b.n	80038de <_platform_rccCANClockEnable+0x9a>
            __HAL_RCC_CAN1_CLK_ENABLE();
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]
 800386c:	4b22      	ldr	r3, [pc, #136]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 800386e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003870:	4a21      	ldr	r2, [pc, #132]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 8003872:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003876:	6413      	str	r3, [r2, #64]	; 0x40
 8003878:	4b1f      	ldr	r3, [pc, #124]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003880:	617b      	str	r3, [r7, #20]
 8003882:	697b      	ldr	r3, [r7, #20]
            break;
 8003884:	e02b      	b.n	80038de <_platform_rccCANClockEnable+0x9a>
            __HAL_RCC_CAN2_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	4b1b      	ldr	r3, [pc, #108]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 800388c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388e:	4a1a      	ldr	r2, [pc, #104]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 8003890:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003894:	6413      	str	r3, [r2, #64]	; 0x40
 8003896:	4b18      	ldr	r3, [pc, #96]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800389e:	613b      	str	r3, [r7, #16]
 80038a0:	693b      	ldr	r3, [r7, #16]
            __HAL_RCC_CAN1_CLK_ENABLE();    // CAN2 also needs CAN1 clock.
 80038a2:	2300      	movs	r3, #0
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	4a13      	ldr	r2, [pc, #76]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 80038ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038b0:	6413      	str	r3, [r2, #64]	; 0x40
 80038b2:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
            break;
 80038be:	e00e      	b.n	80038de <_platform_rccCANClockEnable+0x9a>
            __HAL_RCC_CAN3_CLK_ENABLE();
 80038c0:	2300      	movs	r3, #0
 80038c2:	60bb      	str	r3, [r7, #8]
 80038c4:	4b0c      	ldr	r3, [pc, #48]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 80038c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c8:	4a0b      	ldr	r2, [pc, #44]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 80038ca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80038ce:	6413      	str	r3, [r2, #64]	; 0x40
 80038d0:	4b09      	ldr	r3, [pc, #36]	; (80038f8 <_platform_rccCANClockEnable+0xb4>)
 80038d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038d8:	60bb      	str	r3, [r7, #8]
 80038da:	68bb      	ldr	r3, [r7, #8]
            break;
 80038dc:	bf00      	nop
}
 80038de:	bf00      	nop
 80038e0:	371c      	adds	r7, #28
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40006c00 	.word	0x40006c00
 80038f0:	40006400 	.word	0x40006400
 80038f4:	40006800 	.word	0x40006800
 80038f8:	40023800 	.word	0x40023800

080038fc <EXTI0_IRQHandler>:
 */
#define EXTI_IRQHandler(name, pins) \
    void EXTI##name##_IRQHandler(void) { \
        HAL_GPIO_EXTI_IRQHandler(pins); \
    }
EXTI_IRQHandler(0, GPIO_PIN_0)
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
 8003900:	2001      	movs	r0, #1
 8003902:	f004 ff75 	bl	80087f0 <HAL_GPIO_EXTI_IRQHandler>
 8003906:	bf00      	nop
 8003908:	bd80      	pop	{r7, pc}

0800390a <EXTI1_IRQHandler>:
EXTI_IRQHandler(1, GPIO_PIN_1)
 800390a:	b580      	push	{r7, lr}
 800390c:	af00      	add	r7, sp, #0
 800390e:	2002      	movs	r0, #2
 8003910:	f004 ff6e 	bl	80087f0 <HAL_GPIO_EXTI_IRQHandler>
 8003914:	bf00      	nop
 8003916:	bd80      	pop	{r7, pc}

08003918 <EXTI2_IRQHandler>:
EXTI_IRQHandler(2, GPIO_PIN_2)
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
 800391c:	2004      	movs	r0, #4
 800391e:	f004 ff67 	bl	80087f0 <HAL_GPIO_EXTI_IRQHandler>
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}

08003926 <EXTI3_IRQHandler>:
EXTI_IRQHandler(3, GPIO_PIN_3)
 8003926:	b580      	push	{r7, lr}
 8003928:	af00      	add	r7, sp, #0
 800392a:	2008      	movs	r0, #8
 800392c:	f004 ff60 	bl	80087f0 <HAL_GPIO_EXTI_IRQHandler>
 8003930:	bf00      	nop
 8003932:	bd80      	pop	{r7, pc}

08003934 <EXTI4_IRQHandler>:
EXTI_IRQHandler(4, GPIO_PIN_4)
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
 8003938:	2010      	movs	r0, #16
 800393a:	f004 ff59 	bl	80087f0 <HAL_GPIO_EXTI_IRQHandler>
 800393e:	bf00      	nop
 8003940:	bd80      	pop	{r7, pc}

08003942 <EXTI9_5_IRQHandler>:
EXTI_IRQHandler(
 8003942:	b580      	push	{r7, lr}
 8003944:	af00      	add	r7, sp, #0
 8003946:	f44f 7078 	mov.w	r0, #992	; 0x3e0
 800394a:	f004 ff51 	bl	80087f0 <HAL_GPIO_EXTI_IRQHandler>
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}

08003952 <EXTI15_10_IRQHandler>:
    9_5,
    GPIO_PIN_9 | GPIO_PIN_8 | GPIO_PIN_7 | GPIO_PIN_6 | GPIO_PIN_5
)
EXTI_IRQHandler(
 8003952:	b580      	push	{r7, lr}
 8003954:	af00      	add	r7, sp, #0
 8003956:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 800395a:	f004 ff49 	bl	80087f0 <HAL_GPIO_EXTI_IRQHandler>
 800395e:	bf00      	nop
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <cmr_gpioPinInit>:
 * @brief Configures the specified GPIO pin(s).
 *
 * @param pinConfigs The pin configuration(s).
 * @param pinConfigsLen The number of pin configurations.
 */
void cmr_gpioPinInit(const cmr_gpioPinConfig_t *pinConfigs, const size_t pinConfigsLen) {
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
    cmr_gpioPinConfigs = pinConfigs;
 800396e:	4a16      	ldr	r2, [pc, #88]	; (80039c8 <cmr_gpioPinInit+0x64>)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6013      	str	r3, [r2, #0]
    cmr_gpioPinConfigsLen = pinConfigsLen;
 8003974:	4a15      	ldr	r2, [pc, #84]	; (80039cc <cmr_gpioPinInit+0x68>)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	6013      	str	r3, [r2, #0]

    for (size_t i = 0; i < cmr_gpioPinConfigsLen; i++) {
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
 800397e:	e018      	b.n	80039b2 <cmr_gpioPinInit+0x4e>
        const cmr_gpioPinConfig_t *pinConfig = &cmr_gpioPinConfigs[i];
 8003980:	4b11      	ldr	r3, [pc, #68]	; (80039c8 <cmr_gpioPinInit+0x64>)
 8003982:	6819      	ldr	r1, [r3, #0]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	4613      	mov	r3, r2
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	4413      	add	r3, r2
 800398c:	00db      	lsls	r3, r3, #3
 800398e:	440b      	add	r3, r1
 8003990:	60bb      	str	r3, [r7, #8]
        cmr_rccGPIOClockEnable(pinConfig->port);
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f000 fbcb 	bl	8004132 <cmr_rccGPIOClockEnable>

        // The HAL GPIO driver doesn't actually declare the initialization
        // struct as `const`, but it doesn't modify it either.
        HAL_GPIO_Init(
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	681a      	ldr	r2, [r3, #0]
            pinConfig->port,
            (GPIO_InitTypeDef *) &pinConfig->init
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	3304      	adds	r3, #4
        HAL_GPIO_Init(
 80039a4:	4619      	mov	r1, r3
 80039a6:	4610      	mov	r0, r2
 80039a8:	f004 fd42 	bl	8008430 <HAL_GPIO_Init>
    for (size_t i = 0; i < cmr_gpioPinConfigsLen; i++) {
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	3301      	adds	r3, #1
 80039b0:	60fb      	str	r3, [r7, #12]
 80039b2:	4b06      	ldr	r3, [pc, #24]	; (80039cc <cmr_gpioPinInit+0x68>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d3e1      	bcc.n	8003980 <cmr_gpioPinInit+0x1c>
        );
    }
}
 80039bc:	bf00      	nop
 80039be:	bf00      	nop
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20029f78 	.word	0x20029f78
 80039cc:	20029f7c 	.word	0x20029f7c

080039d0 <cmr_gpioWrite>:
 * @brief Writes a value to an output GPIO pin.
 *
 * @param pin The pin to write to.
 * @param value The value to write (zero for off; non-zero for on).
 */
void cmr_gpioWrite(size_t pin, int value) {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
    configASSERT(pin < cmr_gpioPinConfigsLen);
 80039da:	4b18      	ldr	r3, [pc, #96]	; (8003a3c <cmr_gpioWrite+0x6c>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d303      	bcc.n	80039ec <cmr_gpioWrite+0x1c>
 80039e4:	214f      	movs	r1, #79	; 0x4f
 80039e6:	4816      	ldr	r0, [pc, #88]	; (8003a40 <cmr_gpioWrite+0x70>)
 80039e8:	f000 fb97 	bl	800411a <cmr_panic>

    const cmr_gpioPinConfig_t *pinConfig = &cmr_gpioPinConfigs[pin];
 80039ec:	4b15      	ldr	r3, [pc, #84]	; (8003a44 <cmr_gpioWrite+0x74>)
 80039ee:	6819      	ldr	r1, [r3, #0]
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	4413      	add	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	440b      	add	r3, r1
 80039fc:	60fb      	str	r3, [r7, #12]
    configASSERT(
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d007      	beq.n	8003a16 <cmr_gpioWrite+0x46>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	2b11      	cmp	r3, #17
 8003a0c:	d003      	beq.n	8003a16 <cmr_gpioWrite+0x46>
 8003a0e:	2152      	movs	r1, #82	; 0x52
 8003a10:	480d      	ldr	r0, [pc, #52]	; (8003a48 <cmr_gpioWrite+0x78>)
 8003a12:	f000 fb82 	bl	800411a <cmr_panic>
        (pinConfig->init.Mode == GPIO_MODE_OUTPUT_PP) ||
        (pinConfig->init.Mode == GPIO_MODE_OUTPUT_OD)
    );

    HAL_GPIO_WritePin(
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6818      	ldr	r0, [r3, #0]
        pinConfig->port, pinConfig->init.Pin,
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	685b      	ldr	r3, [r3, #4]
    HAL_GPIO_WritePin(
 8003a1e:	b299      	uxth	r1, r3
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	bf14      	ite	ne
 8003a26:	2301      	movne	r3, #1
 8003a28:	2300      	moveq	r3, #0
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	f004 feab 	bl	8008788 <HAL_GPIO_WritePin>
        value ? GPIO_PIN_SET : GPIO_PIN_RESET
    );
}
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20029f7c 	.word	0x20029f7c
 8003a40:	0800bdbc 	.word	0x0800bdbc
 8003a44:	20029f78 	.word	0x20029f78
 8003a48:	0800be10 	.word	0x0800be10

08003a4c <cmr_gpioToggle>:
/**
 * @brief Toggles an output GPIO pin's value.
 *
 * @param pin The pin to toggle.
 */
void cmr_gpioToggle(size_t pin) {
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
    configASSERT(pin < cmr_gpioPinConfigsLen);
 8003a54:	4b15      	ldr	r3, [pc, #84]	; (8003aac <cmr_gpioToggle+0x60>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d303      	bcc.n	8003a66 <cmr_gpioToggle+0x1a>
 8003a5e:	2163      	movs	r1, #99	; 0x63
 8003a60:	4813      	ldr	r0, [pc, #76]	; (8003ab0 <cmr_gpioToggle+0x64>)
 8003a62:	f000 fb5a 	bl	800411a <cmr_panic>

    const cmr_gpioPinConfig_t *pinConfig = &cmr_gpioPinConfigs[pin];
 8003a66:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <cmr_gpioToggle+0x68>)
 8003a68:	6819      	ldr	r1, [r3, #0]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	4413      	add	r3, r2
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	440b      	add	r3, r1
 8003a76:	60fb      	str	r3, [r7, #12]
    configASSERT(
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d007      	beq.n	8003a90 <cmr_gpioToggle+0x44>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	2b11      	cmp	r3, #17
 8003a86:	d003      	beq.n	8003a90 <cmr_gpioToggle+0x44>
 8003a88:	2166      	movs	r1, #102	; 0x66
 8003a8a:	480b      	ldr	r0, [pc, #44]	; (8003ab8 <cmr_gpioToggle+0x6c>)
 8003a8c:	f000 fb45 	bl	800411a <cmr_panic>
        (pinConfig->init.Mode == GPIO_MODE_OUTPUT_PP) ||
        (pinConfig->init.Mode == GPIO_MODE_OUTPUT_OD)
    );

    HAL_GPIO_TogglePin(pinConfig->port, pinConfig->init.Pin);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4610      	mov	r0, r2
 8003a9e:	f004 fe8c 	bl	80087ba <HAL_GPIO_TogglePin>
}
 8003aa2:	bf00      	nop
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20029f7c 	.word	0x20029f7c
 8003ab0:	0800bdbc 	.word	0x0800bdbc
 8003ab4:	20029f78 	.word	0x20029f78
 8003ab8:	0800be10 	.word	0x0800be10

08003abc <cmr_gpioRead>:
/**
 * @brief Reads a value from a GPIO pin.
 *
 * @return 0 if the pin was off; otherwise 1.
 */
int cmr_gpioRead(size_t pin) {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
    configASSERT(pin < cmr_gpioPinConfigsLen);
 8003ac4:	4b13      	ldr	r3, [pc, #76]	; (8003b14 <cmr_gpioRead+0x58>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d303      	bcc.n	8003ad6 <cmr_gpioRead+0x1a>
 8003ace:	2174      	movs	r1, #116	; 0x74
 8003ad0:	4811      	ldr	r0, [pc, #68]	; (8003b18 <cmr_gpioRead+0x5c>)
 8003ad2:	f000 fb22 	bl	800411a <cmr_panic>

    const cmr_gpioPinConfig_t *pinConfig = &cmr_gpioPinConfigs[pin];
 8003ad6:	4b11      	ldr	r3, [pc, #68]	; (8003b1c <cmr_gpioRead+0x60>)
 8003ad8:	6819      	ldr	r1, [r3, #0]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	4413      	add	r3, r2
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	440b      	add	r3, r1
 8003ae6:	60fb      	str	r3, [r7, #12]
    GPIO_PinState state = HAL_GPIO_ReadPin(
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681a      	ldr	r2, [r3, #0]
        pinConfig->port, pinConfig->init.Pin
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	685b      	ldr	r3, [r3, #4]
    GPIO_PinState state = HAL_GPIO_ReadPin(
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	4619      	mov	r1, r3
 8003af4:	4610      	mov	r0, r2
 8003af6:	f004 fe2f 	bl	8008758 <HAL_GPIO_ReadPin>
 8003afa:	4603      	mov	r3, r0
 8003afc:	72fb      	strb	r3, [r7, #11]
    );
    if (state == GPIO_PIN_RESET) {
 8003afe:	7afb      	ldrb	r3, [r7, #11]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <cmr_gpioRead+0x4c>
        return 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	e000      	b.n	8003b0a <cmr_gpioRead+0x4e>
    }

    return 1;
 8003b08:	2301      	movs	r3, #1
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20029f7c 	.word	0x20029f7c
 8003b18:	0800bdbc 	.word	0x0800bdbc
 8003b1c:	20029f78 	.word	0x20029f78

08003b20 <I2C1_EV_IRQHandler>:
static cmr_i2cDevice_t cmr_i2cDevices[2];

/**
 * @brief I2C interrupt handler.
 */
void I2C1_EV_IRQHandler(void) {
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
    HAL_I2C_EV_IRQHandler(cmr_i2cDevices[0].handle);
 8003b24:	4b03      	ldr	r3, [pc, #12]	; (8003b34 <I2C1_EV_IRQHandler+0x14>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f005 f9ef 	bl	8008f0c <HAL_I2C_EV_IRQHandler>
}
 8003b2e:	bf00      	nop
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20029f80 	.word	0x20029f80

08003b38 <I2C2_EV_IRQHandler>:

/**
 * @brief I2C interrupt handler.
 */
void I2C2_EV_IRQHandler(void) {
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
    HAL_I2C_EV_IRQHandler(cmr_i2cDevices[1].handle);
 8003b3c:	4b03      	ldr	r3, [pc, #12]	; (8003b4c <I2C2_EV_IRQHandler+0x14>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f005 f9e3 	bl	8008f0c <HAL_I2C_EV_IRQHandler>
}
 8003b46:	bf00      	nop
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	20029f80 	.word	0x20029f80

08003b50 <I2C1_ER_IRQHandler>:
/**
 * @brief I2C interrupt handler.
 */
void I2C1_ER_IRQHandler(void) {
 8003b50:	b580      	push	{r7, lr}
 8003b52:	af00      	add	r7, sp, #0
    HAL_I2C_ER_IRQHandler(cmr_i2cDevices[0].handle);
 8003b54:	4b03      	ldr	r3, [pc, #12]	; (8003b64 <I2C1_ER_IRQHandler+0x14>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f005 fb3d 	bl	80091d8 <HAL_I2C_ER_IRQHandler>
}
 8003b5e:	bf00      	nop
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	20029f80 	.word	0x20029f80

08003b68 <I2C2_ER_IRQHandler>:

/**
 * @brief I2C interrupt handler.
 */
void I2C2_ER_IRQHandler(void) {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
    HAL_I2C_ER_IRQHandler(cmr_i2cDevices[1].handle);
 8003b6c:	4b03      	ldr	r3, [pc, #12]	; (8003b7c <I2C2_ER_IRQHandler+0x14>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f005 fb31 	bl	80091d8 <HAL_I2C_ER_IRQHandler>
}
 8003b76:	bf00      	nop
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20029f80 	.word	0x20029f80

08003b80 <HAL_I2C_ErrorCallback>:
// {
//   HAL_DMA_IRQHandler(cmr_i2cDevices[1].handle->hdmarx);
//   HAL_DMA_IRQHandler(cmr_i2cDevices[1].handle->hdmatx);
// }

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *handle) {
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
} 
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <cmr_i2cDoneCallback>:
 *
 * @warning The handle must have been configured through this library!
 *
 * @param handle The HAL I2C handle.
 */
static void cmr_i2cDoneCallback(I2C_HandleTypeDef *handle, int tx) {
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
    char *addr = (void *) handle;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	617b      	str	r3, [r7, #20]
    cmr_i2c_t *i2c = (void *) (addr - offsetof(cmr_i2c_t, handle));
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	613b      	str	r3, [r7, #16]

    // Indicate completion.
    BaseType_t higherWoken;
    SemaphoreHandle_t sem = tx ? i2c->txDone : i2c->rxDone;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <cmr_i2cDoneCallback+0x20>
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003bb2:	e002      	b.n	8003bba <cmr_i2cDoneCallback+0x26>
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8003bba:	60fb      	str	r3, [r7, #12]
    if (xSemaphoreGiveFromISR(sem, &higherWoken) != pdTRUE) {
 8003bbc:	f107 0308 	add.w	r3, r7, #8
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f001 f9f2 	bl	8004fac <xQueueGiveFromISR>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d002      	beq.n	8003bd4 <cmr_i2cDoneCallback+0x40>
        cmr_panic("I2C done semaphore released more than once!");
 8003bce:	4809      	ldr	r0, [pc, #36]	; (8003bf4 <cmr_i2cDoneCallback+0x60>)
 8003bd0:	f000 faa3 	bl	800411a <cmr_panic>
    }
    portYIELD_FROM_ISR(higherWoken);
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d007      	beq.n	8003bea <cmr_i2cDoneCallback+0x56>
 8003bda:	4b07      	ldr	r3, [pc, #28]	; (8003bf8 <cmr_i2cDoneCallback+0x64>)
 8003bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	f3bf 8f4f 	dsb	sy
 8003be6:	f3bf 8f6f 	isb	sy
}
 8003bea:	bf00      	nop
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	0800befc 	.word	0x0800befc
 8003bf8:	e000ed04 	.word	0xe000ed04

08003bfc <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *handle) {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
    cmr_i2cDoneCallback(handle, 1);
 8003c04:	2101      	movs	r1, #1
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff ffc4 	bl	8003b94 <cmr_i2cDoneCallback>
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *handle) {
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
    cmr_i2cDoneCallback(handle, 0);
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff ffb8 	bl	8003b94 <cmr_i2cDoneCallback>
}
 8003c24:	bf00      	nop
 8003c26:	3708      	adds	r7, #8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <cmr_i2cDmaInit>:
    DMA_Stream_TypeDef *txDmaStream, uint32_t txDmaChannel,
    DMA_Stream_TypeDef *rxDmaStream, uint32_t rxDmaChannel,
    uint32_t clockSpeed, uint32_t ownAddr,
    GPIO_TypeDef *i2cClkPort, uint32_t i2cClkPin,
    GPIO_TypeDef *i2cDataPort, uint32_t i2cDataPin
) {
 8003c2c:	b590      	push	{r4, r7, lr}
 8003c2e:	b0f7      	sub	sp, #476	; 0x1dc
 8003c30:	af02      	add	r7, sp, #8
 8003c32:	f507 74e8 	add.w	r4, r7, #464	; 0x1d0
 8003c36:	f5a4 74e2 	sub.w	r4, r4, #452	; 0x1c4
 8003c3a:	6020      	str	r0, [r4, #0]
 8003c3c:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8003c40:	f5a0 70e4 	sub.w	r0, r0, #456	; 0x1c8
 8003c44:	6001      	str	r1, [r0, #0]
 8003c46:	f507 71e8 	add.w	r1, r7, #464	; 0x1d0
 8003c4a:	f5a1 71e6 	sub.w	r1, r1, #460	; 0x1cc
 8003c4e:	600a      	str	r2, [r1, #0]
 8003c50:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8003c54:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003c58:	6013      	str	r3, [r2, #0]
    *i2c = (cmr_i2c_t) {
 8003c5a:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003c5e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	f007 feaf 	bl	800b9d0 <memset>
 8003c72:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003c76:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8003c80:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003c8c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f8d7 21e8 	ldr.w	r2, [r7, #488]	; 0x1e8
 8003c96:	605a      	str	r2, [r3, #4]
 8003c98:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003c9c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8003ca6:	60da      	str	r2, [r3, #12]
 8003ca8:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003cac:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003cb6:	611a      	str	r2, [r3, #16]
 8003cb8:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003cbc:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8003cc6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003cca:	6812      	ldr	r2, [r2, #0]
 8003ccc:	655a      	str	r2, [r3, #84]	; 0x54
 8003cce:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003cd2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8003cdc:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003ce0:	6812      	ldr	r2, [r2, #0]
 8003ce2:	659a      	str	r2, [r3, #88]	; 0x58
 8003ce4:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003ce8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2240      	movs	r2, #64	; 0x40
 8003cf0:	65da      	str	r2, [r3, #92]	; 0x5c
 8003cf2:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003cf6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d00:	665a      	str	r2, [r3, #100]	; 0x64
 8003d02:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d06:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2203      	movs	r2, #3
 8003d0e:	67da      	str	r2, [r3, #124]	; 0x7c
 8003d10:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d14:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8003d1e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 8003d22:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d26:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f8d7 21e4 	ldr.w	r2, [r7, #484]	; 0x1e4
 8003d30:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8003d34:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d38:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d42:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8003d46:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d4a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2203      	movs	r2, #3
 8003d52:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
            }
        }

    };

    i2c->txDone = xSemaphoreCreateBinaryStatic(&(i2c->txDoneBuf));
 8003d56:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d5a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003d64:	2203      	movs	r2, #3
 8003d66:	9200      	str	r2, [sp, #0]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	2001      	movs	r0, #1
 8003d6e:	f001 f877 	bl	8004e60 <xQueueGenericCreateStatic>
 8003d72:	4602      	mov	r2, r0
 8003d74:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d78:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    i2c->rxDone = xSemaphoreCreateBinaryStatic(&(i2c->rxDoneBuf));
 8003d82:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003d86:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8003d90:	2203      	movs	r2, #3
 8003d92:	9200      	str	r2, [sp, #0]
 8003d94:	2200      	movs	r2, #0
 8003d96:	2100      	movs	r1, #0
 8003d98:	2001      	movs	r0, #1
 8003d9a:	f001 f861 	bl	8004e60 <xQueueGenericCreateStatic>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003da4:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
    configASSERT(i2c->txDone != NULL);
 8003dae:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003db2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d104      	bne.n	8003dca <cmr_i2cDmaInit+0x19e>
 8003dc0:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8003dc4:	4876      	ldr	r0, [pc, #472]	; (8003fa0 <cmr_i2cDmaInit+0x374>)
 8003dc6:	f000 f9a8 	bl	800411a <cmr_panic>
    configASSERT(i2c->rxDone != NULL);
 8003dca:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003dce:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d104      	bne.n	8003de6 <cmr_i2cDmaInit+0x1ba>
 8003ddc:	f240 111d 	movw	r1, #285	; 0x11d
 8003de0:	4870      	ldr	r0, [pc, #448]	; (8003fa4 <cmr_i2cDmaInit+0x378>)
 8003de2:	f000 f99a 	bl	800411a <cmr_panic>

    cmr_rccI2CClockEnable(instance);
 8003de6:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003dea:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003dee:	6818      	ldr	r0, [r3, #0]
 8003df0:	f000 f9c0 	bl	8004174 <cmr_rccI2CClockEnable>
    cmr_rccGPIOClockEnable(i2cClkPort);
 8003df4:	f8d7 01f0 	ldr.w	r0, [r7, #496]	; 0x1f0
 8003df8:	f000 f99b 	bl	8004132 <cmr_rccGPIOClockEnable>
    cmr_rccGPIOClockEnable(i2cDataPort);
 8003dfc:	f8d7 01f8 	ldr.w	r0, [r7, #504]	; 0x1f8
 8003e00:	f000 f997 	bl	8004132 <cmr_rccGPIOClockEnable>

    if (HAL_I2C_Init(&(i2c->handle)) != HAL_OK) {
 8003e04:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e08:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f004 fd12 	bl	8008838 <HAL_I2C_Init>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <cmr_i2cDmaInit+0x1f4>
        cmr_panic("HAL_I2C_Init() failed!");
 8003e1a:	4863      	ldr	r0, [pc, #396]	; (8003fa8 <cmr_i2cDmaInit+0x37c>)
 8003e1c:	f000 f97d 	bl	800411a <cmr_panic>
    }

    // TODO: Init GPIO with CMR drivers instead of HAL
    GPIO_InitTypeDef pinConfig = {
 8003e20:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e24:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e28:	f8d7 21f4 	ldr.w	r2, [r7, #500]	; 0x1f4
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e32:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e36:	2212      	movs	r2, #18
 8003e38:	605a      	str	r2, [r3, #4]
 8003e3a:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e3e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e42:	2201      	movs	r2, #1
 8003e44:	609a      	str	r2, [r3, #8]
 8003e46:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e4a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e4e:	2203      	movs	r2, #3
 8003e50:	60da      	str	r2, [r3, #12]
 8003e52:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e56:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	611a      	str	r2, [r3, #16]
        .Pull = GPIO_PULLUP,
        .Speed = GPIO_SPEED_FREQ_VERY_HIGH,
        .Alternate = GPIO_AF4_I2C1
    };

    HAL_GPIO_Init(i2cClkPort, &pinConfig);
 8003e5e:	f107 0310 	add.w	r3, r7, #16
 8003e62:	4619      	mov	r1, r3
 8003e64:	f8d7 01f0 	ldr.w	r0, [r7, #496]	; 0x1f0
 8003e68:	f004 fae2 	bl	8008430 <HAL_GPIO_Init>
    pinConfig.Pin = i2cDataPin;
 8003e6c:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e70:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e74:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8003e78:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(i2cDataPort, &pinConfig);
 8003e7a:	f107 0310 	add.w	r3, r7, #16
 8003e7e:	4619      	mov	r1, r3
 8003e80:	f8d7 01f8 	ldr.w	r0, [r7, #504]	; 0x1f8
 8003e84:	f004 fad4 	bl	8008430 <HAL_GPIO_Init>

    cmr_dmaInit(&(i2c->dmatx_handle));
 8003e88:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e8c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	3354      	adds	r3, #84	; 0x54
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7fe ff4b 	bl	8002d30 <cmr_dmaInit>
    __HAL_LINKDMA(&i2c->handle,hdmatx,i2c->dmatx_handle);
 8003e9a:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003e9e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8003ea8:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003eac:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	635a      	str	r2, [r3, #52]	; 0x34
 8003eb4:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003eb8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003ec2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    cmr_dmaInit(&(i2c->dmarx_handle));
 8003ecc:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003ed0:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	33b4      	adds	r3, #180	; 0xb4
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7fe ff29 	bl	8002d30 <cmr_dmaInit>
    __HAL_LINKDMA(&i2c->handle,hdmarx,i2c->dmarx_handle);
 8003ede:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003ee2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f103 02b4 	add.w	r2, r3, #180	; 0xb4
 8003eec:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003ef0:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	639a      	str	r2, [r3, #56]	; 0x38
 8003ef8:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003efc:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003f06:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

    if (instance == I2C1) {
 8003f10:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003f14:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a24      	ldr	r2, [pc, #144]	; (8003fac <cmr_i2cDmaInit+0x380>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d117      	bne.n	8003f50 <cmr_i2cDmaInit+0x324>
        cmr_i2cDevices[0].handle = &(i2c->handle);
 8003f20:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003f24:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a21      	ldr	r2, [pc, #132]	; (8003fb0 <cmr_i2cDmaInit+0x384>)
 8003f2c:	6013      	str	r3, [r2, #0]
        // HAL_NVIC_SetPriority(I2C1_DMA_IRQn, 7, 0);
        // HAL_NVIC_EnableIRQ(I2C1_DMA_IRQn);
        HAL_NVIC_SetPriority(I2C1_EV_IRQn, 7, 0);
 8003f2e:	2200      	movs	r2, #0
 8003f30:	2107      	movs	r1, #7
 8003f32:	201f      	movs	r0, #31
 8003f34:	f003 fe91 	bl	8007c5a <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003f38:	201f      	movs	r0, #31
 8003f3a:	f003 feaa 	bl	8007c92 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(I2C1_ER_IRQn, 7, 0);
 8003f3e:	2200      	movs	r2, #0
 8003f40:	2107      	movs	r1, #7
 8003f42:	2020      	movs	r0, #32
 8003f44:	f003 fe89 	bl	8007c5a <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003f48:	2020      	movs	r0, #32
 8003f4a:	f003 fea2 	bl	8007c92 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(I2C2_ER_IRQn, 7, 0);
        HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
    } else {
        cmr_panic("Unexpected I2C instance!");
    }
}
 8003f4e:	e022      	b.n	8003f96 <cmr_i2cDmaInit+0x36a>
    } else if (instance == I2C2) {
 8003f50:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003f54:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a16      	ldr	r2, [pc, #88]	; (8003fb4 <cmr_i2cDmaInit+0x388>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d117      	bne.n	8003f90 <cmr_i2cDmaInit+0x364>
    	cmr_i2cDevices[1].handle = &(i2c->handle);
 8003f60:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8003f64:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <cmr_i2cDmaInit+0x384>)
 8003f6c:	6053      	str	r3, [r2, #4]
        HAL_NVIC_SetPriority(I2C2_EV_IRQn, 7, 0);
 8003f6e:	2200      	movs	r2, #0
 8003f70:	2107      	movs	r1, #7
 8003f72:	2021      	movs	r0, #33	; 0x21
 8003f74:	f003 fe71 	bl	8007c5a <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003f78:	2021      	movs	r0, #33	; 0x21
 8003f7a:	f003 fe8a 	bl	8007c92 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(I2C2_ER_IRQn, 7, 0);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2107      	movs	r1, #7
 8003f82:	2022      	movs	r0, #34	; 0x22
 8003f84:	f003 fe69 	bl	8007c5a <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003f88:	2022      	movs	r0, #34	; 0x22
 8003f8a:	f003 fe82 	bl	8007c92 <HAL_NVIC_EnableIRQ>
}
 8003f8e:	e002      	b.n	8003f96 <cmr_i2cDmaInit+0x36a>
        cmr_panic("Unexpected I2C instance!");
 8003f90:	4809      	ldr	r0, [pc, #36]	; (8003fb8 <cmr_i2cDmaInit+0x38c>)
 8003f92:	f000 f8c2 	bl	800411a <cmr_panic>
}
 8003f96:	f507 77ea 	add.w	r7, r7, #468	; 0x1d4
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd90      	pop	{r4, r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	0800bf40 	.word	0x0800bf40
 8003fa4:	0800bf8c 	.word	0x0800bf8c
 8003fa8:	0800bf28 	.word	0x0800bf28
 8003fac:	40005400 	.word	0x40005400
 8003fb0:	20029f80 	.word	0x20029f80
 8003fb4:	40005800 	.word	0x40005800
 8003fb8:	0800bfd8 	.word	0x0800bfd8

08003fbc <cmr_i2cDmaTX>:
  * @param timeout_ms Amount of time to wait in milliseconds.
  *
  * @retval 0 upon success, or otherwise a negative error code
  */
int cmr_i2cDmaTX(cmr_i2c_t *i2c, uint16_t devAddr, uint8_t *data,
              size_t dataLength, uint32_t timeout_ms) {
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	607a      	str	r2, [r7, #4]
 8003fc6:	603b      	str	r3, [r7, #0]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	817b      	strh	r3, [r7, #10]
    // IMPORTANT: If we don't check this and an existing transaction is
    // going on, very bad things happen
	configASSERT(HAL_I2C_GetState(&(i2c->handle)) == HAL_I2C_STATE_READY);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f005 f9f1 	bl	80093b6 <HAL_I2C_GetState>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b20      	cmp	r3, #32
 8003fd8:	d004      	beq.n	8003fe4 <cmr_i2cDmaTX+0x28>
 8003fda:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8003fde:	4819      	ldr	r0, [pc, #100]	; (8004044 <cmr_i2cDmaTX+0x88>)
 8003fe0:	f000 f89b 	bl	800411a <cmr_panic>
    // Shift the address by 1 per HAL library suggestion
    HAL_StatusTypeDef txStatus = HAL_I2C_Master_Transmit_DMA(
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	897b      	ldrh	r3, [r7, #10]
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	b299      	uxth	r1, r3
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	f004 fd5f 	bl	8008ab4 <HAL_I2C_Master_Transmit_DMA>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	75fb      	strb	r3, [r7, #23]
        &(i2c->handle), devAddr << 1, data, dataLength 
    );

    if (txStatus != HAL_OK) {
 8003ffa:	7dfb      	ldrb	r3, [r7, #23]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d002      	beq.n	8004006 <cmr_i2cDmaTX+0x4a>
        return -1;
 8004000:	f04f 33ff 	mov.w	r3, #4294967295
 8004004:	e01a      	b.n	800403c <cmr_i2cDmaTX+0x80>
    }

    if (xSemaphoreTake(i2c->txDone, timeout_ms) != pdTRUE) {
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 800400c:	2300      	movs	r3, #0
 800400e:	6a3a      	ldr	r2, [r7, #32]
 8004010:	2100      	movs	r1, #0
 8004012:	f001 f845 	bl	80050a0 <xQueueGenericReceive>
 8004016:	4603      	mov	r3, r0
 8004018:	2b01      	cmp	r3, #1
 800401a:	d002      	beq.n	8004022 <cmr_i2cDmaTX+0x66>
        return -2;
 800401c:	f06f 0301 	mvn.w	r3, #1
 8004020:	e00c      	b.n	800403c <cmr_i2cDmaTX+0x80>
    }
    configASSERT(HAL_I2C_GetState(&(i2c->handle)) == HAL_I2C_STATE_READY);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	4618      	mov	r0, r3
 8004026:	f005 f9c6 	bl	80093b6 <HAL_I2C_GetState>
 800402a:	4603      	mov	r3, r0
 800402c:	2b20      	cmp	r3, #32
 800402e:	d004      	beq.n	800403a <cmr_i2cDmaTX+0x7e>
 8004030:	f240 116f 	movw	r1, #367	; 0x16f
 8004034:	4803      	ldr	r0, [pc, #12]	; (8004044 <cmr_i2cDmaTX+0x88>)
 8004036:	f000 f870 	bl	800411a <cmr_panic>

    return 0;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	0800bff4 	.word	0x0800bff4

08004048 <cmr_i2cDmaRX>:
  * @param timeout_ms Amount of time to wait in milliseconds.
  *
  * @retval 0 upon success, or otherwise a negative error code
  */
int cmr_i2cDmaRX(cmr_i2c_t *i2c, uint16_t devAddr, uint8_t *data,
              size_t dataLength, uint32_t timeout_ms) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	607a      	str	r2, [r7, #4]
 8004052:	603b      	str	r3, [r7, #0]
 8004054:	460b      	mov	r3, r1
 8004056:	817b      	strh	r3, [r7, #10]
    // IMPORTANT: If we don't check this and an existing transaction is
    // going on, very bad things happen
	configASSERT(HAL_I2C_GetState(&(i2c->handle)) == HAL_I2C_STATE_READY);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	4618      	mov	r0, r3
 800405c:	f005 f9ab 	bl	80093b6 <HAL_I2C_GetState>
 8004060:	4603      	mov	r3, r0
 8004062:	2b20      	cmp	r3, #32
 8004064:	d004      	beq.n	8004070 <cmr_i2cDmaRX+0x28>
 8004066:	f240 1183 	movw	r1, #387	; 0x183
 800406a:	4819      	ldr	r0, [pc, #100]	; (80040d0 <cmr_i2cDmaRX+0x88>)
 800406c:	f000 f855 	bl	800411a <cmr_panic>
    // Shift the address by 1 per HAL library suggestion
    HAL_StatusTypeDef rxStatus = HAL_I2C_Master_Receive_DMA(
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	897b      	ldrh	r3, [r7, #10]
 8004074:	005b      	lsls	r3, r3, #1
 8004076:	b299      	uxth	r1, r3
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	b29b      	uxth	r3, r3
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	f004 fe2f 	bl	8008ce0 <HAL_I2C_Master_Receive_DMA>
 8004082:	4603      	mov	r3, r0
 8004084:	75fb      	strb	r3, [r7, #23]
        &(i2c->handle), devAddr << 1, data, dataLength 
    );


    if (rxStatus != HAL_OK) {
 8004086:	7dfb      	ldrb	r3, [r7, #23]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <cmr_i2cDmaRX+0x4a>
        return -1;
 800408c:	f04f 33ff 	mov.w	r3, #4294967295
 8004090:	e01a      	b.n	80040c8 <cmr_i2cDmaRX+0x80>
    }

    if (xSemaphoreTake(i2c->rxDone, timeout_ms) != pdTRUE) {
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f8d3 0160 	ldr.w	r0, [r3, #352]	; 0x160
 8004098:	2300      	movs	r3, #0
 800409a:	6a3a      	ldr	r2, [r7, #32]
 800409c:	2100      	movs	r1, #0
 800409e:	f000 ffff 	bl	80050a0 <xQueueGenericReceive>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d002      	beq.n	80040ae <cmr_i2cDmaRX+0x66>
        return -2;
 80040a8:	f06f 0301 	mvn.w	r3, #1
 80040ac:	e00c      	b.n	80040c8 <cmr_i2cDmaRX+0x80>
    }
    configASSERT(HAL_I2C_GetState(&(i2c->handle)) == HAL_I2C_STATE_READY);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	4618      	mov	r0, r3
 80040b2:	f005 f980 	bl	80093b6 <HAL_I2C_GetState>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b20      	cmp	r3, #32
 80040ba:	d004      	beq.n	80040c6 <cmr_i2cDmaRX+0x7e>
 80040bc:	f240 1191 	movw	r1, #401	; 0x191
 80040c0:	4803      	ldr	r0, [pc, #12]	; (80040d0 <cmr_i2cDmaRX+0x88>)
 80040c2:	f000 f82a 	bl	800411a <cmr_panic>

    return 0;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	0800bff4 	.word	0x0800bff4

080040d4 <SysTick_Handler>:
extern void xPortSysTickHandler(void);

/**
 * @brief System tick interrupt handler.
 */
void SysTick_Handler(void) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
    HAL_IncTick();  // Report tick to HAL.
 80040d8:	f002 fae6 	bl	80066a8 <HAL_IncTick>

    if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED) {
 80040dc:	f001 ff7e 	bl	8005fdc <xTaskGetSchedulerState>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d002      	beq.n	80040ec <SysTick_Handler+0x18>
        return;
    }

    xPortSysTickHandler();  // Invoke FreeRTOS tick handler.
 80040e6:	f002 fa07 	bl	80064f8 <xPortSysTickHandler>
 80040ea:	e000      	b.n	80040ee <SysTick_Handler+0x1a>
        return;
 80040ec:	bf00      	nop
}
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <NMI_Handler>:

/**
 * @brief Non-maskable interrupt handler.
 */
void NMI_Handler(void) {
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
    // Nothing to do.
}
 80040f4:	bf00      	nop
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <DebugMon_Handler>:

/**
 * @brief Debug monitor exception handler.
 */
void DebugMon_Handler(void) {
 80040fe:	b480      	push	{r7}
 8004100:	af00      	add	r7, sp, #0
    // Nothing to do.
}
 8004102:	bf00      	nop
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <cmr_panicSetup>:
 * @brief Default pre-panic setup implementation.
 *
 * Nothing happens by default; this should be overridden if custom behavior is
 * desired.
 */
void cmr_panicSetup(void) {
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
    // Nothing to do.
}
 8004110:	bf00      	nop
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <cmr_panic>:
 * @param fmt The formatting string.
 * @param ... Additional arguments for formatting.
 *
 * @return Does not return.
 */
void cmr_panic(const char *fmt, ...) {
 800411a:	b40f      	push	{r0, r1, r2, r3}
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
    (void) fmt;

    cmr_panicSetup();
 8004120:	f7ff fff4 	bl	800410c <cmr_panicSetup>

    while (1) {
        continue;
 8004124:	e7fe      	b.n	8004124 <cmr_panic+0xa>

08004126 <cmr_rccSystemClockEnable>:
 * @brief Configures the system and peripheral clocks using external oscillator
 *
 * @note Generated by STM32Cube. Sets System Clock to 96 MHz, with only APB1
 * Peripheral Clocks at 48 MHz (APB1 Timer Clocks are still 96 MHz).
 */
void cmr_rccSystemClockEnable(void)  {
 8004126:	b580      	push	{r7, lr}
 8004128:	af00      	add	r7, sp, #0
    _platform_rccSystemClockEnable();
 800412a:	f7ff f973 	bl	8003414 <_platform_rccSystemClockEnable>
}
 800412e:	bf00      	nop
 8004130:	bd80      	pop	{r7, pc}

08004132 <cmr_rccGPIOClockEnable>:
/**
 * @brief Enables the specified GPIO port's clock.
 *
 * @param port The GPIO port.
 */
void cmr_rccGPIOClockEnable(GPIO_TypeDef *port) {
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
    _platform_rccGPIOClockEnable(port);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff f9da 	bl	80034f4 <_platform_rccGPIOClockEnable>
}
 8004140:	bf00      	nop
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <cmr_rccADCClockEnable>:
/**
 * @brief Enables the specified ADC's clock.
 *
 * @param instance The HAL ADC instance.
 */
void cmr_rccADCClockEnable(ADC_TypeDef *instance) {
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
    _platform_rccADCClockEnable(instance);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7ff facf 	bl	80036f4 <_platform_rccADCClockEnable>
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <cmr_rccCANClockEnable>:
/**
 * @brief Enables the specified CAN interface's clock.
 *
 * @param instance The HAL CAN instance.
 */
void cmr_rccCANClockEnable(CAN_TypeDef *instance) {
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
    _platform_rccCANClockEnable(instance);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff fb6c 	bl	8003844 <_platform_rccCANClockEnable>
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <cmr_rccI2CClockEnable>:
/**
 * @brief Enables the specified I2C port's clock.
 *
 * @param instance The HAL I2C instance.
 */
void cmr_rccI2CClockEnable(I2C_TypeDef *instance) {
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
    switch ((uintptr_t) instance) {
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a20      	ldr	r2, [pc, #128]	; (8004200 <cmr_rccI2CClockEnable+0x8c>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d027      	beq.n	80041d4 <cmr_rccI2CClockEnable+0x60>
 8004184:	4a1e      	ldr	r2, [pc, #120]	; (8004200 <cmr_rccI2CClockEnable+0x8c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d833      	bhi.n	80041f2 <cmr_rccI2CClockEnable+0x7e>
 800418a:	4a1e      	ldr	r2, [pc, #120]	; (8004204 <cmr_rccI2CClockEnable+0x90>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d003      	beq.n	8004198 <cmr_rccI2CClockEnable+0x24>
 8004190:	4a1d      	ldr	r2, [pc, #116]	; (8004208 <cmr_rccI2CClockEnable+0x94>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d00f      	beq.n	80041b6 <cmr_rccI2CClockEnable+0x42>
            break;
        case I2C3_BASE:
            __HAL_RCC_I2C3_CLK_ENABLE();
            break;
    }
}
 8004196:	e02c      	b.n	80041f2 <cmr_rccI2CClockEnable+0x7e>
            __HAL_RCC_I2C1_CLK_ENABLE();
 8004198:	2300      	movs	r3, #0
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	4b1b      	ldr	r3, [pc, #108]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 800419e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a0:	4a1a      	ldr	r2, [pc, #104]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80041a6:	6413      	str	r3, [r2, #64]	; 0x40
 80041a8:	4b18      	ldr	r3, [pc, #96]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041b0:	617b      	str	r3, [r7, #20]
 80041b2:	697b      	ldr	r3, [r7, #20]
            break;
 80041b4:	e01d      	b.n	80041f2 <cmr_rccI2CClockEnable+0x7e>
            __HAL_RCC_I2C2_CLK_ENABLE();
 80041b6:	2300      	movs	r3, #0
 80041b8:	613b      	str	r3, [r7, #16]
 80041ba:	4b14      	ldr	r3, [pc, #80]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	4a13      	ldr	r2, [pc, #76]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80041c4:	6413      	str	r3, [r2, #64]	; 0x40
 80041c6:	4b11      	ldr	r3, [pc, #68]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ce:	613b      	str	r3, [r7, #16]
 80041d0:	693b      	ldr	r3, [r7, #16]
            break;
 80041d2:	e00e      	b.n	80041f2 <cmr_rccI2CClockEnable+0x7e>
            __HAL_RCC_I2C3_CLK_ENABLE();
 80041d4:	2300      	movs	r3, #0
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	4b0c      	ldr	r3, [pc, #48]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041dc:	4a0b      	ldr	r2, [pc, #44]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041e2:	6413      	str	r3, [r2, #64]	; 0x40
 80041e4:	4b09      	ldr	r3, [pc, #36]	; (800420c <cmr_rccI2CClockEnable+0x98>)
 80041e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	68fb      	ldr	r3, [r7, #12]
            break;
 80041f0:	bf00      	nop
}
 80041f2:	bf00      	nop
 80041f4:	371c      	adds	r7, #28
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	40005c00 	.word	0x40005c00
 8004204:	40005400 	.word	0x40005400
 8004208:	40005800 	.word	0x40005800
 800420c:	40023800 	.word	0x40023800

08004210 <cmr_sensorInit>:
 *
 * @note The sensor's public fields should already be filled in!
 *
 * @param sensor The sensor to initialize.
 */
static void cmr_sensorInit(cmr_sensor_t *sensor) {
 8004210:	b580      	push	{r7, lr}
 8004212:	b08a      	sub	sp, #40	; 0x28
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
    configASSERT(sensor->readingMax >= sensor->readingMin);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68da      	ldr	r2, [r3, #12]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	429a      	cmp	r2, r3
 8004222:	d203      	bcs.n	800422c <cmr_sensorInit+0x1c>
 8004224:	2114      	movs	r1, #20
 8004226:	482a      	ldr	r0, [pc, #168]	; (80042d0 <cmr_sensorInit+0xc0>)
 8004228:	f7ff ff77 	bl	800411a <cmr_panic>

    // Calculate tolerance.
    const uint32_t readingRange = sensor->readingMax - sensor->readingMin;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	61bb      	str	r3, [r7, #24]
    uint32_t readingTolerance;
    // Prevent overflow.
    if (UINT32_MAX / sensor->outOfRange_pcnt < readingRange) {
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	2100      	movs	r1, #0
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	fba3 2302 	umull	r2, r3, r3, r2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d000      	beq.n	800424a <cmr_sensorInit+0x3a>
 8004248:	2101      	movs	r1, #1
 800424a:	460b      	mov	r3, r1
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00a      	beq.n	8004266 <cmr_sensorInit+0x56>
        readingTolerance = (readingRange / 100) * sensor->outOfRange_pcnt;
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	4a20      	ldr	r2, [pc, #128]	; (80042d4 <cmr_sensorInit+0xc4>)
 8004254:	fba2 2303 	umull	r2, r3, r2, r3
 8004258:	095b      	lsrs	r3, r3, #5
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6912      	ldr	r2, [r2, #16]
 800425e:	fb02 f303 	mul.w	r3, r2, r3
 8004262:	627b      	str	r3, [r7, #36]	; 0x24
 8004264:	e009      	b.n	800427a <cmr_sensorInit+0x6a>
    } else {
        readingTolerance = (readingRange * sensor->outOfRange_pcnt) / 100;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	fb02 f303 	mul.w	r3, r2, r3
 8004270:	4a18      	ldr	r2, [pc, #96]	; (80042d4 <cmr_sensorInit+0xc4>)
 8004272:	fba2 2303 	umull	r2, r3, r2, r3
 8004276:	095b      	lsrs	r3, r3, #5
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
    }

    // Calculate thresholds from tolerance.
    uint32_t readingUpper = sensor->readingMax + readingTolerance;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004280:	4413      	add	r3, r2
 8004282:	623b      	str	r3, [r7, #32]
    if (readingUpper < sensor->readingMax) {
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	6a3a      	ldr	r2, [r7, #32]
 800428a:	429a      	cmp	r2, r3
 800428c:	d202      	bcs.n	8004294 <cmr_sensorInit+0x84>
        readingUpper = UINT32_MAX;  // Overflow!
 800428e:	f04f 33ff 	mov.w	r3, #4294967295
 8004292:	623b      	str	r3, [r7, #32]
    }

    uint32_t readingLower = sensor->readingMin - readingTolerance;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	61fb      	str	r3, [r7, #28]
    if (readingLower > sensor->readingMin) {
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	69fa      	ldr	r2, [r7, #28]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d901      	bls.n	80042ac <cmr_sensorInit+0x9c>
        readingLower = 0;  // Underflow!
 80042a8:	2300      	movs	r3, #0
 80042aa:	61fb      	str	r3, [r7, #28]
    }

    sensor->_ = (struct cmr_sensor_private) {
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a3a      	ldr	r2, [r7, #32]
 80042b0:	619a      	str	r2, [r3, #24]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69fa      	ldr	r2, [r7, #28]
 80042b6:	61da      	str	r2, [r3, #28]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	621a      	str	r2, [r3, #32]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        .readingUpper = readingUpper,
        .readingLower = readingLower,
        .value = 0,
        .error = CMR_SENSOR_ERR_NONE
    };
}
 80042c6:	bf00      	nop
 80042c8:	3728      	adds	r7, #40	; 0x28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	0800c064 	.word	0x0800c064
 80042d4:	51eb851f 	.word	0x51eb851f

080042d8 <cmr_sensorUpdate>:
/**
 * @brief Updates the sensor.
 *
 * @param sensor The sensor to sample.
 */
static void cmr_sensorUpdate(cmr_sensor_t *sensor) {
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
    uint32_t reading = sensor->sample(sensor);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	4798      	blx	r3
 80042e8:	60b8      	str	r0, [r7, #8]

    // Check if sensor has gone out-of-range.
    if (reading < sensor->_.readingLower || sensor->_.readingUpper < reading) {
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d304      	bcc.n	80042fe <cmr_sensorUpdate+0x26>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d904      	bls.n	8004308 <cmr_sensorUpdate+0x30>
        sensor->_.error = CMR_SENSOR_ERR_OUT_OF_RANGE;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004306:	e003      	b.n	8004310 <cmr_sensorUpdate+0x38>
    } else {
        sensor->_.error = CMR_SENSOR_ERR_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }

    uint32_t value;
    if (sensor->conv != NULL) {
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d007      	beq.n	8004328 <cmr_sensorUpdate+0x50>
        value = sensor->conv(sensor, reading);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	68b9      	ldr	r1, [r7, #8]
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	4798      	blx	r3
 8004322:	4603      	mov	r3, r0
 8004324:	60fb      	str	r3, [r7, #12]
 8004326:	e001      	b.n	800432c <cmr_sensorUpdate+0x54>
    } else {
        value = reading;
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	60fb      	str	r3, [r7, #12]
    }

    sensor->_.value = value;
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	621a      	str	r2, [r3, #32]
}
 8004332:	bf00      	nop
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <cmr_sensorListInit>:
 * @param sensorsLen The total number of sensors in the array.
 */
void cmr_sensorListInit(
    cmr_sensorList_t *list,
    cmr_sensor_t *sensors, size_t sensorsLen
) {
 800433a:	b580      	push	{r7, lr}
 800433c:	b086      	sub	sp, #24
 800433e:	af00      	add	r7, sp, #0
 8004340:	60f8      	str	r0, [r7, #12]
 8004342:	60b9      	str	r1, [r7, #8]
 8004344:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < sensorsLen; i++) {
 8004346:	2300      	movs	r3, #0
 8004348:	617b      	str	r3, [r7, #20]
 800434a:	e00d      	b.n	8004368 <cmr_sensorListInit+0x2e>
        cmr_sensorInit(sensors + i);
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	4613      	mov	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	461a      	mov	r2, r3
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	4413      	add	r3, r2
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff ff57 	bl	8004210 <cmr_sensorInit>
    for (size_t i = 0; i < sensorsLen; i++) {
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	3301      	adds	r3, #1
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	429a      	cmp	r2, r3
 800436e:	d3ed      	bcc.n	800434c <cmr_sensorListInit+0x12>
    }

    list->sensors = sensors;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	68ba      	ldr	r2, [r7, #8]
 8004374:	601a      	str	r2, [r3, #0]
    list->sensorsLen = sensorsLen;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	605a      	str	r2, [r3, #4]
}
 800437c:	bf00      	nop
 800437e:	3718      	adds	r7, #24
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <cmr_sensorListUpdate>:
/**
 * @brief Updates the given sensor list.
 *
 * @param list The list to update.
 */
void cmr_sensorListUpdate(cmr_sensorList_t *list) {
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < list->sensorsLen; i++) {
 800438c:	2300      	movs	r3, #0
 800438e:	60fb      	str	r3, [r7, #12]
 8004390:	e00d      	b.n	80043ae <cmr_sensorListUpdate+0x2a>
        cmr_sensorUpdate(list->sensors + i);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6819      	ldr	r1, [r3, #0]
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	440b      	add	r3, r1
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff ff98 	bl	80042d8 <cmr_sensorUpdate>
    for (size_t i = 0; i < list->sensorsLen; i++) {
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	3301      	adds	r3, #1
 80043ac:	60fb      	str	r3, [r7, #12]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d3ec      	bcc.n	8004392 <cmr_sensorListUpdate+0xe>
    }
}
 80043b8:	bf00      	nop
 80043ba:	bf00      	nop
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <cmr_sensorListGetValue>:
 *
 * @return The most recent converted value.
 */
int32_t cmr_sensorListGetValue(
    cmr_sensorList_t *list, size_t channel
) {
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
 80043ca:	6039      	str	r1, [r7, #0]
    return list->sensors[channel]._.value;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6819      	ldr	r1, [r3, #0]
 80043d0:	683a      	ldr	r2, [r7, #0]
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	440b      	add	r3, r1
 80043dc:	6a1b      	ldr	r3, [r3, #32]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
	...

080043ec <cmr_taskInit>:
    cmr_task_t *task,
    const char *name,
    UBaseType_t priority,
    TaskFunction_t func,
    void *arg
) {
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b088      	sub	sp, #32
 80043f0:	af04      	add	r7, sp, #16
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
 80043f8:	603b      	str	r3, [r7, #0]
        func,
        name,
        sizeof(task->stackBuf) / sizeof(task->stackBuf[0]),
        arg,
        priority,
        task->stackBuf,
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3360      	adds	r3, #96	; 0x60
    task->handle = xTaskCreateStatic(
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	3204      	adds	r2, #4
 8004402:	9202      	str	r2, [sp, #8]
 8004404:	9301      	str	r3, [sp, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	f44f 52a5 	mov.w	r2, #5280	; 0x14a0
 8004410:	68b9      	ldr	r1, [r7, #8]
 8004412:	6838      	ldr	r0, [r7, #0]
 8004414:	f001 f89c 	bl	8005550 <xTaskCreateStatic>
 8004418:	4602      	mov	r2, r0
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	601a      	str	r2, [r3, #0]
    );
#else
#error "At least one of configSUPPORT_{STATIC,DYNAMIC}_ALLOCATION must be 1!"
#endif

    configASSERT(task->handle != NULL);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d103      	bne.n	800442e <cmr_taskInit+0x42>
 8004426:	2130      	movs	r1, #48	; 0x30
 8004428:	4803      	ldr	r0, [pc, #12]	; (8004438 <cmr_taskInit+0x4c>)
 800442a:	f7ff fe76 	bl	800411a <cmr_panic>
}
 800442e:	bf00      	nop
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	0800c0c8 	.word	0x0800c0c8

0800443c <vApplicationGetIdleTaskMemory>:
 */
void vApplicationGetIdleTaskMemory(
    StaticTask_t **task,
    StackType_t **stack,
    uint32_t *stackLen
) {
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
    static StaticTask_t taskBuf;

    /** @brief The task's stack buffer. */
    static StackType_t stackBuf[configMINIMAL_STACK_SIZE];

    *task = &taskBuf;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4a07      	ldr	r2, [pc, #28]	; (8004468 <vApplicationGetIdleTaskMemory+0x2c>)
 800444c:	601a      	str	r2, [r3, #0]
    *stack = stackBuf;
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	4a06      	ldr	r2, [pc, #24]	; (800446c <vApplicationGetIdleTaskMemory+0x30>)
 8004452:	601a      	str	r2, [r3, #0]
    *stackLen = sizeof(stackBuf) / sizeof(stackBuf[0]);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f44f 52a5 	mov.w	r2, #5280	; 0x14a0
 800445a:	601a      	str	r2, [r3, #0]
}
 800445c:	bf00      	nop
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	20029f88 	.word	0x20029f88
 800446c:	20029fe4 	.word	0x20029fe4

08004470 <USART1_IRQHandler>:
            HAL_StatusTypeDef status = HAL_UART_AbortReceive_IT(handle); \
            configASSERT(status == HAL_OK); \
        } \
        HAL_UART_IRQHandler(handle); \
    }
UART_FOREACH(UART_IRQ_HANDLERS)
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	4b18      	ldr	r3, [pc, #96]	; (80044d8 <USART1_IRQHandler+0x68>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	60fb      	str	r3, [r7, #12]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f003 0310 	and.w	r3, r3, #16
 8004486:	2b00      	cmp	r3, #0
 8004488:	d01e      	beq.n	80044c8 <USART1_IRQHandler+0x58>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68da      	ldr	r2, [r3, #12]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0210 	bic.w	r2, r2, #16
 8004498:	60da      	str	r2, [r3, #12]
 800449a:	2300      	movs	r3, #0
 800449c:	607b      	str	r3, [r7, #4]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	607b      	str	r3, [r7, #4]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	607b      	str	r3, [r7, #4]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f006 fedb 	bl	800b26c <HAL_UART_AbortReceive_IT>
 80044b6:	4603      	mov	r3, r0
 80044b8:	72fb      	strb	r3, [r7, #11]
 80044ba:	7afb      	ldrb	r3, [r7, #11]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <USART1_IRQHandler+0x58>
 80044c0:	2177      	movs	r1, #119	; 0x77
 80044c2:	4806      	ldr	r0, [pc, #24]	; (80044dc <USART1_IRQHandler+0x6c>)
 80044c4:	f7ff fe29 	bl	800411a <cmr_panic>
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f006 ff27 	bl	800b31c <HAL_UART_IRQHandler>
 80044ce:	bf00      	nop
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	2002f264 	.word	0x2002f264
 80044dc:	0800c12c 	.word	0x0800c12c

080044e0 <USART2_IRQHandler>:
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	4b18      	ldr	r3, [pc, #96]	; (8004548 <USART2_IRQHandler+0x68>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	60fb      	str	r3, [r7, #12]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f003 0310 	and.w	r3, r3, #16
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d01e      	beq.n	8004538 <USART2_IRQHandler+0x58>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0210 	bic.w	r2, r2, #16
 8004508:	60da      	str	r2, [r3, #12]
 800450a:	2300      	movs	r3, #0
 800450c:	607b      	str	r3, [r7, #4]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	607b      	str	r3, [r7, #4]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68f8      	ldr	r0, [r7, #12]
 8004522:	f006 fea3 	bl	800b26c <HAL_UART_AbortReceive_IT>
 8004526:	4603      	mov	r3, r0
 8004528:	72fb      	strb	r3, [r7, #11]
 800452a:	7afb      	ldrb	r3, [r7, #11]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d003      	beq.n	8004538 <USART2_IRQHandler+0x58>
 8004530:	2177      	movs	r1, #119	; 0x77
 8004532:	4806      	ldr	r0, [pc, #24]	; (800454c <USART2_IRQHandler+0x6c>)
 8004534:	f7ff fdf1 	bl	800411a <cmr_panic>
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f006 feef 	bl	800b31c <HAL_UART_IRQHandler>
 800453e:	bf00      	nop
 8004540:	3710      	adds	r7, #16
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	2002f264 	.word	0x2002f264
 800454c:	0800c12c 	.word	0x0800c12c

08004550 <USART3_IRQHandler>:
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	4b18      	ldr	r3, [pc, #96]	; (80045b8 <USART3_IRQHandler+0x68>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	f003 0310 	and.w	r3, r3, #16
 8004566:	2b00      	cmp	r3, #0
 8004568:	d01e      	beq.n	80045a8 <USART3_IRQHandler+0x58>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f022 0210 	bic.w	r2, r2, #16
 8004578:	60da      	str	r2, [r3, #12]
 800457a:	2300      	movs	r3, #0
 800457c:	607b      	str	r3, [r7, #4]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	607b      	str	r3, [r7, #4]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	607b      	str	r3, [r7, #4]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f006 fe6b 	bl	800b26c <HAL_UART_AbortReceive_IT>
 8004596:	4603      	mov	r3, r0
 8004598:	72fb      	strb	r3, [r7, #11]
 800459a:	7afb      	ldrb	r3, [r7, #11]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <USART3_IRQHandler+0x58>
 80045a0:	2177      	movs	r1, #119	; 0x77
 80045a2:	4806      	ldr	r0, [pc, #24]	; (80045bc <USART3_IRQHandler+0x6c>)
 80045a4:	f7ff fdb9 	bl	800411a <cmr_panic>
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f006 feb7 	bl	800b31c <HAL_UART_IRQHandler>
 80045ae:	bf00      	nop
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	2002f264 	.word	0x2002f264
 80045bc:	0800c12c 	.word	0x0800c12c

080045c0 <UART4_IRQHandler>:
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	4b18      	ldr	r3, [pc, #96]	; (8004628 <UART4_IRQHandler+0x68>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	60fb      	str	r3, [r7, #12]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f003 0310 	and.w	r3, r3, #16
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d01e      	beq.n	8004618 <UART4_IRQHandler+0x58>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68da      	ldr	r2, [r3, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f022 0210 	bic.w	r2, r2, #16
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	2300      	movs	r3, #0
 80045ec:	607b      	str	r3, [r7, #4]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	607b      	str	r3, [r7, #4]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	607b      	str	r3, [r7, #4]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f006 fe33 	bl	800b26c <HAL_UART_AbortReceive_IT>
 8004606:	4603      	mov	r3, r0
 8004608:	72fb      	strb	r3, [r7, #11]
 800460a:	7afb      	ldrb	r3, [r7, #11]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <UART4_IRQHandler+0x58>
 8004610:	2177      	movs	r1, #119	; 0x77
 8004612:	4806      	ldr	r0, [pc, #24]	; (800462c <UART4_IRQHandler+0x6c>)
 8004614:	f7ff fd81 	bl	800411a <cmr_panic>
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f006 fe7f 	bl	800b31c <HAL_UART_IRQHandler>
 800461e:	bf00      	nop
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	2002f264 	.word	0x2002f264
 800462c:	0800c12c 	.word	0x0800c12c

08004630 <UART5_IRQHandler>:
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	4b18      	ldr	r3, [pc, #96]	; (8004698 <UART5_IRQHandler+0x68>)
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	60fb      	str	r3, [r7, #12]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f003 0310 	and.w	r3, r3, #16
 8004646:	2b00      	cmp	r3, #0
 8004648:	d01e      	beq.n	8004688 <UART5_IRQHandler+0x58>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68da      	ldr	r2, [r3, #12]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0210 	bic.w	r2, r2, #16
 8004658:	60da      	str	r2, [r3, #12]
 800465a:	2300      	movs	r3, #0
 800465c:	607b      	str	r3, [r7, #4]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	607b      	str	r3, [r7, #4]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	607b      	str	r3, [r7, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f006 fdfb 	bl	800b26c <HAL_UART_AbortReceive_IT>
 8004676:	4603      	mov	r3, r0
 8004678:	72fb      	strb	r3, [r7, #11]
 800467a:	7afb      	ldrb	r3, [r7, #11]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <UART5_IRQHandler+0x58>
 8004680:	2177      	movs	r1, #119	; 0x77
 8004682:	4806      	ldr	r0, [pc, #24]	; (800469c <UART5_IRQHandler+0x6c>)
 8004684:	f7ff fd49 	bl	800411a <cmr_panic>
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f006 fe47 	bl	800b31c <HAL_UART_IRQHandler>
 800468e:	bf00      	nop
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	2002f264 	.word	0x2002f264
 800469c:	0800c12c 	.word	0x0800c12c

080046a0 <USART6_IRQHandler>:
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	4b18      	ldr	r3, [pc, #96]	; (8004708 <USART6_IRQHandler+0x68>)
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	60fb      	str	r3, [r7, #12]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f003 0310 	and.w	r3, r3, #16
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d01e      	beq.n	80046f8 <USART6_IRQHandler+0x58>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68da      	ldr	r2, [r3, #12]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0210 	bic.w	r2, r2, #16
 80046c8:	60da      	str	r2, [r3, #12]
 80046ca:	2300      	movs	r3, #0
 80046cc:	607b      	str	r3, [r7, #4]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	607b      	str	r3, [r7, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	607b      	str	r3, [r7, #4]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f006 fdc3 	bl	800b26c <HAL_UART_AbortReceive_IT>
 80046e6:	4603      	mov	r3, r0
 80046e8:	72fb      	strb	r3, [r7, #11]
 80046ea:	7afb      	ldrb	r3, [r7, #11]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <USART6_IRQHandler+0x58>
 80046f0:	2177      	movs	r1, #119	; 0x77
 80046f2:	4806      	ldr	r0, [pc, #24]	; (800470c <USART6_IRQHandler+0x6c>)
 80046f4:	f7ff fd11 	bl	800411a <cmr_panic>
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f006 fe0f 	bl	800b31c <HAL_UART_IRQHandler>
 80046fe:	bf00      	nop
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	2002f264 	.word	0x2002f264
 800470c:	0800c12c 	.word	0x0800c12c

08004710 <UART7_IRQHandler>:
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	4b18      	ldr	r3, [pc, #96]	; (8004778 <UART7_IRQHandler+0x68>)
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f003 0310 	and.w	r3, r3, #16
 8004726:	2b00      	cmp	r3, #0
 8004728:	d01e      	beq.n	8004768 <UART7_IRQHandler+0x58>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f022 0210 	bic.w	r2, r2, #16
 8004738:	60da      	str	r2, [r3, #12]
 800473a:	2300      	movs	r3, #0
 800473c:	607b      	str	r3, [r7, #4]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	607b      	str	r3, [r7, #4]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	607b      	str	r3, [r7, #4]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f006 fd8b 	bl	800b26c <HAL_UART_AbortReceive_IT>
 8004756:	4603      	mov	r3, r0
 8004758:	72fb      	strb	r3, [r7, #11]
 800475a:	7afb      	ldrb	r3, [r7, #11]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <UART7_IRQHandler+0x58>
 8004760:	2177      	movs	r1, #119	; 0x77
 8004762:	4806      	ldr	r0, [pc, #24]	; (800477c <UART7_IRQHandler+0x6c>)
 8004764:	f7ff fcd9 	bl	800411a <cmr_panic>
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f006 fdd7 	bl	800b31c <HAL_UART_IRQHandler>
 800476e:	bf00      	nop
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	2002f264 	.word	0x2002f264
 800477c:	0800c12c 	.word	0x0800c12c

08004780 <UART8_IRQHandler>:
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	4b18      	ldr	r3, [pc, #96]	; (80047e8 <UART8_IRQHandler+0x68>)
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	f003 0310 	and.w	r3, r3, #16
 8004796:	2b00      	cmp	r3, #0
 8004798:	d01e      	beq.n	80047d8 <UART8_IRQHandler+0x58>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68da      	ldr	r2, [r3, #12]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0210 	bic.w	r2, r2, #16
 80047a8:	60da      	str	r2, [r3, #12]
 80047aa:	2300      	movs	r3, #0
 80047ac:	607b      	str	r3, [r7, #4]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	607b      	str	r3, [r7, #4]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	607b      	str	r3, [r7, #4]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f006 fd53 	bl	800b26c <HAL_UART_AbortReceive_IT>
 80047c6:	4603      	mov	r3, r0
 80047c8:	72fb      	strb	r3, [r7, #11]
 80047ca:	7afb      	ldrb	r3, [r7, #11]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d003      	beq.n	80047d8 <UART8_IRQHandler+0x58>
 80047d0:	2177      	movs	r1, #119	; 0x77
 80047d2:	4806      	ldr	r0, [pc, #24]	; (80047ec <UART8_IRQHandler+0x6c>)
 80047d4:	f7ff fca1 	bl	800411a <cmr_panic>
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f006 fd9f 	bl	800b31c <HAL_UART_IRQHandler>
 80047de:	bf00      	nop
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	2002f264 	.word	0x2002f264
 80047ec:	0800c12c 	.word	0x0800c12c

080047f0 <UART9_IRQHandler>:
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	4b18      	ldr	r3, [pc, #96]	; (8004858 <UART9_IRQHandler+0x68>)
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f003 0310 	and.w	r3, r3, #16
 8004806:	2b00      	cmp	r3, #0
 8004808:	d01e      	beq.n	8004848 <UART9_IRQHandler+0x58>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68da      	ldr	r2, [r3, #12]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0210 	bic.w	r2, r2, #16
 8004818:	60da      	str	r2, [r3, #12]
 800481a:	2300      	movs	r3, #0
 800481c:	607b      	str	r3, [r7, #4]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	607b      	str	r3, [r7, #4]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	607b      	str	r3, [r7, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f006 fd1b 	bl	800b26c <HAL_UART_AbortReceive_IT>
 8004836:	4603      	mov	r3, r0
 8004838:	72fb      	strb	r3, [r7, #11]
 800483a:	7afb      	ldrb	r3, [r7, #11]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <UART9_IRQHandler+0x58>
 8004840:	2177      	movs	r1, #119	; 0x77
 8004842:	4806      	ldr	r0, [pc, #24]	; (800485c <UART9_IRQHandler+0x6c>)
 8004844:	f7ff fc69 	bl	800411a <cmr_panic>
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f006 fd67 	bl	800b31c <HAL_UART_IRQHandler>
 800484e:	bf00      	nop
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	2002f264 	.word	0x2002f264
 800485c:	0800c12c 	.word	0x0800c12c

08004860 <UART10_IRQHandler>:
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	4b18      	ldr	r3, [pc, #96]	; (80048c8 <UART10_IRQHandler+0x68>)
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f003 0310 	and.w	r3, r3, #16
 8004876:	2b00      	cmp	r3, #0
 8004878:	d01e      	beq.n	80048b8 <UART10_IRQHandler+0x58>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68da      	ldr	r2, [r3, #12]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0210 	bic.w	r2, r2, #16
 8004888:	60da      	str	r2, [r3, #12]
 800488a:	2300      	movs	r3, #0
 800488c:	607b      	str	r3, [r7, #4]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	607b      	str	r3, [r7, #4]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	607b      	str	r3, [r7, #4]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f006 fce3 	bl	800b26c <HAL_UART_AbortReceive_IT>
 80048a6:	4603      	mov	r3, r0
 80048a8:	72fb      	strb	r3, [r7, #11]
 80048aa:	7afb      	ldrb	r3, [r7, #11]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d003      	beq.n	80048b8 <UART10_IRQHandler+0x58>
 80048b0:	2177      	movs	r1, #119	; 0x77
 80048b2:	4806      	ldr	r0, [pc, #24]	; (80048cc <UART10_IRQHandler+0x6c>)
 80048b4:	f7ff fc31 	bl	800411a <cmr_panic>
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f006 fd2f 	bl	800b31c <HAL_UART_IRQHandler>
 80048be:	bf00      	nop
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	2002f264 	.word	0x2002f264
 80048cc:	0800c12c 	.word	0x0800c12c

080048d0 <cmr_uartFromHandle>:
 *
 * @param handle The handle.
 *
 * @return The interface.
 */
static cmr_uart_t *cmr_uartFromHandle(UART_HandleTypeDef *handle) {
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
    char *addr = (void *) handle;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	60fb      	str	r3, [r7, #12]
    return (void *) (addr - offsetof(cmr_uart_t, handle));
 80048dc:	68fb      	ldr	r3, [r7, #12]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3714      	adds	r7, #20
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
	...

080048ec <HAL_UART_TxCpltCallback>:
 * @warning Called from an interrupt handler!
 * @warning The handle must have been configured through this library!
 *
 * @param handle The HAL UART handle.
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *handle) {
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
    cmr_uart_t *uart = cmr_uartFromHandle(handle);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7ff ffeb 	bl	80048d0 <cmr_uartFromHandle>
 80048fa:	6178      	str	r0, [r7, #20]

    BaseType_t higherWoken;
    cmr_uartMsg_t *msg;
    if (xQueueReceiveFromISR(uart->tx.q, &msg, &higherWoken) != pdTRUE) {
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8004902:	f107 020c 	add.w	r2, r7, #12
 8004906:	f107 0108 	add.w	r1, r7, #8
 800490a:	4618      	mov	r0, r3
 800490c:	f000 fcc8 	bl	80052a0 <xQueueReceiveFromISR>
 8004910:	4603      	mov	r3, r0
 8004912:	2b01      	cmp	r3, #1
 8004914:	d002      	beq.n	800491c <HAL_UART_TxCpltCallback+0x30>
        cmr_panic("HAL UART TX completion handler called with empty queue!");
 8004916:	4831      	ldr	r0, [pc, #196]	; (80049dc <HAL_UART_TxCpltCallback+0xf0>)
 8004918:	f7ff fbff 	bl	800411a <cmr_panic>
    }
    portYIELD_FROM_ISR(higherWoken);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d007      	beq.n	8004932 <HAL_UART_TxCpltCallback+0x46>
 8004922:	4b2f      	ldr	r3, [pc, #188]	; (80049e0 <HAL_UART_TxCpltCallback+0xf4>)
 8004924:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	f3bf 8f4f 	dsb	sy
 800492e:	f3bf 8f6f 	isb	sy

    // Signal message as done.
    if (xSemaphoreGiveFromISR(msg->doneSem, &higherWoken) != pdTRUE) {
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f107 020c 	add.w	r2, r7, #12
 800493a:	4611      	mov	r1, r2
 800493c:	4618      	mov	r0, r3
 800493e:	f000 fb35 	bl	8004fac <xQueueGiveFromISR>
 8004942:	4603      	mov	r3, r0
 8004944:	2b01      	cmp	r3, #1
 8004946:	d002      	beq.n	800494e <HAL_UART_TxCpltCallback+0x62>
        cmr_panic("HAL UART TX completion handler failed to signal message!");
 8004948:	4826      	ldr	r0, [pc, #152]	; (80049e4 <HAL_UART_TxCpltCallback+0xf8>)
 800494a:	f7ff fbe6 	bl	800411a <cmr_panic>
    }
    portYIELD_FROM_ISR(higherWoken);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d007      	beq.n	8004964 <HAL_UART_TxCpltCallback+0x78>
 8004954:	4b22      	ldr	r3, [pc, #136]	; (80049e0 <HAL_UART_TxCpltCallback+0xf4>)
 8004956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	f3bf 8f4f 	dsb	sy
 8004960:	f3bf 8f6f 	isb	sy

    if (xQueuePeekFromISR(uart->tx.q, &msg) != pdTRUE) {
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800496a:	f107 0208 	add.w	r2, r7, #8
 800496e:	4611      	mov	r1, r2
 8004970:	4618      	mov	r0, r3
 8004972:	f000 fd07 	bl	8005384 <xQueuePeekFromISR>
 8004976:	4603      	mov	r3, r0
 8004978:	2b01      	cmp	r3, #1
 800497a:	d01a      	beq.n	80049b2 <HAL_UART_TxCpltCallback+0xc6>
        // No more messages pending; release DMA semaphore.
        if (xSemaphoreGiveFromISR(uart->tx.dmaSem, &higherWoken) != pdTRUE) {
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
 8004982:	f107 020c 	add.w	r2, r7, #12
 8004986:	4611      	mov	r1, r2
 8004988:	4618      	mov	r0, r3
 800498a:	f000 fb0f 	bl	8004fac <xQueueGiveFromISR>
 800498e:	4603      	mov	r3, r0
 8004990:	2b01      	cmp	r3, #1
 8004992:	d002      	beq.n	800499a <HAL_UART_TxCpltCallback+0xae>
            cmr_panic("HAL UART TX completion handler failed to release DMA!");
 8004994:	4814      	ldr	r0, [pc, #80]	; (80049e8 <HAL_UART_TxCpltCallback+0xfc>)
 8004996:	f7ff fbc0 	bl	800411a <cmr_panic>
        }
        portYIELD_FROM_ISR(higherWoken);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d019      	beq.n	80049d4 <HAL_UART_TxCpltCallback+0xe8>
 80049a0:	4b0f      	ldr	r3, [pc, #60]	; (80049e0 <HAL_UART_TxCpltCallback+0xf4>)
 80049a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	f3bf 8f6f 	isb	sy
 80049b0:	e011      	b.n	80049d6 <HAL_UART_TxCpltCallback+0xea>
        return;
    }

    // Message pending; start DMA.
    HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(
 80049b2:	6978      	ldr	r0, [r7, #20]
        &uart->handle, msg->data, msg->len
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(
 80049bc:	b29b      	uxth	r3, r3
 80049be:	461a      	mov	r2, r3
 80049c0:	f006 fb68 	bl	800b094 <HAL_UART_Transmit_DMA>
 80049c4:	4603      	mov	r3, r0
 80049c6:	74fb      	strb	r3, [r7, #19]
    );
    if (status != HAL_OK) {
 80049c8:	7cfb      	ldrb	r3, [r7, #19]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_UART_TxCpltCallback+0xea>
        cmr_panic("HAL UART TX failed!");
 80049ce:	4807      	ldr	r0, [pc, #28]	; (80049ec <HAL_UART_TxCpltCallback+0x100>)
 80049d0:	f7ff fba3 	bl	800411a <cmr_panic>
        return;
 80049d4:	bf00      	nop
    }
}
 80049d6:	3718      	adds	r7, #24
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	0800c174 	.word	0x0800c174
 80049e0:	e000ed04 	.word	0xe000ed04
 80049e4:	0800c1ac 	.word	0x0800c1ac
 80049e8:	0800c1e8 	.word	0x0800c1e8
 80049ec:	0800c220 	.word	0x0800c220

080049f0 <HAL_UART_RxCpltCallback>:
 * @warning Called from an interrupt handler!
 * @warning The handle must have been configured through this library!
 *
 * @param handle The HAL UART handle.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *handle) {
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b088      	sub	sp, #32
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
    cmr_uart_t *uart = cmr_uartFromHandle(handle);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f7ff ff69 	bl	80048d0 <cmr_uartFromHandle>
 80049fe:	61f8      	str	r0, [r7, #28]

    BaseType_t higherWoken;
    cmr_uartMsg_t *msg;
    if (xQueueReceiveFromISR(uart->rx.q, &msg, &higherWoken) != pdTRUE) {
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004a06:	f107 0210 	add.w	r2, r7, #16
 8004a0a:	f107 010c 	add.w	r1, r7, #12
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 fc46 	bl	80052a0 <xQueueReceiveFromISR>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d002      	beq.n	8004a20 <HAL_UART_RxCpltCallback+0x30>
        cmr_panic("HAL UART RX completion handler called with empty queue!");
 8004a1a:	4842      	ldr	r0, [pc, #264]	; (8004b24 <HAL_UART_RxCpltCallback+0x134>)
 8004a1c:	f7ff fb7d 	bl	800411a <cmr_panic>
    }
    portYIELD_FROM_ISR(higherWoken);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d007      	beq.n	8004a36 <HAL_UART_RxCpltCallback+0x46>
 8004a26:	4b40      	ldr	r3, [pc, #256]	; (8004b28 <HAL_UART_RxCpltCallback+0x138>)
 8004a28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	f3bf 8f4f 	dsb	sy
 8004a32:	f3bf 8f6f 	isb	sy

    // Record actual number of bytes received.
    size_t remLen = __HAL_DMA_GET_COUNTER(&uart->rx.dma);
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	61bb      	str	r3, [r7, #24]
    configASSERT(remLen <= msg->len);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a42:	69ba      	ldr	r2, [r7, #24]
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d903      	bls.n	8004a50 <HAL_UART_RxCpltCallback+0x60>
 8004a48:	21c6      	movs	r1, #198	; 0xc6
 8004a4a:	4838      	ldr	r0, [pc, #224]	; (8004b2c <HAL_UART_RxCpltCallback+0x13c>)
 8004a4c:	f7ff fb65 	bl	800411a <cmr_panic>
    msg->len -= remLen;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	1a8a      	subs	r2, r1, r2
 8004a5a:	651a      	str	r2, [r3, #80]	; 0x50

    // Signal message as done.
    if (xSemaphoreGiveFromISR(msg->doneSem, &higherWoken) != pdTRUE) {
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f107 0210 	add.w	r2, r7, #16
 8004a64:	4611      	mov	r1, r2
 8004a66:	4618      	mov	r0, r3
 8004a68:	f000 faa0 	bl	8004fac <xQueueGiveFromISR>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d002      	beq.n	8004a78 <HAL_UART_RxCpltCallback+0x88>
        cmr_panic("HAL UART RX completion handler failed to signal message!");
 8004a72:	482f      	ldr	r0, [pc, #188]	; (8004b30 <HAL_UART_RxCpltCallback+0x140>)
 8004a74:	f7ff fb51 	bl	800411a <cmr_panic>
    }
    portYIELD_FROM_ISR(higherWoken);
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d007      	beq.n	8004a8e <HAL_UART_RxCpltCallback+0x9e>
 8004a7e:	4b2a      	ldr	r3, [pc, #168]	; (8004b28 <HAL_UART_RxCpltCallback+0x138>)
 8004a80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	f3bf 8f6f 	isb	sy

    if (xQueuePeekFromISR(uart->rx.q, &msg) != pdTRUE) {
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004a94:	f107 020c 	add.w	r2, r7, #12
 8004a98:	4611      	mov	r1, r2
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 fc72 	bl	8005384 <xQueuePeekFromISR>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d01a      	beq.n	8004adc <HAL_UART_RxCpltCallback+0xec>
        // No more messages pending; release DMA semaphore.
        if (xSemaphoreGiveFromISR(uart->rx.dmaSem, &higherWoken) != pdTRUE) {
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004aac:	f107 0210 	add.w	r2, r7, #16
 8004ab0:	4611      	mov	r1, r2
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 fa7a 	bl	8004fac <xQueueGiveFromISR>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d002      	beq.n	8004ac4 <HAL_UART_RxCpltCallback+0xd4>
            cmr_panic("HAL UART RX completion handler failed to release DMA!");
 8004abe:	481d      	ldr	r0, [pc, #116]	; (8004b34 <HAL_UART_RxCpltCallback+0x144>)
 8004ac0:	f7ff fb2b 	bl	800411a <cmr_panic>
        }
        portYIELD_FROM_ISR(higherWoken);
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d028      	beq.n	8004b1c <HAL_UART_RxCpltCallback+0x12c>
 8004aca:	4b17      	ldr	r3, [pc, #92]	; (8004b28 <HAL_UART_RxCpltCallback+0x138>)
 8004acc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ad0:	601a      	str	r2, [r3, #0]
 8004ad2:	f3bf 8f4f 	dsb	sy
 8004ad6:	f3bf 8f6f 	isb	sy
 8004ada:	e020      	b.n	8004b1e <HAL_UART_RxCpltCallback+0x12e>
        return;
    }

    // Message pending; start DMA.
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(
 8004adc:	69f8      	ldr	r0, [r7, #28]
        &uart->handle, msg->data, msg->len
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	461a      	mov	r2, r3
 8004aea:	f006 fb3f 	bl	800b16c <HAL_UART_Receive_DMA>
 8004aee:	4603      	mov	r3, r0
 8004af0:	75fb      	strb	r3, [r7, #23]
    );
    if (status != HAL_OK) {
 8004af2:	7dfb      	ldrb	r3, [r7, #23]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <HAL_UART_RxCpltCallback+0x10e>
        cmr_panic("HAL UART RX failed!");
 8004af8:	480f      	ldr	r0, [pc, #60]	; (8004b38 <HAL_UART_RxCpltCallback+0x148>)
 8004afa:	f7ff fb0e 	bl	800411a <cmr_panic>
    }

    if (msg->opts & CMR_UART_RXOPTS_IDLEABORT) {
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d009      	beq.n	8004b1e <HAL_UART_RxCpltCallback+0x12e>
        // Enable idle line detection.
        __HAL_UART_ENABLE_IT(&uart->handle, UART_IT_IDLE);
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68da      	ldr	r2, [r3, #12]
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f042 0210 	orr.w	r2, r2, #16
 8004b18:	60da      	str	r2, [r3, #12]
 8004b1a:	e000      	b.n	8004b1e <HAL_UART_RxCpltCallback+0x12e>
        return;
 8004b1c:	bf00      	nop
    }
}
 8004b1e:	3720      	adds	r7, #32
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	0800c234 	.word	0x0800c234
 8004b28:	e000ed04 	.word	0xe000ed04
 8004b2c:	0800c26c 	.word	0x0800c26c
 8004b30:	0800c2b8 	.word	0x0800c2b8
 8004b34:	0800c2f4 	.word	0x0800c2f4
 8004b38:	0800c32c 	.word	0x0800c32c

08004b3c <HAL_UART_AbortReceiveCpltCallback>:
 * @warning Called from an interrupt handler!
 * @warning The handle must have been configured through this library!
 *
 * @param handle The HAL UART handle.
 */
void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *handle) {
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
    // Receive aborted; treat as completion.
    HAL_UART_RxCpltCallback(handle);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f7ff ff53 	bl	80049f0 <HAL_UART_RxCpltCallback>
}
 8004b4a:	bf00      	nop
 8004b4c:	3708      	adds	r7, #8
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
	...

08004b54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8004b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004b58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004b5a:	e003      	b.n	8004b64 <LoopCopyDataInit>

08004b5c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	; (8004b90 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004b5e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004b60:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004b62:	3104      	adds	r1, #4

08004b64 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004b64:	480b      	ldr	r0, [pc, #44]	; (8004b94 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004b66:	4b0c      	ldr	r3, [pc, #48]	; (8004b98 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004b68:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004b6a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004b6c:	d3f6      	bcc.n	8004b5c <CopyDataInit>
  ldr  r2, =_sbss
 8004b6e:	4a0b      	ldr	r2, [pc, #44]	; (8004b9c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004b70:	e002      	b.n	8004b78 <LoopFillZerobss>

08004b72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8004b72:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004b74:	f842 3b04 	str.w	r3, [r2], #4

08004b78 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004b78:	4b09      	ldr	r3, [pc, #36]	; (8004ba0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004b7a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004b7c:	d3f9      	bcc.n	8004b72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004b7e:	f000 f821 	bl	8004bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b82:	f006 fef3 	bl	800b96c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b86:	f7fd fbbf 	bl	8002308 <main>
  bx  lr    
 8004b8a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004b8c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004b90:	0800d89c 	.word	0x0800d89c
  ldr  r0, =_sdata
 8004b94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004b98:	200001bc 	.word	0x200001bc
  ldr  r2, =_sbss
 8004b9c:	200001bc 	.word	0x200001bc
  ldr  r3, = _ebss
 8004ba0:	2002f3ac 	.word	0x2002f3ac
	...

08004bb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
  /* Load the address of the interrupt control register into r3. */
  ldr r3, NVIC_INT_CTRL_CONST
 8004bb0:	4b03      	ldr	r3, [pc, #12]	; (8004bc0 <NVIC_INT_CTRL_CONST>)
  /* Load the value of the interrupt control register into r2 from the
  address held in r3. */
  ldr r2, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
  /* The interrupt number is in the least significant byte - clear all
  other bits. */
  uxtb r2, r2
 8004bb4:	b2d2      	uxtb	r2, r2

08004bb6 <Infinite_Loop>:
Infinite_Loop:
  b  Infinite_Loop
 8004bb6:	e7fe      	b.n	8004bb6 <Infinite_Loop>
 8004bb8:	f3af 8000 	nop.w
 8004bbc:	f3af 8000 	nop.w

08004bc0 <NVIC_INT_CTRL_CONST>:
 8004bc0:	e000ed04 	.word	0xe000ed04

08004bc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bc8:	4b16      	ldr	r3, [pc, #88]	; (8004c24 <SystemInit+0x60>)
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bce:	4a15      	ldr	r2, [pc, #84]	; (8004c24 <SystemInit+0x60>)
 8004bd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004bd8:	4b13      	ldr	r3, [pc, #76]	; (8004c28 <SystemInit+0x64>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a12      	ldr	r2, [pc, #72]	; (8004c28 <SystemInit+0x64>)
 8004bde:	f043 0301 	orr.w	r3, r3, #1
 8004be2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004be4:	4b10      	ldr	r3, [pc, #64]	; (8004c28 <SystemInit+0x64>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004bea:	4b0f      	ldr	r3, [pc, #60]	; (8004c28 <SystemInit+0x64>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a0e      	ldr	r2, [pc, #56]	; (8004c28 <SystemInit+0x64>)
 8004bf0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004bf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bf8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004bfa:	4b0b      	ldr	r3, [pc, #44]	; (8004c28 <SystemInit+0x64>)
 8004bfc:	4a0b      	ldr	r2, [pc, #44]	; (8004c2c <SystemInit+0x68>)
 8004bfe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004c00:	4b09      	ldr	r3, [pc, #36]	; (8004c28 <SystemInit+0x64>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a08      	ldr	r2, [pc, #32]	; (8004c28 <SystemInit+0x64>)
 8004c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c0a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004c0c:	4b06      	ldr	r3, [pc, #24]	; (8004c28 <SystemInit+0x64>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004c12:	4b04      	ldr	r3, [pc, #16]	; (8004c24 <SystemInit+0x60>)
 8004c14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c18:	609a      	str	r2, [r3, #8]
#endif
}
 8004c1a:	bf00      	nop
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	e000ed00 	.word	0xe000ed00
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	24003010 	.word	0x24003010

08004c30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f103 0208 	add.w	r2, r3, #8
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f04f 32ff 	mov.w	r2, #4294967295
 8004c48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f103 0208 	add.w	r2, r3, #8
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f103 0208 	add.w	r2, r3, #8
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c7e:	bf00      	nop
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b085      	sub	sp, #20
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	689a      	ldr	r2, [r3, #8]
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	1c5a      	adds	r2, r3, #1
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	601a      	str	r2, [r3, #0]
}
 8004cc6:	bf00      	nop
 8004cc8:	3714      	adds	r7, #20
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b085      	sub	sp, #20
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
 8004cda:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce8:	d103      	bne.n	8004cf2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	e00c      	b.n	8004d0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	3308      	adds	r3, #8
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	e002      	b.n	8004d00 <vListInsert+0x2e>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d2f6      	bcs.n	8004cfa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	1c5a      	adds	r2, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	601a      	str	r2, [r3, #0]
}
 8004d38:	bf00      	nop
 8004d3a:	3714      	adds	r7, #20
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	6892      	ldr	r2, [r2, #8]
 8004d5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6852      	ldr	r2, [r2, #4]
 8004d64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d103      	bne.n	8004d78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	1e5a      	subs	r2, r3, #1
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3714      	adds	r7, #20
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d104      	bne.n	8004db6 <xQueueGenericReset+0x1e>
 8004dac:	f240 111b 	movw	r1, #283	; 0x11b
 8004db0:	4829      	ldr	r0, [pc, #164]	; (8004e58 <xQueueGenericReset+0xc0>)
 8004db2:	f7ff f9b2 	bl	800411a <cmr_panic>

	taskENTER_CRITICAL();
 8004db6:	f001 fb1d 	bl	80063f4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc2:	68f9      	ldr	r1, [r7, #12]
 8004dc4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004dc6:	fb01 f303 	mul.w	r3, r1, r3
 8004dca:	441a      	add	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de6:	3b01      	subs	r3, #1
 8004de8:	68f9      	ldr	r1, [r7, #12]
 8004dea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004dec:	fb01 f303 	mul.w	r3, r1, r3
 8004df0:	441a      	add	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	22ff      	movs	r2, #255	; 0xff
 8004dfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	22ff      	movs	r2, #255	; 0xff
 8004e02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d114      	bne.n	8004e36 <xQueueGenericReset+0x9e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	691b      	ldr	r3, [r3, #16]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d01a      	beq.n	8004e4a <xQueueGenericReset+0xb2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	3310      	adds	r3, #16
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f000 ff7f 	bl	8005d1c <xTaskRemoveFromEventList>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d012      	beq.n	8004e4a <xQueueGenericReset+0xb2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e24:	4b0d      	ldr	r3, [pc, #52]	; (8004e5c <xQueueGenericReset+0xc4>)
 8004e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e2a:	601a      	str	r2, [r3, #0]
 8004e2c:	f3bf 8f4f 	dsb	sy
 8004e30:	f3bf 8f6f 	isb	sy
 8004e34:	e009      	b.n	8004e4a <xQueueGenericReset+0xb2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	3310      	adds	r3, #16
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff fef8 	bl	8004c30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	3324      	adds	r3, #36	; 0x24
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff fef3 	bl	8004c30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e4a:	f001 fafd 	bl	8006448 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e4e:	2301      	movs	r3, #1
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	0800c538 	.word	0x0800c538
 8004e5c:	e000ed04 	.word	0xe000ed04

08004e60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b088      	sub	sp, #32
 8004e64:	af02      	add	r7, sp, #8
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
 8004e6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d104      	bne.n	8004e7e <xQueueGenericCreateStatic+0x1e>
 8004e74:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8004e78:	481f      	ldr	r0, [pc, #124]	; (8004ef8 <xQueueGenericCreateStatic+0x98>)
 8004e7a:	f7ff f94e 	bl	800411a <cmr_panic>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d104      	bne.n	8004e8e <xQueueGenericCreateStatic+0x2e>
 8004e84:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8004e88:	481c      	ldr	r0, [pc, #112]	; (8004efc <xQueueGenericCreateStatic+0x9c>)
 8004e8a:	f7ff f946 	bl	800411a <cmr_panic>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d007      	beq.n	8004ea4 <xQueueGenericCreateStatic+0x44>
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d104      	bne.n	8004ea4 <xQueueGenericCreateStatic+0x44>
 8004e9a:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 8004e9e:	4818      	ldr	r0, [pc, #96]	; (8004f00 <xQueueGenericCreateStatic+0xa0>)
 8004ea0:	f7ff f93b 	bl	800411a <cmr_panic>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d107      	bne.n	8004eba <xQueueGenericCreateStatic+0x5a>
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d004      	beq.n	8004eba <xQueueGenericCreateStatic+0x5a>
 8004eb0:	f240 115b 	movw	r1, #347	; 0x15b
 8004eb4:	4813      	ldr	r0, [pc, #76]	; (8004f04 <xQueueGenericCreateStatic+0xa4>)
 8004eb6:	f7ff f930 	bl	800411a <cmr_panic>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004eba:	2348      	movs	r3, #72	; 0x48
 8004ebc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	2b48      	cmp	r3, #72	; 0x48
 8004ec2:	d004      	beq.n	8004ece <xQueueGenericCreateStatic+0x6e>
 8004ec4:	f240 1163 	movw	r1, #355	; 0x163
 8004ec8:	480f      	ldr	r0, [pc, #60]	; (8004f08 <xQueueGenericCreateStatic+0xa8>)
 8004eca:	f7ff f926 	bl	800411a <cmr_panic>
			(void) xSize; // Placate compiler
 8004ece:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d009      	beq.n	8004eee <xQueueGenericCreateStatic+0x8e>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004eda:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 f80f 	bl	8004f0c <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8004eee:	697b      	ldr	r3, [r7, #20]
	}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	0800c57c 	.word	0x0800c57c
 8004efc:	0800c5dc 	.word	0x0800c5dc
 8004f00:	0800c630 	.word	0x0800c630
 8004f04:	0800c6a4 	.word	0x0800c6a4
 8004f08:	0800c718 	.word	0x0800c718

08004f0c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
 8004f18:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d103      	bne.n	8004f28 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	69ba      	ldr	r2, [r7, #24]
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	e002      	b.n	8004f2e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	69b8      	ldr	r0, [r7, #24]
 8004f3e:	f7ff ff2b 	bl	8004d98 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f42:	bf00      	nop
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b088      	sub	sp, #32
 8004f50:	af02      	add	r7, sp, #8
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d104      	bne.n	8004f68 <xQueueCreateCountingSemaphoreStatic+0x1c>
 8004f5e:	f240 21a2 	movw	r1, #674	; 0x2a2
 8004f62:	4810      	ldr	r0, [pc, #64]	; (8004fa4 <xQueueCreateCountingSemaphoreStatic+0x58>)
 8004f64:	f7ff f8d9 	bl	800411a <cmr_panic>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d904      	bls.n	8004f7a <xQueueCreateCountingSemaphoreStatic+0x2e>
 8004f70:	f240 21a3 	movw	r1, #675	; 0x2a3
 8004f74:	480c      	ldr	r0, [pc, #48]	; (8004fa8 <xQueueCreateCountingSemaphoreStatic+0x5c>)
 8004f76:	f7ff f8d0 	bl	800411a <cmr_panic>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	2100      	movs	r1, #0
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f7ff ff6b 	bl	8004e60 <xQueueGenericCreateStatic>
 8004f8a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <xQueueCreateCountingSemaphoreStatic+0x4c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	68ba      	ldr	r2, [r7, #8]
 8004f96:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004f98:	697b      	ldr	r3, [r7, #20]
	}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3718      	adds	r7, #24
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	0800c770 	.word	0x0800c770
 8004fa8:	0800c7bc 	.word	0x0800c7bc

08004fac <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b08a      	sub	sp, #40	; 0x28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	623b      	str	r3, [r7, #32]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004fba:	6a3b      	ldr	r3, [r7, #32]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d104      	bne.n	8004fca <xQueueGiveFromISR+0x1e>
 8004fc0:	f240 413d 	movw	r1, #1085	; 0x43d
 8004fc4:	4833      	ldr	r0, [pc, #204]	; (8005094 <xQueueGiveFromISR+0xe8>)
 8004fc6:	f7ff f8a8 	bl	800411a <cmr_panic>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d004      	beq.n	8004fdc <xQueueGiveFromISR+0x30>
 8004fd2:	f240 4141 	movw	r1, #1089	; 0x441
 8004fd6:	4830      	ldr	r0, [pc, #192]	; (8005098 <xQueueGiveFromISR+0xec>)
 8004fd8:	f7ff f89f 	bl	800411a <cmr_panic>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8004fdc:	6a3b      	ldr	r3, [r7, #32]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d108      	bne.n	8004ff6 <xQueueGiveFromISR+0x4a>
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d004      	beq.n	8004ff6 <xQueueGiveFromISR+0x4a>
 8004fec:	f240 4146 	movw	r1, #1094	; 0x446
 8004ff0:	482a      	ldr	r0, [pc, #168]	; (800509c <xQueueGiveFromISR+0xf0>)
 8004ff2:	f7ff f892 	bl	800411a <cmr_panic>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ff6:	f001 fac7 	bl	8006588 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ffa:	f3ef 8211 	mrs	r2, BASEPRI
 8004ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	613a      	str	r2, [r7, #16]
 8005010:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005012:	693b      	ldr	r3, [r7, #16]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005014:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501a:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800501c:	6a3b      	ldr	r3, [r7, #32]
 800501e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005020:	69ba      	ldr	r2, [r7, #24]
 8005022:	429a      	cmp	r2, r3
 8005024:	d229      	bcs.n	800507a <xQueueGiveFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005026:	6a3b      	ldr	r3, [r7, #32]
 8005028:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800502c:	75fb      	strb	r3, [r7, #23]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	1c5a      	adds	r2, r3, #1
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005036:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800503a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503e:	d112      	bne.n	8005066 <xQueueGiveFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005040:	6a3b      	ldr	r3, [r7, #32]
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	2b00      	cmp	r3, #0
 8005046:	d015      	beq.n	8005074 <xQueueGiveFromISR+0xc8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005048:	6a3b      	ldr	r3, [r7, #32]
 800504a:	3324      	adds	r3, #36	; 0x24
 800504c:	4618      	mov	r0, r3
 800504e:	f000 fe65 	bl	8005d1c <xTaskRemoveFromEventList>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00d      	beq.n	8005074 <xQueueGiveFromISR+0xc8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00a      	beq.n	8005074 <xQueueGiveFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2201      	movs	r2, #1
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	e006      	b.n	8005074 <xQueueGiveFromISR+0xc8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005066:	7dfb      	ldrb	r3, [r7, #23]
 8005068:	3301      	adds	r3, #1
 800506a:	b2db      	uxtb	r3, r3
 800506c:	b25a      	sxtb	r2, r3
 800506e:	6a3b      	ldr	r3, [r7, #32]
 8005070:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005074:	2301      	movs	r3, #1
 8005076:	627b      	str	r3, [r7, #36]	; 0x24
 8005078:	e001      	b.n	800507e <xQueueGiveFromISR+0xd2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800507a:	2300      	movs	r3, #0
 800507c:	627b      	str	r3, [r7, #36]	; 0x24
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue )
	);
}
 8005088:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800508c:	4618      	mov	r0, r3
 800508e:	3728      	adds	r7, #40	; 0x28
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	0800c538 	.word	0x0800c538
 8005098:	0800c9bc 	.word	0x0800c9bc
 800509c:	0800ca14 	.word	0x0800ca14

080050a0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	; 0x28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80050ae:	2300      	movs	r3, #0
 80050b0:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80050b6:	6a3b      	ldr	r3, [r7, #32]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d104      	bne.n	80050c6 <xQueueGenericReceive+0x26>
 80050bc:	f240 41dd 	movw	r1, #1245	; 0x4dd
 80050c0:	4873      	ldr	r0, [pc, #460]	; (8005290 <xQueueGenericReceive+0x1f0>)
 80050c2:	f7ff f82a 	bl	800411a <cmr_panic>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d108      	bne.n	80050de <xQueueGenericReceive+0x3e>
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d004      	beq.n	80050de <xQueueGenericReceive+0x3e>
 80050d4:	f240 41de 	movw	r1, #1246	; 0x4de
 80050d8:	486e      	ldr	r0, [pc, #440]	; (8005294 <xQueueGenericReceive+0x1f4>)
 80050da:	f7ff f81e 	bl	800411a <cmr_panic>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050de:	f000 ff7d 	bl	8005fdc <xTaskGetSchedulerState>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d107      	bne.n	80050f8 <xQueueGenericReceive+0x58>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d004      	beq.n	80050f8 <xQueueGenericReceive+0x58>
 80050ee:	f240 41e1 	movw	r1, #1249	; 0x4e1
 80050f2:	4869      	ldr	r0, [pc, #420]	; (8005298 <xQueueGenericReceive+0x1f8>)
 80050f4:	f7ff f811 	bl	800411a <cmr_panic>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80050f8:	f001 f97c 	bl	80063f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005100:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d046      	beq.n	8005196 <xQueueGenericReceive+0xf6>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8005108:	6a3b      	ldr	r3, [r7, #32]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800510e:	68b9      	ldr	r1, [r7, #8]
 8005110:	6a38      	ldr	r0, [r7, #32]
 8005112:	f000 f98f 	bl	8005434 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d121      	bne.n	8005160 <xQueueGenericReceive+0xc0>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	1e5a      	subs	r2, r3, #1
 8005120:	6a3b      	ldr	r3, [r7, #32]
 8005122:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005124:	6a3b      	ldr	r3, [r7, #32]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d104      	bne.n	8005136 <xQueueGenericReceive+0x96>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800512c:	f000 ffea 	bl	8006104 <pvTaskIncrementMutexHeldCount>
 8005130:	4602      	mov	r2, r0
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d027      	beq.n	800518e <xQueueGenericReceive+0xee>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800513e:	6a3b      	ldr	r3, [r7, #32]
 8005140:	3310      	adds	r3, #16
 8005142:	4618      	mov	r0, r3
 8005144:	f000 fdea 	bl	8005d1c <xTaskRemoveFromEventList>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d01f      	beq.n	800518e <xQueueGenericReceive+0xee>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800514e:	4b53      	ldr	r3, [pc, #332]	; (800529c <xQueueGenericReceive+0x1fc>)
 8005150:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	f3bf 8f4f 	dsb	sy
 800515a:	f3bf 8f6f 	isb	sy
 800515e:	e016      	b.n	800518e <xQueueGenericReceive+0xee>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00f      	beq.n	800518e <xQueueGenericReceive+0xee>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	3324      	adds	r3, #36	; 0x24
 8005172:	4618      	mov	r0, r3
 8005174:	f000 fdd2 	bl	8005d1c <xTaskRemoveFromEventList>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d007      	beq.n	800518e <xQueueGenericReceive+0xee>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800517e:	4b47      	ldr	r3, [pc, #284]	; (800529c <xQueueGenericReceive+0x1fc>)
 8005180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005184:	601a      	str	r2, [r3, #0]
 8005186:	f3bf 8f4f 	dsb	sy
 800518a:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800518e:	f001 f95b 	bl	8006448 <vPortExitCritical>
				return pdPASS;
 8005192:	2301      	movs	r3, #1
 8005194:	e077      	b.n	8005286 <xQueueGenericReceive+0x1e6>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d103      	bne.n	80051a4 <xQueueGenericReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800519c:	f001 f954 	bl	8006448 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80051a0:	2300      	movs	r3, #0
 80051a2:	e070      	b.n	8005286 <xQueueGenericReceive+0x1e6>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d106      	bne.n	80051b8 <xQueueGenericReceive+0x118>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80051aa:	f107 0310 	add.w	r3, r7, #16
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 fe12 	bl	8005dd8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051b4:	2301      	movs	r3, #1
 80051b6:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051b8:	f001 f946 	bl	8006448 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051bc:	f000 fbb6 	bl	800592c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051c0:	f001 f918 	bl	80063f4 <vPortEnterCritical>
 80051c4:	6a3b      	ldr	r3, [r7, #32]
 80051c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80051ca:	b25b      	sxtb	r3, r3
 80051cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d0:	d103      	bne.n	80051da <xQueueGenericReceive+0x13a>
 80051d2:	6a3b      	ldr	r3, [r7, #32]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051da:	6a3b      	ldr	r3, [r7, #32]
 80051dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051e0:	b25b      	sxtb	r3, r3
 80051e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e6:	d103      	bne.n	80051f0 <xQueueGenericReceive+0x150>
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051f0:	f001 f92a 	bl	8006448 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051f4:	1d3a      	adds	r2, r7, #4
 80051f6:	f107 0310 	add.w	r3, r7, #16
 80051fa:	4611      	mov	r1, r2
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 fe09 	bl	8005e14 <xTaskCheckForTimeOut>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d131      	bne.n	800526c <xQueueGenericReceive+0x1cc>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005208:	6a38      	ldr	r0, [r7, #32]
 800520a:	f000 f98b 	bl	8005524 <prvIsQueueEmpty>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d025      	beq.n	8005260 <xQueueGenericReceive+0x1c0>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d108      	bne.n	800522e <xQueueGenericReceive+0x18e>
					{
						taskENTER_CRITICAL();
 800521c:	f001 f8ea 	bl	80063f4 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005220:	6a3b      	ldr	r3, [r7, #32]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	4618      	mov	r0, r3
 8005226:	f000 fef7 	bl	8006018 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800522a:	f001 f90d 	bl	8006448 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	3324      	adds	r3, #36	; 0x24
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	4611      	mov	r1, r2
 8005236:	4618      	mov	r0, r3
 8005238:	f000 fd50 	bl	8005cdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800523c:	6a38      	ldr	r0, [r7, #32]
 800523e:	f000 f91f 	bl	8005480 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005242:	f000 fb81 	bl	8005948 <xTaskResumeAll>
 8005246:	4603      	mov	r3, r0
 8005248:	2b00      	cmp	r3, #0
 800524a:	f47f af55 	bne.w	80050f8 <xQueueGenericReceive+0x58>
				{
					portYIELD_WITHIN_API();
 800524e:	4b13      	ldr	r3, [pc, #76]	; (800529c <xQueueGenericReceive+0x1fc>)
 8005250:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	e74b      	b.n	80050f8 <xQueueGenericReceive+0x58>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005260:	6a38      	ldr	r0, [r7, #32]
 8005262:	f000 f90d 	bl	8005480 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005266:	f000 fb6f 	bl	8005948 <xTaskResumeAll>
 800526a:	e745      	b.n	80050f8 <xQueueGenericReceive+0x58>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800526c:	6a38      	ldr	r0, [r7, #32]
 800526e:	f000 f907 	bl	8005480 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005272:	f000 fb69 	bl	8005948 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005276:	6a38      	ldr	r0, [r7, #32]
 8005278:	f000 f954 	bl	8005524 <prvIsQueueEmpty>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	f43f af3a 	beq.w	80050f8 <xQueueGenericReceive+0x58>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005284:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005286:	4618      	mov	r0, r3
 8005288:	3728      	adds	r7, #40	; 0x28
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	0800c538 	.word	0x0800c538
 8005294:	0800caac 	.word	0x0800caac
 8005298:	0800c928 	.word	0x0800c928
 800529c:	e000ed04 	.word	0xe000ed04

080052a0 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b08c      	sub	sp, #48	; 0x30
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 80052b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d104      	bne.n	80052c0 <xQueueReceiveFromISR+0x20>
 80052b6:	f240 51a1 	movw	r1, #1441	; 0x5a1
 80052ba:	4830      	ldr	r0, [pc, #192]	; (800537c <xQueueReceiveFromISR+0xdc>)
 80052bc:	f7fe ff2d 	bl	800411a <cmr_panic>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d108      	bne.n	80052d8 <xQueueReceiveFromISR+0x38>
 80052c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d004      	beq.n	80052d8 <xQueueReceiveFromISR+0x38>
 80052ce:	f240 51a2 	movw	r1, #1442	; 0x5a2
 80052d2:	482b      	ldr	r0, [pc, #172]	; (8005380 <xQueueReceiveFromISR+0xe0>)
 80052d4:	f7fe ff21 	bl	800411a <cmr_panic>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80052d8:	f001 f956 	bl	8006588 <vPortValidateInterruptPriority>
	__asm volatile
 80052dc:	f3ef 8211 	mrs	r2, BASEPRI
 80052e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	61ba      	str	r2, [r7, #24]
 80052f2:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80052f4:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052f6:	627b      	str	r3, [r7, #36]	; 0x24
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fc:	623b      	str	r3, [r7, #32]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d02d      	beq.n	8005360 <xQueueReceiveFromISR+0xc0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005306:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800530a:	77fb      	strb	r3, [r7, #31]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800530c:	68b9      	ldr	r1, [r7, #8]
 800530e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005310:	f000 f890 	bl	8005434 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8005314:	6a3b      	ldr	r3, [r7, #32]
 8005316:	1e5a      	subs	r2, r3, #1
 8005318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800531c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005324:	d112      	bne.n	800534c <xQueueReceiveFromISR+0xac>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d015      	beq.n	800535a <xQueueReceiveFromISR+0xba>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800532e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005330:	3310      	adds	r3, #16
 8005332:	4618      	mov	r0, r3
 8005334:	f000 fcf2 	bl	8005d1c <xTaskRemoveFromEventList>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00d      	beq.n	800535a <xQueueReceiveFromISR+0xba>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00a      	beq.n	800535a <xQueueReceiveFromISR+0xba>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	601a      	str	r2, [r3, #0]
 800534a:	e006      	b.n	800535a <xQueueReceiveFromISR+0xba>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800534c:	7ffb      	ldrb	r3, [r7, #31]
 800534e:	3301      	adds	r3, #1
 8005350:	b2db      	uxtb	r3, r3
 8005352:	b25a      	sxtb	r2, r3
 8005354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005356:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800535a:	2301      	movs	r3, #1
 800535c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800535e:	e001      	b.n	8005364 <xQueueReceiveFromISR+0xc4>
		}
		else
		{
			xReturn = pdFAIL;
 8005360:	2300      	movs	r3, #0
 8005362:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005366:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f383 8811 	msr	BASEPRI, r3
}
 800536e:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005372:	4618      	mov	r0, r3
 8005374:	3730      	adds	r7, #48	; 0x30
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	0800c538 	.word	0x0800c538
 8005380:	0800caac 	.word	0x0800caac

08005384 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b08a      	sub	sp, #40	; 0x28
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d104      	bne.n	80053a2 <xQueuePeekFromISR+0x1e>
 8005398:	f240 51fd 	movw	r1, #1533	; 0x5fd
 800539c:	4822      	ldr	r0, [pc, #136]	; (8005428 <xQueuePeekFromISR+0xa4>)
 800539e:	f7fe febc 	bl	800411a <cmr_panic>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d108      	bne.n	80053ba <xQueuePeekFromISR+0x36>
 80053a8:	6a3b      	ldr	r3, [r7, #32]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d004      	beq.n	80053ba <xQueuePeekFromISR+0x36>
 80053b0:	f240 51fe 	movw	r1, #1534	; 0x5fe
 80053b4:	481d      	ldr	r0, [pc, #116]	; (800542c <xQueuePeekFromISR+0xa8>)
 80053b6:	f7fe feb0 	bl	800411a <cmr_panic>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d104      	bne.n	80053cc <xQueuePeekFromISR+0x48>
 80053c2:	f240 51ff 	movw	r1, #1535	; 0x5ff
 80053c6:	481a      	ldr	r0, [pc, #104]	; (8005430 <xQueuePeekFromISR+0xac>)
 80053c8:	f7fe fea7 	bl	800411a <cmr_panic>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053cc:	f001 f8dc 	bl	8006588 <vPortValidateInterruptPriority>
	__asm volatile
 80053d0:	f3ef 8211 	mrs	r2, BASEPRI
 80053d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d8:	f383 8811 	msr	BASEPRI, r3
 80053dc:	f3bf 8f6f 	isb	sy
 80053e0:	f3bf 8f4f 	dsb	sy
 80053e4:	617a      	str	r2, [r7, #20]
 80053e6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80053e8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053ea:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053ec:	6a3b      	ldr	r3, [r7, #32]
 80053ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00c      	beq.n	800540e <xQueuePeekFromISR+0x8a>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053fa:	6839      	ldr	r1, [r7, #0]
 80053fc:	6a38      	ldr	r0, [r7, #32]
 80053fe:	f000 f819 	bl	8005434 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8005402:	6a3b      	ldr	r3, [r7, #32]
 8005404:	69ba      	ldr	r2, [r7, #24]
 8005406:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
 8005408:	2301      	movs	r3, #1
 800540a:	627b      	str	r3, [r7, #36]	; 0x24
 800540c:	e001      	b.n	8005412 <xQueuePeekFromISR+0x8e>
		}
		else
		{
			xReturn = pdFAIL;
 800540e:	2300      	movs	r3, #0
 8005410:	627b      	str	r3, [r7, #36]	; 0x24
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f383 8811 	msr	BASEPRI, r3
}
 800541c:	bf00      	nop
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800541e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005420:	4618      	mov	r0, r3
 8005422:	3728      	adds	r7, #40	; 0x28
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	0800c538 	.word	0x0800c538
 800542c:	0800caac 	.word	0x0800caac
 8005430:	0800cb34 	.word	0x0800cb34

08005434 <prvCopyDataFromQueue>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d018      	beq.n	8005478 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68da      	ldr	r2, [r3, #12]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	441a      	add	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	429a      	cmp	r2, r3
 800545e:	d303      	bcc.n	8005468 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68d9      	ldr	r1, [r3, #12]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005470:	461a      	mov	r2, r3
 8005472:	6838      	ldr	r0, [r7, #0]
 8005474:	f006 fa9e 	bl	800b9b4 <memcpy>
	}
}
 8005478:	bf00      	nop
 800547a:	3708      	adds	r7, #8
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005488:	f000 ffb4 	bl	80063f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005492:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005494:	e011      	b.n	80054ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	2b00      	cmp	r3, #0
 800549c:	d012      	beq.n	80054c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	3324      	adds	r3, #36	; 0x24
 80054a2:	4618      	mov	r0, r3
 80054a4:	f000 fc3a 	bl	8005d1c <xTaskRemoveFromEventList>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80054ae:	f000 fd09 	bl	8005ec4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80054b2:	7bfb      	ldrb	r3, [r7, #15]
 80054b4:	3b01      	subs	r3, #1
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	dce9      	bgt.n	8005496 <prvUnlockQueue+0x16>
 80054c2:	e000      	b.n	80054c6 <prvUnlockQueue+0x46>
					break;
 80054c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	22ff      	movs	r2, #255	; 0xff
 80054ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80054ce:	f000 ffbb 	bl	8006448 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80054d2:	f000 ff8f 	bl	80063f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054de:	e011      	b.n	8005504 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d012      	beq.n	800550e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3310      	adds	r3, #16
 80054ec:	4618      	mov	r0, r3
 80054ee:	f000 fc15 	bl	8005d1c <xTaskRemoveFromEventList>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80054f8:	f000 fce4 	bl	8005ec4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80054fc:	7bbb      	ldrb	r3, [r7, #14]
 80054fe:	3b01      	subs	r3, #1
 8005500:	b2db      	uxtb	r3, r3
 8005502:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005504:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005508:	2b00      	cmp	r3, #0
 800550a:	dce9      	bgt.n	80054e0 <prvUnlockQueue+0x60>
 800550c:	e000      	b.n	8005510 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800550e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	22ff      	movs	r2, #255	; 0xff
 8005514:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005518:	f000 ff96 	bl	8006448 <vPortExitCritical>
}
 800551c:	bf00      	nop
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800552c:	f000 ff62 	bl	80063f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005534:	2b00      	cmp	r3, #0
 8005536:	d102      	bne.n	800553e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005538:	2301      	movs	r3, #1
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	e001      	b.n	8005542 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800553e:	2300      	movs	r3, #0
 8005540:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005542:	f000 ff81 	bl	8006448 <vPortExitCritical>

	return xReturn;
 8005546:	68fb      	ldr	r3, [r7, #12]
}
 8005548:	4618      	mov	r0, r3
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005550:	b580      	push	{r7, lr}
 8005552:	b08a      	sub	sp, #40	; 0x28
 8005554:	af04      	add	r7, sp, #16
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
 800555c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800555e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005560:	2b00      	cmp	r3, #0
 8005562:	d104      	bne.n	800556e <xTaskCreateStatic+0x1e>
 8005564:	f240 2155 	movw	r1, #597	; 0x255
 8005568:	4817      	ldr	r0, [pc, #92]	; (80055c8 <xTaskCreateStatic+0x78>)
 800556a:	f7fe fdd6 	bl	800411a <cmr_panic>
		configASSERT( pxTaskBuffer != NULL );
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	d104      	bne.n	800557e <xTaskCreateStatic+0x2e>
 8005574:	f240 2156 	movw	r1, #598	; 0x256
 8005578:	4814      	ldr	r0, [pc, #80]	; (80055cc <xTaskCreateStatic+0x7c>)
 800557a:	f7fe fdce 	bl	800411a <cmr_panic>

		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800557e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005580:	2b00      	cmp	r3, #0
 8005582:	d01a      	beq.n	80055ba <xTaskCreateStatic+0x6a>
 8005584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005586:	2b00      	cmp	r3, #0
 8005588:	d017      	beq.n	80055ba <xTaskCreateStatic+0x6a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800558a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558c:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005592:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005594:	2300      	movs	r3, #0
 8005596:	9303      	str	r3, [sp, #12]
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	9302      	str	r3, [sp, #8]
 800559c:	f107 0310 	add.w	r3, r7, #16
 80055a0:	9301      	str	r3, [sp, #4]
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	9300      	str	r3, [sp, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	68b9      	ldr	r1, [r7, #8]
 80055ac:	68f8      	ldr	r0, [r7, #12]
 80055ae:	f000 f80f 	bl	80055d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80055b2:	6978      	ldr	r0, [r7, #20]
 80055b4:	f000 f880 	bl	80056b8 <prvAddNewTaskToReadyList>
 80055b8:	e001      	b.n	80055be <xTaskCreateStatic+0x6e>
		}
		else
		{
			xReturn = NULL;
 80055ba:	2300      	movs	r3, #0
 80055bc:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 80055be:	693b      	ldr	r3, [r7, #16]
	}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3718      	adds	r7, #24
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	0800cbd0 	.word	0x0800cbd0
 80055cc:	0800cc24 	.word	0x0800cc24

080055d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
 80055dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80055de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80055e8:	3b01      	subs	r3, #1
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	f023 0307 	bic.w	r3, r3, #7
 80055f6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	f003 0307 	and.w	r3, r3, #7
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d004      	beq.n	800560c <prvInitialiseNewTask+0x3c>
 8005602:	f240 312b 	movw	r1, #811	; 0x32b
 8005606:	482b      	ldr	r0, [pc, #172]	; (80056b4 <prvInitialiseNewTask+0xe4>)
 8005608:	f7fe fd87 	bl	800411a <cmr_panic>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800560c:	2300      	movs	r3, #0
 800560e:	617b      	str	r3, [r7, #20]
 8005610:	e012      	b.n	8005638 <prvInitialiseNewTask+0x68>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	4413      	add	r3, r2
 8005618:	7819      	ldrb	r1, [r3, #0]
 800561a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	4413      	add	r3, r2
 8005620:	3334      	adds	r3, #52	; 0x34
 8005622:	460a      	mov	r2, r1
 8005624:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	4413      	add	r3, r2
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d006      	beq.n	8005640 <prvInitialiseNewTask+0x70>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	3301      	adds	r3, #1
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	2b1f      	cmp	r3, #31
 800563c:	d9e9      	bls.n	8005612 <prvInitialiseNewTask+0x42>
 800563e:	e000      	b.n	8005642 <prvInitialiseNewTask+0x72>
		{
			break;
 8005640:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	2b06      	cmp	r3, #6
 800564e:	d901      	bls.n	8005654 <prvInitialiseNewTask+0x84>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005650:	2306      	movs	r3, #6
 8005652:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005656:	6a3a      	ldr	r2, [r7, #32]
 8005658:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800565a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800565c:	6a3a      	ldr	r2, [r7, #32]
 800565e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8005660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005662:	2200      	movs	r2, #0
 8005664:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005668:	3304      	adds	r3, #4
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff fb00 	bl	8004c70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005672:	3318      	adds	r3, #24
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff fafb 	bl	8004c70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800567a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800567e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	f1c3 0207 	rsb	r2, r3, #7
 8005686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005688:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800568a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800568e:	625a      	str	r2, [r3, #36]	; 0x24
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005690:	683a      	ldr	r2, [r7, #0]
 8005692:	68f9      	ldr	r1, [r7, #12]
 8005694:	6938      	ldr	r0, [r7, #16]
 8005696:	f000 fdaf 	bl	80061f8 <pxPortInitialiseStack>
 800569a:	4602      	mov	r2, r0
 800569c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d002      	beq.n	80056ac <prvInitialiseNewTask+0xdc>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056aa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056ac:	bf00      	nop
 80056ae:	3718      	adds	r7, #24
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	0800cc78 	.word	0x0800cc78

080056b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056c0:	f000 fe98 	bl	80063f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056c4:	4b2a      	ldr	r3, [pc, #168]	; (8005770 <prvAddNewTaskToReadyList+0xb8>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3301      	adds	r3, #1
 80056ca:	4a29      	ldr	r2, [pc, #164]	; (8005770 <prvAddNewTaskToReadyList+0xb8>)
 80056cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80056ce:	4b29      	ldr	r3, [pc, #164]	; (8005774 <prvAddNewTaskToReadyList+0xbc>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80056d6:	4a27      	ldr	r2, [pc, #156]	; (8005774 <prvAddNewTaskToReadyList+0xbc>)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80056dc:	4b24      	ldr	r3, [pc, #144]	; (8005770 <prvAddNewTaskToReadyList+0xb8>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d110      	bne.n	8005706 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056e4:	f000 fc12 	bl	8005f0c <prvInitialiseTaskLists>
 80056e8:	e00d      	b.n	8005706 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056ea:	4b23      	ldr	r3, [pc, #140]	; (8005778 <prvAddNewTaskToReadyList+0xc0>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d109      	bne.n	8005706 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80056f2:	4b20      	ldr	r3, [pc, #128]	; (8005774 <prvAddNewTaskToReadyList+0xbc>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d802      	bhi.n	8005706 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005700:	4a1c      	ldr	r2, [pc, #112]	; (8005774 <prvAddNewTaskToReadyList+0xbc>)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005706:	4b1d      	ldr	r3, [pc, #116]	; (800577c <prvAddNewTaskToReadyList+0xc4>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3301      	adds	r3, #1
 800570c:	4a1b      	ldr	r2, [pc, #108]	; (800577c <prvAddNewTaskToReadyList+0xc4>)
 800570e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005714:	2201      	movs	r2, #1
 8005716:	409a      	lsls	r2, r3
 8005718:	4b19      	ldr	r3, [pc, #100]	; (8005780 <prvAddNewTaskToReadyList+0xc8>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4313      	orrs	r3, r2
 800571e:	4a18      	ldr	r2, [pc, #96]	; (8005780 <prvAddNewTaskToReadyList+0xc8>)
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005726:	4613      	mov	r3, r2
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	4413      	add	r3, r2
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	4a15      	ldr	r2, [pc, #84]	; (8005784 <prvAddNewTaskToReadyList+0xcc>)
 8005730:	441a      	add	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3304      	adds	r3, #4
 8005736:	4619      	mov	r1, r3
 8005738:	4610      	mov	r0, r2
 800573a:	f7ff faa6 	bl	8004c8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800573e:	f000 fe83 	bl	8006448 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005742:	4b0d      	ldr	r3, [pc, #52]	; (8005778 <prvAddNewTaskToReadyList+0xc0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00e      	beq.n	8005768 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800574a:	4b0a      	ldr	r3, [pc, #40]	; (8005774 <prvAddNewTaskToReadyList+0xbc>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005754:	429a      	cmp	r2, r3
 8005756:	d207      	bcs.n	8005768 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005758:	4b0b      	ldr	r3, [pc, #44]	; (8005788 <prvAddNewTaskToReadyList+0xd0>)
 800575a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	f3bf 8f4f 	dsb	sy
 8005764:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005768:	bf00      	nop
 800576a:	3708      	adds	r7, #8
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	2002f374 	.word	0x2002f374
 8005774:	2002f28c 	.word	0x2002f28c
 8005778:	2002f380 	.word	0x2002f380
 800577c:	2002f390 	.word	0x2002f390
 8005780:	2002f37c 	.word	0x2002f37c
 8005784:	2002f290 	.word	0x2002f290
 8005788:	e000ed04 	.word	0xe000ed04

0800578c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005796:	2300      	movs	r3, #0
 8005798:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d104      	bne.n	80057aa <vTaskDelayUntil+0x1e>
 80057a0:	f240 4179 	movw	r1, #1145	; 0x479
 80057a4:	482c      	ldr	r0, [pc, #176]	; (8005858 <vTaskDelayUntil+0xcc>)
 80057a6:	f7fe fcb8 	bl	800411a <cmr_panic>
		configASSERT( ( xTimeIncrement > 0U ) );
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d104      	bne.n	80057ba <vTaskDelayUntil+0x2e>
 80057b0:	f240 417a 	movw	r1, #1146	; 0x47a
 80057b4:	4829      	ldr	r0, [pc, #164]	; (800585c <vTaskDelayUntil+0xd0>)
 80057b6:	f7fe fcb0 	bl	800411a <cmr_panic>
		configASSERT( uxSchedulerSuspended == 0 );
 80057ba:	4b29      	ldr	r3, [pc, #164]	; (8005860 <vTaskDelayUntil+0xd4>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d004      	beq.n	80057cc <vTaskDelayUntil+0x40>
 80057c2:	f240 417b 	movw	r1, #1147	; 0x47b
 80057c6:	4827      	ldr	r0, [pc, #156]	; (8005864 <vTaskDelayUntil+0xd8>)
 80057c8:	f7fe fca7 	bl	800411a <cmr_panic>

		vTaskSuspendAll();
 80057cc:	f000 f8ae 	bl	800592c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80057d0:	4b25      	ldr	r3, [pc, #148]	; (8005868 <vTaskDelayUntil+0xdc>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	4413      	add	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d20b      	bcs.n	8005802 <vTaskDelayUntil+0x76>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d211      	bcs.n	8005818 <vTaskDelayUntil+0x8c>
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d90d      	bls.n	8005818 <vTaskDelayUntil+0x8c>
				{
					xShouldDelay = pdTRUE;
 80057fc:	2301      	movs	r3, #1
 80057fe:	617b      	str	r3, [r7, #20]
 8005800:	e00a      	b.n	8005818 <vTaskDelayUntil+0x8c>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	429a      	cmp	r2, r3
 800580a:	d303      	bcc.n	8005814 <vTaskDelayUntil+0x88>
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	429a      	cmp	r2, r3
 8005812:	d901      	bls.n	8005818 <vTaskDelayUntil+0x8c>
				{
					xShouldDelay = pdTRUE;
 8005814:	2301      	movs	r3, #1
 8005816:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d006      	beq.n	8005832 <vTaskDelayUntil+0xa6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2100      	movs	r1, #0
 800582c:	4618      	mov	r0, r3
 800582e:	f000 fc7d 	bl	800612c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005832:	f000 f889 	bl	8005948 <xTaskResumeAll>
 8005836:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d107      	bne.n	800584e <vTaskDelayUntil+0xc2>
		{
			portYIELD_WITHIN_API();
 800583e:	4b0b      	ldr	r3, [pc, #44]	; (800586c <vTaskDelayUntil+0xe0>)
 8005840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	f3bf 8f4f 	dsb	sy
 800584a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800584e:	bf00      	nop
 8005850:	3718      	adds	r7, #24
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	0800cd20 	.word	0x0800cd20
 800585c:	0800cd70 	.word	0x0800cd70
 8005860:	2002f39c 	.word	0x2002f39c
 8005864:	0800cdc4 	.word	0x0800cdc4
 8005868:	2002f378 	.word	0x2002f378
 800586c:	e000ed04 	.word	0xe000ed04

08005870 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b08a      	sub	sp, #40	; 0x28
 8005874:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005876:	2300      	movs	r3, #0
 8005878:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800587a:	2300      	movs	r3, #0
 800587c:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800587e:	1d3a      	adds	r2, r7, #4
 8005880:	f107 0108 	add.w	r1, r7, #8
 8005884:	f107 030c 	add.w	r3, r7, #12
 8005888:	4618      	mov	r0, r3
 800588a:	f7fe fdd7 	bl	800443c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800588e:	6879      	ldr	r1, [r7, #4]
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	9202      	str	r2, [sp, #8]
 8005896:	9301      	str	r3, [sp, #4]
 8005898:	2300      	movs	r3, #0
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	2300      	movs	r3, #0
 800589e:	460a      	mov	r2, r1
 80058a0:	491b      	ldr	r1, [pc, #108]	; (8005910 <vTaskStartScheduler+0xa0>)
 80058a2:	481c      	ldr	r0, [pc, #112]	; (8005914 <vTaskStartScheduler+0xa4>)
 80058a4:	f7ff fe54 	bl	8005550 <xTaskCreateStatic>
 80058a8:	4603      	mov	r3, r0
 80058aa:	4a1b      	ldr	r2, [pc, #108]	; (8005918 <vTaskStartScheduler+0xa8>)
 80058ac:	6013      	str	r3, [r2, #0]
												( void * ) NULL,
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80058ae:	4b1a      	ldr	r3, [pc, #104]	; (8005918 <vTaskStartScheduler+0xa8>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d002      	beq.n	80058bc <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 80058b6:	2301      	movs	r3, #1
 80058b8:	617b      	str	r3, [r7, #20]
 80058ba:	e001      	b.n	80058c0 <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 80058bc:	2300      	movs	r3, #0
 80058be:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d116      	bne.n	80058f4 <vTaskStartScheduler+0x84>
	__asm volatile
 80058c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ca:	f383 8811 	msr	BASEPRI, r3
 80058ce:	f3bf 8f6f 	isb	sy
 80058d2:	f3bf 8f4f 	dsb	sy
 80058d6:	613b      	str	r3, [r7, #16]
}
 80058d8:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80058da:	4b10      	ldr	r3, [pc, #64]	; (800591c <vTaskStartScheduler+0xac>)
 80058dc:	f04f 32ff 	mov.w	r2, #4294967295
 80058e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80058e2:	4b0f      	ldr	r3, [pc, #60]	; (8005920 <vTaskStartScheduler+0xb0>)
 80058e4:	2201      	movs	r2, #1
 80058e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80058e8:	4b0e      	ldr	r3, [pc, #56]	; (8005924 <vTaskStartScheduler+0xb4>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80058ee:	f000 fcfb 	bl	80062e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80058f2:	e008      	b.n	8005906 <vTaskStartScheduler+0x96>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058fa:	d104      	bne.n	8005906 <vTaskStartScheduler+0x96>
 80058fc:	f240 7184 	movw	r1, #1924	; 0x784
 8005900:	4809      	ldr	r0, [pc, #36]	; (8005928 <vTaskStartScheduler+0xb8>)
 8005902:	f7fe fc0a 	bl	800411a <cmr_panic>
}
 8005906:	bf00      	nop
 8005908:	3718      	adds	r7, #24
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	0800ceac 	.word	0x0800ceac
 8005914:	08005edd 	.word	0x08005edd
 8005918:	2002f398 	.word	0x2002f398
 800591c:	2002f394 	.word	0x2002f394
 8005920:	2002f380 	.word	0x2002f380
 8005924:	2002f378 	.word	0x2002f378
 8005928:	0800ceb4 	.word	0x0800ceb4

0800592c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800592c:	b480      	push	{r7}
 800592e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005930:	4b04      	ldr	r3, [pc, #16]	; (8005944 <vTaskSuspendAll+0x18>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	3301      	adds	r3, #1
 8005936:	4a03      	ldr	r2, [pc, #12]	; (8005944 <vTaskSuspendAll+0x18>)
 8005938:	6013      	str	r3, [r2, #0]
}
 800593a:	bf00      	nop
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	2002f39c 	.word	0x2002f39c

08005948 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800594e:	2300      	movs	r3, #0
 8005950:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005952:	2300      	movs	r3, #0
 8005954:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005956:	4b3e      	ldr	r3, [pc, #248]	; (8005a50 <xTaskResumeAll+0x108>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d104      	bne.n	8005968 <xTaskResumeAll+0x20>
 800595e:	f44f 61fd 	mov.w	r1, #2024	; 0x7e8
 8005962:	483c      	ldr	r0, [pc, #240]	; (8005a54 <xTaskResumeAll+0x10c>)
 8005964:	f7fe fbd9 	bl	800411a <cmr_panic>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005968:	f000 fd44 	bl	80063f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800596c:	4b38      	ldr	r3, [pc, #224]	; (8005a50 <xTaskResumeAll+0x108>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3b01      	subs	r3, #1
 8005972:	4a37      	ldr	r2, [pc, #220]	; (8005a50 <xTaskResumeAll+0x108>)
 8005974:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005976:	4b36      	ldr	r3, [pc, #216]	; (8005a50 <xTaskResumeAll+0x108>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d161      	bne.n	8005a42 <xTaskResumeAll+0xfa>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800597e:	4b36      	ldr	r3, [pc, #216]	; (8005a58 <xTaskResumeAll+0x110>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d05d      	beq.n	8005a42 <xTaskResumeAll+0xfa>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005986:	e02e      	b.n	80059e6 <xTaskResumeAll+0x9e>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005988:	4b34      	ldr	r3, [pc, #208]	; (8005a5c <xTaskResumeAll+0x114>)
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3318      	adds	r3, #24
 8005994:	4618      	mov	r0, r3
 8005996:	f7ff f9d5 	bl	8004d44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	3304      	adds	r3, #4
 800599e:	4618      	mov	r0, r3
 80059a0:	f7ff f9d0 	bl	8004d44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a8:	2201      	movs	r2, #1
 80059aa:	409a      	lsls	r2, r3
 80059ac:	4b2c      	ldr	r3, [pc, #176]	; (8005a60 <xTaskResumeAll+0x118>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	4a2b      	ldr	r2, [pc, #172]	; (8005a60 <xTaskResumeAll+0x118>)
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ba:	4613      	mov	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	4413      	add	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4a28      	ldr	r2, [pc, #160]	; (8005a64 <xTaskResumeAll+0x11c>)
 80059c4:	441a      	add	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	3304      	adds	r3, #4
 80059ca:	4619      	mov	r1, r3
 80059cc:	4610      	mov	r0, r2
 80059ce:	f7ff f95c 	bl	8004c8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059d6:	4b24      	ldr	r3, [pc, #144]	; (8005a68 <xTaskResumeAll+0x120>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059dc:	429a      	cmp	r2, r3
 80059de:	d302      	bcc.n	80059e6 <xTaskResumeAll+0x9e>
					{
						xYieldPending = pdTRUE;
 80059e0:	4b22      	ldr	r3, [pc, #136]	; (8005a6c <xTaskResumeAll+0x124>)
 80059e2:	2201      	movs	r2, #1
 80059e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059e6:	4b1d      	ldr	r3, [pc, #116]	; (8005a5c <xTaskResumeAll+0x114>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1cc      	bne.n	8005988 <xTaskResumeAll+0x40>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d001      	beq.n	80059f8 <xTaskResumeAll+0xb0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80059f4:	f000 facc 	bl	8005f90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80059f8:	4b1d      	ldr	r3, [pc, #116]	; (8005a70 <xTaskResumeAll+0x128>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d010      	beq.n	8005a26 <xTaskResumeAll+0xde>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a04:	f000 f85a 	bl	8005abc <xTaskIncrementTick>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d002      	beq.n	8005a14 <xTaskResumeAll+0xcc>
							{
								xYieldPending = pdTRUE;
 8005a0e:	4b17      	ldr	r3, [pc, #92]	; (8005a6c <xTaskResumeAll+0x124>)
 8005a10:	2201      	movs	r2, #1
 8005a12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	3b01      	subs	r3, #1
 8005a18:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1f1      	bne.n	8005a04 <xTaskResumeAll+0xbc>

						uxPendedTicks = 0;
 8005a20:	4b13      	ldr	r3, [pc, #76]	; (8005a70 <xTaskResumeAll+0x128>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a26:	4b11      	ldr	r3, [pc, #68]	; (8005a6c <xTaskResumeAll+0x124>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <xTaskResumeAll+0xfa>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a32:	4b10      	ldr	r3, [pc, #64]	; (8005a74 <xTaskResumeAll+0x12c>)
 8005a34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	f3bf 8f4f 	dsb	sy
 8005a3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a42:	f000 fd01 	bl	8006448 <vPortExitCritical>

	return xAlreadyYielded;
 8005a46:	68bb      	ldr	r3, [r7, #8]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	2002f39c 	.word	0x2002f39c
 8005a54:	0800cf24 	.word	0x0800cf24
 8005a58:	2002f374 	.word	0x2002f374
 8005a5c:	2002f34c 	.word	0x2002f34c
 8005a60:	2002f37c 	.word	0x2002f37c
 8005a64:	2002f290 	.word	0x2002f290
 8005a68:	2002f28c 	.word	0x2002f28c
 8005a6c:	2002f388 	.word	0x2002f388
 8005a70:	2002f384 	.word	0x2002f384
 8005a74:	e000ed04 	.word	0xe000ed04

08005a78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005a7e:	4b05      	ldr	r3, [pc, #20]	; (8005a94 <xTaskGetTickCount+0x1c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005a84:	687b      	ldr	r3, [r7, #4]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	2002f378 	.word	0x2002f378

08005a98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a9e:	f000 fd73 	bl	8006588 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005aa6:	4b04      	ldr	r3, [pc, #16]	; (8005ab8 <xTaskGetTickCountFromISR+0x20>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005aac:	683b      	ldr	r3, [r7, #0]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3708      	adds	r7, #8
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	2002f378 	.word	0x2002f378

08005abc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ac6:	4b4e      	ldr	r3, [pc, #312]	; (8005c00 <xTaskIncrementTick+0x144>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f040 8087 	bne.w	8005bde <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8005ad0:	4b4c      	ldr	r3, [pc, #304]	; (8005c04 <xTaskIncrementTick+0x148>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ad8:	4a4a      	ldr	r2, [pc, #296]	; (8005c04 <xTaskIncrementTick+0x148>)
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d11a      	bne.n	8005b1a <xTaskIncrementTick+0x5e>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ae4:	4b48      	ldr	r3, [pc, #288]	; (8005c08 <xTaskIncrementTick+0x14c>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d004      	beq.n	8005af8 <xTaskIncrementTick+0x3c>
 8005aee:	f640 11d9 	movw	r1, #2521	; 0x9d9
 8005af2:	4846      	ldr	r0, [pc, #280]	; (8005c0c <xTaskIncrementTick+0x150>)
 8005af4:	f7fe fb11 	bl	800411a <cmr_panic>
 8005af8:	4b43      	ldr	r3, [pc, #268]	; (8005c08 <xTaskIncrementTick+0x14c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60fb      	str	r3, [r7, #12]
 8005afe:	4b44      	ldr	r3, [pc, #272]	; (8005c10 <xTaskIncrementTick+0x154>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a41      	ldr	r2, [pc, #260]	; (8005c08 <xTaskIncrementTick+0x14c>)
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	4a42      	ldr	r2, [pc, #264]	; (8005c10 <xTaskIncrementTick+0x154>)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6013      	str	r3, [r2, #0]
 8005b0c:	4b41      	ldr	r3, [pc, #260]	; (8005c14 <xTaskIncrementTick+0x158>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3301      	adds	r3, #1
 8005b12:	4a40      	ldr	r2, [pc, #256]	; (8005c14 <xTaskIncrementTick+0x158>)
 8005b14:	6013      	str	r3, [r2, #0]
 8005b16:	f000 fa3b 	bl	8005f90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b1a:	4b3f      	ldr	r3, [pc, #252]	; (8005c18 <xTaskIncrementTick+0x15c>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d34d      	bcc.n	8005bc0 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b24:	4b38      	ldr	r3, [pc, #224]	; (8005c08 <xTaskIncrementTick+0x14c>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <xTaskIncrementTick+0x76>
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e000      	b.n	8005b34 <xTaskIncrementTick+0x78>
 8005b32:	2300      	movs	r3, #0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d004      	beq.n	8005b42 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b38:	4b37      	ldr	r3, [pc, #220]	; (8005c18 <xTaskIncrementTick+0x15c>)
 8005b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3e:	601a      	str	r2, [r3, #0]
					break;
 8005b40:	e03e      	b.n	8005bc0 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005b42:	4b31      	ldr	r3, [pc, #196]	; (8005c08 <xTaskIncrementTick+0x14c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d203      	bcs.n	8005b62 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b5a:	4a2f      	ldr	r2, [pc, #188]	; (8005c18 <xTaskIncrementTick+0x15c>)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6013      	str	r3, [r2, #0]
						break;
 8005b60:	e02e      	b.n	8005bc0 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	3304      	adds	r3, #4
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7ff f8ec 	bl	8004d44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d004      	beq.n	8005b7e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	3318      	adds	r3, #24
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7ff f8e3 	bl	8004d44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b82:	2201      	movs	r2, #1
 8005b84:	409a      	lsls	r2, r3
 8005b86:	4b25      	ldr	r3, [pc, #148]	; (8005c1c <xTaskIncrementTick+0x160>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	4a23      	ldr	r2, [pc, #140]	; (8005c1c <xTaskIncrementTick+0x160>)
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b94:	4613      	mov	r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	4a20      	ldr	r2, [pc, #128]	; (8005c20 <xTaskIncrementTick+0x164>)
 8005b9e:	441a      	add	r2, r3
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	4610      	mov	r0, r2
 8005ba8:	f7ff f86f 	bl	8004c8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb0:	4b1c      	ldr	r3, [pc, #112]	; (8005c24 <xTaskIncrementTick+0x168>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d3b4      	bcc.n	8005b24 <xTaskIncrementTick+0x68>
						{
							xSwitchRequired = pdTRUE;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bbe:	e7b1      	b.n	8005b24 <xTaskIncrementTick+0x68>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005bc0:	4b18      	ldr	r3, [pc, #96]	; (8005c24 <xTaskIncrementTick+0x168>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bc6:	4916      	ldr	r1, [pc, #88]	; (8005c20 <xTaskIncrementTick+0x164>)
 8005bc8:	4613      	mov	r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	4413      	add	r3, r2
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	440b      	add	r3, r1
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d907      	bls.n	8005be8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	e004      	b.n	8005be8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005bde:	4b12      	ldr	r3, [pc, #72]	; (8005c28 <xTaskIncrementTick+0x16c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3301      	adds	r3, #1
 8005be4:	4a10      	ldr	r2, [pc, #64]	; (8005c28 <xTaskIncrementTick+0x16c>)
 8005be6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005be8:	4b10      	ldr	r3, [pc, #64]	; (8005c2c <xTaskIncrementTick+0x170>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005bf4:	697b      	ldr	r3, [r7, #20]
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3718      	adds	r7, #24
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	2002f39c 	.word	0x2002f39c
 8005c04:	2002f378 	.word	0x2002f378
 8005c08:	2002f344 	.word	0x2002f344
 8005c0c:	0800cfbc 	.word	0x0800cfbc
 8005c10:	2002f348 	.word	0x2002f348
 8005c14:	2002f38c 	.word	0x2002f38c
 8005c18:	2002f394 	.word	0x2002f394
 8005c1c:	2002f37c 	.word	0x2002f37c
 8005c20:	2002f290 	.word	0x2002f290
 8005c24:	2002f28c 	.word	0x2002f28c
 8005c28:	2002f384 	.word	0x2002f384
 8005c2c:	2002f388 	.word	0x2002f388

08005c30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c36:	4b23      	ldr	r3, [pc, #140]	; (8005cc4 <vTaskSwitchContext+0x94>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c3e:	4b22      	ldr	r3, [pc, #136]	; (8005cc8 <vTaskSwitchContext+0x98>)
 8005c40:	2201      	movs	r2, #1
 8005c42:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c44:	e039      	b.n	8005cba <vTaskSwitchContext+0x8a>
		xYieldPending = pdFALSE;
 8005c46:	4b20      	ldr	r3, [pc, #128]	; (8005cc8 <vTaskSwitchContext+0x98>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005c4c:	4b1f      	ldr	r3, [pc, #124]	; (8005ccc <vTaskSwitchContext+0x9c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	fab3 f383 	clz	r3, r3
 8005c58:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8005c5a:	78fb      	ldrb	r3, [r7, #3]
 8005c5c:	f1c3 031f 	rsb	r3, r3, #31
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	491b      	ldr	r1, [pc, #108]	; (8005cd0 <vTaskSwitchContext+0xa0>)
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	4613      	mov	r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	4413      	add	r3, r2
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	440b      	add	r3, r1
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d104      	bne.n	8005c80 <vTaskSwitchContext+0x50>
 8005c76:	f640 21f6 	movw	r1, #2806	; 0xaf6
 8005c7a:	4816      	ldr	r0, [pc, #88]	; (8005cd4 <vTaskSwitchContext+0xa4>)
 8005c7c:	f7fe fa4d 	bl	800411a <cmr_panic>
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	4613      	mov	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4413      	add	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4a11      	ldr	r2, [pc, #68]	; (8005cd0 <vTaskSwitchContext+0xa0>)
 8005c8c:	4413      	add	r3, r2
 8005c8e:	60bb      	str	r3, [r7, #8]
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	605a      	str	r2, [r3, #4]
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	3308      	adds	r3, #8
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d104      	bne.n	8005cb0 <vTaskSwitchContext+0x80>
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	605a      	str	r2, [r3, #4]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	4a08      	ldr	r2, [pc, #32]	; (8005cd8 <vTaskSwitchContext+0xa8>)
 8005cb8:	6013      	str	r3, [r2, #0]
}
 8005cba:	bf00      	nop
 8005cbc:	3710      	adds	r7, #16
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	2002f39c 	.word	0x2002f39c
 8005cc8:	2002f388 	.word	0x2002f388
 8005ccc:	2002f37c 	.word	0x2002f37c
 8005cd0:	2002f290 	.word	0x2002f290
 8005cd4:	0800d024 	.word	0x0800d024
 8005cd8:	2002f28c 	.word	0x2002f28c

08005cdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d104      	bne.n	8005cf6 <vTaskPlaceOnEventList+0x1a>
 8005cec:	f640 3106 	movw	r1, #2822	; 0xb06
 8005cf0:	4808      	ldr	r0, [pc, #32]	; (8005d14 <vTaskPlaceOnEventList+0x38>)
 8005cf2:	f7fe fa12 	bl	800411a <cmr_panic>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005cf6:	4b08      	ldr	r3, [pc, #32]	; (8005d18 <vTaskPlaceOnEventList+0x3c>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3318      	adds	r3, #24
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7fe ffe7 	bl	8004cd2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d04:	2101      	movs	r1, #1
 8005d06:	6838      	ldr	r0, [r7, #0]
 8005d08:	f000 fa10 	bl	800612c <prvAddCurrentTaskToDelayedList>
}
 8005d0c:	bf00      	nop
 8005d0e:	3708      	adds	r7, #8
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	0800d0a8 	.word	0x0800d0a8
 8005d18:	2002f28c 	.word	0x2002f28c

08005d1c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d104      	bne.n	8005d3c <xTaskRemoveFromEventList+0x20>
 8005d32:	f640 3161 	movw	r1, #2913	; 0xb61
 8005d36:	4821      	ldr	r0, [pc, #132]	; (8005dbc <xTaskRemoveFromEventList+0xa0>)
 8005d38:	f7fe f9ef 	bl	800411a <cmr_panic>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	3318      	adds	r3, #24
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7fe ffff 	bl	8004d44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d46:	4b1e      	ldr	r3, [pc, #120]	; (8005dc0 <xTaskRemoveFromEventList+0xa4>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d11c      	bne.n	8005d88 <xTaskRemoveFromEventList+0x6c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	3304      	adds	r3, #4
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fe fff6 	bl	8004d44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	409a      	lsls	r2, r3
 8005d60:	4b18      	ldr	r3, [pc, #96]	; (8005dc4 <xTaskRemoveFromEventList+0xa8>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	4a17      	ldr	r2, [pc, #92]	; (8005dc4 <xTaskRemoveFromEventList+0xa8>)
 8005d68:	6013      	str	r3, [r2, #0]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d6e:	4613      	mov	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4a14      	ldr	r2, [pc, #80]	; (8005dc8 <xTaskRemoveFromEventList+0xac>)
 8005d78:	441a      	add	r2, r3
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	3304      	adds	r3, #4
 8005d7e:	4619      	mov	r1, r3
 8005d80:	4610      	mov	r0, r2
 8005d82:	f7fe ff82 	bl	8004c8a <vListInsertEnd>
 8005d86:	e005      	b.n	8005d94 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	3318      	adds	r3, #24
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	480f      	ldr	r0, [pc, #60]	; (8005dcc <xTaskRemoveFromEventList+0xb0>)
 8005d90:	f7fe ff7b 	bl	8004c8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d98:	4b0d      	ldr	r3, [pc, #52]	; (8005dd0 <xTaskRemoveFromEventList+0xb4>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d905      	bls.n	8005dae <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005da2:	2301      	movs	r3, #1
 8005da4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005da6:	4b0b      	ldr	r3, [pc, #44]	; (8005dd4 <xTaskRemoveFromEventList+0xb8>)
 8005da8:	2201      	movs	r2, #1
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	e001      	b.n	8005db2 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8005dae:	2300      	movs	r3, #0
 8005db0:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005db2:	68fb      	ldr	r3, [r7, #12]
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}
 8005dbc:	0800d148 	.word	0x0800d148
 8005dc0:	2002f39c 	.word	0x2002f39c
 8005dc4:	2002f37c 	.word	0x2002f37c
 8005dc8:	2002f290 	.word	0x2002f290
 8005dcc:	2002f34c 	.word	0x2002f34c
 8005dd0:	2002f28c 	.word	0x2002f28c
 8005dd4:	2002f388 	.word	0x2002f388

08005dd8 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <vTaskSetTimeOutState+0x18>
 8005de6:	f640 31c1 	movw	r1, #3009	; 0xbc1
 8005dea:	4807      	ldr	r0, [pc, #28]	; (8005e08 <vTaskSetTimeOutState+0x30>)
 8005dec:	f7fe f995 	bl	800411a <cmr_panic>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005df0:	4b06      	ldr	r3, [pc, #24]	; (8005e0c <vTaskSetTimeOutState+0x34>)
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005df8:	4b05      	ldr	r3, [pc, #20]	; (8005e10 <vTaskSetTimeOutState+0x38>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	605a      	str	r2, [r3, #4]
}
 8005e00:	bf00      	nop
 8005e02:	3708      	adds	r7, #8
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	0800d1f0 	.word	0x0800d1f0
 8005e0c:	2002f38c 	.word	0x2002f38c
 8005e10:	2002f378 	.word	0x2002f378

08005e14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d104      	bne.n	8005e2e <xTaskCheckForTimeOut+0x1a>
 8005e24:	f640 31cb 	movw	r1, #3019	; 0xbcb
 8005e28:	4822      	ldr	r0, [pc, #136]	; (8005eb4 <xTaskCheckForTimeOut+0xa0>)
 8005e2a:	f7fe f976 	bl	800411a <cmr_panic>
	configASSERT( pxTicksToWait );
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d104      	bne.n	8005e3e <xTaskCheckForTimeOut+0x2a>
 8005e34:	f640 31cc 	movw	r1, #3020	; 0xbcc
 8005e38:	481f      	ldr	r0, [pc, #124]	; (8005eb8 <xTaskCheckForTimeOut+0xa4>)
 8005e3a:	f7fe f96e 	bl	800411a <cmr_panic>

	taskENTER_CRITICAL();
 8005e3e:	f000 fad9 	bl	80063f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005e42:	4b1e      	ldr	r3, [pc, #120]	; (8005ebc <xTaskCheckForTimeOut+0xa8>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e50:	d102      	bne.n	8005e58 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	e026      	b.n	8005ea6 <xTaskCheckForTimeOut+0x92>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	4b18      	ldr	r3, [pc, #96]	; (8005ec0 <xTaskCheckForTimeOut+0xac>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d007      	beq.n	8005e74 <xTaskCheckForTimeOut+0x60>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	68ba      	ldr	r2, [r7, #8]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d302      	bcc.n	8005e74 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	60fb      	str	r3, [r7, #12]
 8005e72:	e018      	b.n	8005ea6 <xTaskCheckForTimeOut+0x92>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	1ad2      	subs	r2, r2, r3
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d20e      	bcs.n	8005ea2 <xTaskCheckForTimeOut+0x8e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6859      	ldr	r1, [r3, #4]
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	1acb      	subs	r3, r1, r3
 8005e90:	441a      	add	r2, r3
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7ff ff9e 	bl	8005dd8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	60fb      	str	r3, [r7, #12]
 8005ea0:	e001      	b.n	8005ea6 <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			xReturn = pdTRUE;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ea6:	f000 facf 	bl	8006448 <vPortExitCritical>

	return xReturn;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	0800d1f0 	.word	0x0800d1f0
 8005eb8:	0800d238 	.word	0x0800d238
 8005ebc:	2002f378 	.word	0x2002f378
 8005ec0:	2002f38c 	.word	0x2002f38c

08005ec4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005ec8:	4b03      	ldr	r3, [pc, #12]	; (8005ed8 <vTaskMissedYield+0x14>)
 8005eca:	2201      	movs	r2, #1
 8005ecc:	601a      	str	r2, [r3, #0]
}
 8005ece:	bf00      	nop
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	2002f388 	.word	0x2002f388

08005edc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ee4:	f000 f84c 	bl	8005f80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ee8:	4b06      	ldr	r3, [pc, #24]	; (8005f04 <prvIdleTask+0x28>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d9f9      	bls.n	8005ee4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ef0:	4b05      	ldr	r3, [pc, #20]	; (8005f08 <prvIdleTask+0x2c>)
 8005ef2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ef6:	601a      	str	r2, [r3, #0]
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f00:	e7f0      	b.n	8005ee4 <prvIdleTask+0x8>
 8005f02:	bf00      	nop
 8005f04:	2002f290 	.word	0x2002f290
 8005f08:	e000ed04 	.word	0xe000ed04

08005f0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f12:	2300      	movs	r3, #0
 8005f14:	607b      	str	r3, [r7, #4]
 8005f16:	e00c      	b.n	8005f32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4413      	add	r3, r2
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4a10      	ldr	r2, [pc, #64]	; (8005f64 <prvInitialiseTaskLists+0x58>)
 8005f24:	4413      	add	r3, r2
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fe fe82 	bl	8004c30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	607b      	str	r3, [r7, #4]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b06      	cmp	r3, #6
 8005f36:	d9ef      	bls.n	8005f18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f38:	480b      	ldr	r0, [pc, #44]	; (8005f68 <prvInitialiseTaskLists+0x5c>)
 8005f3a:	f7fe fe79 	bl	8004c30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f3e:	480b      	ldr	r0, [pc, #44]	; (8005f6c <prvInitialiseTaskLists+0x60>)
 8005f40:	f7fe fe76 	bl	8004c30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f44:	480a      	ldr	r0, [pc, #40]	; (8005f70 <prvInitialiseTaskLists+0x64>)
 8005f46:	f7fe fe73 	bl	8004c30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f4a:	480a      	ldr	r0, [pc, #40]	; (8005f74 <prvInitialiseTaskLists+0x68>)
 8005f4c:	f7fe fe70 	bl	8004c30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f50:	4b09      	ldr	r3, [pc, #36]	; (8005f78 <prvInitialiseTaskLists+0x6c>)
 8005f52:	4a05      	ldr	r2, [pc, #20]	; (8005f68 <prvInitialiseTaskLists+0x5c>)
 8005f54:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f56:	4b09      	ldr	r3, [pc, #36]	; (8005f7c <prvInitialiseTaskLists+0x70>)
 8005f58:	4a04      	ldr	r2, [pc, #16]	; (8005f6c <prvInitialiseTaskLists+0x60>)
 8005f5a:	601a      	str	r2, [r3, #0]
}
 8005f5c:	bf00      	nop
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	2002f290 	.word	0x2002f290
 8005f68:	2002f31c 	.word	0x2002f31c
 8005f6c:	2002f330 	.word	0x2002f330
 8005f70:	2002f34c 	.word	0x2002f34c
 8005f74:	2002f360 	.word	0x2002f360
 8005f78:	2002f344 	.word	0x2002f344
 8005f7c:	2002f348 	.word	0x2002f348

08005f80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005f84:	bf00      	nop
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
	...

08005f90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f96:	4b0f      	ldr	r3, [pc, #60]	; (8005fd4 <prvResetNextTaskUnblockTime+0x44>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d101      	bne.n	8005fa4 <prvResetNextTaskUnblockTime+0x14>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <prvResetNextTaskUnblockTime+0x16>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d004      	beq.n	8005fb4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005faa:	4b0b      	ldr	r3, [pc, #44]	; (8005fd8 <prvResetNextTaskUnblockTime+0x48>)
 8005fac:	f04f 32ff 	mov.w	r2, #4294967295
 8005fb0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005fb2:	e008      	b.n	8005fc6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fb4:	4b07      	ldr	r3, [pc, #28]	; (8005fd4 <prvResetNextTaskUnblockTime+0x44>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	4a05      	ldr	r2, [pc, #20]	; (8005fd8 <prvResetNextTaskUnblockTime+0x48>)
 8005fc4:	6013      	str	r3, [r2, #0]
}
 8005fc6:	bf00      	nop
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	2002f344 	.word	0x2002f344
 8005fd8:	2002f394 	.word	0x2002f394

08005fdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005fe2:	4b0b      	ldr	r3, [pc, #44]	; (8006010 <xTaskGetSchedulerState+0x34>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d102      	bne.n	8005ff0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005fea:	2301      	movs	r3, #1
 8005fec:	607b      	str	r3, [r7, #4]
 8005fee:	e008      	b.n	8006002 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ff0:	4b08      	ldr	r3, [pc, #32]	; (8006014 <xTaskGetSchedulerState+0x38>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d102      	bne.n	8005ffe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	607b      	str	r3, [r7, #4]
 8005ffc:	e001      	b.n	8006002 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ffe:	2300      	movs	r3, #0
 8006000:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006002:	687b      	ldr	r3, [r7, #4]
	}
 8006004:	4618      	mov	r0, r3
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	2002f380 	.word	0x2002f380
 8006014:	2002f39c 	.word	0x2002f39c

08006018 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d062      	beq.n	80060f0 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602e:	4b32      	ldr	r3, [pc, #200]	; (80060f8 <vTaskPriorityInherit+0xe0>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006034:	429a      	cmp	r2, r3
 8006036:	d25b      	bcs.n	80060f0 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	db06      	blt.n	800604e <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006040:	4b2d      	ldr	r3, [pc, #180]	; (80060f8 <vTaskPriorityInherit+0xe0>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006046:	f1c3 0207 	rsb	r2, r3, #7
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6959      	ldr	r1, [r3, #20]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006056:	4613      	mov	r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4a27      	ldr	r2, [pc, #156]	; (80060fc <vTaskPriorityInherit+0xe4>)
 8006060:	4413      	add	r3, r2
 8006062:	4299      	cmp	r1, r3
 8006064:	d101      	bne.n	800606a <vTaskPriorityInherit+0x52>
 8006066:	2301      	movs	r3, #1
 8006068:	e000      	b.n	800606c <vTaskPriorityInherit+0x54>
 800606a:	2300      	movs	r3, #0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d03a      	beq.n	80060e6 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	3304      	adds	r3, #4
 8006074:	4618      	mov	r0, r3
 8006076:	f7fe fe65 	bl	8004d44 <uxListRemove>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d115      	bne.n	80060ac <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006084:	491d      	ldr	r1, [pc, #116]	; (80060fc <vTaskPriorityInherit+0xe4>)
 8006086:	4613      	mov	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4413      	add	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	440b      	add	r3, r1
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10a      	bne.n	80060ac <vTaskPriorityInherit+0x94>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609a:	2201      	movs	r2, #1
 800609c:	fa02 f303 	lsl.w	r3, r2, r3
 80060a0:	43da      	mvns	r2, r3
 80060a2:	4b17      	ldr	r3, [pc, #92]	; (8006100 <vTaskPriorityInherit+0xe8>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4013      	ands	r3, r2
 80060a8:	4a15      	ldr	r2, [pc, #84]	; (8006100 <vTaskPriorityInherit+0xe8>)
 80060aa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060ac:	4b12      	ldr	r3, [pc, #72]	; (80060f8 <vTaskPriorityInherit+0xe0>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ba:	2201      	movs	r2, #1
 80060bc:	409a      	lsls	r2, r3
 80060be:	4b10      	ldr	r3, [pc, #64]	; (8006100 <vTaskPriorityInherit+0xe8>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	4a0e      	ldr	r2, [pc, #56]	; (8006100 <vTaskPriorityInherit+0xe8>)
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060cc:	4613      	mov	r3, r2
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4413      	add	r3, r2
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4a09      	ldr	r2, [pc, #36]	; (80060fc <vTaskPriorityInherit+0xe4>)
 80060d6:	441a      	add	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	3304      	adds	r3, #4
 80060dc:	4619      	mov	r1, r3
 80060de:	4610      	mov	r0, r2
 80060e0:	f7fe fdd3 	bl	8004c8a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80060e4:	e004      	b.n	80060f0 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060e6:	4b04      	ldr	r3, [pc, #16]	; (80060f8 <vTaskPriorityInherit+0xe0>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 80060f0:	bf00      	nop
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	2002f28c 	.word	0x2002f28c
 80060fc:	2002f290 	.word	0x2002f290
 8006100:	2002f37c 	.word	0x2002f37c

08006104 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006104:	b480      	push	{r7}
 8006106:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006108:	4b07      	ldr	r3, [pc, #28]	; (8006128 <pvTaskIncrementMutexHeldCount+0x24>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d004      	beq.n	800611a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006110:	4b05      	ldr	r3, [pc, #20]	; (8006128 <pvTaskIncrementMutexHeldCount+0x24>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006116:	3201      	adds	r2, #1
 8006118:	659a      	str	r2, [r3, #88]	; 0x58
		}

		return pxCurrentTCB;
 800611a:	4b03      	ldr	r3, [pc, #12]	; (8006128 <pvTaskIncrementMutexHeldCount+0x24>)
 800611c:	681b      	ldr	r3, [r3, #0]
	}
 800611e:	4618      	mov	r0, r3
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	2002f28c 	.word	0x2002f28c

0800612c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006136:	4b29      	ldr	r3, [pc, #164]	; (80061dc <prvAddCurrentTaskToDelayedList+0xb0>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800613c:	4b28      	ldr	r3, [pc, #160]	; (80061e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3304      	adds	r3, #4
 8006142:	4618      	mov	r0, r3
 8006144:	f7fe fdfe 	bl	8004d44 <uxListRemove>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10b      	bne.n	8006166 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800614e:	4b24      	ldr	r3, [pc, #144]	; (80061e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006154:	2201      	movs	r2, #1
 8006156:	fa02 f303 	lsl.w	r3, r2, r3
 800615a:	43da      	mvns	r2, r3
 800615c:	4b21      	ldr	r3, [pc, #132]	; (80061e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4013      	ands	r3, r2
 8006162:	4a20      	ldr	r2, [pc, #128]	; (80061e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006164:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616c:	d10a      	bne.n	8006184 <prvAddCurrentTaskToDelayedList+0x58>
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d007      	beq.n	8006184 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006174:	4b1a      	ldr	r3, [pc, #104]	; (80061e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3304      	adds	r3, #4
 800617a:	4619      	mov	r1, r3
 800617c:	481a      	ldr	r0, [pc, #104]	; (80061e8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800617e:	f7fe fd84 	bl	8004c8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006182:	e026      	b.n	80061d2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4413      	add	r3, r2
 800618a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800618c:	4b14      	ldr	r3, [pc, #80]	; (80061e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	429a      	cmp	r2, r3
 800619a:	d209      	bcs.n	80061b0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800619c:	4b13      	ldr	r3, [pc, #76]	; (80061ec <prvAddCurrentTaskToDelayedList+0xc0>)
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	4b0f      	ldr	r3, [pc, #60]	; (80061e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4619      	mov	r1, r3
 80061a8:	4610      	mov	r0, r2
 80061aa:	f7fe fd92 	bl	8004cd2 <vListInsert>
}
 80061ae:	e010      	b.n	80061d2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061b0:	4b0f      	ldr	r3, [pc, #60]	; (80061f0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	4b0a      	ldr	r3, [pc, #40]	; (80061e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3304      	adds	r3, #4
 80061ba:	4619      	mov	r1, r3
 80061bc:	4610      	mov	r0, r2
 80061be:	f7fe fd88 	bl	8004cd2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80061c2:	4b0c      	ldr	r3, [pc, #48]	; (80061f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d202      	bcs.n	80061d2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80061cc:	4a09      	ldr	r2, [pc, #36]	; (80061f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	6013      	str	r3, [r2, #0]
}
 80061d2:	bf00      	nop
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	2002f378 	.word	0x2002f378
 80061e0:	2002f28c 	.word	0x2002f28c
 80061e4:	2002f37c 	.word	0x2002f37c
 80061e8:	2002f360 	.word	0x2002f360
 80061ec:	2002f348 	.word	0x2002f348
 80061f0:	2002f344 	.word	0x2002f344
 80061f4:	2002f394 	.word	0x2002f394

080061f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	3b04      	subs	r3, #4
 8006208:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006210:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	3b04      	subs	r3, #4
 8006216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f023 0201 	bic.w	r2, r3, #1
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3b04      	subs	r3, #4
 8006226:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006228:	4a0c      	ldr	r2, [pc, #48]	; (800625c <pxPortInitialiseStack+0x64>)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	3b14      	subs	r3, #20
 8006232:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3b04      	subs	r3, #4
 800623e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f06f 0202 	mvn.w	r2, #2
 8006246:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	3b20      	subs	r3, #32
 800624c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800624e:	68fb      	ldr	r3, [r7, #12]
}
 8006250:	4618      	mov	r0, r3
 8006252:	3714      	adds	r7, #20
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	08006261 	.word	0x08006261

08006260 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006266:	4b0a      	ldr	r3, [pc, #40]	; (8006290 <prvTaskExitError+0x30>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626e:	d004      	beq.n	800627a <prvTaskExitError+0x1a>
 8006270:	f240 110b 	movw	r1, #267	; 0x10b
 8006274:	4807      	ldr	r0, [pc, #28]	; (8006294 <prvTaskExitError+0x34>)
 8006276:	f7fd ff50 	bl	800411a <cmr_panic>
	__asm volatile
 800627a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800627e:	f383 8811 	msr	BASEPRI, r3
 8006282:	f3bf 8f6f 	isb	sy
 8006286:	f3bf 8f4f 	dsb	sy
 800628a:	607b      	str	r3, [r7, #4]
}
 800628c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	for( ;; );
 800628e:	e7fe      	b.n	800628e <prvTaskExitError+0x2e>
 8006290:	200001b0 	.word	0x200001b0
 8006294:	0800d32c 	.word	0x0800d32c
	...

080062a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80062a0:	4b07      	ldr	r3, [pc, #28]	; (80062c0 <pxCurrentTCBConst2>)
 80062a2:	6819      	ldr	r1, [r3, #0]
 80062a4:	6808      	ldr	r0, [r1, #0]
 80062a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062aa:	f380 8809 	msr	PSP, r0
 80062ae:	f3bf 8f6f 	isb	sy
 80062b2:	f04f 0000 	mov.w	r0, #0
 80062b6:	f380 8811 	msr	BASEPRI, r0
 80062ba:	4770      	bx	lr
 80062bc:	f3af 8000 	nop.w

080062c0 <pxCurrentTCBConst2>:
 80062c0:	2002f28c 	.word	0x2002f28c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop

080062c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80062c8:	4806      	ldr	r0, [pc, #24]	; (80062e4 <prvPortStartFirstTask+0x1c>)
 80062ca:	6800      	ldr	r0, [r0, #0]
 80062cc:	6800      	ldr	r0, [r0, #0]
 80062ce:	f380 8808 	msr	MSP, r0
 80062d2:	b662      	cpsie	i
 80062d4:	b661      	cpsie	f
 80062d6:	f3bf 8f4f 	dsb	sy
 80062da:	f3bf 8f6f 	isb	sy
 80062de:	df00      	svc	0
 80062e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80062e2:	bf00      	nop
 80062e4:	e000ed08 	.word	0xe000ed08

080062e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80062ee:	4b36      	ldr	r3, [pc, #216]	; (80063c8 <xPortStartScheduler+0xe0>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a36      	ldr	r2, [pc, #216]	; (80063cc <xPortStartScheduler+0xe4>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d104      	bne.n	8006302 <xPortStartScheduler+0x1a>
 80062f8:	f240 1141 	movw	r1, #321	; 0x141
 80062fc:	4834      	ldr	r0, [pc, #208]	; (80063d0 <xPortStartScheduler+0xe8>)
 80062fe:	f7fd ff0c 	bl	800411a <cmr_panic>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006302:	4b31      	ldr	r3, [pc, #196]	; (80063c8 <xPortStartScheduler+0xe0>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a33      	ldr	r2, [pc, #204]	; (80063d4 <xPortStartScheduler+0xec>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d104      	bne.n	8006316 <xPortStartScheduler+0x2e>
 800630c:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8006310:	4831      	ldr	r0, [pc, #196]	; (80063d8 <xPortStartScheduler+0xf0>)
 8006312:	f7fd ff02 	bl	800411a <cmr_panic>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006316:	4b31      	ldr	r3, [pc, #196]	; (80063dc <xPortStartScheduler+0xf4>)
 8006318:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	b2db      	uxtb	r3, r3
 8006320:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	22ff      	movs	r2, #255	; 0xff
 8006326:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	b2db      	uxtb	r3, r3
 800632e:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006330:	79fb      	ldrb	r3, [r7, #7]
 8006332:	b2db      	uxtb	r3, r3
 8006334:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006338:	b2da      	uxtb	r2, r3
 800633a:	4b29      	ldr	r3, [pc, #164]	; (80063e0 <xPortStartScheduler+0xf8>)
 800633c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800633e:	4b29      	ldr	r3, [pc, #164]	; (80063e4 <xPortStartScheduler+0xfc>)
 8006340:	2207      	movs	r2, #7
 8006342:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006344:	e009      	b.n	800635a <xPortStartScheduler+0x72>
		{
			ulMaxPRIGROUPValue--;
 8006346:	4b27      	ldr	r3, [pc, #156]	; (80063e4 <xPortStartScheduler+0xfc>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	3b01      	subs	r3, #1
 800634c:	4a25      	ldr	r2, [pc, #148]	; (80063e4 <xPortStartScheduler+0xfc>)
 800634e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006350:	79fb      	ldrb	r3, [r7, #7]
 8006352:	b2db      	uxtb	r3, r3
 8006354:	005b      	lsls	r3, r3, #1
 8006356:	b2db      	uxtb	r3, r3
 8006358:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800635a:	79fb      	ldrb	r3, [r7, #7]
 800635c:	b2db      	uxtb	r3, r3
 800635e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006362:	2b80      	cmp	r3, #128	; 0x80
 8006364:	d0ef      	beq.n	8006346 <xPortStartScheduler+0x5e>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006366:	4b1f      	ldr	r3, [pc, #124]	; (80063e4 <xPortStartScheduler+0xfc>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	021b      	lsls	r3, r3, #8
 800636c:	4a1d      	ldr	r2, [pc, #116]	; (80063e4 <xPortStartScheduler+0xfc>)
 800636e:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006370:	4b1c      	ldr	r3, [pc, #112]	; (80063e4 <xPortStartScheduler+0xfc>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006378:	4a1a      	ldr	r2, [pc, #104]	; (80063e4 <xPortStartScheduler+0xfc>)
 800637a:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	b2da      	uxtb	r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006384:	4b18      	ldr	r3, [pc, #96]	; (80063e8 <xPortStartScheduler+0x100>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a17      	ldr	r2, [pc, #92]	; (80063e8 <xPortStartScheduler+0x100>)
 800638a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800638e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006390:	4b15      	ldr	r3, [pc, #84]	; (80063e8 <xPortStartScheduler+0x100>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a14      	ldr	r2, [pc, #80]	; (80063e8 <xPortStartScheduler+0x100>)
 8006396:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800639a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800639c:	f000 f8ce 	bl	800653c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80063a0:	4b12      	ldr	r3, [pc, #72]	; (80063ec <xPortStartScheduler+0x104>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80063a6:	f000 f8e5 	bl	8006574 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80063aa:	4b11      	ldr	r3, [pc, #68]	; (80063f0 <xPortStartScheduler+0x108>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a10      	ldr	r2, [pc, #64]	; (80063f0 <xPortStartScheduler+0x108>)
 80063b0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80063b4:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80063b6:	f7ff ff87 	bl	80062c8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80063ba:	f7ff ff51 	bl	8006260 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	e000ed00 	.word	0xe000ed00
 80063cc:	410fc271 	.word	0x410fc271
 80063d0:	0800d398 	.word	0x0800d398
 80063d4:	410fc270 	.word	0x410fc270
 80063d8:	0800d40c 	.word	0x0800d40c
 80063dc:	e000e400 	.word	0xe000e400
 80063e0:	2002f3a0 	.word	0x2002f3a0
 80063e4:	2002f3a4 	.word	0x2002f3a4
 80063e8:	e000ed20 	.word	0xe000ed20
 80063ec:	200001b0 	.word	0x200001b0
 80063f0:	e000ef34 	.word	0xe000ef34

080063f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	607b      	str	r3, [r7, #4]
}
 800640c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800640e:	4b0b      	ldr	r3, [pc, #44]	; (800643c <vPortEnterCritical+0x48>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3301      	adds	r3, #1
 8006414:	4a09      	ldr	r2, [pc, #36]	; (800643c <vPortEnterCritical+0x48>)
 8006416:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006418:	4b08      	ldr	r3, [pc, #32]	; (800643c <vPortEnterCritical+0x48>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d109      	bne.n	8006434 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006420:	4b07      	ldr	r3, [pc, #28]	; (8006440 <vPortEnterCritical+0x4c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d004      	beq.n	8006434 <vPortEnterCritical+0x40>
 800642a:	f240 11a3 	movw	r1, #419	; 0x1a3
 800642e:	4805      	ldr	r0, [pc, #20]	; (8006444 <vPortEnterCritical+0x50>)
 8006430:	f7fd fe73 	bl	800411a <cmr_panic>
	}
}
 8006434:	bf00      	nop
 8006436:	3708      	adds	r7, #8
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	200001b0 	.word	0x200001b0
 8006440:	e000ed04 	.word	0xe000ed04
 8006444:	0800d4f0 	.word	0x0800d4f0

08006448 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800644e:	4b0e      	ldr	r3, [pc, #56]	; (8006488 <vPortExitCritical+0x40>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d104      	bne.n	8006460 <vPortExitCritical+0x18>
 8006456:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800645a:	480c      	ldr	r0, [pc, #48]	; (800648c <vPortExitCritical+0x44>)
 800645c:	f7fd fe5d 	bl	800411a <cmr_panic>
	uxCriticalNesting--;
 8006460:	4b09      	ldr	r3, [pc, #36]	; (8006488 <vPortExitCritical+0x40>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	3b01      	subs	r3, #1
 8006466:	4a08      	ldr	r2, [pc, #32]	; (8006488 <vPortExitCritical+0x40>)
 8006468:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800646a:	4b07      	ldr	r3, [pc, #28]	; (8006488 <vPortExitCritical+0x40>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d105      	bne.n	800647e <vPortExitCritical+0x36>
 8006472:	2300      	movs	r3, #0
 8006474:	607b      	str	r3, [r7, #4]
	__asm volatile
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f383 8811 	msr	BASEPRI, r3
}
 800647c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800647e:	bf00      	nop
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	200001b0 	.word	0x200001b0
 800648c:	0800d578 	.word	0x0800d578

08006490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006490:	f3ef 8009 	mrs	r0, PSP
 8006494:	f3bf 8f6f 	isb	sy
 8006498:	4b15      	ldr	r3, [pc, #84]	; (80064f0 <pxCurrentTCBConst>)
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	f01e 0f10 	tst.w	lr, #16
 80064a0:	bf08      	it	eq
 80064a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80064a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064aa:	6010      	str	r0, [r2, #0]
 80064ac:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80064b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064b4:	f380 8811 	msr	BASEPRI, r0
 80064b8:	f3bf 8f4f 	dsb	sy
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f7ff fbb6 	bl	8005c30 <vTaskSwitchContext>
 80064c4:	f04f 0000 	mov.w	r0, #0
 80064c8:	f380 8811 	msr	BASEPRI, r0
 80064cc:	bc08      	pop	{r3}
 80064ce:	6819      	ldr	r1, [r3, #0]
 80064d0:	6808      	ldr	r0, [r1, #0]
 80064d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d6:	f01e 0f10 	tst.w	lr, #16
 80064da:	bf08      	it	eq
 80064dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80064e0:	f380 8809 	msr	PSP, r0
 80064e4:	f3bf 8f6f 	isb	sy
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop
 80064ec:	f3af 8000 	nop.w

080064f0 <pxCurrentTCBConst>:
 80064f0:	2002f28c 	.word	0x2002f28c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80064f4:	bf00      	nop
 80064f6:	bf00      	nop

080064f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
	__asm volatile
 80064fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	607b      	str	r3, [r7, #4]
}
 8006510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006512:	f7ff fad3 	bl	8005abc <xTaskIncrementTick>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800651c:	4b06      	ldr	r3, [pc, #24]	; (8006538 <xPortSysTickHandler+0x40>)
 800651e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006522:	601a      	str	r2, [r3, #0]
 8006524:	2300      	movs	r3, #0
 8006526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	f383 8811 	msr	BASEPRI, r3
}
 800652e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006530:	bf00      	nop
 8006532:	3708      	adds	r7, #8
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	e000ed04 	.word	0xe000ed04

0800653c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800653c:	b480      	push	{r7}
 800653e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006540:	4b08      	ldr	r3, [pc, #32]	; (8006564 <vPortSetupTimerInterrupt+0x28>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a08      	ldr	r2, [pc, #32]	; (8006568 <vPortSetupTimerInterrupt+0x2c>)
 8006546:	fba2 2303 	umull	r2, r3, r2, r3
 800654a:	099b      	lsrs	r3, r3, #6
 800654c:	4a07      	ldr	r2, [pc, #28]	; (800656c <vPortSetupTimerInterrupt+0x30>)
 800654e:	3b01      	subs	r3, #1
 8006550:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006552:	4b07      	ldr	r3, [pc, #28]	; (8006570 <vPortSetupTimerInterrupt+0x34>)
 8006554:	2207      	movs	r2, #7
 8006556:	601a      	str	r2, [r3, #0]
}
 8006558:	bf00      	nop
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	200001ac 	.word	0x200001ac
 8006568:	10624dd3 	.word	0x10624dd3
 800656c:	e000e014 	.word	0xe000e014
 8006570:	e000e010 	.word	0xe000e010

08006574 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006574:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006584 <vPortEnableVFP+0x10>
 8006578:	6801      	ldr	r1, [r0, #0]
 800657a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800657e:	6001      	str	r1, [r0, #0]
 8006580:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006582:	bf00      	nop
 8006584:	e000ed88 	.word	0xe000ed88

08006588 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800658e:	f3ef 8305 	mrs	r3, IPSR
 8006592:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b0f      	cmp	r3, #15
 8006598:	d90e      	bls.n	80065b8 <vPortValidateInterruptPriority+0x30>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800659a:	4a10      	ldr	r2, [pc, #64]	; (80065dc <vPortValidateInterruptPriority+0x54>)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4413      	add	r3, r2
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065a4:	4b0e      	ldr	r3, [pc, #56]	; (80065e0 <vPortValidateInterruptPriority+0x58>)
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	78fa      	ldrb	r2, [r7, #3]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d204      	bcs.n	80065b8 <vPortValidateInterruptPriority+0x30>
 80065ae:	f240 21e6 	movw	r1, #742	; 0x2e6
 80065b2:	480c      	ldr	r0, [pc, #48]	; (80065e4 <vPortValidateInterruptPriority+0x5c>)
 80065b4:	f7fd fdb1 	bl	800411a <cmr_panic>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80065b8:	4b0b      	ldr	r3, [pc, #44]	; (80065e8 <vPortValidateInterruptPriority+0x60>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80065c0:	4b0a      	ldr	r3, [pc, #40]	; (80065ec <vPortValidateInterruptPriority+0x64>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d904      	bls.n	80065d2 <vPortValidateInterruptPriority+0x4a>
 80065c8:	f44f 713f 	mov.w	r1, #764	; 0x2fc
 80065cc:	4808      	ldr	r0, [pc, #32]	; (80065f0 <vPortValidateInterruptPriority+0x68>)
 80065ce:	f7fd fda4 	bl	800411a <cmr_panic>
	}
 80065d2:	bf00      	nop
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	e000e3f0 	.word	0xe000e3f0
 80065e0:	2002f3a0 	.word	0x2002f3a0
 80065e4:	0800d5dc 	.word	0x0800d5dc
 80065e8:	e000ed0c 	.word	0xe000ed0c
 80065ec:	2002f3a4 	.word	0x2002f3a4
 80065f0:	0800d658 	.word	0x0800d658

080065f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80065f8:	4b0e      	ldr	r3, [pc, #56]	; (8006634 <HAL_Init+0x40>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a0d      	ldr	r2, [pc, #52]	; (8006634 <HAL_Init+0x40>)
 80065fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006602:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006604:	4b0b      	ldr	r3, [pc, #44]	; (8006634 <HAL_Init+0x40>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a0a      	ldr	r2, [pc, #40]	; (8006634 <HAL_Init+0x40>)
 800660a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800660e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006610:	4b08      	ldr	r3, [pc, #32]	; (8006634 <HAL_Init+0x40>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a07      	ldr	r2, [pc, #28]	; (8006634 <HAL_Init+0x40>)
 8006616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800661a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800661c:	2003      	movs	r0, #3
 800661e:	f001 fb11 	bl	8007c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006622:	200f      	movs	r0, #15
 8006624:	f000 f810 	bl	8006648 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006628:	f000 f806 	bl	8006638 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	bd80      	pop	{r7, pc}
 8006632:	bf00      	nop
 8006634:	40023c00 	.word	0x40023c00

08006638 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8006638:	b480      	push	{r7}
 800663a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800663c:	bf00      	nop
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr
	...

08006648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b082      	sub	sp, #8
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006650:	4b12      	ldr	r3, [pc, #72]	; (800669c <HAL_InitTick+0x54>)
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	4b12      	ldr	r3, [pc, #72]	; (80066a0 <HAL_InitTick+0x58>)
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	4619      	mov	r1, r3
 800665a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800665e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006662:	fbb2 f3f3 	udiv	r3, r2, r3
 8006666:	4618      	mov	r0, r3
 8006668:	f001 fb21 	bl	8007cae <HAL_SYSTICK_Config>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e00e      	b.n	8006694 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2b0f      	cmp	r3, #15
 800667a:	d80a      	bhi.n	8006692 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800667c:	2200      	movs	r2, #0
 800667e:	6879      	ldr	r1, [r7, #4]
 8006680:	f04f 30ff 	mov.w	r0, #4294967295
 8006684:	f001 fae9 	bl	8007c5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006688:	4a06      	ldr	r2, [pc, #24]	; (80066a4 <HAL_InitTick+0x5c>)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	e000      	b.n	8006694 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
}
 8006694:	4618      	mov	r0, r3
 8006696:	3708      	adds	r7, #8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	200001ac 	.word	0x200001ac
 80066a0:	200001b8 	.word	0x200001b8
 80066a4:	200001b4 	.word	0x200001b4

080066a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80066a8:	b480      	push	{r7}
 80066aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80066ac:	4b06      	ldr	r3, [pc, #24]	; (80066c8 <HAL_IncTick+0x20>)
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	461a      	mov	r2, r3
 80066b2:	4b06      	ldr	r3, [pc, #24]	; (80066cc <HAL_IncTick+0x24>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4413      	add	r3, r2
 80066b8:	4a04      	ldr	r2, [pc, #16]	; (80066cc <HAL_IncTick+0x24>)
 80066ba:	6013      	str	r3, [r2, #0]
}
 80066bc:	bf00      	nop
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	200001b8 	.word	0x200001b8
 80066cc:	2002f3a8 	.word	0x2002f3a8

080066d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80066d0:	b480      	push	{r7}
 80066d2:	af00      	add	r7, sp, #0
  return uwTick;
 80066d4:	4b03      	ldr	r3, [pc, #12]	; (80066e4 <HAL_GetTick+0x14>)
 80066d6:	681b      	ldr	r3, [r3, #0]
}
 80066d8:	4618      	mov	r0, r3
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	2002f3a8 	.word	0x2002f3a8

080066e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d101      	bne.n	80066fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e033      	b.n	8006766 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006702:	2b00      	cmp	r3, #0
 8006704:	d109      	bne.n	800671a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f831 	bl	800676e <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671e:	f003 0310 	and.w	r3, r3, #16
 8006722:	2b00      	cmp	r3, #0
 8006724:	d118      	bne.n	8006758 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800672e:	f023 0302 	bic.w	r3, r3, #2
 8006732:	f043 0202 	orr.w	r2, r3, #2
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 fa8c 	bl	8006c58 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674a:	f023 0303 	bic.w	r3, r3, #3
 800674e:	f043 0201 	orr.w	r2, r3, #1
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	641a      	str	r2, [r3, #64]	; 0x40
 8006756:	e001      	b.n	800675c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006764:	7bfb      	ldrb	r3, [r7, #15]
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */ 
}
 8006776:	bf00      	nop
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
	...

08006784 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800678c:	2300      	movs	r3, #0
 800678e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <HAL_ADC_Start+0x1a>
 800679a:	2302      	movs	r3, #2
 800679c:	e08a      	b.n	80068b4 <HAL_ADC_Start+0x130>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f003 0301 	and.w	r3, r3, #1
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d018      	beq.n	80067e6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689a      	ldr	r2, [r3, #8]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f042 0201 	orr.w	r2, r2, #1
 80067c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80067c4:	4b3e      	ldr	r3, [pc, #248]	; (80068c0 <HAL_ADC_Start+0x13c>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a3e      	ldr	r2, [pc, #248]	; (80068c4 <HAL_ADC_Start+0x140>)
 80067ca:	fba2 2303 	umull	r2, r3, r2, r3
 80067ce:	0c9a      	lsrs	r2, r3, #18
 80067d0:	4613      	mov	r3, r2
 80067d2:	005b      	lsls	r3, r3, #1
 80067d4:	4413      	add	r3, r2
 80067d6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80067d8:	e002      	b.n	80067e0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	3b01      	subs	r3, #1
 80067de:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1f9      	bne.n	80067da <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f003 0301 	and.w	r3, r3, #1
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d15e      	bne.n	80068b2 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80067fc:	f023 0301 	bic.w	r3, r3, #1
 8006800:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006812:	2b00      	cmp	r3, #0
 8006814:	d007      	beq.n	8006826 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800681e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800682e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006832:	d106      	bne.n	8006842 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006838:	f023 0206 	bic.w	r2, r3, #6
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	645a      	str	r2, [r3, #68]	; 0x44
 8006840:	e002      	b.n	8006848 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006850:	4b1d      	ldr	r3, [pc, #116]	; (80068c8 <HAL_ADC_Start+0x144>)
 8006852:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800685c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f003 031f 	and.w	r3, r3, #31
 8006866:	2b00      	cmp	r3, #0
 8006868:	d10f      	bne.n	800688a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d11c      	bne.n	80068b2 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006886:	609a      	str	r2, [r3, #8]
 8006888:	e013      	b.n	80068b2 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a0f      	ldr	r2, [pc, #60]	; (80068cc <HAL_ADC_Start+0x148>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d10e      	bne.n	80068b2 <HAL_ADC_Start+0x12e>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d107      	bne.n	80068b2 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80068b0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3714      	adds	r7, #20
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	200001ac 	.word	0x200001ac
 80068c4:	431bde83 	.word	0x431bde83
 80068c8:	40012300 	.word	0x40012300
 80068cc:	40012000 	.word	0x40012000

080068d0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80068da:	2300      	movs	r3, #0
 80068dc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068ec:	d113      	bne.n	8006916 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80068f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068fc:	d10b      	bne.n	8006916 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	f043 0220 	orr.w	r2, r3, #32
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e05c      	b.n	80069d0 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006916:	f7ff fedb 	bl	80066d0 <HAL_GetTick>
 800691a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800691c:	e01a      	b.n	8006954 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006924:	d016      	beq.n	8006954 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d007      	beq.n	800693c <HAL_ADC_PollForConversion+0x6c>
 800692c:	f7ff fed0 	bl	80066d0 <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	683a      	ldr	r2, [r7, #0]
 8006938:	429a      	cmp	r2, r3
 800693a:	d20b      	bcs.n	8006954 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006940:	f043 0204 	orr.w	r2, r3, #4
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e03d      	b.n	80069d0 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b02      	cmp	r3, #2
 8006960:	d1dd      	bne.n	800691e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f06f 0212 	mvn.w	r2, #18
 800696a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006970:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006982:	2b00      	cmp	r3, #0
 8006984:	d123      	bne.n	80069ce <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800698a:	2b00      	cmp	r3, #0
 800698c:	d11f      	bne.n	80069ce <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006994:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006998:	2b00      	cmp	r3, #0
 800699a:	d006      	beq.n	80069aa <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d111      	bne.n	80069ce <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d105      	bne.n	80069ce <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c6:	f043 0201 	orr.w	r2, r3, #1
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80069ce:	2300      	movs	r3, #0
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
	...

080069f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80069fe:	2300      	movs	r3, #0
 8006a00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d101      	bne.n	8006a10 <HAL_ADC_ConfigChannel+0x1c>
 8006a0c:	2302      	movs	r3, #2
 8006a0e:	e113      	b.n	8006c38 <HAL_ADC_ConfigChannel+0x244>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b09      	cmp	r3, #9
 8006a1e:	d925      	bls.n	8006a6c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68d9      	ldr	r1, [r3, #12]
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	4613      	mov	r3, r2
 8006a30:	005b      	lsls	r3, r3, #1
 8006a32:	4413      	add	r3, r2
 8006a34:	3b1e      	subs	r3, #30
 8006a36:	2207      	movs	r2, #7
 8006a38:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3c:	43da      	mvns	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	400a      	ands	r2, r1
 8006a44:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68d9      	ldr	r1, [r3, #12]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	689a      	ldr	r2, [r3, #8]
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	4618      	mov	r0, r3
 8006a58:	4603      	mov	r3, r0
 8006a5a:	005b      	lsls	r3, r3, #1
 8006a5c:	4403      	add	r3, r0
 8006a5e:	3b1e      	subs	r3, #30
 8006a60:	409a      	lsls	r2, r3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	60da      	str	r2, [r3, #12]
 8006a6a:	e022      	b.n	8006ab2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6919      	ldr	r1, [r3, #16]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	461a      	mov	r2, r3
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	005b      	lsls	r3, r3, #1
 8006a7e:	4413      	add	r3, r2
 8006a80:	2207      	movs	r2, #7
 8006a82:	fa02 f303 	lsl.w	r3, r2, r3
 8006a86:	43da      	mvns	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	400a      	ands	r2, r1
 8006a8e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6919      	ldr	r1, [r3, #16]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	689a      	ldr	r2, [r3, #8]
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	005b      	lsls	r3, r3, #1
 8006aa6:	4403      	add	r3, r0
 8006aa8:	409a      	lsls	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	2b06      	cmp	r3, #6
 8006ab8:	d824      	bhi.n	8006b04 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	3b05      	subs	r3, #5
 8006acc:	221f      	movs	r2, #31
 8006ace:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad2:	43da      	mvns	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	400a      	ands	r2, r1
 8006ada:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	4618      	mov	r0, r3
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	4613      	mov	r3, r2
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	4413      	add	r3, r2
 8006af4:	3b05      	subs	r3, #5
 8006af6:	fa00 f203 	lsl.w	r2, r0, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	635a      	str	r2, [r3, #52]	; 0x34
 8006b02:	e04c      	b.n	8006b9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	2b0c      	cmp	r3, #12
 8006b0a:	d824      	bhi.n	8006b56 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	4613      	mov	r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	4413      	add	r3, r2
 8006b1c:	3b23      	subs	r3, #35	; 0x23
 8006b1e:	221f      	movs	r2, #31
 8006b20:	fa02 f303 	lsl.w	r3, r2, r3
 8006b24:	43da      	mvns	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	400a      	ands	r2, r1
 8006b2c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	4613      	mov	r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	4413      	add	r3, r2
 8006b46:	3b23      	subs	r3, #35	; 0x23
 8006b48:	fa00 f203 	lsl.w	r2, r0, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	631a      	str	r2, [r3, #48]	; 0x30
 8006b54:	e023      	b.n	8006b9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	685a      	ldr	r2, [r3, #4]
 8006b60:	4613      	mov	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	3b41      	subs	r3, #65	; 0x41
 8006b68:	221f      	movs	r2, #31
 8006b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6e:	43da      	mvns	r2, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	400a      	ands	r2, r1
 8006b76:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	4618      	mov	r0, r3
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4413      	add	r3, r2
 8006b90:	3b41      	subs	r3, #65	; 0x41
 8006b92:	fa00 f203 	lsl.w	r2, r0, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	430a      	orrs	r2, r1
 8006b9c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b9e:	4b29      	ldr	r3, [pc, #164]	; (8006c44 <HAL_ADC_ConfigChannel+0x250>)
 8006ba0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a28      	ldr	r2, [pc, #160]	; (8006c48 <HAL_ADC_ConfigChannel+0x254>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d10f      	bne.n	8006bcc <HAL_ADC_ConfigChannel+0x1d8>
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b12      	cmp	r3, #18
 8006bb2:	d10b      	bne.n	8006bcc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a1d      	ldr	r2, [pc, #116]	; (8006c48 <HAL_ADC_ConfigChannel+0x254>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d12b      	bne.n	8006c2e <HAL_ADC_ConfigChannel+0x23a>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a1c      	ldr	r2, [pc, #112]	; (8006c4c <HAL_ADC_ConfigChannel+0x258>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d003      	beq.n	8006be8 <HAL_ADC_ConfigChannel+0x1f4>
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2b11      	cmp	r3, #17
 8006be6:	d122      	bne.n	8006c2e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a11      	ldr	r2, [pc, #68]	; (8006c4c <HAL_ADC_ConfigChannel+0x258>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d111      	bne.n	8006c2e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006c0a:	4b11      	ldr	r3, [pc, #68]	; (8006c50 <HAL_ADC_ConfigChannel+0x25c>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a11      	ldr	r2, [pc, #68]	; (8006c54 <HAL_ADC_ConfigChannel+0x260>)
 8006c10:	fba2 2303 	umull	r2, r3, r2, r3
 8006c14:	0c9a      	lsrs	r2, r3, #18
 8006c16:	4613      	mov	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	4413      	add	r3, r2
 8006c1c:	005b      	lsls	r3, r3, #1
 8006c1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006c20:	e002      	b.n	8006c28 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	3b01      	subs	r3, #1
 8006c26:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1f9      	bne.n	8006c22 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3714      	adds	r7, #20
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	40012300 	.word	0x40012300
 8006c48:	40012000 	.word	0x40012000
 8006c4c:	10000012 	.word	0x10000012
 8006c50:	200001ac 	.word	0x200001ac
 8006c54:	431bde83 	.word	0x431bde83

08006c58 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006c60:	4b79      	ldr	r3, [pc, #484]	; (8006e48 <ADC_Init+0x1f0>)
 8006c62:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	431a      	orrs	r2, r3
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685a      	ldr	r2, [r3, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	6859      	ldr	r1, [r3, #4]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	021a      	lsls	r2, r3, #8
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006cb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	6859      	ldr	r1, [r3, #4]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	689a      	ldr	r2, [r3, #8]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689a      	ldr	r2, [r3, #8]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006cd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	6899      	ldr	r1, [r3, #8]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68da      	ldr	r2, [r3, #12]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cea:	4a58      	ldr	r2, [pc, #352]	; (8006e4c <ADC_Init+0x1f4>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d022      	beq.n	8006d36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689a      	ldr	r2, [r3, #8]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006cfe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	6899      	ldr	r1, [r3, #8]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689a      	ldr	r2, [r3, #8]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006d20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	6899      	ldr	r1, [r3, #8]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	430a      	orrs	r2, r1
 8006d32:	609a      	str	r2, [r3, #8]
 8006d34:	e00f      	b.n	8006d56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	689a      	ldr	r2, [r3, #8]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006d44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	689a      	ldr	r2, [r3, #8]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006d54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	689a      	ldr	r2, [r3, #8]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 0202 	bic.w	r2, r2, #2
 8006d64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	6899      	ldr	r1, [r3, #8]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	7e1b      	ldrb	r3, [r3, #24]
 8006d70:	005a      	lsls	r2, r3, #1
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d01b      	beq.n	8006dbc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685a      	ldr	r2, [r3, #4]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006da2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	6859      	ldr	r1, [r3, #4]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dae:	3b01      	subs	r3, #1
 8006db0:	035a      	lsls	r2, r3, #13
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	430a      	orrs	r2, r1
 8006db8:	605a      	str	r2, [r3, #4]
 8006dba:	e007      	b.n	8006dcc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006dca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006dda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	3b01      	subs	r3, #1
 8006de8:	051a      	lsls	r2, r3, #20
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	430a      	orrs	r2, r1
 8006df0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	689a      	ldr	r2, [r3, #8]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006e00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6899      	ldr	r1, [r3, #8]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006e0e:	025a      	lsls	r2, r3, #9
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	430a      	orrs	r2, r1
 8006e16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689a      	ldr	r2, [r3, #8]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6899      	ldr	r1, [r3, #8]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	029a      	lsls	r2, r3, #10
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	609a      	str	r2, [r3, #8]
}
 8006e3c:	bf00      	nop
 8006e3e:	3714      	adds	r7, #20
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr
 8006e48:	40012300 	.word	0x40012300
 8006e4c:	0f000001 	.word	0x0f000001

08006e50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e0ed      	b.n	800703e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d102      	bne.n	8006e74 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f8e9 	bl	8007046 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f022 0202 	bic.w	r2, r2, #2
 8006e82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006e84:	f7ff fc24 	bl	80066d0 <HAL_GetTick>
 8006e88:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006e8a:	e012      	b.n	8006eb2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006e8c:	f7ff fc20 	bl	80066d0 <HAL_GetTick>
 8006e90:	4602      	mov	r2, r0
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	2b0a      	cmp	r3, #10
 8006e98:	d90b      	bls.n	8006eb2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2205      	movs	r2, #5
 8006eaa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e0c5      	b.n	800703e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f003 0302 	and.w	r3, r3, #2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1e5      	bne.n	8006e8c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f042 0201 	orr.w	r2, r2, #1
 8006ece:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ed0:	f7ff fbfe 	bl	80066d0 <HAL_GetTick>
 8006ed4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006ed6:	e012      	b.n	8006efe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006ed8:	f7ff fbfa 	bl	80066d0 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b0a      	cmp	r3, #10
 8006ee4:	d90b      	bls.n	8006efe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2205      	movs	r2, #5
 8006ef6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e09f      	b.n	800703e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d0e5      	beq.n	8006ed8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	7e1b      	ldrb	r3, [r3, #24]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d108      	bne.n	8006f26 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	e007      	b.n	8006f36 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	7e5b      	ldrb	r3, [r3, #25]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d108      	bne.n	8006f50 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f4c:	601a      	str	r2, [r3, #0]
 8006f4e:	e007      	b.n	8006f60 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	7e9b      	ldrb	r3, [r3, #26]
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d108      	bne.n	8006f7a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f042 0220 	orr.w	r2, r2, #32
 8006f76:	601a      	str	r2, [r3, #0]
 8006f78:	e007      	b.n	8006f8a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f022 0220 	bic.w	r2, r2, #32
 8006f88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	7edb      	ldrb	r3, [r3, #27]
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d108      	bne.n	8006fa4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f022 0210 	bic.w	r2, r2, #16
 8006fa0:	601a      	str	r2, [r3, #0]
 8006fa2:	e007      	b.n	8006fb4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f042 0210 	orr.w	r2, r2, #16
 8006fb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	7f1b      	ldrb	r3, [r3, #28]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d108      	bne.n	8006fce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f042 0208 	orr.w	r2, r2, #8
 8006fca:	601a      	str	r2, [r3, #0]
 8006fcc:	e007      	b.n	8006fde <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f022 0208 	bic.w	r2, r2, #8
 8006fdc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	7f5b      	ldrb	r3, [r3, #29]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d108      	bne.n	8006ff8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f042 0204 	orr.w	r2, r2, #4
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	e007      	b.n	8007008 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f022 0204 	bic.w	r2, r2, #4
 8007006:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	431a      	orrs	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	431a      	orrs	r2, r3
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	695b      	ldr	r3, [r3, #20]
 800701c:	ea42 0103 	orr.w	r1, r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	1e5a      	subs	r2, r3, #1
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	430a      	orrs	r2, r1
 800702c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800703c:	2300      	movs	r3, #0
}
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <HAL_CAN_MspInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 8007046:	b480      	push	{r7}
 8007048:	b083      	sub	sp, #12
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_MspInit could be implemented in the user file
   */
}
 800704e:	bf00      	nop
 8007050:	370c      	adds	r7, #12
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
	...

0800705c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800705c:	b480      	push	{r7}
 800705e:	b087      	sub	sp, #28
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007072:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8007074:	7cfb      	ldrb	r3, [r7, #19]
 8007076:	2b01      	cmp	r3, #1
 8007078:	d003      	beq.n	8007082 <HAL_CAN_ConfigFilter+0x26>
 800707a:	7cfb      	ldrb	r3, [r7, #19]
 800707c:	2b02      	cmp	r3, #2
 800707e:	f040 80c7 	bne.w	8007210 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a69      	ldr	r2, [pc, #420]	; (800722c <HAL_CAN_ConfigFilter+0x1d0>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d001      	beq.n	8007090 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 800708c:	4b68      	ldr	r3, [pc, #416]	; (8007230 <HAL_CAN_ConfigFilter+0x1d4>)
 800708e:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007096:	f043 0201 	orr.w	r2, r3, #1
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	4a63      	ldr	r2, [pc, #396]	; (8007230 <HAL_CAN_ConfigFilter+0x1d4>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d111      	bne.n	80070cc <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80070ae:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c2:	021b      	lsls	r3, r3, #8
 80070c4:	431a      	orrs	r2, r3
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	695b      	ldr	r3, [r3, #20]
 80070d0:	f003 031f 	and.w	r3, r3, #31
 80070d4:	2201      	movs	r2, #1
 80070d6:	fa02 f303 	lsl.w	r3, r2, r3
 80070da:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	43db      	mvns	r3, r3
 80070e6:	401a      	ands	r2, r3
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	69db      	ldr	r3, [r3, #28]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d123      	bne.n	800713e <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	43db      	mvns	r3, r3
 8007100:	401a      	ands	r2, r3
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007118:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	3248      	adds	r2, #72	; 0x48
 800711e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007132:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007134:	6979      	ldr	r1, [r7, #20]
 8007136:	3348      	adds	r3, #72	; 0x48
 8007138:	00db      	lsls	r3, r3, #3
 800713a:	440b      	add	r3, r1
 800713c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	69db      	ldr	r3, [r3, #28]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d122      	bne.n	800718c <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	431a      	orrs	r2, r3
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007166:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	3248      	adds	r2, #72	; 0x48
 800716c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007180:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007182:	6979      	ldr	r1, [r7, #20]
 8007184:	3348      	adds	r3, #72	; 0x48
 8007186:	00db      	lsls	r3, r3, #3
 8007188:	440b      	add	r3, r1
 800718a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	699b      	ldr	r3, [r3, #24]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d109      	bne.n	80071a8 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	43db      	mvns	r3, r3
 800719e:	401a      	ands	r2, r3
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80071a6:	e007      	b.n	80071b8 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	431a      	orrs	r2, r3
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d109      	bne.n	80071d4 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	43db      	mvns	r3, r3
 80071ca:	401a      	ands	r2, r3
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80071d2:	e007      	b.n	80071e4 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	431a      	orrs	r2, r3
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	6a1b      	ldr	r3, [r3, #32]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d107      	bne.n	80071fc <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	431a      	orrs	r2, r3
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007202:	f023 0201 	bic.w	r2, r3, #1
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800720c:	2300      	movs	r3, #0
 800720e:	e006      	b.n	800721e <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007214:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800721c:	2301      	movs	r3, #1
  }
}
 800721e:	4618      	mov	r0, r3
 8007220:	371c      	adds	r7, #28
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	40006c00 	.word	0x40006c00
 8007230:	40006400 	.word	0x40006400

08007234 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007242:	b2db      	uxtb	r3, r3
 8007244:	2b01      	cmp	r3, #1
 8007246:	d12e      	bne.n	80072a6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2202      	movs	r2, #2
 800724c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f022 0201 	bic.w	r2, r2, #1
 800725e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007260:	f7ff fa36 	bl	80066d0 <HAL_GetTick>
 8007264:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007266:	e012      	b.n	800728e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007268:	f7ff fa32 	bl	80066d0 <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	2b0a      	cmp	r3, #10
 8007274:	d90b      	bls.n	800728e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2205      	movs	r2, #5
 8007286:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e012      	b.n	80072b4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1e5      	bne.n	8007268 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80072a2:	2300      	movs	r3, #0
 80072a4:	e006      	b.n	80072b4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
  }
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3710      	adds	r7, #16
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80072bc:	b480      	push	{r7}
 80072be:	b089      	sub	sp, #36	; 0x24
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]
 80072c8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80072d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80072da:	7ffb      	ldrb	r3, [r7, #31]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d003      	beq.n	80072e8 <HAL_CAN_AddTxMessage+0x2c>
 80072e0:	7ffb      	ldrb	r3, [r7, #31]
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	f040 80b8 	bne.w	8007458 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10a      	bne.n	8007308 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d105      	bne.n	8007308 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007302:	2b00      	cmp	r3, #0
 8007304:	f000 80a0 	beq.w	8007448 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	0e1b      	lsrs	r3, r3, #24
 800730c:	f003 0303 	and.w	r3, r3, #3
 8007310:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2b02      	cmp	r3, #2
 8007316:	d907      	bls.n	8007328 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	e09e      	b.n	8007466 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007328:	2201      	movs	r2, #1
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	409a      	lsls	r2, r3
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10d      	bne.n	8007356 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007344:	68f9      	ldr	r1, [r7, #12]
 8007346:	6809      	ldr	r1, [r1, #0]
 8007348:	431a      	orrs	r2, r3
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	3318      	adds	r3, #24
 800734e:	011b      	lsls	r3, r3, #4
 8007350:	440b      	add	r3, r1
 8007352:	601a      	str	r2, [r3, #0]
 8007354:	e00f      	b.n	8007376 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007360:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007366:	68f9      	ldr	r1, [r7, #12]
 8007368:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800736a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	3318      	adds	r3, #24
 8007370:	011b      	lsls	r3, r3, #4
 8007372:	440b      	add	r3, r1
 8007374:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6819      	ldr	r1, [r3, #0]
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	691a      	ldr	r2, [r3, #16]
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	3318      	adds	r3, #24
 8007382:	011b      	lsls	r3, r3, #4
 8007384:	440b      	add	r3, r1
 8007386:	3304      	adds	r3, #4
 8007388:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	7d1b      	ldrb	r3, [r3, #20]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d111      	bne.n	80073b6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	3318      	adds	r3, #24
 800739a:	011b      	lsls	r3, r3, #4
 800739c:	4413      	add	r3, r2
 800739e:	3304      	adds	r3, #4
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	6811      	ldr	r1, [r2, #0]
 80073a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	3318      	adds	r3, #24
 80073ae:	011b      	lsls	r3, r3, #4
 80073b0:	440b      	add	r3, r1
 80073b2:	3304      	adds	r3, #4
 80073b4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	3307      	adds	r3, #7
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	061a      	lsls	r2, r3, #24
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	3306      	adds	r3, #6
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	041b      	lsls	r3, r3, #16
 80073c6:	431a      	orrs	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3305      	adds	r3, #5
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	021b      	lsls	r3, r3, #8
 80073d0:	4313      	orrs	r3, r2
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	3204      	adds	r2, #4
 80073d6:	7812      	ldrb	r2, [r2, #0]
 80073d8:	4610      	mov	r0, r2
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	6811      	ldr	r1, [r2, #0]
 80073de:	ea43 0200 	orr.w	r2, r3, r0
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	011b      	lsls	r3, r3, #4
 80073e6:	440b      	add	r3, r1
 80073e8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80073ec:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	3303      	adds	r3, #3
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	061a      	lsls	r2, r3, #24
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	3302      	adds	r3, #2
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	041b      	lsls	r3, r3, #16
 80073fe:	431a      	orrs	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	3301      	adds	r3, #1
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	021b      	lsls	r3, r3, #8
 8007408:	4313      	orrs	r3, r2
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	7812      	ldrb	r2, [r2, #0]
 800740e:	4610      	mov	r0, r2
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	6811      	ldr	r1, [r2, #0]
 8007414:	ea43 0200 	orr.w	r2, r3, r0
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	011b      	lsls	r3, r3, #4
 800741c:	440b      	add	r3, r1
 800741e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8007422:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	3318      	adds	r3, #24
 800742c:	011b      	lsls	r3, r3, #4
 800742e:	4413      	add	r3, r2
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	6811      	ldr	r1, [r2, #0]
 8007436:	f043 0201 	orr.w	r2, r3, #1
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	3318      	adds	r3, #24
 800743e:	011b      	lsls	r3, r3, #4
 8007440:	440b      	add	r3, r1
 8007442:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007444:	2300      	movs	r3, #0
 8007446:	e00e      	b.n	8007466 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e006      	b.n	8007466 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007464:	2301      	movs	r3, #1
  }
}
 8007466:	4618      	mov	r0, r3
 8007468:	3724      	adds	r7, #36	; 0x24
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr

08007472 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007472:	b480      	push	{r7}
 8007474:	b087      	sub	sp, #28
 8007476:	af00      	add	r7, sp, #0
 8007478:	60f8      	str	r0, [r7, #12]
 800747a:	60b9      	str	r1, [r7, #8]
 800747c:	607a      	str	r2, [r7, #4]
 800747e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007486:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007488:	7dfb      	ldrb	r3, [r7, #23]
 800748a:	2b01      	cmp	r3, #1
 800748c:	d003      	beq.n	8007496 <HAL_CAN_GetRxMessage+0x24>
 800748e:	7dfb      	ldrb	r3, [r7, #23]
 8007490:	2b02      	cmp	r3, #2
 8007492:	f040 80f4 	bne.w	800767e <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10e      	bne.n	80074ba <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d116      	bne.n	80074d8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e0e8      	b.n	800768c <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d107      	bne.n	80074d8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e0d9      	b.n	800768c <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	331b      	adds	r3, #27
 80074e0:	011b      	lsls	r3, r3, #4
 80074e2:	4413      	add	r3, r2
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0204 	and.w	r2, r3, #4
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d10c      	bne.n	8007510 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	331b      	adds	r3, #27
 80074fe:	011b      	lsls	r3, r3, #4
 8007500:	4413      	add	r3, r2
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	0d5b      	lsrs	r3, r3, #21
 8007506:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	601a      	str	r2, [r3, #0]
 800750e:	e00b      	b.n	8007528 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	331b      	adds	r3, #27
 8007518:	011b      	lsls	r3, r3, #4
 800751a:	4413      	add	r3, r2
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	08db      	lsrs	r3, r3, #3
 8007520:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	331b      	adds	r3, #27
 8007530:	011b      	lsls	r3, r3, #4
 8007532:	4413      	add	r3, r2
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	085b      	lsrs	r3, r3, #1
 8007538:	f003 0201 	and.w	r2, r3, #1
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	331b      	adds	r3, #27
 8007548:	011b      	lsls	r3, r3, #4
 800754a:	4413      	add	r3, r2
 800754c:	3304      	adds	r3, #4
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f003 020f 	and.w	r2, r3, #15
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	331b      	adds	r3, #27
 8007560:	011b      	lsls	r3, r3, #4
 8007562:	4413      	add	r3, r2
 8007564:	3304      	adds	r3, #4
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	0a1b      	lsrs	r3, r3, #8
 800756a:	b2da      	uxtb	r2, r3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	331b      	adds	r3, #27
 8007578:	011b      	lsls	r3, r3, #4
 800757a:	4413      	add	r3, r2
 800757c:	3304      	adds	r3, #4
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	0c1b      	lsrs	r3, r3, #16
 8007582:	b29a      	uxth	r2, r3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	011b      	lsls	r3, r3, #4
 8007590:	4413      	add	r3, r2
 8007592:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	b2da      	uxtb	r2, r3
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	011b      	lsls	r3, r3, #4
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	0a1a      	lsrs	r2, r3, #8
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	3301      	adds	r3, #1
 80075b4:	b2d2      	uxtb	r2, r2
 80075b6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	011b      	lsls	r3, r3, #4
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	0c1a      	lsrs	r2, r3, #16
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	3302      	adds	r3, #2
 80075ce:	b2d2      	uxtb	r2, r2
 80075d0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	011b      	lsls	r3, r3, #4
 80075da:	4413      	add	r3, r2
 80075dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	0e1a      	lsrs	r2, r3, #24
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	3303      	adds	r3, #3
 80075e8:	b2d2      	uxtb	r2, r2
 80075ea:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	011b      	lsls	r3, r3, #4
 80075f4:	4413      	add	r3, r2
 80075f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	3304      	adds	r3, #4
 8007600:	b2d2      	uxtb	r2, r2
 8007602:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	011b      	lsls	r3, r3, #4
 800760c:	4413      	add	r3, r2
 800760e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	0a1a      	lsrs	r2, r3, #8
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	3305      	adds	r3, #5
 800761a:	b2d2      	uxtb	r2, r2
 800761c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	011b      	lsls	r3, r3, #4
 8007626:	4413      	add	r3, r2
 8007628:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	0c1a      	lsrs	r2, r3, #16
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	3306      	adds	r3, #6
 8007634:	b2d2      	uxtb	r2, r2
 8007636:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	011b      	lsls	r3, r3, #4
 8007640:	4413      	add	r3, r2
 8007642:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	0e1a      	lsrs	r2, r3, #24
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	3307      	adds	r3, #7
 800764e:	b2d2      	uxtb	r2, r2
 8007650:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d108      	bne.n	800766a <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	68da      	ldr	r2, [r3, #12]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f042 0220 	orr.w	r2, r2, #32
 8007666:	60da      	str	r2, [r3, #12]
 8007668:	e007      	b.n	800767a <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	691a      	ldr	r2, [r3, #16]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f042 0220 	orr.w	r2, r2, #32
 8007678:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800767a:	2300      	movs	r3, #0
 800767c:	e006      	b.n	800768c <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007682:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
  }
}
 800768c:	4618      	mov	r0, r3
 800768e:	371c      	adds	r7, #28
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076a8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80076aa:	7bfb      	ldrb	r3, [r7, #15]
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d002      	beq.n	80076b6 <HAL_CAN_ActivateNotification+0x1e>
 80076b0:	7bfb      	ldrb	r3, [r7, #15]
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d109      	bne.n	80076ca <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	6959      	ldr	r1, [r3, #20]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	683a      	ldr	r2, [r7, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80076c6:	2300      	movs	r3, #0
 80076c8:	e006      	b.n	80076d8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
  }
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b08a      	sub	sp, #40	; 0x28
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80076ec:	2300      	movs	r3, #0
 80076ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	699b      	ldr	r3, [r3, #24]
 800771e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007720:	6a3b      	ldr	r3, [r7, #32]
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	d07c      	beq.n	8007824 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	f003 0301 	and.w	r3, r3, #1
 8007730:	2b00      	cmp	r3, #0
 8007732:	d023      	beq.n	800777c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2201      	movs	r2, #1
 800773a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	f003 0302 	and.w	r3, r3, #2
 8007742:	2b00      	cmp	r3, #0
 8007744:	d003      	beq.n	800774e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f7fb f816 	bl	8002778 <HAL_CAN_TxMailbox0CompleteCallback>
 800774c:	e016      	b.n	800777c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	f003 0304 	and.w	r3, r3, #4
 8007754:	2b00      	cmp	r3, #0
 8007756:	d004      	beq.n	8007762 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800775e:	627b      	str	r3, [r7, #36]	; 0x24
 8007760:	e00c      	b.n	800777c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007762:	69bb      	ldr	r3, [r7, #24]
 8007764:	f003 0308 	and.w	r3, r3, #8
 8007768:	2b00      	cmp	r3, #0
 800776a:	d004      	beq.n	8007776 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800776c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007772:	627b      	str	r3, [r7, #36]	; 0x24
 8007774:	e002      	b.n	800777c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f7fb f80a 	bl	8002790 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007782:	2b00      	cmp	r3, #0
 8007784:	d024      	beq.n	80077d0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800778e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007790:	69bb      	ldr	r3, [r7, #24]
 8007792:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007796:	2b00      	cmp	r3, #0
 8007798:	d003      	beq.n	80077a2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7fb f804 	bl	80027a8 <HAL_CAN_TxMailbox1CompleteCallback>
 80077a0:	e016      	b.n	80077d0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d004      	beq.n	80077b6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80077ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80077b2:	627b      	str	r3, [r7, #36]	; 0x24
 80077b4:	e00c      	b.n	80077d0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d004      	beq.n	80077ca <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80077c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80077c6:	627b      	str	r3, [r7, #36]	; 0x24
 80077c8:	e002      	b.n	80077d0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f7fa fff8 	bl	80027c0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d024      	beq.n	8007824 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80077e2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d003      	beq.n	80077f6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fa fff2 	bl	80027d8 <HAL_CAN_TxMailbox2CompleteCallback>
 80077f4:	e016      	b.n	8007824 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d004      	beq.n	800780a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007806:	627b      	str	r3, [r7, #36]	; 0x24
 8007808:	e00c      	b.n	8007824 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007810:	2b00      	cmp	r3, #0
 8007812:	d004      	beq.n	800781e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800781a:	627b      	str	r3, [r7, #36]	; 0x24
 800781c:	e002      	b.n	8007824 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7fa ffe6 	bl	80027f0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007824:	6a3b      	ldr	r3, [r7, #32]
 8007826:	f003 0308 	and.w	r3, r3, #8
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00c      	beq.n	8007848 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f003 0310 	and.w	r3, r3, #16
 8007834:	2b00      	cmp	r3, #0
 8007836:	d007      	beq.n	8007848 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800783e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2210      	movs	r2, #16
 8007846:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007848:	6a3b      	ldr	r3, [r7, #32]
 800784a:	f003 0304 	and.w	r3, r3, #4
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00b      	beq.n	800786a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f003 0308 	and.w	r3, r3, #8
 8007858:	2b00      	cmp	r3, #0
 800785a:	d006      	beq.n	800786a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2208      	movs	r2, #8
 8007862:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f8f4 	bl	8007a52 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800786a:	6a3b      	ldr	r3, [r7, #32]
 800786c:	f003 0302 	and.w	r3, r3, #2
 8007870:	2b00      	cmp	r3, #0
 8007872:	d009      	beq.n	8007888 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	f003 0303 	and.w	r3, r3, #3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d002      	beq.n	8007888 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7fb f8af 	bl	80029e6 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007888:	6a3b      	ldr	r3, [r7, #32]
 800788a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800788e:	2b00      	cmp	r3, #0
 8007890:	d00c      	beq.n	80078ac <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	f003 0310 	and.w	r3, r3, #16
 8007898:	2b00      	cmp	r3, #0
 800789a:	d007      	beq.n	80078ac <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800789c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800789e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078a2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2210      	movs	r2, #16
 80078aa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	f003 0320 	and.w	r3, r3, #32
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00b      	beq.n	80078ce <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	f003 0308 	and.w	r3, r3, #8
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d006      	beq.n	80078ce <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2208      	movs	r2, #8
 80078c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 f8cc 	bl	8007a66 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	f003 0310 	and.w	r3, r3, #16
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d009      	beq.n	80078ec <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	f003 0303 	and.w	r3, r3, #3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d002      	beq.n	80078ec <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f7fb f889 	bl	80029fe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00b      	beq.n	800790e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	f003 0310 	and.w	r3, r3, #16
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d006      	beq.n	800790e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2210      	movs	r2, #16
 8007906:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 f8b6 	bl	8007a7a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00b      	beq.n	8007930 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	f003 0308 	and.w	r3, r3, #8
 800791e:	2b00      	cmp	r3, #0
 8007920:	d006      	beq.n	8007930 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2208      	movs	r2, #8
 8007928:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 f8af 	bl	8007a8e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007930:	6a3b      	ldr	r3, [r7, #32]
 8007932:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007936:	2b00      	cmp	r3, #0
 8007938:	d07b      	beq.n	8007a32 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	f003 0304 	and.w	r3, r3, #4
 8007940:	2b00      	cmp	r3, #0
 8007942:	d072      	beq.n	8007a2a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007944:	6a3b      	ldr	r3, [r7, #32]
 8007946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800794a:	2b00      	cmp	r3, #0
 800794c:	d008      	beq.n	8007960 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007954:	2b00      	cmp	r3, #0
 8007956:	d003      	beq.n	8007960 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795a:	f043 0301 	orr.w	r3, r3, #1
 800795e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007960:	6a3b      	ldr	r3, [r7, #32]
 8007962:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007966:	2b00      	cmp	r3, #0
 8007968:	d008      	beq.n	800797c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007970:	2b00      	cmp	r3, #0
 8007972:	d003      	beq.n	800797c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007976:	f043 0302 	orr.w	r3, r3, #2
 800797a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800797c:	6a3b      	ldr	r3, [r7, #32]
 800797e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007982:	2b00      	cmp	r3, #0
 8007984:	d008      	beq.n	8007998 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800798c:	2b00      	cmp	r3, #0
 800798e:	d003      	beq.n	8007998 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007992:	f043 0304 	orr.w	r3, r3, #4
 8007996:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007998:	6a3b      	ldr	r3, [r7, #32]
 800799a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d043      	beq.n	8007a2a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d03e      	beq.n	8007a2a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80079b2:	2b60      	cmp	r3, #96	; 0x60
 80079b4:	d02b      	beq.n	8007a0e <HAL_CAN_IRQHandler+0x32a>
 80079b6:	2b60      	cmp	r3, #96	; 0x60
 80079b8:	d82e      	bhi.n	8007a18 <HAL_CAN_IRQHandler+0x334>
 80079ba:	2b50      	cmp	r3, #80	; 0x50
 80079bc:	d022      	beq.n	8007a04 <HAL_CAN_IRQHandler+0x320>
 80079be:	2b50      	cmp	r3, #80	; 0x50
 80079c0:	d82a      	bhi.n	8007a18 <HAL_CAN_IRQHandler+0x334>
 80079c2:	2b40      	cmp	r3, #64	; 0x40
 80079c4:	d019      	beq.n	80079fa <HAL_CAN_IRQHandler+0x316>
 80079c6:	2b40      	cmp	r3, #64	; 0x40
 80079c8:	d826      	bhi.n	8007a18 <HAL_CAN_IRQHandler+0x334>
 80079ca:	2b30      	cmp	r3, #48	; 0x30
 80079cc:	d010      	beq.n	80079f0 <HAL_CAN_IRQHandler+0x30c>
 80079ce:	2b30      	cmp	r3, #48	; 0x30
 80079d0:	d822      	bhi.n	8007a18 <HAL_CAN_IRQHandler+0x334>
 80079d2:	2b10      	cmp	r3, #16
 80079d4:	d002      	beq.n	80079dc <HAL_CAN_IRQHandler+0x2f8>
 80079d6:	2b20      	cmp	r3, #32
 80079d8:	d005      	beq.n	80079e6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80079da:	e01d      	b.n	8007a18 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80079dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079de:	f043 0308 	orr.w	r3, r3, #8
 80079e2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80079e4:	e019      	b.n	8007a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80079e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e8:	f043 0310 	orr.w	r3, r3, #16
 80079ec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80079ee:	e014      	b.n	8007a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80079f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f2:	f043 0320 	orr.w	r3, r3, #32
 80079f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80079f8:	e00f      	b.n	8007a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80079fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007a02:	e00a      	b.n	8007a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007a0c:	e005      	b.n	8007a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007a16:	e000      	b.n	8007a1a <HAL_CAN_IRQHandler+0x336>
            break;
 8007a18:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	699a      	ldr	r2, [r3, #24]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007a28:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2204      	movs	r2, #4
 8007a30:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d008      	beq.n	8007a4a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f7fa fedf 	bl	8002808 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007a4a:	bf00      	nop
 8007a4c:	3728      	adds	r7, #40	; 0x28
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}

08007a52 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007a52:	b480      	push	{r7}
 8007a54:	b083      	sub	sp, #12
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8007a5a:	bf00      	nop
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007a6e:	bf00      	nop
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007a82:	bf00      	nop
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b083      	sub	sp, #12
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007a96:	bf00      	nop
 8007a98:	370c      	adds	r7, #12
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
	...

08007aa4 <__NVIC_SetPriorityGrouping>:
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f003 0307 	and.w	r3, r3, #7
 8007ab2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ab4:	4b0c      	ldr	r3, [pc, #48]	; (8007ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007acc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007ad0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ad6:	4a04      	ldr	r2, [pc, #16]	; (8007ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	60d3      	str	r3, [r2, #12]
}
 8007adc:	bf00      	nop
 8007ade:	3714      	adds	r7, #20
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr
 8007ae8:	e000ed00 	.word	0xe000ed00

08007aec <__NVIC_GetPriorityGrouping>:
{
 8007aec:	b480      	push	{r7}
 8007aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007af0:	4b04      	ldr	r3, [pc, #16]	; (8007b04 <__NVIC_GetPriorityGrouping+0x18>)
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	0a1b      	lsrs	r3, r3, #8
 8007af6:	f003 0307 	and.w	r3, r3, #7
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	e000ed00 	.word	0xe000ed00

08007b08 <__NVIC_EnableIRQ>:
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	4603      	mov	r3, r0
 8007b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	db0b      	blt.n	8007b32 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	f003 021f 	and.w	r2, r3, #31
 8007b20:	4907      	ldr	r1, [pc, #28]	; (8007b40 <__NVIC_EnableIRQ+0x38>)
 8007b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b26:	095b      	lsrs	r3, r3, #5
 8007b28:	2001      	movs	r0, #1
 8007b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8007b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007b32:	bf00      	nop
 8007b34:	370c      	adds	r7, #12
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	e000e100 	.word	0xe000e100

08007b44 <__NVIC_SetPriority>:
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	6039      	str	r1, [r7, #0]
 8007b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	db0a      	blt.n	8007b6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	b2da      	uxtb	r2, r3
 8007b5c:	490c      	ldr	r1, [pc, #48]	; (8007b90 <__NVIC_SetPriority+0x4c>)
 8007b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b62:	0112      	lsls	r2, r2, #4
 8007b64:	b2d2      	uxtb	r2, r2
 8007b66:	440b      	add	r3, r1
 8007b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007b6c:	e00a      	b.n	8007b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	b2da      	uxtb	r2, r3
 8007b72:	4908      	ldr	r1, [pc, #32]	; (8007b94 <__NVIC_SetPriority+0x50>)
 8007b74:	79fb      	ldrb	r3, [r7, #7]
 8007b76:	f003 030f 	and.w	r3, r3, #15
 8007b7a:	3b04      	subs	r3, #4
 8007b7c:	0112      	lsls	r2, r2, #4
 8007b7e:	b2d2      	uxtb	r2, r2
 8007b80:	440b      	add	r3, r1
 8007b82:	761a      	strb	r2, [r3, #24]
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	e000e100 	.word	0xe000e100
 8007b94:	e000ed00 	.word	0xe000ed00

08007b98 <NVIC_EncodePriority>:
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b089      	sub	sp, #36	; 0x24
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f003 0307 	and.w	r3, r3, #7
 8007baa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	f1c3 0307 	rsb	r3, r3, #7
 8007bb2:	2b04      	cmp	r3, #4
 8007bb4:	bf28      	it	cs
 8007bb6:	2304      	movcs	r3, #4
 8007bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007bba:	69fb      	ldr	r3, [r7, #28]
 8007bbc:	3304      	adds	r3, #4
 8007bbe:	2b06      	cmp	r3, #6
 8007bc0:	d902      	bls.n	8007bc8 <NVIC_EncodePriority+0x30>
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	3b03      	subs	r3, #3
 8007bc6:	e000      	b.n	8007bca <NVIC_EncodePriority+0x32>
 8007bc8:	2300      	movs	r3, #0
 8007bca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd6:	43da      	mvns	r2, r3
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	401a      	ands	r2, r3
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007be0:	f04f 31ff 	mov.w	r1, #4294967295
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bea:	43d9      	mvns	r1, r3
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bf0:	4313      	orrs	r3, r2
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3724      	adds	r7, #36	; 0x24
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr
	...

08007c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007c10:	d301      	bcc.n	8007c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007c12:	2301      	movs	r3, #1
 8007c14:	e00f      	b.n	8007c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007c16:	4a0a      	ldr	r2, [pc, #40]	; (8007c40 <SysTick_Config+0x40>)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007c1e:	210f      	movs	r1, #15
 8007c20:	f04f 30ff 	mov.w	r0, #4294967295
 8007c24:	f7ff ff8e 	bl	8007b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007c28:	4b05      	ldr	r3, [pc, #20]	; (8007c40 <SysTick_Config+0x40>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007c2e:	4b04      	ldr	r3, [pc, #16]	; (8007c40 <SysTick_Config+0x40>)
 8007c30:	2207      	movs	r2, #7
 8007c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	e000e010 	.word	0xe000e010

08007c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b082      	sub	sp, #8
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7ff ff29 	bl	8007aa4 <__NVIC_SetPriorityGrouping>
}
 8007c52:	bf00      	nop
 8007c54:	3708      	adds	r7, #8
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007c5a:	b580      	push	{r7, lr}
 8007c5c:	b086      	sub	sp, #24
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	4603      	mov	r3, r0
 8007c62:	60b9      	str	r1, [r7, #8]
 8007c64:	607a      	str	r2, [r7, #4]
 8007c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007c6c:	f7ff ff3e 	bl	8007aec <__NVIC_GetPriorityGrouping>
 8007c70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	68b9      	ldr	r1, [r7, #8]
 8007c76:	6978      	ldr	r0, [r7, #20]
 8007c78:	f7ff ff8e 	bl	8007b98 <NVIC_EncodePriority>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c82:	4611      	mov	r1, r2
 8007c84:	4618      	mov	r0, r3
 8007c86:	f7ff ff5d 	bl	8007b44 <__NVIC_SetPriority>
}
 8007c8a:	bf00      	nop
 8007c8c:	3718      	adds	r7, #24
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b082      	sub	sp, #8
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	4603      	mov	r3, r0
 8007c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7ff ff31 	bl	8007b08 <__NVIC_EnableIRQ>
}
 8007ca6:	bf00      	nop
 8007ca8:	3708      	adds	r7, #8
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}

08007cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b082      	sub	sp, #8
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f7ff ffa2 	bl	8007c00 <SysTick_Config>
 8007cbc:	4603      	mov	r3, r0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b086      	sub	sp, #24
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007cd4:	f7fe fcfc 	bl	80066d0 <HAL_GetTick>
 8007cd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d101      	bne.n	8007ce4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e099      	b.n	8007e18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2202      	movs	r2, #2
 8007cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f022 0201 	bic.w	r2, r2, #1
 8007d02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007d04:	e00f      	b.n	8007d26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007d06:	f7fe fce3 	bl	80066d0 <HAL_GetTick>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	1ad3      	subs	r3, r2, r3
 8007d10:	2b05      	cmp	r3, #5
 8007d12:	d908      	bls.n	8007d26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2220      	movs	r2, #32
 8007d18:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2203      	movs	r2, #3
 8007d1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007d22:	2303      	movs	r3, #3
 8007d24:	e078      	b.n	8007e18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f003 0301 	and.w	r3, r3, #1
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d1e8      	bne.n	8007d06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	4b38      	ldr	r3, [pc, #224]	; (8007e20 <HAL_DMA_Init+0x158>)
 8007d40:	4013      	ands	r3, r2
 8007d42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685a      	ldr	r2, [r3, #4]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007d52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	699b      	ldr	r3, [r3, #24]
 8007d64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6a1b      	ldr	r3, [r3, #32]
 8007d70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	4313      	orrs	r3, r2
 8007d76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7c:	2b04      	cmp	r3, #4
 8007d7e:	d107      	bne.n	8007d90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	697a      	ldr	r2, [r7, #20]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	697a      	ldr	r2, [r7, #20]
 8007d96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	695b      	ldr	r3, [r3, #20]
 8007d9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	f023 0307 	bic.w	r3, r3, #7
 8007da6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dac:	697a      	ldr	r2, [r7, #20]
 8007dae:	4313      	orrs	r3, r2
 8007db0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	d117      	bne.n	8007dea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00e      	beq.n	8007dea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 fab3 	bl	8008338 <DMA_CheckFifoParam>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d008      	beq.n	8007dea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2240      	movs	r2, #64	; 0x40
 8007ddc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007de6:	2301      	movs	r3, #1
 8007de8:	e016      	b.n	8007e18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	697a      	ldr	r2, [r7, #20]
 8007df0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 fa6a 	bl	80082cc <DMA_CalcBaseAndBitshift>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e00:	223f      	movs	r2, #63	; 0x3f
 8007e02:	409a      	lsls	r2, r3
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2201      	movs	r2, #1
 8007e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3718      	adds	r7, #24
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	e010803f 	.word	0xe010803f

08007e24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b086      	sub	sp, #24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	607a      	str	r2, [r7, #4]
 8007e30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d101      	bne.n	8007e4a <HAL_DMA_Start_IT+0x26>
 8007e46:	2302      	movs	r3, #2
 8007e48:	e048      	b.n	8007edc <HAL_DMA_Start_IT+0xb8>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d137      	bne.n	8007ece <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2202      	movs	r2, #2
 8007e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	68b9      	ldr	r1, [r7, #8]
 8007e72:	68f8      	ldr	r0, [r7, #12]
 8007e74:	f000 f9fc 	bl	8008270 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e7c:	223f      	movs	r2, #63	; 0x3f
 8007e7e:	409a      	lsls	r2, r3
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f042 0216 	orr.w	r2, r2, #22
 8007e92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	695a      	ldr	r2, [r3, #20]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ea2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d007      	beq.n	8007ebc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f042 0208 	orr.w	r2, r2, #8
 8007eba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f042 0201 	orr.w	r2, r2, #1
 8007eca:	601a      	str	r2, [r3, #0]
 8007ecc:	e005      	b.n	8007eda <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3718      	adds	r7, #24
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d004      	beq.n	8007f02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2280      	movs	r2, #128	; 0x80
 8007efc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e00c      	b.n	8007f1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2205      	movs	r2, #5
 8007f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f022 0201 	bic.w	r2, r2, #1
 8007f18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b086      	sub	sp, #24
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007f30:	2300      	movs	r3, #0
 8007f32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007f34:	4b8e      	ldr	r3, [pc, #568]	; (8008170 <HAL_DMA_IRQHandler+0x248>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a8e      	ldr	r2, [pc, #568]	; (8008174 <HAL_DMA_IRQHandler+0x24c>)
 8007f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f3e:	0a9b      	lsrs	r3, r3, #10
 8007f40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f52:	2208      	movs	r2, #8
 8007f54:	409a      	lsls	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	4013      	ands	r3, r2
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d01a      	beq.n	8007f94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 0304 	and.w	r3, r3, #4
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d013      	beq.n	8007f94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0204 	bic.w	r2, r2, #4
 8007f7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f80:	2208      	movs	r2, #8
 8007f82:	409a      	lsls	r2, r3
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f8c:	f043 0201 	orr.w	r2, r3, #1
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f98:	2201      	movs	r2, #1
 8007f9a:	409a      	lsls	r2, r3
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d012      	beq.n	8007fca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00b      	beq.n	8007fca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	409a      	lsls	r2, r3
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fc2:	f043 0202 	orr.w	r2, r3, #2
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fce:	2204      	movs	r2, #4
 8007fd0:	409a      	lsls	r2, r3
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d012      	beq.n	8008000 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0302 	and.w	r3, r3, #2
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00b      	beq.n	8008000 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fec:	2204      	movs	r2, #4
 8007fee:	409a      	lsls	r2, r3
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ff8:	f043 0204 	orr.w	r2, r3, #4
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008004:	2210      	movs	r2, #16
 8008006:	409a      	lsls	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	4013      	ands	r3, r2
 800800c:	2b00      	cmp	r3, #0
 800800e:	d043      	beq.n	8008098 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0308 	and.w	r3, r3, #8
 800801a:	2b00      	cmp	r3, #0
 800801c:	d03c      	beq.n	8008098 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008022:	2210      	movs	r2, #16
 8008024:	409a      	lsls	r2, r3
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d018      	beq.n	800806a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d108      	bne.n	8008058 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804a:	2b00      	cmp	r3, #0
 800804c:	d024      	beq.n	8008098 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	4798      	blx	r3
 8008056:	e01f      	b.n	8008098 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800805c:	2b00      	cmp	r3, #0
 800805e:	d01b      	beq.n	8008098 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	4798      	blx	r3
 8008068:	e016      	b.n	8008098 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008074:	2b00      	cmp	r3, #0
 8008076:	d107      	bne.n	8008088 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f022 0208 	bic.w	r2, r2, #8
 8008086:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808c:	2b00      	cmp	r3, #0
 800808e:	d003      	beq.n	8008098 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800809c:	2220      	movs	r2, #32
 800809e:	409a      	lsls	r2, r3
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4013      	ands	r3, r2
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 808f 	beq.w	80081c8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 0310 	and.w	r3, r3, #16
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	f000 8087 	beq.w	80081c8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080be:	2220      	movs	r2, #32
 80080c0:	409a      	lsls	r2, r3
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	2b05      	cmp	r3, #5
 80080d0:	d136      	bne.n	8008140 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f022 0216 	bic.w	r2, r2, #22
 80080e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	695a      	ldr	r2, [r3, #20]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d103      	bne.n	8008102 <HAL_DMA_IRQHandler+0x1da>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d007      	beq.n	8008112 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f022 0208 	bic.w	r2, r2, #8
 8008110:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008116:	223f      	movs	r2, #63	; 0x3f
 8008118:	409a      	lsls	r2, r3
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008132:	2b00      	cmp	r3, #0
 8008134:	d07e      	beq.n	8008234 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	4798      	blx	r3
        }
        return;
 800813e:	e079      	b.n	8008234 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800814a:	2b00      	cmp	r3, #0
 800814c:	d01d      	beq.n	800818a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10d      	bne.n	8008178 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008160:	2b00      	cmp	r3, #0
 8008162:	d031      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	4798      	blx	r3
 800816c:	e02c      	b.n	80081c8 <HAL_DMA_IRQHandler+0x2a0>
 800816e:	bf00      	nop
 8008170:	200001ac 	.word	0x200001ac
 8008174:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800817c:	2b00      	cmp	r3, #0
 800817e:	d023      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	4798      	blx	r3
 8008188:	e01e      	b.n	80081c8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10f      	bne.n	80081b8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	681a      	ldr	r2, [r3, #0]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f022 0210 	bic.w	r2, r2, #16
 80081a6:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d003      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d032      	beq.n	8008236 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081d4:	f003 0301 	and.w	r3, r3, #1
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d022      	beq.n	8008222 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2205      	movs	r2, #5
 80081e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f022 0201 	bic.w	r2, r2, #1
 80081f2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	3301      	adds	r3, #1
 80081f8:	60bb      	str	r3, [r7, #8]
 80081fa:	697a      	ldr	r2, [r7, #20]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d307      	bcc.n	8008210 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0301 	and.w	r3, r3, #1
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1f2      	bne.n	80081f4 <HAL_DMA_IRQHandler+0x2cc>
 800820e:	e000      	b.n	8008212 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008210:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008226:	2b00      	cmp	r3, #0
 8008228:	d005      	beq.n	8008236 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	4798      	blx	r3
 8008232:	e000      	b.n	8008236 <HAL_DMA_IRQHandler+0x30e>
        return;
 8008234:	bf00      	nop
    }
  }
}
 8008236:	3718      	adds	r7, #24
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800824a:	b2db      	uxtb	r3, r3
}
 800824c:	4618      	mov	r0, r3
 800824e:	370c      	adds	r7, #12
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr

08008258 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008264:	4618      	mov	r0, r3
 8008266:	370c      	adds	r7, #12
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	607a      	str	r2, [r7, #4]
 800827c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800828c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	683a      	ldr	r2, [r7, #0]
 8008294:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	2b40      	cmp	r3, #64	; 0x40
 800829c:	d108      	bne.n	80082b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80082ae:	e007      	b.n	80082c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	68ba      	ldr	r2, [r7, #8]
 80082b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	60da      	str	r2, [r3, #12]
}
 80082c0:	bf00      	nop
 80082c2:	3714      	adds	r7, #20
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b085      	sub	sp, #20
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	3b10      	subs	r3, #16
 80082dc:	4a14      	ldr	r2, [pc, #80]	; (8008330 <DMA_CalcBaseAndBitshift+0x64>)
 80082de:	fba2 2303 	umull	r2, r3, r2, r3
 80082e2:	091b      	lsrs	r3, r3, #4
 80082e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80082e6:	4a13      	ldr	r2, [pc, #76]	; (8008334 <DMA_CalcBaseAndBitshift+0x68>)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	4413      	add	r3, r2
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	461a      	mov	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2b03      	cmp	r3, #3
 80082f8:	d909      	bls.n	800830e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008302:	f023 0303 	bic.w	r3, r3, #3
 8008306:	1d1a      	adds	r2, r3, #4
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	659a      	str	r2, [r3, #88]	; 0x58
 800830c:	e007      	b.n	800831e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008316:	f023 0303 	bic.w	r3, r3, #3
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008322:	4618      	mov	r0, r3
 8008324:	3714      	adds	r7, #20
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	aaaaaaab 	.word	0xaaaaaaab
 8008334:	0800d884 	.word	0x0800d884

08008338 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008348:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	699b      	ldr	r3, [r3, #24]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d11f      	bne.n	8008392 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2b03      	cmp	r3, #3
 8008356:	d856      	bhi.n	8008406 <DMA_CheckFifoParam+0xce>
 8008358:	a201      	add	r2, pc, #4	; (adr r2, 8008360 <DMA_CheckFifoParam+0x28>)
 800835a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800835e:	bf00      	nop
 8008360:	08008371 	.word	0x08008371
 8008364:	08008383 	.word	0x08008383
 8008368:	08008371 	.word	0x08008371
 800836c:	08008407 	.word	0x08008407
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008374:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008378:	2b00      	cmp	r3, #0
 800837a:	d046      	beq.n	800840a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008380:	e043      	b.n	800840a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008386:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800838a:	d140      	bne.n	800840e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800838c:	2301      	movs	r3, #1
 800838e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008390:	e03d      	b.n	800840e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	699b      	ldr	r3, [r3, #24]
 8008396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800839a:	d121      	bne.n	80083e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	2b03      	cmp	r3, #3
 80083a0:	d837      	bhi.n	8008412 <DMA_CheckFifoParam+0xda>
 80083a2:	a201      	add	r2, pc, #4	; (adr r2, 80083a8 <DMA_CheckFifoParam+0x70>)
 80083a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a8:	080083b9 	.word	0x080083b9
 80083ac:	080083bf 	.word	0x080083bf
 80083b0:	080083b9 	.word	0x080083b9
 80083b4:	080083d1 	.word	0x080083d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	73fb      	strb	r3, [r7, #15]
      break;
 80083bc:	e030      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d025      	beq.n	8008416 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80083ce:	e022      	b.n	8008416 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80083d8:	d11f      	bne.n	800841a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80083de:	e01c      	b.n	800841a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	2b02      	cmp	r3, #2
 80083e4:	d903      	bls.n	80083ee <DMA_CheckFifoParam+0xb6>
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	d003      	beq.n	80083f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80083ec:	e018      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	73fb      	strb	r3, [r7, #15]
      break;
 80083f2:	e015      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00e      	beq.n	800841e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	73fb      	strb	r3, [r7, #15]
      break;
 8008404:	e00b      	b.n	800841e <DMA_CheckFifoParam+0xe6>
      break;
 8008406:	bf00      	nop
 8008408:	e00a      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      break;
 800840a:	bf00      	nop
 800840c:	e008      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      break;
 800840e:	bf00      	nop
 8008410:	e006      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      break;
 8008412:	bf00      	nop
 8008414:	e004      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      break;
 8008416:	bf00      	nop
 8008418:	e002      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      break;   
 800841a:	bf00      	nop
 800841c:	e000      	b.n	8008420 <DMA_CheckFifoParam+0xe8>
      break;
 800841e:	bf00      	nop
    }
  } 
  
  return status; 
 8008420:	7bfb      	ldrb	r3, [r7, #15]
}
 8008422:	4618      	mov	r0, r3
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop

08008430 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008430:	b480      	push	{r7}
 8008432:	b089      	sub	sp, #36	; 0x24
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800843a:	2300      	movs	r3, #0
 800843c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800843e:	2300      	movs	r3, #0
 8008440:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008442:	2300      	movs	r3, #0
 8008444:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008446:	2300      	movs	r3, #0
 8008448:	61fb      	str	r3, [r7, #28]
 800844a:	e165      	b.n	8008718 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800844c:	2201      	movs	r2, #1
 800844e:	69fb      	ldr	r3, [r7, #28]
 8008450:	fa02 f303 	lsl.w	r3, r2, r3
 8008454:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	697a      	ldr	r2, [r7, #20]
 800845c:	4013      	ands	r3, r2
 800845e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	429a      	cmp	r2, r3
 8008466:	f040 8154 	bne.w	8008712 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	2b02      	cmp	r3, #2
 8008470:	d003      	beq.n	800847a <HAL_GPIO_Init+0x4a>
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	2b12      	cmp	r3, #18
 8008478:	d123      	bne.n	80084c2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	08da      	lsrs	r2, r3, #3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	3208      	adds	r2, #8
 8008482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008486:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008488:	69fb      	ldr	r3, [r7, #28]
 800848a:	f003 0307 	and.w	r3, r3, #7
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	220f      	movs	r2, #15
 8008492:	fa02 f303 	lsl.w	r3, r2, r3
 8008496:	43db      	mvns	r3, r3
 8008498:	69ba      	ldr	r2, [r7, #24]
 800849a:	4013      	ands	r3, r2
 800849c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	691a      	ldr	r2, [r3, #16]
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	f003 0307 	and.w	r3, r3, #7
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	fa02 f303 	lsl.w	r3, r2, r3
 80084ae:	69ba      	ldr	r2, [r7, #24]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	08da      	lsrs	r2, r3, #3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3208      	adds	r2, #8
 80084bc:	69b9      	ldr	r1, [r7, #24]
 80084be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80084c8:	69fb      	ldr	r3, [r7, #28]
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	2203      	movs	r2, #3
 80084ce:	fa02 f303 	lsl.w	r3, r2, r3
 80084d2:	43db      	mvns	r3, r3
 80084d4:	69ba      	ldr	r2, [r7, #24]
 80084d6:	4013      	ands	r3, r2
 80084d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f003 0203 	and.w	r2, r3, #3
 80084e2:	69fb      	ldr	r3, [r7, #28]
 80084e4:	005b      	lsls	r3, r3, #1
 80084e6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ea:	69ba      	ldr	r2, [r7, #24]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	69ba      	ldr	r2, [r7, #24]
 80084f4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d00b      	beq.n	8008516 <HAL_GPIO_Init+0xe6>
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	2b02      	cmp	r3, #2
 8008504:	d007      	beq.n	8008516 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800850a:	2b11      	cmp	r3, #17
 800850c:	d003      	beq.n	8008516 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	2b12      	cmp	r3, #18
 8008514:	d130      	bne.n	8008578 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800851c:	69fb      	ldr	r3, [r7, #28]
 800851e:	005b      	lsls	r3, r3, #1
 8008520:	2203      	movs	r2, #3
 8008522:	fa02 f303 	lsl.w	r3, r2, r3
 8008526:	43db      	mvns	r3, r3
 8008528:	69ba      	ldr	r2, [r7, #24]
 800852a:	4013      	ands	r3, r2
 800852c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	68da      	ldr	r2, [r3, #12]
 8008532:	69fb      	ldr	r3, [r7, #28]
 8008534:	005b      	lsls	r3, r3, #1
 8008536:	fa02 f303 	lsl.w	r3, r2, r3
 800853a:	69ba      	ldr	r2, [r7, #24]
 800853c:	4313      	orrs	r3, r2
 800853e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	69ba      	ldr	r2, [r7, #24]
 8008544:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800854c:	2201      	movs	r2, #1
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	fa02 f303 	lsl.w	r3, r2, r3
 8008554:	43db      	mvns	r3, r3
 8008556:	69ba      	ldr	r2, [r7, #24]
 8008558:	4013      	ands	r3, r2
 800855a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	091b      	lsrs	r3, r3, #4
 8008562:	f003 0201 	and.w	r2, r3, #1
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	fa02 f303 	lsl.w	r3, r2, r3
 800856c:	69ba      	ldr	r2, [r7, #24]
 800856e:	4313      	orrs	r3, r2
 8008570:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	69ba      	ldr	r2, [r7, #24]
 8008576:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	005b      	lsls	r3, r3, #1
 8008582:	2203      	movs	r2, #3
 8008584:	fa02 f303 	lsl.w	r3, r2, r3
 8008588:	43db      	mvns	r3, r3
 800858a:	69ba      	ldr	r2, [r7, #24]
 800858c:	4013      	ands	r3, r2
 800858e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	689a      	ldr	r2, [r3, #8]
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	005b      	lsls	r3, r3, #1
 8008598:	fa02 f303 	lsl.w	r3, r2, r3
 800859c:	69ba      	ldr	r2, [r7, #24]
 800859e:	4313      	orrs	r3, r2
 80085a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	69ba      	ldr	r2, [r7, #24]
 80085a6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f000 80ae 	beq.w	8008712 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80085b6:	2300      	movs	r3, #0
 80085b8:	60fb      	str	r3, [r7, #12]
 80085ba:	4b5d      	ldr	r3, [pc, #372]	; (8008730 <HAL_GPIO_Init+0x300>)
 80085bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085be:	4a5c      	ldr	r2, [pc, #368]	; (8008730 <HAL_GPIO_Init+0x300>)
 80085c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085c4:	6453      	str	r3, [r2, #68]	; 0x44
 80085c6:	4b5a      	ldr	r3, [pc, #360]	; (8008730 <HAL_GPIO_Init+0x300>)
 80085c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085ce:	60fb      	str	r3, [r7, #12]
 80085d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80085d2:	4a58      	ldr	r2, [pc, #352]	; (8008734 <HAL_GPIO_Init+0x304>)
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	089b      	lsrs	r3, r3, #2
 80085d8:	3302      	adds	r3, #2
 80085da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	f003 0303 	and.w	r3, r3, #3
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	220f      	movs	r2, #15
 80085ea:	fa02 f303 	lsl.w	r3, r2, r3
 80085ee:	43db      	mvns	r3, r3
 80085f0:	69ba      	ldr	r2, [r7, #24]
 80085f2:	4013      	ands	r3, r2
 80085f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a4f      	ldr	r2, [pc, #316]	; (8008738 <HAL_GPIO_Init+0x308>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d025      	beq.n	800864a <HAL_GPIO_Init+0x21a>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a4e      	ldr	r2, [pc, #312]	; (800873c <HAL_GPIO_Init+0x30c>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d01f      	beq.n	8008646 <HAL_GPIO_Init+0x216>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a4d      	ldr	r2, [pc, #308]	; (8008740 <HAL_GPIO_Init+0x310>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d019      	beq.n	8008642 <HAL_GPIO_Init+0x212>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	4a4c      	ldr	r2, [pc, #304]	; (8008744 <HAL_GPIO_Init+0x314>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d013      	beq.n	800863e <HAL_GPIO_Init+0x20e>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	4a4b      	ldr	r2, [pc, #300]	; (8008748 <HAL_GPIO_Init+0x318>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d00d      	beq.n	800863a <HAL_GPIO_Init+0x20a>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	4a4a      	ldr	r2, [pc, #296]	; (800874c <HAL_GPIO_Init+0x31c>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d007      	beq.n	8008636 <HAL_GPIO_Init+0x206>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	4a49      	ldr	r2, [pc, #292]	; (8008750 <HAL_GPIO_Init+0x320>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d101      	bne.n	8008632 <HAL_GPIO_Init+0x202>
 800862e:	2306      	movs	r3, #6
 8008630:	e00c      	b.n	800864c <HAL_GPIO_Init+0x21c>
 8008632:	2307      	movs	r3, #7
 8008634:	e00a      	b.n	800864c <HAL_GPIO_Init+0x21c>
 8008636:	2305      	movs	r3, #5
 8008638:	e008      	b.n	800864c <HAL_GPIO_Init+0x21c>
 800863a:	2304      	movs	r3, #4
 800863c:	e006      	b.n	800864c <HAL_GPIO_Init+0x21c>
 800863e:	2303      	movs	r3, #3
 8008640:	e004      	b.n	800864c <HAL_GPIO_Init+0x21c>
 8008642:	2302      	movs	r3, #2
 8008644:	e002      	b.n	800864c <HAL_GPIO_Init+0x21c>
 8008646:	2301      	movs	r3, #1
 8008648:	e000      	b.n	800864c <HAL_GPIO_Init+0x21c>
 800864a:	2300      	movs	r3, #0
 800864c:	69fa      	ldr	r2, [r7, #28]
 800864e:	f002 0203 	and.w	r2, r2, #3
 8008652:	0092      	lsls	r2, r2, #2
 8008654:	4093      	lsls	r3, r2
 8008656:	69ba      	ldr	r2, [r7, #24]
 8008658:	4313      	orrs	r3, r2
 800865a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800865c:	4935      	ldr	r1, [pc, #212]	; (8008734 <HAL_GPIO_Init+0x304>)
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	089b      	lsrs	r3, r3, #2
 8008662:	3302      	adds	r3, #2
 8008664:	69ba      	ldr	r2, [r7, #24]
 8008666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800866a:	4b3a      	ldr	r3, [pc, #232]	; (8008754 <HAL_GPIO_Init+0x324>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	43db      	mvns	r3, r3
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	4013      	ands	r3, r2
 8008678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008682:	2b00      	cmp	r3, #0
 8008684:	d003      	beq.n	800868e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8008686:	69ba      	ldr	r2, [r7, #24]
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	4313      	orrs	r3, r2
 800868c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800868e:	4a31      	ldr	r2, [pc, #196]	; (8008754 <HAL_GPIO_Init+0x324>)
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008694:	4b2f      	ldr	r3, [pc, #188]	; (8008754 <HAL_GPIO_Init+0x324>)
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	43db      	mvns	r3, r3
 800869e:	69ba      	ldr	r2, [r7, #24]
 80086a0:	4013      	ands	r3, r2
 80086a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80086b0:	69ba      	ldr	r2, [r7, #24]
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	4313      	orrs	r3, r2
 80086b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80086b8:	4a26      	ldr	r2, [pc, #152]	; (8008754 <HAL_GPIO_Init+0x324>)
 80086ba:	69bb      	ldr	r3, [r7, #24]
 80086bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80086be:	4b25      	ldr	r3, [pc, #148]	; (8008754 <HAL_GPIO_Init+0x324>)
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	43db      	mvns	r3, r3
 80086c8:	69ba      	ldr	r2, [r7, #24]
 80086ca:	4013      	ands	r3, r2
 80086cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d003      	beq.n	80086e2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80086da:	69ba      	ldr	r2, [r7, #24]
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	4313      	orrs	r3, r2
 80086e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80086e2:	4a1c      	ldr	r2, [pc, #112]	; (8008754 <HAL_GPIO_Init+0x324>)
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80086e8:	4b1a      	ldr	r3, [pc, #104]	; (8008754 <HAL_GPIO_Init+0x324>)
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	43db      	mvns	r3, r3
 80086f2:	69ba      	ldr	r2, [r7, #24]
 80086f4:	4013      	ands	r3, r2
 80086f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d003      	beq.n	800870c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008704:	69ba      	ldr	r2, [r7, #24]
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	4313      	orrs	r3, r2
 800870a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800870c:	4a11      	ldr	r2, [pc, #68]	; (8008754 <HAL_GPIO_Init+0x324>)
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008712:	69fb      	ldr	r3, [r7, #28]
 8008714:	3301      	adds	r3, #1
 8008716:	61fb      	str	r3, [r7, #28]
 8008718:	69fb      	ldr	r3, [r7, #28]
 800871a:	2b0f      	cmp	r3, #15
 800871c:	f67f ae96 	bls.w	800844c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008720:	bf00      	nop
 8008722:	bf00      	nop
 8008724:	3724      	adds	r7, #36	; 0x24
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop
 8008730:	40023800 	.word	0x40023800
 8008734:	40013800 	.word	0x40013800
 8008738:	40020000 	.word	0x40020000
 800873c:	40020400 	.word	0x40020400
 8008740:	40020800 	.word	0x40020800
 8008744:	40020c00 	.word	0x40020c00
 8008748:	40021000 	.word	0x40021000
 800874c:	40021400 	.word	0x40021400
 8008750:	40021800 	.word	0x40021800
 8008754:	40013c00 	.word	0x40013c00

08008758 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008758:	b480      	push	{r7}
 800875a:	b085      	sub	sp, #20
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	460b      	mov	r3, r1
 8008762:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	691a      	ldr	r2, [r3, #16]
 8008768:	887b      	ldrh	r3, [r7, #2]
 800876a:	4013      	ands	r3, r2
 800876c:	2b00      	cmp	r3, #0
 800876e:	d002      	beq.n	8008776 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008770:	2301      	movs	r3, #1
 8008772:	73fb      	strb	r3, [r7, #15]
 8008774:	e001      	b.n	800877a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008776:	2300      	movs	r3, #0
 8008778:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800877a:	7bfb      	ldrb	r3, [r7, #15]
}
 800877c:	4618      	mov	r0, r3
 800877e:	3714      	adds	r7, #20
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	460b      	mov	r3, r1
 8008792:	807b      	strh	r3, [r7, #2]
 8008794:	4613      	mov	r3, r2
 8008796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008798:	787b      	ldrb	r3, [r7, #1]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d003      	beq.n	80087a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800879e:	887a      	ldrh	r2, [r7, #2]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80087a4:	e003      	b.n	80087ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80087a6:	887b      	ldrh	r3, [r7, #2]
 80087a8:	041a      	lsls	r2, r3, #16
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	619a      	str	r2, [r3, #24]
}
 80087ae:	bf00      	nop
 80087b0:	370c      	adds	r7, #12
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr

080087ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80087ba:	b480      	push	{r7}
 80087bc:	b083      	sub	sp, #12
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
 80087c2:	460b      	mov	r3, r1
 80087c4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	695a      	ldr	r2, [r3, #20]
 80087ca:	887b      	ldrh	r3, [r7, #2]
 80087cc:	401a      	ands	r2, r3
 80087ce:	887b      	ldrh	r3, [r7, #2]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d104      	bne.n	80087de <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80087d4:	887b      	ldrh	r3, [r7, #2]
 80087d6:	041a      	lsls	r2, r3, #16
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80087dc:	e002      	b.n	80087e4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80087de:	887a      	ldrh	r2, [r7, #2]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	619a      	str	r2, [r3, #24]
}
 80087e4:	bf00      	nop
 80087e6:	370c      	adds	r7, #12
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	4603      	mov	r3, r0
 80087f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80087fa:	4b08      	ldr	r3, [pc, #32]	; (800881c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80087fc:	695a      	ldr	r2, [r3, #20]
 80087fe:	88fb      	ldrh	r3, [r7, #6]
 8008800:	4013      	ands	r3, r2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d006      	beq.n	8008814 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008806:	4a05      	ldr	r2, [pc, #20]	; (800881c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008808:	88fb      	ldrh	r3, [r7, #6]
 800880a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800880c:	88fb      	ldrh	r3, [r7, #6]
 800880e:	4618      	mov	r0, r3
 8008810:	f000 f806 	bl	8008820 <HAL_GPIO_EXTI_Callback>
  }
}
 8008814:	bf00      	nop
 8008816:	3708      	adds	r7, #8
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}
 800881c:	40013c00 	.word	0x40013c00

08008820 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	4603      	mov	r3, r0
 8008828:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800882a:	bf00      	nop
 800882c:	370c      	adds	r7, #12
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr
	...

08008838 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d101      	bne.n	800884a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	e11b      	b.n	8008a82 <HAL_I2C_Init+0x24a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008850:	b2db      	uxtb	r3, r3
 8008852:	2b00      	cmp	r3, #0
 8008854:	d106      	bne.n	8008864 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 f91e 	bl	8008aa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2224      	movs	r2, #36	; 0x24
 8008868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f022 0201 	bic.w	r2, r2, #1
 800887a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800887c:	f002 f9b6 	bl	800abec <HAL_RCC_GetPCLK1Freq>
 8008880:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	4a81      	ldr	r2, [pc, #516]	; (8008a8c <HAL_I2C_Init+0x254>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d807      	bhi.n	800889c <HAL_I2C_Init+0x64>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	4a80      	ldr	r2, [pc, #512]	; (8008a90 <HAL_I2C_Init+0x258>)
 8008890:	4293      	cmp	r3, r2
 8008892:	bf94      	ite	ls
 8008894:	2301      	movls	r3, #1
 8008896:	2300      	movhi	r3, #0
 8008898:	b2db      	uxtb	r3, r3
 800889a:	e006      	b.n	80088aa <HAL_I2C_Init+0x72>
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	4a7d      	ldr	r2, [pc, #500]	; (8008a94 <HAL_I2C_Init+0x25c>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	bf94      	ite	ls
 80088a4:	2301      	movls	r3, #1
 80088a6:	2300      	movhi	r3, #0
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d001      	beq.n	80088b2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	e0e7      	b.n	8008a82 <HAL_I2C_Init+0x24a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	4a78      	ldr	r2, [pc, #480]	; (8008a98 <HAL_I2C_Init+0x260>)
 80088b6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ba:	0c9b      	lsrs	r3, r3, #18
 80088bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68ba      	ldr	r2, [r7, #8]
 80088ce:	430a      	orrs	r2, r1
 80088d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	4a6a      	ldr	r2, [pc, #424]	; (8008a8c <HAL_I2C_Init+0x254>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d802      	bhi.n	80088ec <HAL_I2C_Init+0xb4>
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	3301      	adds	r3, #1
 80088ea:	e009      	b.n	8008900 <HAL_I2C_Init+0xc8>
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80088f2:	fb02 f303 	mul.w	r3, r2, r3
 80088f6:	4a69      	ldr	r2, [pc, #420]	; (8008a9c <HAL_I2C_Init+0x264>)
 80088f8:	fba2 2303 	umull	r2, r3, r2, r3
 80088fc:	099b      	lsrs	r3, r3, #6
 80088fe:	3301      	adds	r3, #1
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	6812      	ldr	r2, [r2, #0]
 8008904:	430b      	orrs	r3, r1
 8008906:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008912:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	495c      	ldr	r1, [pc, #368]	; (8008a8c <HAL_I2C_Init+0x254>)
 800891c:	428b      	cmp	r3, r1
 800891e:	d819      	bhi.n	8008954 <HAL_I2C_Init+0x11c>
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	1e59      	subs	r1, r3, #1
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	005b      	lsls	r3, r3, #1
 800892a:	fbb1 f3f3 	udiv	r3, r1, r3
 800892e:	1c59      	adds	r1, r3, #1
 8008930:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008934:	400b      	ands	r3, r1
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00a      	beq.n	8008950 <HAL_I2C_Init+0x118>
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	1e59      	subs	r1, r3, #1
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	005b      	lsls	r3, r3, #1
 8008944:	fbb1 f3f3 	udiv	r3, r1, r3
 8008948:	3301      	adds	r3, #1
 800894a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800894e:	e051      	b.n	80089f4 <HAL_I2C_Init+0x1bc>
 8008950:	2304      	movs	r3, #4
 8008952:	e04f      	b.n	80089f4 <HAL_I2C_Init+0x1bc>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d111      	bne.n	8008980 <HAL_I2C_Init+0x148>
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	1e58      	subs	r0, r3, #1
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6859      	ldr	r1, [r3, #4]
 8008964:	460b      	mov	r3, r1
 8008966:	005b      	lsls	r3, r3, #1
 8008968:	440b      	add	r3, r1
 800896a:	fbb0 f3f3 	udiv	r3, r0, r3
 800896e:	3301      	adds	r3, #1
 8008970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008974:	2b00      	cmp	r3, #0
 8008976:	bf0c      	ite	eq
 8008978:	2301      	moveq	r3, #1
 800897a:	2300      	movne	r3, #0
 800897c:	b2db      	uxtb	r3, r3
 800897e:	e012      	b.n	80089a6 <HAL_I2C_Init+0x16e>
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	1e58      	subs	r0, r3, #1
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6859      	ldr	r1, [r3, #4]
 8008988:	460b      	mov	r3, r1
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	440b      	add	r3, r1
 800898e:	0099      	lsls	r1, r3, #2
 8008990:	440b      	add	r3, r1
 8008992:	fbb0 f3f3 	udiv	r3, r0, r3
 8008996:	3301      	adds	r3, #1
 8008998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800899c:	2b00      	cmp	r3, #0
 800899e:	bf0c      	ite	eq
 80089a0:	2301      	moveq	r3, #1
 80089a2:	2300      	movne	r3, #0
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d001      	beq.n	80089ae <HAL_I2C_Init+0x176>
 80089aa:	2301      	movs	r3, #1
 80089ac:	e022      	b.n	80089f4 <HAL_I2C_Init+0x1bc>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d10e      	bne.n	80089d4 <HAL_I2C_Init+0x19c>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	1e58      	subs	r0, r3, #1
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6859      	ldr	r1, [r3, #4]
 80089be:	460b      	mov	r3, r1
 80089c0:	005b      	lsls	r3, r3, #1
 80089c2:	440b      	add	r3, r1
 80089c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80089c8:	3301      	adds	r3, #1
 80089ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80089ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089d2:	e00f      	b.n	80089f4 <HAL_I2C_Init+0x1bc>
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	1e58      	subs	r0, r3, #1
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6859      	ldr	r1, [r3, #4]
 80089dc:	460b      	mov	r3, r1
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	440b      	add	r3, r1
 80089e2:	0099      	lsls	r1, r3, #2
 80089e4:	440b      	add	r3, r1
 80089e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80089ea:	3301      	adds	r3, #1
 80089ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80089f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80089f4:	6879      	ldr	r1, [r7, #4]
 80089f6:	6809      	ldr	r1, [r1, #0]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	69da      	ldr	r2, [r3, #28]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a1b      	ldr	r3, [r3, #32]
 8008a0e:	431a      	orrs	r2, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	430a      	orrs	r2, r1
 8008a16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008a22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	6911      	ldr	r1, [r2, #16]
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	68d2      	ldr	r2, [r2, #12]
 8008a2e:	4311      	orrs	r1, r2
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	6812      	ldr	r2, [r2, #0]
 8008a34:	430b      	orrs	r3, r1
 8008a36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	695a      	ldr	r2, [r3, #20]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	699b      	ldr	r3, [r3, #24]
 8008a4a:	431a      	orrs	r2, r3
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f042 0201 	orr.w	r2, r2, #1
 8008a62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2220      	movs	r2, #32
 8008a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	000186a0 	.word	0x000186a0
 8008a90:	001e847f 	.word	0x001e847f
 8008a94:	003d08ff 	.word	0x003d08ff
 8008a98:	431bde83 	.word	0x431bde83
 8008a9c:	10624dd3 	.word	0x10624dd3

08008aa0 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b083      	sub	sp, #12
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8008aa8:	bf00      	nop
 8008aaa:	370c      	adds	r7, #12
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr

08008ab4 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b086      	sub	sp, #24
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	607a      	str	r2, [r7, #4]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	817b      	strh	r3, [r7, #10]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ad2:	b2db      	uxtb	r3, r3
 8008ad4:	2b20      	cmp	r3, #32
 8008ad6:	f040 80f4 	bne.w	8008cc2 <HAL_I2C_Master_Transmit_DMA+0x20e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8008ada:	4b7c      	ldr	r3, [pc, #496]	; (8008ccc <HAL_I2C_Master_Transmit_DMA+0x218>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	08db      	lsrs	r3, r3, #3
 8008ae0:	4a7b      	ldr	r2, [pc, #492]	; (8008cd0 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8008ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ae6:	0a1a      	lsrs	r2, r3, #8
 8008ae8:	4613      	mov	r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	4413      	add	r3, r2
 8008aee:	009a      	lsls	r2, r3, #2
 8008af0:	4413      	add	r3, r2
 8008af2:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	3b01      	subs	r3, #1
 8008af8:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d116      	bne.n	8008b2e <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2220      	movs	r2, #32
 8008b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b1a:	f043 0220 	orr.w	r2, r3, #32
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e0ca      	b.n	8008cc4 <HAL_I2C_Master_Transmit_DMA+0x210>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	699b      	ldr	r3, [r3, #24]
 8008b34:	f003 0302 	and.w	r3, r3, #2
 8008b38:	2b02      	cmp	r3, #2
 8008b3a:	d0db      	beq.n	8008af4 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d101      	bne.n	8008b4a <HAL_I2C_Master_Transmit_DMA+0x96>
 8008b46:	2302      	movs	r3, #2
 8008b48:	e0bc      	b.n	8008cc4 <HAL_I2C_Master_Transmit_DMA+0x210>
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 0301 	and.w	r3, r3, #1
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d007      	beq.n	8008b70 <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	681a      	ldr	r2, [r3, #0]
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f042 0201 	orr.w	r2, r2, #1
 8008b6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2221      	movs	r2, #33	; 0x21
 8008b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2210      	movs	r2, #16
 8008b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2200      	movs	r2, #0
 8008b94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	687a      	ldr	r2, [r7, #4]
 8008b9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	893a      	ldrh	r2, [r7, #8]
 8008ba0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ba6:	b29a      	uxth	r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	4a49      	ldr	r2, [pc, #292]	; (8008cd4 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8008bb0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8008bb2:	897a      	ldrh	r2, [r7, #10]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d062      	beq.n	8008c86 <HAL_I2C_Master_Transmit_DMA+0x1d2>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc4:	4a44      	ldr	r2, [pc, #272]	; (8008cd8 <HAL_I2C_Master_Transmit_DMA+0x224>)
 8008bc6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bcc:	4a43      	ldr	r2, [pc, #268]	; (8008cdc <HAL_I2C_Master_Transmit_DMA+0x228>)
 8008bce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bdc:	2200      	movs	r2, #0
 8008bde:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008be4:	2200      	movs	r2, #0
 8008be6:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bec:	2200      	movs	r2, #0
 8008bee:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3310      	adds	r3, #16
 8008c00:	461a      	mov	r2, r3
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c06:	f7ff f90d 	bl	8007e24 <HAL_DMA_Start_IT>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	75fb      	strb	r3, [r7, #23]

      if (dmaxferstatus == HAL_OK)
 8008c0e:	7dfb      	ldrb	r3, [r7, #23]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d124      	bne.n	8008c5e <HAL_I2C_Master_Transmit_DMA+0x1aa>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c22:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c32:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	685a      	ldr	r2, [r3, #4]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8008c4a:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	685a      	ldr	r2, [r3, #4]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c5a:	605a      	str	r2, [r3, #4]
 8008c5c:	e02f      	b.n	8008cbe <HAL_I2C_Master_Transmit_DMA+0x20a>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2220      	movs	r2, #32
 8008c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c72:	f043 0210 	orr.w	r2, r3, #16
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	e01e      	b.n	8008cc4 <HAL_I2C_Master_Transmit_DMA+0x210>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c94:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ca4:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	685a      	ldr	r2, [r3, #4]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8008cbc:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	e000      	b.n	8008cc4 <HAL_I2C_Master_Transmit_DMA+0x210>
  }
  else
  {
    return HAL_BUSY;
 8008cc2:	2302      	movs	r3, #2
  }
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3718      	adds	r7, #24
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	200001ac 	.word	0x200001ac
 8008cd0:	14f8b589 	.word	0x14f8b589
 8008cd4:	ffff0000 	.word	0xffff0000
 8008cd8:	0800a56d 	.word	0x0800a56d
 8008cdc:	0800a707 	.word	0x0800a707

08008ce0 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	607a      	str	r2, [r7, #4]
 8008cea:	461a      	mov	r2, r3
 8008cec:	460b      	mov	r3, r1
 8008cee:	817b      	strh	r3, [r7, #10]
 8008cf0:	4613      	mov	r3, r2
 8008cf2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cfe:	b2db      	uxtb	r3, r3
 8008d00:	2b20      	cmp	r3, #32
 8008d02:	f040 80f4 	bne.w	8008eee <HAL_I2C_Master_Receive_DMA+0x20e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8008d06:	4b7c      	ldr	r3, [pc, #496]	; (8008ef8 <HAL_I2C_Master_Receive_DMA+0x218>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	08db      	lsrs	r3, r3, #3
 8008d0c:	4a7b      	ldr	r2, [pc, #492]	; (8008efc <HAL_I2C_Master_Receive_DMA+0x21c>)
 8008d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d12:	0a1a      	lsrs	r2, r3, #8
 8008d14:	4613      	mov	r3, r2
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	4413      	add	r3, r2
 8008d1a:	009a      	lsls	r2, r3, #2
 8008d1c:	4413      	add	r3, r2
 8008d1e:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	3b01      	subs	r3, #1
 8008d24:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d116      	bne.n	8008d5a <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2220      	movs	r2, #32
 8008d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d46:	f043 0220 	orr.w	r2, r3, #32
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008d56:	2301      	movs	r3, #1
 8008d58:	e0ca      	b.n	8008ef0 <HAL_I2C_Master_Receive_DMA+0x210>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	699b      	ldr	r3, [r3, #24]
 8008d60:	f003 0302 	and.w	r3, r3, #2
 8008d64:	2b02      	cmp	r3, #2
 8008d66:	d0db      	beq.n	8008d20 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d101      	bne.n	8008d76 <HAL_I2C_Master_Receive_DMA+0x96>
 8008d72:	2302      	movs	r3, #2
 8008d74:	e0bc      	b.n	8008ef0 <HAL_I2C_Master_Receive_DMA+0x210>
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f003 0301 	and.w	r3, r3, #1
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d007      	beq.n	8008d9c <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f042 0201 	orr.w	r2, r2, #1
 8008d9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008daa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2222      	movs	r2, #34	; 0x22
 8008db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2210      	movs	r2, #16
 8008db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	893a      	ldrh	r2, [r7, #8]
 8008dcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dd2:	b29a      	uxth	r2, r3
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	4a49      	ldr	r2, [pc, #292]	; (8008f00 <HAL_I2C_Master_Receive_DMA+0x220>)
 8008ddc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8008dde:	897a      	ldrh	r2, [r7, #10]
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d062      	beq.n	8008eb2 <HAL_I2C_Master_Receive_DMA+0x1d2>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008df0:	4a44      	ldr	r2, [pc, #272]	; (8008f04 <HAL_I2C_Master_Receive_DMA+0x224>)
 8008df2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008df8:	4a43      	ldr	r2, [pc, #268]	; (8008f08 <HAL_I2C_Master_Receive_DMA+0x228>)
 8008dfa:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e00:	2200      	movs	r2, #0
 8008e02:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e08:	2200      	movs	r2, #0
 8008e0a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e10:	2200      	movs	r2, #0
 8008e12:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e18:	2200      	movs	r2, #0
 8008e1a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	3310      	adds	r3, #16
 8008e26:	4619      	mov	r1, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e32:	f7fe fff7 	bl	8007e24 <HAL_DMA_Start_IT>
 8008e36:	4603      	mov	r3, r0
 8008e38:	75fb      	strb	r3, [r7, #23]

      if (dmaxferstatus == HAL_OK)
 8008e3a:	7dfb      	ldrb	r3, [r7, #23]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d124      	bne.n	8008e8a <HAL_I2C_Master_Receive_DMA+0x1aa>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e4e:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	681a      	ldr	r2, [r3, #0]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e5e:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2200      	movs	r2, #0
 8008e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	685a      	ldr	r2, [r3, #4]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8008e76:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	685a      	ldr	r2, [r3, #4]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e86:	605a      	str	r2, [r3, #4]
 8008e88:	e02f      	b.n	8008eea <HAL_I2C_Master_Receive_DMA+0x20a>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2220      	movs	r2, #32
 8008e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2200      	movs	r2, #0
 8008e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e9e:	f043 0210 	orr.w	r2, r3, #16
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e01e      	b.n	8008ef0 <HAL_I2C_Master_Receive_DMA+0x210>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ec0:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ed0:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8008ee8:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8008eea:	2300      	movs	r3, #0
 8008eec:	e000      	b.n	8008ef0 <HAL_I2C_Master_Receive_DMA+0x210>
  }
  else
  {
    return HAL_BUSY;
 8008eee:	2302      	movs	r3, #2
  }
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3718      	adds	r7, #24
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	200001ac 	.word	0x200001ac
 8008efc:	14f8b589 	.word	0x14f8b589
 8008f00:	ffff0000 	.word	0xffff0000
 8008f04:	0800a56d 	.word	0x0800a56d
 8008f08:	0800a707 	.word	0x0800a707

08008f0c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b088      	sub	sp, #32
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8008f14:	2300      	movs	r3, #0
 8008f16:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f24:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f2c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f34:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008f36:	7bfb      	ldrb	r3, [r7, #15]
 8008f38:	2b10      	cmp	r3, #16
 8008f3a:	d003      	beq.n	8008f44 <HAL_I2C_EV_IRQHandler+0x38>
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
 8008f3e:	2b40      	cmp	r3, #64	; 0x40
 8008f40:	f040 80b6 	bne.w	80090b0 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	695b      	ldr	r3, [r3, #20]
 8008f52:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10d      	bne.n	8008f7a <HAL_I2C_EV_IRQHandler+0x6e>
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008f64:	d003      	beq.n	8008f6e <HAL_I2C_EV_IRQHandler+0x62>
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008f6c:	d101      	bne.n	8008f72 <HAL_I2C_EV_IRQHandler+0x66>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e000      	b.n	8008f74 <HAL_I2C_EV_IRQHandler+0x68>
 8008f72:	2300      	movs	r3, #0
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	f000 8127 	beq.w	80091c8 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	f003 0301 	and.w	r3, r3, #1
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d00c      	beq.n	8008f9e <HAL_I2C_EV_IRQHandler+0x92>
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	0a5b      	lsrs	r3, r3, #9
 8008f88:	f003 0301 	and.w	r3, r3, #1
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d006      	beq.n	8008f9e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f001 fc5c 	bl	800a84e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 fcf5 	bl	8009986 <I2C_Master_SB>
 8008f9c:	e087      	b.n	80090ae <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008f9e:	69fb      	ldr	r3, [r7, #28]
 8008fa0:	08db      	lsrs	r3, r3, #3
 8008fa2:	f003 0301 	and.w	r3, r3, #1
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d009      	beq.n	8008fbe <HAL_I2C_EV_IRQHandler+0xb2>
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	0a5b      	lsrs	r3, r3, #9
 8008fae:	f003 0301 	and.w	r3, r3, #1
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d003      	beq.n	8008fbe <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 fd63 	bl	8009a82 <I2C_Master_ADD10>
 8008fbc:	e077      	b.n	80090ae <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	085b      	lsrs	r3, r3, #1
 8008fc2:	f003 0301 	and.w	r3, r3, #1
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d009      	beq.n	8008fde <HAL_I2C_EV_IRQHandler+0xd2>
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	0a5b      	lsrs	r3, r3, #9
 8008fce:	f003 0301 	and.w	r3, r3, #1
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d003      	beq.n	8008fde <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 fd7d 	bl	8009ad6 <I2C_Master_ADDR>
 8008fdc:	e067      	b.n	80090ae <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	089b      	lsrs	r3, r3, #2
 8008fe2:	f003 0301 	and.w	r3, r3, #1
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d030      	beq.n	800904c <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ff4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ff8:	f000 80e8 	beq.w	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	09db      	lsrs	r3, r3, #7
 8009000:	f003 0301 	and.w	r3, r3, #1
 8009004:	2b00      	cmp	r3, #0
 8009006:	d00f      	beq.n	8009028 <HAL_I2C_EV_IRQHandler+0x11c>
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	0a9b      	lsrs	r3, r3, #10
 800900c:	f003 0301 	and.w	r3, r3, #1
 8009010:	2b00      	cmp	r3, #0
 8009012:	d009      	beq.n	8009028 <HAL_I2C_EV_IRQHandler+0x11c>
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	089b      	lsrs	r3, r3, #2
 8009018:	f003 0301 	and.w	r3, r3, #1
 800901c:	2b00      	cmp	r3, #0
 800901e:	d103      	bne.n	8009028 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f000 f9d6 	bl	80093d2 <I2C_MasterTransmit_TXE>
 8009026:	e042      	b.n	80090ae <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	089b      	lsrs	r3, r3, #2
 800902c:	f003 0301 	and.w	r3, r3, #1
 8009030:	2b00      	cmp	r3, #0
 8009032:	f000 80cb 	beq.w	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	0a5b      	lsrs	r3, r3, #9
 800903a:	f003 0301 	and.w	r3, r3, #1
 800903e:	2b00      	cmp	r3, #0
 8009040:	f000 80c4 	beq.w	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 fabc 	bl	80095c2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800904a:	e0bf      	b.n	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009056:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800905a:	f000 80b7 	beq.w	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800905e:	69fb      	ldr	r3, [r7, #28]
 8009060:	099b      	lsrs	r3, r3, #6
 8009062:	f003 0301 	and.w	r3, r3, #1
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00f      	beq.n	800908a <HAL_I2C_EV_IRQHandler+0x17e>
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	0a9b      	lsrs	r3, r3, #10
 800906e:	f003 0301 	and.w	r3, r3, #1
 8009072:	2b00      	cmp	r3, #0
 8009074:	d009      	beq.n	800908a <HAL_I2C_EV_IRQHandler+0x17e>
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	089b      	lsrs	r3, r3, #2
 800907a:	f003 0301 	and.w	r3, r3, #1
 800907e:	2b00      	cmp	r3, #0
 8009080:	d103      	bne.n	800908a <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 fb13 	bl	80096ae <I2C_MasterReceive_RXNE>
 8009088:	e011      	b.n	80090ae <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800908a:	69fb      	ldr	r3, [r7, #28]
 800908c:	089b      	lsrs	r3, r3, #2
 800908e:	f003 0301 	and.w	r3, r3, #1
 8009092:	2b00      	cmp	r3, #0
 8009094:	f000 809a 	beq.w	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	0a5b      	lsrs	r3, r3, #9
 800909c:	f003 0301 	and.w	r3, r3, #1
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f000 8093 	beq.w	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 fb83 	bl	80097b2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80090ac:	e08e      	b.n	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
 80090ae:	e08d      	b.n	80091cc <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d004      	beq.n	80090c2 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	61fb      	str	r3, [r7, #28]
 80090c0:	e007      	b.n	80090d2 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	699b      	ldr	r3, [r3, #24]
 80090c8:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	695b      	ldr	r3, [r3, #20]
 80090d0:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80090d2:	69fb      	ldr	r3, [r7, #28]
 80090d4:	085b      	lsrs	r3, r3, #1
 80090d6:	f003 0301 	and.w	r3, r3, #1
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d012      	beq.n	8009104 <HAL_I2C_EV_IRQHandler+0x1f8>
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	0a5b      	lsrs	r3, r3, #9
 80090e2:	f003 0301 	and.w	r3, r3, #1
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00c      	beq.n	8009104 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d003      	beq.n	80090fa <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	699b      	ldr	r3, [r3, #24]
 80090f8:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80090fa:	69b9      	ldr	r1, [r7, #24]
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f000 ff39 	bl	8009f74 <I2C_Slave_ADDR>
 8009102:	e066      	b.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	091b      	lsrs	r3, r3, #4
 8009108:	f003 0301 	and.w	r3, r3, #1
 800910c:	2b00      	cmp	r3, #0
 800910e:	d009      	beq.n	8009124 <HAL_I2C_EV_IRQHandler+0x218>
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	0a5b      	lsrs	r3, r3, #9
 8009114:	f003 0301 	and.w	r3, r3, #1
 8009118:	2b00      	cmp	r3, #0
 800911a:	d003      	beq.n	8009124 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 ff6d 	bl	8009ffc <I2C_Slave_STOPF>
 8009122:	e056      	b.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009124:	7bbb      	ldrb	r3, [r7, #14]
 8009126:	2b21      	cmp	r3, #33	; 0x21
 8009128:	d002      	beq.n	8009130 <HAL_I2C_EV_IRQHandler+0x224>
 800912a:	7bbb      	ldrb	r3, [r7, #14]
 800912c:	2b29      	cmp	r3, #41	; 0x29
 800912e:	d125      	bne.n	800917c <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8009130:	69fb      	ldr	r3, [r7, #28]
 8009132:	09db      	lsrs	r3, r3, #7
 8009134:	f003 0301 	and.w	r3, r3, #1
 8009138:	2b00      	cmp	r3, #0
 800913a:	d00f      	beq.n	800915c <HAL_I2C_EV_IRQHandler+0x250>
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	0a9b      	lsrs	r3, r3, #10
 8009140:	f003 0301 	and.w	r3, r3, #1
 8009144:	2b00      	cmp	r3, #0
 8009146:	d009      	beq.n	800915c <HAL_I2C_EV_IRQHandler+0x250>
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	089b      	lsrs	r3, r3, #2
 800914c:	f003 0301 	and.w	r3, r3, #1
 8009150:	2b00      	cmp	r3, #0
 8009152:	d103      	bne.n	800915c <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 fe4f 	bl	8009df8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800915a:	e039      	b.n	80091d0 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800915c:	69fb      	ldr	r3, [r7, #28]
 800915e:	089b      	lsrs	r3, r3, #2
 8009160:	f003 0301 	and.w	r3, r3, #1
 8009164:	2b00      	cmp	r3, #0
 8009166:	d033      	beq.n	80091d0 <HAL_I2C_EV_IRQHandler+0x2c4>
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	0a5b      	lsrs	r3, r3, #9
 800916c:	f003 0301 	and.w	r3, r3, #1
 8009170:	2b00      	cmp	r3, #0
 8009172:	d02d      	beq.n	80091d0 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f000 fe7c 	bl	8009e72 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800917a:	e029      	b.n	80091d0 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	099b      	lsrs	r3, r3, #6
 8009180:	f003 0301 	and.w	r3, r3, #1
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00f      	beq.n	80091a8 <HAL_I2C_EV_IRQHandler+0x29c>
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	0a9b      	lsrs	r3, r3, #10
 800918c:	f003 0301 	and.w	r3, r3, #1
 8009190:	2b00      	cmp	r3, #0
 8009192:	d009      	beq.n	80091a8 <HAL_I2C_EV_IRQHandler+0x29c>
 8009194:	69fb      	ldr	r3, [r7, #28]
 8009196:	089b      	lsrs	r3, r3, #2
 8009198:	f003 0301 	and.w	r3, r3, #1
 800919c:	2b00      	cmp	r3, #0
 800919e:	d103      	bne.n	80091a8 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 fe87 	bl	8009eb4 <I2C_SlaveReceive_RXNE>
 80091a6:	e014      	b.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	089b      	lsrs	r3, r3, #2
 80091ac:	f003 0301 	and.w	r3, r3, #1
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00e      	beq.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	0a5b      	lsrs	r3, r3, #9
 80091b8:	f003 0301 	and.w	r3, r3, #1
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d008      	beq.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 feb5 	bl	8009f30 <I2C_SlaveReceive_BTF>
 80091c6:	e004      	b.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 80091c8:	bf00      	nop
 80091ca:	e002      	b.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80091cc:	bf00      	nop
 80091ce:	e000      	b.n	80091d2 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80091d0:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80091d2:	3720      	adds	r7, #32
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b08a      	sub	sp, #40	; 0x28
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80091f0:	2300      	movs	r3, #0
 80091f2:	627b      	str	r3, [r7, #36]	; 0x24

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80091f4:	6a3b      	ldr	r3, [r7, #32]
 80091f6:	0a1b      	lsrs	r3, r3, #8
 80091f8:	f003 0301 	and.w	r3, r3, #1
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d00e      	beq.n	800921e <HAL_I2C_ER_IRQHandler+0x46>
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	0a1b      	lsrs	r3, r3, #8
 8009204:	f003 0301 	and.w	r3, r3, #1
 8009208:	2b00      	cmp	r3, #0
 800920a:	d008      	beq.n	800921e <HAL_I2C_ER_IRQHandler+0x46>
  {
    error |= HAL_I2C_ERROR_BERR;
 800920c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920e:	f043 0301 	orr.w	r3, r3, #1
 8009212:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800921c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800921e:	6a3b      	ldr	r3, [r7, #32]
 8009220:	0a5b      	lsrs	r3, r3, #9
 8009222:	f003 0301 	and.w	r3, r3, #1
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00e      	beq.n	8009248 <HAL_I2C_ER_IRQHandler+0x70>
 800922a:	69fb      	ldr	r3, [r7, #28]
 800922c:	0a1b      	lsrs	r3, r3, #8
 800922e:	f003 0301 	and.w	r3, r3, #1
 8009232:	2b00      	cmp	r3, #0
 8009234:	d008      	beq.n	8009248 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8009236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009238:	f043 0302 	orr.w	r3, r3, #2
 800923c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8009246:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8009248:	6a3b      	ldr	r3, [r7, #32]
 800924a:	0a9b      	lsrs	r3, r3, #10
 800924c:	f003 0301 	and.w	r3, r3, #1
 8009250:	2b00      	cmp	r3, #0
 8009252:	d041      	beq.n	80092d8 <HAL_I2C_ER_IRQHandler+0x100>
 8009254:	69fb      	ldr	r3, [r7, #28]
 8009256:	0a1b      	lsrs	r3, r3, #8
 8009258:	f003 0301 	and.w	r3, r3, #1
 800925c:	2b00      	cmp	r3, #0
 800925e:	d03b      	beq.n	80092d8 <HAL_I2C_ER_IRQHandler+0x100>
  {
    tmp1 = hi2c->Mode;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009266:	76fb      	strb	r3, [r7, #27]
    tmp2 = hi2c->XferCount;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800926c:	b29b      	uxth	r3, r3
 800926e:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009276:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800927c:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800927e:	7efb      	ldrb	r3, [r7, #27]
 8009280:	2b20      	cmp	r3, #32
 8009282:	d112      	bne.n	80092aa <HAL_I2C_ER_IRQHandler+0xd2>
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d10f      	bne.n	80092aa <HAL_I2C_ER_IRQHandler+0xd2>
 800928a:	7cfb      	ldrb	r3, [r7, #19]
 800928c:	2b21      	cmp	r3, #33	; 0x21
 800928e:	d008      	beq.n	80092a2 <HAL_I2C_ER_IRQHandler+0xca>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8009290:	7cfb      	ldrb	r3, [r7, #19]
 8009292:	2b29      	cmp	r3, #41	; 0x29
 8009294:	d005      	beq.n	80092a2 <HAL_I2C_ER_IRQHandler+0xca>
 8009296:	7cfb      	ldrb	r3, [r7, #19]
 8009298:	2b28      	cmp	r3, #40	; 0x28
 800929a:	d106      	bne.n	80092aa <HAL_I2C_ER_IRQHandler+0xd2>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2b21      	cmp	r3, #33	; 0x21
 80092a0:	d103      	bne.n	80092aa <HAL_I2C_ER_IRQHandler+0xd2>
    {
      I2C_Slave_AF(hi2c);
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f000 ffda 	bl	800a25c <I2C_Slave_AF>
 80092a8:	e016      	b.n	80092d8 <HAL_I2C_ER_IRQHandler+0x100>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80092b2:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80092b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b6:	f043 0304 	orr.w	r3, r3, #4
 80092ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	2b10      	cmp	r3, #16
 80092c6:	d107      	bne.n	80092d8 <HAL_I2C_ER_IRQHandler+0x100>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092d6:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	0adb      	lsrs	r3, r3, #11
 80092dc:	f003 0301 	and.w	r3, r3, #1
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d00e      	beq.n	8009302 <HAL_I2C_ER_IRQHandler+0x12a>
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	0a1b      	lsrs	r3, r3, #8
 80092e8:	f003 0301 	and.w	r3, r3, #1
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d008      	beq.n	8009302 <HAL_I2C_ER_IRQHandler+0x12a>
  {
    error |= HAL_I2C_ERROR_OVR;
 80092f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f2:	f043 0308 	orr.w	r3, r3, #8
 80092f6:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8009300:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8009302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009304:	2b00      	cmp	r3, #0
 8009306:	d008      	beq.n	800931a <HAL_I2C_ER_IRQHandler+0x142>
  {
    hi2c->ErrorCode |= error;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800930c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930e:	431a      	orrs	r2, r3
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f001 f811 	bl	800a33c <I2C_ITError>
  }
}
 800931a:	bf00      	nop
 800931c:	3728      	adds	r7, #40	; 0x28
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}

08009322 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009322:	b480      	push	{r7}
 8009324:	b083      	sub	sp, #12
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800932a:	bf00      	nop
 800932c:	370c      	adds	r7, #12
 800932e:	46bd      	mov	sp, r7
 8009330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009334:	4770      	bx	lr

08009336 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009336:	b480      	push	{r7}
 8009338:	b083      	sub	sp, #12
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800933e:	bf00      	nop
 8009340:	370c      	adds	r7, #12
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr

0800934a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800934a:	b480      	push	{r7}
 800934c:	b083      	sub	sp, #12
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	460b      	mov	r3, r1
 8009354:	70fb      	strb	r3, [r7, #3]
 8009356:	4613      	mov	r3, r2
 8009358:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800935a:	bf00      	nop
 800935c:	370c      	adds	r7, #12
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr

08009366 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009366:	b480      	push	{r7}
 8009368:	b083      	sub	sp, #12
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800936e:	bf00      	nop
 8009370:	370c      	adds	r7, #12
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr

0800937a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800937a:	b480      	push	{r7}
 800937c:	b083      	sub	sp, #12
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8009382:	bf00      	nop
 8009384:	370c      	adds	r7, #12
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr

0800938e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800938e:	b480      	push	{r7}
 8009390:	b083      	sub	sp, #12
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8009396:	bf00      	nop
 8009398:	370c      	adds	r7, #12
 800939a:	46bd      	mov	sp, r7
 800939c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a0:	4770      	bx	lr

080093a2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093a2:	b480      	push	{r7}
 80093a4:	b083      	sub	sp, #12
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80093aa:	bf00      	nop
 80093ac:	370c      	adds	r7, #12
 80093ae:	46bd      	mov	sp, r7
 80093b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b4:	4770      	bx	lr

080093b6 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80093b6:	b480      	push	{r7}
 80093b8:	b083      	sub	sp, #12
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093c4:	b2db      	uxtb	r3, r3
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	370c      	adds	r7, #12
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr

080093d2 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80093d2:	b580      	push	{r7, lr}
 80093d4:	b084      	sub	sp, #16
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093e0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093e8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ee:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d150      	bne.n	800949a <I2C_MasterTransmit_TXE+0xc8>
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
 80093fa:	2b21      	cmp	r3, #33	; 0x21
 80093fc:	d14d      	bne.n	800949a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	2b08      	cmp	r3, #8
 8009402:	d01d      	beq.n	8009440 <I2C_MasterTransmit_TXE+0x6e>
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2b20      	cmp	r3, #32
 8009408:	d01a      	beq.n	8009440 <I2C_MasterTransmit_TXE+0x6e>
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009410:	d016      	beq.n	8009440 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	685a      	ldr	r2, [r3, #4]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009420:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2211      	movs	r2, #17
 8009426:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2220      	movs	r2, #32
 8009434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f7fa fbdf 	bl	8003bfc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800943e:	e0bc      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	685a      	ldr	r2, [r3, #4]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800944e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800945e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2220      	movs	r2, #32
 800946a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009474:	b2db      	uxtb	r3, r3
 8009476:	2b40      	cmp	r3, #64	; 0x40
 8009478:	d107      	bne.n	800948a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f7ff ff79 	bl	800937a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8009488:	e097      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2200      	movs	r2, #0
 800948e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f7fa fbb2 	bl	8003bfc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8009498:	e08f      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800949a:	7bfb      	ldrb	r3, [r7, #15]
 800949c:	2b21      	cmp	r3, #33	; 0x21
 800949e:	d007      	beq.n	80094b0 <I2C_MasterTransmit_TXE+0xde>
 80094a0:	7bbb      	ldrb	r3, [r7, #14]
 80094a2:	2b40      	cmp	r3, #64	; 0x40
 80094a4:	f040 8089 	bne.w	80095ba <I2C_MasterTransmit_TXE+0x1e8>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80094a8:	7bfb      	ldrb	r3, [r7, #15]
 80094aa:	2b22      	cmp	r3, #34	; 0x22
 80094ac:	f040 8085 	bne.w	80095ba <I2C_MasterTransmit_TXE+0x1e8>
  {
    if (hi2c->XferCount == 0U)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d108      	bne.n	80094cc <I2C_MasterTransmit_TXE+0xfa>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	685a      	ldr	r2, [r3, #4]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094c8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80094ca:	e076      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	2b40      	cmp	r3, #64	; 0x40
 80094d6:	d15d      	bne.n	8009594 <I2C_MasterTransmit_TXE+0x1c2>
        if (hi2c->EventCount == 0U)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d11d      	bne.n	800951c <I2C_MasterTransmit_TXE+0x14a>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d10b      	bne.n	8009500 <I2C_MasterTransmit_TXE+0x12e>
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094ec:	b2da      	uxtb	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094f8:	1c9a      	adds	r2, r3, #2
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	651a      	str	r2, [r3, #80]	; 0x50
}
 80094fe:	e05c      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009504:	b29b      	uxth	r3, r3
 8009506:	121b      	asrs	r3, r3, #8
 8009508:	b2da      	uxtb	r2, r3
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009514:	1c5a      	adds	r2, r3, #1
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	651a      	str	r2, [r3, #80]	; 0x50
}
 800951a:	e04e      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 1U)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009520:	2b01      	cmp	r3, #1
 8009522:	d10b      	bne.n	800953c <I2C_MasterTransmit_TXE+0x16a>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009528:	b2da      	uxtb	r2, r3
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	611a      	str	r2, [r3, #16]
          hi2c->EventCount++;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009534:	1c5a      	adds	r2, r3, #1
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	651a      	str	r2, [r3, #80]	; 0x50
}
 800953a:	e03e      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 2U)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009540:	2b02      	cmp	r3, #2
 8009542:	d13a      	bne.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800954a:	b2db      	uxtb	r3, r3
 800954c:	2b22      	cmp	r3, #34	; 0x22
 800954e:	d108      	bne.n	8009562 <I2C_MasterTransmit_TXE+0x190>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800955e:	601a      	str	r2, [r3, #0]
}
 8009560:	e02b      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b21      	cmp	r3, #33	; 0x21
 800956c:	d125      	bne.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009572:	781a      	ldrb	r2, [r3, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957e:	1c5a      	adds	r2, r3, #1
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	625a      	str	r2, [r3, #36]	; 0x24
            hi2c->XferCount--;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009588:	b29b      	uxth	r3, r3
 800958a:	3b01      	subs	r3, #1
 800958c:	b29a      	uxth	r2, r3
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8009592:	e012      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009598:	781a      	ldrb	r2, [r3, #0]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095a4:	1c5a      	adds	r2, r3, #1
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	3b01      	subs	r3, #1
 80095b2:	b29a      	uxth	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80095b8:	e7ff      	b.n	80095ba <I2C_MasterTransmit_TXE+0x1e8>
 80095ba:	bf00      	nop
 80095bc:	3710      	adds	r7, #16
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80095c2:	b580      	push	{r7, lr}
 80095c4:	b084      	sub	sp, #16
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ce:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	2b21      	cmp	r3, #33	; 0x21
 80095da:	d164      	bne.n	80096a6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095e0:	b29b      	uxth	r3, r3
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d012      	beq.n	800960c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ea:	781a      	ldrb	r2, [r3, #0]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f6:	1c5a      	adds	r2, r3, #1
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009600:	b29b      	uxth	r3, r3
 8009602:	3b01      	subs	r3, #1
 8009604:	b29a      	uxth	r2, r3
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	855a      	strh	r2, [r3, #42]	; 0x2a
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
        }
      }
    }
  }
}
 800960a:	e04c      	b.n	80096a6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2b08      	cmp	r3, #8
 8009610:	d01d      	beq.n	800964e <I2C_MasterTransmit_BTF+0x8c>
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2b20      	cmp	r3, #32
 8009616:	d01a      	beq.n	800964e <I2C_MasterTransmit_BTF+0x8c>
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800961e:	d016      	beq.n	800964e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	685a      	ldr	r2, [r3, #4]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800962e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2211      	movs	r2, #17
 8009634:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2220      	movs	r2, #32
 8009642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f7fa fad8 	bl	8003bfc <HAL_I2C_MasterTxCpltCallback>
}
 800964c:	e02b      	b.n	80096a6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	685a      	ldr	r2, [r3, #4]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800965c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800966c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2220      	movs	r2, #32
 8009678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009682:	b2db      	uxtb	r3, r3
 8009684:	2b40      	cmp	r3, #64	; 0x40
 8009686:	d107      	bne.n	8009698 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f7ff fe72 	bl	800937a <HAL_I2C_MemTxCpltCallback>
}
 8009696:	e006      	b.n	80096a6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f7fa faab 	bl	8003bfc <HAL_I2C_MasterTxCpltCallback>
}
 80096a6:	bf00      	nop
 80096a8:	3710      	adds	r7, #16
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}

080096ae <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b084      	sub	sp, #16
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	2b22      	cmp	r3, #34	; 0x22
 80096c0:	d173      	bne.n	80097aa <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2b03      	cmp	r3, #3
 80096ce:	d920      	bls.n	8009712 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	691a      	ldr	r2, [r3, #16]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096da:	b2d2      	uxtb	r2, r2
 80096dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	3b01      	subs	r3, #1
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	2b03      	cmp	r3, #3
 80096fe:	d154      	bne.n	80097aa <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	685a      	ldr	r2, [r3, #4]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800970e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8009710:	e04b      	b.n	80097aa <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009716:	2b02      	cmp	r3, #2
 8009718:	d047      	beq.n	80097aa <I2C_MasterReceive_RXNE+0xfc>
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2b01      	cmp	r3, #1
 800971e:	d002      	beq.n	8009726 <I2C_MasterReceive_RXNE+0x78>
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d141      	bne.n	80097aa <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009734:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	685a      	ldr	r2, [r3, #4]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009744:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	691a      	ldr	r2, [r3, #16]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009750:	b2d2      	uxtb	r2, r2
 8009752:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009758:	1c5a      	adds	r2, r3, #1
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009762:	b29b      	uxth	r3, r3
 8009764:	3b01      	subs	r3, #1
 8009766:	b29a      	uxth	r2, r3
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2220      	movs	r2, #32
 8009770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800977a:	b2db      	uxtb	r3, r3
 800977c:	2b40      	cmp	r3, #64	; 0x40
 800977e:	d10a      	bne.n	8009796 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f7ff fdfd 	bl	800938e <HAL_I2C_MemRxCpltCallback>
}
 8009794:	e009      	b.n	80097aa <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2200      	movs	r2, #0
 800979a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2212      	movs	r2, #18
 80097a2:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f7fa fa35 	bl	8003c14 <HAL_I2C_MasterRxCpltCallback>
}
 80097aa:	bf00      	nop
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}

080097b2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b084      	sub	sp, #16
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097be:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	2b04      	cmp	r3, #4
 80097c8:	d11b      	bne.n	8009802 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	685a      	ldr	r2, [r3, #4]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097d8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	691a      	ldr	r2, [r3, #16]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e4:	b2d2      	uxtb	r2, r2
 80097e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ec:	1c5a      	adds	r2, r3, #1
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	3b01      	subs	r3, #1
 80097fa:	b29a      	uxth	r2, r3
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8009800:	e0bd      	b.n	800997e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009806:	b29b      	uxth	r3, r3
 8009808:	2b03      	cmp	r3, #3
 800980a:	d129      	bne.n	8009860 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	685a      	ldr	r2, [r3, #4]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800981a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2b04      	cmp	r3, #4
 8009820:	d00a      	beq.n	8009838 <I2C_MasterReceive_BTF+0x86>
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2b02      	cmp	r3, #2
 8009826:	d007      	beq.n	8009838 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	681a      	ldr	r2, [r3, #0]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009836:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	691a      	ldr	r2, [r3, #16]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009842:	b2d2      	uxtb	r2, r2
 8009844:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984a:	1c5a      	adds	r2, r3, #1
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009854:	b29b      	uxth	r3, r3
 8009856:	3b01      	subs	r3, #1
 8009858:	b29a      	uxth	r2, r3
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800985e:	e08e      	b.n	800997e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009864:	b29b      	uxth	r3, r3
 8009866:	2b02      	cmp	r3, #2
 8009868:	d176      	bne.n	8009958 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2b01      	cmp	r3, #1
 800986e:	d002      	beq.n	8009876 <I2C_MasterReceive_BTF+0xc4>
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2b10      	cmp	r3, #16
 8009874:	d108      	bne.n	8009888 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009884:	601a      	str	r2, [r3, #0]
 8009886:	e019      	b.n	80098bc <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2b04      	cmp	r3, #4
 800988c:	d002      	beq.n	8009894 <I2C_MasterReceive_BTF+0xe2>
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	2b02      	cmp	r3, #2
 8009892:	d108      	bne.n	80098a6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	681a      	ldr	r2, [r3, #0]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80098a2:	601a      	str	r2, [r3, #0]
 80098a4:	e00a      	b.n	80098bc <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2b10      	cmp	r3, #16
 80098aa:	d007      	beq.n	80098bc <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098ba:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	691a      	ldr	r2, [r3, #16]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c6:	b2d2      	uxtb	r2, r2
 80098c8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ce:	1c5a      	adds	r2, r3, #1
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098d8:	b29b      	uxth	r3, r3
 80098da:	3b01      	subs	r3, #1
 80098dc:	b29a      	uxth	r2, r3
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	691a      	ldr	r2, [r3, #16]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ec:	b2d2      	uxtb	r2, r2
 80098ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f4:	1c5a      	adds	r2, r3, #1
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098fe:	b29b      	uxth	r3, r3
 8009900:	3b01      	subs	r3, #1
 8009902:	b29a      	uxth	r2, r3
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	685a      	ldr	r2, [r3, #4]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009916:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2220      	movs	r2, #32
 800991c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009926:	b2db      	uxtb	r3, r3
 8009928:	2b40      	cmp	r3, #64	; 0x40
 800992a:	d10a      	bne.n	8009942 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2200      	movs	r2, #0
 8009938:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f7ff fd27 	bl	800938e <HAL_I2C_MemRxCpltCallback>
}
 8009940:	e01d      	b.n	800997e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2212      	movs	r2, #18
 800994e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f7fa f95f 	bl	8003c14 <HAL_I2C_MasterRxCpltCallback>
}
 8009956:	e012      	b.n	800997e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	691a      	ldr	r2, [r3, #16]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009962:	b2d2      	uxtb	r2, r2
 8009964:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800996a:	1c5a      	adds	r2, r3, #1
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009974:	b29b      	uxth	r3, r3
 8009976:	3b01      	subs	r3, #1
 8009978:	b29a      	uxth	r2, r3
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800997e:	bf00      	nop
 8009980:	3710      	adds	r7, #16
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}

08009986 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8009986:	b480      	push	{r7}
 8009988:	b083      	sub	sp, #12
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009994:	b2db      	uxtb	r3, r3
 8009996:	2b40      	cmp	r3, #64	; 0x40
 8009998:	d117      	bne.n	80099ca <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d109      	bne.n	80099b6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	461a      	mov	r2, r3
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80099b2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80099b4:	e05f      	b.n	8009a76 <I2C_Master_SB+0xf0>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	f043 0301 	orr.w	r3, r3, #1
 80099c0:	b2da      	uxtb	r2, r3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	611a      	str	r2, [r3, #16]
}
 80099c8:	e055      	b.n	8009a76 <I2C_Master_SB+0xf0>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80099d2:	d12b      	bne.n	8009a2c <I2C_Master_SB+0xa6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	2b21      	cmp	r3, #33	; 0x21
 80099de:	d109      	bne.n	80099f4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	461a      	mov	r2, r3
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80099f0:	611a      	str	r2, [r3, #16]
 80099f2:	e008      	b.n	8009a06 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	f043 0301 	orr.w	r3, r3, #1
 80099fe:	b2da      	uxtb	r2, r3
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d104      	bne.n	8009a1a <I2C_Master_SB+0x94>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d02d      	beq.n	8009a76 <I2C_Master_SB+0xf0>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a28:	605a      	str	r2, [r3, #4]
}
 8009a2a:	e024      	b.n	8009a76 <I2C_Master_SB+0xf0>
      if (hi2c->EventCount == 0U)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d10e      	bne.n	8009a52 <I2C_Master_SB+0xcc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	11db      	asrs	r3, r3, #7
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	f003 0306 	and.w	r3, r3, #6
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	f063 030f 	orn	r3, r3, #15
 8009a48:	b2da      	uxtb	r2, r3
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	611a      	str	r2, [r3, #16]
}
 8009a50:	e011      	b.n	8009a76 <I2C_Master_SB+0xf0>
      else if (hi2c->EventCount == 1U)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	d10d      	bne.n	8009a76 <I2C_Master_SB+0xf0>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	11db      	asrs	r3, r3, #7
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	f003 0306 	and.w	r3, r3, #6
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	f063 030e 	orn	r3, r3, #14
 8009a6e:	b2da      	uxtb	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	611a      	str	r2, [r3, #16]
}
 8009a76:	bf00      	nop
 8009a78:	370c      	adds	r7, #12
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr

08009a82 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8009a82:	b480      	push	{r7}
 8009a84:	b083      	sub	sp, #12
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a8e:	b2da      	uxtb	r2, r3
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d103      	bne.n	8009aa6 <I2C_Master_ADD10+0x24>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d011      	beq.n	8009aca <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d104      	bne.n	8009aba <I2C_Master_ADD10+0x38>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d007      	beq.n	8009aca <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	685a      	ldr	r2, [r3, #4]
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ac8:	605a      	str	r2, [r3, #4]
    }
  }
}
 8009aca:	bf00      	nop
 8009acc:	370c      	adds	r7, #12
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad4:	4770      	bx	lr

08009ad6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8009ad6:	b480      	push	{r7}
 8009ad8:	b091      	sub	sp, #68	; 0x44
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009ae4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aec:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009afa:	b2db      	uxtb	r3, r3
 8009afc:	2b22      	cmp	r3, #34	; 0x22
 8009afe:	f040 8169 	bne.w	8009dd4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d10f      	bne.n	8009b2a <I2C_Master_ADDR+0x54>
 8009b0a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009b0e:	2b40      	cmp	r3, #64	; 0x40
 8009b10:	d10b      	bne.n	8009b2a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b12:	2300      	movs	r3, #0
 8009b14:	633b      	str	r3, [r7, #48]	; 0x30
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	695b      	ldr	r3, [r3, #20]
 8009b1c:	633b      	str	r3, [r7, #48]	; 0x30
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	699b      	ldr	r3, [r3, #24]
 8009b24:	633b      	str	r3, [r7, #48]	; 0x30
 8009b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b28:	e160      	b.n	8009dec <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d11d      	bne.n	8009b6e <I2C_Master_ADDR+0x98>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009b3a:	d118      	bne.n	8009b6e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	695b      	ldr	r3, [r3, #20]
 8009b46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	699b      	ldr	r3, [r3, #24]
 8009b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681a      	ldr	r2, [r3, #0]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b60:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b66:	1c5a      	adds	r2, r3, #1
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	651a      	str	r2, [r3, #80]	; 0x50
 8009b6c:	e13e      	b.n	8009dec <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b72:	b29b      	uxth	r3, r3
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d113      	bne.n	8009ba0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b78:	2300      	movs	r3, #0
 8009b7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	695b      	ldr	r3, [r3, #20]
 8009b82:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	699b      	ldr	r3, [r3, #24]
 8009b8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b9c:	601a      	str	r2, [r3, #0]
 8009b9e:	e115      	b.n	8009dcc <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	f040 808a 	bne.w	8009cc0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8009bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bae:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009bb2:	d137      	bne.n	8009c24 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009bc2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009bce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009bd2:	d113      	bne.n	8009bfc <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009be2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009be4:	2300      	movs	r3, #0
 8009be6:	627b      	str	r3, [r7, #36]	; 0x24
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	695b      	ldr	r3, [r3, #20]
 8009bee:	627b      	str	r3, [r7, #36]	; 0x24
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	699b      	ldr	r3, [r3, #24]
 8009bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfa:	e0e7      	b.n	8009dcc <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	623b      	str	r3, [r7, #32]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	695b      	ldr	r3, [r3, #20]
 8009c06:	623b      	str	r3, [r7, #32]
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	699b      	ldr	r3, [r3, #24]
 8009c0e:	623b      	str	r3, [r7, #32]
 8009c10:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c20:	601a      	str	r2, [r3, #0]
 8009c22:	e0d3      	b.n	8009dcc <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8009c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c26:	2b08      	cmp	r3, #8
 8009c28:	d02e      	beq.n	8009c88 <I2C_Master_ADDR+0x1b2>
 8009c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c2c:	2b20      	cmp	r3, #32
 8009c2e:	d02b      	beq.n	8009c88 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8009c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c32:	2b12      	cmp	r3, #18
 8009c34:	d102      	bne.n	8009c3c <I2C_Master_ADDR+0x166>
 8009c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	d125      	bne.n	8009c88 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c3e:	2b04      	cmp	r3, #4
 8009c40:	d00e      	beq.n	8009c60 <I2C_Master_ADDR+0x18a>
 8009c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c44:	2b02      	cmp	r3, #2
 8009c46:	d00b      	beq.n	8009c60 <I2C_Master_ADDR+0x18a>
 8009c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c4a:	2b10      	cmp	r3, #16
 8009c4c:	d008      	beq.n	8009c60 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c5c:	601a      	str	r2, [r3, #0]
 8009c5e:	e007      	b.n	8009c70 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009c6e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c70:	2300      	movs	r3, #0
 8009c72:	61fb      	str	r3, [r7, #28]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	695b      	ldr	r3, [r3, #20]
 8009c7a:	61fb      	str	r3, [r7, #28]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	699b      	ldr	r3, [r3, #24]
 8009c82:	61fb      	str	r3, [r7, #28]
 8009c84:	69fb      	ldr	r3, [r7, #28]
 8009c86:	e0a1      	b.n	8009dcc <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c96:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c98:	2300      	movs	r3, #0
 8009c9a:	61bb      	str	r3, [r7, #24]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	695b      	ldr	r3, [r3, #20]
 8009ca2:	61bb      	str	r3, [r7, #24]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	699b      	ldr	r3, [r3, #24]
 8009caa:	61bb      	str	r3, [r7, #24]
 8009cac:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009cbc:	601a      	str	r2, [r3, #0]
 8009cbe:	e085      	b.n	8009dcc <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	2b02      	cmp	r3, #2
 8009cc8:	d14d      	bne.n	8009d66 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ccc:	2b04      	cmp	r3, #4
 8009cce:	d016      	beq.n	8009cfe <I2C_Master_ADDR+0x228>
 8009cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cd2:	2b02      	cmp	r3, #2
 8009cd4:	d013      	beq.n	8009cfe <I2C_Master_ADDR+0x228>
 8009cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cd8:	2b10      	cmp	r3, #16
 8009cda:	d010      	beq.n	8009cfe <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	681a      	ldr	r2, [r3, #0]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009cea:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009cfa:	601a      	str	r2, [r3, #0]
 8009cfc:	e007      	b.n	8009d0e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009d0c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d1c:	d117      	bne.n	8009d4e <I2C_Master_ADDR+0x278>
 8009d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009d24:	d00b      	beq.n	8009d3e <I2C_Master_ADDR+0x268>
 8009d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d008      	beq.n	8009d3e <I2C_Master_ADDR+0x268>
 8009d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d2e:	2b08      	cmp	r3, #8
 8009d30:	d005      	beq.n	8009d3e <I2C_Master_ADDR+0x268>
 8009d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d34:	2b10      	cmp	r3, #16
 8009d36:	d002      	beq.n	8009d3e <I2C_Master_ADDR+0x268>
 8009d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d3a:	2b20      	cmp	r3, #32
 8009d3c:	d107      	bne.n	8009d4e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	685a      	ldr	r2, [r3, #4]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009d4c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d4e:	2300      	movs	r3, #0
 8009d50:	617b      	str	r3, [r7, #20]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	695b      	ldr	r3, [r3, #20]
 8009d58:	617b      	str	r3, [r7, #20]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	699b      	ldr	r3, [r3, #24]
 8009d60:	617b      	str	r3, [r7, #20]
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	e032      	b.n	8009dcc <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009d74:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d84:	d117      	bne.n	8009db6 <I2C_Master_ADDR+0x2e0>
 8009d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009d8c:	d00b      	beq.n	8009da6 <I2C_Master_ADDR+0x2d0>
 8009d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	d008      	beq.n	8009da6 <I2C_Master_ADDR+0x2d0>
 8009d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d96:	2b08      	cmp	r3, #8
 8009d98:	d005      	beq.n	8009da6 <I2C_Master_ADDR+0x2d0>
 8009d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d9c:	2b10      	cmp	r3, #16
 8009d9e:	d002      	beq.n	8009da6 <I2C_Master_ADDR+0x2d0>
 8009da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da2:	2b20      	cmp	r3, #32
 8009da4:	d107      	bne.n	8009db6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	685a      	ldr	r2, [r3, #4]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009db4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009db6:	2300      	movs	r3, #0
 8009db8:	613b      	str	r3, [r7, #16]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	695b      	ldr	r3, [r3, #20]
 8009dc0:	613b      	str	r3, [r7, #16]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	699b      	ldr	r3, [r3, #24]
 8009dc8:	613b      	str	r3, [r7, #16]
 8009dca:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8009dd2:	e00b      	b.n	8009dec <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	60fb      	str	r3, [r7, #12]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	695b      	ldr	r3, [r3, #20]
 8009dde:	60fb      	str	r3, [r7, #12]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	699b      	ldr	r3, [r3, #24]
 8009de6:	60fb      	str	r3, [r7, #12]
 8009de8:	68fb      	ldr	r3, [r7, #12]
}
 8009dea:	e7ff      	b.n	8009dec <I2C_Master_ADDR+0x316>
 8009dec:	bf00      	nop
 8009dee:	3744      	adds	r7, #68	; 0x44
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr

08009df8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e06:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d02b      	beq.n	8009e6a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e16:	781a      	ldrb	r2, [r3, #0]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e22:	1c5a      	adds	r2, r3, #1
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e2c:	b29b      	uxth	r3, r3
 8009e2e:	3b01      	subs	r3, #1
 8009e30:	b29a      	uxth	r2, r3
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e3a:	b29b      	uxth	r3, r3
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d114      	bne.n	8009e6a <I2C_SlaveTransmit_TXE+0x72>
 8009e40:	7bfb      	ldrb	r3, [r7, #15]
 8009e42:	2b29      	cmp	r3, #41	; 0x29
 8009e44:	d111      	bne.n	8009e6a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	685a      	ldr	r2, [r3, #4]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e54:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2221      	movs	r2, #33	; 0x21
 8009e5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2228      	movs	r2, #40	; 0x28
 8009e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f7ff fa5c 	bl	8009322 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009e6a:	bf00      	nop
 8009e6c:	3710      	adds	r7, #16
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8009e72:	b480      	push	{r7}
 8009e74:	b083      	sub	sp, #12
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d011      	beq.n	8009ea8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e88:	781a      	ldrb	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e94:	1c5a      	adds	r2, r3, #1
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	3b01      	subs	r3, #1
 8009ea2:	b29a      	uxth	r2, r3
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8009ea8:	bf00      	nop
 8009eaa:	370c      	adds	r7, #12
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b084      	sub	sp, #16
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ec2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d02c      	beq.n	8009f28 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	691a      	ldr	r2, [r3, #16]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed8:	b2d2      	uxtb	r2, r2
 8009eda:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee0:	1c5a      	adds	r2, r3, #1
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	3b01      	subs	r3, #1
 8009eee:	b29a      	uxth	r2, r3
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ef8:	b29b      	uxth	r3, r3
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d114      	bne.n	8009f28 <I2C_SlaveReceive_RXNE+0x74>
 8009efe:	7bfb      	ldrb	r3, [r7, #15]
 8009f00:	2b2a      	cmp	r3, #42	; 0x2a
 8009f02:	d111      	bne.n	8009f28 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	685a      	ldr	r2, [r3, #4]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f12:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2222      	movs	r2, #34	; 0x22
 8009f18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2228      	movs	r2, #40	; 0x28
 8009f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f7ff fa07 	bl	8009336 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009f28:	bf00      	nop
 8009f2a:	3710      	adds	r7, #16
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b083      	sub	sp, #12
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f3c:	b29b      	uxth	r3, r3
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d012      	beq.n	8009f68 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	691a      	ldr	r2, [r3, #16]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4c:	b2d2      	uxtb	r2, r2
 8009f4e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f54:	1c5a      	adds	r2, r3, #1
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	3b01      	subs	r3, #1
 8009f62:	b29a      	uxth	r2, r3
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8009f68:	bf00      	nop
 8009f6a:	370c      	adds	r7, #12
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009f8e:	2b28      	cmp	r3, #40	; 0x28
 8009f90:	d127      	bne.n	8009fe2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	685a      	ldr	r2, [r3, #4]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009fa0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	089b      	lsrs	r3, r3, #2
 8009fa6:	f003 0301 	and.w	r3, r3, #1
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d101      	bne.n	8009fb2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	09db      	lsrs	r3, r3, #7
 8009fb6:	f003 0301 	and.w	r3, r3, #1
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d103      	bne.n	8009fc6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	68db      	ldr	r3, [r3, #12]
 8009fc2:	81bb      	strh	r3, [r7, #12]
 8009fc4:	e002      	b.n	8009fcc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	699b      	ldr	r3, [r3, #24]
 8009fca:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009fd4:	89ba      	ldrh	r2, [r7, #12]
 8009fd6:	7bfb      	ldrb	r3, [r7, #15]
 8009fd8:	4619      	mov	r1, r3
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f7ff f9b5 	bl	800934a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009fe0:	e008      	b.n	8009ff4 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f06f 0202 	mvn.w	r2, #2
 8009fea:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8009ff4:	bf00      	nop
 8009ff6:	3710      	adds	r7, #16
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a00a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685a      	ldr	r2, [r3, #4]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a01a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800a01c:	2300      	movs	r3, #0
 800a01e:	60bb      	str	r3, [r7, #8]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	695b      	ldr	r3, [r3, #20]
 800a026:	60bb      	str	r3, [r7, #8]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f042 0201 	orr.w	r2, r2, #1
 800a036:	601a      	str	r2, [r3, #0]
 800a038:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	681a      	ldr	r2, [r3, #0]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a048:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a054:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a058:	d172      	bne.n	800a140 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a05a:	7bfb      	ldrb	r3, [r7, #15]
 800a05c:	2b22      	cmp	r3, #34	; 0x22
 800a05e:	d002      	beq.n	800a066 <I2C_Slave_STOPF+0x6a>
 800a060:	7bfb      	ldrb	r3, [r7, #15]
 800a062:	2b2a      	cmp	r3, #42	; 0x2a
 800a064:	d135      	bne.n	800a0d2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	b29a      	uxth	r2, r3
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a078:	b29b      	uxth	r3, r3
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d005      	beq.n	800a08a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a082:	f043 0204 	orr.w	r2, r3, #4
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	685a      	ldr	r2, [r3, #4]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a098:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f7fe f8cc 	bl	800823c <HAL_DMA_GetState>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d049      	beq.n	800a13e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ae:	4a69      	ldr	r2, [pc, #420]	; (800a254 <I2C_Slave_STOPF+0x258>)
 800a0b0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f7fd ff14 	bl	8007ee4 <HAL_DMA_Abort_IT>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d03d      	beq.n	800a13e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a0cc:	4610      	mov	r0, r2
 800a0ce:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a0d0:	e035      	b.n	800a13e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	b29a      	uxth	r2, r3
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d005      	beq.n	800a0f6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ee:	f043 0204 	orr.w	r2, r3, #4
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	685a      	ldr	r2, [r3, #4]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a104:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe f896 	bl	800823c <HAL_DMA_GetState>
 800a110:	4603      	mov	r3, r0
 800a112:	2b01      	cmp	r3, #1
 800a114:	d014      	beq.n	800a140 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a11a:	4a4e      	ldr	r2, [pc, #312]	; (800a254 <I2C_Slave_STOPF+0x258>)
 800a11c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a122:	4618      	mov	r0, r3
 800a124:	f7fd fede 	bl	8007ee4 <HAL_DMA_Abort_IT>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d008      	beq.n	800a140 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a138:	4610      	mov	r0, r2
 800a13a:	4798      	blx	r3
 800a13c:	e000      	b.n	800a140 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a13e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a144:	b29b      	uxth	r3, r3
 800a146:	2b00      	cmp	r3, #0
 800a148:	d03e      	beq.n	800a1c8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	695b      	ldr	r3, [r3, #20]
 800a150:	f003 0304 	and.w	r3, r3, #4
 800a154:	2b04      	cmp	r3, #4
 800a156:	d112      	bne.n	800a17e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	691a      	ldr	r2, [r3, #16]
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a162:	b2d2      	uxtb	r2, r2
 800a164:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a16a:	1c5a      	adds	r2, r3, #1
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a174:	b29b      	uxth	r3, r3
 800a176:	3b01      	subs	r3, #1
 800a178:	b29a      	uxth	r2, r3
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	695b      	ldr	r3, [r3, #20]
 800a184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a188:	2b40      	cmp	r3, #64	; 0x40
 800a18a:	d112      	bne.n	800a1b2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	691a      	ldr	r2, [r3, #16]
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a196:	b2d2      	uxtb	r2, r2
 800a198:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19e:	1c5a      	adds	r2, r3, #1
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	b29a      	uxth	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d005      	beq.n	800a1c8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c0:	f043 0204 	orr.w	r2, r3, #4
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d003      	beq.n	800a1d8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f8b3 	bl	800a33c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800a1d6:	e039      	b.n	800a24c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
 800a1da:	2b2a      	cmp	r3, #42	; 0x2a
 800a1dc:	d109      	bne.n	800a1f2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2228      	movs	r2, #40	; 0x28
 800a1e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f7ff f8a2 	bl	8009336 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1f8:	b2db      	uxtb	r3, r3
 800a1fa:	2b28      	cmp	r3, #40	; 0x28
 800a1fc:	d111      	bne.n	800a222 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	4a15      	ldr	r2, [pc, #84]	; (800a258 <I2C_Slave_STOPF+0x25c>)
 800a202:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2220      	movs	r2, #32
 800a20e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2200      	movs	r2, #0
 800a216:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f7ff f8a3 	bl	8009366 <HAL_I2C_ListenCpltCallback>
}
 800a220:	e014      	b.n	800a24c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a226:	2b22      	cmp	r3, #34	; 0x22
 800a228:	d002      	beq.n	800a230 <I2C_Slave_STOPF+0x234>
 800a22a:	7bfb      	ldrb	r3, [r7, #15]
 800a22c:	2b22      	cmp	r3, #34	; 0x22
 800a22e:	d10d      	bne.n	800a24c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2220      	movs	r2, #32
 800a23a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2200      	movs	r2, #0
 800a242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f7ff f875 	bl	8009336 <HAL_I2C_SlaveRxCpltCallback>
}
 800a24c:	bf00      	nop
 800a24e:	3710      	adds	r7, #16
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}
 800a254:	0800a771 	.word	0x0800a771
 800a258:	ffff0000 	.word	0xffff0000

0800a25c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b084      	sub	sp, #16
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a26a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a270:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	2b08      	cmp	r3, #8
 800a276:	d002      	beq.n	800a27e <I2C_Slave_AF+0x22>
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	2b20      	cmp	r3, #32
 800a27c:	d129      	bne.n	800a2d2 <I2C_Slave_AF+0x76>
 800a27e:	7bfb      	ldrb	r3, [r7, #15]
 800a280:	2b28      	cmp	r3, #40	; 0x28
 800a282:	d126      	bne.n	800a2d2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	4a2c      	ldr	r2, [pc, #176]	; (800a338 <I2C_Slave_AF+0xdc>)
 800a288:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	685a      	ldr	r2, [r3, #4]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a298:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a2a2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	681a      	ldr	r2, [r3, #0]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2b2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2220      	movs	r2, #32
 800a2be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f7ff f84b 	bl	8009366 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800a2d0:	e02e      	b.n	800a330 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800a2d2:	7bfb      	ldrb	r3, [r7, #15]
 800a2d4:	2b21      	cmp	r3, #33	; 0x21
 800a2d6:	d126      	bne.n	800a326 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	4a17      	ldr	r2, [pc, #92]	; (800a338 <I2C_Slave_AF+0xdc>)
 800a2dc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2221      	movs	r2, #33	; 0x21
 800a2e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2220      	movs	r2, #32
 800a2e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	685a      	ldr	r2, [r3, #4]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a302:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a30c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	681a      	ldr	r2, [r3, #0]
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a31c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f7fe ffff 	bl	8009322 <HAL_I2C_SlaveTxCpltCallback>
}
 800a324:	e004      	b.n	800a330 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a32e:	615a      	str	r2, [r3, #20]
}
 800a330:	bf00      	nop
 800a332:	3710      	adds	r7, #16
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}
 800a338:	ffff0000 	.word	0xffff0000

0800a33c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a34a:	73fb      	strb	r3, [r7, #15]

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a352:	b2db      	uxtb	r3, r3
 800a354:	2b10      	cmp	r3, #16
 800a356:	d10a      	bne.n	800a36e <I2C_ITError+0x32>
 800a358:	7bfb      	ldrb	r3, [r7, #15]
 800a35a:	2b22      	cmp	r3, #34	; 0x22
 800a35c:	d107      	bne.n	800a36e <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a36c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a36e:	7bfb      	ldrb	r3, [r7, #15]
 800a370:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a374:	2b28      	cmp	r3, #40	; 0x28
 800a376:	d107      	bne.n	800a388 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2228      	movs	r2, #40	; 0x28
 800a382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a386:	e015      	b.n	800a3b4 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a392:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a396:	d006      	beq.n	800a3a6 <I2C_ITError+0x6a>
 800a398:	7bfb      	ldrb	r3, [r7, #15]
 800a39a:	2b60      	cmp	r3, #96	; 0x60
 800a39c:	d003      	beq.n	800a3a6 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a3be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a3c2:	d162      	bne.n	800a48a <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	685a      	ldr	r2, [r3, #4]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a3d2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d020      	beq.n	800a424 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3e6:	4a5f      	ldr	r2, [pc, #380]	; (800a564 <I2C_ITError+0x228>)
 800a3e8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f7fd fd78 	bl	8007ee4 <HAL_DMA_Abort_IT>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	f000 8089 	beq.w	800a50e <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f022 0201 	bic.w	r2, r2, #1
 800a40a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2220      	movs	r2, #32
 800a410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a41e:	4610      	mov	r0, r2
 800a420:	4798      	blx	r3
 800a422:	e074      	b.n	800a50e <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a428:	4a4e      	ldr	r2, [pc, #312]	; (800a564 <I2C_ITError+0x228>)
 800a42a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a430:	4618      	mov	r0, r3
 800a432:	f7fd fd57 	bl	8007ee4 <HAL_DMA_Abort_IT>
 800a436:	4603      	mov	r3, r0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d068      	beq.n	800a50e <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	695b      	ldr	r3, [r3, #20]
 800a442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a446:	2b40      	cmp	r3, #64	; 0x40
 800a448:	d10b      	bne.n	800a462 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	691a      	ldr	r2, [r3, #16]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a454:	b2d2      	uxtb	r2, r2
 800a456:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a45c:	1c5a      	adds	r2, r3, #1
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	681a      	ldr	r2, [r3, #0]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f022 0201 	bic.w	r2, r2, #1
 800a470:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2220      	movs	r2, #32
 800a476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a47e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a480:	687a      	ldr	r2, [r7, #4]
 800a482:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a484:	4610      	mov	r0, r2
 800a486:	4798      	blx	r3
 800a488:	e041      	b.n	800a50e <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a490:	b2db      	uxtb	r3, r3
 800a492:	2b60      	cmp	r3, #96	; 0x60
 800a494:	d125      	bne.n	800a4e2 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2220      	movs	r2, #32
 800a49a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	695b      	ldr	r3, [r3, #20]
 800a4aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ae:	2b40      	cmp	r3, #64	; 0x40
 800a4b0:	d10b      	bne.n	800a4ca <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	691a      	ldr	r2, [r3, #16]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4bc:	b2d2      	uxtb	r2, r2
 800a4be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4c4:	1c5a      	adds	r2, r3, #1
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	681a      	ldr	r2, [r3, #0]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f022 0201 	bic.w	r2, r2, #1
 800a4d8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f7fe ff61 	bl	80093a2 <HAL_I2C_AbortCpltCallback>
 800a4e0:	e015      	b.n	800a50e <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	695b      	ldr	r3, [r3, #20]
 800a4e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ec:	2b40      	cmp	r3, #64	; 0x40
 800a4ee:	d10b      	bne.n	800a508 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	691a      	ldr	r2, [r3, #16]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4fa:	b2d2      	uxtb	r2, r2
 800a4fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a502:	1c5a      	adds	r2, r3, #1
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f7f9 fb39 	bl	8003b80 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a514:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51a:	f003 0304 	and.w	r3, r3, #4
 800a51e:	2b04      	cmp	r3, #4
 800a520:	d11b      	bne.n	800a55a <I2C_ITError+0x21e>
 800a522:	7bfb      	ldrb	r3, [r7, #15]
 800a524:	2b28      	cmp	r3, #40	; 0x28
 800a526:	d118      	bne.n	800a55a <I2C_ITError+0x21e>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	685a      	ldr	r2, [r3, #4]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a536:	605a      	str	r2, [r3, #4]

    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	4a0b      	ldr	r2, [pc, #44]	; (800a568 <I2C_ITError+0x22c>)
 800a53c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2200      	movs	r2, #0
 800a542:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2220      	movs	r2, #32
 800a548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2200      	movs	r2, #0
 800a550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f7fe ff06 	bl	8009366 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a55a:	bf00      	nop
 800a55c:	3710      	adds	r7, #16
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
 800a562:	bf00      	nop
 800a564:	0800a771 	.word	0x0800a771
 800a568:	ffff0000 	.word	0xffff0000

0800a56c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b086      	sub	sp, #24
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a578:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a580:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a588:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a58e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	685a      	ldr	r2, [r3, #4]
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800a59e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	63da      	str	r2, [r3, #60]	; 0x3c

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800a5b0:	7cfb      	ldrb	r3, [r7, #19]
 800a5b2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800a5b6:	2b21      	cmp	r3, #33	; 0x21
 800a5b8:	d007      	beq.n	800a5ca <I2C_DMAXferCplt+0x5e>
 800a5ba:	7cfb      	ldrb	r3, [r7, #19]
 800a5bc:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a5c0:	2b22      	cmp	r3, #34	; 0x22
 800a5c2:	d131      	bne.n	800a628 <I2C_DMAXferCplt+0xbc>
 800a5c4:	7cbb      	ldrb	r3, [r7, #18]
 800a5c6:	2b20      	cmp	r3, #32
 800a5c8:	d12e      	bne.n	800a628 <I2C_DMAXferCplt+0xbc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	685a      	ldr	r2, [r3, #4]
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a5d8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a5e0:	7cfb      	ldrb	r3, [r7, #19]
 800a5e2:	2b29      	cmp	r3, #41	; 0x29
 800a5e4:	d10a      	bne.n	800a5fc <I2C_DMAXferCplt+0x90>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a5e6:	697b      	ldr	r3, [r7, #20]
 800a5e8:	2221      	movs	r2, #33	; 0x21
 800a5ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	2228      	movs	r2, #40	; 0x28
 800a5f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a5f4:	6978      	ldr	r0, [r7, #20]
 800a5f6:	f7fe fe94 	bl	8009322 <HAL_I2C_SlaveTxCpltCallback>
 800a5fa:	e00c      	b.n	800a616 <I2C_DMAXferCplt+0xaa>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a5fc:	7cfb      	ldrb	r3, [r7, #19]
 800a5fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a600:	d109      	bne.n	800a616 <I2C_DMAXferCplt+0xaa>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	2222      	movs	r2, #34	; 0x22
 800a606:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	2228      	movs	r2, #40	; 0x28
 800a60c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a610:	6978      	ldr	r0, [r7, #20]
 800a612:	f7fe fe90 	bl	8009336 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	685a      	ldr	r2, [r3, #4]
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800a624:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800a626:	e06a      	b.n	800a6fe <I2C_DMAXferCplt+0x192>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	2b00      	cmp	r3, #0
 800a632:	d064      	beq.n	800a6fe <I2C_DMAXferCplt+0x192>
    if (hi2c->XferCount == (uint16_t)1)
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a638:	b29b      	uxth	r3, r3
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d107      	bne.n	800a64e <I2C_DMAXferCplt+0xe2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a64c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	685a      	ldr	r2, [r3, #4]
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800a65c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a664:	d009      	beq.n	800a67a <I2C_DMAXferCplt+0x10e>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2b08      	cmp	r3, #8
 800a66a:	d006      	beq.n	800a67a <I2C_DMAXferCplt+0x10e>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800a672:	d002      	beq.n	800a67a <I2C_DMAXferCplt+0x10e>
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2b20      	cmp	r3, #32
 800a678:	d107      	bne.n	800a68a <I2C_DMAXferCplt+0x11e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681a      	ldr	r2, [r3, #0]
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a688:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a698:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	685a      	ldr	r2, [r3, #4]
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a6a8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800a6aa:	697b      	ldr	r3, [r7, #20]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d003      	beq.n	800a6c0 <I2C_DMAXferCplt+0x154>
      HAL_I2C_ErrorCallback(hi2c);
 800a6b8:	6978      	ldr	r0, [r7, #20]
 800a6ba:	f7f9 fa61 	bl	8003b80 <HAL_I2C_ErrorCallback>
}
 800a6be:	e01e      	b.n	800a6fe <I2C_DMAXferCplt+0x192>
      hi2c->State = HAL_I2C_STATE_READY;
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	2220      	movs	r2, #32
 800a6c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a6ce:	b2db      	uxtb	r3, r3
 800a6d0:	2b40      	cmp	r3, #64	; 0x40
 800a6d2:	d10a      	bne.n	800a6ea <I2C_DMAXferCplt+0x17e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800a6e2:	6978      	ldr	r0, [r7, #20]
 800a6e4:	f7fe fe53 	bl	800938e <HAL_I2C_MemRxCpltCallback>
}
 800a6e8:	e009      	b.n	800a6fe <I2C_DMAXferCplt+0x192>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	2212      	movs	r2, #18
 800a6f6:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800a6f8:	6978      	ldr	r0, [r7, #20]
 800a6fa:	f7f9 fa8b 	bl	8003c14 <HAL_I2C_MasterRxCpltCallback>
}
 800a6fe:	bf00      	nop
 800a700:	3718      	adds	r7, #24
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}

0800a706 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800a706:	b580      	push	{r7, lr}
 800a708:	b084      	sub	sp, #16
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a712:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a718:	2200      	movs	r2, #0
 800a71a:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a720:	2200      	movs	r2, #0
 800a722:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f7fd fd97 	bl	8008258 <HAL_DMA_GetError>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b02      	cmp	r3, #2
 800a72e:	d01b      	beq.n	800a768 <I2C_DMAError+0x62>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a73e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2200      	movs	r2, #0
 800a744:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2220      	movs	r2, #32
 800a74a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a75a:	f043 0210 	orr.w	r2, r3, #16
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800a762:	68f8      	ldr	r0, [r7, #12]
 800a764:	f7f9 fa0c 	bl	8003b80 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a768:	bf00      	nop
 800a76a:	3710      	adds	r7, #16
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b084      	sub	sp, #16
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a77c:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a784:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a78a:	2200      	movs	r2, #0
 800a78c:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a792:	2200      	movs	r2, #0
 800a794:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	681a      	ldr	r2, [r3, #0]
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a7a4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f022 0201 	bic.w	r2, r2, #1
 800a7ca:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	2b60      	cmp	r3, #96	; 0x60
 800a7d6:	d10e      	bne.n	800a7f6 <I2C_DMAAbort+0x86>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	2220      	movs	r2, #32
 800a7dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a7ee:	68f8      	ldr	r0, [r7, #12]
 800a7f0:	f7fe fdd7 	bl	80093a2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a7f4:	e027      	b.n	800a846 <I2C_DMAAbort+0xd6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a7f6:	7afb      	ldrb	r3, [r7, #11]
 800a7f8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a7fc:	2b28      	cmp	r3, #40	; 0x28
 800a7fe:	d117      	bne.n	800a830 <I2C_DMAAbort+0xc0>
      __HAL_I2C_ENABLE(hi2c);
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f042 0201 	orr.w	r2, r2, #1
 800a80e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a81e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2200      	movs	r2, #0
 800a824:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2228      	movs	r2, #40	; 0x28
 800a82a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a82e:	e007      	b.n	800a840 <I2C_DMAAbort+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2220      	movs	r2, #32
 800a834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	2200      	movs	r2, #0
 800a83c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800a840:	68f8      	ldr	r0, [r7, #12]
 800a842:	f7f9 f99d 	bl	8003b80 <HAL_I2C_ErrorCallback>
}
 800a846:	bf00      	nop
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a84e:	b480      	push	{r7}
 800a850:	b083      	sub	sp, #12
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a85a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800a85e:	d103      	bne.n	800a868 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2201      	movs	r2, #1
 800a864:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a866:	e007      	b.n	800a878 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a86c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800a870:	d102      	bne.n	800a878 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2208      	movs	r2, #8
 800a876:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a878:	bf00      	nop
 800a87a:	370c      	adds	r7, #12
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d101      	bne.n	800a898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a894:	2301      	movs	r3, #1
 800a896:	e0ca      	b.n	800aa2e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a898:	4b67      	ldr	r3, [pc, #412]	; (800aa38 <HAL_RCC_ClockConfig+0x1b4>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f003 030f 	and.w	r3, r3, #15
 800a8a0:	683a      	ldr	r2, [r7, #0]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d90c      	bls.n	800a8c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a8a6:	4b64      	ldr	r3, [pc, #400]	; (800aa38 <HAL_RCC_ClockConfig+0x1b4>)
 800a8a8:	683a      	ldr	r2, [r7, #0]
 800a8aa:	b2d2      	uxtb	r2, r2
 800a8ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a8ae:	4b62      	ldr	r3, [pc, #392]	; (800aa38 <HAL_RCC_ClockConfig+0x1b4>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f003 030f 	and.w	r3, r3, #15
 800a8b6:	683a      	ldr	r2, [r7, #0]
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d001      	beq.n	800a8c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a8bc:	2301      	movs	r3, #1
 800a8be:	e0b6      	b.n	800aa2e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f003 0302 	and.w	r3, r3, #2
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d020      	beq.n	800a90e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f003 0304 	and.w	r3, r3, #4
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d005      	beq.n	800a8e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a8d8:	4b58      	ldr	r3, [pc, #352]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a8da:	689b      	ldr	r3, [r3, #8]
 800a8dc:	4a57      	ldr	r2, [pc, #348]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a8de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a8e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f003 0308 	and.w	r3, r3, #8
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d005      	beq.n	800a8fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a8f0:	4b52      	ldr	r3, [pc, #328]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a8f2:	689b      	ldr	r3, [r3, #8]
 800a8f4:	4a51      	ldr	r2, [pc, #324]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a8f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a8fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a8fc:	4b4f      	ldr	r3, [pc, #316]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	494c      	ldr	r1, [pc, #304]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a90a:	4313      	orrs	r3, r2
 800a90c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f003 0301 	and.w	r3, r3, #1
 800a916:	2b00      	cmp	r3, #0
 800a918:	d044      	beq.n	800a9a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d107      	bne.n	800a932 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a922:	4b46      	ldr	r3, [pc, #280]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d119      	bne.n	800a962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	e07d      	b.n	800aa2e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	2b02      	cmp	r3, #2
 800a938:	d003      	beq.n	800a942 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a93e:	2b03      	cmp	r3, #3
 800a940:	d107      	bne.n	800a952 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a942:	4b3e      	ldr	r3, [pc, #248]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d109      	bne.n	800a962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	e06d      	b.n	800aa2e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a952:	4b3a      	ldr	r3, [pc, #232]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f003 0302 	and.w	r3, r3, #2
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d101      	bne.n	800a962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a95e:	2301      	movs	r3, #1
 800a960:	e065      	b.n	800aa2e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a962:	4b36      	ldr	r3, [pc, #216]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	f023 0203 	bic.w	r2, r3, #3
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	4933      	ldr	r1, [pc, #204]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a970:	4313      	orrs	r3, r2
 800a972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a974:	f7fb feac 	bl	80066d0 <HAL_GetTick>
 800a978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a97a:	e00a      	b.n	800a992 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a97c:	f7fb fea8 	bl	80066d0 <HAL_GetTick>
 800a980:	4602      	mov	r2, r0
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	1ad3      	subs	r3, r2, r3
 800a986:	f241 3288 	movw	r2, #5000	; 0x1388
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d901      	bls.n	800a992 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a98e:	2303      	movs	r3, #3
 800a990:	e04d      	b.n	800aa2e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a992:	4b2a      	ldr	r3, [pc, #168]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	f003 020c 	and.w	r2, r3, #12
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	009b      	lsls	r3, r3, #2
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d1eb      	bne.n	800a97c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a9a4:	4b24      	ldr	r3, [pc, #144]	; (800aa38 <HAL_RCC_ClockConfig+0x1b4>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f003 030f 	and.w	r3, r3, #15
 800a9ac:	683a      	ldr	r2, [r7, #0]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d20c      	bcs.n	800a9cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a9b2:	4b21      	ldr	r3, [pc, #132]	; (800aa38 <HAL_RCC_ClockConfig+0x1b4>)
 800a9b4:	683a      	ldr	r2, [r7, #0]
 800a9b6:	b2d2      	uxtb	r2, r2
 800a9b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9ba:	4b1f      	ldr	r3, [pc, #124]	; (800aa38 <HAL_RCC_ClockConfig+0x1b4>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f003 030f 	and.w	r3, r3, #15
 800a9c2:	683a      	ldr	r2, [r7, #0]
 800a9c4:	429a      	cmp	r2, r3
 800a9c6:	d001      	beq.n	800a9cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e030      	b.n	800aa2e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f003 0304 	and.w	r3, r3, #4
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d008      	beq.n	800a9ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a9d8:	4b18      	ldr	r3, [pc, #96]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a9da:	689b      	ldr	r3, [r3, #8]
 800a9dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	4915      	ldr	r1, [pc, #84]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f003 0308 	and.w	r3, r3, #8
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d009      	beq.n	800aa0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a9f6:	4b11      	ldr	r3, [pc, #68]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	691b      	ldr	r3, [r3, #16]
 800aa02:	00db      	lsls	r3, r3, #3
 800aa04:	490d      	ldr	r1, [pc, #52]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800aa06:	4313      	orrs	r3, r2
 800aa08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800aa0a:	f000 f81d 	bl	800aa48 <HAL_RCC_GetSysClockFreq>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	4b0a      	ldr	r3, [pc, #40]	; (800aa3c <HAL_RCC_ClockConfig+0x1b8>)
 800aa12:	689b      	ldr	r3, [r3, #8]
 800aa14:	091b      	lsrs	r3, r3, #4
 800aa16:	f003 030f 	and.w	r3, r3, #15
 800aa1a:	4909      	ldr	r1, [pc, #36]	; (800aa40 <HAL_RCC_ClockConfig+0x1bc>)
 800aa1c:	5ccb      	ldrb	r3, [r1, r3]
 800aa1e:	fa22 f303 	lsr.w	r3, r2, r3
 800aa22:	4a08      	ldr	r2, [pc, #32]	; (800aa44 <HAL_RCC_ClockConfig+0x1c0>)
 800aa24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800aa26:	200f      	movs	r0, #15
 800aa28:	f7fb fe0e 	bl	8006648 <HAL_InitTick>

  return HAL_OK;
 800aa2c:	2300      	movs	r3, #0
}
 800aa2e:	4618      	mov	r0, r3
 800aa30:	3710      	adds	r7, #16
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}
 800aa36:	bf00      	nop
 800aa38:	40023c00 	.word	0x40023c00
 800aa3c:	40023800 	.word	0x40023800
 800aa40:	0800d86c 	.word	0x0800d86c
 800aa44:	200001ac 	.word	0x200001ac

0800aa48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa4c:	b090      	sub	sp, #64	; 0x40
 800aa4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800aa50:	2300      	movs	r3, #0
 800aa52:	637b      	str	r3, [r7, #52]	; 0x34
 800aa54:	2300      	movs	r3, #0
 800aa56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa58:	2300      	movs	r3, #0
 800aa5a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aa60:	4b59      	ldr	r3, [pc, #356]	; (800abc8 <HAL_RCC_GetSysClockFreq+0x180>)
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	f003 030c 	and.w	r3, r3, #12
 800aa68:	2b08      	cmp	r3, #8
 800aa6a:	d00d      	beq.n	800aa88 <HAL_RCC_GetSysClockFreq+0x40>
 800aa6c:	2b08      	cmp	r3, #8
 800aa6e:	f200 80a1 	bhi.w	800abb4 <HAL_RCC_GetSysClockFreq+0x16c>
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d002      	beq.n	800aa7c <HAL_RCC_GetSysClockFreq+0x34>
 800aa76:	2b04      	cmp	r3, #4
 800aa78:	d003      	beq.n	800aa82 <HAL_RCC_GetSysClockFreq+0x3a>
 800aa7a:	e09b      	b.n	800abb4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800aa7c:	4b53      	ldr	r3, [pc, #332]	; (800abcc <HAL_RCC_GetSysClockFreq+0x184>)
 800aa7e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800aa80:	e09b      	b.n	800abba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800aa82:	4b53      	ldr	r3, [pc, #332]	; (800abd0 <HAL_RCC_GetSysClockFreq+0x188>)
 800aa84:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800aa86:	e098      	b.n	800abba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800aa88:	4b4f      	ldr	r3, [pc, #316]	; (800abc8 <HAL_RCC_GetSysClockFreq+0x180>)
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa90:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800aa92:	4b4d      	ldr	r3, [pc, #308]	; (800abc8 <HAL_RCC_GetSysClockFreq+0x180>)
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d028      	beq.n	800aaf0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aa9e:	4b4a      	ldr	r3, [pc, #296]	; (800abc8 <HAL_RCC_GetSysClockFreq+0x180>)
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	099b      	lsrs	r3, r3, #6
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	623b      	str	r3, [r7, #32]
 800aaa8:	627a      	str	r2, [r7, #36]	; 0x24
 800aaaa:	6a3b      	ldr	r3, [r7, #32]
 800aaac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800aab0:	2100      	movs	r1, #0
 800aab2:	4b47      	ldr	r3, [pc, #284]	; (800abd0 <HAL_RCC_GetSysClockFreq+0x188>)
 800aab4:	fb03 f201 	mul.w	r2, r3, r1
 800aab8:	2300      	movs	r3, #0
 800aaba:	fb00 f303 	mul.w	r3, r0, r3
 800aabe:	4413      	add	r3, r2
 800aac0:	4a43      	ldr	r2, [pc, #268]	; (800abd0 <HAL_RCC_GetSysClockFreq+0x188>)
 800aac2:	fba0 1202 	umull	r1, r2, r0, r2
 800aac6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aac8:	460a      	mov	r2, r1
 800aaca:	62ba      	str	r2, [r7, #40]	; 0x28
 800aacc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aace:	4413      	add	r3, r2
 800aad0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aad4:	2200      	movs	r2, #0
 800aad6:	61bb      	str	r3, [r7, #24]
 800aad8:	61fa      	str	r2, [r7, #28]
 800aada:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aade:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800aae2:	f7f5 ff93 	bl	8000a0c <__aeabi_uldivmod>
 800aae6:	4602      	mov	r2, r0
 800aae8:	460b      	mov	r3, r1
 800aaea:	4613      	mov	r3, r2
 800aaec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aaee:	e053      	b.n	800ab98 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aaf0:	4b35      	ldr	r3, [pc, #212]	; (800abc8 <HAL_RCC_GetSysClockFreq+0x180>)
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	099b      	lsrs	r3, r3, #6
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	613b      	str	r3, [r7, #16]
 800aafa:	617a      	str	r2, [r7, #20]
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800ab02:	f04f 0b00 	mov.w	fp, #0
 800ab06:	4652      	mov	r2, sl
 800ab08:	465b      	mov	r3, fp
 800ab0a:	f04f 0000 	mov.w	r0, #0
 800ab0e:	f04f 0100 	mov.w	r1, #0
 800ab12:	0159      	lsls	r1, r3, #5
 800ab14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ab18:	0150      	lsls	r0, r2, #5
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	ebb2 080a 	subs.w	r8, r2, sl
 800ab22:	eb63 090b 	sbc.w	r9, r3, fp
 800ab26:	f04f 0200 	mov.w	r2, #0
 800ab2a:	f04f 0300 	mov.w	r3, #0
 800ab2e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800ab32:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800ab36:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800ab3a:	ebb2 0408 	subs.w	r4, r2, r8
 800ab3e:	eb63 0509 	sbc.w	r5, r3, r9
 800ab42:	f04f 0200 	mov.w	r2, #0
 800ab46:	f04f 0300 	mov.w	r3, #0
 800ab4a:	00eb      	lsls	r3, r5, #3
 800ab4c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ab50:	00e2      	lsls	r2, r4, #3
 800ab52:	4614      	mov	r4, r2
 800ab54:	461d      	mov	r5, r3
 800ab56:	eb14 030a 	adds.w	r3, r4, sl
 800ab5a:	603b      	str	r3, [r7, #0]
 800ab5c:	eb45 030b 	adc.w	r3, r5, fp
 800ab60:	607b      	str	r3, [r7, #4]
 800ab62:	f04f 0200 	mov.w	r2, #0
 800ab66:	f04f 0300 	mov.w	r3, #0
 800ab6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800ab6e:	4629      	mov	r1, r5
 800ab70:	028b      	lsls	r3, r1, #10
 800ab72:	4621      	mov	r1, r4
 800ab74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800ab78:	4621      	mov	r1, r4
 800ab7a:	028a      	lsls	r2, r1, #10
 800ab7c:	4610      	mov	r0, r2
 800ab7e:	4619      	mov	r1, r3
 800ab80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab82:	2200      	movs	r2, #0
 800ab84:	60bb      	str	r3, [r7, #8]
 800ab86:	60fa      	str	r2, [r7, #12]
 800ab88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab8c:	f7f5 ff3e 	bl	8000a0c <__aeabi_uldivmod>
 800ab90:	4602      	mov	r2, r0
 800ab92:	460b      	mov	r3, r1
 800ab94:	4613      	mov	r3, r2
 800ab96:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800ab98:	4b0b      	ldr	r3, [pc, #44]	; (800abc8 <HAL_RCC_GetSysClockFreq+0x180>)
 800ab9a:	685b      	ldr	r3, [r3, #4]
 800ab9c:	0c1b      	lsrs	r3, r3, #16
 800ab9e:	f003 0303 	and.w	r3, r3, #3
 800aba2:	3301      	adds	r3, #1
 800aba4:	005b      	lsls	r3, r3, #1
 800aba6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800aba8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800abaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abac:	fbb2 f3f3 	udiv	r3, r2, r3
 800abb0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800abb2:	e002      	b.n	800abba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800abb4:	4b05      	ldr	r3, [pc, #20]	; (800abcc <HAL_RCC_GetSysClockFreq+0x184>)
 800abb6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800abb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800abba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3740      	adds	r7, #64	; 0x40
 800abc0:	46bd      	mov	sp, r7
 800abc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800abc6:	bf00      	nop
 800abc8:	40023800 	.word	0x40023800
 800abcc:	00f42400 	.word	0x00f42400
 800abd0:	017d7840 	.word	0x017d7840

0800abd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800abd4:	b480      	push	{r7}
 800abd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800abd8:	4b03      	ldr	r3, [pc, #12]	; (800abe8 <HAL_RCC_GetHCLKFreq+0x14>)
 800abda:	681b      	ldr	r3, [r3, #0]
}
 800abdc:	4618      	mov	r0, r3
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	200001ac 	.word	0x200001ac

0800abec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800abf0:	f7ff fff0 	bl	800abd4 <HAL_RCC_GetHCLKFreq>
 800abf4:	4602      	mov	r2, r0
 800abf6:	4b05      	ldr	r3, [pc, #20]	; (800ac0c <HAL_RCC_GetPCLK1Freq+0x20>)
 800abf8:	689b      	ldr	r3, [r3, #8]
 800abfa:	0a9b      	lsrs	r3, r3, #10
 800abfc:	f003 0307 	and.w	r3, r3, #7
 800ac00:	4903      	ldr	r1, [pc, #12]	; (800ac10 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ac02:	5ccb      	ldrb	r3, [r1, r3]
 800ac04:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	40023800 	.word	0x40023800
 800ac10:	0800d87c 	.word	0x0800d87c

0800ac14 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b086      	sub	sp, #24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 0301 	and.w	r3, r3, #1
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d075      	beq.n	800ad18 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800ac2c:	4b88      	ldr	r3, [pc, #544]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac2e:	689b      	ldr	r3, [r3, #8]
 800ac30:	f003 030c 	and.w	r3, r3, #12
 800ac34:	2b04      	cmp	r3, #4
 800ac36:	d00c      	beq.n	800ac52 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ac38:	4b85      	ldr	r3, [pc, #532]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800ac40:	2b08      	cmp	r3, #8
 800ac42:	d112      	bne.n	800ac6a <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ac44:	4b82      	ldr	r3, [pc, #520]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac46:	685b      	ldr	r3, [r3, #4]
 800ac48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ac4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ac50:	d10b      	bne.n	800ac6a <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac52:	4b7f      	ldr	r3, [pc, #508]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d05b      	beq.n	800ad16 <HAL_RCC_OscConfig+0x102>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d157      	bne.n	800ad16 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800ac66:	2301      	movs	r3, #1
 800ac68:	e20a      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	685b      	ldr	r3, [r3, #4]
 800ac6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac72:	d106      	bne.n	800ac82 <HAL_RCC_OscConfig+0x6e>
 800ac74:	4b76      	ldr	r3, [pc, #472]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4a75      	ldr	r2, [pc, #468]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac7e:	6013      	str	r3, [r2, #0]
 800ac80:	e01d      	b.n	800acbe <HAL_RCC_OscConfig+0xaa>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ac8a:	d10c      	bne.n	800aca6 <HAL_RCC_OscConfig+0x92>
 800ac8c:	4b70      	ldr	r3, [pc, #448]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a6f      	ldr	r2, [pc, #444]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ac96:	6013      	str	r3, [r2, #0]
 800ac98:	4b6d      	ldr	r3, [pc, #436]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	4a6c      	ldr	r2, [pc, #432]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ac9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aca2:	6013      	str	r3, [r2, #0]
 800aca4:	e00b      	b.n	800acbe <HAL_RCC_OscConfig+0xaa>
 800aca6:	4b6a      	ldr	r3, [pc, #424]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a69      	ldr	r2, [pc, #420]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800acac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800acb0:	6013      	str	r3, [r2, #0]
 800acb2:	4b67      	ldr	r3, [pc, #412]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a66      	ldr	r2, [pc, #408]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800acb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800acbc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d013      	beq.n	800acee <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acc6:	f7fb fd03 	bl	80066d0 <HAL_GetTick>
 800acca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800accc:	e008      	b.n	800ace0 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800acce:	f7fb fcff 	bl	80066d0 <HAL_GetTick>
 800acd2:	4602      	mov	r2, r0
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	1ad3      	subs	r3, r2, r3
 800acd8:	2b64      	cmp	r3, #100	; 0x64
 800acda:	d901      	bls.n	800ace0 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800acdc:	2303      	movs	r3, #3
 800acde:	e1cf      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ace0:	4b5b      	ldr	r3, [pc, #364]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d0f0      	beq.n	800acce <HAL_RCC_OscConfig+0xba>
 800acec:	e014      	b.n	800ad18 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acee:	f7fb fcef 	bl	80066d0 <HAL_GetTick>
 800acf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800acf4:	e008      	b.n	800ad08 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800acf6:	f7fb fceb 	bl	80066d0 <HAL_GetTick>
 800acfa:	4602      	mov	r2, r0
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	1ad3      	subs	r3, r2, r3
 800ad00:	2b64      	cmp	r3, #100	; 0x64
 800ad02:	d901      	bls.n	800ad08 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800ad04:	2303      	movs	r3, #3
 800ad06:	e1bb      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ad08:	4b51      	ldr	r3, [pc, #324]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1f0      	bne.n	800acf6 <HAL_RCC_OscConfig+0xe2>
 800ad14:	e000      	b.n	800ad18 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad16:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f003 0302 	and.w	r3, r3, #2
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d063      	beq.n	800adec <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ad24:	4b4a      	ldr	r3, [pc, #296]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	f003 030c 	and.w	r3, r3, #12
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00b      	beq.n	800ad48 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ad30:	4b47      	ldr	r3, [pc, #284]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ad38:	2b08      	cmp	r3, #8
 800ad3a:	d11c      	bne.n	800ad76 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ad3c:	4b44      	ldr	r3, [pc, #272]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d116      	bne.n	800ad76 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ad48:	4b41      	ldr	r3, [pc, #260]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f003 0302 	and.w	r3, r3, #2
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d005      	beq.n	800ad60 <HAL_RCC_OscConfig+0x14c>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	68db      	ldr	r3, [r3, #12]
 800ad58:	2b01      	cmp	r3, #1
 800ad5a:	d001      	beq.n	800ad60 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	e18f      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad60:	4b3b      	ldr	r3, [pc, #236]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	691b      	ldr	r3, [r3, #16]
 800ad6c:	00db      	lsls	r3, r3, #3
 800ad6e:	4938      	ldr	r1, [pc, #224]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ad70:	4313      	orrs	r3, r2
 800ad72:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ad74:	e03a      	b.n	800adec <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	68db      	ldr	r3, [r3, #12]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d020      	beq.n	800adc0 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ad7e:	4b35      	ldr	r3, [pc, #212]	; (800ae54 <HAL_RCC_OscConfig+0x240>)
 800ad80:	2201      	movs	r2, #1
 800ad82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad84:	f7fb fca4 	bl	80066d0 <HAL_GetTick>
 800ad88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad8a:	e008      	b.n	800ad9e <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ad8c:	f7fb fca0 	bl	80066d0 <HAL_GetTick>
 800ad90:	4602      	mov	r2, r0
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	1ad3      	subs	r3, r2, r3
 800ad96:	2b02      	cmp	r3, #2
 800ad98:	d901      	bls.n	800ad9e <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800ad9a:	2303      	movs	r3, #3
 800ad9c:	e170      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad9e:	4b2c      	ldr	r3, [pc, #176]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f003 0302 	and.w	r3, r3, #2
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d0f0      	beq.n	800ad8c <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800adaa:	4b29      	ldr	r3, [pc, #164]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	691b      	ldr	r3, [r3, #16]
 800adb6:	00db      	lsls	r3, r3, #3
 800adb8:	4925      	ldr	r1, [pc, #148]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800adba:	4313      	orrs	r3, r2
 800adbc:	600b      	str	r3, [r1, #0]
 800adbe:	e015      	b.n	800adec <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800adc0:	4b24      	ldr	r3, [pc, #144]	; (800ae54 <HAL_RCC_OscConfig+0x240>)
 800adc2:	2200      	movs	r2, #0
 800adc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800adc6:	f7fb fc83 	bl	80066d0 <HAL_GetTick>
 800adca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800adcc:	e008      	b.n	800ade0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800adce:	f7fb fc7f 	bl	80066d0 <HAL_GetTick>
 800add2:	4602      	mov	r2, r0
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	1ad3      	subs	r3, r2, r3
 800add8:	2b02      	cmp	r3, #2
 800adda:	d901      	bls.n	800ade0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800addc:	2303      	movs	r3, #3
 800adde:	e14f      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ade0:	4b1b      	ldr	r3, [pc, #108]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f003 0302 	and.w	r3, r3, #2
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1f0      	bne.n	800adce <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f003 0308 	and.w	r3, r3, #8
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d037      	beq.n	800ae68 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	695b      	ldr	r3, [r3, #20]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d016      	beq.n	800ae2e <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ae00:	4b15      	ldr	r3, [pc, #84]	; (800ae58 <HAL_RCC_OscConfig+0x244>)
 800ae02:	2201      	movs	r2, #1
 800ae04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae06:	f7fb fc63 	bl	80066d0 <HAL_GetTick>
 800ae0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ae0c:	e008      	b.n	800ae20 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ae0e:	f7fb fc5f 	bl	80066d0 <HAL_GetTick>
 800ae12:	4602      	mov	r2, r0
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	1ad3      	subs	r3, r2, r3
 800ae18:	2b02      	cmp	r3, #2
 800ae1a:	d901      	bls.n	800ae20 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800ae1c:	2303      	movs	r3, #3
 800ae1e:	e12f      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ae20:	4b0b      	ldr	r3, [pc, #44]	; (800ae50 <HAL_RCC_OscConfig+0x23c>)
 800ae22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae24:	f003 0302 	and.w	r3, r3, #2
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d0f0      	beq.n	800ae0e <HAL_RCC_OscConfig+0x1fa>
 800ae2c:	e01c      	b.n	800ae68 <HAL_RCC_OscConfig+0x254>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ae2e:	4b0a      	ldr	r3, [pc, #40]	; (800ae58 <HAL_RCC_OscConfig+0x244>)
 800ae30:	2200      	movs	r2, #0
 800ae32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae34:	f7fb fc4c 	bl	80066d0 <HAL_GetTick>
 800ae38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ae3a:	e00f      	b.n	800ae5c <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ae3c:	f7fb fc48 	bl	80066d0 <HAL_GetTick>
 800ae40:	4602      	mov	r2, r0
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	1ad3      	subs	r3, r2, r3
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	d908      	bls.n	800ae5c <HAL_RCC_OscConfig+0x248>
        {
          return HAL_TIMEOUT;
 800ae4a:	2303      	movs	r3, #3
 800ae4c:	e118      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
 800ae4e:	bf00      	nop
 800ae50:	40023800 	.word	0x40023800
 800ae54:	42470000 	.word	0x42470000
 800ae58:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ae5c:	4b8a      	ldr	r3, [pc, #552]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800ae5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae60:	f003 0302 	and.w	r3, r3, #2
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d1e9      	bne.n	800ae3c <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f003 0304 	and.w	r3, r3, #4
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f000 8097 	beq.w	800afa4 <HAL_RCC_OscConfig+0x390>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ae76:	2300      	movs	r3, #0
 800ae78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ae7a:	4b83      	ldr	r3, [pc, #524]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800ae7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d10f      	bne.n	800aea6 <HAL_RCC_OscConfig+0x292>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae86:	2300      	movs	r3, #0
 800ae88:	60fb      	str	r3, [r7, #12]
 800ae8a:	4b7f      	ldr	r3, [pc, #508]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800ae8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae8e:	4a7e      	ldr	r2, [pc, #504]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800ae90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae94:	6413      	str	r3, [r2, #64]	; 0x40
 800ae96:	4b7c      	ldr	r3, [pc, #496]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800ae98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae9e:	60fb      	str	r3, [r7, #12]
 800aea0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800aea2:	2301      	movs	r3, #1
 800aea4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aea6:	4b79      	ldr	r3, [pc, #484]	; (800b08c <HAL_RCC_OscConfig+0x478>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d118      	bne.n	800aee4 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800aeb2:	4b76      	ldr	r3, [pc, #472]	; (800b08c <HAL_RCC_OscConfig+0x478>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4a75      	ldr	r2, [pc, #468]	; (800b08c <HAL_RCC_OscConfig+0x478>)
 800aeb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aebe:	f7fb fc07 	bl	80066d0 <HAL_GetTick>
 800aec2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aec4:	e008      	b.n	800aed8 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aec6:	f7fb fc03 	bl	80066d0 <HAL_GetTick>
 800aeca:	4602      	mov	r2, r0
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	1ad3      	subs	r3, r2, r3
 800aed0:	2b02      	cmp	r3, #2
 800aed2:	d901      	bls.n	800aed8 <HAL_RCC_OscConfig+0x2c4>
        {
          return HAL_TIMEOUT;
 800aed4:	2303      	movs	r3, #3
 800aed6:	e0d3      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aed8:	4b6c      	ldr	r3, [pc, #432]	; (800b08c <HAL_RCC_OscConfig+0x478>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d0f0      	beq.n	800aec6 <HAL_RCC_OscConfig+0x2b2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	689b      	ldr	r3, [r3, #8]
 800aee8:	2b01      	cmp	r3, #1
 800aeea:	d106      	bne.n	800aefa <HAL_RCC_OscConfig+0x2e6>
 800aeec:	4b66      	ldr	r3, [pc, #408]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800aeee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aef0:	4a65      	ldr	r2, [pc, #404]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800aef2:	f043 0301 	orr.w	r3, r3, #1
 800aef6:	6713      	str	r3, [r2, #112]	; 0x70
 800aef8:	e01c      	b.n	800af34 <HAL_RCC_OscConfig+0x320>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	689b      	ldr	r3, [r3, #8]
 800aefe:	2b05      	cmp	r3, #5
 800af00:	d10c      	bne.n	800af1c <HAL_RCC_OscConfig+0x308>
 800af02:	4b61      	ldr	r3, [pc, #388]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af06:	4a60      	ldr	r2, [pc, #384]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af08:	f043 0304 	orr.w	r3, r3, #4
 800af0c:	6713      	str	r3, [r2, #112]	; 0x70
 800af0e:	4b5e      	ldr	r3, [pc, #376]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af12:	4a5d      	ldr	r2, [pc, #372]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af14:	f043 0301 	orr.w	r3, r3, #1
 800af18:	6713      	str	r3, [r2, #112]	; 0x70
 800af1a:	e00b      	b.n	800af34 <HAL_RCC_OscConfig+0x320>
 800af1c:	4b5a      	ldr	r3, [pc, #360]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af20:	4a59      	ldr	r2, [pc, #356]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af22:	f023 0301 	bic.w	r3, r3, #1
 800af26:	6713      	str	r3, [r2, #112]	; 0x70
 800af28:	4b57      	ldr	r3, [pc, #348]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af2c:	4a56      	ldr	r2, [pc, #344]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af2e:	f023 0304 	bic.w	r3, r3, #4
 800af32:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d015      	beq.n	800af68 <HAL_RCC_OscConfig+0x354>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af3c:	f7fb fbc8 	bl	80066d0 <HAL_GetTick>
 800af40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af42:	e00a      	b.n	800af5a <HAL_RCC_OscConfig+0x346>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800af44:	f7fb fbc4 	bl	80066d0 <HAL_GetTick>
 800af48:	4602      	mov	r2, r0
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	1ad3      	subs	r3, r2, r3
 800af4e:	f241 3288 	movw	r2, #5000	; 0x1388
 800af52:	4293      	cmp	r3, r2
 800af54:	d901      	bls.n	800af5a <HAL_RCC_OscConfig+0x346>
        {
          return HAL_TIMEOUT;
 800af56:	2303      	movs	r3, #3
 800af58:	e092      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af5a:	4b4b      	ldr	r3, [pc, #300]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af5e:	f003 0302 	and.w	r3, r3, #2
 800af62:	2b00      	cmp	r3, #0
 800af64:	d0ee      	beq.n	800af44 <HAL_RCC_OscConfig+0x330>
 800af66:	e014      	b.n	800af92 <HAL_RCC_OscConfig+0x37e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af68:	f7fb fbb2 	bl	80066d0 <HAL_GetTick>
 800af6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af6e:	e00a      	b.n	800af86 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800af70:	f7fb fbae 	bl	80066d0 <HAL_GetTick>
 800af74:	4602      	mov	r2, r0
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	f241 3288 	movw	r2, #5000	; 0x1388
 800af7e:	4293      	cmp	r3, r2
 800af80:	d901      	bls.n	800af86 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 800af82:	2303      	movs	r3, #3
 800af84:	e07c      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af86:	4b40      	ldr	r3, [pc, #256]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af8a:	f003 0302 	and.w	r3, r3, #2
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1ee      	bne.n	800af70 <HAL_RCC_OscConfig+0x35c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800af92:	7dfb      	ldrb	r3, [r7, #23]
 800af94:	2b01      	cmp	r3, #1
 800af96:	d105      	bne.n	800afa4 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800af98:	4b3b      	ldr	r3, [pc, #236]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af9c:	4a3a      	ldr	r2, [pc, #232]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800af9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800afa2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	699b      	ldr	r3, [r3, #24]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d068      	beq.n	800b07e <HAL_RCC_OscConfig+0x46a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800afac:	4b36      	ldr	r3, [pc, #216]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800afae:	689b      	ldr	r3, [r3, #8]
 800afb0:	f003 030c 	and.w	r3, r3, #12
 800afb4:	2b08      	cmp	r3, #8
 800afb6:	d060      	beq.n	800b07a <HAL_RCC_OscConfig+0x466>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	699b      	ldr	r3, [r3, #24]
 800afbc:	2b02      	cmp	r3, #2
 800afbe:	d145      	bne.n	800b04c <HAL_RCC_OscConfig+0x438>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800afc0:	4b33      	ldr	r3, [pc, #204]	; (800b090 <HAL_RCC_OscConfig+0x47c>)
 800afc2:	2200      	movs	r2, #0
 800afc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afc6:	f7fb fb83 	bl	80066d0 <HAL_GetTick>
 800afca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800afcc:	e008      	b.n	800afe0 <HAL_RCC_OscConfig+0x3cc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800afce:	f7fb fb7f 	bl	80066d0 <HAL_GetTick>
 800afd2:	4602      	mov	r2, r0
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	1ad3      	subs	r3, r2, r3
 800afd8:	2b02      	cmp	r3, #2
 800afda:	d901      	bls.n	800afe0 <HAL_RCC_OscConfig+0x3cc>
          {
            return HAL_TIMEOUT;
 800afdc:	2303      	movs	r3, #3
 800afde:	e04f      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800afe0:	4b29      	ldr	r3, [pc, #164]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d1f0      	bne.n	800afce <HAL_RCC_OscConfig+0x3ba>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	69da      	ldr	r2, [r3, #28]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6a1b      	ldr	r3, [r3, #32]
 800aff4:	431a      	orrs	r2, r3
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800affa:	019b      	lsls	r3, r3, #6
 800affc:	431a      	orrs	r2, r3
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b002:	085b      	lsrs	r3, r3, #1
 800b004:	3b01      	subs	r3, #1
 800b006:	041b      	lsls	r3, r3, #16
 800b008:	431a      	orrs	r2, r3
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b00e:	061b      	lsls	r3, r3, #24
 800b010:	431a      	orrs	r2, r3
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b016:	071b      	lsls	r3, r3, #28
 800b018:	491b      	ldr	r1, [pc, #108]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800b01a:	4313      	orrs	r3, r2
 800b01c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b01e:	4b1c      	ldr	r3, [pc, #112]	; (800b090 <HAL_RCC_OscConfig+0x47c>)
 800b020:	2201      	movs	r2, #1
 800b022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b024:	f7fb fb54 	bl	80066d0 <HAL_GetTick>
 800b028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b02a:	e008      	b.n	800b03e <HAL_RCC_OscConfig+0x42a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b02c:	f7fb fb50 	bl	80066d0 <HAL_GetTick>
 800b030:	4602      	mov	r2, r0
 800b032:	693b      	ldr	r3, [r7, #16]
 800b034:	1ad3      	subs	r3, r2, r3
 800b036:	2b02      	cmp	r3, #2
 800b038:	d901      	bls.n	800b03e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b03a:	2303      	movs	r3, #3
 800b03c:	e020      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b03e:	4b12      	ldr	r3, [pc, #72]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b046:	2b00      	cmp	r3, #0
 800b048:	d0f0      	beq.n	800b02c <HAL_RCC_OscConfig+0x418>
 800b04a:	e018      	b.n	800b07e <HAL_RCC_OscConfig+0x46a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b04c:	4b10      	ldr	r3, [pc, #64]	; (800b090 <HAL_RCC_OscConfig+0x47c>)
 800b04e:	2200      	movs	r2, #0
 800b050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b052:	f7fb fb3d 	bl	80066d0 <HAL_GetTick>
 800b056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b058:	e008      	b.n	800b06c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b05a:	f7fb fb39 	bl	80066d0 <HAL_GetTick>
 800b05e:	4602      	mov	r2, r0
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	1ad3      	subs	r3, r2, r3
 800b064:	2b02      	cmp	r3, #2
 800b066:	d901      	bls.n	800b06c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800b068:	2303      	movs	r3, #3
 800b06a:	e009      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b06c:	4b06      	ldr	r3, [pc, #24]	; (800b088 <HAL_RCC_OscConfig+0x474>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b074:	2b00      	cmp	r3, #0
 800b076:	d1f0      	bne.n	800b05a <HAL_RCC_OscConfig+0x446>
 800b078:	e001      	b.n	800b07e <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800b07a:	2301      	movs	r3, #1
 800b07c:	e000      	b.n	800b080 <HAL_RCC_OscConfig+0x46c>
    }
  }
  return HAL_OK;
 800b07e:	2300      	movs	r3, #0
}
 800b080:	4618      	mov	r0, r3
 800b082:	3718      	adds	r7, #24
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}
 800b088:	40023800 	.word	0x40023800
 800b08c:	40007000 	.word	0x40007000
 800b090:	42470060 	.word	0x42470060

0800b094 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b086      	sub	sp, #24
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	4613      	mov	r3, r2
 800b0a0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0a8:	b2db      	uxtb	r3, r3
 800b0aa:	2b20      	cmp	r3, #32
 800b0ac:	d153      	bne.n	800b156 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d002      	beq.n	800b0ba <HAL_UART_Transmit_DMA+0x26>
 800b0b4:	88fb      	ldrh	r3, [r7, #6]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d101      	bne.n	800b0be <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	e04c      	b.n	800b158 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d101      	bne.n	800b0cc <HAL_UART_Transmit_DMA+0x38>
 800b0c8:	2302      	movs	r3, #2
 800b0ca:	e045      	b.n	800b158 <HAL_UART_Transmit_DMA+0xc4>
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800b0d4:	68ba      	ldr	r2, [r7, #8]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	88fa      	ldrh	r2, [r7, #6]
 800b0de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	88fa      	ldrh	r2, [r7, #6]
 800b0e4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2221      	movs	r2, #33	; 0x21
 800b0f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0f8:	4a19      	ldr	r2, [pc, #100]	; (800b160 <HAL_UART_Transmit_DMA+0xcc>)
 800b0fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b100:	4a18      	ldr	r2, [pc, #96]	; (800b164 <HAL_UART_Transmit_DMA+0xd0>)
 800b102:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b108:	4a17      	ldr	r2, [pc, #92]	; (800b168 <HAL_UART_Transmit_DMA+0xd4>)
 800b10a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b110:	2200      	movs	r2, #0
 800b112:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800b114:	f107 0308 	add.w	r3, r7, #8
 800b118:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	6819      	ldr	r1, [r3, #0]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	3304      	adds	r3, #4
 800b128:	461a      	mov	r2, r3
 800b12a:	88fb      	ldrh	r3, [r7, #6]
 800b12c:	f7fc fe7a 	bl	8007e24 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b138:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	2200      	movs	r2, #0
 800b13e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	695a      	ldr	r2, [r3, #20]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b150:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b152:	2300      	movs	r3, #0
 800b154:	e000      	b.n	800b158 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800b156:	2302      	movs	r3, #2
  }
}
 800b158:	4618      	mov	r0, r3
 800b15a:	3718      	adds	r7, #24
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}
 800b160:	0800b54d 	.word	0x0800b54d
 800b164:	0800b59f 	.word	0x0800b59f
 800b168:	0800b63f 	.word	0x0800b63f

0800b16c <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af00      	add	r7, sp, #0
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	60b9      	str	r1, [r7, #8]
 800b176:	4613      	mov	r3, r2
 800b178:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b180:	b2db      	uxtb	r3, r3
 800b182:	2b20      	cmp	r3, #32
 800b184:	d166      	bne.n	800b254 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d002      	beq.n	800b192 <HAL_UART_Receive_DMA+0x26>
 800b18c:	88fb      	ldrh	r3, [r7, #6]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d101      	bne.n	800b196 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b192:	2301      	movs	r3, #1
 800b194:	e05f      	b.n	800b256 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d101      	bne.n	800b1a4 <HAL_UART_Receive_DMA+0x38>
 800b1a0:	2302      	movs	r3, #2
 800b1a2:	e058      	b.n	800b256 <HAL_UART_Receive_DMA+0xea>
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800b1ac:	68ba      	ldr	r2, [r7, #8]
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	88fa      	ldrh	r2, [r7, #6]
 800b1b6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2222      	movs	r2, #34	; 0x22
 800b1c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1ca:	4a25      	ldr	r2, [pc, #148]	; (800b260 <HAL_UART_Receive_DMA+0xf4>)
 800b1cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1d2:	4a24      	ldr	r2, [pc, #144]	; (800b264 <HAL_UART_Receive_DMA+0xf8>)
 800b1d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1da:	4a23      	ldr	r2, [pc, #140]	; (800b268 <HAL_UART_Receive_DMA+0xfc>)
 800b1dc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800b1e6:	f107 0308 	add.w	r3, r7, #8
 800b1ea:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	3304      	adds	r3, #4
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	681a      	ldr	r2, [r3, #0]
 800b1fc:	88fb      	ldrh	r3, [r7, #6]
 800b1fe:	f7fc fe11 	bl	8007e24 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800b202:	2300      	movs	r3, #0
 800b204:	613b      	str	r3, [r7, #16]
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	613b      	str	r3, [r7, #16]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	613b      	str	r3, [r7, #16]
 800b216:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	2200      	movs	r2, #0
 800b21c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	68da      	ldr	r2, [r3, #12]
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b22e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	695a      	ldr	r2, [r3, #20]
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f042 0201 	orr.w	r2, r2, #1
 800b23e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	695a      	ldr	r2, [r3, #20]
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b24e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b250:	2300      	movs	r3, #0
 800b252:	e000      	b.n	800b256 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b254:	2302      	movs	r3, #2
  }
}
 800b256:	4618      	mov	r0, r3
 800b258:	3718      	adds	r7, #24
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	bf00      	nop
 800b260:	0800b5bb 	.word	0x0800b5bb
 800b264:	0800b623 	.word	0x0800b623
 800b268:	0800b63f 	.word	0x0800b63f

0800b26c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	68da      	ldr	r2, [r3, #12]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b282:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	695a      	ldr	r2, [r3, #20]
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f022 0201 	bic.w	r2, r2, #1
 800b292:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	695b      	ldr	r3, [r3, #20]
 800b29a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b29e:	2b40      	cmp	r3, #64	; 0x40
 800b2a0:	d12a      	bne.n	800b2f8 <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	695a      	ldr	r2, [r3, #20]
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b2b0:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d013      	beq.n	800b2e2 <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2be:	4a16      	ldr	r2, [pc, #88]	; (800b318 <HAL_UART_AbortReceive_IT+0xac>)
 800b2c0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fc fe0c 	bl	8007ee4 <HAL_DMA_Abort_IT>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d01c      	beq.n	800b30c <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b2dc:	4610      	mov	r0, r2
 800b2de:	4798      	blx	r3
 800b2e0:	e014      	b.n	800b30c <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2220      	movs	r2, #32
 800b2ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f7f9 fc23 	bl	8004b3c <HAL_UART_AbortReceiveCpltCallback>
 800b2f6:	e009      	b.n	800b30c <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2220      	movs	r2, #32
 800b302:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f7f9 fc18 	bl	8004b3c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800b30c:	2300      	movs	r3, #0
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3708      	adds	r7, #8
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	0800b763 	.word	0x0800b763

0800b31c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b088      	sub	sp, #32
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	68db      	ldr	r3, [r3, #12]
 800b332:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	695b      	ldr	r3, [r3, #20]
 800b33a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b33c:	2300      	movs	r3, #0
 800b33e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b340:	2300      	movs	r3, #0
 800b342:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b344:	69fb      	ldr	r3, [r7, #28]
 800b346:	f003 030f 	and.w	r3, r3, #15
 800b34a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d10d      	bne.n	800b36e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b352:	69fb      	ldr	r3, [r7, #28]
 800b354:	f003 0320 	and.w	r3, r3, #32
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d008      	beq.n	800b36e <HAL_UART_IRQHandler+0x52>
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	f003 0320 	and.w	r3, r3, #32
 800b362:	2b00      	cmp	r3, #0
 800b364:	d003      	beq.n	800b36e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f000 fa7e 	bl	800b868 <UART_Receive_IT>
      return;
 800b36c:	e0cb      	b.n	800b506 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	2b00      	cmp	r3, #0
 800b372:	f000 80ab 	beq.w	800b4cc <HAL_UART_IRQHandler+0x1b0>
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	f003 0301 	and.w	r3, r3, #1
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d105      	bne.n	800b38c <HAL_UART_IRQHandler+0x70>
 800b380:	69bb      	ldr	r3, [r7, #24]
 800b382:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b386:	2b00      	cmp	r3, #0
 800b388:	f000 80a0 	beq.w	800b4cc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b38c:	69fb      	ldr	r3, [r7, #28]
 800b38e:	f003 0301 	and.w	r3, r3, #1
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00a      	beq.n	800b3ac <HAL_UART_IRQHandler+0x90>
 800b396:	69bb      	ldr	r3, [r7, #24]
 800b398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d005      	beq.n	800b3ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3a4:	f043 0201 	orr.w	r2, r3, #1
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b3ac:	69fb      	ldr	r3, [r7, #28]
 800b3ae:	f003 0304 	and.w	r3, r3, #4
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d00a      	beq.n	800b3cc <HAL_UART_IRQHandler+0xb0>
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	f003 0301 	and.w	r3, r3, #1
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d005      	beq.n	800b3cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3c4:	f043 0202 	orr.w	r2, r3, #2
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	f003 0302 	and.w	r3, r3, #2
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d00a      	beq.n	800b3ec <HAL_UART_IRQHandler+0xd0>
 800b3d6:	697b      	ldr	r3, [r7, #20]
 800b3d8:	f003 0301 	and.w	r3, r3, #1
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d005      	beq.n	800b3ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3e4:	f043 0204 	orr.w	r2, r3, #4
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b3ec:	69fb      	ldr	r3, [r7, #28]
 800b3ee:	f003 0308 	and.w	r3, r3, #8
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d00a      	beq.n	800b40c <HAL_UART_IRQHandler+0xf0>
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	f003 0301 	and.w	r3, r3, #1
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d005      	beq.n	800b40c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b404:	f043 0208 	orr.w	r2, r3, #8
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b410:	2b00      	cmp	r3, #0
 800b412:	d077      	beq.n	800b504 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b414:	69fb      	ldr	r3, [r7, #28]
 800b416:	f003 0320 	and.w	r3, r3, #32
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d007      	beq.n	800b42e <HAL_UART_IRQHandler+0x112>
 800b41e:	69bb      	ldr	r3, [r7, #24]
 800b420:	f003 0320 	and.w	r3, r3, #32
 800b424:	2b00      	cmp	r3, #0
 800b426:	d002      	beq.n	800b42e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 fa1d 	bl	800b868 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	695b      	ldr	r3, [r3, #20]
 800b434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b438:	2b40      	cmp	r3, #64	; 0x40
 800b43a:	bf0c      	ite	eq
 800b43c:	2301      	moveq	r3, #1
 800b43e:	2300      	movne	r3, #0
 800b440:	b2db      	uxtb	r3, r3
 800b442:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b448:	f003 0308 	and.w	r3, r3, #8
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d102      	bne.n	800b456 <HAL_UART_IRQHandler+0x13a>
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d031      	beq.n	800b4ba <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 f951 	bl	800b6fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	695b      	ldr	r3, [r3, #20]
 800b462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b466:	2b40      	cmp	r3, #64	; 0x40
 800b468:	d123      	bne.n	800b4b2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	695a      	ldr	r2, [r3, #20]
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b478:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d013      	beq.n	800b4aa <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b486:	4a21      	ldr	r2, [pc, #132]	; (800b50c <HAL_UART_IRQHandler+0x1f0>)
 800b488:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b48e:	4618      	mov	r0, r3
 800b490:	f7fc fd28 	bl	8007ee4 <HAL_DMA_Abort_IT>
 800b494:	4603      	mov	r3, r0
 800b496:	2b00      	cmp	r3, #0
 800b498:	d016      	beq.n	800b4c8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b49e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b4a4:	4610      	mov	r0, r2
 800b4a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4a8:	e00e      	b.n	800b4c8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f000 f844 	bl	800b538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4b0:	e00a      	b.n	800b4c8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 f840 	bl	800b538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4b8:	e006      	b.n	800b4c8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b4ba:	6878      	ldr	r0, [r7, #4]
 800b4bc:	f000 f83c 	bl	800b538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b4c6:	e01d      	b.n	800b504 <HAL_UART_IRQHandler+0x1e8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4c8:	bf00      	nop
    return;
 800b4ca:	e01b      	b.n	800b504 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d008      	beq.n	800b4e8 <HAL_UART_IRQHandler+0x1cc>
 800b4d6:	69bb      	ldr	r3, [r7, #24]
 800b4d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d003      	beq.n	800b4e8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f000 f953 	bl	800b78c <UART_Transmit_IT>
    return;
 800b4e6:	e00e      	b.n	800b506 <HAL_UART_IRQHandler+0x1ea>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b4e8:	69fb      	ldr	r3, [r7, #28]
 800b4ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d009      	beq.n	800b506 <HAL_UART_IRQHandler+0x1ea>
 800b4f2:	69bb      	ldr	r3, [r7, #24]
 800b4f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d004      	beq.n	800b506 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f000 f99b 	bl	800b838 <UART_EndTransmit_IT>
    return;
 800b502:	e000      	b.n	800b506 <HAL_UART_IRQHandler+0x1ea>
    return;
 800b504:	bf00      	nop
  }
}
 800b506:	3720      	adds	r7, #32
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}
 800b50c:	0800b73b 	.word	0x0800b73b

0800b510 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b510:	b480      	push	{r7}
 800b512:	b083      	sub	sp, #12
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b518:	bf00      	nop
 800b51a:	370c      	adds	r7, #12
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr

0800b524 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b52c:	bf00      	nop
 800b52e:	370c      	adds	r7, #12
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr

0800b538 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b538:	b480      	push	{r7}
 800b53a:	b083      	sub	sp, #12
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b540:	bf00      	nop
 800b542:	370c      	adds	r7, #12
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr

0800b54c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b084      	sub	sp, #16
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b558:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b564:	2b00      	cmp	r3, #0
 800b566:	d113      	bne.n	800b590 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	2200      	movs	r2, #0
 800b56c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	695a      	ldr	r2, [r3, #20]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b57c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	68da      	ldr	r2, [r3, #12]
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b58c:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b58e:	e002      	b.n	800b596 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800b590:	68f8      	ldr	r0, [r7, #12]
 800b592:	f7f9 f9ab 	bl	80048ec <HAL_UART_TxCpltCallback>
}
 800b596:	bf00      	nop
 800b598:	3710      	adds	r7, #16
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}

0800b59e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b59e:	b580      	push	{r7, lr}
 800b5a0:	b084      	sub	sp, #16
 800b5a2:	af00      	add	r7, sp, #0
 800b5a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5aa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b5ac:	68f8      	ldr	r0, [r7, #12]
 800b5ae:	f7ff ffaf 	bl	800b510 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5b2:	bf00      	nop
 800b5b4:	3710      	adds	r7, #16
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}

0800b5ba <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b5ba:	b580      	push	{r7, lr}
 800b5bc:	b084      	sub	sp, #16
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5c6:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d11e      	bne.n	800b614 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	68da      	ldr	r2, [r3, #12]
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b5ea:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	695a      	ldr	r2, [r3, #20]
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f022 0201 	bic.w	r2, r2, #1
 800b5fa:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	695a      	ldr	r2, [r3, #20]
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b60a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	2220      	movs	r2, #32
 800b610:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800b614:	68f8      	ldr	r0, [r7, #12]
 800b616:	f7f9 f9eb 	bl	80049f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b61a:	bf00      	nop
 800b61c:	3710      	adds	r7, #16
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}

0800b622 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b622:	b580      	push	{r7, lr}
 800b624:	b084      	sub	sp, #16
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b62e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800b630:	68f8      	ldr	r0, [r7, #12]
 800b632:	f7ff ff77 	bl	800b524 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b636:	bf00      	nop
 800b638:	3710      	adds	r7, #16
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}

0800b63e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b63e:	b580      	push	{r7, lr}
 800b640:	b084      	sub	sp, #16
 800b642:	af00      	add	r7, sp, #0
 800b644:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b646:	2300      	movs	r3, #0
 800b648:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b64e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	695b      	ldr	r3, [r3, #20]
 800b656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b65a:	2b80      	cmp	r3, #128	; 0x80
 800b65c:	bf0c      	ite	eq
 800b65e:	2301      	moveq	r3, #1
 800b660:	2300      	movne	r3, #0
 800b662:	b2db      	uxtb	r3, r3
 800b664:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b66c:	b2db      	uxtb	r3, r3
 800b66e:	2b21      	cmp	r3, #33	; 0x21
 800b670:	d108      	bne.n	800b684 <UART_DMAError+0x46>
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d005      	beq.n	800b684 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	2200      	movs	r2, #0
 800b67c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b67e:	68b8      	ldr	r0, [r7, #8]
 800b680:	f000 f827 	bl	800b6d2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	695b      	ldr	r3, [r3, #20]
 800b68a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b68e:	2b40      	cmp	r3, #64	; 0x40
 800b690:	bf0c      	ite	eq
 800b692:	2301      	moveq	r3, #1
 800b694:	2300      	movne	r3, #0
 800b696:	b2db      	uxtb	r3, r3
 800b698:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b6a0:	b2db      	uxtb	r3, r3
 800b6a2:	2b22      	cmp	r3, #34	; 0x22
 800b6a4:	d108      	bne.n	800b6b8 <UART_DMAError+0x7a>
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d005      	beq.n	800b6b8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b6b2:	68b8      	ldr	r0, [r7, #8]
 800b6b4:	f000 f823 	bl	800b6fe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6bc:	f043 0210 	orr.w	r2, r3, #16
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6c4:	68b8      	ldr	r0, [r7, #8]
 800b6c6:	f7ff ff37 	bl	800b538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6ca:	bf00      	nop
 800b6cc:	3710      	adds	r7, #16
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b6d2:	b480      	push	{r7}
 800b6d4:	b083      	sub	sp, #12
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	68da      	ldr	r2, [r3, #12]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b6e8:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2220      	movs	r2, #32
 800b6ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b6f2:	bf00      	nop
 800b6f4:	370c      	adds	r7, #12
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fc:	4770      	bx	lr

0800b6fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b6fe:	b480      	push	{r7}
 800b700:	b083      	sub	sp, #12
 800b702:	af00      	add	r7, sp, #0
 800b704:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	68da      	ldr	r2, [r3, #12]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b714:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	695a      	ldr	r2, [r3, #20]
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f022 0201 	bic.w	r2, r2, #1
 800b724:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2220      	movs	r2, #32
 800b72a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b72e:	bf00      	nop
 800b730:	370c      	adds	r7, #12
 800b732:	46bd      	mov	sp, r7
 800b734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b738:	4770      	bx	lr

0800b73a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b73a:	b580      	push	{r7, lr}
 800b73c:	b084      	sub	sp, #16
 800b73e:	af00      	add	r7, sp, #0
 800b740:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b746:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2200      	movs	r2, #0
 800b752:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b754:	68f8      	ldr	r0, [r7, #12]
 800b756:	f7ff feef 	bl	800b538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b75a:	bf00      	nop
 800b75c:	3710      	adds	r7, #16
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}

0800b762 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800b762:	b580      	push	{r7, lr}
 800b764:	b084      	sub	sp, #16
 800b766:	af00      	add	r7, sp, #0
 800b768:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b76e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2200      	movs	r2, #0
 800b774:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	2220      	movs	r2, #32
 800b77a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800b77e:	68f8      	ldr	r0, [r7, #12]
 800b780:	f7f9 f9dc 	bl	8004b3c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b784:	bf00      	nop
 800b786:	3710      	adds	r7, #16
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b085      	sub	sp, #20
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b79a:	b2db      	uxtb	r3, r3
 800b79c:	2b21      	cmp	r3, #33	; 0x21
 800b79e:	d144      	bne.n	800b82a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7a8:	d11a      	bne.n	800b7e0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6a1b      	ldr	r3, [r3, #32]
 800b7ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	881b      	ldrh	r3, [r3, #0]
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b7be:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	691b      	ldr	r3, [r3, #16]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d105      	bne.n	800b7d4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6a1b      	ldr	r3, [r3, #32]
 800b7cc:	1c9a      	adds	r2, r3, #2
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	621a      	str	r2, [r3, #32]
 800b7d2:	e00e      	b.n	800b7f2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	6a1b      	ldr	r3, [r3, #32]
 800b7d8:	1c5a      	adds	r2, r3, #1
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	621a      	str	r2, [r3, #32]
 800b7de:	e008      	b.n	800b7f2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	6a1b      	ldr	r3, [r3, #32]
 800b7e4:	1c59      	adds	r1, r3, #1
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	6211      	str	r1, [r2, #32]
 800b7ea:	781a      	ldrb	r2, [r3, #0]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b7f6:	b29b      	uxth	r3, r3
 800b7f8:	3b01      	subs	r3, #1
 800b7fa:	b29b      	uxth	r3, r3
 800b7fc:	687a      	ldr	r2, [r7, #4]
 800b7fe:	4619      	mov	r1, r3
 800b800:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b802:	2b00      	cmp	r3, #0
 800b804:	d10f      	bne.n	800b826 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	68da      	ldr	r2, [r3, #12]
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b814:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	68da      	ldr	r2, [r3, #12]
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b824:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b826:	2300      	movs	r3, #0
 800b828:	e000      	b.n	800b82c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b82a:	2302      	movs	r3, #2
  }
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3714      	adds	r7, #20
 800b830:	46bd      	mov	sp, r7
 800b832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b836:	4770      	bx	lr

0800b838 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b082      	sub	sp, #8
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68da      	ldr	r2, [r3, #12]
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b84e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2220      	movs	r2, #32
 800b854:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f7f9 f847 	bl	80048ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b85e:	2300      	movs	r3, #0
}
 800b860:	4618      	mov	r0, r3
 800b862:	3708      	adds	r7, #8
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}

0800b868 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b084      	sub	sp, #16
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b876:	b2db      	uxtb	r3, r3
 800b878:	2b22      	cmp	r3, #34	; 0x22
 800b87a:	d171      	bne.n	800b960 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	689b      	ldr	r3, [r3, #8]
 800b880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b884:	d123      	bne.n	800b8ce <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b88a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	691b      	ldr	r3, [r3, #16]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d10e      	bne.n	800b8b2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	685b      	ldr	r3, [r3, #4]
 800b89a:	b29b      	uxth	r3, r3
 800b89c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8a0:	b29a      	uxth	r2, r3
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8aa:	1c9a      	adds	r2, r3, #2
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	629a      	str	r2, [r3, #40]	; 0x28
 800b8b0:	e029      	b.n	800b906 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	b29b      	uxth	r3, r3
 800b8ba:	b2db      	uxtb	r3, r3
 800b8bc:	b29a      	uxth	r2, r3
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8c6:	1c5a      	adds	r2, r3, #1
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	629a      	str	r2, [r3, #40]	; 0x28
 800b8cc:	e01b      	b.n	800b906 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	691b      	ldr	r3, [r3, #16]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d10a      	bne.n	800b8ec <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	6858      	ldr	r0, [r3, #4]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8e0:	1c59      	adds	r1, r3, #1
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	6291      	str	r1, [r2, #40]	; 0x28
 800b8e6:	b2c2      	uxtb	r2, r0
 800b8e8:	701a      	strb	r2, [r3, #0]
 800b8ea:	e00c      	b.n	800b906 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	b2da      	uxtb	r2, r3
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f8:	1c58      	adds	r0, r3, #1
 800b8fa:	6879      	ldr	r1, [r7, #4]
 800b8fc:	6288      	str	r0, [r1, #40]	; 0x28
 800b8fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b902:	b2d2      	uxtb	r2, r2
 800b904:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b90a:	b29b      	uxth	r3, r3
 800b90c:	3b01      	subs	r3, #1
 800b90e:	b29b      	uxth	r3, r3
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	4619      	mov	r1, r3
 800b914:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b916:	2b00      	cmp	r3, #0
 800b918:	d120      	bne.n	800b95c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	68da      	ldr	r2, [r3, #12]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f022 0220 	bic.w	r2, r2, #32
 800b928:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	68da      	ldr	r2, [r3, #12]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b938:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	695a      	ldr	r2, [r3, #20]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	f022 0201 	bic.w	r2, r2, #1
 800b948:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2220      	movs	r2, #32
 800b94e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f7f9 f84c 	bl	80049f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b958:	2300      	movs	r3, #0
 800b95a:	e002      	b.n	800b962 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b95c:	2300      	movs	r3, #0
 800b95e:	e000      	b.n	800b962 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b960:	2302      	movs	r3, #2
  }
}
 800b962:	4618      	mov	r0, r3
 800b964:	3710      	adds	r7, #16
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}
	...

0800b96c <__libc_init_array>:
 800b96c:	b570      	push	{r4, r5, r6, lr}
 800b96e:	4d0d      	ldr	r5, [pc, #52]	; (800b9a4 <__libc_init_array+0x38>)
 800b970:	4c0d      	ldr	r4, [pc, #52]	; (800b9a8 <__libc_init_array+0x3c>)
 800b972:	1b64      	subs	r4, r4, r5
 800b974:	10a4      	asrs	r4, r4, #2
 800b976:	2600      	movs	r6, #0
 800b978:	42a6      	cmp	r6, r4
 800b97a:	d109      	bne.n	800b990 <__libc_init_array+0x24>
 800b97c:	4d0b      	ldr	r5, [pc, #44]	; (800b9ac <__libc_init_array+0x40>)
 800b97e:	4c0c      	ldr	r4, [pc, #48]	; (800b9b0 <__libc_init_array+0x44>)
 800b980:	f000 f82e 	bl	800b9e0 <_init>
 800b984:	1b64      	subs	r4, r4, r5
 800b986:	10a4      	asrs	r4, r4, #2
 800b988:	2600      	movs	r6, #0
 800b98a:	42a6      	cmp	r6, r4
 800b98c:	d105      	bne.n	800b99a <__libc_init_array+0x2e>
 800b98e:	bd70      	pop	{r4, r5, r6, pc}
 800b990:	f855 3b04 	ldr.w	r3, [r5], #4
 800b994:	4798      	blx	r3
 800b996:	3601      	adds	r6, #1
 800b998:	e7ee      	b.n	800b978 <__libc_init_array+0xc>
 800b99a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b99e:	4798      	blx	r3
 800b9a0:	3601      	adds	r6, #1
 800b9a2:	e7f2      	b.n	800b98a <__libc_init_array+0x1e>
 800b9a4:	0800d894 	.word	0x0800d894
 800b9a8:	0800d894 	.word	0x0800d894
 800b9ac:	0800d894 	.word	0x0800d894
 800b9b0:	0800d898 	.word	0x0800d898

0800b9b4 <memcpy>:
 800b9b4:	440a      	add	r2, r1
 800b9b6:	4291      	cmp	r1, r2
 800b9b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9bc:	d100      	bne.n	800b9c0 <memcpy+0xc>
 800b9be:	4770      	bx	lr
 800b9c0:	b510      	push	{r4, lr}
 800b9c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9ca:	4291      	cmp	r1, r2
 800b9cc:	d1f9      	bne.n	800b9c2 <memcpy+0xe>
 800b9ce:	bd10      	pop	{r4, pc}

0800b9d0 <memset>:
 800b9d0:	4402      	add	r2, r0
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	d100      	bne.n	800b9da <memset+0xa>
 800b9d8:	4770      	bx	lr
 800b9da:	f803 1b01 	strb.w	r1, [r3], #1
 800b9de:	e7f9      	b.n	800b9d4 <memset+0x4>

0800b9e0 <_init>:
 800b9e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9e2:	bf00      	nop
 800b9e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9e6:	bc08      	pop	{r3}
 800b9e8:	469e      	mov	lr, r3
 800b9ea:	4770      	bx	lr

0800b9ec <_fini>:
 800b9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ee:	bf00      	nop
 800b9f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9f2:	bc08      	pop	{r3}
 800b9f4:	469e      	mov	lr, r3
 800b9f6:	4770      	bx	lr
