*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f ./sim/filelist_sim.f
        /home/gift/workplace/CourseDigitalIC/homework/ch6-7/AHBSram/src/sram.v
        /home/gift/workplace/CourseDigitalIC/homework/ch6-7/AHBSram/src/top.v
        /home/gift/workplace/CourseDigitalIC/homework/ch6-7/AHBSram/sim/tb_ahbsram.v

Highest level modules:
tb_ahbsram

Total	0 error(s),   0 warning(s)
