Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 27c24bec4d55472c96ce9950807f9156 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ClockInverter_behav xil_defaultlib.ClockInverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clockinverter
Built simulation snapshot ClockInverter_behav
