#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec  3 22:08:24 2023
# Process ID: 7308
# Current directory: /home/antonina/Desktop/hiwi2324
# Command line: vivado
# Log file: /home/antonina/Desktop/hiwi2324/vivado.log
# Journal file: /home/antonina/Desktop/hiwi2324/vivado.jou
# Running On: antonina-PC, OS: Linux, CPU Frequency: 1918.990 MHz, CPU Physical cores: 16, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
open_project /home/antonina/Desktop/hiwi2324/project_log/project_log.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/antonina/Desktop/hiwi2324/project_log/project_log.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6603.121 ; gain = 265.773 ; free physical = 24088 ; free virtual = 30834
set_property file_type {VHDL 2008} [get_files  /home/antonina/Desktop/hiwi2324/project_log/project_log.srcs/sim_1/new/tb_log2.vhd]
close_project
open_project /home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd]
set_property file_type {VHDL 2008} [get_files  /home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_log2_behav -key {Behavioral:sim_1:Functional:tb_log2} -tclbatch {tb_log2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_log2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_log2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6953.250 ; gain = 62.172 ; free physical = 21879 ; free virtual = 28658
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6954.250 ; gain = 0.000 ; free physical = 21876 ; free virtual = 28656
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
ERROR: [VRFC 10-3167] cannot convert type ' universal_integer' to type 'unsigned' [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:82]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:47]
INFO: [VRFC 10-8704] VHDL file '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.148 ; gain = 39.012 ; free physical = 21902 ; free virtual = 28682
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7015.156 ; gain = 4.996 ; free physical = 21892 ; free virtual = 28673
run 1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7033.164 ; gain = 8.004 ; free physical = 21889 ; free virtual = 28670
add_bp {/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd} 98
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 98
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 100
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
ERROR: [VRFC 10-3800] use := to assign to variable 'x_input' [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:75]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:47]
INFO: [VRFC 10-8704] VHDL file '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 98 in file '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7066.180 ; gain = 24.008 ; free physical = 21886 ; free virtual = 28667
add_bp {/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd} 99
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 99
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 101
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 102
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 103
step
Stopped at time : 110 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 110 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 111
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 112
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 113
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 99
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7068.180 ; gain = 0.000 ; free physical = 21873 ; free virtual = 28653
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 101
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 102
step
Stopped at time : 105 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 103
step
Stopped at time : 110 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 110 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 111
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 112
step
Stopped at time : 115 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 113
step
Stopped at time : 120 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 120 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 111
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 112
step
Stopped at time : 125 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 113
step
Stopped at time : 130 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 86
step
Stopped at time : 130 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 130 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 111
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 112
step
Stopped at time : 135 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 113
step
Stopped at time : 140 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 140 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 111
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 112
step
Stopped at time : 145 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 113
step
Stopped at time : 150 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 150 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 111
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 112
step
Stopped at time : 155 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 113
step
Stopped at time : 160 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 61
step
Stopped at time : 160 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 160 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 111
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 112
step
Stopped at time : 165 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 113
step
Stopped at time : 170 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 170 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 175 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 175 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 73
step
Stopped at time : 175 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 74
step
Stopped at time : 175 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 83
step
Stopped at time : 175 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 85
step
Stopped at time : 175 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
remove_bps -file {/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd} -line 99
run 1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 46 elements; expected 48 [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:99]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_log2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7094.191 ; gain = 18.004 ; free physical = 21851 ; free virtual = 28633
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7102.195 ; gain = 7.996 ; free physical = 21850 ; free virtual = 28633
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7110.199 ; gain = 5.000 ; free physical = 21845 ; free virtual = 28627
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7110.199 ; gain = 0.000 ; free physical = 21843 ; free virtual = 28626
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7112.199 ; gain = 0.000 ; free physical = 21863 ; free virtual = 28646
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7112.199 ; gain = 0.000 ; free physical = 21864 ; free virtual = 28646
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7126.203 ; gain = 13.004 ; free physical = 21858 ; free virtual = 28641
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7131.207 ; gain = 4.996 ; free physical = 21840 ; free virtual = 28622
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7140.211 ; gain = 9.000 ; free physical = 21844 ; free virtual = 28627
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7150.215 ; gain = 7.996 ; free physical = 21834 ; free virtual = 28617
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7157.219 ; gain = 7.000 ; free physical = 21847 ; free virtual = 28630
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7165.223 ; gain = 7.996 ; free physical = 21845 ; free virtual = 28629
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7168.227 ; gain = 2.996 ; free physical = 21845 ; free virtual = 28628
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7195.246 ; gain = 0.000 ; free physical = 21838 ; free virtual = 28621
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7202.242 ; gain = 6.996 ; free physical = 21826 ; free virtual = 28609
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7213.246 ; gain = 11.000 ; free physical = 21832 ; free virtual = 28616
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7221.250 ; gain = 8.000 ; free physical = 21834 ; free virtual = 28617
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7221.250 ; gain = 0.000 ; free physical = 21841 ; free virtual = 28625
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7237.258 ; gain = 8.000 ; free physical = 21829 ; free virtual = 28612
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7245.262 ; gain = 7.996 ; free physical = 21801 ; free virtual = 28584
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 0 elements; expected 23 [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:128]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_log2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_log2_behav -key {Behavioral:sim_1:Functional:tb_log2} -tclbatch {tb_log2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_log2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_log2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7293.281 ; gain = 27.000 ; free physical = 18630 ; free virtual = 26654
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
ERROR: [VRFC 10-1471] type error near o_data ; current type unsigned; expected type ufixed [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd:55]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd:41]
INFO: [VRFC 10-8704] VHDL file '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 5 elements; expected 6 [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:122]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_log2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 20 elements; expected 19 [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:135]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_log2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 4 elements; expected 5 [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:141]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_log2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_log2_behav -key {Behavioral:sim_1:Functional:tb_log2} -tclbatch {tb_log2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_log2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_log2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7434.348 ; gain = 57.828 ; free physical = 18650 ; free virtual = 26688
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7442.355 ; gain = 0.000 ; free physical = 18584 ; free virtual = 26631
run 1 us
add_bp {/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd} 131
remove_bps -file {/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd} -line 131
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7442.355 ; gain = 0.000 ; free physical = 18653 ; free virtual = 26697
add_bp {/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd} 131
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 132
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 134
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 140
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7442.355 ; gain = 0.000 ; free physical = 18725 ; free virtual = 26769
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 132
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 134
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 140
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7448.363 ; gain = 5.004 ; free physical = 18789 ; free virtual = 26832
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 142
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 147
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 148
step
Stopped at time : 210 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 210 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 76
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 88
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 89
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 90
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 92
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 97
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 101
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 106
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 108
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7481.379 ; gain = 7.996 ; free physical = 18881 ; free virtual = 26924
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 144
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 149
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 150
step
Stopped at time : 210 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 210 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 76
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 88
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 89
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 90
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 92
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 97
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 101
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 106
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 108
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 109
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 110
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_log2_behav -key {Behavioral:sim_1:Functional:tb_log2} -tclbatch {tb_log2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_log2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_log2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7513.391 ; gain = 31.012 ; free physical = 18871 ; free virtual = 26914
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 144
step
Stopped at time : 210 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 210 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 76
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 88
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 89
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 90
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 92
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 215 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 144
step
Stopped at time : 220 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 205 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7513.391 ; gain = 0.000 ; free physical = 18869 ; free virtual = 26913
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 235 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7515.398 ; gain = 2.008 ; free physical = 18880 ; free virtual = 26924
step
Stopped at time : 235 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 235 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 235 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 235 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 144
step
Stopped at time : 240 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 240 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 76
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 88
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 89
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 90
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 92
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 245 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 144
step
Stopped at time : 250 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 250 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 76
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 88
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 89
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 90
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 92
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 255 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 144
step
Stopped at time : 260 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 260 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" Line 48
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 75
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 76
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 88
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 89
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 90
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 92
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 133
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 135
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 143
step
Stopped at time : 265 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 144
run 1 us
Stopped at time : 275 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
run 1 us
Stopped at time : 285 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
run 1 us
Stopped at time : 295 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
run 1 us
Stopped at time : 305 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
run 1 us
Stopped at time : 315 ns : File "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" Line 131
remove_bps -file {/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd} -line 131
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 23 elements; expected 24 [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:131]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_log2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7531.410 ; gain = 16.012 ; free physical = 18852 ; free virtual = 26898
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7550.422 ; gain = 2.000 ; free physical = 18856 ; free virtual = 26900
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7589.434 ; gain = 8.000 ; free physical = 18850 ; free virtual = 26894
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7605.441 ; gain = 6.996 ; free physical = 18844 ; free virtual = 26889
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7621.449 ; gain = 8.000 ; free physical = 18847 ; free virtual = 26892
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7638.457 ; gain = 8.004 ; free physical = 18846 ; free virtual = 26891
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.log2 [log2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_log2
Built simulation snapshot tb_log2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7653.465 ; gain = 7.000 ; free physical = 18855 ; free virtual = 26900
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7653.465 ; gain = 0.000 ; free physical = 18842 ; free virtual = 26887
run 1 us
