<stg><name>dut_svd_basic</name>


<trans_list>

<trans id="859" from="1" to="2">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="2" to="3">
<condition id="200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="3" to="4">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="4" to="5">
<condition id="204">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="4" to="2">
<condition id="440">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="5" to="6">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="6" to="7">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="7" to="8">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="8" to="9">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="9" to="10">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="10" to="11">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="11" to="12">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="12" to="13">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="13" to="14">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="14" to="15">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="15" to="16">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="16" to="17">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="17" to="18">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="18" to="19">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="19" to="20">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="20" to="21">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="21" to="22">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="22" to="23">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="23" to="24">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="24" to="25">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="25" to="26">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="26" to="27">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="27" to="28">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="28" to="29">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="29" to="30">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="30" to="31">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="31" to="32">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="32" to="33">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="33" to="34">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="34" to="35">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="35" to="36">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="36" to="37">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="37" to="38">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="38" to="39">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="39" to="40">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="40" to="41">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="41" to="42">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="42" to="43">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="43" to="44">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="44" to="45">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="45" to="46">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="46" to="47">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="47" to="48">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="48" to="49">
<condition id="249">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="48" to="50">
<condition id="250">
<or_exp><and_exp><literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="49" to="50">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="50" to="51">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="51" to="52">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="52" to="53">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="53" to="54">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="54" to="55">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="55" to="56">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="56" to="57">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="57" to="58">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="58" to="59">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="59" to="60">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="60" to="61">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="61" to="62">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="62" to="63">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="63" to="64">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="64" to="65">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="65" to="66">
<condition id="269">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="65" to="67">
<condition id="270">
<or_exp><and_exp><literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="66" to="67">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="67" to="68">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="68" to="93">
<condition id="441">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="68" to="69">
<condition id="466">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="69" to="70">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="70" to="71">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="71" to="72">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="72" to="73">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="73" to="74">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="74" to="75">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="75" to="76">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="76" to="77">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="77" to="78">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="78" to="79">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="79" to="80">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="80" to="81">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="81" to="82">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="82" to="83">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="83" to="84">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="84" to="85">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="85" to="86">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="86" to="87">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="87" to="88">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="88" to="89">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="89" to="90">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="90" to="91">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="91" to="92">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="92" to="68">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="93" to="158">
<condition id="467">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="93" to="94">
<condition id="532">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="94" to="95">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="95" to="96">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="96" to="97">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="97" to="98">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="98" to="99">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="99" to="100">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="100" to="101">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="101" to="102">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="102" to="103">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="103" to="104">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="104" to="105">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="105" to="106">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="106" to="107">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="107" to="108">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="108" to="109">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="109" to="110">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="110" to="111">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="111" to="112">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="112" to="113">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="113" to="114">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="114" to="115">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="115" to="116">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="116" to="117">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="117" to="118">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="118" to="119">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="119" to="120">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="120" to="121">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="121" to="122">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="122" to="123">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="123" to="124">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="124" to="125">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="125" to="126">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="126" to="127">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="127" to="128">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="128" to="129">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="129" to="130">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="130" to="131">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="131" to="132">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="132" to="133">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="133" to="134">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="134" to="135">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="135" to="136">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="136" to="137">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="137" to="138">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="138" to="139">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="139" to="140">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="140" to="141">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="141" to="142">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="142" to="143">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="143" to="144">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="144" to="145">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="145" to="146">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="146" to="147">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="147" to="148">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="148" to="149">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="149" to="150">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="150" to="151">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="151" to="152">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="152" to="153">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="153" to="154">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="154" to="155">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="155" to="156">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="156" to="157">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="157" to="93">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="158" to="4">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %s_in = alloca [614656 x float], align 4

]]></node>
<StgValue><ssdm name="s_in"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="64">
<![CDATA[
:1  %u_in = alloca [614656 x float], align 4

]]></node>
<StgValue><ssdm name="u_in"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %v_in = alloca [614656 x float], align 4

]]></node>
<StgValue><ssdm name="v_in"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %11 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %sweepnum = phi i3 [ 0, %0 ], [ %sweepnum_mid2, %11 ]

]]></node>
<StgValue><ssdm name="sweepnum"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %top_left = phi i10 [ 0, %0 ], [ %top_left_1, %11 ]

]]></node>
<StgValue><ssdm name="top_left"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, -3488

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %indvar_flatten_next = add i13 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %12, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:0  %sweepnum_1 = add i3 1, %sweepnum

]]></node>
<StgValue><ssdm name="sweepnum_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:3  %exitcond3 = icmp eq i10 %top_left, -240

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:4  %top_left_mid2 = select i1 %exitcond3, i10 0, i10 %top_left

]]></node>
<StgValue><ssdm name="top_left_mid2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:5  %tmp_mid1 = icmp eq i3 %sweepnum_1, -3

]]></node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:6  %tmp1 = icmp eq i3 %sweepnum, -3

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:7  %tmp_mid2 = select i1 %exitcond3, i1 %tmp_mid1, i1 %tmp1

]]></node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:8  %sweepnum_mid2 = select i1 %exitcond3, i3 %sweepnum_1, i3 %sweepnum

]]></node>
<StgValue><ssdm name="sweepnum_mid2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="3" op_0_bw="10">
<![CDATA[
.reset:12  %tmp = trunc i10 %top_left_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:13  %tmp_7 = or i3 %tmp, %sweepnum_mid2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:14  %tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %top_left_mid2, i32 3, i32 9)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @sweep_loop_row_loop_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="10">
<![CDATA[
.reset:9  %top_left_cast = zext i10 %top_left_mid2 to i32

]]></node>
<StgValue><ssdm name="top_left_cast"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1811) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:11  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.reset:15  %tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_4, i3 %tmp_7)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:16  %tmp_9 = icmp eq i10 %tmp_8, 0

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="20" op_0_bw="10">
<![CDATA[
.reset:17  %tmp_cast5 = zext i10 %top_left_mid2 to i20

]]></node>
<StgValue><ssdm name="tmp_cast5"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="21" op_0_bw="10">
<![CDATA[
.reset:18  %tmp_cast = zext i10 %top_left_mid2 to i21

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.reset:19  %tmp_s = mul i21 784, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="20" op_0_bw="21">
<![CDATA[
.reset:20  %tmp_2 = trunc i21 %tmp_s to i20

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.reset:21  %tmp_3 = add i20 %tmp_2, %tmp_cast5

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="20">
<![CDATA[
.reset:22  %tmp_24_cast = zext i20 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:23  %A_addr = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_24_cast

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:24  %S_addr = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_24_cast

]]></node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:25  %U_addr = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_24_cast

]]></node>
<StgValue><ssdm name="U_addr"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:26  %V_addr = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_24_cast

]]></node>
<StgValue><ssdm name="V_addr"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:27  %v_in_addr = getelementptr [614656 x float]* %v_in, i64 0, i64 %tmp_24_cast

]]></node>
<StgValue><ssdm name="v_in_addr"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:28  %u_in_addr = getelementptr [614656 x float]* %u_in, i64 0, i64 %tmp_24_cast

]]></node>
<StgValue><ssdm name="u_in_addr"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:29  %s_in_addr = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_24_cast

]]></node>
<StgValue><ssdm name="s_in_addr"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
.reset:30  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %bottom_right_0_in = phi i32 [ %top_left_cast, %.reset ], [ %bottom_right, %10 ]

]]></node>
<StgValue><ssdm name="bottom_right_0_in"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond2 = icmp eq i32 %bottom_right_0_in, 783

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond2, label %11, label %_ifconv2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:0  %bottom_right = add nsw i32 1, %bottom_right_0_in

]]></node>
<StgValue><ssdm name="bottom_right"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="21" op_0_bw="32">
<![CDATA[
_ifconv2:6  %tmp_10 = trunc i32 %bottom_right to i21

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1811, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %top_left_1 = add i10 %top_left_mid2, 1

]]></node>
<StgValue><ssdm name="top_left_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="209" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:5  %w_in = load float* %s_in_addr, align 4

]]></node>
<StgValue><ssdm name="w_in"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv2:7  %tmp_11 = mul i21 784, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv2:11  %tmp_23 = add i21 %tmp_s, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="21">
<![CDATA[
_ifconv2:12  %tmp_29_cast = sext i21 %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:30  %s_in_addr_1 = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="s_in_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:33  %x_in = load float* %s_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:36  %w_in_1 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="w_in_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:37  %A_addr_1 = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:39  %x_in_1 = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="218" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:5  %w_in = load float* %s_in_addr, align 4

]]></node>
<StgValue><ssdm name="w_in"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv2:8  %tmp_12 = add i21 %tmp_11, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="21">
<![CDATA[
_ifconv2:9  %tmp_28_cast = sext i21 %tmp_12 to i64

]]></node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:10  %A_addr_3 = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv2:14  %tmp_24 = add i21 %tmp_11, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="21">
<![CDATA[
_ifconv2:15  %tmp_32_cast = sext i21 %tmp_24 to i64

]]></node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:31  %s_in_addr_2 = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_32_cast

]]></node>
<StgValue><ssdm name="s_in_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:32  %s_in_addr_3 = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="s_in_addr_3"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:33  %x_in = load float* %s_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:34  %y_in = load float* %s_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:35  %z_in = load float* %s_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:36  %w_in_1 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="w_in_1"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:38  %A_addr_2 = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_32_cast

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:39  %x_in_1 = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in_1"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:40  %y_in_1 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in_1"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:44  %z_in_1 = load float* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="234" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:5  %w_in = load float* %s_in_addr, align 4

]]></node>
<StgValue><ssdm name="w_in"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:33  %x_in = load float* %s_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:34  %y_in = load float* %s_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:35  %z_in = load float* %s_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:36  %w_in_1 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="w_in_1"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:39  %x_in_1 = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in_1"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:40  %y_in_1 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in_1"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:44  %z_in_1 = load float* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in_1"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:99  store float 0.000000e+00, float* %s_in_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:100  store float 0.000000e+00, float* %s_in_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="244" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:4  %tmp_1 = icmp eq i32 %bottom_right_0_in, 0

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:5  %w_in = load float* %s_in_addr, align 4

]]></node>
<StgValue><ssdm name="w_in"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:33  %x_in = load float* %s_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:34  %y_in = load float* %s_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:35  %z_in = load float* %s_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:36  %w_in_1 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="w_in_1"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:39  %x_in_1 = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in_1"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:40  %y_in_1 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in_1"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:42  %x_in_2 = select i1 %tmp_1, float %x_in_1, float %x_in

]]></node>
<StgValue><ssdm name="x_in_2"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:43  %w_in_2 = select i1 %tmp_1, float %w_in_1, float %w_in

]]></node>
<StgValue><ssdm name="w_in_2"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:44  %z_in_1 = load float* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in_1"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:47  %x_in_3 = select i1 %tmp_9, float %x_in_2, float %x_in

]]></node>
<StgValue><ssdm name="x_in_3"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:48  %w_in_3 = select i1 %tmp_9, float %w_in_2, float %w_in

]]></node>
<StgValue><ssdm name="w_in_3"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:99  store float 0.000000e+00, float* %s_in_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:100  store float 0.000000e+00, float* %s_in_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="259" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:34  %y_in = load float* %s_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:35  %z_in = load float* %s_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:40  %y_in_1 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="y_in_1"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:41  %y_in_2 = select i1 %tmp_1, float %y_in_1, float %y_in

]]></node>
<StgValue><ssdm name="y_in_2"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="20">
<![CDATA[
_ifconv2:44  %z_in_1 = load float* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="z_in_1"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:45  %z_in_2 = select i1 %tmp_9, float %z_in_1, float %z_in

]]></node>
<StgValue><ssdm name="z_in_2"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:46  %y_in_3 = select i1 %tmp_9, float %y_in_2, float %y_in

]]></node>
<StgValue><ssdm name="y_in_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="266" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:49  %u1 = fsub float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:50  %u2 = fadd float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:54  %u1_1 = fadd float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:55  %u2_1 = fsub float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="270" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:49  %u1 = fsub float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:50  %u2 = fadd float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:54  %u1_1 = fadd float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:55  %u2_1 = fsub float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="274" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:49  %u1 = fsub float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:50  %u2 = fadd float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:54  %u1_1 = fadd float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:55  %u2_1 = fsub float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="278" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:49  %u1 = fsub float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:50  %u2 = fadd float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:54  %u1_1 = fadd float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:55  %u2_1 = fsub float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="282" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:49  %u1 = fsub float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:50  %u2 = fadd float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:54  %u1_1 = fadd float %z_in_2, %w_in_3

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:55  %u2_1 = fsub float %y_in_3, %x_in_3

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="286" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:51  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:56  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="288" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:51  %call_ret = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="64">
<![CDATA[
_ifconv2:52  %cosA_half = extractvalue { float, float } %call_ret, 0

]]></node>
<StgValue><ssdm name="cosA_half"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="64">
<![CDATA[
_ifconv2:53  %sinA_half = extractvalue { float, float } %call_ret, 1

]]></node>
<StgValue><ssdm name="sinA_half"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:56  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
_ifconv2:57  %cosB_half = extractvalue { float, float } %call_ret1, 0

]]></node>
<StgValue><ssdm name="cosB_half"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="64">
<![CDATA[
_ifconv2:58  %sinB_half = extractvalue { float, float } %call_ret1, 1

]]></node>
<StgValue><ssdm name="sinB_half"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="294" st_id="17" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:60  %tmp_6_to_int = bitcast float %cosA_half to i32

]]></node>
<StgValue><ssdm name="tmp_6_to_int"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:61  %tmp_6_neg = xor i32 %tmp_6_to_int, -2147483648

]]></node>
<StgValue><ssdm name="tmp_6_neg"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:62  %a2_assign = bitcast i32 %tmp_6_neg to float

]]></node>
<StgValue><ssdm name="a2_assign"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:64  %tmp_7_to_int = bitcast float %sinA_half to i32

]]></node>
<StgValue><ssdm name="tmp_7_to_int"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:65  %tmp_7_neg = xor i32 %tmp_7_to_int, -2147483648

]]></node>
<StgValue><ssdm name="tmp_7_neg"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:66  %a2_assign_1 = bitcast i32 %tmp_7_neg to float

]]></node>
<StgValue><ssdm name="a2_assign_1"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="304" st_id="18" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="308" st_id="19" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="312" st_id="20" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="316" st_id="21" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="320" st_id="22" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="324" st_id="23" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="328" st_id="24" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="332" st_id="25" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="336" st_id="26" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:59  %uz_new = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %sinA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:63  %ux_new = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %a2_assign, float %sinB_half)

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:67  %vz_int_1 = call fastcc float @dut_vm2x1_base(float %cosA_half, float %cosB_half, float %a2_assign_1, float %sinB_half)

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:68  %vy_int_1 = call fastcc float @dut_vm2x1_base(float %sinA_half, float %cosB_half, float %cosA_half, float %sinB_half)

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:72  %vy_int_to_int = bitcast float %vy_int_1 to i32

]]></node>
<StgValue><ssdm name="vy_int_to_int"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:73  %vy_int_neg = xor i32 %vy_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="vy_int_neg"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:74  %vy_int = bitcast i32 %vy_int_neg to float

]]></node>
<StgValue><ssdm name="vy_int"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="347" st_id="28" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="351" st_id="29" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="352" st_id="29" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="353" st_id="29" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="354" st_id="29" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="355" st_id="30" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="359" st_id="31" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="363" st_id="32" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="367" st_id="33" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="371" st_id="34" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="375" st_id="35" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="377" st_id="35" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="378" st_id="35" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="379" st_id="36" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:75  %w_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vz_int_1, float %x_in_3, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="380" st_id="36" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:76  %w_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vz_int_1, float %z_in_2, float %vy_int)

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="381" st_id="36" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:78  %z_out1 = call fastcc float @dut_vm2x1_base(float %w_in_3, float %vy_int_1, float %x_in_3, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="382" st_id="36" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:79  %z_out2 = call fastcc float @dut_vm2x1_base(float %y_in_3, float %vy_int_1, float %z_in_2, float %vz_int_1)

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="383" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:69  %uy_new_1_0_to_int = bitcast float %ux_new to i32

]]></node>
<StgValue><ssdm name="uy_new_1_0_to_int"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:70  %uy_new_1_0_neg = xor i32 %uy_new_1_0_to_int, -2147483648

]]></node>
<StgValue><ssdm name="uy_new_1_0_neg"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:71  %uy_int = bitcast i32 %uy_new_1_0_neg to float

]]></node>
<StgValue><ssdm name="uy_int"/></StgValue>
</operation>

<operation id="386" st_id="37" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="388" st_id="38" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="389" st_id="38" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="390" st_id="39" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="391" st_id="39" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="392" st_id="40" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="393" st_id="40" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="394" st_id="41" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="395" st_id="41" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="396" st_id="42" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="398" st_id="43" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="399" st_id="43" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="400" st_id="44" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="401" st_id="44" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="402" st_id="45" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="404" st_id="46" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:77  %w_out_int = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_out1, float %uy_int, float %w_out2)

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:80  %z_out_int = call fastcc float @dut_vm2x1_base(float %ux_new, float %z_out1, float %uz_new, float %z_out2)

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="406" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:81  %p_Val2_s = bitcast float %w_out_int to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="407" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:82  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="408" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:83  %w_out_1_neg = xor i32 %p_Val2_s, -2147483648

]]></node>
<StgValue><ssdm name="w_out_1_neg"/></StgValue>
</operation>

<operation id="409" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:84  %w_out = bitcast i32 %w_out_1_neg to float

]]></node>
<StgValue><ssdm name="w_out"/></StgValue>
</operation>

<operation id="410" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:88  %w_out_2 = select i1 %p_Result_s, float %w_out, float %w_out_int

]]></node>
<StgValue><ssdm name="w_out_2"/></StgValue>
</operation>

<operation id="411" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:91  %p_Val2_1 = bitcast float %z_out_int to i32

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="412" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:92  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="413" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:93  %z_out_1_neg = xor i32 %p_Val2_1, -2147483648

]]></node>
<StgValue><ssdm name="z_out_1_neg"/></StgValue>
</operation>

<operation id="414" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:94  %z_out = bitcast i32 %z_out_1_neg to float

]]></node>
<StgValue><ssdm name="z_out"/></StgValue>
</operation>

<operation id="415" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:95  %z_out_2 = select i1 %p_Result_1, float %z_out, float %z_out_int

]]></node>
<StgValue><ssdm name="z_out_2"/></StgValue>
</operation>

<operation id="416" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:98  store float %w_out_2, float* %s_in_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:101  store float %z_out_2, float* %s_in_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="418" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv2:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 783, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="419" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv2:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv2:3  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1812)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="421" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:13  %S_addr_1 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="S_addr_1"/></StgValue>
</operation>

<operation id="422" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:16  %S_addr_2 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_32_cast

]]></node>
<StgValue><ssdm name="S_addr_2"/></StgValue>
</operation>

<operation id="423" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:17  %S_addr_3 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="S_addr_3"/></StgValue>
</operation>

<operation id="424" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:18  %U_addr_1 = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="U_addr_1"/></StgValue>
</operation>

<operation id="425" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:19  %U_addr_2 = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_32_cast

]]></node>
<StgValue><ssdm name="U_addr_2"/></StgValue>
</operation>

<operation id="426" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:20  %U_addr_3 = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="U_addr_3"/></StgValue>
</operation>

<operation id="427" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:21  %V_addr_1 = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="V_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:22  %V_addr_2 = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_32_cast

]]></node>
<StgValue><ssdm name="V_addr_2"/></StgValue>
</operation>

<operation id="429" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:23  %V_addr_3 = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="V_addr_3"/></StgValue>
</operation>

<operation id="430" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:24  %v_in_addr_1 = getelementptr [614656 x float]* %v_in, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="v_in_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:25  %v_in_addr_2 = getelementptr [614656 x float]* %v_in, i64 0, i64 %tmp_32_cast

]]></node>
<StgValue><ssdm name="v_in_addr_2"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:26  %v_in_addr_3 = getelementptr [614656 x float]* %v_in, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="v_in_addr_3"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:27  %u_in_addr_1 = getelementptr [614656 x float]* %u_in, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="u_in_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:28  %u_in_addr_2 = getelementptr [614656 x float]* %u_in, i64 0, i64 %tmp_32_cast

]]></node>
<StgValue><ssdm name="u_in_addr_2"/></StgValue>
</operation>

<operation id="435" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:29  %u_in_addr_3 = getelementptr [614656 x float]* %u_in, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="u_in_addr_3"/></StgValue>
</operation>

<operation id="436" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:85  %vw_int_to_int = bitcast float %vz_int_1 to i32

]]></node>
<StgValue><ssdm name="vw_int_to_int"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:86  %vw_int_neg = xor i32 %vw_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="vw_int_neg"/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:87  %vw_int = bitcast i32 %vw_int_neg to float

]]></node>
<StgValue><ssdm name="vw_int"/></StgValue>
</operation>

<operation id="439" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:89  %vw_int_3 = select i1 %p_Result_s, float %vw_int, float %vz_int_1

]]></node>
<StgValue><ssdm name="vw_int_3"/></StgValue>
</operation>

<operation id="440" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:90  %vx_int = select i1 %p_Result_s, float %vy_int_1, float %vy_int

]]></node>
<StgValue><ssdm name="vx_int"/></StgValue>
</operation>

<operation id="441" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:96  %vy_int_2 = select i1 %p_Result_1, float %vy_int, float %vy_int_1

]]></node>
<StgValue><ssdm name="vy_int_2"/></StgValue>
</operation>

<operation id="442" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:97  %vz_int = select i1 %p_Result_1, float %vw_int, float %vz_int_1

]]></node>
<StgValue><ssdm name="vz_int"/></StgValue>
</operation>

<operation id="443" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:98  store float %w_out_2, float* %s_in_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv2:101  store float %z_out_2, float* %s_in_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:102  br i1 %tmp_mid2, label %3, label %._crit_edge_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %w_out_2, float* %S_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float 0.000000e+00, float* %S_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="448" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %w_out_2, float* %S_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float 0.000000e+00, float* %S_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:2  store float 0.000000e+00, float* %S_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:3  store float %z_out_2, float* %S_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="452" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:2  store float 0.000000e+00, float* %S_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:3  store float %z_out_2, float* %S_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="50" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:0  %uw_in = load float* %u_in_addr, align 4

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="456" st_id="50" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:1  %ux_in = load float* %u_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="457" st_id="50" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:4  %vw_in = load float* %v_in_addr, align 4

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="458" st_id="50" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:5  %vx_in = load float* %v_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="459" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:8  %tmp_28 = trunc i32 %bottom_right_0_in to i10

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="460" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:9  %tmp_13 = or i10 %tmp_28, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="461" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:10  %tmp_14 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %bottom_right_0_in, i32 10, i32 31)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="462" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge_ifconv:11  %tmp_15 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_14, i10 %tmp_13)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="463" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:12  %tmp_16 = icmp eq i32 %tmp_15, 0

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="464" st_id="51" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:0  %uw_in = load float* %u_in_addr, align 4

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="465" st_id="51" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:1  %ux_in = load float* %u_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="466" st_id="51" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:2  %uy_in = load float* %u_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="uy_in"/></StgValue>
</operation>

<operation id="467" st_id="51" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:3  %uz_in = load float* %u_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="uz_in"/></StgValue>
</operation>

<operation id="468" st_id="51" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:4  %vw_in = load float* %v_in_addr, align 4

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:5  %vx_in = load float* %v_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:6  %vy_in = load float* %v_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="vy_in"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:7  %vz_in = load float* %v_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="vz_in"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="472" st_id="52" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:0  %uw_in = load float* %u_in_addr, align 4

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="473" st_id="52" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:1  %ux_in = load float* %u_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="474" st_id="52" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:2  %uy_in = load float* %u_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="uy_in"/></StgValue>
</operation>

<operation id="475" st_id="52" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:3  %uz_in = load float* %u_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="uz_in"/></StgValue>
</operation>

<operation id="476" st_id="52" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:4  %vw_in = load float* %v_in_addr, align 4

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="477" st_id="52" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:5  %vx_in = load float* %v_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="478" st_id="52" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:6  %vy_in = load float* %v_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="vy_in"/></StgValue>
</operation>

<operation id="479" st_id="52" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:7  %vz_in = load float* %v_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="vz_in"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="480" st_id="53" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:0  %uw_in = load float* %u_in_addr, align 4

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="481" st_id="53" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:1  %ux_in = load float* %u_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="482" st_id="53" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:2  %uy_in = load float* %u_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="uy_in"/></StgValue>
</operation>

<operation id="483" st_id="53" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:3  %uz_in = load float* %u_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="uz_in"/></StgValue>
</operation>

<operation id="484" st_id="53" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:4  %vw_in = load float* %v_in_addr, align 4

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="485" st_id="53" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:5  %vx_in = load float* %v_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="486" st_id="53" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:6  %vy_in = load float* %v_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="vy_in"/></StgValue>
</operation>

<operation id="487" st_id="53" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:7  %vz_in = load float* %v_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="vz_in"/></StgValue>
</operation>

<operation id="488" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:13  %tmp_17 = or i1 %tmp_16, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="489" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:16  %a2_assign_9 = select i1 %tmp_17, float 0.000000e+00, float %vx_in

]]></node>
<StgValue><ssdm name="a2_assign_9"/></StgValue>
</operation>

<operation id="490" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:17  %vw_in_1 = select i1 %tmp_16, float 1.000000e+00, float %vw_in

]]></node>
<StgValue><ssdm name="vw_in_1"/></StgValue>
</operation>

<operation id="491" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:20  %a2_assign_7 = select i1 %tmp_17, float 0.000000e+00, float %ux_in

]]></node>
<StgValue><ssdm name="a2_assign_7"/></StgValue>
</operation>

<operation id="492" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:21  %uw_in_1 = select i1 %tmp_16, float 1.000000e+00, float %uw_in

]]></node>
<StgValue><ssdm name="uw_in_1"/></StgValue>
</operation>

<operation id="493" st_id="53" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="494" st_id="53" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="495" st_id="53" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="496" st_id="53" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="497" st_id="54" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:2  %uy_in = load float* %u_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="uy_in"/></StgValue>
</operation>

<operation id="498" st_id="54" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:3  %uz_in = load float* %u_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="uz_in"/></StgValue>
</operation>

<operation id="499" st_id="54" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:6  %vy_in = load float* %v_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="vy_in"/></StgValue>
</operation>

<operation id="500" st_id="54" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:7  %vz_in = load float* %v_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="vz_in"/></StgValue>
</operation>

<operation id="501" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:14  %a4_assign_1 = select i1 %tmp_17, float 1.000000e+00, float %vz_in

]]></node>
<StgValue><ssdm name="a4_assign_1"/></StgValue>
</operation>

<operation id="502" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:15  %a3_assign_1 = select i1 %tmp_17, float 0.000000e+00, float %vy_in

]]></node>
<StgValue><ssdm name="a3_assign_1"/></StgValue>
</operation>

<operation id="503" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:18  %a4_assign = select i1 %tmp_17, float 1.000000e+00, float %uz_in

]]></node>
<StgValue><ssdm name="a4_assign"/></StgValue>
</operation>

<operation id="504" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:19  %a3_assign = select i1 %tmp_17, float 0.000000e+00, float %uy_in

]]></node>
<StgValue><ssdm name="a3_assign"/></StgValue>
</operation>

<operation id="505" st_id="54" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="506" st_id="54" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="507" st_id="54" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="508" st_id="54" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="509" st_id="54" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="510" st_id="54" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="511" st_id="54" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="512" st_id="54" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="513" st_id="55" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="514" st_id="55" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="515" st_id="55" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="516" st_id="55" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="517" st_id="55" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="518" st_id="55" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="519" st_id="55" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="520" st_id="55" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="521" st_id="56" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="523" st_id="56" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="524" st_id="56" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="527" st_id="56" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="528" st_id="56" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="529" st_id="57" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="530" st_id="57" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="531" st_id="57" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="532" st_id="57" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="533" st_id="57" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="534" st_id="57" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="535" st_id="57" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="536" st_id="57" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="537" st_id="58" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="538" st_id="58" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="539" st_id="58" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="540" st_id="58" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="541" st_id="58" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="542" st_id="58" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="543" st_id="58" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="544" st_id="58" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="545" st_id="59" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="546" st_id="59" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="547" st_id="59" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="548" st_id="59" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="549" st_id="59" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="550" st_id="59" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="551" st_id="59" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="552" st_id="59" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="553" st_id="60" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="554" st_id="60" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="555" st_id="60" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="556" st_id="60" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="557" st_id="60" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="558" st_id="60" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="559" st_id="60" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="560" st_id="60" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="561" st_id="61" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="562" st_id="61" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="563" st_id="61" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="564" st_id="61" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="565" st_id="61" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="568" st_id="61" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="569" st_id="62" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %uw_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %uz_new, float %a2_assign_7, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="570" st_id="62" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %ux_out = call fastcc float @dut_vm2x1_base(float %uw_in_1, float %ux_new, float %a2_assign_7, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="571" st_id="62" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="572" st_id="62" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="573" st_id="62" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %vw_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vw_int_3, float %a2_assign_9, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="574" st_id="62" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %vx_out = call fastcc float @dut_vm2x1_base(float %vw_in_1, float %vy_int_2, float %a2_assign_9, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="575" st_id="62" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="577" st_id="63" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %uy_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %uz_new, float %a4_assign, float %uy_int)

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="578" st_id="63" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %uz_out = call fastcc float @dut_vm2x1_base(float %a3_assign, float %ux_new, float %a4_assign, float %uz_new)

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="579" st_id="63" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %vy_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vw_int_3, float %a4_assign_1, float %vx_int)

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="580" st_id="63" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %vz_out = call fastcc float @dut_vm2x1_base(float %a3_assign_1, float %vy_int_2, float %a4_assign_1, float %vz_int)

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>

<operation id="581" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:30  store float %uw_out, float* %u_in_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:31  store float %ux_out, float* %u_in_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:34  store float %vw_out, float* %v_in_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:35  store float %vx_out, float* %v_in_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="585" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:30  store float %uw_out, float* %u_in_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:31  store float %ux_out, float* %u_in_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:32  store float %uy_out, float* %u_in_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:33  store float %uz_out, float* %u_in_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:34  store float %vw_out, float* %v_in_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:35  store float %vx_out, float* %v_in_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:36  store float %vy_out, float* %v_in_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:37  store float %vz_out, float* %v_in_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="593" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:32  store float %uy_out, float* %u_in_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:33  store float %uz_out, float* %u_in_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:36  store float %vy_out, float* %v_in_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:37  store float %vz_out, float* %v_in_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv:38  br i1 %tmp_mid2, label %4, label %._crit_edge18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %uw_out, float* %U_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float %ux_out, float* %U_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:4  store float %vw_out, float* %V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:5  store float %vx_out, float* %V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="602" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %uw_out, float* %U_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float %ux_out, float* %U_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:2  store float %uy_out, float* %U_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:3  store float %uz_out, float* %U_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:4  store float %vw_out, float* %V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:5  store float %vx_out, float* %V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:6  store float %vy_out, float* %V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:7  store float %vz_out, float* %V_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="610" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:2  store float %uy_out, float* %U_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:3  store float %uz_out, float* %U_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:6  store float %vy_out, float* %V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:7  store float %vz_out, float* %V_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="616" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %off_col = phi i10 [ 0, %._crit_edge18 ], [ %off_col_1, %._crit_edge19 ]

]]></node>
<StgValue><ssdm name="off_col"/></StgValue>
</operation>

<operation id="617" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %off_col, -240

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="618" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %off_col_1 = add i10 %off_col, 1

]]></node>
<StgValue><ssdm name="off_col_1"/></StgValue>
</operation>

<operation id="619" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="10">
<![CDATA[
:0  %off_col_cast = zext i10 %off_col to i32

]]></node>
<StgValue><ssdm name="off_col_cast"/></StgValue>
</operation>

<operation id="621" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="622" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1813) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str1813)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="624" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 100, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_19 = icmp eq i32 %off_col_cast, %bottom_right

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="626" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_20 = icmp eq i10 %off_col, %top_left_mid2

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="627" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_cond6 = or i1 %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="628" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_cond6, label %._crit_edge19, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="21" op_0_bw="10">
<![CDATA[
_ifconv:0  %tmp_23_cast6 = zext i10 %off_col to i21

]]></node>
<StgValue><ssdm name="tmp_23_cast6"/></StgValue>
</operation>

<operation id="630" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="20" op_0_bw="10">
<![CDATA[
_ifconv:1  %tmp_23_cast = zext i10 %off_col to i20

]]></node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="631" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:2  %tmp_27 = add i20 %tmp_2, %tmp_23_cast

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="632" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="64" op_0_bw="20">
<![CDATA[
_ifconv:3  %tmp_36_cast = zext i20 %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="633" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %A_addr_4 = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_36_cast

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="634" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:5  %tmp_29 = add i21 %tmp_11, %tmp_23_cast6

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="635" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="21">
<![CDATA[
_ifconv:6  %tmp_37_cast = sext i21 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="636" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %A_addr_6 = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_37_cast

]]></node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="637" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %S_addr_4 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_36_cast

]]></node>
<StgValue><ssdm name="S_addr_4"/></StgValue>
</operation>

<operation id="638" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %S_addr_5 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_37_cast

]]></node>
<StgValue><ssdm name="S_addr_5"/></StgValue>
</operation>

<operation id="639" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %s_in_addr_4 = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_36_cast

]]></node>
<StgValue><ssdm name="s_in_addr_4"/></StgValue>
</operation>

<operation id="640" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %s_in_addr_5 = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_37_cast

]]></node>
<StgValue><ssdm name="s_in_addr_5"/></StgValue>
</operation>

<operation id="641" st_id="68" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:12  %w_in_4 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_4"/></StgValue>
</operation>

<operation id="642" st_id="68" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:13  %w_in_5 = load float* %s_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_5"/></StgValue>
</operation>

<operation id="643" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_25 = icmp sgt i32 %off_col_cast, %bottom_right

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="644" st_id="68" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:17  %y_in_4 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="y_in_4"/></StgValue>
</operation>

<operation id="645" st_id="68" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:18  %y_in_5 = load float* %s_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="y_in_5"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="646" st_id="69" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:12  %w_in_4 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_4"/></StgValue>
</operation>

<operation id="647" st_id="69" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:13  %w_in_5 = load float* %s_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_5"/></StgValue>
</operation>

<operation id="648" st_id="69" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:17  %y_in_4 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="y_in_4"/></StgValue>
</operation>

<operation id="649" st_id="69" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:18  %y_in_5 = load float* %s_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="y_in_5"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="650" st_id="70" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:12  %w_in_4 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_4"/></StgValue>
</operation>

<operation id="651" st_id="70" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:13  %w_in_5 = load float* %s_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_5"/></StgValue>
</operation>

<operation id="652" st_id="70" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:17  %y_in_4 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="y_in_4"/></StgValue>
</operation>

<operation id="653" st_id="70" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:18  %y_in_5 = load float* %s_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="y_in_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="654" st_id="71" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:12  %w_in_4 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_4"/></StgValue>
</operation>

<operation id="655" st_id="71" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:13  %w_in_5 = load float* %s_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_in_5"/></StgValue>
</operation>

<operation id="656" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %w_in_6 = select i1 %tmp_16, float %w_in_4, float %w_in_5

]]></node>
<StgValue><ssdm name="w_in_6"/></StgValue>
</operation>

<operation id="657" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_cond1 = and i1 %tmp_9, %tmp_25

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="658" st_id="71" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:17  %y_in_4 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="y_in_4"/></StgValue>
</operation>

<operation id="659" st_id="71" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:18  %y_in_5 = load float* %s_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="y_in_5"/></StgValue>
</operation>

<operation id="660" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %y_in_6 = select i1 %or_cond1, float %y_in_4, float %y_in_5

]]></node>
<StgValue><ssdm name="y_in_6"/></StgValue>
</operation>

<operation id="661" st_id="71" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="662" st_id="72" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="663" st_id="73" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="664" st_id="74" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="665" st_id="75" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="666" st_id="76" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="667" st_id="77" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="668" st_id="78" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="669" st_id="79" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="670" st_id="80" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:20  %w_out_3 = call fastcc float @dut_vm2x1_base(float %uz_new, float %w_in_6, float %uy_int, float %y_in_6)

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="671" st_id="81" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>

<operation id="672" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv:22  store float %w_out_3, float* %s_in_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %w_out_3, float* %S_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="674" st_id="82" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>

<operation id="675" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv:22  store float %w_out_3, float* %s_in_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %w_out_3, float* %S_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="677" st_id="83" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="678" st_id="84" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="679" st_id="85" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="680" st_id="86" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="681" st_id="87" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="682" st_id="88" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="683" st_id="89" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="684" st_id="90" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %y_out = call fastcc float @dut_vm2x1_base(float %ux_new, float %w_in_6, float %uz_new, float %y_in_6)

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="685" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv:23  store float %y_out, float* %s_in_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float %y_out, float* %S_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="687" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv:23  store float %y_out, float* %s_in_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24  br i1 %tmp_mid2, label %7, label %._crit_edge20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float %y_out, float* %S_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20:0  br label %._crit_edge19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge19:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str1813, i32 %tmp_18)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="693" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="694" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %off_row = phi i10 [ %off_row_1, %._crit_edge21 ], [ 0, %5 ]

]]></node>
<StgValue><ssdm name="off_row"/></StgValue>
</operation>

<operation id="695" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i20 [ %next_mul, %._crit_edge21 ], [ 0, %5 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="696" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="21" op_0_bw="20">
<![CDATA[
.preheader:2  %phi_mul_cast = zext i20 %phi_mul to i21

]]></node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="697" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %exitcond = icmp eq i10 %off_row, -240

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="698" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %off_row_1 = add i10 %off_row, 1

]]></node>
<StgValue><ssdm name="off_row_1"/></StgValue>
</operation>

<operation id="699" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %10, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="10">
<![CDATA[
:0  %off_row_cast = zext i10 %off_row to i32

]]></node>
<StgValue><ssdm name="off_row_cast"/></StgValue>
</operation>

<operation id="701" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="702" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str1814)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="704" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 100, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_21 = icmp eq i32 %off_row_cast, %bottom_right

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="706" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_22 = icmp eq i10 %off_row, %top_left_mid2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="707" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_cond = or i1 %tmp_21, %tmp_22

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="708" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:8  %next_mul = add i20 %phi_mul, 784

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="709" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %or_cond, label %._crit_edge21, label %_ifconv1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv1:0  %tmp_31 = add i20 %tmp_cast5, %phi_mul

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="711" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="20">
<![CDATA[
_ifconv1:1  %tmp_39_cast = zext i20 %tmp_31 to i64

]]></node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="712" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:2  %A_addr_5 = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_39_cast

]]></node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="713" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv1:3  %tmp_32 = add i21 %tmp_10, %phi_mul_cast

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="714" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="64" op_0_bw="21">
<![CDATA[
_ifconv1:4  %tmp_40_cast = zext i21 %tmp_32 to i64

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="715" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:5  %A_addr_7 = getelementptr [614656 x float]* %A, i64 0, i64 %tmp_40_cast

]]></node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="716" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:6  %S_addr_6 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_39_cast

]]></node>
<StgValue><ssdm name="S_addr_6"/></StgValue>
</operation>

<operation id="717" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7  %S_addr_7 = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_40_cast

]]></node>
<StgValue><ssdm name="S_addr_7"/></StgValue>
</operation>

<operation id="718" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:8  %U_addr_4 = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_39_cast

]]></node>
<StgValue><ssdm name="U_addr_4"/></StgValue>
</operation>

<operation id="719" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:9  %U_addr_5 = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_40_cast

]]></node>
<StgValue><ssdm name="U_addr_5"/></StgValue>
</operation>

<operation id="720" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:10  %V_addr_4 = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_39_cast

]]></node>
<StgValue><ssdm name="V_addr_4"/></StgValue>
</operation>

<operation id="721" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:11  %V_addr_5 = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_40_cast

]]></node>
<StgValue><ssdm name="V_addr_5"/></StgValue>
</operation>

<operation id="722" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:12  %v_in_addr_4 = getelementptr [614656 x float]* %v_in, i64 0, i64 %tmp_39_cast

]]></node>
<StgValue><ssdm name="v_in_addr_4"/></StgValue>
</operation>

<operation id="723" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:13  %v_in_addr_5 = getelementptr [614656 x float]* %v_in, i64 0, i64 %tmp_40_cast

]]></node>
<StgValue><ssdm name="v_in_addr_5"/></StgValue>
</operation>

<operation id="724" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:14  %u_in_addr_4 = getelementptr [614656 x float]* %u_in, i64 0, i64 %tmp_39_cast

]]></node>
<StgValue><ssdm name="u_in_addr_4"/></StgValue>
</operation>

<operation id="725" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:15  %u_in_addr_5 = getelementptr [614656 x float]* %u_in, i64 0, i64 %tmp_40_cast

]]></node>
<StgValue><ssdm name="u_in_addr_5"/></StgValue>
</operation>

<operation id="726" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:16  %s_in_addr_6 = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_39_cast

]]></node>
<StgValue><ssdm name="s_in_addr_6"/></StgValue>
</operation>

<operation id="727" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:17  %s_in_addr_7 = getelementptr [614656 x float]* %s_in, i64 0, i64 %tmp_40_cast

]]></node>
<StgValue><ssdm name="s_in_addr_7"/></StgValue>
</operation>

<operation id="728" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:18  %w_in_7 = load float* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_in_7"/></StgValue>
</operation>

<operation id="729" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:19  %w_in_8 = load float* %s_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_in_8"/></StgValue>
</operation>

<operation id="730" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:20  %vw_in_2 = load float* %v_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="vw_in_2"/></StgValue>
</operation>

<operation id="731" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:21  %uw_in_2 = load float* %u_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="uw_in_2"/></StgValue>
</operation>

<operation id="732" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:25  %tmp_30 = icmp sgt i32 %off_row_cast, %bottom_right

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="733" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:27  %x_in_4 = load float* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_4"/></StgValue>
</operation>

<operation id="734" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:28  %x_in_5 = load float* %s_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_5"/></StgValue>
</operation>

<operation id="735" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:30  %vx_in_1 = load float* %v_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="vx_in_1"/></StgValue>
</operation>

<operation id="736" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:31  %ux_in_1 = load float* %u_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="ux_in_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="737" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:18  %w_in_7 = load float* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_in_7"/></StgValue>
</operation>

<operation id="738" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:19  %w_in_8 = load float* %s_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_in_8"/></StgValue>
</operation>

<operation id="739" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:20  %vw_in_2 = load float* %v_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="vw_in_2"/></StgValue>
</operation>

<operation id="740" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:21  %uw_in_2 = load float* %u_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="uw_in_2"/></StgValue>
</operation>

<operation id="741" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:27  %x_in_4 = load float* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_4"/></StgValue>
</operation>

<operation id="742" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:28  %x_in_5 = load float* %s_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_5"/></StgValue>
</operation>

<operation id="743" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:30  %vx_in_1 = load float* %v_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="vx_in_1"/></StgValue>
</operation>

<operation id="744" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:31  %ux_in_1 = load float* %u_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="ux_in_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="745" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:18  %w_in_7 = load float* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_in_7"/></StgValue>
</operation>

<operation id="746" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:19  %w_in_8 = load float* %s_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_in_8"/></StgValue>
</operation>

<operation id="747" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:20  %vw_in_2 = load float* %v_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="vw_in_2"/></StgValue>
</operation>

<operation id="748" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:21  %uw_in_2 = load float* %u_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="uw_in_2"/></StgValue>
</operation>

<operation id="749" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:27  %x_in_4 = load float* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_4"/></StgValue>
</operation>

<operation id="750" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:28  %x_in_5 = load float* %s_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_5"/></StgValue>
</operation>

<operation id="751" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:30  %vx_in_1 = load float* %v_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="vx_in_1"/></StgValue>
</operation>

<operation id="752" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:31  %ux_in_1 = load float* %u_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="ux_in_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="753" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:18  %w_in_7 = load float* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_in_7"/></StgValue>
</operation>

<operation id="754" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:19  %w_in_8 = load float* %s_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_in_8"/></StgValue>
</operation>

<operation id="755" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:20  %vw_in_2 = load float* %v_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="vw_in_2"/></StgValue>
</operation>

<operation id="756" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:21  %uw_in_2 = load float* %u_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="uw_in_2"/></StgValue>
</operation>

<operation id="757" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:22  %a1_assign_s = select i1 %tmp_16, float 0.000000e+00, float %vw_in_2

]]></node>
<StgValue><ssdm name="a1_assign_s"/></StgValue>
</operation>

<operation id="758" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:23  %a1_assign_3 = select i1 %tmp_16, float 0.000000e+00, float %uw_in_2

]]></node>
<StgValue><ssdm name="a1_assign_3"/></StgValue>
</operation>

<operation id="759" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:24  %w_in_9 = select i1 %tmp_16, float %w_in_7, float %w_in_8

]]></node>
<StgValue><ssdm name="w_in_9"/></StgValue>
</operation>

<operation id="760" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:26  %or_cond2 = and i1 %tmp_9, %tmp_30

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="761" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:27  %x_in_4 = load float* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_4"/></StgValue>
</operation>

<operation id="762" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:28  %x_in_5 = load float* %s_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="x_in_5"/></StgValue>
</operation>

<operation id="763" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:29  %x_in_6 = select i1 %or_cond2, float %x_in_4, float %x_in_5

]]></node>
<StgValue><ssdm name="x_in_6"/></StgValue>
</operation>

<operation id="764" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:30  %vx_in_1 = load float* %v_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="vx_in_1"/></StgValue>
</operation>

<operation id="765" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:31  %ux_in_1 = load float* %u_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="ux_in_1"/></StgValue>
</operation>

<operation id="766" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:32  %a2_assign_s = select i1 %tmp_9, float 0.000000e+00, float %vx_in_1

]]></node>
<StgValue><ssdm name="a2_assign_s"/></StgValue>
</operation>

<operation id="767" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:33  %a2_assign_2 = select i1 %tmp_9, float 0.000000e+00, float %ux_in_1

]]></node>
<StgValue><ssdm name="a2_assign_2"/></StgValue>
</operation>

<operation id="768" st_id="96" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="769" st_id="97" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="770" st_id="98" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="771" st_id="99" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="772" st_id="100" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="773" st_id="101" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="774" st_id="102" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="775" st_id="103" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="776" st_id="104" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="777" st_id="105" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:34  %w_out_4 = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vw_int_3, float %x_in_6, float %vx_int)

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="778" st_id="106" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>

<operation id="779" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:40  store float %w_out_4, float* %s_in_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %w_out_4, float* %S_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="781" st_id="107" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>

<operation id="782" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:40  store float %w_out_4, float* %s_in_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:0  store float %w_out_4, float* %S_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="784" st_id="108" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="785" st_id="109" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="786" st_id="110" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="787" st_id="111" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="788" st_id="112" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="789" st_id="113" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="790" st_id="114" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="791" st_id="115" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:35  %x_out = call fastcc float @dut_vm2x1_base(float %w_in_9, float %vy_int_2, float %x_in_6, float %vz_int)

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="792" st_id="116" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="793" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:41  store float %x_out, float* %s_in_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float %x_out, float* %S_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="795" st_id="117" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="796" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:41  store float %x_out, float* %s_in_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:1  store float %x_out, float* %S_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="798" st_id="118" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="799" st_id="119" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="800" st_id="120" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="801" st_id="121" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="802" st_id="122" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="803" st_id="123" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="804" st_id="124" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="805" st_id="125" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:36  %vw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vw_int_3, float %a2_assign_s, float %vx_int)

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="806" st_id="126" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="807" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:42  store float %vw_out_1, float* %v_in_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:2  store float %vw_out_1, float* %V_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="809" st_id="127" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="810" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:42  store float %vw_out_1, float* %v_in_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:2  store float %vw_out_1, float* %V_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="812" st_id="128" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="813" st_id="129" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="814" st_id="130" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="815" st_id="131" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="816" st_id="132" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="817" st_id="133" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="818" st_id="134" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="819" st_id="135" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:37  %vx_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_s, float %vy_int_2, float %a2_assign_s, float %vz_int)

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="820" st_id="136" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="821" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:43  store float %vx_out_1, float* %v_in_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:3  store float %vx_out_1, float* %V_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="823" st_id="137" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="824" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:43  store float %vx_out_1, float* %v_in_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:3  store float %vx_out_1, float* %V_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="826" st_id="138" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="827" st_id="139" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="828" st_id="140" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="829" st_id="141" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="830" st_id="142" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="831" st_id="143" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="832" st_id="144" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="833" st_id="145" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:38  %uw_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %uz_new, float %a2_assign_2, float %uy_int)

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="834" st_id="146" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>

<operation id="835" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:44  store float %uw_out_1, float* %u_in_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:4  store float %uw_out_1, float* %U_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="837" st_id="147" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>

<operation id="838" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:44  store float %uw_out_1, float* %u_in_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:4  store float %uw_out_1, float* %U_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="840" st_id="148" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="841" st_id="149" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="842" st_id="150" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="843" st_id="151" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="844" st_id="152" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="845" st_id="153" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="846" st_id="154" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="847" st_id="155" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:39  %ux_out_1 = call fastcc float @dut_vm2x1_base(float %a1_assign_3, float %ux_new, float %a2_assign_2, float %uz_new)

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="848" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:45  store float %ux_out_1, float* %u_in_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:5  store float %ux_out_1, float* %U_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="850" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
_ifconv1:45  store float %ux_out_1, float* %u_in_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:46  br i1 %tmp_mid2, label %9, label %._crit_edge23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
:5  store float %ux_out_1, float* %U_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_mid2" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:0  br label %._crit_edge21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge21:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str1814, i32 %tmp_26)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="856" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge21:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="857" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1812, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="858" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
