<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EV3-OSEK: leJOS_EV3/src/ev3/drivers/interrupt.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EV3-OSEK
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8ed1dde280f261b41bce9360cd3fdf32.html">leJOS_EV3</a></li><li class="navelem"><a class="el" href="dir_4ec2a68c26dfdc62fc66567ff851cecb.html">src</a></li><li class="navelem"><a class="el" href="dir_f628051c74760437d1b13574f9e26eb0.html">ev3</a></li><li class="navelem"><a class="el" href="dir_65d0c94d9aad33c7b03a40a5f37f243e.html">drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">interrupt.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains the APIs for configuring AINTC.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="hw__aintc_8h_source.html">hw_aintc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="interrupt_8h_source.html">interrupt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="hw__types_8h_source.html">hw_types.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="soc___a_m1808_8h_source.html">soc_AM1808.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cpu_8h_source.html">cpu.h</a>&quot;</code><br />
<code>#include &lt;stdio.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for interrupt.c:</div>
<div class="dyncontent">
<div class="center"><img src="interrupt_8c__incl.png" border="0" usemap="#le_j_o_s___e_v3_2src_2ev3_2drivers_2interrupt_8c" alt=""/></div>
<map name="le_j_o_s___e_v3_2src_2ev3_2drivers_2interrupt_8c" id="le_j_o_s___e_v3_2src_2ev3_2drivers_2interrupt_8c">
<area shape="rect" id="node2" href="hw__aintc_8h.html" title="ARM INTC register definitions. " alt="" coords="5,95,91,121"/>
<area shape="rect" id="node3" href="interrupt_8h.html" title="Interrupt related API declarations. " alt="" coords="115,95,195,121"/>
<area shape="rect" id="node4" href="hw__types_8h.html" title="Common type definitions and macros. " alt="" coords="149,169,238,196"/>
<area shape="rect" id="node5" href="soc___a_m1808_8h.html" title="This file contains the peripheral information for AM1808 SOC. " alt="" coords="269,95,379,121"/>
<area shape="rect" id="node6" href="cpu_8h.html" title="CPU related function prototypes. " alt="" coords="403,95,458,121"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a19fab01b1a8438bd8b91e411672210cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19fab01b1a8438bd8b91e411672210cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSTEM_INTR_BYTE_SHIFT</b>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:a19fab01b1a8438bd8b91e411672210cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7860e24443ca281a1894ec26284c0ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7860e24443ca281a1894ec26284c0ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSTEM_INTR_BIT_MASK</b>&#160;&#160;&#160;(0x07)</td></tr>
<tr class="separator:aa7860e24443ca281a1894ec26284c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1ba160b3eddc19a9b5f3d1fa10ff6f46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a1ba160b3eddc19a9b5f3d1fa10ff6f46">IntRegister</a> (unsigned int intrNum, void(*fnHandler)(void))</td></tr>
<tr class="memdesc:a1ba160b3eddc19a9b5f3d1fa10ff6f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers an interrupt Handler in the interrupt vector table for system interrupts.  <a href="#a1ba160b3eddc19a9b5f3d1fa10ff6f46">More...</a><br /></td></tr>
<tr class="separator:a1ba160b3eddc19a9b5f3d1fa10ff6f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5eb5508fc4414e995db1091b4bc70f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a1c5eb5508fc4414e995db1091b4bc70f">IntUnRegister</a> (unsigned int intrNum)</td></tr>
<tr class="memdesc:a1c5eb5508fc4414e995db1091b4bc70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unregisters an interrupt.  <a href="#a1c5eb5508fc4414e995db1091b4bc70f">More...</a><br /></td></tr>
<tr class="separator:a1c5eb5508fc4414e995db1091b4bc70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2315050a4707c58de742a7bdb6fce944"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a2315050a4707c58de742a7bdb6fce944">IntChannelSet</a> (unsigned int intrNum, unsigned char channel)</td></tr>
<tr class="memdesc:a2315050a4707c58de742a7bdb6fce944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the channel number for a system interrupt. Channel numbers 0-1 are mapped to FIQ and Channel numbers 2-31 are mapped to IRQ of ARM. One or more system interrupt can be mapped to one channel. However, one system interrupt can not be mapped to multiple channels.  <a href="#a2315050a4707c58de742a7bdb6fce944">More...</a><br /></td></tr>
<tr class="separator:a2315050a4707c58de742a7bdb6fce944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444a31ec996cdfeec24168a6bc5bc4cb"><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a444a31ec996cdfeec24168a6bc5bc4cb">IntChannelGet</a> (unsigned int intrNum)</td></tr>
<tr class="memdesc:a444a31ec996cdfeec24168a6bc5bc4cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the channel number for a system interrupt.  <a href="#a444a31ec996cdfeec24168a6bc5bc4cb">More...</a><br /></td></tr>
<tr class="separator:a444a31ec996cdfeec24168a6bc5bc4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ea132f26754d4ef754f8e0efd65ee9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#af9ea132f26754d4ef754f8e0efd65ee9">IntGlobalEnable</a> (void)</td></tr>
<tr class="memdesc:af9ea132f26754d4ef754f8e0efd65ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables interrupts in GER register of AINTC. FIQ and IRQ will be signaled for processing.  <a href="#af9ea132f26754d4ef754f8e0efd65ee9">More...</a><br /></td></tr>
<tr class="separator:af9ea132f26754d4ef754f8e0efd65ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abded5bc491aa3e276202d3255ae904e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#abded5bc491aa3e276202d3255ae904e0">IntGlobalDisable</a> (void)</td></tr>
<tr class="memdesc:abded5bc491aa3e276202d3255ae904e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables interrupts in GER register of AINTC. No interrupts will be signaled by the AINTC to the ARM core.  <a href="#abded5bc491aa3e276202d3255ae904e0">More...</a><br /></td></tr>
<tr class="separator:abded5bc491aa3e276202d3255ae904e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0fc487514af7fb2b839b713da2dff4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#abe0fc487514af7fb2b839b713da2dff4">IntSystemEnable</a> (unsigned int intrNum)</td></tr>
<tr class="memdesc:abe0fc487514af7fb2b839b713da2dff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the sytem interrupt in AINTC. The interrupt will be processed only if it is enabled in AINTC.  <a href="#abe0fc487514af7fb2b839b713da2dff4">More...</a><br /></td></tr>
<tr class="separator:abe0fc487514af7fb2b839b713da2dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c6399c8b062fe736107872d35bc335"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a61c6399c8b062fe736107872d35bc335">IntSystemDisable</a> (unsigned int intrNum)</td></tr>
<tr class="memdesc:a61c6399c8b062fe736107872d35bc335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the sytem interrupt in the AINTC.  <a href="#a61c6399c8b062fe736107872d35bc335">More...</a><br /></td></tr>
<tr class="separator:a61c6399c8b062fe736107872d35bc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6583ca8d7b474ed993ce31b45ef1dfd2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a6583ca8d7b474ed993ce31b45ef1dfd2">IntSystemStatusClear</a> (unsigned int intrNum)</td></tr>
<tr class="memdesc:a6583ca8d7b474ed993ce31b45ef1dfd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears a sytem interrupt status in AINTC.  <a href="#a6583ca8d7b474ed993ce31b45ef1dfd2">More...</a><br /></td></tr>
<tr class="separator:a6583ca8d7b474ed993ce31b45ef1dfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7aeb55359c3a2736025674554518e15"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#ae7aeb55359c3a2736025674554518e15">IntSystemStatusRawGet</a> (unsigned int intrNum)</td></tr>
<tr class="memdesc:ae7aeb55359c3a2736025674554518e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the raw status of a system interrupt. This will return 1 if the status is set and return 0 if the status is clear.  <a href="#ae7aeb55359c3a2736025674554518e15">More...</a><br /></td></tr>
<tr class="separator:ae7aeb55359c3a2736025674554518e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b74a838775cc8a14c17755048f49f9"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a27b74a838775cc8a14c17755048f49f9">IntSystemStatusEnabledGet</a> (unsigned int intrNum)</td></tr>
<tr class="memdesc:a27b74a838775cc8a14c17755048f49f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enabled status of a system interrupt. This will return 1 if the status is set, and return 0 if the status is clear.  <a href="#a27b74a838775cc8a14c17755048f49f9">More...</a><br /></td></tr>
<tr class="separator:a27b74a838775cc8a14c17755048f49f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ae177818daddb7c73ea03249a4a814"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a66ae177818daddb7c73ea03249a4a814">IntIRQEnable</a> (void)</td></tr>
<tr class="memdesc:a66ae177818daddb7c73ea03249a4a814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables IRQ in HIER register of AINTC.  <a href="#a66ae177818daddb7c73ea03249a4a814">More...</a><br /></td></tr>
<tr class="separator:a66ae177818daddb7c73ea03249a4a814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d66d6dd7226083be390b94f4caa49fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a2d66d6dd7226083be390b94f4caa49fd">IntIRQDisable</a> (void)</td></tr>
<tr class="memdesc:a2d66d6dd7226083be390b94f4caa49fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables IRQ in HIER register of AINTC.  <a href="#a2d66d6dd7226083be390b94f4caa49fd">More...</a><br /></td></tr>
<tr class="separator:a2d66d6dd7226083be390b94f4caa49fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd0cfc1a32f73a1a5134d76fcacd733"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a5cd0cfc1a32f73a1a5134d76fcacd733">IntFIQEnable</a> (void)</td></tr>
<tr class="memdesc:a5cd0cfc1a32f73a1a5134d76fcacd733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables FIQ in AINTC.  <a href="#a5cd0cfc1a32f73a1a5134d76fcacd733">More...</a><br /></td></tr>
<tr class="separator:a5cd0cfc1a32f73a1a5134d76fcacd733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30cb5d865534284b230e238e42924fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a30cb5d865534284b230e238e42924fd6">IntFIQDisable</a> (void)</td></tr>
<tr class="memdesc:a30cb5d865534284b230e238e42924fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables FIQ host interrupts in AINTC.  <a href="#a30cb5d865534284b230e238e42924fd6">More...</a><br /></td></tr>
<tr class="separator:a30cb5d865534284b230e238e42924fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216cbc1f5aed0d7e5f7ba557e730b0e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a216cbc1f5aed0d7e5f7ba557e730b0e9">IntAINTCInit</a> (void)</td></tr>
<tr class="memdesc:a216cbc1f5aed0d7e5f7ba557e730b0e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to setup the AINTC. This API shall be called before using the AINTC. All the host interruptsi will be disabled after calling this API. The user shall enable all the interrupts required for processing.  <a href="#a216cbc1f5aed0d7e5f7ba557e730b0e9">More...</a><br /></td></tr>
<tr class="separator:a216cbc1f5aed0d7e5f7ba557e730b0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab762b4e340eb694a59114d16a252919f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#ab762b4e340eb694a59114d16a252919f">IntMasterIRQEnable</a> (void)</td></tr>
<tr class="memdesc:ab762b4e340eb694a59114d16a252919f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the processor IRQ only in CPSR. Makes the processor to respond to IRQs. This does not affect the set of interrupts enabled/disabled in the AINTC.  <a href="#ab762b4e340eb694a59114d16a252919f">More...</a><br /></td></tr>
<tr class="separator:ab762b4e340eb694a59114d16a252919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5ffeca4b44276baa4181d3311a97fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#acb5ffeca4b44276baa4181d3311a97fc">IntMasterIRQDisable</a> (void)</td></tr>
<tr class="memdesc:acb5ffeca4b44276baa4181d3311a97fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the processor IRQ only in CPSR.Prevents the processor to respond to IRQs. This does not affect the set of interrupts enabled/disabled in the AINTC.  <a href="#acb5ffeca4b44276baa4181d3311a97fc">More...</a><br /></td></tr>
<tr class="separator:acb5ffeca4b44276baa4181d3311a97fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4febbbc95b51d284bc346b5aa788a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#a4d4febbbc95b51d284bc346b5aa788a2">IntMasterFIQEnable</a> (void)</td></tr>
<tr class="memdesc:a4d4febbbc95b51d284bc346b5aa788a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the processor FIQ only in CPSR. Makes the processor to respond to FIQs. This does not affect the set of interrupts enabled/disabled in the AINTC.  <a href="#a4d4febbbc95b51d284bc346b5aa788a2">More...</a><br /></td></tr>
<tr class="separator:a4d4febbbc95b51d284bc346b5aa788a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae274b2821fba73c2739571453cc045a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#aae274b2821fba73c2739571453cc045a">IntMasterFIQDisable</a> (void)</td></tr>
<tr class="memdesc:aae274b2821fba73c2739571453cc045a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the processor FIQ only in CPSR.Prevents the processor to respond to FIQs. This does not affect the set of interrupts enabled/disabled in the AINTC.  <a href="#aae274b2821fba73c2739571453cc045a">More...</a><br /></td></tr>
<tr class="separator:aae274b2821fba73c2739571453cc045a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad127dedd30b9a62678d2151127124915"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#ad127dedd30b9a62678d2151127124915">IntMasterStatusGet</a> (void)</td></tr>
<tr class="memdesc:ad127dedd30b9a62678d2151127124915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the status of the interrupts FIQ and IRQ.  <a href="#ad127dedd30b9a62678d2151127124915">More...</a><br /></td></tr>
<tr class="separator:ad127dedd30b9a62678d2151127124915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68c251cea09ef839cfe9c0a026187be"><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#ab68c251cea09ef839cfe9c0a026187be">IntDisable</a> (void)</td></tr>
<tr class="memdesc:ab68c251cea09ef839cfe9c0a026187be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read and save the stasus and Disables the processor IRQ . Prevents the processor to respond to IRQs.  <a href="#ab68c251cea09ef839cfe9c0a026187be">More...</a><br /></td></tr>
<tr class="separator:ab68c251cea09ef839cfe9c0a026187be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73510d3aee06d2448dcb583e5d22968"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="interrupt_8c.html#aa73510d3aee06d2448dcb583e5d22968">IntEnable</a> (unsigned char status)</td></tr>
<tr class="memdesc:aa73510d3aee06d2448dcb583e5d22968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore the processor IRQ only status. This does not affect the set of interrupts enabled/disabled in the AINTC.  <a href="#aa73510d3aee06d2448dcb583e5d22968">More...</a><br /></td></tr>
<tr class="separator:aa73510d3aee06d2448dcb583e5d22968"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains the APIs for configuring AINTC. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a216cbc1f5aed0d7e5f7ba557e730b0e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntAINTCInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to setup the AINTC. This API shall be called before using the AINTC. All the host interruptsi will be disabled after calling this API. The user shall enable all the interrupts required for processing. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a444a31ec996cdfeec24168a6bc5bc4cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char IntChannelGet </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the channel number for a system interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt Number</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Channel Number. </dd></dl>

</div>
</div>
<a class="anchor" id="a2315050a4707c58de742a7bdb6fce944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntChannelSet </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the channel number for a system interrupt. Channel numbers 0-1 are mapped to FIQ and Channel numbers 2-31 are mapped to IRQ of ARM. One or more system interrupt can be mapped to one channel. However, one system interrupt can not be mapped to multiple channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt Number </td></tr>
    <tr><td class="paramname">channel</td><td>- Channel Number to be set</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ab68c251cea09ef839cfe9c0a026187be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char IntDisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read and save the stasus and Disables the processor IRQ . Prevents the processor to respond to IRQs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current status of IRQ</dd></dl>
<p>Note: This function call shall be done only in previleged mode of ARM </p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="interrupt_8c_ab68c251cea09ef839cfe9c0a026187be_cgraph.png" border="0" usemap="#interrupt_8c_ab68c251cea09ef839cfe9c0a026187be_cgraph" alt=""/></div>
<map name="interrupt_8c_ab68c251cea09ef839cfe9c0a026187be_cgraph" id="interrupt_8c_ab68c251cea09ef839cfe9c0a026187be_cgraph">
<area shape="rect" id="node2" href="interrupt_8c.html#ad127dedd30b9a62678d2151127124915" title="Returns the status of the interrupts FIQ and IRQ. " alt="" coords="139,5,275,32"/>
<area shape="rect" id="node3" href="interrupt_8c.html#acb5ffeca4b44276baa4181d3311a97fc" title="Disables the processor IRQ only in CPSR.Prevents the processor to respond to IRQs. This does not affect the set of interrupts enabled/disabled in the AINTC. " alt="" coords="135,56,280,83"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa73510d3aee06d2448dcb583e5d22968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>status</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restore the processor IRQ only status. This does not affect the set of interrupts enabled/disabled in the AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">The</td><td>status returned by the IntDisable fundtion.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note: This function call shall be done only in previleged mode of ARM </p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="interrupt_8c_aa73510d3aee06d2448dcb583e5d22968_cgraph.png" border="0" usemap="#interrupt_8c_aa73510d3aee06d2448dcb583e5d22968_cgraph" alt=""/></div>
<map name="interrupt_8c_aa73510d3aee06d2448dcb583e5d22968_cgraph" id="interrupt_8c_aa73510d3aee06d2448dcb583e5d22968_cgraph">
<area shape="rect" id="node2" href="interrupt_8c.html#ab762b4e340eb694a59114d16a252919f" title="Enables the processor IRQ only in CPSR. Makes the processor to respond to IRQs. This does not affect ..." alt="" coords="131,5,272,32"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a30cb5d865534284b230e238e42924fd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntFIQDisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables FIQ host interrupts in AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a5cd0cfc1a32f73a1a5134d76fcacd733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntFIQEnable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables FIQ in AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="abded5bc491aa3e276202d3255ae904e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntGlobalDisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables interrupts in GER register of AINTC. No interrupts will be signaled by the AINTC to the ARM core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="af9ea132f26754d4ef754f8e0efd65ee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntGlobalEnable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables interrupts in GER register of AINTC. FIQ and IRQ will be signaled for processing. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a2d66d6dd7226083be390b94f4caa49fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntIRQDisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables IRQ in HIER register of AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a66ae177818daddb7c73ea03249a4a814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntIRQEnable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables IRQ in HIER register of AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="aae274b2821fba73c2739571453cc045a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntMasterFIQDisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the processor FIQ only in CPSR.Prevents the processor to respond to FIQs. This does not affect the set of interrupts enabled/disabled in the AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note: This function call shall be done only in previleged mode of ARM </p>

</div>
</div>
<a class="anchor" id="a4d4febbbc95b51d284bc346b5aa788a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntMasterFIQEnable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the processor FIQ only in CPSR. Makes the processor to respond to FIQs. This does not affect the set of interrupts enabled/disabled in the AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note: This function call shall be done only in previleged mode of ARM </p>

</div>
</div>
<a class="anchor" id="acb5ffeca4b44276baa4181d3311a97fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntMasterIRQDisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the processor IRQ only in CPSR.Prevents the processor to respond to IRQs. This does not affect the set of interrupts enabled/disabled in the AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note: This function call shall be done only in previleged mode of ARM </p>

</div>
</div>
<a class="anchor" id="ab762b4e340eb694a59114d16a252919f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntMasterIRQEnable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the processor IRQ only in CPSR. Makes the processor to respond to IRQs. This does not affect the set of interrupts enabled/disabled in the AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note: This function call shall be done only in previleged mode of ARM </p>

</div>
</div>
<a class="anchor" id="ad127dedd30b9a62678d2151127124915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int IntMasterStatusGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the status of the interrupts FIQ and IRQ. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status of interrupt as in CPSR.</dd></dl>
<p>Note: This function call shall be done only in previleged mode of ARM </p>

</div>
</div>
<a class="anchor" id="a1ba160b3eddc19a9b5f3d1fa10ff6f46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(void)&#160;</td>
          <td class="paramname"><em>fnHandler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Registers an interrupt Handler in the interrupt vector table for system interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt Number </td></tr>
    <tr><td class="paramname">fnHandler</td><td>- Function pointer to the ISR</td></tr>
  </table>
  </dd>
</dl>
<p>Note: When the interrupt occurs for the sytem interrupt number indicated, the control goes to the ISR given as the parameter.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a61c6399c8b062fe736107872d35bc335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntSystemDisable </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the sytem interrupt in the AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt number</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="abe0fc487514af7fb2b839b713da2dff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntSystemEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the sytem interrupt in AINTC. The interrupt will be processed only if it is enabled in AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt number</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a6583ca8d7b474ed993ce31b45ef1dfd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntSystemStatusClear </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears a sytem interrupt status in AINTC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt number</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a27b74a838775cc8a14c17755048f49f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int IntSystemStatusEnabledGet </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enabled status of a system interrupt. This will return 1 if the status is set, and return 0 if the status is clear. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt Number</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Enabled Interrupt Status. </dd></dl>

</div>
</div>
<a class="anchor" id="ae7aeb55359c3a2736025674554518e15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int IntSystemStatusRawGet </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the raw status of a system interrupt. This will return 1 if the status is set and return 0 if the status is clear. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt number</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Raw Interrupt Status </dd></dl>

</div>
</div>
<a class="anchor" id="a1c5eb5508fc4414e995db1091b4bc70f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IntUnRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>intrNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unregisters an interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrNum</td><td>- Interrupt Number</td></tr>
  </table>
  </dd>
</dl>
<p>Note: Once an interrupt is unregistered it will enter infinite loop once an interrupt occurs</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
