
Cloud_Tub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000124fc  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000124fc  000124fc  000224fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000098  20000000  00012504  00030000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00004644  20000098  0001259c  00030098  2**2
                  ALLOC
  4 .stack        00002004  200046dc  00016be0  00030098  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00030098  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000300c0  2**0
                  CONTENTS, READONLY
  7 .debug_info   0004df63  00000000  00000000  00030119  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000069c8  00000000  00000000  0007e07c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000091c9  00000000  00000000  00084a44  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000019f0  00000000  00000000  0008dc0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000017f0  00000000  00000000  0008f5fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000251bf  00000000  00000000  00090ded  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00023186  00000000  00000000  000b5fac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0009beb2  00000000  00000000  000d9132  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00006620  00000000  00000000  00174fe4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
 * \note This will not change setting in user's configuration structure.
 *
 * \param[in, out] module  Pointer to the software instance struct
 */
void rtc_calendar_swap_time_mode(struct rtc_module *const module)
{
       0:	200066e0 	.word	0x200066e0
       4:	0000a4a5 	.word	0x0000a4a5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
       8:	0000a59d 	.word	0x0000a59d
       c:	0000a59d 	.word	0x0000a59d
	...
	rtc_calendar_get_time(module, &time);

	/* Check current mode. */
	if (module->clock_24h) {
		/* Set pm flag. */
		time.pm = (uint8_t)(time.hour / 12);
      2c:	0000a905 	.word	0x0000a905
	...
      38:	0000aa21 	.word	0x0000aa21
      3c:	0000aa69 	.word	0x0000aa69
      40:	0000a59d 	.word	0x0000a59d

		/* Set 12h clock hour value. */
		time.hour = time.hour % 12;
      44:	0000a59d 	.word	0x0000a59d
      48:	0000a59d 	.word	0x0000a59d
      4c:	00007405 	.word	0x00007405
      50:	00006e91 	.word	0x00006e91
      54:	0000a59d 	.word	0x0000a59d
      58:	0000a59d 	.word	0x0000a59d
		if (time.hour == 0) {
      5c:	0000a59d 	.word	0x0000a59d
      60:	0000a59d 	.word	0x0000a59d
			time.hour = 12;
      64:	00007add 	.word	0x00007add
      68:	00007af5 	.word	0x00007af5
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      6c:	00007b0d 	.word	0x00007b0d
      70:	00007b25 	.word	0x00007b25
      74:	00007b3d 	.word	0x00007b3d
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      78:	00007b55 	.word	0x00007b55
      7c:	0000a3ed 	.word	0x0000a3ed
      80:	0000a401 	.word	0x0000a401
      84:	0000a415 	.word	0x0000a415
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
      88:	00000121 	.word	0x00000121
      8c:	00000135 	.word	0x00000135
      90:	00000149 	.word	0x00000149
	...
      9c:	00006cbd 	.word	0x00006cbd
      a0:	0000a59d 	.word	0x0000a59d
      a4:	0000a59d 	.word	0x0000a59d
			alarm.time.hour = alarm.time.hour % 12;
      a8:	0000a59d 	.word	0x0000a59d
      ac:	0000a59d 	.word	0x0000a59d
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
			if (alarm.time.hour == 0) {
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
				alarm.time.hour = 12;
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
			}
			module->clock_24h = false;
      d0:	20000098 	.word	0x20000098
      d4:	00000000 	.word	0x00000000
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      d8:	00012504 	.word	0x00012504

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
			module->clock_24h = true;
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
		if (time.hour == 0) {
			time.hour = 12;
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000009c 	.word	0x2000009c
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
			module->clock_24h = true;
		}

		/* Change value in configuration structure. */
		module->clock_24h = false;
     108:	00012504 	.word	0x00012504
     10c:	00012504 	.word	0x00012504
	} else {
		/* Set hour value based on pm flag. */
		if (time.pm == 1) {
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 * \brief Initialize the delay driver.
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
     114:	b580      	push	{r7, lr}
     116:	af00      	add	r7, sp, #0
}
     118:	46c0      	nop			; (mov r8, r8)
     11a:	46bd      	mov	sp, r7
     11c:	bd80      	pop	{r7, pc}
			time.hour = time.hour + 12;
     11e:	46c0      	nop			; (mov r8, r8)

00000120 <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     120:	b580      	push	{r7, lr}
     122:	af00      	add	r7, sp, #0
     124:	2000      	movs	r0, #0
     126:	4b02      	ldr	r3, [pc, #8]	; (130 <TC3_Handler+0x10>)
     128:	4798      	blx	r3
     12a:	46c0      	nop			; (mov r8, r8)
     12c:	46bd      	mov	sp, r7
     12e:	bd80      	pop	{r7, pc}
     130:	0000015d 	.word	0x0000015d

00000134 <TC4_Handler>:
     134:	b580      	push	{r7, lr}
     136:	af00      	add	r7, sp, #0
     138:	2001      	movs	r0, #1
     13a:	4b02      	ldr	r3, [pc, #8]	; (144 <TC4_Handler+0x10>)
     13c:	4798      	blx	r3
     13e:	46c0      	nop			; (mov r8, r8)
     140:	46bd      	mov	sp, r7
     142:	bd80      	pop	{r7, pc}
     144:	0000015d 	.word	0x0000015d

00000148 <TC5_Handler>:
     148:	b580      	push	{r7, lr}
     14a:	af00      	add	r7, sp, #0
     14c:	2002      	movs	r0, #2
     14e:	4b02      	ldr	r3, [pc, #8]	; (158 <TC5_Handler+0x10>)
     150:	4798      	blx	r3
     152:	46c0      	nop			; (mov r8, r8)
     154:	46bd      	mov	sp, r7
     156:	bd80      	pop	{r7, pc}
     158:	0000015d 	.word	0x0000015d

0000015c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     15c:	b580      	push	{r7, lr}
     15e:	b084      	sub	sp, #16
     160:	af00      	add	r7, sp, #0
     162:	0002      	movs	r2, r0
     164:	1dfb      	adds	r3, r7, #7
     166:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
     168:	1dfb      	adds	r3, r7, #7
     16a:	781a      	ldrb	r2, [r3, #0]
{
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     16c:	4b28      	ldr	r3, [pc, #160]	; (210 <_tc_interrupt_handler+0xb4>)
     16e:	0092      	lsls	r2, r2, #2
     170:	58d3      	ldr	r3, [r2, r3]
     172:	60fb      	str	r3, [r7, #12]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     174:	68fb      	ldr	r3, [r7, #12]
     176:	681b      	ldr	r3, [r3, #0]
     178:	7b9b      	ldrb	r3, [r3, #14]
     17a:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
     17c:	68fa      	ldr	r2, [r7, #12]
     17e:	7e12      	ldrb	r2, [r2, #24]
	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     180:	4013      	ands	r3, r2
     182:	b2da      	uxtb	r2, r3
			module->register_callback_mask &
			module->enable_callback_mask;
     184:	68fb      	ldr	r3, [r7, #12]
     186:	7e59      	ldrb	r1, [r3, #25]
	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     188:	230b      	movs	r3, #11
     18a:	18fb      	adds	r3, r7, r3
     18c:	400a      	ands	r2, r1
     18e:	701a      	strb	r2, [r3, #0]
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     190:	230b      	movs	r3, #11
     192:	18fb      	adds	r3, r7, r3
     194:	781b      	ldrb	r3, [r3, #0]
     196:	2201      	movs	r2, #1
     198:	4013      	ands	r3, r2
     19a:	d008      	beq.n	1ae <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     19c:	68fb      	ldr	r3, [r7, #12]
     19e:	689b      	ldr	r3, [r3, #8]
     1a0:	68fa      	ldr	r2, [r7, #12]
     1a2:	0010      	movs	r0, r2
     1a4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     1a6:	68fb      	ldr	r3, [r7, #12]
     1a8:	681b      	ldr	r3, [r3, #0]
     1aa:	2201      	movs	r2, #1
     1ac:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     1ae:	230b      	movs	r3, #11
     1b0:	18fb      	adds	r3, r7, r3
     1b2:	781b      	ldrb	r3, [r3, #0]
     1b4:	2202      	movs	r2, #2
     1b6:	4013      	ands	r3, r2
     1b8:	d008      	beq.n	1cc <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
     1ba:	68fb      	ldr	r3, [r7, #12]
     1bc:	68db      	ldr	r3, [r3, #12]
     1be:	68fa      	ldr	r2, [r7, #12]
     1c0:	0010      	movs	r0, r2
     1c2:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     1c4:	68fb      	ldr	r3, [r7, #12]
     1c6:	681b      	ldr	r3, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     1cc:	230b      	movs	r3, #11
     1ce:	18fb      	adds	r3, r7, r3
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2210      	movs	r2, #16
     1d4:	4013      	ands	r3, r2
     1d6:	d008      	beq.n	1ea <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     1d8:	68fb      	ldr	r3, [r7, #12]
     1da:	691b      	ldr	r3, [r3, #16]
     1dc:	68fa      	ldr	r2, [r7, #12]
     1de:	0010      	movs	r0, r2
     1e0:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     1e2:	68fb      	ldr	r3, [r7, #12]
     1e4:	681b      	ldr	r3, [r3, #0]
     1e6:	2210      	movs	r2, #16
     1e8:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     1ea:	230b      	movs	r3, #11
     1ec:	18fb      	adds	r3, r7, r3
     1ee:	781b      	ldrb	r3, [r3, #0]
     1f0:	2220      	movs	r2, #32
     1f2:	4013      	ands	r3, r2
     1f4:	d008      	beq.n	208 <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     1f6:	68fb      	ldr	r3, [r7, #12]
     1f8:	695b      	ldr	r3, [r3, #20]
     1fa:	68fa      	ldr	r2, [r7, #12]
     1fc:	0010      	movs	r0, r2
     1fe:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     200:	68fb      	ldr	r3, [r7, #12]
     202:	681b      	ldr	r3, [r3, #0]
     204:	2220      	movs	r2, #32
     206:	739a      	strb	r2, [r3, #14]
	}
}
     208:	46c0      	nop			; (mov r8, r8)
     20a:	46bd      	mov	sp, r7
     20c:	b004      	add	sp, #16
     20e:	bd80      	pop	{r7, pc}
     210:	20004458 	.word	0x20004458

00000214 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     214:	b580      	push	{r7, lr}
     216:	b082      	sub	sp, #8
     218:	af00      	add	r7, sp, #0
     21a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     21c:	687b      	ldr	r3, [r7, #4]
     21e:	2200      	movs	r2, #0
     220:	701a      	strb	r2, [r3, #0]
}
     222:	46c0      	nop			; (mov r8, r8)
     224:	46bd      	mov	sp, r7
     226:	b002      	add	sp, #8
     228:	bd80      	pop	{r7, pc}
     22a:	46c0      	nop			; (mov r8, r8)

0000022c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     22c:	b580      	push	{r7, lr}
     22e:	b082      	sub	sp, #8
     230:	af00      	add	r7, sp, #0
     232:	0002      	movs	r2, r0
     234:	6039      	str	r1, [r7, #0]
     236:	1dfb      	adds	r3, r7, #7
     238:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     23a:	1dfb      	adds	r3, r7, #7
     23c:	781b      	ldrb	r3, [r3, #0]
     23e:	2b01      	cmp	r3, #1
     240:	d00a      	beq.n	258 <system_apb_clock_set_mask+0x2c>
     242:	2b02      	cmp	r3, #2
     244:	d00f      	beq.n	266 <system_apb_clock_set_mask+0x3a>
     246:	2b00      	cmp	r3, #0
     248:	d114      	bne.n	274 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     24a:	4b0e      	ldr	r3, [pc, #56]	; (284 <system_apb_clock_set_mask+0x58>)
     24c:	4a0d      	ldr	r2, [pc, #52]	; (284 <system_apb_clock_set_mask+0x58>)
     24e:	6991      	ldr	r1, [r2, #24]
     250:	683a      	ldr	r2, [r7, #0]
     252:	430a      	orrs	r2, r1
     254:	619a      	str	r2, [r3, #24]
			break;
     256:	e00f      	b.n	278 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     258:	4b0a      	ldr	r3, [pc, #40]	; (284 <system_apb_clock_set_mask+0x58>)
     25a:	4a0a      	ldr	r2, [pc, #40]	; (284 <system_apb_clock_set_mask+0x58>)
     25c:	69d1      	ldr	r1, [r2, #28]
     25e:	683a      	ldr	r2, [r7, #0]
     260:	430a      	orrs	r2, r1
     262:	61da      	str	r2, [r3, #28]
			break;
     264:	e008      	b.n	278 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     266:	4b07      	ldr	r3, [pc, #28]	; (284 <system_apb_clock_set_mask+0x58>)
     268:	4a06      	ldr	r2, [pc, #24]	; (284 <system_apb_clock_set_mask+0x58>)
     26a:	6a11      	ldr	r1, [r2, #32]
     26c:	683a      	ldr	r2, [r7, #0]
     26e:	430a      	orrs	r2, r1
     270:	621a      	str	r2, [r3, #32]
			break;
     272:	e001      	b.n	278 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     274:	2317      	movs	r3, #23
     276:	e000      	b.n	27a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     278:	2300      	movs	r3, #0
}
     27a:	0018      	movs	r0, r3
     27c:	46bd      	mov	sp, r7
     27e:	b002      	add	sp, #8
     280:	bd80      	pop	{r7, pc}
     282:	46c0      	nop			; (mov r8, r8)
     284:	40000400 	.word	0x40000400

00000288 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     288:	b580      	push	{r7, lr}
     28a:	b082      	sub	sp, #8
     28c:	af00      	add	r7, sp, #0
     28e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     290:	687b      	ldr	r3, [r7, #4]
     292:	2280      	movs	r2, #128	; 0x80
     294:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     296:	687b      	ldr	r3, [r7, #4]
     298:	2200      	movs	r2, #0
     29a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     29c:	687b      	ldr	r3, [r7, #4]
     29e:	2201      	movs	r2, #1
     2a0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     2a2:	687b      	ldr	r3, [r7, #4]
     2a4:	2200      	movs	r2, #0
     2a6:	70da      	strb	r2, [r3, #3]
}
     2a8:	46c0      	nop			; (mov r8, r8)
     2aa:	46bd      	mov	sp, r7
     2ac:	b002      	add	sp, #8
     2ae:	bd80      	pop	{r7, pc}

000002b0 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
     2b0:	b580      	push	{r7, lr}
     2b2:	b084      	sub	sp, #16
     2b4:	af00      	add	r7, sp, #0
     2b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     2b8:	687b      	ldr	r3, [r7, #4]
     2ba:	681b      	ldr	r3, [r3, #0]
     2bc:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     2be:	68fb      	ldr	r3, [r7, #12]
     2c0:	7bdb      	ldrb	r3, [r3, #15]
     2c2:	b2db      	uxtb	r3, r3
     2c4:	001a      	movs	r2, r3
     2c6:	2380      	movs	r3, #128	; 0x80
     2c8:	4013      	ands	r3, r2
     2ca:	1e5a      	subs	r2, r3, #1
     2cc:	4193      	sbcs	r3, r2
     2ce:	b2db      	uxtb	r3, r3
#endif
}
     2d0:	0018      	movs	r0, r3
     2d2:	46bd      	mov	sp, r7
     2d4:	b004      	add	sp, #16
     2d6:	bd80      	pop	{r7, pc}

000002d8 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     2d8:	b590      	push	{r4, r7, lr}
     2da:	b087      	sub	sp, #28
     2dc:	af00      	add	r7, sp, #0
     2de:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     2e0:	2308      	movs	r3, #8
     2e2:	18fb      	adds	r3, r7, r3
     2e4:	4a0d      	ldr	r2, [pc, #52]	; (31c <_tc_get_inst_index+0x44>)
     2e6:	ca13      	ldmia	r2!, {r0, r1, r4}
     2e8:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     2ea:	2300      	movs	r3, #0
     2ec:	617b      	str	r3, [r7, #20]
     2ee:	e00d      	b.n	30c <_tc_get_inst_index+0x34>
		if (hw == tc_modules[i]) {
     2f0:	2308      	movs	r3, #8
     2f2:	18fb      	adds	r3, r7, r3
     2f4:	697a      	ldr	r2, [r7, #20]
     2f6:	0092      	lsls	r2, r2, #2
     2f8:	58d2      	ldr	r2, [r2, r3]
     2fa:	687b      	ldr	r3, [r7, #4]
     2fc:	429a      	cmp	r2, r3
     2fe:	d102      	bne.n	306 <_tc_get_inst_index+0x2e>
			return i;
     300:	697b      	ldr	r3, [r7, #20]
     302:	b2db      	uxtb	r3, r3
     304:	e006      	b.n	314 <_tc_get_inst_index+0x3c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     306:	697b      	ldr	r3, [r7, #20]
     308:	3301      	adds	r3, #1
     30a:	617b      	str	r3, [r7, #20]
     30c:	697b      	ldr	r3, [r7, #20]
     30e:	2b02      	cmp	r3, #2
     310:	d9ee      	bls.n	2f0 <_tc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     312:	2300      	movs	r3, #0
}
     314:	0018      	movs	r0, r3
     316:	46bd      	mov	sp, r7
     318:	b007      	add	sp, #28
     31a:	bd90      	pop	{r4, r7, pc}
     31c:	00010bb8 	.word	0x00010bb8

00000320 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     320:	b590      	push	{r4, r7, lr}
     322:	b08d      	sub	sp, #52	; 0x34
     324:	af00      	add	r7, sp, #0
     326:	60f8      	str	r0, [r7, #12]
     328:	60b9      	str	r1, [r7, #8]
     32a:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(config);

	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
     32c:	232e      	movs	r3, #46	; 0x2e
     32e:	18fb      	adds	r3, r7, r3
     330:	2200      	movs	r2, #0
     332:	801a      	strh	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
     334:	232d      	movs	r3, #45	; 0x2d
     336:	18fb      	adds	r3, r7, r3
     338:	2200      	movs	r2, #0
     33a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
     33c:	232c      	movs	r3, #44	; 0x2c
     33e:	18fb      	adds	r3, r7, r3
     340:	2200      	movs	r2, #0
     342:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     344:	2329      	movs	r3, #41	; 0x29
     346:	18fc      	adds	r4, r7, r3
     348:	68bb      	ldr	r3, [r7, #8]
     34a:	0018      	movs	r0, r3
     34c:	4bbf      	ldr	r3, [pc, #764]	; (64c <tc_init+0x32c>)
     34e:	4798      	blx	r3
     350:	0003      	movs	r3, r0
     352:	7023      	strb	r3, [r4, #0]

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
     354:	2324      	movs	r3, #36	; 0x24
     356:	18fa      	adds	r2, r7, r3
     358:	4bbd      	ldr	r3, [pc, #756]	; (650 <tc_init+0x330>)
     35a:	0010      	movs	r0, r2
     35c:	0019      	movs	r1, r3
     35e:	2303      	movs	r3, #3
     360:	001a      	movs	r2, r3
     362:	4bbc      	ldr	r3, [pc, #752]	; (654 <tc_init+0x334>)
     364:	4798      	blx	r3
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
     366:	231c      	movs	r3, #28
     368:	18fa      	adds	r2, r7, r3
     36a:	4bbb      	ldr	r3, [pc, #748]	; (658 <tc_init+0x338>)
     36c:	0010      	movs	r0, r2
     36e:	0019      	movs	r1, r3
     370:	2306      	movs	r3, #6
     372:	001a      	movs	r2, r3
     374:	4bb7      	ldr	r3, [pc, #732]	; (654 <tc_init+0x334>)
     376:	4798      	blx	r3
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
     378:	232b      	movs	r3, #43	; 0x2b
     37a:	18fb      	adds	r3, r7, r3
     37c:	2200      	movs	r2, #0
     37e:	701a      	strb	r2, [r3, #0]
     380:	e00e      	b.n	3a0 <tc_init+0x80>
		module_inst->callback[i]        = NULL;
     382:	232b      	movs	r3, #43	; 0x2b
     384:	18fb      	adds	r3, r7, r3
     386:	781a      	ldrb	r2, [r3, #0]
     388:	68fb      	ldr	r3, [r7, #12]
     38a:	3202      	adds	r2, #2
     38c:	0092      	lsls	r2, r2, #2
     38e:	2100      	movs	r1, #0
     390:	50d1      	str	r1, [r2, r3]
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
     392:	232b      	movs	r3, #43	; 0x2b
     394:	18fb      	adds	r3, r7, r3
     396:	781a      	ldrb	r2, [r3, #0]
     398:	232b      	movs	r3, #43	; 0x2b
     39a:	18fb      	adds	r3, r7, r3
     39c:	3201      	adds	r2, #1
     39e:	701a      	strb	r2, [r3, #0]
     3a0:	232b      	movs	r3, #43	; 0x2b
     3a2:	18fb      	adds	r3, r7, r3
     3a4:	781b      	ldrb	r3, [r3, #0]
     3a6:	2b03      	cmp	r3, #3
     3a8:	d9eb      	bls.n	382 <tc_init+0x62>
		module_inst->callback[i]        = NULL;
	}
	module_inst->register_callback_mask     = 0x00;
     3aa:	68fb      	ldr	r3, [r7, #12]
     3ac:	2200      	movs	r2, #0
     3ae:	761a      	strb	r2, [r3, #24]
	module_inst->enable_callback_mask       = 0x00;
     3b0:	68fb      	ldr	r3, [r7, #12]
     3b2:	2200      	movs	r2, #0
     3b4:	765a      	strb	r2, [r3, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     3b6:	2329      	movs	r3, #41	; 0x29
     3b8:	18fb      	adds	r3, r7, r3
     3ba:	781a      	ldrb	r2, [r3, #0]
     3bc:	4ba7      	ldr	r3, [pc, #668]	; (65c <tc_init+0x33c>)
     3be:	0092      	lsls	r2, r2, #2
     3c0:	68f9      	ldr	r1, [r7, #12]
     3c2:	50d1      	str	r1, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     3c4:	68fb      	ldr	r3, [r7, #12]
     3c6:	68ba      	ldr	r2, [r7, #8]
     3c8:	601a      	str	r2, [r3, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     3ca:	687b      	ldr	r3, [r7, #4]
     3cc:	789b      	ldrb	r3, [r3, #2]
     3ce:	2b08      	cmp	r3, #8
     3d0:	d108      	bne.n	3e4 <tc_init+0xc4>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
     3d2:	2329      	movs	r3, #41	; 0x29
     3d4:	18fb      	adds	r3, r7, r3
     3d6:	781b      	ldrb	r3, [r3, #0]
     3d8:	3303      	adds	r3, #3
     3da:	2201      	movs	r2, #1
     3dc:	4013      	ands	r3, r2
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     3de:	d001      	beq.n	3e4 <tc_init+0xc4>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     3e0:	2317      	movs	r3, #23
     3e2:	e1c4      	b.n	76e <tc_init+0x44e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     3e4:	687b      	ldr	r3, [r7, #4]
     3e6:	789a      	ldrb	r2, [r3, #2]
     3e8:	68fb      	ldr	r3, [r7, #12]
     3ea:	711a      	strb	r2, [r3, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     3ec:	68bb      	ldr	r3, [r7, #8]
     3ee:	881b      	ldrh	r3, [r3, #0]
     3f0:	b29b      	uxth	r3, r3
     3f2:	001a      	movs	r2, r3
     3f4:	2301      	movs	r3, #1
     3f6:	4013      	ands	r3, r2
     3f8:	d001      	beq.n	3fe <tc_init+0xde>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     3fa:	2305      	movs	r3, #5
     3fc:	e1b7      	b.n	76e <tc_init+0x44e>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     3fe:	68bb      	ldr	r3, [r7, #8]
     400:	7bdb      	ldrb	r3, [r3, #15]
     402:	b2db      	uxtb	r3, r3
     404:	001a      	movs	r2, r3
     406:	2310      	movs	r3, #16
     408:	4013      	ands	r3, r2
     40a:	d001      	beq.n	410 <tc_init+0xf0>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
     40c:	231c      	movs	r3, #28
     40e:	e1ae      	b.n	76e <tc_init+0x44e>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     410:	68bb      	ldr	r3, [r7, #8]
     412:	881b      	ldrh	r3, [r3, #0]
     414:	b29b      	uxth	r3, r3
     416:	001a      	movs	r2, r3
     418:	2302      	movs	r3, #2
     41a:	4013      	ands	r3, r2
     41c:	d001      	beq.n	422 <tc_init+0x102>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     41e:	231c      	movs	r3, #28
     420:	e1a5      	b.n	76e <tc_init+0x44e>
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
     422:	687b      	ldr	r3, [r7, #4]
     424:	7c1b      	ldrb	r3, [r3, #16]
     426:	2b00      	cmp	r3, #0
     428:	d017      	beq.n	45a <tc_init+0x13a>
		system_pinmux_get_config_defaults(&pin_config);
     42a:	2318      	movs	r3, #24
     42c:	18fb      	adds	r3, r7, r3
     42e:	0018      	movs	r0, r3
     430:	4b8b      	ldr	r3, [pc, #556]	; (660 <tc_init+0x340>)
     432:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     434:	687b      	ldr	r3, [r7, #4]
     436:	699b      	ldr	r3, [r3, #24]
     438:	b2da      	uxtb	r2, r3
     43a:	2318      	movs	r3, #24
     43c:	18fb      	adds	r3, r7, r3
     43e:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     440:	2318      	movs	r3, #24
     442:	18fb      	adds	r3, r7, r3
     444:	2201      	movs	r2, #1
     446:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[0].pin_out, &pin_config);
     448:	687b      	ldr	r3, [r7, #4]
     44a:	695b      	ldr	r3, [r3, #20]
	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
     44c:	b2db      	uxtb	r3, r3
     44e:	2218      	movs	r2, #24
     450:	18ba      	adds	r2, r7, r2
     452:	0011      	movs	r1, r2
     454:	0018      	movs	r0, r3
     456:	4b83      	ldr	r3, [pc, #524]	; (664 <tc_init+0x344>)
     458:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
     45a:	687b      	ldr	r3, [r7, #4]
     45c:	7f1b      	ldrb	r3, [r3, #28]
     45e:	2b00      	cmp	r3, #0
     460:	d017      	beq.n	492 <tc_init+0x172>
		system_pinmux_get_config_defaults(&pin_config);
     462:	2318      	movs	r3, #24
     464:	18fb      	adds	r3, r7, r3
     466:	0018      	movs	r0, r3
     468:	4b7d      	ldr	r3, [pc, #500]	; (660 <tc_init+0x340>)
     46a:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     46c:	687b      	ldr	r3, [r7, #4]
     46e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     470:	b2da      	uxtb	r2, r3
     472:	2318      	movs	r3, #24
     474:	18fb      	adds	r3, r7, r3
     476:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     478:	2318      	movs	r3, #24
     47a:	18fb      	adds	r3, r7, r3
     47c:	2201      	movs	r2, #1
     47e:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
     480:	687b      	ldr	r3, [r7, #4]
     482:	6a1b      	ldr	r3, [r3, #32]
	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
     484:	b2db      	uxtb	r3, r3
     486:	2218      	movs	r2, #24
     488:	18ba      	adds	r2, r7, r2
     48a:	0011      	movs	r1, r2
     48c:	0018      	movs	r0, r3
     48e:	4b75      	ldr	r3, [pc, #468]	; (664 <tc_init+0x344>)
     490:	4798      	blx	r3
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
     492:	2329      	movs	r3, #41	; 0x29
     494:	18fb      	adds	r3, r7, r3
     496:	781a      	ldrb	r2, [r3, #0]
     498:	231c      	movs	r3, #28
     49a:	18fb      	adds	r3, r7, r3
     49c:	0052      	lsls	r2, r2, #1
     49e:	5ad3      	ldrh	r3, [r2, r3]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     4a0:	0019      	movs	r1, r3
     4a2:	2002      	movs	r0, #2
     4a4:	4b70      	ldr	r3, [pc, #448]	; (668 <tc_init+0x348>)
     4a6:	4798      	blx	r3
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     4a8:	687b      	ldr	r3, [r7, #4]
     4aa:	789b      	ldrb	r3, [r3, #2]
     4ac:	2b08      	cmp	r3, #8
     4ae:	d10b      	bne.n	4c8 <tc_init+0x1a8>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
     4b0:	2329      	movs	r3, #41	; 0x29
     4b2:	18fb      	adds	r3, r7, r3
     4b4:	781b      	ldrb	r3, [r3, #0]
     4b6:	1c5a      	adds	r2, r3, #1
     4b8:	231c      	movs	r3, #28
     4ba:	18fb      	adds	r3, r7, r3
     4bc:	0052      	lsls	r2, r2, #1
     4be:	5ad3      	ldrh	r3, [r2, r3]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     4c0:	0019      	movs	r1, r3
     4c2:	2002      	movs	r0, #2
     4c4:	4b68      	ldr	r3, [pc, #416]	; (668 <tc_init+0x348>)
     4c6:	4798      	blx	r3
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
     4c8:	2314      	movs	r3, #20
     4ca:	18fb      	adds	r3, r7, r3
     4cc:	0018      	movs	r0, r3
     4ce:	4b67      	ldr	r3, [pc, #412]	; (66c <tc_init+0x34c>)
     4d0:	4798      	blx	r3
	gclk_chan_config.source_generator = config->clock_source;
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	781a      	ldrb	r2, [r3, #0]
     4d6:	2314      	movs	r3, #20
     4d8:	18fb      	adds	r3, r7, r3
     4da:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     4dc:	2329      	movs	r3, #41	; 0x29
     4de:	18fb      	adds	r3, r7, r3
     4e0:	781b      	ldrb	r3, [r3, #0]
     4e2:	2224      	movs	r2, #36	; 0x24
     4e4:	18ba      	adds	r2, r7, r2
     4e6:	5cd3      	ldrb	r3, [r2, r3]
     4e8:	2214      	movs	r2, #20
     4ea:	18ba      	adds	r2, r7, r2
     4ec:	0011      	movs	r1, r2
     4ee:	0018      	movs	r0, r3
     4f0:	4b5f      	ldr	r3, [pc, #380]	; (670 <tc_init+0x350>)
     4f2:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     4f4:	2329      	movs	r3, #41	; 0x29
     4f6:	18fb      	adds	r3, r7, r3
     4f8:	781b      	ldrb	r3, [r3, #0]
     4fa:	2224      	movs	r2, #36	; 0x24
     4fc:	18ba      	adds	r2, r7, r2
     4fe:	5cd3      	ldrb	r3, [r2, r3]
     500:	0018      	movs	r0, r3
     502:	4b5c      	ldr	r3, [pc, #368]	; (674 <tc_init+0x354>)
     504:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
			(uint32_t)config->counter_size |
     506:	687b      	ldr	r3, [r7, #4]
     508:	789a      	ldrb	r2, [r3, #2]
			(uint32_t)config->wave_generation |
     50a:	687b      	ldr	r3, [r7, #4]
     50c:	799b      	ldrb	r3, [r3, #6]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
     50e:	4313      	orrs	r3, r2
     510:	b2db      	uxtb	r3, r3
     512:	b29a      	uxth	r2, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
     514:	687b      	ldr	r3, [r7, #4]
     516:	891b      	ldrh	r3, [r3, #8]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
     518:	4313      	orrs	r3, r2
     51a:	b299      	uxth	r1, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;
     51c:	687b      	ldr	r3, [r7, #4]
     51e:	889a      	ldrh	r2, [r3, #4]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
     520:	232e      	movs	r3, #46	; 0x2e
     522:	18fb      	adds	r3, r7, r3
     524:	430a      	orrs	r2, r1
     526:	801a      	strh	r2, [r3, #0]
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
     528:	687b      	ldr	r3, [r7, #4]
     52a:	785b      	ldrb	r3, [r3, #1]
     52c:	2b00      	cmp	r3, #0
     52e:	d008      	beq.n	542 <tc_init+0x222>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     530:	232e      	movs	r3, #46	; 0x2e
     532:	18fb      	adds	r3, r7, r3
     534:	222e      	movs	r2, #46	; 0x2e
     536:	18ba      	adds	r2, r7, r2
     538:	8812      	ldrh	r2, [r2, #0]
     53a:	2180      	movs	r1, #128	; 0x80
     53c:	0109      	lsls	r1, r1, #4
     53e:	430a      	orrs	r2, r1
     540:	801a      	strh	r2, [r3, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     542:	46c0      	nop			; (mov r8, r8)
     544:	68fb      	ldr	r3, [r7, #12]
     546:	0018      	movs	r0, r3
     548:	4b4b      	ldr	r3, [pc, #300]	; (678 <tc_init+0x358>)
     54a:	4798      	blx	r3
     54c:	1e03      	subs	r3, r0, #0
     54e:	d1f9      	bne.n	544 <tc_init+0x224>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     550:	68bb      	ldr	r3, [r7, #8]
     552:	222e      	movs	r2, #46	; 0x2e
     554:	18ba      	adds	r2, r7, r2
     556:	8812      	ldrh	r2, [r2, #0]
     558:	801a      	strh	r2, [r3, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
     55a:	687b      	ldr	r3, [r7, #4]
     55c:	7b5b      	ldrb	r3, [r3, #13]
     55e:	2b00      	cmp	r3, #0
     560:	d003      	beq.n	56a <tc_init+0x24a>
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
     562:	232d      	movs	r3, #45	; 0x2d
     564:	18fb      	adds	r3, r7, r3
     566:	2204      	movs	r2, #4
     568:	701a      	strb	r2, [r3, #0]
	}

	if (config->count_direction) {
     56a:	687b      	ldr	r3, [r7, #4]
     56c:	7b9b      	ldrb	r3, [r3, #14]
     56e:	2b00      	cmp	r3, #0
     570:	d007      	beq.n	582 <tc_init+0x262>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     572:	232d      	movs	r3, #45	; 0x2d
     574:	18fb      	adds	r3, r7, r3
     576:	222d      	movs	r2, #45	; 0x2d
     578:	18ba      	adds	r2, r7, r2
     57a:	7812      	ldrb	r2, [r2, #0]
     57c:	2101      	movs	r1, #1
     57e:	430a      	orrs	r2, r1
     580:	701a      	strb	r2, [r3, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
     582:	46c0      	nop			; (mov r8, r8)
     584:	68fb      	ldr	r3, [r7, #12]
     586:	0018      	movs	r0, r3
     588:	4b3b      	ldr	r3, [pc, #236]	; (678 <tc_init+0x358>)
     58a:	4798      	blx	r3
     58c:	1e03      	subs	r3, r0, #0
     58e:	d1f9      	bne.n	584 <tc_init+0x264>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     590:	68bb      	ldr	r3, [r7, #8]
     592:	22ff      	movs	r2, #255	; 0xff
     594:	711a      	strb	r2, [r3, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
     596:	232d      	movs	r3, #45	; 0x2d
     598:	18fb      	adds	r3, r7, r3
     59a:	781b      	ldrb	r3, [r3, #0]
     59c:	2b00      	cmp	r3, #0
     59e:	d00b      	beq.n	5b8 <tc_init+0x298>
		while (tc_is_syncing(module_inst)) {
     5a0:	46c0      	nop			; (mov r8, r8)
     5a2:	68fb      	ldr	r3, [r7, #12]
     5a4:	0018      	movs	r0, r3
     5a6:	4b34      	ldr	r3, [pc, #208]	; (678 <tc_init+0x358>)
     5a8:	4798      	blx	r3
     5aa:	1e03      	subs	r3, r0, #0
     5ac:	d1f9      	bne.n	5a2 <tc_init+0x282>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     5ae:	68bb      	ldr	r3, [r7, #8]
     5b0:	222d      	movs	r2, #45	; 0x2d
     5b2:	18ba      	adds	r2, r7, r2
     5b4:	7812      	ldrb	r2, [r2, #0]
     5b6:	715a      	strb	r2, [r3, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
     5b8:	232c      	movs	r3, #44	; 0x2c
     5ba:	18fb      	adds	r3, r7, r3
     5bc:	687a      	ldr	r2, [r7, #4]
     5be:	7a92      	ldrb	r2, [r2, #10]
     5c0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
     5c2:	232a      	movs	r3, #42	; 0x2a
     5c4:	18fb      	adds	r3, r7, r3
     5c6:	2200      	movs	r2, #0
     5c8:	701a      	strb	r2, [r3, #0]
     5ca:	e01c      	b.n	606 <tc_init+0x2e6>
		if (config->enable_capture_on_channel[i] == true) {
     5cc:	232a      	movs	r3, #42	; 0x2a
     5ce:	18fb      	adds	r3, r7, r3
     5d0:	781b      	ldrb	r3, [r3, #0]
     5d2:	687a      	ldr	r2, [r7, #4]
     5d4:	18d3      	adds	r3, r2, r3
     5d6:	7adb      	ldrb	r3, [r3, #11]
     5d8:	2b00      	cmp	r3, #0
     5da:	d00d      	beq.n	5f8 <tc_init+0x2d8>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     5dc:	232a      	movs	r3, #42	; 0x2a
     5de:	18fb      	adds	r3, r7, r3
     5e0:	781b      	ldrb	r3, [r3, #0]
     5e2:	2210      	movs	r2, #16
     5e4:	409a      	lsls	r2, r3
     5e6:	0013      	movs	r3, r2
     5e8:	b2d9      	uxtb	r1, r3
     5ea:	232c      	movs	r3, #44	; 0x2c
     5ec:	18fb      	adds	r3, r7, r3
     5ee:	222c      	movs	r2, #44	; 0x2c
     5f0:	18ba      	adds	r2, r7, r2
     5f2:	7812      	ldrb	r2, [r2, #0]
     5f4:	430a      	orrs	r2, r1
     5f6:	701a      	strb	r2, [r3, #0]
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
     5f8:	232a      	movs	r3, #42	; 0x2a
     5fa:	18fb      	adds	r3, r7, r3
     5fc:	781a      	ldrb	r2, [r3, #0]
     5fe:	232a      	movs	r3, #42	; 0x2a
     600:	18fb      	adds	r3, r7, r3
     602:	3201      	adds	r2, #1
     604:	701a      	strb	r2, [r3, #0]
     606:	232a      	movs	r3, #42	; 0x2a
     608:	18fb      	adds	r3, r7, r3
     60a:	781b      	ldrb	r3, [r3, #0]
     60c:	2b01      	cmp	r3, #1
     60e:	d9dd      	bls.n	5cc <tc_init+0x2ac>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     610:	46c0      	nop			; (mov r8, r8)
     612:	68fb      	ldr	r3, [r7, #12]
     614:	0018      	movs	r0, r3
     616:	4b18      	ldr	r3, [pc, #96]	; (678 <tc_init+0x358>)
     618:	4798      	blx	r3
     61a:	1e03      	subs	r3, r0, #0
     61c:	d1f9      	bne.n	612 <tc_init+0x2f2>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     61e:	68bb      	ldr	r3, [r7, #8]
     620:	222c      	movs	r2, #44	; 0x2c
     622:	18ba      	adds	r2, r7, r2
     624:	7812      	ldrb	r2, [r2, #0]
     626:	719a      	strb	r2, [r3, #6]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     628:	46c0      	nop			; (mov r8, r8)
     62a:	68fb      	ldr	r3, [r7, #12]
     62c:	0018      	movs	r0, r3
     62e:	4b12      	ldr	r3, [pc, #72]	; (678 <tc_init+0x358>)
     630:	4798      	blx	r3
     632:	1e03      	subs	r3, r0, #0
     634:	d1f9      	bne.n	62a <tc_init+0x30a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     636:	68fb      	ldr	r3, [r7, #12]
     638:	791b      	ldrb	r3, [r3, #4]
     63a:	2b04      	cmp	r3, #4
     63c:	d01e      	beq.n	67c <tc_init+0x35c>
     63e:	2b08      	cmp	r3, #8
     640:	d100      	bne.n	644 <tc_init+0x324>
     642:	e070      	b.n	726 <tc_init+0x406>
     644:	2b00      	cmp	r3, #0
     646:	d04b      	beq.n	6e0 <tc_init+0x3c0>
     648:	e090      	b.n	76c <tc_init+0x44c>
     64a:	46c0      	nop			; (mov r8, r8)
     64c:	000002d9 	.word	0x000002d9
     650:	00010bc4 	.word	0x00010bc4
     654:	0000f419 	.word	0x0000f419
     658:	00010bc8 	.word	0x00010bc8
     65c:	20004458 	.word	0x20004458
     660:	00000289 	.word	0x00000289
     664:	0000a365 	.word	0x0000a365
     668:	0000022d 	.word	0x0000022d
     66c:	00000215 	.word	0x00000215
     670:	0000a079 	.word	0x0000a079
     674:	0000a0bd 	.word	0x0000a0bd
     678:	000002b1 	.word	0x000002b1
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
     67c:	46c0      	nop			; (mov r8, r8)
     67e:	68fb      	ldr	r3, [r7, #12]
     680:	0018      	movs	r0, r3
     682:	4b3d      	ldr	r3, [pc, #244]	; (778 <tc_init+0x458>)
     684:	4798      	blx	r3
     686:	1e03      	subs	r3, r0, #0
     688:	d1f9      	bne.n	67e <tc_init+0x35e>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
     68a:	687b      	ldr	r3, [r7, #4]
     68c:	2228      	movs	r2, #40	; 0x28
     68e:	5c9a      	ldrb	r2, [r3, r2]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
     690:	68bb      	ldr	r3, [r7, #8]
     692:	741a      	strb	r2, [r3, #16]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
     694:	46c0      	nop			; (mov r8, r8)
     696:	68fb      	ldr	r3, [r7, #12]
     698:	0018      	movs	r0, r3
     69a:	4b37      	ldr	r3, [pc, #220]	; (778 <tc_init+0x458>)
     69c:	4798      	blx	r3
     69e:	1e03      	subs	r3, r0, #0
     6a0:	d1f9      	bne.n	696 <tc_init+0x376>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
     6a2:	687b      	ldr	r3, [r7, #4]
     6a4:	2229      	movs	r2, #41	; 0x29
     6a6:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
     6a8:	68bb      	ldr	r3, [r7, #8]
     6aa:	751a      	strb	r2, [r3, #20]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
     6ac:	46c0      	nop			; (mov r8, r8)
     6ae:	68fb      	ldr	r3, [r7, #12]
     6b0:	0018      	movs	r0, r3
     6b2:	4b31      	ldr	r3, [pc, #196]	; (778 <tc_init+0x458>)
     6b4:	4798      	blx	r3
     6b6:	1e03      	subs	r3, r0, #0
     6b8:	d1f9      	bne.n	6ae <tc_init+0x38e>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
     6ba:	687b      	ldr	r3, [r7, #4]
     6bc:	222a      	movs	r2, #42	; 0x2a
     6be:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
     6c0:	68bb      	ldr	r3, [r7, #8]
     6c2:	761a      	strb	r2, [r3, #24]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     6c4:	46c0      	nop			; (mov r8, r8)
     6c6:	68fb      	ldr	r3, [r7, #12]
     6c8:	0018      	movs	r0, r3
     6ca:	4b2b      	ldr	r3, [pc, #172]	; (778 <tc_init+0x458>)
     6cc:	4798      	blx	r3
     6ce:	1e03      	subs	r3, r0, #0
     6d0:	d1f9      	bne.n	6c6 <tc_init+0x3a6>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
     6d2:	687b      	ldr	r3, [r7, #4]
     6d4:	222b      	movs	r2, #43	; 0x2b
     6d6:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
     6d8:	68bb      	ldr	r3, [r7, #8]
     6da:	765a      	strb	r2, [r3, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
     6dc:	2300      	movs	r3, #0
     6de:	e046      	b.n	76e <tc_init+0x44e>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
     6e0:	46c0      	nop			; (mov r8, r8)
     6e2:	68fb      	ldr	r3, [r7, #12]
     6e4:	0018      	movs	r0, r3
     6e6:	4b24      	ldr	r3, [pc, #144]	; (778 <tc_init+0x458>)
     6e8:	4798      	blx	r3
     6ea:	1e03      	subs	r3, r0, #0
     6ec:	d1f9      	bne.n	6e2 <tc_init+0x3c2>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
     6ee:	687b      	ldr	r3, [r7, #4]
     6f0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
     6f2:	68bb      	ldr	r3, [r7, #8]
     6f4:	821a      	strh	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
     6f6:	46c0      	nop			; (mov r8, r8)
     6f8:	68fb      	ldr	r3, [r7, #12]
     6fa:	0018      	movs	r0, r3
     6fc:	4b1e      	ldr	r3, [pc, #120]	; (778 <tc_init+0x458>)
     6fe:	4798      	blx	r3
     700:	1e03      	subs	r3, r0, #0
     702:	d1f9      	bne.n	6f8 <tc_init+0x3d8>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
     704:	687b      	ldr	r3, [r7, #4]
     706:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
     708:	68bb      	ldr	r3, [r7, #8]
     70a:	831a      	strh	r2, [r3, #24]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     70c:	46c0      	nop			; (mov r8, r8)
     70e:	68fb      	ldr	r3, [r7, #12]
     710:	0018      	movs	r0, r3
     712:	4b19      	ldr	r3, [pc, #100]	; (778 <tc_init+0x458>)
     714:	4798      	blx	r3
     716:	1e03      	subs	r3, r0, #0
     718:	d1f9      	bne.n	70e <tc_init+0x3ee>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
     71a:	687b      	ldr	r3, [r7, #4]
     71c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
     71e:	68bb      	ldr	r3, [r7, #8]
     720:	835a      	strh	r2, [r3, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
     722:	2300      	movs	r3, #0
     724:	e023      	b.n	76e <tc_init+0x44e>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
     726:	46c0      	nop			; (mov r8, r8)
     728:	68fb      	ldr	r3, [r7, #12]
     72a:	0018      	movs	r0, r3
     72c:	4b12      	ldr	r3, [pc, #72]	; (778 <tc_init+0x458>)
     72e:	4798      	blx	r3
     730:	1e03      	subs	r3, r0, #0
     732:	d1f9      	bne.n	728 <tc_init+0x408>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
     734:	687b      	ldr	r3, [r7, #4]
     736:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     738:	68bb      	ldr	r3, [r7, #8]
     73a:	611a      	str	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
     73c:	46c0      	nop			; (mov r8, r8)
     73e:	68fb      	ldr	r3, [r7, #12]
     740:	0018      	movs	r0, r3
     742:	4b0d      	ldr	r3, [pc, #52]	; (778 <tc_init+0x458>)
     744:	4798      	blx	r3
     746:	1e03      	subs	r3, r0, #0
     748:	d1f9      	bne.n	73e <tc_init+0x41e>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
					config->counter_32_bit.compare_capture_channel[0];
     74a:	687b      	ldr	r3, [r7, #4]
     74c:	6ada      	ldr	r2, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
     74e:	68bb      	ldr	r3, [r7, #8]
     750:	619a      	str	r2, [r3, #24]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     752:	46c0      	nop			; (mov r8, r8)
     754:	68fb      	ldr	r3, [r7, #12]
     756:	0018      	movs	r0, r3
     758:	4b07      	ldr	r3, [pc, #28]	; (778 <tc_init+0x458>)
     75a:	4798      	blx	r3
     75c:	1e03      	subs	r3, r0, #0
     75e:	d1f9      	bne.n	754 <tc_init+0x434>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
     760:	687b      	ldr	r3, [r7, #4]
     762:	6b1a      	ldr	r2, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
     764:	68bb      	ldr	r3, [r7, #8]
     766:	61da      	str	r2, [r3, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
     768:	2300      	movs	r3, #0
     76a:	e000      	b.n	76e <tc_init+0x44e>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
     76c:	2317      	movs	r3, #23
}
     76e:	0018      	movs	r0, r3
     770:	46bd      	mov	sp, r7
     772:	b00d      	add	sp, #52	; 0x34
     774:	bd90      	pop	{r4, r7, pc}
     776:	46c0      	nop			; (mov r8, r8)
     778:	000002b1 	.word	0x000002b1

0000077c <tc_set_count_value>:
 * \retval STATUS_ERR_INVALID_ARG  An invalid timer counter size was specified
 */
enum status_code tc_set_count_value(
		const struct tc_module *const module_inst,
		const uint32_t count)
{
     77c:	b580      	push	{r7, lr}
     77e:	b084      	sub	sp, #16
     780:	af00      	add	r7, sp, #0
     782:	6078      	str	r0, [r7, #4]
     784:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance*/
	Tc *const tc_module = module_inst->hw;
     786:	687b      	ldr	r3, [r7, #4]
     788:	681b      	ldr	r3, [r3, #0]
     78a:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
     78c:	46c0      	nop			; (mov r8, r8)
     78e:	687b      	ldr	r3, [r7, #4]
     790:	0018      	movs	r0, r3
     792:	4b11      	ldr	r3, [pc, #68]	; (7d8 <tc_set_count_value+0x5c>)
     794:	4798      	blx	r3
     796:	1e03      	subs	r3, r0, #0
     798:	d1f9      	bne.n	78e <tc_set_count_value+0x12>
		/* Wait for sync */
	}

	/* Write to based on the TC counter_size */
	switch (module_inst->counter_size) {
     79a:	687b      	ldr	r3, [r7, #4]
     79c:	791b      	ldrb	r3, [r3, #4]
     79e:	2b04      	cmp	r3, #4
     7a0:	d004      	beq.n	7ac <tc_set_count_value+0x30>
     7a2:	2b08      	cmp	r3, #8
     7a4:	d00e      	beq.n	7c4 <tc_set_count_value+0x48>
     7a6:	2b00      	cmp	r3, #0
     7a8:	d006      	beq.n	7b8 <tc_set_count_value+0x3c>
     7aa:	e010      	b.n	7ce <tc_set_count_value+0x52>
		case TC_COUNTER_SIZE_8BIT:
			tc_module->COUNT8.COUNT.reg  = (uint8_t)count;
     7ac:	683b      	ldr	r3, [r7, #0]
     7ae:	b2da      	uxtb	r2, r3
     7b0:	68fb      	ldr	r3, [r7, #12]
     7b2:	741a      	strb	r2, [r3, #16]
			return STATUS_OK;
     7b4:	2300      	movs	r3, #0
     7b6:	e00b      	b.n	7d0 <tc_set_count_value+0x54>

		case TC_COUNTER_SIZE_16BIT:
			tc_module->COUNT16.COUNT.reg = (uint16_t)count;
     7b8:	683b      	ldr	r3, [r7, #0]
     7ba:	b29a      	uxth	r2, r3
     7bc:	68fb      	ldr	r3, [r7, #12]
     7be:	821a      	strh	r2, [r3, #16]
			return STATUS_OK;
     7c0:	2300      	movs	r3, #0
     7c2:	e005      	b.n	7d0 <tc_set_count_value+0x54>

		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
     7c4:	68fb      	ldr	r3, [r7, #12]
     7c6:	683a      	ldr	r2, [r7, #0]
     7c8:	611a      	str	r2, [r3, #16]
			return STATUS_OK;
     7ca:	2300      	movs	r3, #0
     7cc:	e000      	b.n	7d0 <tc_set_count_value+0x54>

		default:
			return STATUS_ERR_INVALID_ARG;
     7ce:	2317      	movs	r3, #23
	}
}
     7d0:	0018      	movs	r0, r3
     7d2:	46bd      	mov	sp, r7
     7d4:	b004      	add	sp, #16
     7d6:	bd80      	pop	{r7, pc}
     7d8:	000002b1 	.word	0x000002b1

000007dc <display_init>:
    { BUTTON_UP,            display_button_up_handler },
    { 0, NULL },
};

void display_init(void)
{
     7dc:	b580      	push	{r7, lr}
     7de:	af00      	add	r7, sp, #0
    wtc6508_init();   
     7e0:	4b03      	ldr	r3, [pc, #12]	; (7f0 <display_init+0x14>)
     7e2:	4798      	blx	r3
    tm1640_init();
     7e4:	4b03      	ldr	r3, [pc, #12]	; (7f4 <display_init+0x18>)
     7e6:	4798      	blx	r3
}
     7e8:	46c0      	nop			; (mov r8, r8)
     7ea:	46bd      	mov	sp, r7
     7ec:	bd80      	pop	{r7, pc}
     7ee:	46c0      	nop			; (mov r8, r8)
     7f0:	000010f5 	.word	0x000010f5
     7f4:	00000d59 	.word	0x00000d59

000007f8 <display_update_50Hz>:


void display_update_50Hz(void)
{
     7f8:	b580      	push	{r7, lr}
     7fa:	b082      	sub	sp, #8
     7fc:	af00      	add	r7, sp, #0
    uint8_t status = 0;
     7fe:	1dbb      	adds	r3, r7, #6
     800:	2200      	movs	r2, #0
     802:	701a      	strb	r2, [r3, #0]
    uint8_t button_mask = 0x1;
     804:	1dfb      	adds	r3, r7, #7
     806:	2201      	movs	r2, #1
     808:	701a      	strb	r2, [r3, #0]
    
    // Check for user input
    if (wtc6508_read(&status)) {
     80a:	1dbb      	adds	r3, r7, #6
     80c:	0018      	movs	r0, r3
     80e:	4b07      	ldr	r3, [pc, #28]	; (82c <display_update_50Hz+0x34>)
     810:	4798      	blx	r3
     812:	1e03      	subs	r3, r0, #0
     814:	d006      	beq.n	824 <display_update_50Hz+0x2c>
        printf("Error! Unable to read button status\n");
     816:	4b06      	ldr	r3, [pc, #24]	; (830 <display_update_50Hz+0x38>)
     818:	0018      	movs	r0, r3
     81a:	4b06      	ldr	r3, [pc, #24]	; (834 <display_update_50Hz+0x3c>)
     81c:	4798      	blx	r3
        status = 0;
     81e:	1dbb      	adds	r3, r7, #6
     820:	2200      	movs	r2, #0
     822:	701a      	strb	r2, [r3, #0]
#if !DISPLAY_TEST_MODE    
    // Get temperature and error statuses

    // Update display if necessary
#endif
}
     824:	46c0      	nop			; (mov r8, r8)
     826:	46bd      	mov	sp, r7
     828:	b002      	add	sp, #8
     82a:	bd80      	pop	{r7, pc}
     82c:	00001199 	.word	0x00001199
     830:	00010bd0 	.word	0x00010bd0
     834:	0000fb01 	.word	0x0000fb01

00000838 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     838:	b580      	push	{r7, lr}
     83a:	b082      	sub	sp, #8
     83c:	af00      	add	r7, sp, #0
     83e:	0002      	movs	r2, r0
     840:	1dfb      	adds	r3, r7, #7
     842:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     844:	4b06      	ldr	r3, [pc, #24]	; (860 <NVIC_EnableIRQ+0x28>)
     846:	1dfa      	adds	r2, r7, #7
     848:	7812      	ldrb	r2, [r2, #0]
     84a:	0011      	movs	r1, r2
     84c:	221f      	movs	r2, #31
     84e:	400a      	ands	r2, r1
     850:	2101      	movs	r1, #1
     852:	4091      	lsls	r1, r2
     854:	000a      	movs	r2, r1
     856:	601a      	str	r2, [r3, #0]
}
     858:	46c0      	nop			; (mov r8, r8)
     85a:	46bd      	mov	sp, r7
     85c:	b002      	add	sp, #8
     85e:	bd80      	pop	{r7, pc}
     860:	e000e100 	.word	0xe000e100

00000864 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     864:	b580      	push	{r7, lr}
     866:	b082      	sub	sp, #8
     868:	af00      	add	r7, sp, #0
     86a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	2280      	movs	r2, #128	; 0x80
     870:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     872:	687b      	ldr	r3, [r7, #4]
     874:	2200      	movs	r2, #0
     876:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     878:	687b      	ldr	r3, [r7, #4]
     87a:	2201      	movs	r2, #1
     87c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     87e:	687b      	ldr	r3, [r7, #4]
     880:	2200      	movs	r2, #0
     882:	70da      	strb	r2, [r3, #3]
}
     884:	46c0      	nop			; (mov r8, r8)
     886:	46bd      	mov	sp, r7
     888:	b002      	add	sp, #8
     88a:	bd80      	pop	{r7, pc}

0000088c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     88c:	b580      	push	{r7, lr}
     88e:	b084      	sub	sp, #16
     890:	af00      	add	r7, sp, #0
     892:	0002      	movs	r2, r0
     894:	1dfb      	adds	r3, r7, #7
     896:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     898:	230f      	movs	r3, #15
     89a:	18fb      	adds	r3, r7, r3
     89c:	1dfa      	adds	r2, r7, #7
     89e:	7812      	ldrb	r2, [r2, #0]
     8a0:	09d2      	lsrs	r2, r2, #7
     8a2:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     8a4:	230e      	movs	r3, #14
     8a6:	18fb      	adds	r3, r7, r3
     8a8:	1dfa      	adds	r2, r7, #7
     8aa:	7812      	ldrb	r2, [r2, #0]
     8ac:	0952      	lsrs	r2, r2, #5
     8ae:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     8b0:	4b0d      	ldr	r3, [pc, #52]	; (8e8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
     8b2:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     8b4:	230f      	movs	r3, #15
     8b6:	18fb      	adds	r3, r7, r3
     8b8:	781b      	ldrb	r3, [r3, #0]
     8ba:	2b00      	cmp	r3, #0
     8bc:	d10f      	bne.n	8de <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     8be:	230f      	movs	r3, #15
     8c0:	18fb      	adds	r3, r7, r3
     8c2:	781b      	ldrb	r3, [r3, #0]
     8c4:	009b      	lsls	r3, r3, #2
     8c6:	2210      	movs	r2, #16
     8c8:	4694      	mov	ip, r2
     8ca:	44bc      	add	ip, r7
     8cc:	4463      	add	r3, ip
     8ce:	3b08      	subs	r3, #8
     8d0:	681a      	ldr	r2, [r3, #0]
     8d2:	230e      	movs	r3, #14
     8d4:	18fb      	adds	r3, r7, r3
     8d6:	781b      	ldrb	r3, [r3, #0]
     8d8:	01db      	lsls	r3, r3, #7
     8da:	18d3      	adds	r3, r2, r3
     8dc:	e000      	b.n	8e0 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     8de:	2300      	movs	r3, #0
	}
}
     8e0:	0018      	movs	r0, r3
     8e2:	46bd      	mov	sp, r7
     8e4:	b004      	add	sp, #16
     8e6:	bd80      	pop	{r7, pc}
     8e8:	41004400 	.word	0x41004400

000008ec <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     8ec:	b580      	push	{r7, lr}
     8ee:	b082      	sub	sp, #8
     8f0:	af00      	add	r7, sp, #0
     8f2:	0002      	movs	r2, r0
     8f4:	1dfb      	adds	r3, r7, #7
     8f6:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     8f8:	4b06      	ldr	r3, [pc, #24]	; (914 <system_interrupt_enable+0x28>)
     8fa:	1dfa      	adds	r2, r7, #7
     8fc:	7812      	ldrb	r2, [r2, #0]
     8fe:	0011      	movs	r1, r2
     900:	221f      	movs	r2, #31
     902:	400a      	ands	r2, r1
     904:	2101      	movs	r1, #1
     906:	4091      	lsls	r1, r2
     908:	000a      	movs	r2, r1
     90a:	601a      	str	r2, [r3, #0]
}
     90c:	46c0      	nop			; (mov r8, r8)
     90e:	46bd      	mov	sp, r7
     910:	b002      	add	sp, #8
     912:	bd80      	pop	{r7, pc}
     914:	e000e100 	.word	0xe000e100

00000918 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     918:	b580      	push	{r7, lr}
     91a:	b082      	sub	sp, #8
     91c:	af00      	add	r7, sp, #0
     91e:	0002      	movs	r2, r0
     920:	1dfb      	adds	r3, r7, #7
     922:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     924:	1dfb      	adds	r3, r7, #7
     926:	781b      	ldrb	r3, [r3, #0]
     928:	0018      	movs	r0, r3
     92a:	4b03      	ldr	r3, [pc, #12]	; (938 <port_get_group_from_gpio_pin+0x20>)
     92c:	4798      	blx	r3
     92e:	0003      	movs	r3, r0
}
     930:	0018      	movs	r0, r3
     932:	46bd      	mov	sp, r7
     934:	b002      	add	sp, #8
     936:	bd80      	pop	{r7, pc}
     938:	0000088d 	.word	0x0000088d

0000093c <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     93c:	b580      	push	{r7, lr}
     93e:	b084      	sub	sp, #16
     940:	af00      	add	r7, sp, #0
     942:	0002      	movs	r2, r0
     944:	1dfb      	adds	r3, r7, #7
     946:	701a      	strb	r2, [r3, #0]
     948:	1dbb      	adds	r3, r7, #6
     94a:	1c0a      	adds	r2, r1, #0
     94c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     94e:	1dfb      	adds	r3, r7, #7
     950:	781b      	ldrb	r3, [r3, #0]
     952:	0018      	movs	r0, r3
     954:	4b0d      	ldr	r3, [pc, #52]	; (98c <port_pin_set_output_level+0x50>)
     956:	4798      	blx	r3
     958:	0003      	movs	r3, r0
     95a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     95c:	1dfb      	adds	r3, r7, #7
     95e:	781b      	ldrb	r3, [r3, #0]
     960:	221f      	movs	r2, #31
     962:	4013      	ands	r3, r2
     964:	2201      	movs	r2, #1
     966:	409a      	lsls	r2, r3
     968:	0013      	movs	r3, r2
     96a:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     96c:	1dbb      	adds	r3, r7, #6
     96e:	781b      	ldrb	r3, [r3, #0]
     970:	2b00      	cmp	r3, #0
     972:	d003      	beq.n	97c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     974:	68fb      	ldr	r3, [r7, #12]
     976:	68ba      	ldr	r2, [r7, #8]
     978:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
     97a:	e002      	b.n	982 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     97c:	68fb      	ldr	r3, [r7, #12]
     97e:	68ba      	ldr	r2, [r7, #8]
     980:	615a      	str	r2, [r3, #20]
	}
}
     982:	46c0      	nop			; (mov r8, r8)
     984:	46bd      	mov	sp, r7
     986:	b004      	add	sp, #16
     988:	bd80      	pop	{r7, pc}
     98a:	46c0      	nop			; (mov r8, r8)
     98c:	00000919 	.word	0x00000919

00000990 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
     990:	b580      	push	{r7, lr}
     992:	b084      	sub	sp, #16
     994:	af00      	add	r7, sp, #0
     996:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     998:	687b      	ldr	r3, [r7, #4]
     99a:	681b      	ldr	r3, [r3, #0]
     99c:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     99e:	68fb      	ldr	r3, [r7, #12]
     9a0:	69db      	ldr	r3, [r3, #28]
     9a2:	1e5a      	subs	r2, r3, #1
     9a4:	4193      	sbcs	r3, r2
     9a6:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
     9a8:	0018      	movs	r0, r3
     9aa:	46bd      	mov	sp, r7
     9ac:	b004      	add	sp, #16
     9ae:	bd80      	pop	{r7, pc}

000009b0 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
     9b0:	b580      	push	{r7, lr}
     9b2:	b084      	sub	sp, #16
     9b4:	af00      	add	r7, sp, #0
     9b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     9b8:	687b      	ldr	r3, [r7, #4]
     9ba:	681b      	ldr	r3, [r3, #0]
     9bc:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     9be:	687b      	ldr	r3, [r7, #4]
     9c0:	681b      	ldr	r3, [r3, #0]
     9c2:	0018      	movs	r0, r3
     9c4:	4b0b      	ldr	r3, [pc, #44]	; (9f4 <spi_enable+0x44>)
     9c6:	4798      	blx	r3
     9c8:	0003      	movs	r3, r0
     9ca:	0018      	movs	r0, r3
     9cc:	4b0a      	ldr	r3, [pc, #40]	; (9f8 <spi_enable+0x48>)
     9ce:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
     9d0:	46c0      	nop			; (mov r8, r8)
     9d2:	687b      	ldr	r3, [r7, #4]
     9d4:	0018      	movs	r0, r3
     9d6:	4b09      	ldr	r3, [pc, #36]	; (9fc <spi_enable+0x4c>)
     9d8:	4798      	blx	r3
     9da:	1e03      	subs	r3, r0, #0
     9dc:	d1f9      	bne.n	9d2 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     9de:	68fb      	ldr	r3, [r7, #12]
     9e0:	681b      	ldr	r3, [r3, #0]
     9e2:	2202      	movs	r2, #2
     9e4:	431a      	orrs	r2, r3
     9e6:	68fb      	ldr	r3, [r7, #12]
     9e8:	601a      	str	r2, [r3, #0]
}
     9ea:	46c0      	nop			; (mov r8, r8)
     9ec:	46bd      	mov	sp, r7
     9ee:	b004      	add	sp, #16
     9f0:	bd80      	pop	{r7, pc}
     9f2:	46c0      	nop			; (mov r8, r8)
     9f4:	00007a91 	.word	0x00007a91
     9f8:	000008ed 	.word	0x000008ed
     9fc:	00000991 	.word	0x00000991

00000a00 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
     a00:	b580      	push	{r7, lr}
     a02:	b084      	sub	sp, #16
     a04:	af00      	add	r7, sp, #0
     a06:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a08:	687b      	ldr	r3, [r7, #4]
     a0a:	681b      	ldr	r3, [r3, #0]
     a0c:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     a0e:	68fb      	ldr	r3, [r7, #12]
     a10:	7e1b      	ldrb	r3, [r3, #24]
     a12:	b2db      	uxtb	r3, r3
     a14:	001a      	movs	r2, r3
     a16:	2301      	movs	r3, #1
     a18:	4013      	ands	r3, r2
     a1a:	1e5a      	subs	r2, r3, #1
     a1c:	4193      	sbcs	r3, r2
     a1e:	b2db      	uxtb	r3, r3
}
     a20:	0018      	movs	r0, r3
     a22:	46bd      	mov	sp, r7
     a24:	b004      	add	sp, #16
     a26:	bd80      	pop	{r7, pc}

00000a28 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
     a28:	b580      	push	{r7, lr}
     a2a:	b084      	sub	sp, #16
     a2c:	af00      	add	r7, sp, #0
     a2e:	6078      	str	r0, [r7, #4]
     a30:	000a      	movs	r2, r1
     a32:	1cbb      	adds	r3, r7, #2
     a34:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a36:	687b      	ldr	r3, [r7, #4]
     a38:	681b      	ldr	r3, [r3, #0]
     a3a:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     a3c:	687b      	ldr	r3, [r7, #4]
     a3e:	0018      	movs	r0, r3
     a40:	4b0a      	ldr	r3, [pc, #40]	; (a6c <spi_write+0x44>)
     a42:	4798      	blx	r3
     a44:	0003      	movs	r3, r0
     a46:	001a      	movs	r2, r3
     a48:	2301      	movs	r3, #1
     a4a:	4053      	eors	r3, r2
     a4c:	b2db      	uxtb	r3, r3
     a4e:	2b00      	cmp	r3, #0
     a50:	d001      	beq.n	a56 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
     a52:	2305      	movs	r3, #5
     a54:	e006      	b.n	a64 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     a56:	1cbb      	adds	r3, r7, #2
     a58:	881b      	ldrh	r3, [r3, #0]
     a5a:	05db      	lsls	r3, r3, #23
     a5c:	0dda      	lsrs	r2, r3, #23
     a5e:	68fb      	ldr	r3, [r7, #12]
     a60:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
     a62:	2300      	movs	r3, #0
}
     a64:	0018      	movs	r0, r3
     a66:	46bd      	mov	sp, r7
     a68:	b004      	add	sp, #16
     a6a:	bd80      	pop	{r7, pc}
     a6c:	00000a01 	.word	0x00000a01

00000a70 <spi_enable_callback>:
 * \param[in] callback_type  Callback type given by an enum
 */
static inline void spi_enable_callback(
		struct spi_module *const module,
		enum spi_callback callback_type)
{
     a70:	b580      	push	{r7, lr}
     a72:	b082      	sub	sp, #8
     a74:	af00      	add	r7, sp, #0
     a76:	6078      	str	r0, [r7, #4]
     a78:	000a      	movs	r2, r1
     a7a:	1cfb      	adds	r3, r7, #3
     a7c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
     a7e:	687b      	ldr	r3, [r7, #4]
     a80:	2237      	movs	r2, #55	; 0x37
     a82:	5c9b      	ldrb	r3, [r3, r2]
     a84:	b25a      	sxtb	r2, r3
     a86:	1cfb      	adds	r3, r7, #3
     a88:	781b      	ldrb	r3, [r3, #0]
     a8a:	2101      	movs	r1, #1
     a8c:	4099      	lsls	r1, r3
     a8e:	000b      	movs	r3, r1
     a90:	b25b      	sxtb	r3, r3
     a92:	4313      	orrs	r3, r2
     a94:	b25b      	sxtb	r3, r3
     a96:	b2d9      	uxtb	r1, r3
     a98:	687b      	ldr	r3, [r7, #4]
     a9a:	2237      	movs	r2, #55	; 0x37
     a9c:	5499      	strb	r1, [r3, r2]
}
     a9e:	46c0      	nop			; (mov r8, r8)
     aa0:	46bd      	mov	sp, r7
     aa2:	b002      	add	sp, #8
     aa4:	bd80      	pop	{r7, pc}
     aa6:	46c0      	nop			; (mov r8, r8)

00000aa8 <delay_us_nop>:
SemaphoreHandle_t                                       display_mutex;
SemaphoreHandle_t                                       buzzer_sem;

// Can't use the built-in delay functions since FreeRTOS is already using the SysTicks peripheral.
static inline void delay_us_nop(uint32_t us_delay)
{
     aa8:	b580      	push	{r7, lr}
     aaa:	b084      	sub	sp, #16
     aac:	af00      	add	r7, sp, #0
     aae:	6078      	str	r0, [r7, #4]
    uint32_t delay_ticks = us_delay * N_NOP_PER_US;
     ab0:	687a      	ldr	r2, [r7, #4]
     ab2:	0013      	movs	r3, r2
     ab4:	005b      	lsls	r3, r3, #1
     ab6:	189b      	adds	r3, r3, r2
     ab8:	011b      	lsls	r3, r3, #4
     aba:	60fb      	str	r3, [r7, #12]

    while (delay_ticks-- > 0) {
     abc:	e000      	b.n	ac0 <delay_us_nop+0x18>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
     abe:	46c0      	nop			; (mov r8, r8)
     ac0:	68fb      	ldr	r3, [r7, #12]
     ac2:	1e5a      	subs	r2, r3, #1
     ac4:	60fa      	str	r2, [r7, #12]
     ac6:	2b00      	cmp	r3, #0
     ac8:	d1f9      	bne.n	abe <delay_us_nop+0x16>
        nop();
    }
}
     aca:	46c0      	nop			; (mov r8, r8)
     acc:	46bd      	mov	sp, r7
     ace:	b004      	add	sp, #16
     ad0:	bd80      	pop	{r7, pc}
     ad2:	46c0      	nop			; (mov r8, r8)

00000ad4 <spi_cb_buffer_transmitted>:
    NVIC_EnableIRQ(TM1640_IRQ);
    return temp_state;
}

static void spi_cb_buffer_transmitted(struct spi_module *const module) 
{
     ad4:	b580      	push	{r7, lr}
     ad6:	b082      	sub	sp, #8
     ad8:	af00      	add	r7, sp, #0
     ada:	6078      	str	r0, [r7, #4]
    static BaseType_t wakeTask;

    // This function will be called from an interrupt context
    wakeTask = pdFALSE;
     adc:	4b31      	ldr	r3, [pc, #196]	; (ba4 <spi_cb_buffer_transmitted+0xd0>)
     ade:	2200      	movs	r2, #0
     ae0:	601a      	str	r2, [r3, #0]
    switch (tm1640_state) {
     ae2:	4b31      	ldr	r3, [pc, #196]	; (ba8 <spi_cb_buffer_transmitted+0xd4>)
     ae4:	781b      	ldrb	r3, [r3, #0]
     ae6:	b2db      	uxtb	r3, r3
     ae8:	2b01      	cmp	r3, #1
     aea:	d002      	beq.n	af2 <spi_cb_buffer_transmitted+0x1e>
     aec:	2b02      	cmp	r3, #2
     aee:	d020      	beq.n	b32 <spi_cb_buffer_transmitted+0x5e>
     af0:	e041      	b.n	b76 <spi_cb_buffer_transmitted+0xa2>
    case STATE_SET_DATA:
        tm1640_state = STATE_SET_ADDR;
     af2:	4b2d      	ldr	r3, [pc, #180]	; (ba8 <spi_cb_buffer_transmitted+0xd4>)
     af4:	2202      	movs	r2, #2
     af6:	701a      	strb	r2, [r3, #0]
        spi_write_buffer_job(&tm1640_module, &tm1640_display_pkt.set_addr, TM1640_GRIDS + 1);
     af8:	492c      	ldr	r1, [pc, #176]	; (bac <spi_cb_buffer_transmitted+0xd8>)
     afa:	4b2d      	ldr	r3, [pc, #180]	; (bb0 <spi_cb_buffer_transmitted+0xdc>)
     afc:	2211      	movs	r2, #17
     afe:	0018      	movs	r0, r3
     b00:	4b2c      	ldr	r3, [pc, #176]	; (bb4 <spi_cb_buffer_transmitted+0xe0>)
     b02:	4798      	blx	r3
        spi_write_buffer_job(&wtc6508_module, wtc_bus_dummy_data, TM1640_GRIDS + 1);
     b04:	492c      	ldr	r1, [pc, #176]	; (bb8 <spi_cb_buffer_transmitted+0xe4>)
     b06:	4b2d      	ldr	r3, [pc, #180]	; (bbc <spi_cb_buffer_transmitted+0xe8>)
     b08:	2211      	movs	r2, #17
     b0a:	0018      	movs	r0, r3
     b0c:	4b29      	ldr	r3, [pc, #164]	; (bb4 <spi_cb_buffer_transmitted+0xe0>)
     b0e:	4798      	blx	r3
        spi_write(&tm1640_module, (uint16_t) tm1640_display_pkt.set_addr);
     b10:	4b2b      	ldr	r3, [pc, #172]	; (bc0 <spi_cb_buffer_transmitted+0xec>)
     b12:	785b      	ldrb	r3, [r3, #1]
     b14:	b29a      	uxth	r2, r3
     b16:	4b26      	ldr	r3, [pc, #152]	; (bb0 <spi_cb_buffer_transmitted+0xdc>)
     b18:	0011      	movs	r1, r2
     b1a:	0018      	movs	r0, r3
     b1c:	4b29      	ldr	r3, [pc, #164]	; (bc4 <spi_cb_buffer_transmitted+0xf0>)
     b1e:	4798      	blx	r3
        spi_write(&wtc6508_module, (uint16_t) wtc_bus_dummy_data[0]);
     b20:	4b25      	ldr	r3, [pc, #148]	; (bb8 <spi_cb_buffer_transmitted+0xe4>)
     b22:	781b      	ldrb	r3, [r3, #0]
     b24:	b29a      	uxth	r2, r3
     b26:	4b25      	ldr	r3, [pc, #148]	; (bbc <spi_cb_buffer_transmitted+0xe8>)
     b28:	0011      	movs	r1, r2
     b2a:	0018      	movs	r0, r3
     b2c:	4b25      	ldr	r3, [pc, #148]	; (bc4 <spi_cb_buffer_transmitted+0xf0>)
     b2e:	4798      	blx	r3
        break;
     b30:	e02c      	b.n	b8c <spi_cb_buffer_transmitted+0xb8>

    case STATE_SET_ADDR:
        tm1640_state = STATE_CONTROL;
     b32:	4b1d      	ldr	r3, [pc, #116]	; (ba8 <spi_cb_buffer_transmitted+0xd4>)
     b34:	2203      	movs	r2, #3
     b36:	701a      	strb	r2, [r3, #0]
                       
        tm1640_module.dir = SPI_DIRECTION_WRITE;
     b38:	4b1d      	ldr	r3, [pc, #116]	; (bb0 <spi_cb_buffer_transmitted+0xdc>)
     b3a:	2201      	movs	r2, #1
     b3c:	725a      	strb	r2, [r3, #9]
        tm1640_module.hw->SPI.INTFLAG.reg = 0x1F;
     b3e:	4b1c      	ldr	r3, [pc, #112]	; (bb0 <spi_cb_buffer_transmitted+0xdc>)
     b40:	681b      	ldr	r3, [r3, #0]
     b42:	221f      	movs	r2, #31
     b44:	761a      	strb	r2, [r3, #24]
        tm1640_module.hw->SPI.INTENSET.reg |= SPI_INTERRUPT_FLAG_TX_COMPLETE;
     b46:	4b1a      	ldr	r3, [pc, #104]	; (bb0 <spi_cb_buffer_transmitted+0xdc>)
     b48:	681a      	ldr	r2, [r3, #0]
     b4a:	4b19      	ldr	r3, [pc, #100]	; (bb0 <spi_cb_buffer_transmitted+0xdc>)
     b4c:	681b      	ldr	r3, [r3, #0]
     b4e:	7d9b      	ldrb	r3, [r3, #22]
     b50:	b2db      	uxtb	r3, r3
     b52:	2102      	movs	r1, #2
     b54:	430b      	orrs	r3, r1
     b56:	b2db      	uxtb	r3, r3
     b58:	7593      	strb	r3, [r2, #22]
        
        spi_write(&tm1640_module, (uint16_t) tm1640_display_pkt.brigtness);
     b5a:	4b19      	ldr	r3, [pc, #100]	; (bc0 <spi_cb_buffer_transmitted+0xec>)
     b5c:	7c9b      	ldrb	r3, [r3, #18]
     b5e:	b29a      	uxth	r2, r3
     b60:	4b13      	ldr	r3, [pc, #76]	; (bb0 <spi_cb_buffer_transmitted+0xdc>)
     b62:	0011      	movs	r1, r2
     b64:	0018      	movs	r0, r3
     b66:	4b17      	ldr	r3, [pc, #92]	; (bc4 <spi_cb_buffer_transmitted+0xf0>)
     b68:	4798      	blx	r3
        spi_write(&wtc6508_module, 0);
     b6a:	4b14      	ldr	r3, [pc, #80]	; (bbc <spi_cb_buffer_transmitted+0xe8>)
     b6c:	2100      	movs	r1, #0
     b6e:	0018      	movs	r0, r3
     b70:	4b14      	ldr	r3, [pc, #80]	; (bc4 <spi_cb_buffer_transmitted+0xf0>)
     b72:	4798      	blx	r3
        break;
     b74:	e00a      	b.n	b8c <spi_cb_buffer_transmitted+0xb8>

    case STATE_CONTROL:
    default:
        tm1640_state = STATE_IDLE;        
     b76:	4b0c      	ldr	r3, [pc, #48]	; (ba8 <spi_cb_buffer_transmitted+0xd4>)
     b78:	2200      	movs	r2, #0
     b7a:	701a      	strb	r2, [r3, #0]
        xSemaphoreGiveFromISR(tm1640_sem, &wakeTask);
     b7c:	4b12      	ldr	r3, [pc, #72]	; (bc8 <spi_cb_buffer_transmitted+0xf4>)
     b7e:	681b      	ldr	r3, [r3, #0]
     b80:	4a08      	ldr	r2, [pc, #32]	; (ba4 <spi_cb_buffer_transmitted+0xd0>)
     b82:	0011      	movs	r1, r2
     b84:	0018      	movs	r0, r3
     b86:	4b11      	ldr	r3, [pc, #68]	; (bcc <spi_cb_buffer_transmitted+0xf8>)
     b88:	4798      	blx	r3
        break;
     b8a:	46c0      	nop			; (mov r8, r8)
    }

    portYIELD_FROM_ISR(wakeTask);
     b8c:	4b05      	ldr	r3, [pc, #20]	; (ba4 <spi_cb_buffer_transmitted+0xd0>)
     b8e:	681b      	ldr	r3, [r3, #0]
     b90:	2b00      	cmp	r3, #0
     b92:	d003      	beq.n	b9c <spi_cb_buffer_transmitted+0xc8>
     b94:	4b0e      	ldr	r3, [pc, #56]	; (bd0 <spi_cb_buffer_transmitted+0xfc>)
     b96:	2280      	movs	r2, #128	; 0x80
     b98:	0552      	lsls	r2, r2, #21
     b9a:	601a      	str	r2, [r3, #0]
}
     b9c:	46c0      	nop			; (mov r8, r8)
     b9e:	46bd      	mov	sp, r7
     ba0:	b002      	add	sp, #8
     ba2:	bd80      	pop	{r7, pc}
     ba4:	200000c8 	.word	0x200000c8
     ba8:	200044dc 	.word	0x200044dc
     bac:	200044e1 	.word	0x200044e1
     bb0:	200044a0 	.word	0x200044a0
     bb4:	00008485 	.word	0x00008485
     bb8:	200000b4 	.word	0x200000b4
     bbc:	20004464 	.word	0x20004464
     bc0:	200044e0 	.word	0x200044e0
     bc4:	00000a29 	.word	0x00000a29
     bc8:	200044f8 	.word	0x200044f8
     bcc:	0000b06d 	.word	0x0000b06d
     bd0:	e000ed04 	.word	0xe000ed04

00000bd4 <spi_cb_error>:

static void spi_cb_error(struct spi_module *const module) 
{
     bd4:	b580      	push	{r7, lr}
     bd6:	b082      	sub	sp, #8
     bd8:	af00      	add	r7, sp, #0
     bda:	6078      	str	r0, [r7, #4]
    printf("Spi error!\n");
     bdc:	4b02      	ldr	r3, [pc, #8]	; (be8 <spi_cb_error+0x14>)
     bde:	0018      	movs	r0, r3
     be0:	4b02      	ldr	r3, [pc, #8]	; (bec <spi_cb_error+0x18>)
     be2:	4798      	blx	r3
    while(1) {}
     be4:	e7fe      	b.n	be4 <spi_cb_error+0x10>
     be6:	46c0      	nop			; (mov r8, r8)
     be8:	00010bf4 	.word	0x00010bf4
     bec:	0000fb01 	.word	0x0000fb01

00000bf0 <tm1640_start>:
}

static inline void tm1640_start(void)
{
     bf0:	b580      	push	{r7, lr}
     bf2:	b084      	sub	sp, #16
     bf4:	af00      	add	r7, sp, #0
    // Switch the DO and CLK pins over to GPIOs
    struct port_config gpio_conf;  
    gpio_conf.direction = PORT_PIN_DIR_OUTPUT;
     bf6:	230c      	movs	r3, #12
     bf8:	18fb      	adds	r3, r7, r3
     bfa:	2201      	movs	r2, #1
     bfc:	701a      	strb	r2, [r3, #0]
    gpio_conf.input_pull = PORT_PIN_PULL_UP;
     bfe:	230c      	movs	r3, #12
     c00:	18fb      	adds	r3, r7, r3
     c02:	2201      	movs	r2, #1
     c04:	705a      	strb	r2, [r3, #1]
    gpio_conf.powersave = false;
     c06:	230c      	movs	r3, #12
     c08:	18fb      	adds	r3, r7, r3
     c0a:	2200      	movs	r2, #0
     c0c:	709a      	strb	r2, [r3, #2]

    struct system_pinmux_config do_conf;        
    struct system_pinmux_config clk_conf;        
    system_pinmux_get_config_defaults(&do_conf);
     c0e:	2308      	movs	r3, #8
     c10:	18fb      	adds	r3, r7, r3
     c12:	0018      	movs	r0, r3
     c14:	4b1c      	ldr	r3, [pc, #112]	; (c88 <tm1640_start+0x98>)
     c16:	4798      	blx	r3
    system_pinmux_get_config_defaults(&clk_conf);
     c18:	1d3b      	adds	r3, r7, #4
     c1a:	0018      	movs	r0, r3
     c1c:	4b1a      	ldr	r3, [pc, #104]	; (c88 <tm1640_start+0x98>)
     c1e:	4798      	blx	r3
    do_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
     c20:	2308      	movs	r3, #8
     c22:	18fb      	adds	r3, r7, r3
     c24:	2200      	movs	r2, #0
     c26:	705a      	strb	r2, [r3, #1]
    do_conf.mux_position = TM1640_PINMUX_PAD2 & 0xFFFF;
     c28:	2308      	movs	r3, #8
     c2a:	18fb      	adds	r3, r7, r3
     c2c:	2203      	movs	r2, #3
     c2e:	701a      	strb	r2, [r3, #0]
    clk_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
     c30:	1d3b      	adds	r3, r7, #4
     c32:	2200      	movs	r2, #0
     c34:	705a      	strb	r2, [r3, #1]
    clk_conf.mux_position = WTC6508_PINMUX_PAD1 & 0xFFFF;
     c36:	1d3b      	adds	r3, r7, #4
     c38:	2202      	movs	r2, #2
     c3a:	701a      	strb	r2, [r3, #0]

    // Bring DOUT and CLK low for 1us each
    port_pin_set_config(TM1640_DOUT_PIN, &gpio_conf);
     c3c:	230c      	movs	r3, #12
     c3e:	18fb      	adds	r3, r7, r3
     c40:	0019      	movs	r1, r3
     c42:	202a      	movs	r0, #42	; 0x2a
     c44:	4b11      	ldr	r3, [pc, #68]	; (c8c <tm1640_start+0x9c>)
     c46:	4798      	blx	r3
    port_pin_set_config(WTC6508_CLK_GPIO, &gpio_conf);
     c48:	230c      	movs	r3, #12
     c4a:	18fb      	adds	r3, r7, r3
     c4c:	0019      	movs	r1, r3
     c4e:	2009      	movs	r0, #9
     c50:	4b0e      	ldr	r3, [pc, #56]	; (c8c <tm1640_start+0x9c>)
     c52:	4798      	blx	r3
    port_pin_set_output_level(TM1640_DOUT_PIN, 0);
     c54:	2100      	movs	r1, #0
     c56:	202a      	movs	r0, #42	; 0x2a
     c58:	4b0d      	ldr	r3, [pc, #52]	; (c90 <tm1640_start+0xa0>)
     c5a:	4798      	blx	r3
    delay_us_nop(3);
     c5c:	2003      	movs	r0, #3
     c5e:	4b0d      	ldr	r3, [pc, #52]	; (c94 <tm1640_start+0xa4>)
     c60:	4798      	blx	r3
    port_pin_set_output_level(WTC6508_CLK_GPIO, 0);
     c62:	2100      	movs	r1, #0
     c64:	2009      	movs	r0, #9
     c66:	4b0a      	ldr	r3, [pc, #40]	; (c90 <tm1640_start+0xa0>)
     c68:	4798      	blx	r3
    //delay_us_nop(1);

    // Restore peripheral control
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD1 >> 16, &clk_conf);
     c6a:	1d3b      	adds	r3, r7, #4
     c6c:	0019      	movs	r1, r3
     c6e:	2009      	movs	r0, #9
     c70:	4b09      	ldr	r3, [pc, #36]	; (c98 <tm1640_start+0xa8>)
     c72:	4798      	blx	r3
    system_pinmux_pin_set_config(TM1640_PINMUX_PAD2 >> 16, &do_conf);
     c74:	2308      	movs	r3, #8
     c76:	18fb      	adds	r3, r7, r3
     c78:	0019      	movs	r1, r3
     c7a:	202a      	movs	r0, #42	; 0x2a
     c7c:	4b06      	ldr	r3, [pc, #24]	; (c98 <tm1640_start+0xa8>)
     c7e:	4798      	blx	r3
}
     c80:	46c0      	nop			; (mov r8, r8)
     c82:	46bd      	mov	sp, r7
     c84:	b004      	add	sp, #16
     c86:	bd80      	pop	{r7, pc}
     c88:	00000865 	.word	0x00000865
     c8c:	000072f5 	.word	0x000072f5
     c90:	0000093d 	.word	0x0000093d
     c94:	00000aa9 	.word	0x00000aa9
     c98:	0000a365 	.word	0x0000a365

00000c9c <tm1640_stop>:

static inline void tm1640_stop(void)
{
     c9c:	b580      	push	{r7, lr}
     c9e:	b084      	sub	sp, #16
     ca0:	af00      	add	r7, sp, #0
    // Switch the DO and CLK pins over to GPIOs
    struct port_config gpio_conf;
    gpio_conf.direction = PORT_PIN_DIR_OUTPUT;
     ca2:	230c      	movs	r3, #12
     ca4:	18fb      	adds	r3, r7, r3
     ca6:	2201      	movs	r2, #1
     ca8:	701a      	strb	r2, [r3, #0]
    gpio_conf.input_pull = PORT_PIN_PULL_UP;
     caa:	230c      	movs	r3, #12
     cac:	18fb      	adds	r3, r7, r3
     cae:	2201      	movs	r2, #1
     cb0:	705a      	strb	r2, [r3, #1]
    gpio_conf.powersave = false;
     cb2:	230c      	movs	r3, #12
     cb4:	18fb      	adds	r3, r7, r3
     cb6:	2200      	movs	r2, #0
     cb8:	709a      	strb	r2, [r3, #2]

    struct system_pinmux_config do_conf;
    struct system_pinmux_config clk_conf;
    system_pinmux_get_config_defaults(&do_conf);
     cba:	2308      	movs	r3, #8
     cbc:	18fb      	adds	r3, r7, r3
     cbe:	0018      	movs	r0, r3
     cc0:	4b20      	ldr	r3, [pc, #128]	; (d44 <tm1640_stop+0xa8>)
     cc2:	4798      	blx	r3
    system_pinmux_get_config_defaults(&clk_conf);
     cc4:	1d3b      	adds	r3, r7, #4
     cc6:	0018      	movs	r0, r3
     cc8:	4b1e      	ldr	r3, [pc, #120]	; (d44 <tm1640_stop+0xa8>)
     cca:	4798      	blx	r3
    do_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ccc:	2308      	movs	r3, #8
     cce:	18fb      	adds	r3, r7, r3
     cd0:	2200      	movs	r2, #0
     cd2:	705a      	strb	r2, [r3, #1]
    do_conf.mux_position = TM1640_PINMUX_PAD2 & 0xFFFF;
     cd4:	2308      	movs	r3, #8
     cd6:	18fb      	adds	r3, r7, r3
     cd8:	2203      	movs	r2, #3
     cda:	701a      	strb	r2, [r3, #0]
    clk_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
     cdc:	1d3b      	adds	r3, r7, #4
     cde:	2200      	movs	r2, #0
     ce0:	705a      	strb	r2, [r3, #1]
    clk_conf.mux_position = WTC6508_PINMUX_PAD1 & 0xFFFF;
     ce2:	1d3b      	adds	r3, r7, #4
     ce4:	2202      	movs	r2, #2
     ce6:	701a      	strb	r2, [r3, #0]

    // Bring DOUT low for 1us, then bring DOUT and CLK high for 1us each
    port_pin_set_config(TM1640_DOUT_PIN, &gpio_conf);
     ce8:	230c      	movs	r3, #12
     cea:	18fb      	adds	r3, r7, r3
     cec:	0019      	movs	r1, r3
     cee:	202a      	movs	r0, #42	; 0x2a
     cf0:	4b15      	ldr	r3, [pc, #84]	; (d48 <tm1640_stop+0xac>)
     cf2:	4798      	blx	r3
    port_pin_set_config(WTC6508_CLK_GPIO, &gpio_conf);
     cf4:	230c      	movs	r3, #12
     cf6:	18fb      	adds	r3, r7, r3
     cf8:	0019      	movs	r1, r3
     cfa:	2009      	movs	r0, #9
     cfc:	4b12      	ldr	r3, [pc, #72]	; (d48 <tm1640_stop+0xac>)
     cfe:	4798      	blx	r3
    port_pin_set_output_level(TM1640_DOUT_PIN, 0);
     d00:	2100      	movs	r1, #0
     d02:	202a      	movs	r0, #42	; 0x2a
     d04:	4b11      	ldr	r3, [pc, #68]	; (d4c <tm1640_stop+0xb0>)
     d06:	4798      	blx	r3
    delay_us_nop(3);
     d08:	2003      	movs	r0, #3
     d0a:	4b11      	ldr	r3, [pc, #68]	; (d50 <tm1640_stop+0xb4>)
     d0c:	4798      	blx	r3
    port_pin_set_output_level(WTC6508_CLK_GPIO, 1);
     d0e:	2101      	movs	r1, #1
     d10:	2009      	movs	r0, #9
     d12:	4b0e      	ldr	r3, [pc, #56]	; (d4c <tm1640_stop+0xb0>)
     d14:	4798      	blx	r3
    delay_us_nop(3);
     d16:	2003      	movs	r0, #3
     d18:	4b0d      	ldr	r3, [pc, #52]	; (d50 <tm1640_stop+0xb4>)
     d1a:	4798      	blx	r3
    port_pin_set_output_level(TM1640_DOUT_PIN, 1);
     d1c:	2101      	movs	r1, #1
     d1e:	202a      	movs	r0, #42	; 0x2a
     d20:	4b0a      	ldr	r3, [pc, #40]	; (d4c <tm1640_stop+0xb0>)
     d22:	4798      	blx	r3
    //delay_us_nop(1);

    // Restore peripheral control
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD1 >> 16, &clk_conf);
     d24:	1d3b      	adds	r3, r7, #4
     d26:	0019      	movs	r1, r3
     d28:	2009      	movs	r0, #9
     d2a:	4b0a      	ldr	r3, [pc, #40]	; (d54 <tm1640_stop+0xb8>)
     d2c:	4798      	blx	r3
    system_pinmux_pin_set_config(TM1640_PINMUX_PAD2 >> 16, &do_conf);
     d2e:	2308      	movs	r3, #8
     d30:	18fb      	adds	r3, r7, r3
     d32:	0019      	movs	r1, r3
     d34:	202a      	movs	r0, #42	; 0x2a
     d36:	4b07      	ldr	r3, [pc, #28]	; (d54 <tm1640_stop+0xb8>)
     d38:	4798      	blx	r3
}
     d3a:	46c0      	nop			; (mov r8, r8)
     d3c:	46bd      	mov	sp, r7
     d3e:	b004      	add	sp, #16
     d40:	bd80      	pop	{r7, pc}
     d42:	46c0      	nop			; (mov r8, r8)
     d44:	00000865 	.word	0x00000865
     d48:	000072f5 	.word	0x000072f5
     d4c:	0000093d 	.word	0x0000093d
     d50:	00000aa9 	.word	0x00000aa9
     d54:	0000a365 	.word	0x0000a365

00000d58 <tm1640_init>:

void tm1640_init(void)
{
     d58:	b580      	push	{r7, lr}
     d5a:	b090      	sub	sp, #64	; 0x40
     d5c:	af00      	add	r7, sp, #0
    struct spi_config config;

    config.character_size = SPI_CHARACTER_SIZE_8BIT;
     d5e:	1d3b      	adds	r3, r7, #4
     d60:	2200      	movs	r2, #0
     d62:	741a      	strb	r2, [r3, #16]
    config.data_order = SPI_DATA_ORDER_LSB;
     d64:	1d3b      	adds	r3, r7, #4
     d66:	2280      	movs	r2, #128	; 0x80
     d68:	05d2      	lsls	r2, r2, #23
     d6a:	605a      	str	r2, [r3, #4]
    config.mode = SPI_MODE_MASTER;
     d6c:	1d3b      	adds	r3, r7, #4
     d6e:	2201      	movs	r2, #1
     d70:	701a      	strb	r2, [r3, #0]
    config.transfer_mode = SPI_TRANSFER_MODE_3;
     d72:	1d3b      	adds	r3, r7, #4
     d74:	22c0      	movs	r2, #192	; 0xc0
     d76:	0592      	lsls	r2, r2, #22
     d78:	609a      	str	r2, [r3, #8]
    config.select_slave_low_detect_enable = false;
     d7a:	1d3b      	adds	r3, r7, #4
     d7c:	2200      	movs	r2, #0
     d7e:	74da      	strb	r2, [r3, #19]
#ifndef XPLAINED
    config.mux_setting = SPI_SIGNAL_MUX_SETTING_E;    
     d80:	1d3b      	adds	r3, r7, #4
     d82:	2280      	movs	r2, #128	; 0x80
     d84:	0252      	lsls	r2, r2, #9
     d86:	60da      	str	r2, [r3, #12]
#else    
    config.mux_setting = SPI_SIGNAL_MUX_SETTING_E;
#endif
    config.receiver_enable = false;
     d88:	1d3b      	adds	r3, r7, #4
     d8a:	2200      	movs	r2, #0
     d8c:	749a      	strb	r2, [r3, #18]
    config.master_slave_select_enable = false;
     d8e:	1d3b      	adds	r3, r7, #4
     d90:	2200      	movs	r2, #0
     d92:	751a      	strb	r2, [r3, #20]
    config.run_in_standby = true;
     d94:	1d3b      	adds	r3, r7, #4
     d96:	2201      	movs	r2, #1
     d98:	745a      	strb	r2, [r3, #17]
    config.mode_specific.master.baudrate = TM1640_BAUD_RATE;    
     d9a:	1d3b      	adds	r3, r7, #4
     d9c:	4a2f      	ldr	r2, [pc, #188]	; (e5c <tm1640_init+0x104>)
     d9e:	619a      	str	r2, [r3, #24]
    config.generator_source = GCLK_GENERATOR_4;
     da0:	1d3b      	adds	r3, r7, #4
     da2:	2224      	movs	r2, #36	; 0x24
     da4:	2104      	movs	r1, #4
     da6:	5499      	strb	r1, [r3, r2]
    config.pinmux_pad0 = TM1640_PINMUX_PAD0;
     da8:	1d3b      	adds	r3, r7, #4
     daa:	2201      	movs	r2, #1
     dac:	4252      	negs	r2, r2
     dae:	629a      	str	r2, [r3, #40]	; 0x28
    config.pinmux_pad1 = TM1640_PINMUX_PAD1;
     db0:	1d3b      	adds	r3, r7, #4
     db2:	2201      	movs	r2, #1
     db4:	4252      	negs	r2, r2
     db6:	62da      	str	r2, [r3, #44]	; 0x2c
    config.pinmux_pad2 = TM1640_PINMUX_PAD2;
     db8:	1d3b      	adds	r3, r7, #4
     dba:	4a29      	ldr	r2, [pc, #164]	; (e60 <tm1640_init+0x108>)
     dbc:	631a      	str	r2, [r3, #48]	; 0x30
    config.pinmux_pad3 = TM1640_PINMUX_PAD3;
     dbe:	1d3b      	adds	r3, r7, #4
     dc0:	2201      	movs	r2, #1
     dc2:	4252      	negs	r2, r2
     dc4:	635a      	str	r2, [r3, #52]	; 0x34

    if (spi_init(&tm1640_module, TM1640_SERCOM, &config)) {
     dc6:	1d3a      	adds	r2, r7, #4
     dc8:	4926      	ldr	r1, [pc, #152]	; (e64 <tm1640_init+0x10c>)
     dca:	4b27      	ldr	r3, [pc, #156]	; (e68 <tm1640_init+0x110>)
     dcc:	0018      	movs	r0, r3
     dce:	4b27      	ldr	r3, [pc, #156]	; (e6c <tm1640_init+0x114>)
     dd0:	4798      	blx	r3
     dd2:	1e03      	subs	r3, r0, #0
     dd4:	d004      	beq.n	de0 <tm1640_init+0x88>
        printf("Failed to initialize TM1640_SERCOM!\n");
     dd6:	4b26      	ldr	r3, [pc, #152]	; (e70 <tm1640_init+0x118>)
     dd8:	0018      	movs	r0, r3
     dda:	4b26      	ldr	r3, [pc, #152]	; (e74 <tm1640_init+0x11c>)
     ddc:	4798      	blx	r3
     dde:	e03a      	b.n	e56 <tm1640_init+0xfe>
        return;
    }

    spi_register_callback(&tm1640_module, spi_cb_buffer_transmitted, SPI_CALLBACK_BUFFER_TRANSMITTED);      
     de0:	4925      	ldr	r1, [pc, #148]	; (e78 <tm1640_init+0x120>)
     de2:	4b21      	ldr	r3, [pc, #132]	; (e68 <tm1640_init+0x110>)
     de4:	2200      	movs	r2, #0
     de6:	0018      	movs	r0, r3
     de8:	4b24      	ldr	r3, [pc, #144]	; (e7c <tm1640_init+0x124>)
     dea:	4798      	blx	r3
    spi_enable_callback(&tm1640_module, SPI_CALLBACK_BUFFER_TRANSMITTED);  
     dec:	4b1e      	ldr	r3, [pc, #120]	; (e68 <tm1640_init+0x110>)
     dee:	2100      	movs	r1, #0
     df0:	0018      	movs	r0, r3
     df2:	4b23      	ldr	r3, [pc, #140]	; (e80 <tm1640_init+0x128>)
     df4:	4798      	blx	r3
    spi_register_callback(&tm1640_module, spi_cb_error, SPI_CALLBACK_ERROR);    
     df6:	4923      	ldr	r1, [pc, #140]	; (e84 <tm1640_init+0x12c>)
     df8:	4b1b      	ldr	r3, [pc, #108]	; (e68 <tm1640_init+0x110>)
     dfa:	2203      	movs	r2, #3
     dfc:	0018      	movs	r0, r3
     dfe:	4b1f      	ldr	r3, [pc, #124]	; (e7c <tm1640_init+0x124>)
     e00:	4798      	blx	r3
    spi_enable_callback(&tm1640_module, SPI_CALLBACK_ERROR);
     e02:	4b19      	ldr	r3, [pc, #100]	; (e68 <tm1640_init+0x110>)
     e04:	2103      	movs	r1, #3
     e06:	0018      	movs	r0, r3
     e08:	4b1d      	ldr	r3, [pc, #116]	; (e80 <tm1640_init+0x128>)
     e0a:	4798      	blx	r3

    NVIC_EnableIRQ(TM1640_IRQ);
     e0c:	200d      	movs	r0, #13
     e0e:	4b1e      	ldr	r3, [pc, #120]	; (e88 <tm1640_init+0x130>)
     e10:	4798      	blx	r3
    spi_enable(&tm1640_module);
     e12:	4b15      	ldr	r3, [pc, #84]	; (e68 <tm1640_init+0x110>)
     e14:	0018      	movs	r0, r3
     e16:	4b1d      	ldr	r3, [pc, #116]	; (e8c <tm1640_init+0x134>)
     e18:	4798      	blx	r3

    tm1640_sem = xSemaphoreCreateBinary();
     e1a:	2203      	movs	r2, #3
     e1c:	2100      	movs	r1, #0
     e1e:	2001      	movs	r0, #1
     e20:	4b1b      	ldr	r3, [pc, #108]	; (e90 <tm1640_init+0x138>)
     e22:	4798      	blx	r3
     e24:	0002      	movs	r2, r0
     e26:	4b1b      	ldr	r3, [pc, #108]	; (e94 <tm1640_init+0x13c>)
     e28:	601a      	str	r2, [r3, #0]

    // Turn on the display
    uint8_t display_on = CTRL_CMD | CTRL_CMD_DISP_ON | BRIGHT_3;
     e2a:	233f      	movs	r3, #63	; 0x3f
     e2c:	18fb      	adds	r3, r7, r3
     e2e:	228b      	movs	r2, #139	; 0x8b
     e30:	701a      	strb	r2, [r3, #0]
    tm1640_start();
     e32:	4b19      	ldr	r3, [pc, #100]	; (e98 <tm1640_init+0x140>)
     e34:	4798      	blx	r3
    spi_write(&tm1640_module, (uint16_t) display_on);
     e36:	233f      	movs	r3, #63	; 0x3f
     e38:	18fb      	adds	r3, r7, r3
     e3a:	781b      	ldrb	r3, [r3, #0]
     e3c:	b29a      	uxth	r2, r3
     e3e:	4b0a      	ldr	r3, [pc, #40]	; (e68 <tm1640_init+0x110>)
     e40:	0011      	movs	r1, r2
     e42:	0018      	movs	r0, r3
     e44:	4b15      	ldr	r3, [pc, #84]	; (e9c <tm1640_init+0x144>)
     e46:	4798      	blx	r3
    spi_write(&wtc6508_module, 0);
     e48:	4b15      	ldr	r3, [pc, #84]	; (ea0 <tm1640_init+0x148>)
     e4a:	2100      	movs	r1, #0
     e4c:	0018      	movs	r0, r3
     e4e:	4b13      	ldr	r3, [pc, #76]	; (e9c <tm1640_init+0x144>)
     e50:	4798      	blx	r3
    tm1640_stop();
     e52:	4b14      	ldr	r3, [pc, #80]	; (ea4 <tm1640_init+0x14c>)
     e54:	4798      	blx	r3
}
     e56:	46bd      	mov	sp, r7
     e58:	b010      	add	sp, #64	; 0x40
     e5a:	bd80      	pop	{r7, pc}
     e5c:	00003a98 	.word	0x00003a98
     e60:	002a0003 	.word	0x002a0003
     e64:	42001800 	.word	0x42001800
     e68:	200044a0 	.word	0x200044a0
     e6c:	00008031 	.word	0x00008031
     e70:	00010c00 	.word	0x00010c00
     e74:	0000fb01 	.word	0x0000fb01
     e78:	00000ad5 	.word	0x00000ad5
     e7c:	0000843d 	.word	0x0000843d
     e80:	00000a71 	.word	0x00000a71
     e84:	00000bd5 	.word	0x00000bd5
     e88:	00000839 	.word	0x00000839
     e8c:	000009b1 	.word	0x000009b1
     e90:	0000ac39 	.word	0x0000ac39
     e94:	200044f8 	.word	0x200044f8
     e98:	00000bf1 	.word	0x00000bf1
     e9c:	00000a29 	.word	0x00000a29
     ea0:	20004464 	.word	0x20004464
     ea4:	00000c9d 	.word	0x00000c9d

00000ea8 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     ea8:	b580      	push	{r7, lr}
     eaa:	b082      	sub	sp, #8
     eac:	af00      	add	r7, sp, #0
     eae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	2280      	movs	r2, #128	; 0x80
     eb4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     eb6:	687b      	ldr	r3, [r7, #4]
     eb8:	2200      	movs	r2, #0
     eba:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     ebc:	687b      	ldr	r3, [r7, #4]
     ebe:	2201      	movs	r2, #1
     ec0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     ec2:	687b      	ldr	r3, [r7, #4]
     ec4:	2200      	movs	r2, #0
     ec6:	70da      	strb	r2, [r3, #3]
}
     ec8:	46c0      	nop			; (mov r8, r8)
     eca:	46bd      	mov	sp, r7
     ecc:	b002      	add	sp, #8
     ece:	bd80      	pop	{r7, pc}

00000ed0 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     ed0:	b580      	push	{r7, lr}
     ed2:	b084      	sub	sp, #16
     ed4:	af00      	add	r7, sp, #0
     ed6:	0002      	movs	r2, r0
     ed8:	1dfb      	adds	r3, r7, #7
     eda:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     edc:	230f      	movs	r3, #15
     ede:	18fb      	adds	r3, r7, r3
     ee0:	1dfa      	adds	r2, r7, #7
     ee2:	7812      	ldrb	r2, [r2, #0]
     ee4:	09d2      	lsrs	r2, r2, #7
     ee6:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     ee8:	230e      	movs	r3, #14
     eea:	18fb      	adds	r3, r7, r3
     eec:	1dfa      	adds	r2, r7, #7
     eee:	7812      	ldrb	r2, [r2, #0]
     ef0:	0952      	lsrs	r2, r2, #5
     ef2:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     ef4:	4b0d      	ldr	r3, [pc, #52]	; (f2c <system_pinmux_get_group_from_gpio_pin+0x5c>)
     ef6:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     ef8:	230f      	movs	r3, #15
     efa:	18fb      	adds	r3, r7, r3
     efc:	781b      	ldrb	r3, [r3, #0]
     efe:	2b00      	cmp	r3, #0
     f00:	d10f      	bne.n	f22 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     f02:	230f      	movs	r3, #15
     f04:	18fb      	adds	r3, r7, r3
     f06:	781b      	ldrb	r3, [r3, #0]
     f08:	009b      	lsls	r3, r3, #2
     f0a:	2210      	movs	r2, #16
     f0c:	4694      	mov	ip, r2
     f0e:	44bc      	add	ip, r7
     f10:	4463      	add	r3, ip
     f12:	3b08      	subs	r3, #8
     f14:	681a      	ldr	r2, [r3, #0]
     f16:	230e      	movs	r3, #14
     f18:	18fb      	adds	r3, r7, r3
     f1a:	781b      	ldrb	r3, [r3, #0]
     f1c:	01db      	lsls	r3, r3, #7
     f1e:	18d3      	adds	r3, r2, r3
     f20:	e000      	b.n	f24 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     f22:	2300      	movs	r3, #0
	}
}
     f24:	0018      	movs	r0, r3
     f26:	46bd      	mov	sp, r7
     f28:	b004      	add	sp, #16
     f2a:	bd80      	pop	{r7, pc}
     f2c:	41004400 	.word	0x41004400

00000f30 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     f30:	b580      	push	{r7, lr}
     f32:	b082      	sub	sp, #8
     f34:	af00      	add	r7, sp, #0
     f36:	0002      	movs	r2, r0
     f38:	1dfb      	adds	r3, r7, #7
     f3a:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     f3c:	4b06      	ldr	r3, [pc, #24]	; (f58 <system_interrupt_enable+0x28>)
     f3e:	1dfa      	adds	r2, r7, #7
     f40:	7812      	ldrb	r2, [r2, #0]
     f42:	0011      	movs	r1, r2
     f44:	221f      	movs	r2, #31
     f46:	400a      	ands	r2, r1
     f48:	2101      	movs	r1, #1
     f4a:	4091      	lsls	r1, r2
     f4c:	000a      	movs	r2, r1
     f4e:	601a      	str	r2, [r3, #0]
}
     f50:	46c0      	nop			; (mov r8, r8)
     f52:	46bd      	mov	sp, r7
     f54:	b002      	add	sp, #8
     f56:	bd80      	pop	{r7, pc}
     f58:	e000e100 	.word	0xe000e100

00000f5c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     f5c:	b580      	push	{r7, lr}
     f5e:	b082      	sub	sp, #8
     f60:	af00      	add	r7, sp, #0
     f62:	0002      	movs	r2, r0
     f64:	1dfb      	adds	r3, r7, #7
     f66:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     f68:	1dfb      	adds	r3, r7, #7
     f6a:	781b      	ldrb	r3, [r3, #0]
     f6c:	0018      	movs	r0, r3
     f6e:	4b03      	ldr	r3, [pc, #12]	; (f7c <port_get_group_from_gpio_pin+0x20>)
     f70:	4798      	blx	r3
     f72:	0003      	movs	r3, r0
}
     f74:	0018      	movs	r0, r3
     f76:	46bd      	mov	sp, r7
     f78:	b002      	add	sp, #8
     f7a:	bd80      	pop	{r7, pc}
     f7c:	00000ed1 	.word	0x00000ed1

00000f80 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     f80:	b580      	push	{r7, lr}
     f82:	b084      	sub	sp, #16
     f84:	af00      	add	r7, sp, #0
     f86:	0002      	movs	r2, r0
     f88:	1dfb      	adds	r3, r7, #7
     f8a:	701a      	strb	r2, [r3, #0]
     f8c:	1dbb      	adds	r3, r7, #6
     f8e:	1c0a      	adds	r2, r1, #0
     f90:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     f92:	1dfb      	adds	r3, r7, #7
     f94:	781b      	ldrb	r3, [r3, #0]
     f96:	0018      	movs	r0, r3
     f98:	4b0d      	ldr	r3, [pc, #52]	; (fd0 <port_pin_set_output_level+0x50>)
     f9a:	4798      	blx	r3
     f9c:	0003      	movs	r3, r0
     f9e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     fa0:	1dfb      	adds	r3, r7, #7
     fa2:	781b      	ldrb	r3, [r3, #0]
     fa4:	221f      	movs	r2, #31
     fa6:	4013      	ands	r3, r2
     fa8:	2201      	movs	r2, #1
     faa:	409a      	lsls	r2, r3
     fac:	0013      	movs	r3, r2
     fae:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     fb0:	1dbb      	adds	r3, r7, #6
     fb2:	781b      	ldrb	r3, [r3, #0]
     fb4:	2b00      	cmp	r3, #0
     fb6:	d003      	beq.n	fc0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     fb8:	68fb      	ldr	r3, [r7, #12]
     fba:	68ba      	ldr	r2, [r7, #8]
     fbc:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
     fbe:	e002      	b.n	fc6 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     fc0:	68fb      	ldr	r3, [r7, #12]
     fc2:	68ba      	ldr	r2, [r7, #8]
     fc4:	615a      	str	r2, [r3, #20]
	}
}
     fc6:	46c0      	nop			; (mov r8, r8)
     fc8:	46bd      	mov	sp, r7
     fca:	b004      	add	sp, #16
     fcc:	bd80      	pop	{r7, pc}
     fce:	46c0      	nop			; (mov r8, r8)
     fd0:	00000f5d 	.word	0x00000f5d

00000fd4 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
     fd4:	b580      	push	{r7, lr}
     fd6:	b084      	sub	sp, #16
     fd8:	af00      	add	r7, sp, #0
     fda:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     fdc:	687b      	ldr	r3, [r7, #4]
     fde:	681b      	ldr	r3, [r3, #0]
     fe0:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     fe2:	68fb      	ldr	r3, [r7, #12]
     fe4:	69db      	ldr	r3, [r3, #28]
     fe6:	1e5a      	subs	r2, r3, #1
     fe8:	4193      	sbcs	r3, r2
     fea:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
     fec:	0018      	movs	r0, r3
     fee:	46bd      	mov	sp, r7
     ff0:	b004      	add	sp, #16
     ff2:	bd80      	pop	{r7, pc}

00000ff4 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
     ff4:	b580      	push	{r7, lr}
     ff6:	b082      	sub	sp, #8
     ff8:	af00      	add	r7, sp, #0
     ffa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     ffc:	687b      	ldr	r3, [r7, #4]
     ffe:	2201      	movs	r2, #1
    1000:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    1002:	687b      	ldr	r3, [r7, #4]
    1004:	2200      	movs	r2, #0
    1006:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    1008:	687b      	ldr	r3, [r7, #4]
    100a:	2200      	movs	r2, #0
    100c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    100e:	687b      	ldr	r3, [r7, #4]
    1010:	22c0      	movs	r2, #192	; 0xc0
    1012:	0392      	lsls	r2, r2, #14
    1014:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    1016:	687b      	ldr	r3, [r7, #4]
    1018:	2200      	movs	r2, #0
    101a:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    101c:	687b      	ldr	r3, [r7, #4]
    101e:	2200      	movs	r2, #0
    1020:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    1022:	687b      	ldr	r3, [r7, #4]
    1024:	2201      	movs	r2, #1
    1026:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    1028:	687b      	ldr	r3, [r7, #4]
    102a:	2201      	movs	r2, #1
    102c:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    102e:	687b      	ldr	r3, [r7, #4]
    1030:	2200      	movs	r2, #0
    1032:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    1034:	687b      	ldr	r3, [r7, #4]
    1036:	2224      	movs	r2, #36	; 0x24
    1038:	2100      	movs	r1, #0
    103a:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    103c:	687b      	ldr	r3, [r7, #4]
    103e:	3318      	adds	r3, #24
    1040:	220c      	movs	r2, #12
    1042:	2100      	movs	r1, #0
    1044:	0018      	movs	r0, r3
    1046:	4b0a      	ldr	r3, [pc, #40]	; (1070 <spi_get_config_defaults+0x7c>)
    1048:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    104a:	687b      	ldr	r3, [r7, #4]
    104c:	4a09      	ldr	r2, [pc, #36]	; (1074 <spi_get_config_defaults+0x80>)
    104e:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    1050:	687b      	ldr	r3, [r7, #4]
    1052:	2200      	movs	r2, #0
    1054:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    1056:	687b      	ldr	r3, [r7, #4]
    1058:	2200      	movs	r2, #0
    105a:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    105c:	687b      	ldr	r3, [r7, #4]
    105e:	2200      	movs	r2, #0
    1060:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    1062:	687b      	ldr	r3, [r7, #4]
    1064:	2200      	movs	r2, #0
    1066:	635a      	str	r2, [r3, #52]	; 0x34

};
    1068:	46c0      	nop			; (mov r8, r8)
    106a:	46bd      	mov	sp, r7
    106c:	b002      	add	sp, #8
    106e:	bd80      	pop	{r7, pc}
    1070:	0000f42b 	.word	0x0000f42b
    1074:	000186a0 	.word	0x000186a0

00001078 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    1078:	b580      	push	{r7, lr}
    107a:	b084      	sub	sp, #16
    107c:	af00      	add	r7, sp, #0
    107e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1080:	687b      	ldr	r3, [r7, #4]
    1082:	681b      	ldr	r3, [r3, #0]
    1084:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1086:	687b      	ldr	r3, [r7, #4]
    1088:	681b      	ldr	r3, [r3, #0]
    108a:	0018      	movs	r0, r3
    108c:	4b0b      	ldr	r3, [pc, #44]	; (10bc <spi_enable+0x44>)
    108e:	4798      	blx	r3
    1090:	0003      	movs	r3, r0
    1092:	0018      	movs	r0, r3
    1094:	4b0a      	ldr	r3, [pc, #40]	; (10c0 <spi_enable+0x48>)
    1096:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    1098:	46c0      	nop			; (mov r8, r8)
    109a:	687b      	ldr	r3, [r7, #4]
    109c:	0018      	movs	r0, r3
    109e:	4b09      	ldr	r3, [pc, #36]	; (10c4 <spi_enable+0x4c>)
    10a0:	4798      	blx	r3
    10a2:	1e03      	subs	r3, r0, #0
    10a4:	d1f9      	bne.n	109a <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    10a6:	68fb      	ldr	r3, [r7, #12]
    10a8:	681b      	ldr	r3, [r3, #0]
    10aa:	2202      	movs	r2, #2
    10ac:	431a      	orrs	r2, r3
    10ae:	68fb      	ldr	r3, [r7, #12]
    10b0:	601a      	str	r2, [r3, #0]
}
    10b2:	46c0      	nop			; (mov r8, r8)
    10b4:	46bd      	mov	sp, r7
    10b6:	b004      	add	sp, #16
    10b8:	bd80      	pop	{r7, pc}
    10ba:	46c0      	nop			; (mov r8, r8)
    10bc:	00007a91 	.word	0x00007a91
    10c0:	00000f31 	.word	0x00000f31
    10c4:	00000fd5 	.word	0x00000fd5

000010c8 <delay_us_nop>:
SemaphoreHandle_t                                       display_mutex;
SemaphoreHandle_t                                       buzzer_sem;

// Can't use the built-in delay functions since FreeRTOS is already using the SysTicks peripheral.
static inline void delay_us_nop(uint32_t us_delay)
{
    10c8:	b580      	push	{r7, lr}
    10ca:	b084      	sub	sp, #16
    10cc:	af00      	add	r7, sp, #0
    10ce:	6078      	str	r0, [r7, #4]
    uint32_t delay_ticks = us_delay * N_NOP_PER_US;
    10d0:	687a      	ldr	r2, [r7, #4]
    10d2:	0013      	movs	r3, r2
    10d4:	005b      	lsls	r3, r3, #1
    10d6:	189b      	adds	r3, r3, r2
    10d8:	011b      	lsls	r3, r3, #4
    10da:	60fb      	str	r3, [r7, #12]

    while (delay_ticks-- > 0) {
    10dc:	e000      	b.n	10e0 <delay_us_nop+0x18>
    10de:	46c0      	nop			; (mov r8, r8)
    10e0:	68fb      	ldr	r3, [r7, #12]
    10e2:	1e5a      	subs	r2, r3, #1
    10e4:	60fa      	str	r2, [r7, #12]
    10e6:	2b00      	cmp	r3, #0
    10e8:	d1f9      	bne.n	10de <delay_us_nop+0x16>
        nop();
    }
}
    10ea:	46c0      	nop			; (mov r8, r8)
    10ec:	46bd      	mov	sp, r7
    10ee:	b004      	add	sp, #16
    10f0:	bd80      	pop	{r7, pc}
    10f2:	46c0      	nop			; (mov r8, r8)

000010f4 <wtc6508_init>:
#define DISPLAY_MUTEX_TIMEOUT   pdMS_TO_TICKS(5)

// Must run at 2kHz to 20kHz with at least 15 ms between transactions

void wtc6508_init(void)
{
    10f4:	b580      	push	{r7, lr}
    10f6:	b08e      	sub	sp, #56	; 0x38
    10f8:	af00      	add	r7, sp, #0
    struct spi_config config;
    spi_get_config_defaults(&config);
    10fa:	003b      	movs	r3, r7
    10fc:	0018      	movs	r0, r3
    10fe:	4b1c      	ldr	r3, [pc, #112]	; (1170 <wtc6508_init+0x7c>)
    1100:	4798      	blx	r3

    config.pinmux_pad0 = WTC6508_PINMUX_PAD0;
    1102:	003b      	movs	r3, r7
    1104:	4a1b      	ldr	r2, [pc, #108]	; (1174 <wtc6508_init+0x80>)
    1106:	629a      	str	r2, [r3, #40]	; 0x28
    config.pinmux_pad1 = WTC6508_PINMUX_PAD1;
    1108:	003b      	movs	r3, r7
    110a:	4a1b      	ldr	r2, [pc, #108]	; (1178 <wtc6508_init+0x84>)
    110c:	62da      	str	r2, [r3, #44]	; 0x2c
    config.pinmux_pad2 = WTC6508_PINMUX_PAD2;
    110e:	003b      	movs	r3, r7
    1110:	2201      	movs	r2, #1
    1112:	4252      	negs	r2, r2
    1114:	631a      	str	r2, [r3, #48]	; 0x30
    config.pinmux_pad3 = WTC6508_PINMUX_PAD3;
    1116:	003b      	movs	r3, r7
    1118:	2201      	movs	r2, #1
    111a:	4252      	negs	r2, r2
    111c:	635a      	str	r2, [r3, #52]	; 0x34
    config.mux_setting = SPI_SIGNAL_MUX_SETTING_I;
    111e:	003b      	movs	r3, r7
    1120:	2280      	movs	r2, #128	; 0x80
    1122:	0292      	lsls	r2, r2, #10
    1124:	60da      	str	r2, [r3, #12]
    config.select_slave_low_detect_enable = false;
    1126:	003b      	movs	r3, r7
    1128:	2200      	movs	r2, #0
    112a:	74da      	strb	r2, [r3, #19]
    config.mode_specific.master.baudrate = WTC6508_BAUD;
    112c:	003b      	movs	r3, r7
    112e:	4a13      	ldr	r2, [pc, #76]	; (117c <wtc6508_init+0x88>)
    1130:	619a      	str	r2, [r3, #24]
    config.transfer_mode = SPI_TRANSFER_MODE_3;    
    1132:	003b      	movs	r3, r7
    1134:	22c0      	movs	r2, #192	; 0xc0
    1136:	0592      	lsls	r2, r2, #22
    1138:	609a      	str	r2, [r3, #8]
    config.generator_source = GCLK_GENERATOR_4;
    113a:	003b      	movs	r3, r7
    113c:	2224      	movs	r2, #36	; 0x24
    113e:	2104      	movs	r1, #4
    1140:	5499      	strb	r1, [r3, r2]
    config.run_in_standby = false;
    1142:	003b      	movs	r3, r7
    1144:	2200      	movs	r2, #0
    1146:	745a      	strb	r2, [r3, #17]

    if (spi_init(&wtc6508_module, WTC65808_SERCOM, &config)) {
    1148:	003a      	movs	r2, r7
    114a:	490d      	ldr	r1, [pc, #52]	; (1180 <wtc6508_init+0x8c>)
    114c:	4b0d      	ldr	r3, [pc, #52]	; (1184 <wtc6508_init+0x90>)
    114e:	0018      	movs	r0, r3
    1150:	4b0d      	ldr	r3, [pc, #52]	; (1188 <wtc6508_init+0x94>)
    1152:	4798      	blx	r3
    1154:	1e03      	subs	r3, r0, #0
    1156:	d004      	beq.n	1162 <wtc6508_init+0x6e>
        printf("failed to initialize WTC6508!\n");
    1158:	4b0c      	ldr	r3, [pc, #48]	; (118c <wtc6508_init+0x98>)
    115a:	0018      	movs	r0, r3
    115c:	4b0c      	ldr	r3, [pc, #48]	; (1190 <wtc6508_init+0x9c>)
    115e:	4798      	blx	r3
    1160:	e003      	b.n	116a <wtc6508_init+0x76>
        return;
    }

    spi_enable(&wtc6508_module);
    1162:	4b08      	ldr	r3, [pc, #32]	; (1184 <wtc6508_init+0x90>)
    1164:	0018      	movs	r0, r3
    1166:	4b0b      	ldr	r3, [pc, #44]	; (1194 <wtc6508_init+0xa0>)
    1168:	4798      	blx	r3
}
    116a:	46bd      	mov	sp, r7
    116c:	b00e      	add	sp, #56	; 0x38
    116e:	bd80      	pop	{r7, pc}
    1170:	00000ff5 	.word	0x00000ff5
    1174:	00080002 	.word	0x00080002
    1178:	00090002 	.word	0x00090002
    117c:	00003a98 	.word	0x00003a98
    1180:	42000800 	.word	0x42000800
    1184:	20004464 	.word	0x20004464
    1188:	00008031 	.word	0x00008031
    118c:	00010c24 	.word	0x00010c24
    1190:	0000fb01 	.word	0x0000fb01
    1194:	00001079 	.word	0x00001079

00001198 <wtc6508_read>:

enum status_code wtc6508_read(uint8_t *status)
{
    1198:	b5b0      	push	{r4, r5, r7, lr}
    119a:	b086      	sub	sp, #24
    119c:	af00      	add	r7, sp, #0
    119e:	6078      	str	r0, [r7, #4]
    enum status_code ret;
    struct port_config di_conf;    
    struct port_config clk_conf;
    struct system_pinmux_config pin_conf;

    clk_conf.direction = PORT_PIN_DIR_OUTPUT;
    11a0:	2310      	movs	r3, #16
    11a2:	18fb      	adds	r3, r7, r3
    11a4:	2201      	movs	r2, #1
    11a6:	701a      	strb	r2, [r3, #0]
    clk_conf.input_pull = PORT_PIN_PULL_UP;
    11a8:	2310      	movs	r3, #16
    11aa:	18fb      	adds	r3, r7, r3
    11ac:	2201      	movs	r2, #1
    11ae:	705a      	strb	r2, [r3, #1]
    clk_conf.powersave = false;   
    11b0:	2310      	movs	r3, #16
    11b2:	18fb      	adds	r3, r7, r3
    11b4:	2200      	movs	r2, #0
    11b6:	709a      	strb	r2, [r3, #2]

    di_conf.direction = PORT_PIN_DIR_INPUT;
    11b8:	2314      	movs	r3, #20
    11ba:	18fb      	adds	r3, r7, r3
    11bc:	2200      	movs	r2, #0
    11be:	701a      	strb	r2, [r3, #0]
    di_conf.input_pull = PORT_PIN_PULL_UP;
    11c0:	2314      	movs	r3, #20
    11c2:	18fb      	adds	r3, r7, r3
    11c4:	2201      	movs	r2, #1
    11c6:	705a      	strb	r2, [r3, #1]
    di_conf.powersave = false;
    11c8:	2314      	movs	r3, #20
    11ca:	18fb      	adds	r3, r7, r3
    11cc:	2200      	movs	r2, #0
    11ce:	709a      	strb	r2, [r3, #2]

    system_pinmux_get_config_defaults(&pin_conf);
    11d0:	230c      	movs	r3, #12
    11d2:	18fb      	adds	r3, r7, r3
    11d4:	0018      	movs	r0, r3
    11d6:	4b42      	ldr	r3, [pc, #264]	; (12e0 <wtc6508_read+0x148>)
    11d8:	4798      	blx	r3
    pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    11da:	230c      	movs	r3, #12
    11dc:	18fb      	adds	r3, r7, r3
    11de:	2200      	movs	r2, #0
    11e0:	705a      	strb	r2, [r3, #1]

    // Take the display bus mutex
    if (!xSemaphoreTake(display_mutex, portMAX_DELAY)) {
    11e2:	4b40      	ldr	r3, [pc, #256]	; (12e4 <wtc6508_read+0x14c>)
    11e4:	6818      	ldr	r0, [r3, #0]
    11e6:	2301      	movs	r3, #1
    11e8:	425a      	negs	r2, r3
    11ea:	2300      	movs	r3, #0
    11ec:	2100      	movs	r1, #0
    11ee:	4c3e      	ldr	r4, [pc, #248]	; (12e8 <wtc6508_read+0x150>)
    11f0:	47a0      	blx	r4
    11f2:	1e03      	subs	r3, r0, #0
    11f4:	d101      	bne.n	11fa <wtc6508_read+0x62>
        // Timeout waiting for semaphore. Just return
        return STATUS_ERR_TIMEOUT;
    11f6:	2312      	movs	r3, #18
    11f8:	e06d      	b.n	12d6 <wtc6508_read+0x13e>
    }

    // Start and stop bits need to be manually sent. Switch the data and clock
    // lines to GPIOs. Timing is critical here, so suspend all other tasks
    vTaskSuspendAll();
    11fa:	4b3c      	ldr	r3, [pc, #240]	; (12ec <wtc6508_read+0x154>)
    11fc:	4798      	blx	r3

    port_pin_set_config(WTC6508_CLK_GPIO, &clk_conf);
    11fe:	2310      	movs	r3, #16
    1200:	18fb      	adds	r3, r7, r3
    1202:	0019      	movs	r1, r3
    1204:	2009      	movs	r0, #9
    1206:	4b3a      	ldr	r3, [pc, #232]	; (12f0 <wtc6508_read+0x158>)
    1208:	4798      	blx	r3
    port_pin_set_config(WTC6508_DI_GPIO, &di_conf);
    120a:	2314      	movs	r3, #20
    120c:	18fb      	adds	r3, r7, r3
    120e:	0019      	movs	r1, r3
    1210:	2008      	movs	r0, #8
    1212:	4b37      	ldr	r3, [pc, #220]	; (12f0 <wtc6508_read+0x158>)
    1214:	4798      	blx	r3

    // Need a 10us - 22us clock pulse. Delay low for 6us
    port_pin_set_output_level(WTC6508_CLK_GPIO, 0);        
    1216:	2100      	movs	r1, #0
    1218:	2009      	movs	r0, #9
    121a:	4b36      	ldr	r3, [pc, #216]	; (12f4 <wtc6508_read+0x15c>)
    121c:	4798      	blx	r3
    delay_us_nop(3);
    121e:	2003      	movs	r0, #3
    1220:	4b35      	ldr	r3, [pc, #212]	; (12f8 <wtc6508_read+0x160>)
    1222:	4798      	blx	r3
    port_pin_set_output_level(WTC6508_CLK_GPIO, 1);        
    1224:	2101      	movs	r1, #1
    1226:	2009      	movs	r0, #9
    1228:	4b32      	ldr	r3, [pc, #200]	; (12f4 <wtc6508_read+0x15c>)
    122a:	4798      	blx	r3

    // Give pin control back to SPI module again 
    pin_conf.mux_position = WTC6508_PINMUX_PAD0 & 0xFFFF;
    122c:	230c      	movs	r3, #12
    122e:	18fb      	adds	r3, r7, r3
    1230:	2202      	movs	r2, #2
    1232:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD0 >> 16, &pin_conf);
    1234:	230c      	movs	r3, #12
    1236:	18fb      	adds	r3, r7, r3
    1238:	0019      	movs	r1, r3
    123a:	2008      	movs	r0, #8
    123c:	4b2f      	ldr	r3, [pc, #188]	; (12fc <wtc6508_read+0x164>)
    123e:	4798      	blx	r3
    pin_conf.mux_position = WTC6508_PINMUX_PAD1 & 0xFFFF;
    1240:	230c      	movs	r3, #12
    1242:	18fb      	adds	r3, r7, r3
    1244:	2202      	movs	r2, #2
    1246:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD1 >> 16, &pin_conf);
    1248:	230c      	movs	r3, #12
    124a:	18fb      	adds	r3, r7, r3
    124c:	0019      	movs	r1, r3
    124e:	2009      	movs	r0, #9
    1250:	4b2a      	ldr	r3, [pc, #168]	; (12fc <wtc6508_read+0x164>)
    1252:	4798      	blx	r3

    ret = spi_read_buffer_wait(&wtc6508_module, status, 1, 0);
    1254:	2317      	movs	r3, #23
    1256:	18fc      	adds	r4, r7, r3
    1258:	6879      	ldr	r1, [r7, #4]
    125a:	4829      	ldr	r0, [pc, #164]	; (1300 <wtc6508_read+0x168>)
    125c:	2300      	movs	r3, #0
    125e:	2201      	movs	r2, #1
    1260:	4d28      	ldr	r5, [pc, #160]	; (1304 <wtc6508_read+0x16c>)
    1262:	47a8      	blx	r5
    1264:	0003      	movs	r3, r0
    1266:	7023      	strb	r3, [r4, #0]

    port_pin_set_config(WTC6508_CLK_GPIO, &clk_conf);
    1268:	2310      	movs	r3, #16
    126a:	18fb      	adds	r3, r7, r3
    126c:	0019      	movs	r1, r3
    126e:	2009      	movs	r0, #9
    1270:	4b1f      	ldr	r3, [pc, #124]	; (12f0 <wtc6508_read+0x158>)
    1272:	4798      	blx	r3
    port_pin_set_config(WTC6508_DI_GPIO, &di_conf);
    1274:	2314      	movs	r3, #20
    1276:	18fb      	adds	r3, r7, r3
    1278:	0019      	movs	r1, r3
    127a:	2008      	movs	r0, #8
    127c:	4b1c      	ldr	r3, [pc, #112]	; (12f0 <wtc6508_read+0x158>)
    127e:	4798      	blx	r3

    // Need a 10us - 22us clock pulse. Delay low for 6us
    port_pin_set_output_level(WTC6508_CLK_GPIO, 0);    
    1280:	2100      	movs	r1, #0
    1282:	2009      	movs	r0, #9
    1284:	4b1b      	ldr	r3, [pc, #108]	; (12f4 <wtc6508_read+0x15c>)
    1286:	4798      	blx	r3
    delay_us_nop(3);
    1288:	2003      	movs	r0, #3
    128a:	4b1b      	ldr	r3, [pc, #108]	; (12f8 <wtc6508_read+0x160>)
    128c:	4798      	blx	r3
    port_pin_set_output_level(WTC6508_CLK_GPIO, 1);    
    128e:	2101      	movs	r1, #1
    1290:	2009      	movs	r0, #9
    1292:	4b18      	ldr	r3, [pc, #96]	; (12f4 <wtc6508_read+0x15c>)
    1294:	4798      	blx	r3

    // Give pin control back to SPI module again
    pin_conf.mux_position = WTC6508_PINMUX_PAD0 & 0xFFFF;
    1296:	230c      	movs	r3, #12
    1298:	18fb      	adds	r3, r7, r3
    129a:	2202      	movs	r2, #2
    129c:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD0 >> 16, &pin_conf);
    129e:	230c      	movs	r3, #12
    12a0:	18fb      	adds	r3, r7, r3
    12a2:	0019      	movs	r1, r3
    12a4:	2008      	movs	r0, #8
    12a6:	4b15      	ldr	r3, [pc, #84]	; (12fc <wtc6508_read+0x164>)
    12a8:	4798      	blx	r3
    pin_conf.mux_position = WTC6508_PINMUX_PAD1 & 0xFFFF;
    12aa:	230c      	movs	r3, #12
    12ac:	18fb      	adds	r3, r7, r3
    12ae:	2202      	movs	r2, #2
    12b0:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD1 >> 16, &pin_conf);        
    12b2:	230c      	movs	r3, #12
    12b4:	18fb      	adds	r3, r7, r3
    12b6:	0019      	movs	r1, r3
    12b8:	2009      	movs	r0, #9
    12ba:	4b10      	ldr	r3, [pc, #64]	; (12fc <wtc6508_read+0x164>)
    12bc:	4798      	blx	r3

    xTaskResumeAll();
    12be:	4b12      	ldr	r3, [pc, #72]	; (1308 <wtc6508_read+0x170>)
    12c0:	4798      	blx	r3

    // Give the display mutex back
    xSemaphoreGive(display_mutex);
    12c2:	4b08      	ldr	r3, [pc, #32]	; (12e4 <wtc6508_read+0x14c>)
    12c4:	6818      	ldr	r0, [r3, #0]
    12c6:	2300      	movs	r3, #0
    12c8:	2200      	movs	r2, #0
    12ca:	2100      	movs	r1, #0
    12cc:	4c0f      	ldr	r4, [pc, #60]	; (130c <wtc6508_read+0x174>)
    12ce:	47a0      	blx	r4

    return ret;
    12d0:	2317      	movs	r3, #23
    12d2:	18fb      	adds	r3, r7, r3
    12d4:	781b      	ldrb	r3, [r3, #0]
}
    12d6:	0018      	movs	r0, r3
    12d8:	46bd      	mov	sp, r7
    12da:	b006      	add	sp, #24
    12dc:	bdb0      	pop	{r4, r5, r7, pc}
    12de:	46c0      	nop			; (mov r8, r8)
    12e0:	00000ea9 	.word	0x00000ea9
    12e4:	200044f4 	.word	0x200044f4
    12e8:	0000b16d 	.word	0x0000b16d
    12ec:	0000bb31 	.word	0x0000bb31
    12f0:	000072f5 	.word	0x000072f5
    12f4:	00000f81 	.word	0x00000f81
    12f8:	000010c9 	.word	0x000010c9
    12fc:	0000a365 	.word	0x0000a365
    1300:	20004464 	.word	0x20004464
    1304:	000081c1 	.word	0x000081c1
    1308:	0000bb49 	.word	0x0000bb49
    130c:	0000ad6d 	.word	0x0000ad6d

00001310 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    1310:	b580      	push	{r7, lr}
    1312:	b084      	sub	sp, #16
    1314:	af00      	add	r7, sp, #0
    1316:	0002      	movs	r2, r0
    1318:	1dfb      	adds	r3, r7, #7
    131a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    131c:	230f      	movs	r3, #15
    131e:	18fb      	adds	r3, r7, r3
    1320:	1dfa      	adds	r2, r7, #7
    1322:	7812      	ldrb	r2, [r2, #0]
    1324:	09d2      	lsrs	r2, r2, #7
    1326:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    1328:	230e      	movs	r3, #14
    132a:	18fb      	adds	r3, r7, r3
    132c:	1dfa      	adds	r2, r7, #7
    132e:	7812      	ldrb	r2, [r2, #0]
    1330:	0952      	lsrs	r2, r2, #5
    1332:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    1334:	4b0d      	ldr	r3, [pc, #52]	; (136c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    1336:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    1338:	230f      	movs	r3, #15
    133a:	18fb      	adds	r3, r7, r3
    133c:	781b      	ldrb	r3, [r3, #0]
    133e:	2b00      	cmp	r3, #0
    1340:	d10f      	bne.n	1362 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    1342:	230f      	movs	r3, #15
    1344:	18fb      	adds	r3, r7, r3
    1346:	781b      	ldrb	r3, [r3, #0]
    1348:	009b      	lsls	r3, r3, #2
    134a:	2210      	movs	r2, #16
    134c:	4694      	mov	ip, r2
    134e:	44bc      	add	ip, r7
    1350:	4463      	add	r3, ip
    1352:	3b08      	subs	r3, #8
    1354:	681a      	ldr	r2, [r3, #0]
    1356:	230e      	movs	r3, #14
    1358:	18fb      	adds	r3, r7, r3
    135a:	781b      	ldrb	r3, [r3, #0]
    135c:	01db      	lsls	r3, r3, #7
    135e:	18d3      	adds	r3, r2, r3
    1360:	e000      	b.n	1364 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    1362:	2300      	movs	r3, #0
	}
}
    1364:	0018      	movs	r0, r3
    1366:	46bd      	mov	sp, r7
    1368:	b004      	add	sp, #16
    136a:	bd80      	pop	{r7, pc}
    136c:	41004400 	.word	0x41004400

00001370 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    1370:	b580      	push	{r7, lr}
    1372:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    1374:	4b04      	ldr	r3, [pc, #16]	; (1388 <system_interrupt_enable_global+0x18>)
    1376:	2201      	movs	r2, #1
    1378:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    137a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    137e:	b662      	cpsie	i
}
    1380:	46c0      	nop			; (mov r8, r8)
    1382:	46bd      	mov	sp, r7
    1384:	bd80      	pop	{r7, pc}
    1386:	46c0      	nop			; (mov r8, r8)
    1388:	20000014 	.word	0x20000014

0000138c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    138c:	b580      	push	{r7, lr}
    138e:	b082      	sub	sp, #8
    1390:	af00      	add	r7, sp, #0
    1392:	0002      	movs	r2, r0
    1394:	1dfb      	adds	r3, r7, #7
    1396:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    1398:	1dfb      	adds	r3, r7, #7
    139a:	781b      	ldrb	r3, [r3, #0]
    139c:	0018      	movs	r0, r3
    139e:	4b03      	ldr	r3, [pc, #12]	; (13ac <port_get_group_from_gpio_pin+0x20>)
    13a0:	4798      	blx	r3
    13a2:	0003      	movs	r3, r0
}
    13a4:	0018      	movs	r0, r3
    13a6:	46bd      	mov	sp, r7
    13a8:	b002      	add	sp, #8
    13aa:	bd80      	pop	{r7, pc}
    13ac:	00001311 	.word	0x00001311

000013b0 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    13b0:	b580      	push	{r7, lr}
    13b2:	b082      	sub	sp, #8
    13b4:	af00      	add	r7, sp, #0
    13b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    13b8:	687b      	ldr	r3, [r7, #4]
    13ba:	2200      	movs	r2, #0
    13bc:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    13be:	687b      	ldr	r3, [r7, #4]
    13c0:	2201      	movs	r2, #1
    13c2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    13c4:	687b      	ldr	r3, [r7, #4]
    13c6:	2200      	movs	r2, #0
    13c8:	709a      	strb	r2, [r3, #2]
}
    13ca:	46c0      	nop			; (mov r8, r8)
    13cc:	46bd      	mov	sp, r7
    13ce:	b002      	add	sp, #8
    13d0:	bd80      	pop	{r7, pc}
    13d2:	46c0      	nop			; (mov r8, r8)

000013d4 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    13d4:	b580      	push	{r7, lr}
    13d6:	b084      	sub	sp, #16
    13d8:	af00      	add	r7, sp, #0
    13da:	0002      	movs	r2, r0
    13dc:	1dfb      	adds	r3, r7, #7
    13de:	701a      	strb	r2, [r3, #0]
    13e0:	1dbb      	adds	r3, r7, #6
    13e2:	1c0a      	adds	r2, r1, #0
    13e4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    13e6:	1dfb      	adds	r3, r7, #7
    13e8:	781b      	ldrb	r3, [r3, #0]
    13ea:	0018      	movs	r0, r3
    13ec:	4b0d      	ldr	r3, [pc, #52]	; (1424 <port_pin_set_output_level+0x50>)
    13ee:	4798      	blx	r3
    13f0:	0003      	movs	r3, r0
    13f2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    13f4:	1dfb      	adds	r3, r7, #7
    13f6:	781b      	ldrb	r3, [r3, #0]
    13f8:	221f      	movs	r2, #31
    13fa:	4013      	ands	r3, r2
    13fc:	2201      	movs	r2, #1
    13fe:	409a      	lsls	r2, r3
    1400:	0013      	movs	r3, r2
    1402:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    1404:	1dbb      	adds	r3, r7, #6
    1406:	781b      	ldrb	r3, [r3, #0]
    1408:	2b00      	cmp	r3, #0
    140a:	d003      	beq.n	1414 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    140c:	68fb      	ldr	r3, [r7, #12]
    140e:	68ba      	ldr	r2, [r7, #8]
    1410:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    1412:	e002      	b.n	141a <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1414:	68fb      	ldr	r3, [r7, #12]
    1416:	68ba      	ldr	r2, [r7, #8]
    1418:	615a      	str	r2, [r3, #20]
	}
}
    141a:	46c0      	nop			; (mov r8, r8)
    141c:	46bd      	mov	sp, r7
    141e:	b004      	add	sp, #16
    1420:	bd80      	pop	{r7, pc}
    1422:	46c0      	nop			; (mov r8, r8)
    1424:	0000138d 	.word	0x0000138d

00001428 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
    1428:	b580      	push	{r7, lr}
    142a:	af00      	add	r7, sp, #0
	if (gpfIsr) {
    142c:	4b04      	ldr	r3, [pc, #16]	; (1440 <chip_isr+0x18>)
    142e:	681b      	ldr	r3, [r3, #0]
    1430:	2b00      	cmp	r3, #0
    1432:	d002      	beq.n	143a <chip_isr+0x12>
		gpfIsr();
    1434:	4b02      	ldr	r3, [pc, #8]	; (1440 <chip_isr+0x18>)
    1436:	681b      	ldr	r3, [r3, #0]
    1438:	4798      	blx	r3
	}
}
    143a:	46c0      	nop			; (mov r8, r8)
    143c:	46bd      	mov	sp, r7
    143e:	bd80      	pop	{r7, pc}
    1440:	200000cc 	.word	0x200000cc

00001444 <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
    1444:	b580      	push	{r7, lr}
    1446:	b082      	sub	sp, #8
    1448:	af00      	add	r7, sp, #0
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);
    144a:	1d3b      	adds	r3, r7, #4
    144c:	0018      	movs	r0, r3
    144e:	4b0c      	ldr	r3, [pc, #48]	; (1480 <init_chip_pins+0x3c>)
    1450:	4798      	blx	r3

	/* Configure control pins as output. */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1452:	1d3b      	adds	r3, r7, #4
    1454:	2201      	movs	r2, #1
    1456:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
    1458:	1d3b      	adds	r3, r7, #4
    145a:	0019      	movs	r1, r3
    145c:	201b      	movs	r0, #27
    145e:	4b09      	ldr	r3, [pc, #36]	; (1484 <init_chip_pins+0x40>)
    1460:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
    1462:	1d3b      	adds	r3, r7, #4
    1464:	0019      	movs	r1, r3
    1466:	201c      	movs	r0, #28
    1468:	4b06      	ldr	r3, [pc, #24]	; (1484 <init_chip_pins+0x40>)
    146a:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
    146c:	1d3b      	adds	r3, r7, #4
    146e:	0019      	movs	r1, r3
    1470:	2028      	movs	r0, #40	; 0x28
    1472:	4b04      	ldr	r3, [pc, #16]	; (1484 <init_chip_pins+0x40>)
    1474:	4798      	blx	r3
}
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	46bd      	mov	sp, r7
    147a:	b002      	add	sp, #8
    147c:	bd80      	pop	{r7, pc}
    147e:	46c0      	nop			; (mov r8, r8)
    1480:	000013b1 	.word	0x000013b1
    1484:	000072f5 	.word	0x000072f5

00001488 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
    1488:	b580      	push	{r7, lr}
    148a:	af00      	add	r7, sp, #0
	gpfIsr = NULL;
    148c:	4b0c      	ldr	r3, [pc, #48]	; (14c0 <nm_bsp_init+0x38>)
    148e:	2200      	movs	r2, #0
    1490:	601a      	str	r2, [r3, #0]

	/* Initialize chip IOs. */
	init_chip_pins();
    1492:	4b0c      	ldr	r3, [pc, #48]	; (14c4 <nm_bsp_init+0x3c>)
    1494:	4798      	blx	r3

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
    1496:	4b0c      	ldr	r3, [pc, #48]	; (14c8 <nm_bsp_init+0x40>)
    1498:	681b      	ldr	r3, [r3, #0]
    149a:	2201      	movs	r2, #1
    149c:	4013      	ands	r3, r2
    149e:	d004      	beq.n	14aa <nm_bsp_init+0x22>
    14a0:	4b09      	ldr	r3, [pc, #36]	; (14c8 <nm_bsp_init+0x40>)
    14a2:	681b      	ldr	r3, [r3, #0]
    14a4:	2202      	movs	r2, #2
    14a6:	4013      	ands	r3, r2
    14a8:	d101      	bne.n	14ae <nm_bsp_init+0x26>
	    delay_init();
    14aa:	4b08      	ldr	r3, [pc, #32]	; (14cc <nm_bsp_init+0x44>)
    14ac:	4798      	blx	r3
    }

	/* Perform chip reset. */
	nm_bsp_reset();
    14ae:	4b08      	ldr	r3, [pc, #32]	; (14d0 <nm_bsp_init+0x48>)
    14b0:	4798      	blx	r3

	system_interrupt_enable_global();
    14b2:	4b08      	ldr	r3, [pc, #32]	; (14d4 <nm_bsp_init+0x4c>)
    14b4:	4798      	blx	r3

	return M2M_SUCCESS;
    14b6:	2300      	movs	r3, #0
}
    14b8:	0018      	movs	r0, r3
    14ba:	46bd      	mov	sp, r7
    14bc:	bd80      	pop	{r7, pc}
    14be:	46c0      	nop			; (mov r8, r8)
    14c0:	200000cc 	.word	0x200000cc
    14c4:	00001445 	.word	0x00001445
    14c8:	e000e010 	.word	0xe000e010
    14cc:	00000115 	.word	0x00000115
    14d0:	000014d9 	.word	0x000014d9
    14d4:	00001371 	.word	0x00001371

000014d8 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
    14d8:	b580      	push	{r7, lr}
    14da:	af00      	add	r7, sp, #0
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
    14dc:	2100      	movs	r1, #0
    14de:	201c      	movs	r0, #28
    14e0:	4b0c      	ldr	r3, [pc, #48]	; (1514 <nm_bsp_reset+0x3c>)
    14e2:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
    14e4:	2100      	movs	r1, #0
    14e6:	201b      	movs	r0, #27
    14e8:	4b0a      	ldr	r3, [pc, #40]	; (1514 <nm_bsp_reset+0x3c>)
    14ea:	4798      	blx	r3
	nm_bsp_sleep(100);
    14ec:	2064      	movs	r0, #100	; 0x64
    14ee:	4b0a      	ldr	r3, [pc, #40]	; (1518 <nm_bsp_reset+0x40>)
    14f0:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, true);
    14f2:	2101      	movs	r1, #1
    14f4:	201c      	movs	r0, #28
    14f6:	4b07      	ldr	r3, [pc, #28]	; (1514 <nm_bsp_reset+0x3c>)
    14f8:	4798      	blx	r3
	nm_bsp_sleep(10);
    14fa:	200a      	movs	r0, #10
    14fc:	4b06      	ldr	r3, [pc, #24]	; (1518 <nm_bsp_reset+0x40>)
    14fe:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, true);
    1500:	2101      	movs	r1, #1
    1502:	201b      	movs	r0, #27
    1504:	4b03      	ldr	r3, [pc, #12]	; (1514 <nm_bsp_reset+0x3c>)
    1506:	4798      	blx	r3
	nm_bsp_sleep(10);
    1508:	200a      	movs	r0, #10
    150a:	4b03      	ldr	r3, [pc, #12]	; (1518 <nm_bsp_reset+0x40>)
    150c:	4798      	blx	r3
}
    150e:	46c0      	nop			; (mov r8, r8)
    1510:	46bd      	mov	sp, r7
    1512:	bd80      	pop	{r7, pc}
    1514:	000013d5 	.word	0x000013d5
    1518:	0000151d 	.word	0x0000151d

0000151c <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
    151c:	b5f0      	push	{r4, r5, r6, r7, lr}
    151e:	b083      	sub	sp, #12
    1520:	af00      	add	r7, sp, #0
    1522:	6078      	str	r0, [r7, #4]
	while (u32TimeMsec--) {
    1524:	e015      	b.n	1552 <nm_bsp_sleep+0x36>
		delay_ms(1);
    1526:	2000      	movs	r0, #0
    1528:	4b0e      	ldr	r3, [pc, #56]	; (1564 <nm_bsp_sleep+0x48>)
    152a:	4798      	blx	r3
    152c:	0003      	movs	r3, r0
    152e:	001d      	movs	r5, r3
    1530:	2300      	movs	r3, #0
    1532:	001e      	movs	r6, r3
    1534:	4b0c      	ldr	r3, [pc, #48]	; (1568 <nm_bsp_sleep+0x4c>)
    1536:	2400      	movs	r4, #0
    1538:	195b      	adds	r3, r3, r5
    153a:	4174      	adcs	r4, r6
    153c:	0018      	movs	r0, r3
    153e:	0021      	movs	r1, r4
    1540:	4c0a      	ldr	r4, [pc, #40]	; (156c <nm_bsp_sleep+0x50>)
    1542:	4a0b      	ldr	r2, [pc, #44]	; (1570 <nm_bsp_sleep+0x54>)
    1544:	2300      	movs	r3, #0
    1546:	47a0      	blx	r4
    1548:	0003      	movs	r3, r0
    154a:	000c      	movs	r4, r1
    154c:	0018      	movs	r0, r3
    154e:	4b09      	ldr	r3, [pc, #36]	; (1574 <nm_bsp_sleep+0x58>)
    1550:	4798      	blx	r3
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while (u32TimeMsec--) {
    1552:	687b      	ldr	r3, [r7, #4]
    1554:	1e5a      	subs	r2, r3, #1
    1556:	607a      	str	r2, [r7, #4]
    1558:	2b00      	cmp	r3, #0
    155a:	d1e4      	bne.n	1526 <nm_bsp_sleep+0xa>
		delay_ms(1);
	}
}
    155c:	46c0      	nop			; (mov r8, r8)
    155e:	46bd      	mov	sp, r7
    1560:	b003      	add	sp, #12
    1562:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1564:	00009fa1 	.word	0x00009fa1
    1568:	00001b57 	.word	0x00001b57
    156c:	0000eb95 	.word	0x0000eb95
    1570:	00001b58 	.word	0x00001b58
    1574:	20000001 	.word	0x20000001

00001578 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
    1578:	b580      	push	{r7, lr}
    157a:	b086      	sub	sp, #24
    157c:	af00      	add	r7, sp, #0
    157e:	6078      	str	r0, [r7, #4]
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
    1580:	4b15      	ldr	r3, [pc, #84]	; (15d8 <nm_bsp_register_isr+0x60>)
    1582:	687a      	ldr	r2, [r7, #4]
    1584:	601a      	str	r2, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
    1586:	230c      	movs	r3, #12
    1588:	18fb      	adds	r3, r7, r3
    158a:	0018      	movs	r0, r3
    158c:	4b13      	ldr	r3, [pc, #76]	; (15dc <nm_bsp_register_isr+0x64>)
    158e:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
    1590:	230c      	movs	r3, #12
    1592:	18fb      	adds	r3, r7, r3
    1594:	2229      	movs	r2, #41	; 0x29
    1596:	601a      	str	r2, [r3, #0]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
    1598:	230c      	movs	r3, #12
    159a:	18fb      	adds	r3, r7, r3
    159c:	2200      	movs	r2, #0
    159e:	605a      	str	r2, [r3, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
    15a0:	230c      	movs	r3, #12
    15a2:	18fb      	adds	r3, r7, r3
    15a4:	2201      	movs	r2, #1
    15a6:	721a      	strb	r2, [r3, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    15a8:	230c      	movs	r3, #12
    15aa:	18fb      	adds	r3, r7, r3
    15ac:	2202      	movs	r2, #2
    15ae:	72da      	strb	r2, [r3, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
    15b0:	230c      	movs	r3, #12
    15b2:	18fb      	adds	r3, r7, r3
    15b4:	0019      	movs	r1, r3
    15b6:	2009      	movs	r0, #9
    15b8:	4b09      	ldr	r3, [pc, #36]	; (15e0 <nm_bsp_register_isr+0x68>)
    15ba:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
    15bc:	4b09      	ldr	r3, [pc, #36]	; (15e4 <nm_bsp_register_isr+0x6c>)
    15be:	2200      	movs	r2, #0
    15c0:	2109      	movs	r1, #9
    15c2:	0018      	movs	r0, r3
    15c4:	4b08      	ldr	r3, [pc, #32]	; (15e8 <nm_bsp_register_isr+0x70>)
    15c6:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    15c8:	2100      	movs	r1, #0
    15ca:	2009      	movs	r0, #9
    15cc:	4b07      	ldr	r3, [pc, #28]	; (15ec <nm_bsp_register_isr+0x74>)
    15ce:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    15d0:	46c0      	nop			; (mov r8, r8)
    15d2:	46bd      	mov	sp, r7
    15d4:	b006      	add	sp, #24
    15d6:	bd80      	pop	{r7, pc}
    15d8:	200000cc 	.word	0x200000cc
    15dc:	0000719d 	.word	0x0000719d
    15e0:	000071d1 	.word	0x000071d1
    15e4:	00001429 	.word	0x00001429
    15e8:	00006d9d 	.word	0x00006d9d
    15ec:	00006e01 	.word	0x00006e01

000015f0 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
    15f0:	b580      	push	{r7, lr}
    15f2:	b082      	sub	sp, #8
    15f4:	af00      	add	r7, sp, #0
    15f6:	0002      	movs	r2, r0
    15f8:	1dfb      	adds	r3, r7, #7
    15fa:	701a      	strb	r2, [r3, #0]
	if (u8Enable) {
    15fc:	1dfb      	adds	r3, r7, #7
    15fe:	781b      	ldrb	r3, [r3, #0]
    1600:	2b00      	cmp	r3, #0
    1602:	d004      	beq.n	160e <nm_bsp_interrupt_ctrl+0x1e>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    1604:	2100      	movs	r1, #0
    1606:	2009      	movs	r0, #9
    1608:	4b05      	ldr	r3, [pc, #20]	; (1620 <nm_bsp_interrupt_ctrl+0x30>)
    160a:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    160c:	e003      	b.n	1616 <nm_bsp_interrupt_ctrl+0x26>
{
	if (u8Enable) {
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
    160e:	2100      	movs	r1, #0
    1610:	2009      	movs	r0, #9
    1612:	4b04      	ldr	r3, [pc, #16]	; (1624 <nm_bsp_interrupt_ctrl+0x34>)
    1614:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    1616:	46c0      	nop			; (mov r8, r8)
    1618:	46bd      	mov	sp, r7
    161a:	b002      	add	sp, #8
    161c:	bd80      	pop	{r7, pc}
    161e:	46c0      	nop			; (mov r8, r8)
    1620:	00006e01 	.word	0x00006e01
    1624:	00006e49 	.word	0x00006e49

00001628 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    1628:	b580      	push	{r7, lr}
    162a:	b084      	sub	sp, #16
    162c:	af00      	add	r7, sp, #0
    162e:	0002      	movs	r2, r0
    1630:	1dfb      	adds	r3, r7, #7
    1632:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    1634:	230f      	movs	r3, #15
    1636:	18fb      	adds	r3, r7, r3
    1638:	1dfa      	adds	r2, r7, #7
    163a:	7812      	ldrb	r2, [r2, #0]
    163c:	09d2      	lsrs	r2, r2, #7
    163e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    1640:	230e      	movs	r3, #14
    1642:	18fb      	adds	r3, r7, r3
    1644:	1dfa      	adds	r2, r7, #7
    1646:	7812      	ldrb	r2, [r2, #0]
    1648:	0952      	lsrs	r2, r2, #5
    164a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    164c:	4b0d      	ldr	r3, [pc, #52]	; (1684 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    164e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    1650:	230f      	movs	r3, #15
    1652:	18fb      	adds	r3, r7, r3
    1654:	781b      	ldrb	r3, [r3, #0]
    1656:	2b00      	cmp	r3, #0
    1658:	d10f      	bne.n	167a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    165a:	230f      	movs	r3, #15
    165c:	18fb      	adds	r3, r7, r3
    165e:	781b      	ldrb	r3, [r3, #0]
    1660:	009b      	lsls	r3, r3, #2
    1662:	2210      	movs	r2, #16
    1664:	4694      	mov	ip, r2
    1666:	44bc      	add	ip, r7
    1668:	4463      	add	r3, ip
    166a:	3b08      	subs	r3, #8
    166c:	681a      	ldr	r2, [r3, #0]
    166e:	230e      	movs	r3, #14
    1670:	18fb      	adds	r3, r7, r3
    1672:	781b      	ldrb	r3, [r3, #0]
    1674:	01db      	lsls	r3, r3, #7
    1676:	18d3      	adds	r3, r2, r3
    1678:	e000      	b.n	167c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    167a:	2300      	movs	r3, #0
	}
}
    167c:	0018      	movs	r0, r3
    167e:	46bd      	mov	sp, r7
    1680:	b004      	add	sp, #16
    1682:	bd80      	pop	{r7, pc}
    1684:	41004400 	.word	0x41004400

00001688 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    1688:	b580      	push	{r7, lr}
    168a:	b082      	sub	sp, #8
    168c:	af00      	add	r7, sp, #0
    168e:	0002      	movs	r2, r0
    1690:	1dfb      	adds	r3, r7, #7
    1692:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1694:	4b06      	ldr	r3, [pc, #24]	; (16b0 <system_interrupt_enable+0x28>)
    1696:	1dfa      	adds	r2, r7, #7
    1698:	7812      	ldrb	r2, [r2, #0]
    169a:	0011      	movs	r1, r2
    169c:	221f      	movs	r2, #31
    169e:	400a      	ands	r2, r1
    16a0:	2101      	movs	r1, #1
    16a2:	4091      	lsls	r1, r2
    16a4:	000a      	movs	r2, r1
    16a6:	601a      	str	r2, [r3, #0]
}
    16a8:	46c0      	nop			; (mov r8, r8)
    16aa:	46bd      	mov	sp, r7
    16ac:	b002      	add	sp, #8
    16ae:	bd80      	pop	{r7, pc}
    16b0:	e000e100 	.word	0xe000e100

000016b4 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    16b4:	b580      	push	{r7, lr}
    16b6:	b082      	sub	sp, #8
    16b8:	af00      	add	r7, sp, #0
    16ba:	0002      	movs	r2, r0
    16bc:	1dfb      	adds	r3, r7, #7
    16be:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    16c0:	4a07      	ldr	r2, [pc, #28]	; (16e0 <system_interrupt_disable+0x2c>)
    16c2:	1dfb      	adds	r3, r7, #7
    16c4:	781b      	ldrb	r3, [r3, #0]
    16c6:	0019      	movs	r1, r3
    16c8:	231f      	movs	r3, #31
    16ca:	400b      	ands	r3, r1
    16cc:	2101      	movs	r1, #1
    16ce:	4099      	lsls	r1, r3
    16d0:	000b      	movs	r3, r1
    16d2:	0019      	movs	r1, r3
    16d4:	2380      	movs	r3, #128	; 0x80
    16d6:	50d1      	str	r1, [r2, r3]
}
    16d8:	46c0      	nop			; (mov r8, r8)
    16da:	46bd      	mov	sp, r7
    16dc:	b002      	add	sp, #8
    16de:	bd80      	pop	{r7, pc}
    16e0:	e000e100 	.word	0xe000e100

000016e4 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    16e4:	b580      	push	{r7, lr}
    16e6:	b082      	sub	sp, #8
    16e8:	af00      	add	r7, sp, #0
    16ea:	0002      	movs	r2, r0
    16ec:	1dfb      	adds	r3, r7, #7
    16ee:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    16f0:	1dfb      	adds	r3, r7, #7
    16f2:	781b      	ldrb	r3, [r3, #0]
    16f4:	0018      	movs	r0, r3
    16f6:	4b03      	ldr	r3, [pc, #12]	; (1704 <port_get_group_from_gpio_pin+0x20>)
    16f8:	4798      	blx	r3
    16fa:	0003      	movs	r3, r0
}
    16fc:	0018      	movs	r0, r3
    16fe:	46bd      	mov	sp, r7
    1700:	b002      	add	sp, #8
    1702:	bd80      	pop	{r7, pc}
    1704:	00001629 	.word	0x00001629

00001708 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    1708:	b580      	push	{r7, lr}
    170a:	b082      	sub	sp, #8
    170c:	af00      	add	r7, sp, #0
    170e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1710:	687b      	ldr	r3, [r7, #4]
    1712:	2200      	movs	r2, #0
    1714:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1716:	687b      	ldr	r3, [r7, #4]
    1718:	2201      	movs	r2, #1
    171a:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    171c:	687b      	ldr	r3, [r7, #4]
    171e:	2200      	movs	r2, #0
    1720:	709a      	strb	r2, [r3, #2]
}
    1722:	46c0      	nop			; (mov r8, r8)
    1724:	46bd      	mov	sp, r7
    1726:	b002      	add	sp, #8
    1728:	bd80      	pop	{r7, pc}
    172a:	46c0      	nop			; (mov r8, r8)

0000172c <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    172c:	b580      	push	{r7, lr}
    172e:	b084      	sub	sp, #16
    1730:	af00      	add	r7, sp, #0
    1732:	0002      	movs	r2, r0
    1734:	1dfb      	adds	r3, r7, #7
    1736:	701a      	strb	r2, [r3, #0]
    1738:	1dbb      	adds	r3, r7, #6
    173a:	1c0a      	adds	r2, r1, #0
    173c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    173e:	1dfb      	adds	r3, r7, #7
    1740:	781b      	ldrb	r3, [r3, #0]
    1742:	0018      	movs	r0, r3
    1744:	4b0d      	ldr	r3, [pc, #52]	; (177c <port_pin_set_output_level+0x50>)
    1746:	4798      	blx	r3
    1748:	0003      	movs	r3, r0
    174a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    174c:	1dfb      	adds	r3, r7, #7
    174e:	781b      	ldrb	r3, [r3, #0]
    1750:	221f      	movs	r2, #31
    1752:	4013      	ands	r3, r2
    1754:	2201      	movs	r2, #1
    1756:	409a      	lsls	r2, r3
    1758:	0013      	movs	r3, r2
    175a:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    175c:	1dbb      	adds	r3, r7, #6
    175e:	781b      	ldrb	r3, [r3, #0]
    1760:	2b00      	cmp	r3, #0
    1762:	d003      	beq.n	176c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    1764:	68fb      	ldr	r3, [r7, #12]
    1766:	68ba      	ldr	r2, [r7, #8]
    1768:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    176a:	e002      	b.n	1772 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    176c:	68fb      	ldr	r3, [r7, #12]
    176e:	68ba      	ldr	r2, [r7, #8]
    1770:	615a      	str	r2, [r3, #20]
	}
}
    1772:	46c0      	nop			; (mov r8, r8)
    1774:	46bd      	mov	sp, r7
    1776:	b004      	add	sp, #16
    1778:	bd80      	pop	{r7, pc}
    177a:	46c0      	nop			; (mov r8, r8)
    177c:	000016e5 	.word	0x000016e5

00001780 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    1780:	b580      	push	{r7, lr}
    1782:	b084      	sub	sp, #16
    1784:	af00      	add	r7, sp, #0
    1786:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1788:	687b      	ldr	r3, [r7, #4]
    178a:	681b      	ldr	r3, [r3, #0]
    178c:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    178e:	68fb      	ldr	r3, [r7, #12]
    1790:	69db      	ldr	r3, [r3, #28]
    1792:	1e5a      	subs	r2, r3, #1
    1794:	4193      	sbcs	r3, r2
    1796:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    1798:	0018      	movs	r0, r3
    179a:	46bd      	mov	sp, r7
    179c:	b004      	add	sp, #16
    179e:	bd80      	pop	{r7, pc}

000017a0 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    17a0:	b580      	push	{r7, lr}
    17a2:	b082      	sub	sp, #8
    17a4:	af00      	add	r7, sp, #0
    17a6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    17a8:	687b      	ldr	r3, [r7, #4]
    17aa:	2201      	movs	r2, #1
    17ac:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    17ae:	687b      	ldr	r3, [r7, #4]
    17b0:	2200      	movs	r2, #0
    17b2:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    17b4:	687b      	ldr	r3, [r7, #4]
    17b6:	2200      	movs	r2, #0
    17b8:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    17ba:	687b      	ldr	r3, [r7, #4]
    17bc:	22c0      	movs	r2, #192	; 0xc0
    17be:	0392      	lsls	r2, r2, #14
    17c0:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    17c2:	687b      	ldr	r3, [r7, #4]
    17c4:	2200      	movs	r2, #0
    17c6:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    17c8:	687b      	ldr	r3, [r7, #4]
    17ca:	2200      	movs	r2, #0
    17cc:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    17ce:	687b      	ldr	r3, [r7, #4]
    17d0:	2201      	movs	r2, #1
    17d2:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    17d4:	687b      	ldr	r3, [r7, #4]
    17d6:	2201      	movs	r2, #1
    17d8:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    17da:	687b      	ldr	r3, [r7, #4]
    17dc:	2200      	movs	r2, #0
    17de:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    17e0:	687b      	ldr	r3, [r7, #4]
    17e2:	2224      	movs	r2, #36	; 0x24
    17e4:	2100      	movs	r1, #0
    17e6:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    17e8:	687b      	ldr	r3, [r7, #4]
    17ea:	3318      	adds	r3, #24
    17ec:	220c      	movs	r2, #12
    17ee:	2100      	movs	r1, #0
    17f0:	0018      	movs	r0, r3
    17f2:	4b0a      	ldr	r3, [pc, #40]	; (181c <spi_get_config_defaults+0x7c>)
    17f4:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    17f6:	687b      	ldr	r3, [r7, #4]
    17f8:	4a09      	ldr	r2, [pc, #36]	; (1820 <spi_get_config_defaults+0x80>)
    17fa:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    17fc:	687b      	ldr	r3, [r7, #4]
    17fe:	2200      	movs	r2, #0
    1800:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    1802:	687b      	ldr	r3, [r7, #4]
    1804:	2200      	movs	r2, #0
    1806:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    1808:	687b      	ldr	r3, [r7, #4]
    180a:	2200      	movs	r2, #0
    180c:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    180e:	687b      	ldr	r3, [r7, #4]
    1810:	2200      	movs	r2, #0
    1812:	635a      	str	r2, [r3, #52]	; 0x34

};
    1814:	46c0      	nop			; (mov r8, r8)
    1816:	46bd      	mov	sp, r7
    1818:	b002      	add	sp, #8
    181a:	bd80      	pop	{r7, pc}
    181c:	0000f42b 	.word	0x0000f42b
    1820:	000186a0 	.word	0x000186a0

00001824 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    1824:	b580      	push	{r7, lr}
    1826:	b082      	sub	sp, #8
    1828:	af00      	add	r7, sp, #0
    182a:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    182c:	687b      	ldr	r3, [r7, #4]
    182e:	220a      	movs	r2, #10
    1830:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    1832:	687b      	ldr	r3, [r7, #4]
    1834:	2200      	movs	r2, #0
    1836:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    1838:	687b      	ldr	r3, [r7, #4]
    183a:	2200      	movs	r2, #0
    183c:	709a      	strb	r2, [r3, #2]
}
    183e:	46c0      	nop			; (mov r8, r8)
    1840:	46bd      	mov	sp, r7
    1842:	b002      	add	sp, #8
    1844:	bd80      	pop	{r7, pc}
    1846:	46c0      	nop			; (mov r8, r8)

00001848 <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
    1848:	b580      	push	{r7, lr}
    184a:	b084      	sub	sp, #16
    184c:	af00      	add	r7, sp, #0
    184e:	6078      	str	r0, [r7, #4]
    1850:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    1852:	683b      	ldr	r3, [r7, #0]
    1854:	781a      	ldrb	r2, [r3, #0]
    1856:	687b      	ldr	r3, [r7, #4]
    1858:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    185a:	683b      	ldr	r3, [r7, #0]
    185c:	785a      	ldrb	r2, [r3, #1]
    185e:	687b      	ldr	r3, [r7, #4]
    1860:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    1862:	683b      	ldr	r3, [r7, #0]
    1864:	789a      	ldrb	r2, [r3, #2]
    1866:	687b      	ldr	r3, [r7, #4]
    1868:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    186a:	230c      	movs	r3, #12
    186c:	18fb      	adds	r3, r7, r3
    186e:	0018      	movs	r0, r3
    1870:	4b0b      	ldr	r3, [pc, #44]	; (18a0 <spi_attach_slave+0x58>)
    1872:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1874:	230c      	movs	r3, #12
    1876:	18fb      	adds	r3, r7, r3
    1878:	2201      	movs	r2, #1
    187a:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    187c:	687b      	ldr	r3, [r7, #4]
    187e:	781b      	ldrb	r3, [r3, #0]
    1880:	220c      	movs	r2, #12
    1882:	18ba      	adds	r2, r7, r2
    1884:	0011      	movs	r1, r2
    1886:	0018      	movs	r0, r3
    1888:	4b06      	ldr	r3, [pc, #24]	; (18a4 <spi_attach_slave+0x5c>)
    188a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    188c:	687b      	ldr	r3, [r7, #4]
    188e:	781b      	ldrb	r3, [r3, #0]
    1890:	2101      	movs	r1, #1
    1892:	0018      	movs	r0, r3
    1894:	4b04      	ldr	r3, [pc, #16]	; (18a8 <spi_attach_slave+0x60>)
    1896:	4798      	blx	r3
}
    1898:	46c0      	nop			; (mov r8, r8)
    189a:	46bd      	mov	sp, r7
    189c:	b004      	add	sp, #16
    189e:	bd80      	pop	{r7, pc}
    18a0:	00001709 	.word	0x00001709
    18a4:	000072f5 	.word	0x000072f5
    18a8:	0000172d 	.word	0x0000172d

000018ac <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    18ac:	b580      	push	{r7, lr}
    18ae:	b084      	sub	sp, #16
    18b0:	af00      	add	r7, sp, #0
    18b2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    18b4:	687b      	ldr	r3, [r7, #4]
    18b6:	681b      	ldr	r3, [r3, #0]
    18b8:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    18ba:	687b      	ldr	r3, [r7, #4]
    18bc:	681b      	ldr	r3, [r3, #0]
    18be:	0018      	movs	r0, r3
    18c0:	4b0b      	ldr	r3, [pc, #44]	; (18f0 <spi_enable+0x44>)
    18c2:	4798      	blx	r3
    18c4:	0003      	movs	r3, r0
    18c6:	0018      	movs	r0, r3
    18c8:	4b0a      	ldr	r3, [pc, #40]	; (18f4 <spi_enable+0x48>)
    18ca:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    18cc:	46c0      	nop			; (mov r8, r8)
    18ce:	687b      	ldr	r3, [r7, #4]
    18d0:	0018      	movs	r0, r3
    18d2:	4b09      	ldr	r3, [pc, #36]	; (18f8 <spi_enable+0x4c>)
    18d4:	4798      	blx	r3
    18d6:	1e03      	subs	r3, r0, #0
    18d8:	d1f9      	bne.n	18ce <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    18da:	68fb      	ldr	r3, [r7, #12]
    18dc:	681b      	ldr	r3, [r3, #0]
    18de:	2202      	movs	r2, #2
    18e0:	431a      	orrs	r2, r3
    18e2:	68fb      	ldr	r3, [r7, #12]
    18e4:	601a      	str	r2, [r3, #0]
}
    18e6:	46c0      	nop			; (mov r8, r8)
    18e8:	46bd      	mov	sp, r7
    18ea:	b004      	add	sp, #16
    18ec:	bd80      	pop	{r7, pc}
    18ee:	46c0      	nop			; (mov r8, r8)
    18f0:	00007a91 	.word	0x00007a91
    18f4:	00001689 	.word	0x00001689
    18f8:	00001781 	.word	0x00001781

000018fc <spi_disable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_disable(
		struct spi_module *const module)
{
    18fc:	b580      	push	{r7, lr}
    18fe:	b084      	sub	sp, #16
    1900:	af00      	add	r7, sp, #0
    1902:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1904:	687b      	ldr	r3, [r7, #4]
    1906:	681b      	ldr	r3, [r3, #0]
    1908:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    190a:	687b      	ldr	r3, [r7, #4]
    190c:	681b      	ldr	r3, [r3, #0]
    190e:	0018      	movs	r0, r3
    1910:	4b0e      	ldr	r3, [pc, #56]	; (194c <spi_disable+0x50>)
    1912:	4798      	blx	r3
    1914:	0003      	movs	r3, r0
    1916:	0018      	movs	r0, r3
    1918:	4b0d      	ldr	r3, [pc, #52]	; (1950 <spi_disable+0x54>)
    191a:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    191c:	46c0      	nop			; (mov r8, r8)
    191e:	687b      	ldr	r3, [r7, #4]
    1920:	0018      	movs	r0, r3
    1922:	4b0c      	ldr	r3, [pc, #48]	; (1954 <spi_disable+0x58>)
    1924:	4798      	blx	r3
    1926:	1e03      	subs	r3, r0, #0
    1928:	d1f9      	bne.n	191e <spi_disable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Disbale interrupt */
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    192a:	68fb      	ldr	r3, [r7, #12]
    192c:	228f      	movs	r2, #143	; 0x8f
    192e:	751a      	strb	r2, [r3, #20]
	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    1930:	68fb      	ldr	r3, [r7, #12]
    1932:	228f      	movs	r2, #143	; 0x8f
    1934:	761a      	strb	r2, [r3, #24]

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    1936:	68fb      	ldr	r3, [r7, #12]
    1938:	681b      	ldr	r3, [r3, #0]
    193a:	2202      	movs	r2, #2
    193c:	4393      	bics	r3, r2
    193e:	001a      	movs	r2, r3
    1940:	68fb      	ldr	r3, [r7, #12]
    1942:	601a      	str	r2, [r3, #0]
}
    1944:	46c0      	nop			; (mov r8, r8)
    1946:	46bd      	mov	sp, r7
    1948:	b004      	add	sp, #16
    194a:	bd80      	pop	{r7, pc}
    194c:	00007a91 	.word	0x00007a91
    1950:	000016b5 	.word	0x000016b5
    1954:	00001781 	.word	0x00001781

00001958 <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
    1958:	b580      	push	{r7, lr}
    195a:	b084      	sub	sp, #16
    195c:	af00      	add	r7, sp, #0
    195e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1960:	687b      	ldr	r3, [r7, #4]
    1962:	681b      	ldr	r3, [r3, #0]
    1964:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1966:	68fb      	ldr	r3, [r7, #12]
    1968:	7e1b      	ldrb	r3, [r3, #24]
    196a:	b2db      	uxtb	r3, r3
    196c:	001a      	movs	r2, r3
    196e:	2302      	movs	r3, #2
    1970:	4013      	ands	r3, r2
    1972:	1e5a      	subs	r2, r3, #1
    1974:	4193      	sbcs	r3, r2
    1976:	b2db      	uxtb	r3, r3
}
    1978:	0018      	movs	r0, r3
    197a:	46bd      	mov	sp, r7
    197c:	b004      	add	sp, #16
    197e:	bd80      	pop	{r7, pc}

00001980 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    1980:	b580      	push	{r7, lr}
    1982:	b084      	sub	sp, #16
    1984:	af00      	add	r7, sp, #0
    1986:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1988:	687b      	ldr	r3, [r7, #4]
    198a:	681b      	ldr	r3, [r3, #0]
    198c:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    198e:	68fb      	ldr	r3, [r7, #12]
    1990:	7e1b      	ldrb	r3, [r3, #24]
    1992:	b2db      	uxtb	r3, r3
    1994:	001a      	movs	r2, r3
    1996:	2301      	movs	r3, #1
    1998:	4013      	ands	r3, r2
    199a:	1e5a      	subs	r2, r3, #1
    199c:	4193      	sbcs	r3, r2
    199e:	b2db      	uxtb	r3, r3
}
    19a0:	0018      	movs	r0, r3
    19a2:	46bd      	mov	sp, r7
    19a4:	b004      	add	sp, #16
    19a6:	bd80      	pop	{r7, pc}

000019a8 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    19a8:	b580      	push	{r7, lr}
    19aa:	b084      	sub	sp, #16
    19ac:	af00      	add	r7, sp, #0
    19ae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    19b0:	687b      	ldr	r3, [r7, #4]
    19b2:	681b      	ldr	r3, [r3, #0]
    19b4:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    19b6:	68fb      	ldr	r3, [r7, #12]
    19b8:	7e1b      	ldrb	r3, [r3, #24]
    19ba:	b2db      	uxtb	r3, r3
    19bc:	001a      	movs	r2, r3
    19be:	2304      	movs	r3, #4
    19c0:	4013      	ands	r3, r2
    19c2:	1e5a      	subs	r2, r3, #1
    19c4:	4193      	sbcs	r3, r2
    19c6:	b2db      	uxtb	r3, r3
}
    19c8:	0018      	movs	r0, r3
    19ca:	46bd      	mov	sp, r7
    19cc:	b004      	add	sp, #16
    19ce:	bd80      	pop	{r7, pc}

000019d0 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    19d0:	b580      	push	{r7, lr}
    19d2:	b084      	sub	sp, #16
    19d4:	af00      	add	r7, sp, #0
    19d6:	6078      	str	r0, [r7, #4]
    19d8:	000a      	movs	r2, r1
    19da:	1cbb      	adds	r3, r7, #2
    19dc:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    19de:	687b      	ldr	r3, [r7, #4]
    19e0:	681b      	ldr	r3, [r3, #0]
    19e2:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    19e4:	687b      	ldr	r3, [r7, #4]
    19e6:	0018      	movs	r0, r3
    19e8:	4b0a      	ldr	r3, [pc, #40]	; (1a14 <spi_write+0x44>)
    19ea:	4798      	blx	r3
    19ec:	0003      	movs	r3, r0
    19ee:	001a      	movs	r2, r3
    19f0:	2301      	movs	r3, #1
    19f2:	4053      	eors	r3, r2
    19f4:	b2db      	uxtb	r3, r3
    19f6:	2b00      	cmp	r3, #0
    19f8:	d001      	beq.n	19fe <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    19fa:	2305      	movs	r3, #5
    19fc:	e006      	b.n	1a0c <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    19fe:	1cbb      	adds	r3, r7, #2
    1a00:	881b      	ldrh	r3, [r3, #0]
    1a02:	05db      	lsls	r3, r3, #23
    1a04:	0dda      	lsrs	r2, r3, #23
    1a06:	68fb      	ldr	r3, [r7, #12]
    1a08:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    1a0a:	2300      	movs	r3, #0
}
    1a0c:	0018      	movs	r0, r3
    1a0e:	46bd      	mov	sp, r7
    1a10:	b004      	add	sp, #16
    1a12:	bd80      	pop	{r7, pc}
    1a14:	00001981 	.word	0x00001981

00001a18 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    1a18:	b580      	push	{r7, lr}
    1a1a:	b084      	sub	sp, #16
    1a1c:	af00      	add	r7, sp, #0
    1a1e:	6078      	str	r0, [r7, #4]
    1a20:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1a22:	687b      	ldr	r3, [r7, #4]
    1a24:	681b      	ldr	r3, [r3, #0]
    1a26:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1a28:	687b      	ldr	r3, [r7, #4]
    1a2a:	0018      	movs	r0, r3
    1a2c:	4b1b      	ldr	r3, [pc, #108]	; (1a9c <spi_read+0x84>)
    1a2e:	4798      	blx	r3
    1a30:	0003      	movs	r3, r0
    1a32:	001a      	movs	r2, r3
    1a34:	2301      	movs	r3, #1
    1a36:	4053      	eors	r3, r2
    1a38:	b2db      	uxtb	r3, r3
    1a3a:	2b00      	cmp	r3, #0
    1a3c:	d001      	beq.n	1a42 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    1a3e:	2310      	movs	r3, #16
    1a40:	e027      	b.n	1a92 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    1a42:	230f      	movs	r3, #15
    1a44:	18fb      	adds	r3, r7, r3
    1a46:	2200      	movs	r2, #0
    1a48:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1a4a:	68bb      	ldr	r3, [r7, #8]
    1a4c:	8b5b      	ldrh	r3, [r3, #26]
    1a4e:	b29b      	uxth	r3, r3
    1a50:	001a      	movs	r2, r3
    1a52:	2304      	movs	r3, #4
    1a54:	4013      	ands	r3, r2
    1a56:	d006      	beq.n	1a66 <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    1a58:	230f      	movs	r3, #15
    1a5a:	18fb      	adds	r3, r7, r3
    1a5c:	221e      	movs	r2, #30
    1a5e:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1a60:	68bb      	ldr	r3, [r7, #8]
    1a62:	2204      	movs	r2, #4
    1a64:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1a66:	687b      	ldr	r3, [r7, #4]
    1a68:	799b      	ldrb	r3, [r3, #6]
    1a6a:	2b01      	cmp	r3, #1
    1a6c:	d108      	bne.n	1a80 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1a6e:	68bb      	ldr	r3, [r7, #8]
    1a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1a72:	b29b      	uxth	r3, r3
    1a74:	05db      	lsls	r3, r3, #23
    1a76:	0ddb      	lsrs	r3, r3, #23
    1a78:	b29a      	uxth	r2, r3
    1a7a:	683b      	ldr	r3, [r7, #0]
    1a7c:	801a      	strh	r2, [r3, #0]
    1a7e:	e005      	b.n	1a8c <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1a80:	68bb      	ldr	r3, [r7, #8]
    1a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1a84:	b2db      	uxtb	r3, r3
    1a86:	b29a      	uxth	r2, r3
    1a88:	683b      	ldr	r3, [r7, #0]
    1a8a:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    1a8c:	230f      	movs	r3, #15
    1a8e:	18fb      	adds	r3, r7, r3
    1a90:	781b      	ldrb	r3, [r3, #0]
}
    1a92:	0018      	movs	r0, r3
    1a94:	46bd      	mov	sp, r7
    1a96:	b004      	add	sp, #16
    1a98:	bd80      	pop	{r7, pc}
    1a9a:	46c0      	nop			; (mov r8, r8)
    1a9c:	000019a9 	.word	0x000019a9

00001aa0 <spi_rw>:

struct spi_module master;
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
    1aa0:	b580      	push	{r7, lr}
    1aa2:	b086      	sub	sp, #24
    1aa4:	af00      	add	r7, sp, #0
    1aa6:	60f8      	str	r0, [r7, #12]
    1aa8:	60b9      	str	r1, [r7, #8]
    1aaa:	1dbb      	adds	r3, r7, #6
    1aac:	801a      	strh	r2, [r3, #0]
	uint8 u8Dummy = 0;
    1aae:	2313      	movs	r3, #19
    1ab0:	18fb      	adds	r3, r7, r3
    1ab2:	2200      	movs	r2, #0
    1ab4:	701a      	strb	r2, [r3, #0]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    1ab6:	2317      	movs	r3, #23
    1ab8:	18fb      	adds	r3, r7, r3
    1aba:	2200      	movs	r2, #0
    1abc:	701a      	strb	r2, [r3, #0]
    1abe:	2316      	movs	r3, #22
    1ac0:	18fb      	adds	r3, r7, r3
    1ac2:	2200      	movs	r2, #0
    1ac4:	701a      	strb	r2, [r3, #0]
	uint16_t txd_data = 0;
    1ac6:	2314      	movs	r3, #20
    1ac8:	18fb      	adds	r3, r7, r3
    1aca:	2200      	movs	r2, #0
    1acc:	801a      	strh	r2, [r3, #0]
	uint16_t rxd_data = 0;
    1ace:	2310      	movs	r3, #16
    1ad0:	18fb      	adds	r3, r7, r3
    1ad2:	2200      	movs	r2, #0
    1ad4:	801a      	strh	r2, [r3, #0]

	if (!pu8Mosi) {
    1ad6:	68fb      	ldr	r3, [r7, #12]
    1ad8:	2b00      	cmp	r3, #0
    1ada:	d107      	bne.n	1aec <spi_rw+0x4c>
		pu8Mosi = &u8Dummy;
    1adc:	2313      	movs	r3, #19
    1ade:	18fb      	adds	r3, r7, r3
    1ae0:	60fb      	str	r3, [r7, #12]
		u8SkipMosi = 1;
    1ae2:	2317      	movs	r3, #23
    1ae4:	18fb      	adds	r3, r7, r3
    1ae6:	2201      	movs	r2, #1
    1ae8:	701a      	strb	r2, [r3, #0]
    1aea:	e00d      	b.n	1b08 <spi_rw+0x68>
	}
	else if(!pu8Miso) {
    1aec:	68bb      	ldr	r3, [r7, #8]
    1aee:	2b00      	cmp	r3, #0
    1af0:	d107      	bne.n	1b02 <spi_rw+0x62>
		pu8Miso = &u8Dummy;
    1af2:	2313      	movs	r3, #19
    1af4:	18fb      	adds	r3, r7, r3
    1af6:	60bb      	str	r3, [r7, #8]
		u8SkipMiso = 1;
    1af8:	2316      	movs	r3, #22
    1afa:	18fb      	adds	r3, r7, r3
    1afc:	2201      	movs	r2, #1
    1afe:	701a      	strb	r2, [r3, #0]
    1b00:	e002      	b.n	1b08 <spi_rw+0x68>
	}
	else {
		return M2M_ERR_BUS_FAIL;
    1b02:	2306      	movs	r3, #6
    1b04:	425b      	negs	r3, r3
    1b06:	e06a      	b.n	1bde <spi_rw+0x13e>
	}

	spi_select_slave(&master, &slave_inst, true);
    1b08:	4937      	ldr	r1, [pc, #220]	; (1be8 <spi_rw+0x148>)
    1b0a:	4b38      	ldr	r3, [pc, #224]	; (1bec <spi_rw+0x14c>)
    1b0c:	2201      	movs	r2, #1
    1b0e:	0018      	movs	r0, r3
    1b10:	4b37      	ldr	r3, [pc, #220]	; (1bf0 <spi_rw+0x150>)
    1b12:	4798      	blx	r3

	while (u16Sz) {
    1b14:	e04c      	b.n	1bb0 <spi_rw+0x110>
		txd_data = *pu8Mosi;
    1b16:	68fb      	ldr	r3, [r7, #12]
    1b18:	781a      	ldrb	r2, [r3, #0]
    1b1a:	2314      	movs	r3, #20
    1b1c:	18fb      	adds	r3, r7, r3
    1b1e:	801a      	strh	r2, [r3, #0]
		while (!spi_is_ready_to_write(&master))
    1b20:	46c0      	nop			; (mov r8, r8)
    1b22:	4b32      	ldr	r3, [pc, #200]	; (1bec <spi_rw+0x14c>)
    1b24:	0018      	movs	r0, r3
    1b26:	4b33      	ldr	r3, [pc, #204]	; (1bf4 <spi_rw+0x154>)
    1b28:	4798      	blx	r3
    1b2a:	0003      	movs	r3, r0
    1b2c:	001a      	movs	r2, r3
    1b2e:	2301      	movs	r3, #1
    1b30:	4053      	eors	r3, r2
    1b32:	b2db      	uxtb	r3, r3
    1b34:	2b00      	cmp	r3, #0
    1b36:	d1f4      	bne.n	1b22 <spi_rw+0x82>
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
    1b38:	46c0      	nop			; (mov r8, r8)
    1b3a:	2314      	movs	r3, #20
    1b3c:	18fb      	adds	r3, r7, r3
    1b3e:	881a      	ldrh	r2, [r3, #0]
    1b40:	4b2a      	ldr	r3, [pc, #168]	; (1bec <spi_rw+0x14c>)
    1b42:	0011      	movs	r1, r2
    1b44:	0018      	movs	r0, r3
    1b46:	4b2c      	ldr	r3, [pc, #176]	; (1bf8 <spi_rw+0x158>)
    1b48:	4798      	blx	r3
    1b4a:	1e03      	subs	r3, r0, #0
    1b4c:	d1f5      	bne.n	1b3a <spi_rw+0x9a>
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
    1b4e:	46c0      	nop			; (mov r8, r8)
    1b50:	4b26      	ldr	r3, [pc, #152]	; (1bec <spi_rw+0x14c>)
    1b52:	0018      	movs	r0, r3
    1b54:	4b29      	ldr	r3, [pc, #164]	; (1bfc <spi_rw+0x15c>)
    1b56:	4798      	blx	r3
    1b58:	0003      	movs	r3, r0
    1b5a:	001a      	movs	r2, r3
    1b5c:	2301      	movs	r3, #1
    1b5e:	4053      	eors	r3, r2
    1b60:	b2db      	uxtb	r3, r3
    1b62:	2b00      	cmp	r3, #0
    1b64:	d1f4      	bne.n	1b50 <spi_rw+0xb0>
			;
		while (spi_read(&master, &rxd_data) != STATUS_OK)
    1b66:	46c0      	nop			; (mov r8, r8)
    1b68:	2310      	movs	r3, #16
    1b6a:	18fa      	adds	r2, r7, r3
    1b6c:	4b1f      	ldr	r3, [pc, #124]	; (1bec <spi_rw+0x14c>)
    1b6e:	0011      	movs	r1, r2
    1b70:	0018      	movs	r0, r3
    1b72:	4b23      	ldr	r3, [pc, #140]	; (1c00 <spi_rw+0x160>)
    1b74:	4798      	blx	r3
    1b76:	1e03      	subs	r3, r0, #0
    1b78:	d1f6      	bne.n	1b68 <spi_rw+0xc8>
			;
		*pu8Miso = rxd_data;
    1b7a:	2310      	movs	r3, #16
    1b7c:	18fb      	adds	r3, r7, r3
    1b7e:	881b      	ldrh	r3, [r3, #0]
    1b80:	b2da      	uxtb	r2, r3
    1b82:	68bb      	ldr	r3, [r7, #8]
    1b84:	701a      	strb	r2, [r3, #0]

		u16Sz--;
    1b86:	1dbb      	adds	r3, r7, #6
    1b88:	881a      	ldrh	r2, [r3, #0]
    1b8a:	1dbb      	adds	r3, r7, #6
    1b8c:	3a01      	subs	r2, #1
    1b8e:	801a      	strh	r2, [r3, #0]
		if (!u8SkipMiso)
    1b90:	2316      	movs	r3, #22
    1b92:	18fb      	adds	r3, r7, r3
    1b94:	781b      	ldrb	r3, [r3, #0]
    1b96:	2b00      	cmp	r3, #0
    1b98:	d102      	bne.n	1ba0 <spi_rw+0x100>
			pu8Miso++;
    1b9a:	68bb      	ldr	r3, [r7, #8]
    1b9c:	3301      	adds	r3, #1
    1b9e:	60bb      	str	r3, [r7, #8]
		if (!u8SkipMosi)
    1ba0:	2317      	movs	r3, #23
    1ba2:	18fb      	adds	r3, r7, r3
    1ba4:	781b      	ldrb	r3, [r3, #0]
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	d102      	bne.n	1bb0 <spi_rw+0x110>
			pu8Mosi++;
    1baa:	68fb      	ldr	r3, [r7, #12]
    1bac:	3301      	adds	r3, #1
    1bae:	60fb      	str	r3, [r7, #12]
		return M2M_ERR_BUS_FAIL;
	}

	spi_select_slave(&master, &slave_inst, true);

	while (u16Sz) {
    1bb0:	1dbb      	adds	r3, r7, #6
    1bb2:	881b      	ldrh	r3, [r3, #0]
    1bb4:	2b00      	cmp	r3, #0
    1bb6:	d1ae      	bne.n	1b16 <spi_rw+0x76>
			pu8Miso++;
		if (!u8SkipMosi)
			pu8Mosi++;
	}

	while (!spi_is_write_complete(&master))
    1bb8:	46c0      	nop			; (mov r8, r8)
    1bba:	4b0c      	ldr	r3, [pc, #48]	; (1bec <spi_rw+0x14c>)
    1bbc:	0018      	movs	r0, r3
    1bbe:	4b11      	ldr	r3, [pc, #68]	; (1c04 <spi_rw+0x164>)
    1bc0:	4798      	blx	r3
    1bc2:	0003      	movs	r3, r0
    1bc4:	001a      	movs	r2, r3
    1bc6:	2301      	movs	r3, #1
    1bc8:	4053      	eors	r3, r2
    1bca:	b2db      	uxtb	r3, r3
    1bcc:	2b00      	cmp	r3, #0
    1bce:	d1f4      	bne.n	1bba <spi_rw+0x11a>
		;

	spi_select_slave(&master, &slave_inst, false);
    1bd0:	4905      	ldr	r1, [pc, #20]	; (1be8 <spi_rw+0x148>)
    1bd2:	4b06      	ldr	r3, [pc, #24]	; (1bec <spi_rw+0x14c>)
    1bd4:	2200      	movs	r2, #0
    1bd6:	0018      	movs	r0, r3
    1bd8:	4b05      	ldr	r3, [pc, #20]	; (1bf0 <spi_rw+0x150>)
    1bda:	4798      	blx	r3

	return M2M_SUCCESS;
    1bdc:	2300      	movs	r3, #0
}
    1bde:	0018      	movs	r0, r3
    1be0:	46bd      	mov	sp, r7
    1be2:	b006      	add	sp, #24
    1be4:	bd80      	pop	{r7, pc}
    1be6:	46c0      	nop			; (mov r8, r8)
    1be8:	20004500 	.word	0x20004500
    1bec:	20004504 	.word	0x20004504
    1bf0:	000082f5 	.word	0x000082f5
    1bf4:	00001981 	.word	0x00001981
    1bf8:	000019d1 	.word	0x000019d1
    1bfc:	000019a9 	.word	0x000019a9
    1c00:	00001a19 	.word	0x00001a19
    1c04:	00001959 	.word	0x00001959

00001c08 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
    1c08:	b580      	push	{r7, lr}
    1c0a:	b092      	sub	sp, #72	; 0x48
    1c0c:	af00      	add	r7, sp, #0
    1c0e:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
    1c10:	2347      	movs	r3, #71	; 0x47
    1c12:	18fb      	adds	r3, r7, r3
    1c14:	2200      	movs	r2, #0
    1c16:	701a      	strb	r2, [r3, #0]
	struct spi_config config;
	struct spi_slave_inst_config slave_config;

	/* Select SPI slave CS pin. */
	/* This step will set the CS high */
	spi_slave_inst_get_config_defaults(&slave_config);
    1c18:	2308      	movs	r3, #8
    1c1a:	18fb      	adds	r3, r7, r3
    1c1c:	0018      	movs	r0, r3
    1c1e:	4b26      	ldr	r3, [pc, #152]	; (1cb8 <nm_bus_init+0xb0>)
    1c20:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
    1c22:	2308      	movs	r3, #8
    1c24:	18fb      	adds	r3, r7, r3
    1c26:	220e      	movs	r2, #14
    1c28:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&slave_inst, &slave_config);
    1c2a:	2308      	movs	r3, #8
    1c2c:	18fa      	adds	r2, r7, r3
    1c2e:	4b23      	ldr	r3, [pc, #140]	; (1cbc <nm_bus_init+0xb4>)
    1c30:	0011      	movs	r1, r2
    1c32:	0018      	movs	r0, r3
    1c34:	4b22      	ldr	r3, [pc, #136]	; (1cc0 <nm_bus_init+0xb8>)
    1c36:	4798      	blx	r3

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
    1c38:	230c      	movs	r3, #12
    1c3a:	18fb      	adds	r3, r7, r3
    1c3c:	0018      	movs	r0, r3
    1c3e:	4b21      	ldr	r3, [pc, #132]	; (1cc4 <nm_bus_init+0xbc>)
    1c40:	4798      	blx	r3
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
    1c42:	230c      	movs	r3, #12
    1c44:	18fb      	adds	r3, r7, r3
    1c46:	22c0      	movs	r2, #192	; 0xc0
    1c48:	0392      	lsls	r2, r2, #14
    1c4a:	60da      	str	r2, [r3, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
    1c4c:	230c      	movs	r3, #12
    1c4e:	18fb      	adds	r3, r7, r3
    1c50:	4a1d      	ldr	r2, [pc, #116]	; (1cc8 <nm_bus_init+0xc0>)
    1c52:	629a      	str	r2, [r3, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
    1c54:	230c      	movs	r3, #12
    1c56:	18fb      	adds	r3, r7, r3
    1c58:	4a1c      	ldr	r2, [pc, #112]	; (1ccc <nm_bus_init+0xc4>)
    1c5a:	62da      	str	r2, [r3, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
    1c5c:	230c      	movs	r3, #12
    1c5e:	18fb      	adds	r3, r7, r3
    1c60:	2201      	movs	r2, #1
    1c62:	4252      	negs	r2, r2
    1c64:	631a      	str	r2, [r3, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
    1c66:	230c      	movs	r3, #12
    1c68:	18fb      	adds	r3, r7, r3
    1c6a:	4a19      	ldr	r2, [pc, #100]	; (1cd0 <nm_bus_init+0xc8>)
    1c6c:	635a      	str	r2, [r3, #52]	; 0x34
	config.master_slave_select_enable = false;
    1c6e:	230c      	movs	r3, #12
    1c70:	18fb      	adds	r3, r7, r3
    1c72:	2200      	movs	r2, #0
    1c74:	751a      	strb	r2, [r3, #20]

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
    1c76:	230c      	movs	r3, #12
    1c78:	18fb      	adds	r3, r7, r3
    1c7a:	4a16      	ldr	r2, [pc, #88]	; (1cd4 <nm_bus_init+0xcc>)
    1c7c:	619a      	str	r2, [r3, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
    1c7e:	230c      	movs	r3, #12
    1c80:	18fa      	adds	r2, r7, r3
    1c82:	4915      	ldr	r1, [pc, #84]	; (1cd8 <nm_bus_init+0xd0>)
    1c84:	4b15      	ldr	r3, [pc, #84]	; (1cdc <nm_bus_init+0xd4>)
    1c86:	0018      	movs	r0, r3
    1c88:	4b15      	ldr	r3, [pc, #84]	; (1ce0 <nm_bus_init+0xd8>)
    1c8a:	4798      	blx	r3
    1c8c:	1e03      	subs	r3, r0, #0
    1c8e:	d002      	beq.n	1c96 <nm_bus_init+0x8e>
		return M2M_ERR_BUS_FAIL;
    1c90:	2306      	movs	r3, #6
    1c92:	425b      	negs	r3, r3
    1c94:	e00c      	b.n	1cb0 <nm_bus_init+0xa8>
	}

	/* Enable the SPI master. */
	spi_enable(&master);
    1c96:	4b11      	ldr	r3, [pc, #68]	; (1cdc <nm_bus_init+0xd4>)
    1c98:	0018      	movs	r0, r3
    1c9a:	4b12      	ldr	r3, [pc, #72]	; (1ce4 <nm_bus_init+0xdc>)
    1c9c:	4798      	blx	r3

	nm_bsp_reset();
    1c9e:	4b12      	ldr	r3, [pc, #72]	; (1ce8 <nm_bus_init+0xe0>)
    1ca0:	4798      	blx	r3
	nm_bsp_sleep(1);
    1ca2:	2001      	movs	r0, #1
    1ca4:	4b11      	ldr	r3, [pc, #68]	; (1cec <nm_bus_init+0xe4>)
    1ca6:	4798      	blx	r3
#endif
	return result;
    1ca8:	2347      	movs	r3, #71	; 0x47
    1caa:	18fb      	adds	r3, r7, r3
    1cac:	781b      	ldrb	r3, [r3, #0]
    1cae:	b25b      	sxtb	r3, r3
}
    1cb0:	0018      	movs	r0, r3
    1cb2:	46bd      	mov	sp, r7
    1cb4:	b012      	add	sp, #72	; 0x48
    1cb6:	bd80      	pop	{r7, pc}
    1cb8:	00001825 	.word	0x00001825
    1cbc:	20004500 	.word	0x20004500
    1cc0:	00001849 	.word	0x00001849
    1cc4:	000017a1 	.word	0x000017a1
    1cc8:	000c0002 	.word	0x000c0002
    1ccc:	000d0002 	.word	0x000d0002
    1cd0:	000f0002 	.word	0x000f0002
    1cd4:	00b71b00 	.word	0x00b71b00
    1cd8:	42001000 	.word	0x42001000
    1cdc:	20004504 	.word	0x20004504
    1ce0:	00008031 	.word	0x00008031
    1ce4:	000018ad 	.word	0x000018ad
    1ce8:	000014d9 	.word	0x000014d9
    1cec:	0000151d 	.word	0x0000151d

00001cf0 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
    1cf0:	b590      	push	{r4, r7, lr}
    1cf2:	b085      	sub	sp, #20
    1cf4:	af00      	add	r7, sp, #0
    1cf6:	0002      	movs	r2, r0
    1cf8:	6039      	str	r1, [r7, #0]
    1cfa:	1dfb      	adds	r3, r7, #7
    1cfc:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = 0;
    1cfe:	230f      	movs	r3, #15
    1d00:	18fb      	adds	r3, r7, r3
    1d02:	2200      	movs	r2, #0
    1d04:	701a      	strb	r2, [r3, #0]
	switch(u8Cmd)
    1d06:	1dfb      	adds	r3, r7, #7
    1d08:	781b      	ldrb	r3, [r3, #0]
    1d0a:	2b03      	cmp	r3, #3
    1d0c:	d10f      	bne.n	1d2e <nm_bus_ioctl+0x3e>
			s8Ret = nm_i2c_write_special(pstrParam->pu8Buf1, pstrParam->u16Sz1, pstrParam->pu8Buf2, pstrParam->u16Sz2);
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
    1d0e:	683b      	ldr	r3, [r7, #0]
    1d10:	60bb      	str	r3, [r7, #8]
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
    1d12:	68bb      	ldr	r3, [r7, #8]
    1d14:	6818      	ldr	r0, [r3, #0]
    1d16:	68bb      	ldr	r3, [r7, #8]
    1d18:	6859      	ldr	r1, [r3, #4]
    1d1a:	68bb      	ldr	r3, [r7, #8]
    1d1c:	891b      	ldrh	r3, [r3, #8]
    1d1e:	220f      	movs	r2, #15
    1d20:	18bc      	adds	r4, r7, r2
    1d22:	001a      	movs	r2, r3
    1d24:	4b0f      	ldr	r3, [pc, #60]	; (1d64 <nm_bus_ioctl+0x74>)
    1d26:	4798      	blx	r3
    1d28:	0003      	movs	r3, r0
    1d2a:	7023      	strb	r3, [r4, #0]
		}
		break;
    1d2c:	e012      	b.n	1d54 <nm_bus_ioctl+0x64>
#endif
		default:
			s8Ret = -1;
    1d2e:	230f      	movs	r3, #15
    1d30:	18fb      	adds	r3, r7, r3
    1d32:	22ff      	movs	r2, #255	; 0xff
    1d34:	701a      	strb	r2, [r3, #0]
			M2M_ERR("invalide ioclt cmd\n");
    1d36:	2386      	movs	r3, #134	; 0x86
    1d38:	005a      	lsls	r2, r3, #1
    1d3a:	490b      	ldr	r1, [pc, #44]	; (1d68 <nm_bus_ioctl+0x78>)
    1d3c:	4b0b      	ldr	r3, [pc, #44]	; (1d6c <nm_bus_ioctl+0x7c>)
    1d3e:	0018      	movs	r0, r3
    1d40:	4b0b      	ldr	r3, [pc, #44]	; (1d70 <nm_bus_ioctl+0x80>)
    1d42:	4798      	blx	r3
    1d44:	4b0b      	ldr	r3, [pc, #44]	; (1d74 <nm_bus_ioctl+0x84>)
    1d46:	0018      	movs	r0, r3
    1d48:	4b0b      	ldr	r3, [pc, #44]	; (1d78 <nm_bus_ioctl+0x88>)
    1d4a:	4798      	blx	r3
    1d4c:	200d      	movs	r0, #13
    1d4e:	4b0b      	ldr	r3, [pc, #44]	; (1d7c <nm_bus_ioctl+0x8c>)
    1d50:	4798      	blx	r3
			break;
    1d52:	46c0      	nop			; (mov r8, r8)
	}

	return s8Ret;
    1d54:	230f      	movs	r3, #15
    1d56:	18fb      	adds	r3, r7, r3
    1d58:	781b      	ldrb	r3, [r3, #0]
    1d5a:	b25b      	sxtb	r3, r3
}
    1d5c:	0018      	movs	r0, r3
    1d5e:	46bd      	mov	sp, r7
    1d60:	b005      	add	sp, #20
    1d62:	bd90      	pop	{r4, r7, pc}
    1d64:	00001aa1 	.word	0x00001aa1
    1d68:	00010c6c 	.word	0x00010c6c
    1d6c:	00010c44 	.word	0x00010c44
    1d70:	0000f9e1 	.word	0x0000f9e1
    1d74:	00010c58 	.word	0x00010c58
    1d78:	0000fb01 	.word	0x0000fb01
    1d7c:	0000fa15 	.word	0x0000fa15

00001d80 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
    1d80:	b580      	push	{r7, lr}
    1d82:	b082      	sub	sp, #8
    1d84:	af00      	add	r7, sp, #0
	sint8 result = M2M_SUCCESS;
    1d86:	1dfb      	adds	r3, r7, #7
    1d88:	2200      	movs	r2, #0
    1d8a:	701a      	strb	r2, [r3, #0]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
    1d8c:	1d3b      	adds	r3, r7, #4
    1d8e:	0018      	movs	r0, r3
    1d90:	4b09      	ldr	r3, [pc, #36]	; (1db8 <nm_bus_deinit+0x38>)
    1d92:	4798      	blx	r3
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1d94:	1d3b      	adds	r3, r7, #4
    1d96:	2200      	movs	r2, #0
    1d98:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    1d9a:	1d3b      	adds	r3, r7, #4
    1d9c:	2200      	movs	r2, #0
    1d9e:	705a      	strb	r2, [r3, #1]
	i2c_master_disable(&i2c_master_instance);
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);	
    1da0:	4b06      	ldr	r3, [pc, #24]	; (1dbc <nm_bus_deinit+0x3c>)
    1da2:	0018      	movs	r0, r3
    1da4:	4b06      	ldr	r3, [pc, #24]	; (1dc0 <nm_bus_deinit+0x40>)
    1da6:	4798      	blx	r3

#endif /* CONF_WINC_USE_SPI */
	return result;
    1da8:	1dfb      	adds	r3, r7, #7
    1daa:	781b      	ldrb	r3, [r3, #0]
    1dac:	b25b      	sxtb	r3, r3
}
    1dae:	0018      	movs	r0, r3
    1db0:	46bd      	mov	sp, r7
    1db2:	b002      	add	sp, #8
    1db4:	bd80      	pop	{r7, pc}
    1db6:	46c0      	nop			; (mov r8, r8)
    1db8:	00001709 	.word	0x00001709
    1dbc:	20004504 	.word	0x20004504
    1dc0:	000018fd 	.word	0x000018fd

00001dc4 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
    1dc4:	b580      	push	{r7, lr}
    1dc6:	b084      	sub	sp, #16
    1dc8:	af00      	add	r7, sp, #0
    1dca:	60f8      	str	r0, [r7, #12]
    1dcc:	60b9      	str	r1, [r7, #8]
    1dce:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
    1dd0:	687b      	ldr	r3, [r7, #4]
    1dd2:	2b00      	cmp	r3, #0
    1dd4:	d010      	beq.n	1df8 <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
    1dd6:	68bb      	ldr	r3, [r7, #8]
    1dd8:	781a      	ldrb	r2, [r3, #0]
    1dda:	68fb      	ldr	r3, [r7, #12]
    1ddc:	701a      	strb	r2, [r3, #0]
		pDst++;
    1dde:	68fb      	ldr	r3, [r7, #12]
    1de0:	3301      	adds	r3, #1
    1de2:	60fb      	str	r3, [r7, #12]
		pSrc++;
    1de4:	68bb      	ldr	r3, [r7, #8]
    1de6:	3301      	adds	r3, #1
    1de8:	60bb      	str	r3, [r7, #8]
	}while(--sz);
    1dea:	687b      	ldr	r3, [r7, #4]
    1dec:	3b01      	subs	r3, #1
    1dee:	607b      	str	r3, [r7, #4]
    1df0:	687b      	ldr	r3, [r7, #4]
    1df2:	2b00      	cmp	r3, #0
    1df4:	d1ef      	bne.n	1dd6 <m2m_memcpy+0x12>
    1df6:	e000      	b.n	1dfa <m2m_memcpy+0x36>
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
    1df8:	46c0      	nop			; (mov r8, r8)
	{
		*pDst = *pSrc;
		pDst++;
		pSrc++;
	}while(--sz);
}
    1dfa:	46bd      	mov	sp, r7
    1dfc:	b004      	add	sp, #16
    1dfe:	bd80      	pop	{r7, pc}

00001e00 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
    1e00:	b580      	push	{r7, lr}
    1e02:	b084      	sub	sp, #16
    1e04:	af00      	add	r7, sp, #0
    1e06:	60f8      	str	r0, [r7, #12]
    1e08:	607a      	str	r2, [r7, #4]
    1e0a:	230b      	movs	r3, #11
    1e0c:	18fb      	adds	r3, r7, r3
    1e0e:	1c0a      	adds	r2, r1, #0
    1e10:	701a      	strb	r2, [r3, #0]
	if(sz == 0) return;
    1e12:	687b      	ldr	r3, [r7, #4]
    1e14:	2b00      	cmp	r3, #0
    1e16:	d00e      	beq.n	1e36 <m2m_memset+0x36>
	do
	{
		*pBuf = val;
    1e18:	68fb      	ldr	r3, [r7, #12]
    1e1a:	220b      	movs	r2, #11
    1e1c:	18ba      	adds	r2, r7, r2
    1e1e:	7812      	ldrb	r2, [r2, #0]
    1e20:	701a      	strb	r2, [r3, #0]
		pBuf++;
    1e22:	68fb      	ldr	r3, [r7, #12]
    1e24:	3301      	adds	r3, #1
    1e26:	60fb      	str	r3, [r7, #12]
	}while(--sz);
    1e28:	687b      	ldr	r3, [r7, #4]
    1e2a:	3b01      	subs	r3, #1
    1e2c:	607b      	str	r3, [r7, #4]
    1e2e:	687b      	ldr	r3, [r7, #4]
    1e30:	2b00      	cmp	r3, #0
    1e32:	d1f1      	bne.n	1e18 <m2m_memset+0x18>
    1e34:	e000      	b.n	1e38 <m2m_memset+0x38>
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
    1e36:	46c0      	nop			; (mov r8, r8)
	do
	{
		*pBuf = val;
		pBuf++;
	}while(--sz);
}
    1e38:	46bd      	mov	sp, r7
    1e3a:	b004      	add	sp, #16
    1e3c:	bd80      	pop	{r7, pc}
    1e3e:	46c0      	nop			; (mov r8, r8)

00001e40 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
    1e40:	b580      	push	{r7, lr}
    1e42:	b084      	sub	sp, #16
    1e44:	af00      	add	r7, sp, #0
    1e46:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
    1e48:	230e      	movs	r3, #14
    1e4a:	18fb      	adds	r3, r7, r3
    1e4c:	2200      	movs	r2, #0
    1e4e:	801a      	strh	r2, [r3, #0]
	while(*pcStr)
    1e50:	e009      	b.n	1e66 <m2m_strlen+0x26>
	{
		u16StrLen ++;
    1e52:	230e      	movs	r3, #14
    1e54:	18fb      	adds	r3, r7, r3
    1e56:	881a      	ldrh	r2, [r3, #0]
    1e58:	230e      	movs	r3, #14
    1e5a:	18fb      	adds	r3, r7, r3
    1e5c:	3201      	adds	r2, #1
    1e5e:	801a      	strh	r2, [r3, #0]
		pcStr++;
    1e60:	687b      	ldr	r3, [r7, #4]
    1e62:	3301      	adds	r3, #1
    1e64:	607b      	str	r3, [r7, #4]
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
    1e66:	687b      	ldr	r3, [r7, #4]
    1e68:	781b      	ldrb	r3, [r3, #0]
    1e6a:	2b00      	cmp	r3, #0
    1e6c:	d1f1      	bne.n	1e52 <m2m_strlen+0x12>
	{
		u16StrLen ++;
		pcStr++;
	}
	return u16StrLen;
    1e6e:	230e      	movs	r3, #14
    1e70:	18fb      	adds	r3, r7, r3
    1e72:	881b      	ldrh	r3, [r3, #0]
}
    1e74:	0018      	movs	r0, r3
    1e76:	46bd      	mov	sp, r7
    1e78:	b004      	add	sp, #16
    1e7a:	bd80      	pop	{r7, pc}

00001e7c <m2m_strncmp>:

uint8 m2m_strncmp(uint8 *pcS1, uint8 *pcS2, uint16 u16Len)
{
    1e7c:	b580      	push	{r7, lr}
    1e7e:	b084      	sub	sp, #16
    1e80:	af00      	add	r7, sp, #0
    1e82:	60f8      	str	r0, [r7, #12]
    1e84:	60b9      	str	r1, [r7, #8]
    1e86:	1dbb      	adds	r3, r7, #6
    1e88:	801a      	strh	r2, [r3, #0]
    for ( ; u16Len > 0; pcS1++, pcS2++, --u16Len)
    1e8a:	e020      	b.n	1ece <m2m_strncmp+0x52>
	if (*pcS1 != *pcS2)
    1e8c:	68fb      	ldr	r3, [r7, #12]
    1e8e:	781a      	ldrb	r2, [r3, #0]
    1e90:	68bb      	ldr	r3, [r7, #8]
    1e92:	781b      	ldrb	r3, [r3, #0]
    1e94:	429a      	cmp	r2, r3
    1e96:	d009      	beq.n	1eac <m2m_strncmp+0x30>
	    return ((*(uint8 *)pcS1 < *(uint8 *)pcS2) ? -1 : +1);
    1e98:	68fb      	ldr	r3, [r7, #12]
    1e9a:	781a      	ldrb	r2, [r3, #0]
    1e9c:	68bb      	ldr	r3, [r7, #8]
    1e9e:	781b      	ldrb	r3, [r3, #0]
    1ea0:	429a      	cmp	r2, r3
    1ea2:	d201      	bcs.n	1ea8 <m2m_strncmp+0x2c>
    1ea4:	23ff      	movs	r3, #255	; 0xff
    1ea6:	e017      	b.n	1ed8 <m2m_strncmp+0x5c>
    1ea8:	2301      	movs	r3, #1
    1eaa:	e015      	b.n	1ed8 <m2m_strncmp+0x5c>
	else if (*pcS1 == '\0')
    1eac:	68fb      	ldr	r3, [r7, #12]
    1eae:	781b      	ldrb	r3, [r3, #0]
    1eb0:	2b00      	cmp	r3, #0
    1eb2:	d101      	bne.n	1eb8 <m2m_strncmp+0x3c>
	    return 0;
    1eb4:	2300      	movs	r3, #0
    1eb6:	e00f      	b.n	1ed8 <m2m_strncmp+0x5c>
	return u16StrLen;
}

uint8 m2m_strncmp(uint8 *pcS1, uint8 *pcS2, uint16 u16Len)
{
    for ( ; u16Len > 0; pcS1++, pcS2++, --u16Len)
    1eb8:	68fb      	ldr	r3, [r7, #12]
    1eba:	3301      	adds	r3, #1
    1ebc:	60fb      	str	r3, [r7, #12]
    1ebe:	68bb      	ldr	r3, [r7, #8]
    1ec0:	3301      	adds	r3, #1
    1ec2:	60bb      	str	r3, [r7, #8]
    1ec4:	1dbb      	adds	r3, r7, #6
    1ec6:	1dba      	adds	r2, r7, #6
    1ec8:	8812      	ldrh	r2, [r2, #0]
    1eca:	3a01      	subs	r2, #1
    1ecc:	801a      	strh	r2, [r3, #0]
    1ece:	1dbb      	adds	r3, r7, #6
    1ed0:	881b      	ldrh	r3, [r3, #0]
    1ed2:	2b00      	cmp	r3, #0
    1ed4:	d1da      	bne.n	1e8c <m2m_strncmp+0x10>
	if (*pcS1 != *pcS2)
	    return ((*(uint8 *)pcS1 < *(uint8 *)pcS2) ? -1 : +1);
	else if (*pcS1 == '\0')
	    return 0;
    return 0;
    1ed6:	2300      	movs	r3, #0
}
    1ed8:	0018      	movs	r0, r3
    1eda:	46bd      	mov	sp, r7
    1edc:	b004      	add	sp, #16
    1ede:	bd80      	pop	{r7, pc}

00001ee0 <m2m_strstr>:
/* Finds the occurance of pcStr in pcIn.
If pcStr is part of pcIn it returns a valid pointer to the start of pcStr within pcIn.
Otherwise a NULL Pointer is returned.
*/
uint8 * m2m_strstr(uint8 *pcIn, uint8 *pcStr)
{
    1ee0:	b590      	push	{r4, r7, lr}
    1ee2:	b085      	sub	sp, #20
    1ee4:	af00      	add	r7, sp, #0
    1ee6:	6078      	str	r0, [r7, #4]
    1ee8:	6039      	str	r1, [r7, #0]
    uint8 u8c;
    uint16 u16StrLen;

    u8c = *pcStr++;
    1eea:	683b      	ldr	r3, [r7, #0]
    1eec:	1c5a      	adds	r2, r3, #1
    1eee:	603a      	str	r2, [r7, #0]
    1ef0:	220f      	movs	r2, #15
    1ef2:	18ba      	adds	r2, r7, r2
    1ef4:	781b      	ldrb	r3, [r3, #0]
    1ef6:	7013      	strb	r3, [r2, #0]
    if (!u8c)
    1ef8:	230f      	movs	r3, #15
    1efa:	18fb      	adds	r3, r7, r3
    1efc:	781b      	ldrb	r3, [r3, #0]
    1efe:	2b00      	cmp	r3, #0
    1f00:	d101      	bne.n	1f06 <m2m_strstr+0x26>
        return (uint8 *) pcIn;	// Trivial empty string case
    1f02:	687b      	ldr	r3, [r7, #4]
    1f04:	e029      	b.n	1f5a <m2m_strstr+0x7a>

    u16StrLen = m2m_strlen(pcStr);
    1f06:	230c      	movs	r3, #12
    1f08:	18fc      	adds	r4, r7, r3
    1f0a:	683b      	ldr	r3, [r7, #0]
    1f0c:	0018      	movs	r0, r3
    1f0e:	4b15      	ldr	r3, [pc, #84]	; (1f64 <m2m_strstr+0x84>)
    1f10:	4798      	blx	r3
    1f12:	0003      	movs	r3, r0
    1f14:	8023      	strh	r3, [r4, #0]
    do {
        uint8 u8Sc;

        do {
            u8Sc = *pcIn++;
    1f16:	687b      	ldr	r3, [r7, #4]
    1f18:	1c5a      	adds	r2, r3, #1
    1f1a:	607a      	str	r2, [r7, #4]
    1f1c:	220b      	movs	r2, #11
    1f1e:	18ba      	adds	r2, r7, r2
    1f20:	781b      	ldrb	r3, [r3, #0]
    1f22:	7013      	strb	r3, [r2, #0]
            if (!u8Sc)
    1f24:	230b      	movs	r3, #11
    1f26:	18fb      	adds	r3, r7, r3
    1f28:	781b      	ldrb	r3, [r3, #0]
    1f2a:	2b00      	cmp	r3, #0
    1f2c:	d101      	bne.n	1f32 <m2m_strstr+0x52>
                return (uint8 *) 0;
    1f2e:	2300      	movs	r3, #0
    1f30:	e013      	b.n	1f5a <m2m_strstr+0x7a>
        } while (u8Sc != u8c);
    1f32:	230b      	movs	r3, #11
    1f34:	18fa      	adds	r2, r7, r3
    1f36:	230f      	movs	r3, #15
    1f38:	18fb      	adds	r3, r7, r3
    1f3a:	7812      	ldrb	r2, [r2, #0]
    1f3c:	781b      	ldrb	r3, [r3, #0]
    1f3e:	429a      	cmp	r2, r3
    1f40:	d1e9      	bne.n	1f16 <m2m_strstr+0x36>
    } while (m2m_strncmp(pcIn, pcStr, u16StrLen) != 0);
    1f42:	230c      	movs	r3, #12
    1f44:	18fb      	adds	r3, r7, r3
    1f46:	881a      	ldrh	r2, [r3, #0]
    1f48:	6839      	ldr	r1, [r7, #0]
    1f4a:	687b      	ldr	r3, [r7, #4]
    1f4c:	0018      	movs	r0, r3
    1f4e:	4b06      	ldr	r3, [pc, #24]	; (1f68 <m2m_strstr+0x88>)
    1f50:	4798      	blx	r3
    1f52:	1e03      	subs	r3, r0, #0
    1f54:	d1df      	bne.n	1f16 <m2m_strstr+0x36>

    return (uint8 *) (pcIn - 1);
    1f56:	687b      	ldr	r3, [r7, #4]
    1f58:	3b01      	subs	r3, #1
}
    1f5a:	0018      	movs	r0, r3
    1f5c:	46bd      	mov	sp, r7
    1f5e:	b005      	add	sp, #20
    1f60:	bd90      	pop	{r4, r7, pc}
    1f62:	46c0      	nop			; (mov r8, r8)
    1f64:	00001e41 	.word	0x00001e41
    1f68:	00001e7d 	.word	0x00001e7d

00001f6c <isr>:
tpfHifCallBack pfSigmaCb = NULL;
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
    1f6c:	b580      	push	{r7, lr}
    1f6e:	af00      	add	r7, sp, #0
	gu8Interrupt++;
    1f70:	4b04      	ldr	r3, [pc, #16]	; (1f84 <isr+0x18>)
    1f72:	781b      	ldrb	r3, [r3, #0]
    1f74:	b2db      	uxtb	r3, r3
    1f76:	3301      	adds	r3, #1
    1f78:	b2da      	uxtb	r2, r3
    1f7a:	4b02      	ldr	r3, [pc, #8]	; (1f84 <isr+0x18>)
    1f7c:	701a      	strb	r2, [r3, #0]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
    1f7e:	46c0      	nop			; (mov r8, r8)
    1f80:	46bd      	mov	sp, r7
    1f82:	bd80      	pop	{r7, pc}
    1f84:	200000d3 	.word	0x200000d3

00001f88 <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
    1f88:	b590      	push	{r4, r7, lr}
    1f8a:	b083      	sub	sp, #12
    1f8c:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
    1f8e:	1dfb      	adds	r3, r7, #7
    1f90:	2200      	movs	r2, #0
    1f92:	701a      	strb	r2, [r3, #0]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
    1f94:	2001      	movs	r0, #1
    1f96:	4b13      	ldr	r3, [pc, #76]	; (1fe4 <hif_set_rx_done+0x5c>)
    1f98:	4798      	blx	r3
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    1f9a:	1dfc      	adds	r4, r7, #7
    1f9c:	003b      	movs	r3, r7
    1f9e:	4a12      	ldr	r2, [pc, #72]	; (1fe8 <hif_set_rx_done+0x60>)
    1fa0:	0019      	movs	r1, r3
    1fa2:	0010      	movs	r0, r2
    1fa4:	4b11      	ldr	r3, [pc, #68]	; (1fec <hif_set_rx_done+0x64>)
    1fa6:	4798      	blx	r3
    1fa8:	0003      	movs	r3, r0
    1faa:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    1fac:	1dfb      	adds	r3, r7, #7
    1fae:	781b      	ldrb	r3, [r3, #0]
    1fb0:	b25b      	sxtb	r3, r3
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d10d      	bne.n	1fd2 <hif_set_rx_done+0x4a>
	//reg &= ~(1<<0);

	/* Set RX Done */
	reg |= (1<<1);
    1fb6:	683b      	ldr	r3, [r7, #0]
    1fb8:	2202      	movs	r2, #2
    1fba:	4313      	orrs	r3, r2
    1fbc:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    1fbe:	683b      	ldr	r3, [r7, #0]
    1fc0:	1dfc      	adds	r4, r7, #7
    1fc2:	4a09      	ldr	r2, [pc, #36]	; (1fe8 <hif_set_rx_done+0x60>)
    1fc4:	0019      	movs	r1, r3
    1fc6:	0010      	movs	r0, r2
    1fc8:	4b09      	ldr	r3, [pc, #36]	; (1ff0 <hif_set_rx_done+0x68>)
    1fca:	4798      	blx	r3
    1fcc:	0003      	movs	r3, r0
    1fce:	7023      	strb	r3, [r4, #0]
    1fd0:	e000      	b.n	1fd4 <hif_set_rx_done+0x4c>
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;
    1fd2:	46c0      	nop			; (mov r8, r8)
	if(ret != M2M_SUCCESS)goto ERR1;
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;
    1fd4:	1dfb      	adds	r3, r7, #7
    1fd6:	781b      	ldrb	r3, [r3, #0]
    1fd8:	b25b      	sxtb	r3, r3

}
    1fda:	0018      	movs	r0, r3
    1fdc:	46bd      	mov	sp, r7
    1fde:	b003      	add	sp, #12
    1fe0:	bd90      	pop	{r4, r7, pc}
    1fe2:	46c0      	nop			; (mov r8, r8)
    1fe4:	000015f1 	.word	0x000015f1
    1fe8:	00001070 	.word	0x00001070
    1fec:	0000411d 	.word	0x0000411d
    1ff0:	00004141 	.word	0x00004141

00001ff4 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    1ff4:	b580      	push	{r7, lr}
    1ff6:	b082      	sub	sp, #8
    1ff8:	af00      	add	r7, sp, #0
    1ffa:	603a      	str	r2, [r7, #0]
    1ffc:	1dfb      	adds	r3, r7, #7
    1ffe:	1c02      	adds	r2, r0, #0
    2000:	701a      	strb	r2, [r3, #0]
    2002:	1d3b      	adds	r3, r7, #4
    2004:	1c0a      	adds	r2, r1, #0
    2006:	801a      	strh	r2, [r3, #0]


}
    2008:	46c0      	nop			; (mov r8, r8)
    200a:	46bd      	mov	sp, r7
    200c:	b002      	add	sp, #8
    200e:	bd80      	pop	{r7, pc}

00002010 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
    2010:	b590      	push	{r4, r7, lr}
    2012:	b083      	sub	sp, #12
    2014:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    2016:	1dfb      	adds	r3, r7, #7
    2018:	2200      	movs	r2, #0
    201a:	701a      	strb	r2, [r3, #0]
	if(gu8ChipSleep == 0)
    201c:	4b1c      	ldr	r3, [pc, #112]	; (2090 <hif_chip_wake+0x80>)
    201e:	781b      	ldrb	r3, [r3, #0]
    2020:	b2db      	uxtb	r3, r3
    2022:	2b00      	cmp	r3, #0
    2024:	d121      	bne.n	206a <hif_chip_wake+0x5a>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
    2026:	4b1b      	ldr	r3, [pc, #108]	; (2094 <hif_chip_wake+0x84>)
    2028:	781b      	ldrb	r3, [r3, #0]
    202a:	b2db      	uxtb	r3, r3
    202c:	2b03      	cmp	r3, #3
    202e:	d004      	beq.n	203a <hif_chip_wake+0x2a>
    2030:	4b18      	ldr	r3, [pc, #96]	; (2094 <hif_chip_wake+0x84>)
    2032:	781b      	ldrb	r3, [r3, #0]
    2034:	b2db      	uxtb	r3, r3
    2036:	2b04      	cmp	r3, #4
    2038:	d117      	bne.n	206a <hif_chip_wake+0x5a>
		{
			ret = nm_clkless_wake();
    203a:	1dfc      	adds	r4, r7, #7
    203c:	4b16      	ldr	r3, [pc, #88]	; (2098 <hif_chip_wake+0x88>)
    203e:	4798      	blx	r3
    2040:	0003      	movs	r3, r0
    2042:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    2044:	1dfb      	adds	r3, r7, #7
    2046:	781b      	ldrb	r3, [r3, #0]
    2048:	b25b      	sxtb	r3, r3
    204a:	2b00      	cmp	r3, #0
    204c:	d115      	bne.n	207a <hif_chip_wake+0x6a>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
    204e:	1dfc      	adds	r4, r7, #7
    2050:	4a12      	ldr	r2, [pc, #72]	; (209c <hif_chip_wake+0x8c>)
    2052:	4b13      	ldr	r3, [pc, #76]	; (20a0 <hif_chip_wake+0x90>)
    2054:	0011      	movs	r1, r2
    2056:	0018      	movs	r0, r3
    2058:	4b12      	ldr	r3, [pc, #72]	; (20a4 <hif_chip_wake+0x94>)
    205a:	4798      	blx	r3
    205c:	0003      	movs	r3, r0
    205e:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    2060:	1dfb      	adds	r3, r7, #7
    2062:	781b      	ldrb	r3, [r3, #0]
    2064:	b25b      	sxtb	r3, r3
    2066:	2b00      	cmp	r3, #0
    2068:	d109      	bne.n	207e <hif_chip_wake+0x6e>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
    206a:	4b09      	ldr	r3, [pc, #36]	; (2090 <hif_chip_wake+0x80>)
    206c:	781b      	ldrb	r3, [r3, #0]
    206e:	b2db      	uxtb	r3, r3
    2070:	3301      	adds	r3, #1
    2072:	b2da      	uxtb	r2, r3
    2074:	4b06      	ldr	r3, [pc, #24]	; (2090 <hif_chip_wake+0x80>)
    2076:	701a      	strb	r2, [r3, #0]
    2078:	e002      	b.n	2080 <hif_chip_wake+0x70>
	if(gu8ChipSleep == 0)
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
		{
			ret = nm_clkless_wake();
			if(ret != M2M_SUCCESS)goto ERR1;
    207a:	46c0      	nop			; (mov r8, r8)
    207c:	e000      	b.n	2080 <hif_chip_wake+0x70>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
			if(ret != M2M_SUCCESS)goto ERR1;
    207e:	46c0      	nop			; (mov r8, r8)
		{
		}
	}
	gu8ChipSleep++;
ERR1:
	return ret;
    2080:	1dfb      	adds	r3, r7, #7
    2082:	781b      	ldrb	r3, [r3, #0]
    2084:	b25b      	sxtb	r3, r3
}
    2086:	0018      	movs	r0, r3
    2088:	46bd      	mov	sp, r7
    208a:	b003      	add	sp, #12
    208c:	bd90      	pop	{r4, r7, pc}
    208e:	46c0      	nop			; (mov r8, r8)
    2090:	200000d1 	.word	0x200000d1
    2094:	200000d0 	.word	0x200000d0
    2098:	000037f1 	.word	0x000037f1
    209c:	00005678 	.word	0x00005678
    20a0:	00001074 	.word	0x00001074
    20a4:	00004141 	.word	0x00004141

000020a8 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
    20a8:	b590      	push	{r4, r7, lr}
    20aa:	b083      	sub	sp, #12
    20ac:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    20ae:	1dfb      	adds	r3, r7, #7
    20b0:	2200      	movs	r2, #0
    20b2:	701a      	strb	r2, [r3, #0]

	if(gu8ChipSleep >= 1)
    20b4:	4b29      	ldr	r3, [pc, #164]	; (215c <hif_chip_sleep+0xb4>)
    20b6:	781b      	ldrb	r3, [r3, #0]
    20b8:	b2db      	uxtb	r3, r3
    20ba:	2b00      	cmp	r3, #0
    20bc:	d006      	beq.n	20cc <hif_chip_sleep+0x24>
	{
		gu8ChipSleep--;
    20be:	4b27      	ldr	r3, [pc, #156]	; (215c <hif_chip_sleep+0xb4>)
    20c0:	781b      	ldrb	r3, [r3, #0]
    20c2:	b2db      	uxtb	r3, r3
    20c4:	3b01      	subs	r3, #1
    20c6:	b2da      	uxtb	r2, r3
    20c8:	4b24      	ldr	r3, [pc, #144]	; (215c <hif_chip_sleep+0xb4>)
    20ca:	701a      	strb	r2, [r3, #0]
	}
	
	if(gu8ChipSleep == 0)
    20cc:	4b23      	ldr	r3, [pc, #140]	; (215c <hif_chip_sleep+0xb4>)
    20ce:	781b      	ldrb	r3, [r3, #0]
    20d0:	b2db      	uxtb	r3, r3
    20d2:	2b00      	cmp	r3, #0
    20d4:	d13a      	bne.n	214c <hif_chip_sleep+0xa4>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
    20d6:	4b22      	ldr	r3, [pc, #136]	; (2160 <hif_chip_sleep+0xb8>)
    20d8:	781b      	ldrb	r3, [r3, #0]
    20da:	b2db      	uxtb	r3, r3
    20dc:	2b03      	cmp	r3, #3
    20de:	d004      	beq.n	20ea <hif_chip_sleep+0x42>
    20e0:	4b1f      	ldr	r3, [pc, #124]	; (2160 <hif_chip_sleep+0xb8>)
    20e2:	781b      	ldrb	r3, [r3, #0]
    20e4:	b2db      	uxtb	r3, r3
    20e6:	2b04      	cmp	r3, #4
    20e8:	d130      	bne.n	214c <hif_chip_sleep+0xa4>
		{
			uint32 reg = 0;
    20ea:	2300      	movs	r3, #0
    20ec:	603b      	str	r3, [r7, #0]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
    20ee:	1dfc      	adds	r4, r7, #7
    20f0:	4a1c      	ldr	r2, [pc, #112]	; (2164 <hif_chip_sleep+0xbc>)
    20f2:	4b1d      	ldr	r3, [pc, #116]	; (2168 <hif_chip_sleep+0xc0>)
    20f4:	0011      	movs	r1, r2
    20f6:	0018      	movs	r0, r3
    20f8:	4b1c      	ldr	r3, [pc, #112]	; (216c <hif_chip_sleep+0xc4>)
    20fa:	4798      	blx	r3
    20fc:	0003      	movs	r3, r0
    20fe:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    2100:	1dfb      	adds	r3, r7, #7
    2102:	781b      	ldrb	r3, [r3, #0]
    2104:	b25b      	sxtb	r3, r3
    2106:	2b00      	cmp	r3, #0
    2108:	d11d      	bne.n	2146 <hif_chip_sleep+0x9e>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
    210a:	1dfc      	adds	r4, r7, #7
    210c:	003b      	movs	r3, r7
    210e:	0019      	movs	r1, r3
    2110:	2001      	movs	r0, #1
    2112:	4b17      	ldr	r3, [pc, #92]	; (2170 <hif_chip_sleep+0xc8>)
    2114:	4798      	blx	r3
    2116:	0003      	movs	r3, r0
    2118:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    211a:	1dfb      	adds	r3, r7, #7
    211c:	781b      	ldrb	r3, [r3, #0]
    211e:	b25b      	sxtb	r3, r3
    2120:	2b00      	cmp	r3, #0
    2122:	d112      	bne.n	214a <hif_chip_sleep+0xa2>
			if(reg&0x2)
    2124:	683b      	ldr	r3, [r7, #0]
    2126:	2202      	movs	r2, #2
    2128:	4013      	ands	r3, r2
    212a:	d00f      	beq.n	214c <hif_chip_sleep+0xa4>
			{
				reg &=~(1 << 1);
    212c:	683b      	ldr	r3, [r7, #0]
    212e:	2202      	movs	r2, #2
    2130:	4393      	bics	r3, r2
    2132:	603b      	str	r3, [r7, #0]
				ret = nm_write_reg(0x1, reg);
    2134:	683b      	ldr	r3, [r7, #0]
    2136:	1dfc      	adds	r4, r7, #7
    2138:	0019      	movs	r1, r3
    213a:	2001      	movs	r0, #1
    213c:	4b0b      	ldr	r3, [pc, #44]	; (216c <hif_chip_sleep+0xc4>)
    213e:	4798      	blx	r3
    2140:	0003      	movs	r3, r0
    2142:	7023      	strb	r3, [r4, #0]
    2144:	e002      	b.n	214c <hif_chip_sleep+0xa4>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
		{
			uint32 reg = 0;
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
			if(ret != M2M_SUCCESS)goto ERR1;
    2146:	46c0      	nop			; (mov r8, r8)
    2148:	e000      	b.n	214c <hif_chip_sleep+0xa4>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
			if(ret != M2M_SUCCESS)goto ERR1;
    214a:	46c0      	nop			; (mov r8, r8)
		else
		{
		}
	}
ERR1:
	return ret;
    214c:	1dfb      	adds	r3, r7, #7
    214e:	781b      	ldrb	r3, [r3, #0]
    2150:	b25b      	sxtb	r3, r3
}
    2152:	0018      	movs	r0, r3
    2154:	46bd      	mov	sp, r7
    2156:	b003      	add	sp, #12
    2158:	bd90      	pop	{r4, r7, pc}
    215a:	46c0      	nop			; (mov r8, r8)
    215c:	200000d1 	.word	0x200000d1
    2160:	200000d0 	.word	0x200000d0
    2164:	00004321 	.word	0x00004321
    2168:	00001074 	.word	0x00001074
    216c:	00004141 	.word	0x00004141
    2170:	0000411d 	.word	0x0000411d

00002174 <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
    2174:	b580      	push	{r7, lr}
    2176:	b082      	sub	sp, #8
    2178:	af00      	add	r7, sp, #0
    217a:	6078      	str	r0, [r7, #4]
	pfWifiCb = NULL;
    217c:	4b0e      	ldr	r3, [pc, #56]	; (21b8 <hif_init+0x44>)
    217e:	2200      	movs	r2, #0
    2180:	601a      	str	r2, [r3, #0]
	pfIpCb = NULL;
    2182:	4b0e      	ldr	r3, [pc, #56]	; (21bc <hif_init+0x48>)
    2184:	2200      	movs	r2, #0
    2186:	601a      	str	r2, [r3, #0]

	gu8ChipSleep = 0;
    2188:	4b0d      	ldr	r3, [pc, #52]	; (21c0 <hif_init+0x4c>)
    218a:	2200      	movs	r2, #0
    218c:	701a      	strb	r2, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
    218e:	4b0d      	ldr	r3, [pc, #52]	; (21c4 <hif_init+0x50>)
    2190:	2200      	movs	r2, #0
    2192:	701a      	strb	r2, [r3, #0]

	gu8Interrupt = 0;
    2194:	4b0c      	ldr	r3, [pc, #48]	; (21c8 <hif_init+0x54>)
    2196:	2200      	movs	r2, #0
    2198:	701a      	strb	r2, [r3, #0]
	nm_bsp_register_isr(isr);
    219a:	4b0c      	ldr	r3, [pc, #48]	; (21cc <hif_init+0x58>)
    219c:	0018      	movs	r0, r3
    219e:	4b0c      	ldr	r3, [pc, #48]	; (21d0 <hif_init+0x5c>)
    21a0:	4798      	blx	r3

	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
    21a2:	4b0c      	ldr	r3, [pc, #48]	; (21d4 <hif_init+0x60>)
    21a4:	0019      	movs	r1, r3
    21a6:	2003      	movs	r0, #3
    21a8:	4b0b      	ldr	r3, [pc, #44]	; (21d8 <hif_init+0x64>)
    21aa:	4798      	blx	r3

	return M2M_SUCCESS;
    21ac:	2300      	movs	r3, #0
}
    21ae:	0018      	movs	r0, r3
    21b0:	46bd      	mov	sp, r7
    21b2:	b002      	add	sp, #8
    21b4:	bd80      	pop	{r7, pc}
    21b6:	46c0      	nop			; (mov r8, r8)
    21b8:	200000d4 	.word	0x200000d4
    21bc:	200000d8 	.word	0x200000d8
    21c0:	200000d1 	.word	0x200000d1
    21c4:	200000d0 	.word	0x200000d0
    21c8:	200000d3 	.word	0x200000d3
    21cc:	00001f6d 	.word	0x00001f6d
    21d0:	00001579 	.word	0x00001579
    21d4:	00001ff5 	.word	0x00001ff5
    21d8:	00002bb5 	.word	0x00002bb5

000021dc <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
    21dc:	b590      	push	{r4, r7, lr}
    21de:	b089      	sub	sp, #36	; 0x24
    21e0:	af00      	add	r7, sp, #0
    21e2:	0004      	movs	r4, r0
    21e4:	0008      	movs	r0, r1
    21e6:	603a      	str	r2, [r7, #0]
    21e8:	0019      	movs	r1, r3
    21ea:	1dfb      	adds	r3, r7, #7
    21ec:	1c22      	adds	r2, r4, #0
    21ee:	701a      	strb	r2, [r3, #0]
    21f0:	1dbb      	adds	r3, r7, #6
    21f2:	1c02      	adds	r2, r0, #0
    21f4:	701a      	strb	r2, [r3, #0]
    21f6:	1d3b      	adds	r3, r7, #4
    21f8:	1c0a      	adds	r2, r1, #0
    21fa:	801a      	strh	r2, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
    21fc:	231f      	movs	r3, #31
    21fe:	18fb      	adds	r3, r7, r3
    2200:	22ff      	movs	r2, #255	; 0xff
    2202:	701a      	strb	r2, [r3, #0]
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
    2204:	1dbb      	adds	r3, r7, #6
    2206:	781b      	ldrb	r3, [r3, #0]
    2208:	227f      	movs	r2, #127	; 0x7f
    220a:	4013      	ands	r3, r2
    220c:	b2da      	uxtb	r2, r3
    220e:	2318      	movs	r3, #24
    2210:	18fb      	adds	r3, r7, r3
    2212:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
    2214:	2318      	movs	r3, #24
    2216:	18fb      	adds	r3, r7, r3
    2218:	1dfa      	adds	r2, r7, #7
    221a:	7812      	ldrb	r2, [r2, #0]
    221c:	701a      	strb	r2, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
    221e:	2318      	movs	r3, #24
    2220:	18fb      	adds	r3, r7, r3
    2222:	2208      	movs	r2, #8
    2224:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
    2226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2228:	2b00      	cmp	r3, #0
    222a:	d011      	beq.n	2250 <hif_send+0x74>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
    222c:	2318      	movs	r3, #24
    222e:	18fb      	adds	r3, r7, r3
    2230:	885b      	ldrh	r3, [r3, #2]
    2232:	b29a      	uxth	r2, r3
    2234:	2338      	movs	r3, #56	; 0x38
    2236:	18f9      	adds	r1, r7, r3
    2238:	2334      	movs	r3, #52	; 0x34
    223a:	18fb      	adds	r3, r7, r3
    223c:	8809      	ldrh	r1, [r1, #0]
    223e:	881b      	ldrh	r3, [r3, #0]
    2240:	18cb      	adds	r3, r1, r3
    2242:	b29b      	uxth	r3, r3
    2244:	18d3      	adds	r3, r2, r3
    2246:	b29a      	uxth	r2, r3
    2248:	2318      	movs	r3, #24
    224a:	18fb      	adds	r3, r7, r3
    224c:	805a      	strh	r2, [r3, #2]
    224e:	e00a      	b.n	2266 <hif_send+0x8a>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
    2250:	2318      	movs	r3, #24
    2252:	18fb      	adds	r3, r7, r3
    2254:	885b      	ldrh	r3, [r3, #2]
    2256:	b29a      	uxth	r2, r3
    2258:	1d3b      	adds	r3, r7, #4
    225a:	881b      	ldrh	r3, [r3, #0]
    225c:	18d3      	adds	r3, r2, r3
    225e:	b29a      	uxth	r2, r3
    2260:	2318      	movs	r3, #24
    2262:	18fb      	adds	r3, r7, r3
    2264:	805a      	strh	r2, [r3, #2]
	}
	ret = hif_chip_wake();
    2266:	231f      	movs	r3, #31
    2268:	18fc      	adds	r4, r7, r3
    226a:	4b9b      	ldr	r3, [pc, #620]	; (24d8 <hif_send+0x2fc>)
    226c:	4798      	blx	r3
    226e:	0003      	movs	r3, r0
    2270:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    2272:	231f      	movs	r3, #31
    2274:	18fb      	adds	r3, r7, r3
    2276:	781b      	ldrb	r3, [r3, #0]
    2278:	b25b      	sxtb	r3, r3
    227a:	2b00      	cmp	r3, #0
    227c:	d000      	beq.n	2280 <hif_send+0xa4>
    227e:	e103      	b.n	2488 <hif_send+0x2ac>
	{
		volatile uint32 reg, dma_addr = 0;
    2280:	2300      	movs	r3, #0
    2282:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
    2284:	230e      	movs	r3, #14
    2286:	18fb      	adds	r3, r7, r3
    2288:	2200      	movs	r2, #0
    228a:	801a      	strh	r2, [r3, #0]

		reg = 0UL;
    228c:	2300      	movs	r3, #0
    228e:	617b      	str	r3, [r7, #20]
		reg |= (uint32)u8Gid;
    2290:	1dfb      	adds	r3, r7, #7
    2292:	781a      	ldrb	r2, [r3, #0]
    2294:	697b      	ldr	r3, [r7, #20]
    2296:	4313      	orrs	r3, r2
    2298:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
    229a:	1dbb      	adds	r3, r7, #6
    229c:	781b      	ldrb	r3, [r3, #0]
    229e:	021a      	lsls	r2, r3, #8
    22a0:	697b      	ldr	r3, [r7, #20]
    22a2:	4313      	orrs	r3, r2
    22a4:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)strHif.u16Length<<16);
    22a6:	2318      	movs	r3, #24
    22a8:	18fb      	adds	r3, r7, r3
    22aa:	885b      	ldrh	r3, [r3, #2]
    22ac:	b29b      	uxth	r3, r3
    22ae:	041a      	lsls	r2, r3, #16
    22b0:	697b      	ldr	r3, [r7, #20]
    22b2:	4313      	orrs	r3, r2
    22b4:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
    22b6:	697b      	ldr	r3, [r7, #20]
    22b8:	221f      	movs	r2, #31
    22ba:	18bc      	adds	r4, r7, r2
    22bc:	4a87      	ldr	r2, [pc, #540]	; (24dc <hif_send+0x300>)
    22be:	0019      	movs	r1, r3
    22c0:	0010      	movs	r0, r2
    22c2:	4b87      	ldr	r3, [pc, #540]	; (24e0 <hif_send+0x304>)
    22c4:	4798      	blx	r3
    22c6:	0003      	movs	r3, r0
    22c8:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    22ca:	231f      	movs	r3, #31
    22cc:	18fb      	adds	r3, r7, r3
    22ce:	781b      	ldrb	r3, [r3, #0]
    22d0:	b25b      	sxtb	r3, r3
    22d2:	2b00      	cmp	r3, #0
    22d4:	d000      	beq.n	22d8 <hif_send+0xfc>
    22d6:	e0ee      	b.n	24b6 <hif_send+0x2da>


		reg = 0;
    22d8:	2300      	movs	r3, #0
    22da:	617b      	str	r3, [r7, #20]
		reg |= (1<<1);
    22dc:	697b      	ldr	r3, [r7, #20]
    22de:	2202      	movs	r2, #2
    22e0:	4313      	orrs	r3, r2
    22e2:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
    22e4:	697b      	ldr	r3, [r7, #20]
    22e6:	221f      	movs	r2, #31
    22e8:	18bc      	adds	r4, r7, r2
    22ea:	4a7e      	ldr	r2, [pc, #504]	; (24e4 <hif_send+0x308>)
    22ec:	0019      	movs	r1, r3
    22ee:	0010      	movs	r0, r2
    22f0:	4b7b      	ldr	r3, [pc, #492]	; (24e0 <hif_send+0x304>)
    22f2:	4798      	blx	r3
    22f4:	0003      	movs	r3, r0
    22f6:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    22f8:	231f      	movs	r3, #31
    22fa:	18fb      	adds	r3, r7, r3
    22fc:	781b      	ldrb	r3, [r3, #0]
    22fe:	b25b      	sxtb	r3, r3
    2300:	2b00      	cmp	r3, #0
    2302:	d000      	beq.n	2306 <hif_send+0x12a>
    2304:	e0d9      	b.n	24ba <hif_send+0x2de>
		dma_addr = 0;
    2306:	2300      	movs	r3, #0
    2308:	613b      	str	r3, [r7, #16]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
    230a:	230e      	movs	r3, #14
    230c:	18fb      	adds	r3, r7, r3
    230e:	2200      	movs	r2, #0
    2310:	801a      	strh	r2, [r3, #0]
    2312:	e031      	b.n	2378 <hif_send+0x19c>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    2314:	231f      	movs	r3, #31
    2316:	18fc      	adds	r4, r7, r3
    2318:	2314      	movs	r3, #20
    231a:	18fb      	adds	r3, r7, r3
    231c:	4a71      	ldr	r2, [pc, #452]	; (24e4 <hif_send+0x308>)
    231e:	0019      	movs	r1, r3
    2320:	0010      	movs	r0, r2
    2322:	4b71      	ldr	r3, [pc, #452]	; (24e8 <hif_send+0x30c>)
    2324:	4798      	blx	r3
    2326:	0003      	movs	r3, r0
    2328:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS) break;
    232a:	231f      	movs	r3, #31
    232c:	18fb      	adds	r3, r7, r3
    232e:	781b      	ldrb	r3, [r3, #0]
    2330:	b25b      	sxtb	r3, r3
    2332:	2b00      	cmp	r3, #0
    2334:	d128      	bne.n	2388 <hif_send+0x1ac>
			if (!(reg & 0x2))
    2336:	697b      	ldr	r3, [r7, #20]
    2338:	2202      	movs	r2, #2
    233a:	4013      	ands	r3, r2
    233c:	d113      	bne.n	2366 <hif_send+0x18a>
			{
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
    233e:	231f      	movs	r3, #31
    2340:	18fc      	adds	r4, r7, r3
    2342:	2310      	movs	r3, #16
    2344:	18fb      	adds	r3, r7, r3
    2346:	4a69      	ldr	r2, [pc, #420]	; (24ec <hif_send+0x310>)
    2348:	0019      	movs	r1, r3
    234a:	0010      	movs	r0, r2
    234c:	4b66      	ldr	r3, [pc, #408]	; (24e8 <hif_send+0x30c>)
    234e:	4798      	blx	r3
    2350:	0003      	movs	r3, r0
    2352:	7023      	strb	r3, [r4, #0]
				if(ret != M2M_SUCCESS) {
    2354:	231f      	movs	r3, #31
    2356:	18fb      	adds	r3, r7, r3
    2358:	781b      	ldrb	r3, [r3, #0]
    235a:	b25b      	sxtb	r3, r3
    235c:	2b00      	cmp	r3, #0
    235e:	d015      	beq.n	238c <hif_send+0x1b0>
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
    2360:	2300      	movs	r3, #0
    2362:	613b      	str	r3, [r7, #16]
				}
				/*in case of success break */
				break;
    2364:	e012      	b.n	238c <hif_send+0x1b0>
		if(M2M_SUCCESS != ret) goto ERR1;
		dma_addr = 0;

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
    2366:	230e      	movs	r3, #14
    2368:	18fb      	adds	r3, r7, r3
    236a:	881b      	ldrh	r3, [r3, #0]
    236c:	b29b      	uxth	r3, r3
    236e:	3301      	adds	r3, #1
    2370:	b29a      	uxth	r2, r3
    2372:	230e      	movs	r3, #14
    2374:	18fb      	adds	r3, r7, r3
    2376:	801a      	strh	r2, [r3, #0]
    2378:	230e      	movs	r3, #14
    237a:	18fb      	adds	r3, r7, r3
    237c:	881b      	ldrh	r3, [r3, #0]
    237e:	b29b      	uxth	r3, r3
    2380:	4a5b      	ldr	r2, [pc, #364]	; (24f0 <hif_send+0x314>)
    2382:	4293      	cmp	r3, r2
    2384:	d9c6      	bls.n	2314 <hif_send+0x138>
    2386:	e002      	b.n	238e <hif_send+0x1b2>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
			if(ret != M2M_SUCCESS) break;
    2388:	46c0      	nop			; (mov r8, r8)
    238a:	e000      	b.n	238e <hif_send+0x1b2>
				if(ret != M2M_SUCCESS) {
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
				}
				/*in case of success break */
				break;
    238c:	46c0      	nop			; (mov r8, r8)
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
    238e:	693b      	ldr	r3, [r7, #16]
    2390:	2b00      	cmp	r3, #0
    2392:	d100      	bne.n	2396 <hif_send+0x1ba>
    2394:	e073      	b.n	247e <hif_send+0x2a2>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
    2396:	693b      	ldr	r3, [r7, #16]
    2398:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    239a:	2318      	movs	r3, #24
    239c:	18fb      	adds	r3, r7, r3
    239e:	885b      	ldrh	r3, [r3, #2]
    23a0:	b29a      	uxth	r2, r3
    23a2:	2318      	movs	r3, #24
    23a4:	18fb      	adds	r3, r7, r3
    23a6:	805a      	strh	r2, [r3, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    23a8:	68bb      	ldr	r3, [r7, #8]
    23aa:	221f      	movs	r2, #31
    23ac:	18bc      	adds	r4, r7, r2
    23ae:	2218      	movs	r2, #24
    23b0:	18b9      	adds	r1, r7, r2
    23b2:	2208      	movs	r2, #8
    23b4:	0018      	movs	r0, r3
    23b6:	4b4f      	ldr	r3, [pc, #316]	; (24f4 <hif_send+0x318>)
    23b8:	4798      	blx	r3
    23ba:	0003      	movs	r3, r0
    23bc:	7023      	strb	r3, [r4, #0]
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
    23be:	231f      	movs	r3, #31
    23c0:	18fb      	adds	r3, r7, r3
    23c2:	781b      	ldrb	r3, [r3, #0]
    23c4:	b25b      	sxtb	r3, r3
    23c6:	2b00      	cmp	r3, #0
    23c8:	d000      	beq.n	23cc <hif_send+0x1f0>
    23ca:	e078      	b.n	24be <hif_send+0x2e2>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    23cc:	68bb      	ldr	r3, [r7, #8]
    23ce:	3308      	adds	r3, #8
    23d0:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
    23d2:	683b      	ldr	r3, [r7, #0]
    23d4:	2b00      	cmp	r3, #0
    23d6:	d015      	beq.n	2404 <hif_send+0x228>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    23d8:	68b8      	ldr	r0, [r7, #8]
    23da:	1d3b      	adds	r3, r7, #4
    23dc:	881a      	ldrh	r2, [r3, #0]
    23de:	231f      	movs	r3, #31
    23e0:	18fc      	adds	r4, r7, r3
    23e2:	683b      	ldr	r3, [r7, #0]
    23e4:	0019      	movs	r1, r3
    23e6:	4b43      	ldr	r3, [pc, #268]	; (24f4 <hif_send+0x318>)
    23e8:	4798      	blx	r3
    23ea:	0003      	movs	r3, r0
    23ec:	7023      	strb	r3, [r4, #0]
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    23ee:	231f      	movs	r3, #31
    23f0:	18fb      	adds	r3, r7, r3
    23f2:	781b      	ldrb	r3, [r3, #0]
    23f4:	b25b      	sxtb	r3, r3
    23f6:	2b00      	cmp	r3, #0
    23f8:	d163      	bne.n	24c2 <hif_send+0x2e6>
				u32CurrAddr += u16CtrlBufSize;
    23fa:	1d3b      	adds	r3, r7, #4
    23fc:	881a      	ldrh	r2, [r3, #0]
    23fe:	68bb      	ldr	r3, [r7, #8]
    2400:	18d3      	adds	r3, r2, r3
    2402:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
    2404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2406:	2b00      	cmp	r3, #0
    2408:	d021      	beq.n	244e <hif_send+0x272>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    240a:	2338      	movs	r3, #56	; 0x38
    240c:	18fb      	adds	r3, r7, r3
    240e:	881a      	ldrh	r2, [r3, #0]
    2410:	1d3b      	adds	r3, r7, #4
    2412:	881b      	ldrh	r3, [r3, #0]
    2414:	1ad3      	subs	r3, r2, r3
    2416:	001a      	movs	r2, r3
    2418:	68bb      	ldr	r3, [r7, #8]
    241a:	18d3      	adds	r3, r2, r3
    241c:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    241e:	68b8      	ldr	r0, [r7, #8]
    2420:	2334      	movs	r3, #52	; 0x34
    2422:	18fb      	adds	r3, r7, r3
    2424:	881a      	ldrh	r2, [r3, #0]
    2426:	231f      	movs	r3, #31
    2428:	18fc      	adds	r4, r7, r3
    242a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    242c:	0019      	movs	r1, r3
    242e:	4b31      	ldr	r3, [pc, #196]	; (24f4 <hif_send+0x318>)
    2430:	4798      	blx	r3
    2432:	0003      	movs	r3, r0
    2434:	7023      	strb	r3, [r4, #0]
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    2436:	231f      	movs	r3, #31
    2438:	18fb      	adds	r3, r7, r3
    243a:	781b      	ldrb	r3, [r3, #0]
    243c:	b25b      	sxtb	r3, r3
    243e:	2b00      	cmp	r3, #0
    2440:	d141      	bne.n	24c6 <hif_send+0x2ea>
				u32CurrAddr += u16DataSize;
    2442:	2334      	movs	r3, #52	; 0x34
    2444:	18fb      	adds	r3, r7, r3
    2446:	881a      	ldrh	r2, [r3, #0]
    2448:	68bb      	ldr	r3, [r7, #8]
    244a:	18d3      	adds	r3, r2, r3
    244c:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
    244e:	693b      	ldr	r3, [r7, #16]
    2450:	009b      	lsls	r3, r3, #2
    2452:	617b      	str	r3, [r7, #20]
			reg |= (1 << 1);
    2454:	697b      	ldr	r3, [r7, #20]
    2456:	2202      	movs	r2, #2
    2458:	4313      	orrs	r3, r2
    245a:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    245c:	697b      	ldr	r3, [r7, #20]
    245e:	221f      	movs	r2, #31
    2460:	18bc      	adds	r4, r7, r2
    2462:	4a25      	ldr	r2, [pc, #148]	; (24f8 <hif_send+0x31c>)
    2464:	0019      	movs	r1, r3
    2466:	0010      	movs	r0, r2
    2468:	4b1d      	ldr	r3, [pc, #116]	; (24e0 <hif_send+0x304>)
    246a:	4798      	blx	r3
    246c:	0003      	movs	r3, r0
    246e:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    2470:	231f      	movs	r3, #31
    2472:	18fb      	adds	r3, r7, r3
    2474:	781b      	ldrb	r3, [r3, #0]
    2476:	b25b      	sxtb	r3, r3
    2478:	2b00      	cmp	r3, #0
    247a:	d015      	beq.n	24a8 <hif_send+0x2cc>
    247c:	e024      	b.n	24c8 <hif_send+0x2ec>
		}
		else
		{
			M2M_DBG("Failed to alloc rx size\r");
			ret =  M2M_ERR_MEM_ALLOC;
    247e:	231f      	movs	r3, #31
    2480:	18fb      	adds	r3, r7, r3
    2482:	22fd      	movs	r2, #253	; 0xfd
    2484:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    2486:	e01f      	b.n	24c8 <hif_send+0x2ec>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    2488:	23a0      	movs	r3, #160	; 0xa0
    248a:	33ff      	adds	r3, #255	; 0xff
    248c:	001a      	movs	r2, r3
    248e:	491b      	ldr	r1, [pc, #108]	; (24fc <hif_send+0x320>)
    2490:	4b1b      	ldr	r3, [pc, #108]	; (2500 <hif_send+0x324>)
    2492:	0018      	movs	r0, r3
    2494:	4b1b      	ldr	r3, [pc, #108]	; (2504 <hif_send+0x328>)
    2496:	4798      	blx	r3
    2498:	4b1b      	ldr	r3, [pc, #108]	; (2508 <hif_send+0x32c>)
    249a:	0018      	movs	r0, r3
    249c:	4b1b      	ldr	r3, [pc, #108]	; (250c <hif_send+0x330>)
    249e:	4798      	blx	r3
    24a0:	200d      	movs	r0, #13
    24a2:	4b1b      	ldr	r3, [pc, #108]	; (2510 <hif_send+0x334>)
    24a4:	4798      	blx	r3
		goto ERR1;
    24a6:	e00f      	b.n	24c8 <hif_send+0x2ec>
	}
	ret = hif_chip_sleep();
    24a8:	231f      	movs	r3, #31
    24aa:	18fc      	adds	r4, r7, r3
    24ac:	4b19      	ldr	r3, [pc, #100]	; (2514 <hif_send+0x338>)
    24ae:	4798      	blx	r3
    24b0:	0003      	movs	r3, r0
    24b2:	7023      	strb	r3, [r4, #0]
    24b4:	e008      	b.n	24c8 <hif_send+0x2ec>
		reg = 0UL;
		reg |= (uint32)u8Gid;
		reg |= ((uint32)u8Opcode<<8);
		reg |= ((uint32)strHif.u16Length<<16);
		ret = nm_write_reg(NMI_STATE_REG,reg);
		if(M2M_SUCCESS != ret) goto ERR1;
    24b6:	46c0      	nop			; (mov r8, r8)
    24b8:	e006      	b.n	24c8 <hif_send+0x2ec>


		reg = 0;
		reg |= (1<<1);
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
    24ba:	46c0      	nop			; (mov r8, r8)
    24bc:	e004      	b.n	24c8 <hif_send+0x2ec>
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
    24be:	46c0      	nop			; (mov r8, r8)
    24c0:	e002      	b.n	24c8 <hif_send+0x2ec>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    24c2:	46c0      	nop			; (mov r8, r8)
    24c4:	e000      	b.n	24c8 <hif_send+0x2ec>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    24c6:	46c0      	nop			; (mov r8, r8)
		goto ERR1;
	}
	ret = hif_chip_sleep();

ERR1:
	return ret;
    24c8:	231f      	movs	r3, #31
    24ca:	18fb      	adds	r3, r7, r3
    24cc:	781b      	ldrb	r3, [r3, #0]
    24ce:	b25b      	sxtb	r3, r3
}
    24d0:	0018      	movs	r0, r3
    24d2:	46bd      	mov	sp, r7
    24d4:	b009      	add	sp, #36	; 0x24
    24d6:	bd90      	pop	{r4, r7, pc}
    24d8:	00002011 	.word	0x00002011
    24dc:	0000108c 	.word	0x0000108c
    24e0:	00004141 	.word	0x00004141
    24e4:	00001078 	.word	0x00001078
    24e8:	0000411d 	.word	0x0000411d
    24ec:	00150400 	.word	0x00150400
    24f0:	000003e7 	.word	0x000003e7
    24f4:	00004289 	.word	0x00004289
    24f8:	0000106c 	.word	0x0000106c
    24fc:	00010edc 	.word	0x00010edc
    2500:	00010c7c 	.word	0x00010c7c
    2504:	0000f9e1 	.word	0x0000f9e1
    2508:	00010c90 	.word	0x00010c90
    250c:	0000fb01 	.word	0x0000fb01
    2510:	0000fa15 	.word	0x0000fa15
    2514:	000020a9 	.word	0x000020a9

00002518 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
    2518:	b590      	push	{r4, r7, lr}
    251a:	b087      	sub	sp, #28
    251c:	af02      	add	r7, sp, #8
	sint8 ret = M2M_ERR_BUS_FAIL;
    251e:	230f      	movs	r3, #15
    2520:	18fb      	adds	r3, r7, r3
    2522:	22fa      	movs	r2, #250	; 0xfa
    2524:	701a      	strb	r2, [r3, #0]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
    2526:	230f      	movs	r3, #15
    2528:	18fc      	adds	r4, r7, r3
    252a:	4bda      	ldr	r3, [pc, #872]	; (2894 <hif_isr+0x37c>)
    252c:	4798      	blx	r3
    252e:	0003      	movs	r3, r0
    2530:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    2532:	230f      	movs	r3, #15
    2534:	18fb      	adds	r3, r7, r3
    2536:	781b      	ldrb	r3, [r3, #0]
    2538:	b25b      	sxtb	r3, r3
    253a:	2b00      	cmp	r3, #0
    253c:	d000      	beq.n	2540 <hif_isr+0x28>
    253e:	e192      	b.n	2866 <hif_isr+0x34e>
	{
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    2540:	230f      	movs	r3, #15
    2542:	18fc      	adds	r4, r7, r3
    2544:	2308      	movs	r3, #8
    2546:	18fb      	adds	r3, r7, r3
    2548:	4ad3      	ldr	r2, [pc, #844]	; (2898 <hif_isr+0x380>)
    254a:	0019      	movs	r1, r3
    254c:	0010      	movs	r0, r2
    254e:	4bd3      	ldr	r3, [pc, #844]	; (289c <hif_isr+0x384>)
    2550:	4798      	blx	r3
    2552:	0003      	movs	r3, r0
    2554:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS == ret)
    2556:	230f      	movs	r3, #15
    2558:	18fb      	adds	r3, r7, r3
    255a:	781b      	ldrb	r3, [r3, #0]
    255c:	b25b      	sxtb	r3, r3
    255e:	2b00      	cmp	r3, #0
    2560:	d000      	beq.n	2564 <hif_isr+0x4c>
    2562:	e172      	b.n	284a <hif_isr+0x332>
		{
			if(reg & 0x1)	/* New interrupt has been received */
    2564:	68bb      	ldr	r3, [r7, #8]
    2566:	2201      	movs	r2, #1
    2568:	4013      	ands	r3, r2
    256a:	d100      	bne.n	256e <hif_isr+0x56>
    256c:	e15c      	b.n	2828 <hif_isr+0x310>
			{
				uint16 size;

				nm_bsp_interrupt_ctrl(0);
    256e:	2000      	movs	r0, #0
    2570:	4bcb      	ldr	r3, [pc, #812]	; (28a0 <hif_isr+0x388>)
    2572:	4798      	blx	r3
				/*Clearing RX interrupt*/
				reg &= ~(1<<0);
    2574:	68bb      	ldr	r3, [r7, #8]
    2576:	2201      	movs	r2, #1
    2578:	4393      	bics	r3, r2
    257a:	60bb      	str	r3, [r7, #8]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    257c:	68bb      	ldr	r3, [r7, #8]
    257e:	220f      	movs	r2, #15
    2580:	18bc      	adds	r4, r7, r2
    2582:	4ac5      	ldr	r2, [pc, #788]	; (2898 <hif_isr+0x380>)
    2584:	0019      	movs	r1, r3
    2586:	0010      	movs	r0, r2
    2588:	4bc6      	ldr	r3, [pc, #792]	; (28a4 <hif_isr+0x38c>)
    258a:	4798      	blx	r3
    258c:	0003      	movs	r3, r0
    258e:	7023      	strb	r3, [r4, #0]
				if(ret != M2M_SUCCESS)goto ERR1;
    2590:	230f      	movs	r3, #15
    2592:	18fb      	adds	r3, r7, r3
    2594:	781b      	ldrb	r3, [r3, #0]
    2596:	b25b      	sxtb	r3, r3
    2598:	2b00      	cmp	r3, #0
    259a:	d000      	beq.n	259e <hif_isr+0x86>
    259c:	e1bc      	b.n	2918 <hif_isr+0x400>
				gu8HifSizeDone = 0;
    259e:	4bc2      	ldr	r3, [pc, #776]	; (28a8 <hif_isr+0x390>)
    25a0:	2200      	movs	r2, #0
    25a2:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
    25a4:	68bb      	ldr	r3, [r7, #8]
    25a6:	089b      	lsrs	r3, r3, #2
    25a8:	b29a      	uxth	r2, r3
    25aa:	230c      	movs	r3, #12
    25ac:	18fb      	adds	r3, r7, r3
    25ae:	0512      	lsls	r2, r2, #20
    25b0:	0d12      	lsrs	r2, r2, #20
    25b2:	801a      	strh	r2, [r3, #0]
				if (size > 0) {
    25b4:	230c      	movs	r3, #12
    25b6:	18fb      	adds	r3, r7, r3
    25b8:	881b      	ldrh	r3, [r3, #0]
    25ba:	2b00      	cmp	r3, #0
    25bc:	d100      	bne.n	25c0 <hif_isr+0xa8>
    25be:	e121      	b.n	2804 <hif_isr+0x2ec>
					uint32 address = 0;
    25c0:	2300      	movs	r3, #0
    25c2:	603b      	str	r3, [r7, #0]
					/**
					start bus transfer
					**/
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    25c4:	230f      	movs	r3, #15
    25c6:	18fc      	adds	r4, r7, r3
    25c8:	003b      	movs	r3, r7
    25ca:	4ab8      	ldr	r2, [pc, #736]	; (28ac <hif_isr+0x394>)
    25cc:	0019      	movs	r1, r3
    25ce:	0010      	movs	r0, r2
    25d0:	4bb2      	ldr	r3, [pc, #712]	; (289c <hif_isr+0x384>)
    25d2:	4798      	blx	r3
    25d4:	0003      	movs	r3, r0
    25d6:	7023      	strb	r3, [r4, #0]
					if(M2M_SUCCESS != ret)
    25d8:	230f      	movs	r3, #15
    25da:	18fb      	adds	r3, r7, r3
    25dc:	781b      	ldrb	r3, [r3, #0]
    25de:	b25b      	sxtb	r3, r3
    25e0:	2b00      	cmp	r3, #0
    25e2:	d011      	beq.n	2608 <hif_isr+0xf0>
					{
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    25e4:	23e7      	movs	r3, #231	; 0xe7
    25e6:	005a      	lsls	r2, r3, #1
    25e8:	49b1      	ldr	r1, [pc, #708]	; (28b0 <hif_isr+0x398>)
    25ea:	4bb2      	ldr	r3, [pc, #712]	; (28b4 <hif_isr+0x39c>)
    25ec:	0018      	movs	r0, r3
    25ee:	4bb2      	ldr	r3, [pc, #712]	; (28b8 <hif_isr+0x3a0>)
    25f0:	4798      	blx	r3
    25f2:	4bb2      	ldr	r3, [pc, #712]	; (28bc <hif_isr+0x3a4>)
    25f4:	0018      	movs	r0, r3
    25f6:	4bb2      	ldr	r3, [pc, #712]	; (28c0 <hif_isr+0x3a8>)
    25f8:	4798      	blx	r3
    25fa:	200d      	movs	r0, #13
    25fc:	4bb1      	ldr	r3, [pc, #708]	; (28c4 <hif_isr+0x3ac>)
    25fe:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
    2600:	2001      	movs	r0, #1
    2602:	4ba7      	ldr	r3, [pc, #668]	; (28a0 <hif_isr+0x388>)
    2604:	4798      	blx	r3
						goto ERR1;
    2606:	e188      	b.n	291a <hif_isr+0x402>
					}
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    2608:	683b      	ldr	r3, [r7, #0]
    260a:	220f      	movs	r2, #15
    260c:	18bc      	adds	r4, r7, r2
    260e:	1d39      	adds	r1, r7, #4
    2610:	2204      	movs	r2, #4
    2612:	0018      	movs	r0, r3
    2614:	4bac      	ldr	r3, [pc, #688]	; (28c8 <hif_isr+0x3b0>)
    2616:	4798      	blx	r3
    2618:	0003      	movs	r3, r0
    261a:	7023      	strb	r3, [r4, #0]
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    261c:	1d3b      	adds	r3, r7, #4
    261e:	885b      	ldrh	r3, [r3, #2]
    2620:	b29a      	uxth	r2, r3
    2622:	1d3b      	adds	r3, r7, #4
    2624:	805a      	strh	r2, [r3, #2]
					if(M2M_SUCCESS != ret)
    2626:	230f      	movs	r3, #15
    2628:	18fb      	adds	r3, r7, r3
    262a:	781b      	ldrb	r3, [r3, #0]
    262c:	b25b      	sxtb	r3, r3
    262e:	2b00      	cmp	r3, #0
    2630:	d011      	beq.n	2656 <hif_isr+0x13e>
					{
						M2M_ERR("(hif) address bus fail\n");
    2632:	23eb      	movs	r3, #235	; 0xeb
    2634:	005a      	lsls	r2, r3, #1
    2636:	499e      	ldr	r1, [pc, #632]	; (28b0 <hif_isr+0x398>)
    2638:	4b9e      	ldr	r3, [pc, #632]	; (28b4 <hif_isr+0x39c>)
    263a:	0018      	movs	r0, r3
    263c:	4b9e      	ldr	r3, [pc, #632]	; (28b8 <hif_isr+0x3a0>)
    263e:	4798      	blx	r3
    2640:	4ba2      	ldr	r3, [pc, #648]	; (28cc <hif_isr+0x3b4>)
    2642:	0018      	movs	r0, r3
    2644:	4b9e      	ldr	r3, [pc, #632]	; (28c0 <hif_isr+0x3a8>)
    2646:	4798      	blx	r3
    2648:	200d      	movs	r0, #13
    264a:	4b9e      	ldr	r3, [pc, #632]	; (28c4 <hif_isr+0x3ac>)
    264c:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
    264e:	2001      	movs	r0, #1
    2650:	4b93      	ldr	r3, [pc, #588]	; (28a0 <hif_isr+0x388>)
    2652:	4798      	blx	r3
						goto ERR1;
    2654:	e161      	b.n	291a <hif_isr+0x402>
					}
					if(strHif.u16Length != size)
    2656:	1d3b      	adds	r3, r7, #4
    2658:	885b      	ldrh	r3, [r3, #2]
    265a:	b29b      	uxth	r3, r3
    265c:	220c      	movs	r2, #12
    265e:	18ba      	adds	r2, r7, r2
    2660:	8812      	ldrh	r2, [r2, #0]
    2662:	429a      	cmp	r2, r3
    2664:	d02e      	beq.n	26c4 <hif_isr+0x1ac>
					{
						if((size - strHif.u16Length) > 4)
    2666:	230c      	movs	r3, #12
    2668:	18fb      	adds	r3, r7, r3
    266a:	881b      	ldrh	r3, [r3, #0]
    266c:	1d3a      	adds	r2, r7, #4
    266e:	8852      	ldrh	r2, [r2, #2]
    2670:	b292      	uxth	r2, r2
    2672:	1a9b      	subs	r3, r3, r2
    2674:	2b04      	cmp	r3, #4
    2676:	dd25      	ble.n	26c4 <hif_isr+0x1ac>
						{
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    2678:	23e0      	movs	r3, #224	; 0xe0
    267a:	33ff      	adds	r3, #255	; 0xff
    267c:	001a      	movs	r2, r3
    267e:	498c      	ldr	r1, [pc, #560]	; (28b0 <hif_isr+0x398>)
    2680:	4b8c      	ldr	r3, [pc, #560]	; (28b4 <hif_isr+0x39c>)
    2682:	0018      	movs	r0, r3
    2684:	4b8c      	ldr	r3, [pc, #560]	; (28b8 <hif_isr+0x3a0>)
    2686:	4798      	blx	r3
    2688:	230c      	movs	r3, #12
    268a:	18fb      	adds	r3, r7, r3
    268c:	8819      	ldrh	r1, [r3, #0]
    268e:	1d3b      	adds	r3, r7, #4
    2690:	885b      	ldrh	r3, [r3, #2]
    2692:	b29b      	uxth	r3, r3
    2694:	001a      	movs	r2, r3
    2696:	1d3b      	adds	r3, r7, #4
    2698:	781b      	ldrb	r3, [r3, #0]
    269a:	b2db      	uxtb	r3, r3
    269c:	001c      	movs	r4, r3
    269e:	1d3b      	adds	r3, r7, #4
    26a0:	785b      	ldrb	r3, [r3, #1]
    26a2:	b2db      	uxtb	r3, r3
    26a4:	488a      	ldr	r0, [pc, #552]	; (28d0 <hif_isr+0x3b8>)
    26a6:	9300      	str	r3, [sp, #0]
    26a8:	0023      	movs	r3, r4
    26aa:	4c83      	ldr	r4, [pc, #524]	; (28b8 <hif_isr+0x3a0>)
    26ac:	47a0      	blx	r4
    26ae:	200d      	movs	r0, #13
    26b0:	4b84      	ldr	r3, [pc, #528]	; (28c4 <hif_isr+0x3ac>)
    26b2:	4798      	blx	r3
								size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
							nm_bsp_interrupt_ctrl(1);
    26b4:	2001      	movs	r0, #1
    26b6:	4b7a      	ldr	r3, [pc, #488]	; (28a0 <hif_isr+0x388>)
    26b8:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
    26ba:	230f      	movs	r3, #15
    26bc:	18fb      	adds	r3, r7, r3
    26be:	22fa      	movs	r2, #250	; 0xfa
    26c0:	701a      	strb	r2, [r3, #0]
							goto ERR1;
    26c2:	e12a      	b.n	291a <hif_isr+0x402>
						}
					}

					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    26c4:	1d3b      	adds	r3, r7, #4
    26c6:	781b      	ldrb	r3, [r3, #0]
    26c8:	b2db      	uxtb	r3, r3
    26ca:	2b01      	cmp	r3, #1
    26cc:	d112      	bne.n	26f4 <hif_isr+0x1dc>
					{
						if(pfWifiCb)
    26ce:	4b81      	ldr	r3, [pc, #516]	; (28d4 <hif_isr+0x3bc>)
    26d0:	681b      	ldr	r3, [r3, #0]
    26d2:	2b00      	cmp	r3, #0
    26d4:	d100      	bne.n	26d8 <hif_isr+0x1c0>
    26d6:	e07c      	b.n	27d2 <hif_isr+0x2ba>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    26d8:	4b7e      	ldr	r3, [pc, #504]	; (28d4 <hif_isr+0x3bc>)
    26da:	681b      	ldr	r3, [r3, #0]
    26dc:	1d3a      	adds	r2, r7, #4
    26de:	7852      	ldrb	r2, [r2, #1]
    26e0:	b2d0      	uxtb	r0, r2
    26e2:	1d3a      	adds	r2, r7, #4
    26e4:	8852      	ldrh	r2, [r2, #2]
    26e6:	b292      	uxth	r2, r2
    26e8:	3a08      	subs	r2, #8
    26ea:	b291      	uxth	r1, r2
    26ec:	683a      	ldr	r2, [r7, #0]
    26ee:	3208      	adds	r2, #8
    26f0:	4798      	blx	r3
    26f2:	e06e      	b.n	27d2 <hif_isr+0x2ba>

					}
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    26f4:	1d3b      	adds	r3, r7, #4
    26f6:	781b      	ldrb	r3, [r3, #0]
    26f8:	b2db      	uxtb	r3, r3
    26fa:	2b02      	cmp	r3, #2
    26fc:	d111      	bne.n	2722 <hif_isr+0x20a>
					{
						if(pfIpCb)
    26fe:	4b76      	ldr	r3, [pc, #472]	; (28d8 <hif_isr+0x3c0>)
    2700:	681b      	ldr	r3, [r3, #0]
    2702:	2b00      	cmp	r3, #0
    2704:	d065      	beq.n	27d2 <hif_isr+0x2ba>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    2706:	4b74      	ldr	r3, [pc, #464]	; (28d8 <hif_isr+0x3c0>)
    2708:	681b      	ldr	r3, [r3, #0]
    270a:	1d3a      	adds	r2, r7, #4
    270c:	7852      	ldrb	r2, [r2, #1]
    270e:	b2d0      	uxtb	r0, r2
    2710:	1d3a      	adds	r2, r7, #4
    2712:	8852      	ldrh	r2, [r2, #2]
    2714:	b292      	uxth	r2, r2
    2716:	3a08      	subs	r2, #8
    2718:	b291      	uxth	r1, r2
    271a:	683a      	ldr	r2, [r7, #0]
    271c:	3208      	adds	r2, #8
    271e:	4798      	blx	r3
    2720:	e057      	b.n	27d2 <hif_isr+0x2ba>
					}
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    2722:	1d3b      	adds	r3, r7, #4
    2724:	781b      	ldrb	r3, [r3, #0]
    2726:	b2db      	uxtb	r3, r3
    2728:	2b04      	cmp	r3, #4
    272a:	d111      	bne.n	2750 <hif_isr+0x238>
					{
						if(pfOtaCb)
    272c:	4b6b      	ldr	r3, [pc, #428]	; (28dc <hif_isr+0x3c4>)
    272e:	681b      	ldr	r3, [r3, #0]
    2730:	2b00      	cmp	r3, #0
    2732:	d04e      	beq.n	27d2 <hif_isr+0x2ba>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    2734:	4b69      	ldr	r3, [pc, #420]	; (28dc <hif_isr+0x3c4>)
    2736:	681b      	ldr	r3, [r3, #0]
    2738:	1d3a      	adds	r2, r7, #4
    273a:	7852      	ldrb	r2, [r2, #1]
    273c:	b2d0      	uxtb	r0, r2
    273e:	1d3a      	adds	r2, r7, #4
    2740:	8852      	ldrh	r2, [r2, #2]
    2742:	b292      	uxth	r2, r2
    2744:	3a08      	subs	r2, #8
    2746:	b291      	uxth	r1, r2
    2748:	683a      	ldr	r2, [r7, #0]
    274a:	3208      	adds	r2, #8
    274c:	4798      	blx	r3
    274e:	e040      	b.n	27d2 <hif_isr+0x2ba>
					}
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    2750:	1d3b      	adds	r3, r7, #4
    2752:	781b      	ldrb	r3, [r3, #0]
    2754:	b2db      	uxtb	r3, r3
    2756:	2b06      	cmp	r3, #6
    2758:	d111      	bne.n	277e <hif_isr+0x266>
					{
						if(pfCryptoCb)
    275a:	4b61      	ldr	r3, [pc, #388]	; (28e0 <hif_isr+0x3c8>)
    275c:	681b      	ldr	r3, [r3, #0]
    275e:	2b00      	cmp	r3, #0
    2760:	d037      	beq.n	27d2 <hif_isr+0x2ba>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    2762:	4b5f      	ldr	r3, [pc, #380]	; (28e0 <hif_isr+0x3c8>)
    2764:	681b      	ldr	r3, [r3, #0]
    2766:	1d3a      	adds	r2, r7, #4
    2768:	7852      	ldrb	r2, [r2, #1]
    276a:	b2d0      	uxtb	r0, r2
    276c:	1d3a      	adds	r2, r7, #4
    276e:	8852      	ldrh	r2, [r2, #2]
    2770:	b292      	uxth	r2, r2
    2772:	3a08      	subs	r2, #8
    2774:	b291      	uxth	r1, r2
    2776:	683a      	ldr	r2, [r7, #0]
    2778:	3208      	adds	r2, #8
    277a:	4798      	blx	r3
    277c:	e029      	b.n	27d2 <hif_isr+0x2ba>
					}
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    277e:	1d3b      	adds	r3, r7, #4
    2780:	781b      	ldrb	r3, [r3, #0]
    2782:	b2db      	uxtb	r3, r3
    2784:	2b07      	cmp	r3, #7
    2786:	d111      	bne.n	27ac <hif_isr+0x294>
					{
						if(pfSigmaCb)
    2788:	4b56      	ldr	r3, [pc, #344]	; (28e4 <hif_isr+0x3cc>)
    278a:	681b      	ldr	r3, [r3, #0]
    278c:	2b00      	cmp	r3, #0
    278e:	d020      	beq.n	27d2 <hif_isr+0x2ba>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    2790:	4b54      	ldr	r3, [pc, #336]	; (28e4 <hif_isr+0x3cc>)
    2792:	681b      	ldr	r3, [r3, #0]
    2794:	1d3a      	adds	r2, r7, #4
    2796:	7852      	ldrb	r2, [r2, #1]
    2798:	b2d0      	uxtb	r0, r2
    279a:	1d3a      	adds	r2, r7, #4
    279c:	8852      	ldrh	r2, [r2, #2]
    279e:	b292      	uxth	r2, r2
    27a0:	3a08      	subs	r2, #8
    27a2:	b291      	uxth	r1, r2
    27a4:	683a      	ldr	r2, [r7, #0]
    27a6:	3208      	adds	r2, #8
    27a8:	4798      	blx	r3
    27aa:	e012      	b.n	27d2 <hif_isr+0x2ba>
					}
					else
					{
						M2M_ERR("(hif) invalid group ID\n");
    27ac:	4a4e      	ldr	r2, [pc, #312]	; (28e8 <hif_isr+0x3d0>)
    27ae:	4940      	ldr	r1, [pc, #256]	; (28b0 <hif_isr+0x398>)
    27b0:	4b40      	ldr	r3, [pc, #256]	; (28b4 <hif_isr+0x39c>)
    27b2:	0018      	movs	r0, r3
    27b4:	4b40      	ldr	r3, [pc, #256]	; (28b8 <hif_isr+0x3a0>)
    27b6:	4798      	blx	r3
    27b8:	4b4c      	ldr	r3, [pc, #304]	; (28ec <hif_isr+0x3d4>)
    27ba:	0018      	movs	r0, r3
    27bc:	4b40      	ldr	r3, [pc, #256]	; (28c0 <hif_isr+0x3a8>)
    27be:	4798      	blx	r3
    27c0:	200d      	movs	r0, #13
    27c2:	4b40      	ldr	r3, [pc, #256]	; (28c4 <hif_isr+0x3ac>)
    27c4:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    27c6:	230f      	movs	r3, #15
    27c8:	18fb      	adds	r3, r7, r3
    27ca:	22fa      	movs	r2, #250	; 0xfa
    27cc:	701a      	strb	r2, [r3, #0]
						goto ERR1;
    27ce:	46c0      	nop			; (mov r8, r8)
    27d0:	e0a3      	b.n	291a <hif_isr+0x402>
					}
					#ifndef ENABLE_UNO_BOARD
					if(!gu8HifSizeDone)
    27d2:	4b35      	ldr	r3, [pc, #212]	; (28a8 <hif_isr+0x390>)
    27d4:	781b      	ldrb	r3, [r3, #0]
    27d6:	b2db      	uxtb	r3, r3
    27d8:	2b00      	cmp	r3, #0
    27da:	d153      	bne.n	2884 <hif_isr+0x36c>
					{
						M2M_ERR("(hif) host app didn't set RX Done\n");
    27dc:	4a44      	ldr	r2, [pc, #272]	; (28f0 <hif_isr+0x3d8>)
    27de:	4934      	ldr	r1, [pc, #208]	; (28b0 <hif_isr+0x398>)
    27e0:	4b34      	ldr	r3, [pc, #208]	; (28b4 <hif_isr+0x39c>)
    27e2:	0018      	movs	r0, r3
    27e4:	4b34      	ldr	r3, [pc, #208]	; (28b8 <hif_isr+0x3a0>)
    27e6:	4798      	blx	r3
    27e8:	4b42      	ldr	r3, [pc, #264]	; (28f4 <hif_isr+0x3dc>)
    27ea:	0018      	movs	r0, r3
    27ec:	4b34      	ldr	r3, [pc, #208]	; (28c0 <hif_isr+0x3a8>)
    27ee:	4798      	blx	r3
    27f0:	200d      	movs	r0, #13
    27f2:	4b34      	ldr	r3, [pc, #208]	; (28c4 <hif_isr+0x3ac>)
    27f4:	4798      	blx	r3
						ret = hif_set_rx_done();
    27f6:	230f      	movs	r3, #15
    27f8:	18fc      	adds	r4, r7, r3
    27fa:	4b3f      	ldr	r3, [pc, #252]	; (28f8 <hif_isr+0x3e0>)
    27fc:	4798      	blx	r3
    27fe:	0003      	movs	r3, r0
    2800:	7023      	strb	r3, [r4, #0]
    2802:	e03f      	b.n	2884 <hif_isr+0x36c>
					}
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
    2804:	230f      	movs	r3, #15
    2806:	18fb      	adds	r3, r7, r3
    2808:	22fe      	movs	r2, #254	; 0xfe
    280a:	701a      	strb	r2, [r3, #0]
					M2M_ERR("(hif) Wrong Size\n");
    280c:	4a3b      	ldr	r2, [pc, #236]	; (28fc <hif_isr+0x3e4>)
    280e:	4928      	ldr	r1, [pc, #160]	; (28b0 <hif_isr+0x398>)
    2810:	4b28      	ldr	r3, [pc, #160]	; (28b4 <hif_isr+0x39c>)
    2812:	0018      	movs	r0, r3
    2814:	4b28      	ldr	r3, [pc, #160]	; (28b8 <hif_isr+0x3a0>)
    2816:	4798      	blx	r3
    2818:	4b39      	ldr	r3, [pc, #228]	; (2900 <hif_isr+0x3e8>)
    281a:	0018      	movs	r0, r3
    281c:	4b28      	ldr	r3, [pc, #160]	; (28c0 <hif_isr+0x3a8>)
    281e:	4798      	blx	r3
    2820:	200d      	movs	r0, #13
    2822:	4b28      	ldr	r3, [pc, #160]	; (28c4 <hif_isr+0x3ac>)
    2824:	4798      	blx	r3
					goto ERR1;
    2826:	e078      	b.n	291a <hif_isr+0x402>
				}
			}
			else
			{
#ifndef WIN32
				M2M_ERR("(hif) False interrupt %lx",reg);
    2828:	2386      	movs	r3, #134	; 0x86
    282a:	009a      	lsls	r2, r3, #2
    282c:	4920      	ldr	r1, [pc, #128]	; (28b0 <hif_isr+0x398>)
    282e:	4b21      	ldr	r3, [pc, #132]	; (28b4 <hif_isr+0x39c>)
    2830:	0018      	movs	r0, r3
    2832:	4b21      	ldr	r3, [pc, #132]	; (28b8 <hif_isr+0x3a0>)
    2834:	4798      	blx	r3
    2836:	68ba      	ldr	r2, [r7, #8]
    2838:	4b32      	ldr	r3, [pc, #200]	; (2904 <hif_isr+0x3ec>)
    283a:	0011      	movs	r1, r2
    283c:	0018      	movs	r0, r3
    283e:	4b1e      	ldr	r3, [pc, #120]	; (28b8 <hif_isr+0x3a0>)
    2840:	4798      	blx	r3
    2842:	200d      	movs	r0, #13
    2844:	4b1f      	ldr	r3, [pc, #124]	; (28c4 <hif_isr+0x3ac>)
    2846:	4798      	blx	r3
    2848:	e01c      	b.n	2884 <hif_isr+0x36c>
#endif
			}
		}
		else
		{
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
    284a:	4a2f      	ldr	r2, [pc, #188]	; (2908 <hif_isr+0x3f0>)
    284c:	4918      	ldr	r1, [pc, #96]	; (28b0 <hif_isr+0x398>)
    284e:	4b19      	ldr	r3, [pc, #100]	; (28b4 <hif_isr+0x39c>)
    2850:	0018      	movs	r0, r3
    2852:	4b19      	ldr	r3, [pc, #100]	; (28b8 <hif_isr+0x3a0>)
    2854:	4798      	blx	r3
    2856:	4b2d      	ldr	r3, [pc, #180]	; (290c <hif_isr+0x3f4>)
    2858:	0018      	movs	r0, r3
    285a:	4b19      	ldr	r3, [pc, #100]	; (28c0 <hif_isr+0x3a8>)
    285c:	4798      	blx	r3
    285e:	200d      	movs	r0, #13
    2860:	4b18      	ldr	r3, [pc, #96]	; (28c4 <hif_isr+0x3ac>)
    2862:	4798      	blx	r3
			goto ERR1;
    2864:	e059      	b.n	291a <hif_isr+0x402>
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
    2866:	2389      	movs	r3, #137	; 0x89
    2868:	009a      	lsls	r2, r3, #2
    286a:	4911      	ldr	r1, [pc, #68]	; (28b0 <hif_isr+0x398>)
    286c:	4b11      	ldr	r3, [pc, #68]	; (28b4 <hif_isr+0x39c>)
    286e:	0018      	movs	r0, r3
    2870:	4b11      	ldr	r3, [pc, #68]	; (28b8 <hif_isr+0x3a0>)
    2872:	4798      	blx	r3
    2874:	4b26      	ldr	r3, [pc, #152]	; (2910 <hif_isr+0x3f8>)
    2876:	0018      	movs	r0, r3
    2878:	4b11      	ldr	r3, [pc, #68]	; (28c0 <hif_isr+0x3a8>)
    287a:	4798      	blx	r3
    287c:	200d      	movs	r0, #13
    287e:	4b11      	ldr	r3, [pc, #68]	; (28c4 <hif_isr+0x3ac>)
    2880:	4798      	blx	r3
		goto ERR1;
    2882:	e04a      	b.n	291a <hif_isr+0x402>
	}

	ret = hif_chip_sleep();
    2884:	230f      	movs	r3, #15
    2886:	18fc      	adds	r4, r7, r3
    2888:	4b22      	ldr	r3, [pc, #136]	; (2914 <hif_isr+0x3fc>)
    288a:	4798      	blx	r3
    288c:	0003      	movs	r3, r0
    288e:	7023      	strb	r3, [r4, #0]
    2890:	e043      	b.n	291a <hif_isr+0x402>
    2892:	46c0      	nop			; (mov r8, r8)
    2894:	00002011 	.word	0x00002011
    2898:	00001070 	.word	0x00001070
    289c:	0000411d 	.word	0x0000411d
    28a0:	000015f1 	.word	0x000015f1
    28a4:	00004141 	.word	0x00004141
    28a8:	200000d2 	.word	0x200000d2
    28ac:	00001084 	.word	0x00001084
    28b0:	00010ee8 	.word	0x00010ee8
    28b4:	00010c7c 	.word	0x00010c7c
    28b8:	0000f9e1 	.word	0x0000f9e1
    28bc:	00010cac 	.word	0x00010cac
    28c0:	0000fb01 	.word	0x0000fb01
    28c4:	0000fa15 	.word	0x0000fa15
    28c8:	00004191 	.word	0x00004191
    28cc:	00010cd0 	.word	0x00010cd0
    28d0:	00010ce8 	.word	0x00010ce8
    28d4:	200000d4 	.word	0x200000d4
    28d8:	200000d8 	.word	0x200000d8
    28dc:	200000dc 	.word	0x200000dc
    28e0:	200000e8 	.word	0x200000e8
    28e4:	200000e0 	.word	0x200000e0
    28e8:	00000202 	.word	0x00000202
    28ec:	00010d28 	.word	0x00010d28
    28f0:	00000209 	.word	0x00000209
    28f4:	00010d40 	.word	0x00010d40
    28f8:	00001f89 	.word	0x00001f89
    28fc:	00000211 	.word	0x00000211
    2900:	00010d64 	.word	0x00010d64
    2904:	00010d78 	.word	0x00010d78
    2908:	0000021e 	.word	0x0000021e
    290c:	00010d94 	.word	0x00010d94
    2910:	00010db8 	.word	0x00010db8
    2914:	000020a9 	.word	0x000020a9

				nm_bsp_interrupt_ctrl(0);
				/*Clearing RX interrupt*/
				reg &= ~(1<<0);
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
				if(ret != M2M_SUCCESS)goto ERR1;
    2918:	46c0      	nop			; (mov r8, r8)
		goto ERR1;
	}

	ret = hif_chip_sleep();
ERR1:
	return ret;
    291a:	230f      	movs	r3, #15
    291c:	18fb      	adds	r3, r7, r3
    291e:	781b      	ldrb	r3, [r3, #0]
    2920:	b25b      	sxtb	r3, r3
}
    2922:	0018      	movs	r0, r3
    2924:	46bd      	mov	sp, r7
    2926:	b005      	add	sp, #20
    2928:	bd90      	pop	{r4, r7, pc}
    292a:	46c0      	nop			; (mov r8, r8)

0000292c <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    292c:	b590      	push	{r4, r7, lr}
    292e:	b083      	sub	sp, #12
    2930:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    2932:	1dfb      	adds	r3, r7, #7
    2934:	2200      	movs	r2, #0
    2936:	701a      	strb	r2, [r3, #0]

	while (gu8Interrupt) {
    2938:	e023      	b.n	2982 <hif_handle_isr+0x56>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gu8Interrupt--;
    293a:	4b18      	ldr	r3, [pc, #96]	; (299c <hif_handle_isr+0x70>)
    293c:	781b      	ldrb	r3, [r3, #0]
    293e:	b2db      	uxtb	r3, r3
    2940:	3b01      	subs	r3, #1
    2942:	b2da      	uxtb	r2, r3
    2944:	4b15      	ldr	r3, [pc, #84]	; (299c <hif_handle_isr+0x70>)
    2946:	701a      	strb	r2, [r3, #0]
		while(1)
		{
			ret = hif_isr();
    2948:	1dfc      	adds	r4, r7, #7
    294a:	4b15      	ldr	r3, [pc, #84]	; (29a0 <hif_handle_isr+0x74>)
    294c:	4798      	blx	r3
    294e:	0003      	movs	r3, r0
    2950:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    2952:	1dfb      	adds	r3, r7, #7
    2954:	781b      	ldrb	r3, [r3, #0]
    2956:	b25b      	sxtb	r3, r3
    2958:	2b00      	cmp	r3, #0
    295a:	d100      	bne.n	295e <hif_handle_isr+0x32>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
    295c:	e011      	b.n	2982 <hif_handle_isr+0x56>
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    295e:	4a11      	ldr	r2, [pc, #68]	; (29a4 <hif_handle_isr+0x78>)
    2960:	4911      	ldr	r1, [pc, #68]	; (29a8 <hif_handle_isr+0x7c>)
    2962:	4b12      	ldr	r3, [pc, #72]	; (29ac <hif_handle_isr+0x80>)
    2964:	0018      	movs	r0, r3
    2966:	4b12      	ldr	r3, [pc, #72]	; (29b0 <hif_handle_isr+0x84>)
    2968:	4798      	blx	r3
    296a:	1dfb      	adds	r3, r7, #7
    296c:	2200      	movs	r2, #0
    296e:	569a      	ldrsb	r2, [r3, r2]
    2970:	4b10      	ldr	r3, [pc, #64]	; (29b4 <hif_handle_isr+0x88>)
    2972:	0011      	movs	r1, r2
    2974:	0018      	movs	r0, r3
    2976:	4b0e      	ldr	r3, [pc, #56]	; (29b0 <hif_handle_isr+0x84>)
    2978:	4798      	blx	r3
    297a:	200d      	movs	r0, #13
    297c:	4b0e      	ldr	r3, [pc, #56]	; (29b8 <hif_handle_isr+0x8c>)
    297e:	4798      	blx	r3
			}
		}
    2980:	e7e2      	b.n	2948 <hif_handle_isr+0x1c>

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
    2982:	4b06      	ldr	r3, [pc, #24]	; (299c <hif_handle_isr+0x70>)
    2984:	781b      	ldrb	r3, [r3, #0]
    2986:	b2db      	uxtb	r3, r3
    2988:	2b00      	cmp	r3, #0
    298a:	d1d6      	bne.n	293a <hif_handle_isr+0xe>
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
			}
		}
	}

	return ret;
    298c:	1dfb      	adds	r3, r7, #7
    298e:	781b      	ldrb	r3, [r3, #0]
    2990:	b25b      	sxtb	r3, r3
}
    2992:	0018      	movs	r0, r3
    2994:	46bd      	mov	sp, r7
    2996:	b003      	add	sp, #12
    2998:	bd90      	pop	{r4, r7, pc}
    299a:	46c0      	nop			; (mov r8, r8)
    299c:	200000d3 	.word	0x200000d3
    29a0:	00002519 	.word	0x00002519
    29a4:	00000243 	.word	0x00000243
    29a8:	00010ef0 	.word	0x00010ef0
    29ac:	00010c7c 	.word	0x00010c7c
    29b0:	0000f9e1 	.word	0x0000f9e1
    29b4:	00010dd8 	.word	0x00010dd8
    29b8:	0000fa15 	.word	0x0000fa15

000029bc <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    29bc:	b590      	push	{r4, r7, lr}
    29be:	b089      	sub	sp, #36	; 0x24
    29c0:	af00      	add	r7, sp, #0
    29c2:	60f8      	str	r0, [r7, #12]
    29c4:	60b9      	str	r1, [r7, #8]
    29c6:	0019      	movs	r1, r3
    29c8:	1dbb      	adds	r3, r7, #6
    29ca:	801a      	strh	r2, [r3, #0]
    29cc:	1d7b      	adds	r3, r7, #5
    29ce:	1c0a      	adds	r2, r1, #0
    29d0:	701a      	strb	r2, [r3, #0]
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;
    29d2:	231f      	movs	r3, #31
    29d4:	18fb      	adds	r3, r7, r3
    29d6:	2200      	movs	r2, #0
    29d8:	701a      	strb	r2, [r3, #0]

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
    29da:	68fb      	ldr	r3, [r7, #12]
    29dc:	2b00      	cmp	r3, #0
    29de:	d006      	beq.n	29ee <hif_receive+0x32>
    29e0:	68bb      	ldr	r3, [r7, #8]
    29e2:	2b00      	cmp	r3, #0
    29e4:	d003      	beq.n	29ee <hif_receive+0x32>
    29e6:	1dbb      	adds	r3, r7, #6
    29e8:	881b      	ldrh	r3, [r3, #0]
    29ea:	2b00      	cmp	r3, #0
    29ec:	d11f      	bne.n	2a2e <hif_receive+0x72>
	{
		if(isDone)
    29ee:	1d7b      	adds	r3, r7, #5
    29f0:	781b      	ldrb	r3, [r3, #0]
    29f2:	2b00      	cmp	r3, #0
    29f4:	d009      	beq.n	2a0a <hif_receive+0x4e>
		{
			gu8HifSizeDone = 1;
    29f6:	4b5f      	ldr	r3, [pc, #380]	; (2b74 <hif_receive+0x1b8>)
    29f8:	2201      	movs	r2, #1
    29fa:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
    29fc:	231f      	movs	r3, #31
    29fe:	18fc      	adds	r4, r7, r3
    2a00:	4b5d      	ldr	r3, [pc, #372]	; (2b78 <hif_receive+0x1bc>)
    2a02:	4798      	blx	r3
    2a04:	0003      	movs	r3, r0
    2a06:	7023      	strb	r3, [r4, #0]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
    2a08:	e0ac      	b.n	2b64 <hif_receive+0x1a8>
			/* set RX done */
			ret = hif_set_rx_done();
		}
		else
		{
			ret = M2M_ERR_FAIL;
    2a0a:	231f      	movs	r3, #31
    2a0c:	18fb      	adds	r3, r7, r3
    2a0e:	22f4      	movs	r2, #244	; 0xf4
    2a10:	701a      	strb	r2, [r3, #0]
			M2M_ERR(" hif_receive: Invalid argument\n");
    2a12:	4a5a      	ldr	r2, [pc, #360]	; (2b7c <hif_receive+0x1c0>)
    2a14:	495a      	ldr	r1, [pc, #360]	; (2b80 <hif_receive+0x1c4>)
    2a16:	4b5b      	ldr	r3, [pc, #364]	; (2b84 <hif_receive+0x1c8>)
    2a18:	0018      	movs	r0, r3
    2a1a:	4b5b      	ldr	r3, [pc, #364]	; (2b88 <hif_receive+0x1cc>)
    2a1c:	4798      	blx	r3
    2a1e:	4b5b      	ldr	r3, [pc, #364]	; (2b8c <hif_receive+0x1d0>)
    2a20:	0018      	movs	r0, r3
    2a22:	4b5b      	ldr	r3, [pc, #364]	; (2b90 <hif_receive+0x1d4>)
    2a24:	4798      	blx	r3
    2a26:	200d      	movs	r0, #13
    2a28:	4b5a      	ldr	r3, [pc, #360]	; (2b94 <hif_receive+0x1d8>)
    2a2a:	4798      	blx	r3
		}
		goto ERR1;
    2a2c:	e09a      	b.n	2b64 <hif_receive+0x1a8>
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    2a2e:	231f      	movs	r3, #31
    2a30:	18fc      	adds	r4, r7, r3
    2a32:	2314      	movs	r3, #20
    2a34:	18fb      	adds	r3, r7, r3
    2a36:	4a58      	ldr	r2, [pc, #352]	; (2b98 <hif_receive+0x1dc>)
    2a38:	0019      	movs	r1, r3
    2a3a:	0010      	movs	r0, r2
    2a3c:	4b57      	ldr	r3, [pc, #348]	; (2b9c <hif_receive+0x1e0>)
    2a3e:	4798      	blx	r3
    2a40:	0003      	movs	r3, r0
    2a42:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    2a44:	231f      	movs	r3, #31
    2a46:	18fb      	adds	r3, r7, r3
    2a48:	781b      	ldrb	r3, [r3, #0]
    2a4a:	b25b      	sxtb	r3, r3
    2a4c:	2b00      	cmp	r3, #0
    2a4e:	d000      	beq.n	2a52 <hif_receive+0x96>
    2a50:	e083      	b.n	2b5a <hif_receive+0x19e>


	size = (uint16)((reg >> 2) & 0xfff);
    2a52:	697b      	ldr	r3, [r7, #20]
    2a54:	089b      	lsrs	r3, r3, #2
    2a56:	b29a      	uxth	r2, r3
    2a58:	231c      	movs	r3, #28
    2a5a:	18fb      	adds	r3, r7, r3
    2a5c:	0512      	lsls	r2, r2, #20
    2a5e:	0d12      	lsrs	r2, r2, #20
    2a60:	801a      	strh	r2, [r3, #0]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
    2a62:	231f      	movs	r3, #31
    2a64:	18fc      	adds	r4, r7, r3
    2a66:	2318      	movs	r3, #24
    2a68:	18fb      	adds	r3, r7, r3
    2a6a:	4a4d      	ldr	r2, [pc, #308]	; (2ba0 <hif_receive+0x1e4>)
    2a6c:	0019      	movs	r1, r3
    2a6e:	0010      	movs	r0, r2
    2a70:	4b4a      	ldr	r3, [pc, #296]	; (2b9c <hif_receive+0x1e0>)
    2a72:	4798      	blx	r3
    2a74:	0003      	movs	r3, r0
    2a76:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    2a78:	231f      	movs	r3, #31
    2a7a:	18fb      	adds	r3, r7, r3
    2a7c:	781b      	ldrb	r3, [r3, #0]
    2a7e:	b25b      	sxtb	r3, r3
    2a80:	2b00      	cmp	r3, #0
    2a82:	d000      	beq.n	2a86 <hif_receive+0xca>
    2a84:	e06b      	b.n	2b5e <hif_receive+0x1a2>


	if(u16Sz > size)
    2a86:	1dba      	adds	r2, r7, #6
    2a88:	231c      	movs	r3, #28
    2a8a:	18fb      	adds	r3, r7, r3
    2a8c:	8812      	ldrh	r2, [r2, #0]
    2a8e:	881b      	ldrh	r3, [r3, #0]
    2a90:	429a      	cmp	r2, r3
    2a92:	d916      	bls.n	2ac2 <hif_receive+0x106>
	{
		ret = M2M_ERR_FAIL;
    2a94:	231f      	movs	r3, #31
    2a96:	18fb      	adds	r3, r7, r3
    2a98:	22f4      	movs	r2, #244	; 0xf4
    2a9a:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
    2a9c:	4a41      	ldr	r2, [pc, #260]	; (2ba4 <hif_receive+0x1e8>)
    2a9e:	4938      	ldr	r1, [pc, #224]	; (2b80 <hif_receive+0x1c4>)
    2aa0:	4b38      	ldr	r3, [pc, #224]	; (2b84 <hif_receive+0x1c8>)
    2aa2:	0018      	movs	r0, r3
    2aa4:	4b38      	ldr	r3, [pc, #224]	; (2b88 <hif_receive+0x1cc>)
    2aa6:	4798      	blx	r3
    2aa8:	1dbb      	adds	r3, r7, #6
    2aaa:	8819      	ldrh	r1, [r3, #0]
    2aac:	231c      	movs	r3, #28
    2aae:	18fb      	adds	r3, r7, r3
    2ab0:	881a      	ldrh	r2, [r3, #0]
    2ab2:	4b3d      	ldr	r3, [pc, #244]	; (2ba8 <hif_receive+0x1ec>)
    2ab4:	0018      	movs	r0, r3
    2ab6:	4b34      	ldr	r3, [pc, #208]	; (2b88 <hif_receive+0x1cc>)
    2ab8:	4798      	blx	r3
    2aba:	200d      	movs	r0, #13
    2abc:	4b35      	ldr	r3, [pc, #212]	; (2b94 <hif_receive+0x1d8>)
    2abe:	4798      	blx	r3
		goto ERR1;
    2ac0:	e050      	b.n	2b64 <hif_receive+0x1a8>
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
    2ac2:	69bb      	ldr	r3, [r7, #24]
    2ac4:	68fa      	ldr	r2, [r7, #12]
    2ac6:	429a      	cmp	r2, r3
    2ac8:	d30a      	bcc.n	2ae0 <hif_receive+0x124>
    2aca:	1dbb      	adds	r3, r7, #6
    2acc:	881a      	ldrh	r2, [r3, #0]
    2ace:	68fb      	ldr	r3, [r7, #12]
    2ad0:	18d2      	adds	r2, r2, r3
    2ad2:	231c      	movs	r3, #28
    2ad4:	18fb      	adds	r3, r7, r3
    2ad6:	8819      	ldrh	r1, [r3, #0]
    2ad8:	69bb      	ldr	r3, [r7, #24]
    2ada:	18cb      	adds	r3, r1, r3
    2adc:	429a      	cmp	r2, r3
    2ade:	d912      	bls.n	2b06 <hif_receive+0x14a>
	{
		ret = M2M_ERR_FAIL;
    2ae0:	231f      	movs	r3, #31
    2ae2:	18fb      	adds	r3, r7, r3
    2ae4:	22f4      	movs	r2, #244	; 0xf4
    2ae6:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    2ae8:	23a0      	movs	r3, #160	; 0xa0
    2aea:	009a      	lsls	r2, r3, #2
    2aec:	4924      	ldr	r1, [pc, #144]	; (2b80 <hif_receive+0x1c4>)
    2aee:	4b25      	ldr	r3, [pc, #148]	; (2b84 <hif_receive+0x1c8>)
    2af0:	0018      	movs	r0, r3
    2af2:	4b25      	ldr	r3, [pc, #148]	; (2b88 <hif_receive+0x1cc>)
    2af4:	4798      	blx	r3
    2af6:	4b2d      	ldr	r3, [pc, #180]	; (2bac <hif_receive+0x1f0>)
    2af8:	0018      	movs	r0, r3
    2afa:	4b25      	ldr	r3, [pc, #148]	; (2b90 <hif_receive+0x1d4>)
    2afc:	4798      	blx	r3
    2afe:	200d      	movs	r0, #13
    2b00:	4b24      	ldr	r3, [pc, #144]	; (2b94 <hif_receive+0x1d8>)
    2b02:	4798      	blx	r3
		goto ERR1;
    2b04:	e02e      	b.n	2b64 <hif_receive+0x1a8>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    2b06:	1dbb      	adds	r3, r7, #6
    2b08:	881a      	ldrh	r2, [r3, #0]
    2b0a:	231f      	movs	r3, #31
    2b0c:	18fc      	adds	r4, r7, r3
    2b0e:	68b9      	ldr	r1, [r7, #8]
    2b10:	68fb      	ldr	r3, [r7, #12]
    2b12:	0018      	movs	r0, r3
    2b14:	4b26      	ldr	r3, [pc, #152]	; (2bb0 <hif_receive+0x1f4>)
    2b16:	4798      	blx	r3
    2b18:	0003      	movs	r3, r0
    2b1a:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    2b1c:	231f      	movs	r3, #31
    2b1e:	18fb      	adds	r3, r7, r3
    2b20:	781b      	ldrb	r3, [r3, #0]
    2b22:	b25b      	sxtb	r3, r3
    2b24:	2b00      	cmp	r3, #0
    2b26:	d11c      	bne.n	2b62 <hif_receive+0x1a6>

	/* check if this is the last packet */
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
    2b28:	231c      	movs	r3, #28
    2b2a:	18fb      	adds	r3, r7, r3
    2b2c:	881a      	ldrh	r2, [r3, #0]
    2b2e:	69bb      	ldr	r3, [r7, #24]
    2b30:	18d2      	adds	r2, r2, r3
    2b32:	1dbb      	adds	r3, r7, #6
    2b34:	8819      	ldrh	r1, [r3, #0]
    2b36:	68fb      	ldr	r3, [r7, #12]
    2b38:	18cb      	adds	r3, r1, r3
    2b3a:	429a      	cmp	r2, r3
    2b3c:	d003      	beq.n	2b46 <hif_receive+0x18a>
    2b3e:	1d7b      	adds	r3, r7, #5
    2b40:	781b      	ldrb	r3, [r3, #0]
    2b42:	2b00      	cmp	r3, #0
    2b44:	d00e      	beq.n	2b64 <hif_receive+0x1a8>
	{
		gu8HifSizeDone = 1;
    2b46:	4b0b      	ldr	r3, [pc, #44]	; (2b74 <hif_receive+0x1b8>)
    2b48:	2201      	movs	r2, #1
    2b4a:	701a      	strb	r2, [r3, #0]

		/* set RX done */
		ret = hif_set_rx_done();
    2b4c:	231f      	movs	r3, #31
    2b4e:	18fc      	adds	r4, r7, r3
    2b50:	4b09      	ldr	r3, [pc, #36]	; (2b78 <hif_receive+0x1bc>)
    2b52:	4798      	blx	r3
    2b54:	0003      	movs	r3, r0
    2b56:	7023      	strb	r3, [r4, #0]
    2b58:	e004      	b.n	2b64 <hif_receive+0x1a8>
		}
		goto ERR1;
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;
    2b5a:	46c0      	nop			; (mov r8, r8)
    2b5c:	e002      	b.n	2b64 <hif_receive+0x1a8>


	size = (uint16)((reg >> 2) & 0xfff);
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
	if(ret != M2M_SUCCESS)goto ERR1;
    2b5e:	46c0      	nop			; (mov r8, r8)
    2b60:	e000      	b.n	2b64 <hif_receive+0x1a8>
		goto ERR1;
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
	if(ret != M2M_SUCCESS)goto ERR1;
    2b62:	46c0      	nop			; (mov r8, r8)
	}



ERR1:
	return ret;
    2b64:	231f      	movs	r3, #31
    2b66:	18fb      	adds	r3, r7, r3
    2b68:	781b      	ldrb	r3, [r3, #0]
    2b6a:	b25b      	sxtb	r3, r3
}
    2b6c:	0018      	movs	r0, r3
    2b6e:	46bd      	mov	sp, r7
    2b70:	b009      	add	sp, #36	; 0x24
    2b72:	bd90      	pop	{r4, r7, pc}
    2b74:	200000d2 	.word	0x200000d2
    2b78:	00001f89 	.word	0x00001f89
    2b7c:	00000269 	.word	0x00000269
    2b80:	00010f00 	.word	0x00010f00
    2b84:	00010c7c 	.word	0x00010c7c
    2b88:	0000f9e1 	.word	0x0000f9e1
    2b8c:	00010e08 	.word	0x00010e08
    2b90:	0000fb01 	.word	0x0000fb01
    2b94:	0000fa15 	.word	0x0000fa15
    2b98:	00001070 	.word	0x00001070
    2b9c:	0000411d 	.word	0x0000411d
    2ba0:	00001084 	.word	0x00001084
    2ba4:	0000027a 	.word	0x0000027a
    2ba8:	00010e28 	.word	0x00010e28
    2bac:	00010e6c 	.word	0x00010e6c
    2bb0:	00004191 	.word	0x00004191

00002bb4 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    2bb4:	b580      	push	{r7, lr}
    2bb6:	b084      	sub	sp, #16
    2bb8:	af00      	add	r7, sp, #0
    2bba:	0002      	movs	r2, r0
    2bbc:	6039      	str	r1, [r7, #0]
    2bbe:	1dfb      	adds	r3, r7, #7
    2bc0:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    2bc2:	230f      	movs	r3, #15
    2bc4:	18fb      	adds	r3, r7, r3
    2bc6:	2200      	movs	r2, #0
    2bc8:	701a      	strb	r2, [r3, #0]
	switch(u8Grp)
    2bca:	1dfb      	adds	r3, r7, #7
    2bcc:	781b      	ldrb	r3, [r3, #0]
    2bce:	2b07      	cmp	r3, #7
    2bd0:	d81c      	bhi.n	2c0c <hif_register_cb+0x58>
    2bd2:	009a      	lsls	r2, r3, #2
    2bd4:	4b1c      	ldr	r3, [pc, #112]	; (2c48 <hif_register_cb+0x94>)
    2bd6:	18d3      	adds	r3, r2, r3
    2bd8:	681b      	ldr	r3, [r3, #0]
    2bda:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
    2bdc:	4b1b      	ldr	r3, [pc, #108]	; (2c4c <hif_register_cb+0x98>)
    2bde:	683a      	ldr	r2, [r7, #0]
    2be0:	601a      	str	r2, [r3, #0]
			break;
    2be2:	e028      	b.n	2c36 <hif_register_cb+0x82>
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
    2be4:	4b1a      	ldr	r3, [pc, #104]	; (2c50 <hif_register_cb+0x9c>)
    2be6:	683a      	ldr	r2, [r7, #0]
    2be8:	601a      	str	r2, [r3, #0]
			break;
    2bea:	e024      	b.n	2c36 <hif_register_cb+0x82>
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
    2bec:	4b19      	ldr	r3, [pc, #100]	; (2c54 <hif_register_cb+0xa0>)
    2bee:	683a      	ldr	r2, [r7, #0]
    2bf0:	601a      	str	r2, [r3, #0]
			break;
    2bf2:	e020      	b.n	2c36 <hif_register_cb+0x82>
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
    2bf4:	4b18      	ldr	r3, [pc, #96]	; (2c58 <hif_register_cb+0xa4>)
    2bf6:	683a      	ldr	r2, [r7, #0]
    2bf8:	601a      	str	r2, [r3, #0]
			break;
    2bfa:	e01c      	b.n	2c36 <hif_register_cb+0x82>
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
    2bfc:	4b17      	ldr	r3, [pc, #92]	; (2c5c <hif_register_cb+0xa8>)
    2bfe:	683a      	ldr	r2, [r7, #0]
    2c00:	601a      	str	r2, [r3, #0]
			break;
    2c02:	e018      	b.n	2c36 <hif_register_cb+0x82>
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
    2c04:	4b16      	ldr	r3, [pc, #88]	; (2c60 <hif_register_cb+0xac>)
    2c06:	683a      	ldr	r2, [r7, #0]
    2c08:	601a      	str	r2, [r3, #0]
			break;
    2c0a:	e014      	b.n	2c36 <hif_register_cb+0x82>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
    2c0c:	4a15      	ldr	r2, [pc, #84]	; (2c64 <hif_register_cb+0xb0>)
    2c0e:	4916      	ldr	r1, [pc, #88]	; (2c68 <hif_register_cb+0xb4>)
    2c10:	4b16      	ldr	r3, [pc, #88]	; (2c6c <hif_register_cb+0xb8>)
    2c12:	0018      	movs	r0, r3
    2c14:	4b16      	ldr	r3, [pc, #88]	; (2c70 <hif_register_cb+0xbc>)
    2c16:	4798      	blx	r3
    2c18:	1dfb      	adds	r3, r7, #7
    2c1a:	781a      	ldrb	r2, [r3, #0]
    2c1c:	4b15      	ldr	r3, [pc, #84]	; (2c74 <hif_register_cb+0xc0>)
    2c1e:	0011      	movs	r1, r2
    2c20:	0018      	movs	r0, r3
    2c22:	4b13      	ldr	r3, [pc, #76]	; (2c70 <hif_register_cb+0xbc>)
    2c24:	4798      	blx	r3
    2c26:	200d      	movs	r0, #13
    2c28:	4b13      	ldr	r3, [pc, #76]	; (2c78 <hif_register_cb+0xc4>)
    2c2a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    2c2c:	230f      	movs	r3, #15
    2c2e:	18fb      	adds	r3, r7, r3
    2c30:	22f4      	movs	r2, #244	; 0xf4
    2c32:	701a      	strb	r2, [r3, #0]
			break;
    2c34:	46c0      	nop			; (mov r8, r8)
	}
	return ret;
    2c36:	230f      	movs	r3, #15
    2c38:	18fb      	adds	r3, r7, r3
    2c3a:	781b      	ldrb	r3, [r3, #0]
    2c3c:	b25b      	sxtb	r3, r3
}
    2c3e:	0018      	movs	r0, r3
    2c40:	46bd      	mov	sp, r7
    2c42:	b004      	add	sp, #16
    2c44:	bd80      	pop	{r7, pc}
    2c46:	46c0      	nop			; (mov r8, r8)
    2c48:	00010ebc 	.word	0x00010ebc
    2c4c:	200000d8 	.word	0x200000d8
    2c50:	200000d4 	.word	0x200000d4
    2c54:	200000dc 	.word	0x200000dc
    2c58:	200000e4 	.word	0x200000e4
    2c5c:	200000e8 	.word	0x200000e8
    2c60:	200000e0 	.word	0x200000e0
    2c64:	000002b9 	.word	0x000002b9
    2c68:	00010f0c 	.word	0x00010f0c
    2c6c:	00010c7c 	.word	0x00010c7c
    2c70:	0000f9e1 	.word	0x0000f9e1
    2c74:	00010eb0 	.word	0x00010eb0
    2c78:	0000fa15 	.word	0x0000fa15

00002c7c <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    2c7c:	b590      	push	{r4, r7, lr}
    2c7e:	b0ad      	sub	sp, #180	; 0xb4
    2c80:	af02      	add	r7, sp, #8
    2c82:	603a      	str	r2, [r7, #0]
    2c84:	1dfb      	adds	r3, r7, #7
    2c86:	1c02      	adds	r2, r0, #0
    2c88:	701a      	strb	r2, [r3, #0]
    2c8a:	1d3b      	adds	r3, r7, #4
    2c8c:	1c0a      	adds	r2, r1, #0
    2c8e:	801a      	strh	r2, [r3, #0]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    2c90:	1dfb      	adds	r3, r7, #7
    2c92:	781b      	ldrb	r3, [r3, #0]
    2c94:	2b2c      	cmp	r3, #44	; 0x2c
    2c96:	d116      	bne.n	2cc6 <m2m_wifi_cb+0x4a>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    2c98:	239c      	movs	r3, #156	; 0x9c
    2c9a:	18f9      	adds	r1, r7, r3
    2c9c:	6838      	ldr	r0, [r7, #0]
    2c9e:	2300      	movs	r3, #0
    2ca0:	2204      	movs	r2, #4
    2ca2:	4ccc      	ldr	r4, [pc, #816]	; (2fd4 <m2m_wifi_cb+0x358>)
    2ca4:	47a0      	blx	r4
    2ca6:	1e03      	subs	r3, r0, #0
    2ca8:	d000      	beq.n	2cac <m2m_wifi_cb+0x30>
    2caa:	e1b6      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    2cac:	4bca      	ldr	r3, [pc, #808]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2cae:	681b      	ldr	r3, [r3, #0]
    2cb0:	2b00      	cmp	r3, #0
    2cb2:	d100      	bne.n	2cb6 <m2m_wifi_cb+0x3a>
    2cb4:	e1b1      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    2cb6:	4bc8      	ldr	r3, [pc, #800]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2cb8:	681b      	ldr	r3, [r3, #0]
    2cba:	229c      	movs	r2, #156	; 0x9c
    2cbc:	18ba      	adds	r2, r7, r2
    2cbe:	0011      	movs	r1, r2
    2cc0:	202c      	movs	r0, #44	; 0x2c
    2cc2:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2cc4:	e1a9      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    2cc6:	1dfb      	adds	r3, r7, #7
    2cc8:	781b      	ldrb	r3, [r3, #0]
    2cca:	2b1b      	cmp	r3, #27
    2ccc:	d116      	bne.n	2cfc <m2m_wifi_cb+0x80>
	{
		tstrSystemTime strSysTime;
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    2cce:	2394      	movs	r3, #148	; 0x94
    2cd0:	18f9      	adds	r1, r7, r3
    2cd2:	6838      	ldr	r0, [r7, #0]
    2cd4:	2300      	movs	r3, #0
    2cd6:	2208      	movs	r2, #8
    2cd8:	4cbe      	ldr	r4, [pc, #760]	; (2fd4 <m2m_wifi_cb+0x358>)
    2cda:	47a0      	blx	r4
    2cdc:	1e03      	subs	r3, r0, #0
    2cde:	d000      	beq.n	2ce2 <m2m_wifi_cb+0x66>
    2ce0:	e19b      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    2ce2:	4bbd      	ldr	r3, [pc, #756]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2ce4:	681b      	ldr	r3, [r3, #0]
    2ce6:	2b00      	cmp	r3, #0
    2ce8:	d100      	bne.n	2cec <m2m_wifi_cb+0x70>
    2cea:	e196      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    2cec:	4bba      	ldr	r3, [pc, #744]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2cee:	681b      	ldr	r3, [r3, #0]
    2cf0:	2294      	movs	r2, #148	; 0x94
    2cf2:	18ba      	adds	r2, r7, r2
    2cf4:	0011      	movs	r1, r2
    2cf6:	201b      	movs	r0, #27
    2cf8:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2cfa:	e18e      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    2cfc:	1dfb      	adds	r3, r7, #7
    2cfe:	781b      	ldrb	r3, [r3, #0]
    2d00:	2b06      	cmp	r3, #6
    2d02:	d116      	bne.n	2d32 <m2m_wifi_cb+0xb6>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    2d04:	230c      	movs	r3, #12
    2d06:	18f9      	adds	r1, r7, r3
    2d08:	6838      	ldr	r0, [r7, #0]
    2d0a:	2301      	movs	r3, #1
    2d0c:	2230      	movs	r2, #48	; 0x30
    2d0e:	4cb1      	ldr	r4, [pc, #708]	; (2fd4 <m2m_wifi_cb+0x358>)
    2d10:	47a0      	blx	r4
    2d12:	1e03      	subs	r3, r0, #0
    2d14:	d000      	beq.n	2d18 <m2m_wifi_cb+0x9c>
    2d16:	e180      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
    2d18:	4baf      	ldr	r3, [pc, #700]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2d1a:	681b      	ldr	r3, [r3, #0]
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d100      	bne.n	2d22 <m2m_wifi_cb+0xa6>
    2d20:	e17b      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    2d22:	4bad      	ldr	r3, [pc, #692]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2d24:	681b      	ldr	r3, [r3, #0]
    2d26:	220c      	movs	r2, #12
    2d28:	18ba      	adds	r2, r7, r2
    2d2a:	0011      	movs	r1, r2
    2d2c:	2006      	movs	r0, #6
    2d2e:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2d30:	e173      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    2d32:	1dfb      	adds	r3, r7, #7
    2d34:	781b      	ldrb	r3, [r3, #0]
    2d36:	2b0e      	cmp	r3, #14
    2d38:	d100      	bne.n	2d3c <m2m_wifi_cb+0xc0>
    2d3a:	e16e      	b.n	301a <m2m_wifi_cb+0x39e>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    2d3c:	1dfb      	adds	r3, r7, #7
    2d3e:	781b      	ldrb	r3, [r3, #0]
    2d40:	2b32      	cmp	r3, #50	; 0x32
    2d42:	d116      	bne.n	2d72 <m2m_wifi_cb+0xf6>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    2d44:	2384      	movs	r3, #132	; 0x84
    2d46:	18f9      	adds	r1, r7, r3
    2d48:	6838      	ldr	r0, [r7, #0]
    2d4a:	2300      	movs	r3, #0
    2d4c:	2210      	movs	r2, #16
    2d4e:	4ca1      	ldr	r4, [pc, #644]	; (2fd4 <m2m_wifi_cb+0x358>)
    2d50:	47a0      	blx	r4
    2d52:	1e03      	subs	r3, r0, #0
    2d54:	d000      	beq.n	2d58 <m2m_wifi_cb+0xdc>
    2d56:	e160      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    2d58:	4b9f      	ldr	r3, [pc, #636]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2d5a:	681b      	ldr	r3, [r3, #0]
    2d5c:	2b00      	cmp	r3, #0
    2d5e:	d100      	bne.n	2d62 <m2m_wifi_cb+0xe6>
    2d60:	e15b      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    2d62:	4b9d      	ldr	r3, [pc, #628]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2d64:	681b      	ldr	r3, [r3, #0]
    2d66:	2284      	movs	r2, #132	; 0x84
    2d68:	18ba      	adds	r2, r7, r2
    2d6a:	0011      	movs	r1, r2
    2d6c:	2032      	movs	r0, #50	; 0x32
    2d6e:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2d70:	e153      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    2d72:	1dfb      	adds	r3, r7, #7
    2d74:	781b      	ldrb	r3, [r3, #0]
    2d76:	2b2f      	cmp	r3, #47	; 0x2f
    2d78:	d11d      	bne.n	2db6 <m2m_wifi_cb+0x13a>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    2d7a:	230c      	movs	r3, #12
    2d7c:	18fb      	adds	r3, r7, r3
    2d7e:	2264      	movs	r2, #100	; 0x64
    2d80:	2100      	movs	r1, #0
    2d82:	0018      	movs	r0, r3
    2d84:	4b95      	ldr	r3, [pc, #596]	; (2fdc <m2m_wifi_cb+0x360>)
    2d86:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    2d88:	230c      	movs	r3, #12
    2d8a:	18f9      	adds	r1, r7, r3
    2d8c:	6838      	ldr	r0, [r7, #0]
    2d8e:	2300      	movs	r3, #0
    2d90:	2264      	movs	r2, #100	; 0x64
    2d92:	4c90      	ldr	r4, [pc, #576]	; (2fd4 <m2m_wifi_cb+0x358>)
    2d94:	47a0      	blx	r4
    2d96:	1e03      	subs	r3, r0, #0
    2d98:	d000      	beq.n	2d9c <m2m_wifi_cb+0x120>
    2d9a:	e13e      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    2d9c:	4b8e      	ldr	r3, [pc, #568]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2d9e:	681b      	ldr	r3, [r3, #0]
    2da0:	2b00      	cmp	r3, #0
    2da2:	d100      	bne.n	2da6 <m2m_wifi_cb+0x12a>
    2da4:	e139      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    2da6:	4b8c      	ldr	r3, [pc, #560]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2da8:	681b      	ldr	r3, [r3, #0]
    2daa:	220c      	movs	r2, #12
    2dac:	18ba      	adds	r2, r7, r2
    2dae:	0011      	movs	r1, r2
    2db0:	202f      	movs	r0, #47	; 0x2f
    2db2:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2db4:	e131      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    2db6:	1dfb      	adds	r3, r7, #7
    2db8:	781b      	ldrb	r3, [r3, #0]
    2dba:	2b34      	cmp	r3, #52	; 0x34
    2dbc:	d13a      	bne.n	2e34 <m2m_wifi_cb+0x1b8>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    2dbe:	2380      	movs	r3, #128	; 0x80
    2dc0:	18f9      	adds	r1, r7, r3
    2dc2:	6838      	ldr	r0, [r7, #0]
    2dc4:	2300      	movs	r3, #0
    2dc6:	2204      	movs	r2, #4
    2dc8:	4c82      	ldr	r4, [pc, #520]	; (2fd4 <m2m_wifi_cb+0x358>)
    2dca:	47a0      	blx	r4
    2dcc:	1e03      	subs	r3, r0, #0
    2dce:	d000      	beq.n	2dd2 <m2m_wifi_cb+0x156>
    2dd0:	e123      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    2dd2:	4b83      	ldr	r3, [pc, #524]	; (2fe0 <m2m_wifi_cb+0x364>)
    2dd4:	0018      	movs	r0, r3
    2dd6:	4b83      	ldr	r3, [pc, #524]	; (2fe4 <m2m_wifi_cb+0x368>)
    2dd8:	4798      	blx	r3
    2dda:	2380      	movs	r3, #128	; 0x80
    2ddc:	18fb      	adds	r3, r7, r3
    2dde:	681b      	ldr	r3, [r3, #0]
    2de0:	001a      	movs	r2, r3
    2de2:	23ff      	movs	r3, #255	; 0xff
    2de4:	401a      	ands	r2, r3
    2de6:	0011      	movs	r1, r2
    2de8:	2380      	movs	r3, #128	; 0x80
    2dea:	18fb      	adds	r3, r7, r3
    2dec:	681b      	ldr	r3, [r3, #0]
    2dee:	0a1b      	lsrs	r3, r3, #8
    2df0:	001a      	movs	r2, r3
    2df2:	23ff      	movs	r3, #255	; 0xff
    2df4:	401a      	ands	r2, r3
    2df6:	2380      	movs	r3, #128	; 0x80
    2df8:	18fb      	adds	r3, r7, r3
    2dfa:	681b      	ldr	r3, [r3, #0]
    2dfc:	0c1b      	lsrs	r3, r3, #16
    2dfe:	0018      	movs	r0, r3
    2e00:	23ff      	movs	r3, #255	; 0xff
    2e02:	4018      	ands	r0, r3
    2e04:	0004      	movs	r4, r0
    2e06:	2380      	movs	r3, #128	; 0x80
    2e08:	18fb      	adds	r3, r7, r3
    2e0a:	681b      	ldr	r3, [r3, #0]
    2e0c:	0e1b      	lsrs	r3, r3, #24
    2e0e:	4876      	ldr	r0, [pc, #472]	; (2fe8 <m2m_wifi_cb+0x36c>)
    2e10:	9300      	str	r3, [sp, #0]
    2e12:	0023      	movs	r3, r4
    2e14:	4c73      	ldr	r4, [pc, #460]	; (2fe4 <m2m_wifi_cb+0x368>)
    2e16:	47a0      	blx	r4
    2e18:	200d      	movs	r0, #13
    2e1a:	4b74      	ldr	r3, [pc, #464]	; (2fec <m2m_wifi_cb+0x370>)
    2e1c:	4798      	blx	r3
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
    2e1e:	4b6e      	ldr	r3, [pc, #440]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2e20:	681b      	ldr	r3, [r3, #0]
    2e22:	2b00      	cmp	r3, #0
    2e24:	d100      	bne.n	2e28 <m2m_wifi_cb+0x1ac>
    2e26:	e0f8      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    2e28:	4b6b      	ldr	r3, [pc, #428]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2e2a:	681b      	ldr	r3, [r3, #0]
    2e2c:	2100      	movs	r1, #0
    2e2e:	2034      	movs	r0, #52	; 0x34
    2e30:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2e32:	e0f2      	b.n	301a <m2m_wifi_cb+0x39e>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    2e34:	1dfb      	adds	r3, r7, #7
    2e36:	781b      	ldrb	r3, [r3, #0]
    2e38:	2b11      	cmp	r3, #17
    2e3a:	d11e      	bne.n	2e7a <m2m_wifi_cb+0x1fe>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
    2e3c:	4b6c      	ldr	r3, [pc, #432]	; (2ff0 <m2m_wifi_cb+0x374>)
    2e3e:	2200      	movs	r2, #0
    2e40:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    2e42:	237c      	movs	r3, #124	; 0x7c
    2e44:	18f9      	adds	r1, r7, r3
    2e46:	6838      	ldr	r0, [r7, #0]
    2e48:	2300      	movs	r3, #0
    2e4a:	2204      	movs	r2, #4
    2e4c:	4c61      	ldr	r4, [pc, #388]	; (2fd4 <m2m_wifi_cb+0x358>)
    2e4e:	47a0      	blx	r4
    2e50:	1e03      	subs	r3, r0, #0
    2e52:	d000      	beq.n	2e56 <m2m_wifi_cb+0x1da>
    2e54:	e0e1      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			gu8ChNum = strState.u8NumofCh;
    2e56:	237c      	movs	r3, #124	; 0x7c
    2e58:	18fb      	adds	r3, r7, r3
    2e5a:	781a      	ldrb	r2, [r3, #0]
    2e5c:	4b65      	ldr	r3, [pc, #404]	; (2ff4 <m2m_wifi_cb+0x378>)
    2e5e:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    2e60:	4b5d      	ldr	r3, [pc, #372]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2e62:	681b      	ldr	r3, [r3, #0]
    2e64:	2b00      	cmp	r3, #0
    2e66:	d100      	bne.n	2e6a <m2m_wifi_cb+0x1ee>
    2e68:	e0d7      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    2e6a:	4b5b      	ldr	r3, [pc, #364]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2e6c:	681b      	ldr	r3, [r3, #0]
    2e6e:	227c      	movs	r2, #124	; 0x7c
    2e70:	18ba      	adds	r2, r7, r2
    2e72:	0011      	movs	r1, r2
    2e74:	2011      	movs	r0, #17
    2e76:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2e78:	e0cf      	b.n	301a <m2m_wifi_cb+0x39e>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    2e7a:	1dfb      	adds	r3, r7, #7
    2e7c:	781b      	ldrb	r3, [r3, #0]
    2e7e:	2b13      	cmp	r3, #19
    2e80:	d116      	bne.n	2eb0 <m2m_wifi_cb+0x234>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    2e82:	230c      	movs	r3, #12
    2e84:	18f9      	adds	r1, r7, r3
    2e86:	6838      	ldr	r0, [r7, #0]
    2e88:	2300      	movs	r3, #0
    2e8a:	222c      	movs	r2, #44	; 0x2c
    2e8c:	4c51      	ldr	r4, [pc, #324]	; (2fd4 <m2m_wifi_cb+0x358>)
    2e8e:	47a0      	blx	r4
    2e90:	1e03      	subs	r3, r0, #0
    2e92:	d000      	beq.n	2e96 <m2m_wifi_cb+0x21a>
    2e94:	e0c1      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    2e96:	4b50      	ldr	r3, [pc, #320]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2e98:	681b      	ldr	r3, [r3, #0]
    2e9a:	2b00      	cmp	r3, #0
    2e9c:	d100      	bne.n	2ea0 <m2m_wifi_cb+0x224>
    2e9e:	e0bc      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    2ea0:	4b4d      	ldr	r3, [pc, #308]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2ea2:	681b      	ldr	r3, [r3, #0]
    2ea4:	220c      	movs	r2, #12
    2ea6:	18ba      	adds	r2, r7, r2
    2ea8:	0011      	movs	r1, r2
    2eaa:	2013      	movs	r0, #19
    2eac:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2eae:	e0b4      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    2eb0:	1dfb      	adds	r3, r7, #7
    2eb2:	781b      	ldrb	r3, [r3, #0]
    2eb4:	2b04      	cmp	r3, #4
    2eb6:	d116      	bne.n	2ee6 <m2m_wifi_cb+0x26a>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    2eb8:	23a0      	movs	r3, #160	; 0xa0
    2eba:	18f9      	adds	r1, r7, r3
    2ebc:	6838      	ldr	r0, [r7, #0]
    2ebe:	2300      	movs	r3, #0
    2ec0:	2204      	movs	r2, #4
    2ec2:	4c44      	ldr	r4, [pc, #272]	; (2fd4 <m2m_wifi_cb+0x358>)
    2ec4:	47a0      	blx	r4
    2ec6:	1e03      	subs	r3, r0, #0
    2ec8:	d000      	beq.n	2ecc <m2m_wifi_cb+0x250>
    2eca:	e0a6      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    2ecc:	4b42      	ldr	r3, [pc, #264]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2ece:	681b      	ldr	r3, [r3, #0]
    2ed0:	2b00      	cmp	r3, #0
    2ed2:	d100      	bne.n	2ed6 <m2m_wifi_cb+0x25a>
    2ed4:	e0a1      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    2ed6:	4b40      	ldr	r3, [pc, #256]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2ed8:	681b      	ldr	r3, [r3, #0]
    2eda:	22a0      	movs	r2, #160	; 0xa0
    2edc:	18ba      	adds	r2, r7, r2
    2ede:	0011      	movs	r1, r2
    2ee0:	2004      	movs	r0, #4
    2ee2:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2ee4:	e099      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    2ee6:	1dfb      	adds	r3, r7, #7
    2ee8:	781b      	ldrb	r3, [r3, #0]
    2eea:	2b65      	cmp	r3, #101	; 0x65
    2eec:	d116      	bne.n	2f1c <m2m_wifi_cb+0x2a0>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    2eee:	23a0      	movs	r3, #160	; 0xa0
    2ef0:	18f9      	adds	r1, r7, r3
    2ef2:	6838      	ldr	r0, [r7, #0]
    2ef4:	2300      	movs	r3, #0
    2ef6:	2204      	movs	r2, #4
    2ef8:	4c36      	ldr	r4, [pc, #216]	; (2fd4 <m2m_wifi_cb+0x358>)
    2efa:	47a0      	blx	r4
    2efc:	1e03      	subs	r3, r0, #0
    2efe:	d000      	beq.n	2f02 <m2m_wifi_cb+0x286>
    2f00:	e08b      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    2f02:	4b35      	ldr	r3, [pc, #212]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2f04:	681b      	ldr	r3, [r3, #0]
    2f06:	2b00      	cmp	r3, #0
    2f08:	d100      	bne.n	2f0c <m2m_wifi_cb+0x290>
    2f0a:	e086      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    2f0c:	4b32      	ldr	r3, [pc, #200]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2f0e:	681b      	ldr	r3, [r3, #0]
    2f10:	22a0      	movs	r2, #160	; 0xa0
    2f12:	18ba      	adds	r2, r7, r2
    2f14:	0011      	movs	r1, r2
    2f16:	2065      	movs	r0, #101	; 0x65
    2f18:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2f1a:	e07e      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    2f1c:	1dfb      	adds	r3, r7, #7
    2f1e:	781b      	ldrb	r3, [r3, #0]
    2f20:	2b09      	cmp	r3, #9
    2f22:	d116      	bne.n	2f52 <m2m_wifi_cb+0x2d6>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    2f24:	230c      	movs	r3, #12
    2f26:	18f9      	adds	r1, r7, r3
    2f28:	6838      	ldr	r0, [r7, #0]
    2f2a:	2301      	movs	r3, #1
    2f2c:	2264      	movs	r2, #100	; 0x64
    2f2e:	4c29      	ldr	r4, [pc, #164]	; (2fd4 <m2m_wifi_cb+0x358>)
    2f30:	47a0      	blx	r4
    2f32:	1e03      	subs	r3, r0, #0
    2f34:	d000      	beq.n	2f38 <m2m_wifi_cb+0x2bc>
    2f36:	e070      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
    2f38:	4b27      	ldr	r3, [pc, #156]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2f3a:	681b      	ldr	r3, [r3, #0]
    2f3c:	2b00      	cmp	r3, #0
    2f3e:	d100      	bne.n	2f42 <m2m_wifi_cb+0x2c6>
    2f40:	e06b      	b.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    2f42:	4b25      	ldr	r3, [pc, #148]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2f44:	681b      	ldr	r3, [r3, #0]
    2f46:	220c      	movs	r2, #12
    2f48:	18ba      	adds	r2, r7, r2
    2f4a:	0011      	movs	r1, r2
    2f4c:	2009      	movs	r0, #9
    2f4e:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2f50:	e063      	b.n	301a <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    2f52:	1dfb      	adds	r3, r7, #7
    2f54:	781b      	ldrb	r3, [r3, #0]
    2f56:	2b2a      	cmp	r3, #42	; 0x2a
    2f58:	d114      	bne.n	2f84 <m2m_wifi_cb+0x308>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    2f5a:	2378      	movs	r3, #120	; 0x78
    2f5c:	18f9      	adds	r1, r7, r3
    2f5e:	6838      	ldr	r0, [r7, #0]
    2f60:	2301      	movs	r3, #1
    2f62:	2204      	movs	r2, #4
    2f64:	4c1b      	ldr	r4, [pc, #108]	; (2fd4 <m2m_wifi_cb+0x358>)
    2f66:	47a0      	blx	r4
    2f68:	1e03      	subs	r3, r0, #0
    2f6a:	d156      	bne.n	301a <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
    2f6c:	4b1a      	ldr	r3, [pc, #104]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2f6e:	681b      	ldr	r3, [r3, #0]
    2f70:	2b00      	cmp	r3, #0
    2f72:	d052      	beq.n	301a <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    2f74:	4b18      	ldr	r3, [pc, #96]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2f76:	681b      	ldr	r3, [r3, #0]
    2f78:	2278      	movs	r2, #120	; 0x78
    2f7a:	18ba      	adds	r2, r7, r2
    2f7c:	0011      	movs	r1, r2
    2f7e:	202a      	movs	r0, #42	; 0x2a
    2f80:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2f82:	e04a      	b.n	301a <m2m_wifi_cb+0x39e>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    2f84:	1dfb      	adds	r3, r7, #7
    2f86:	781b      	ldrb	r3, [r3, #0]
    2f88:	2b20      	cmp	r3, #32
    2f8a:	d135      	bne.n	2ff8 <m2m_wifi_cb+0x37c>
	{
		tstrPrng strPrng;
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    2f8c:	2370      	movs	r3, #112	; 0x70
    2f8e:	18f9      	adds	r1, r7, r3
    2f90:	6838      	ldr	r0, [r7, #0]
    2f92:	2300      	movs	r3, #0
    2f94:	2208      	movs	r2, #8
    2f96:	4c0f      	ldr	r4, [pc, #60]	; (2fd4 <m2m_wifi_cb+0x358>)
    2f98:	47a0      	blx	r4
    2f9a:	1e03      	subs	r3, r0, #0
    2f9c:	d13d      	bne.n	301a <m2m_wifi_cb+0x39e>
		{
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    2f9e:	683b      	ldr	r3, [r7, #0]
    2fa0:	3308      	adds	r3, #8
    2fa2:	0018      	movs	r0, r3
    2fa4:	2370      	movs	r3, #112	; 0x70
    2fa6:	18fb      	adds	r3, r7, r3
    2fa8:	6819      	ldr	r1, [r3, #0]
    2faa:	2370      	movs	r3, #112	; 0x70
    2fac:	18fb      	adds	r3, r7, r3
    2fae:	889a      	ldrh	r2, [r3, #4]
    2fb0:	2301      	movs	r3, #1
    2fb2:	4c08      	ldr	r4, [pc, #32]	; (2fd4 <m2m_wifi_cb+0x358>)
    2fb4:	47a0      	blx	r4
    2fb6:	1e03      	subs	r3, r0, #0
    2fb8:	d12f      	bne.n	301a <m2m_wifi_cb+0x39e>
			{
				if(gpfAppWifiCb)
    2fba:	4b07      	ldr	r3, [pc, #28]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2fbc:	681b      	ldr	r3, [r3, #0]
    2fbe:	2b00      	cmp	r3, #0
    2fc0:	d02b      	beq.n	301a <m2m_wifi_cb+0x39e>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    2fc2:	4b05      	ldr	r3, [pc, #20]	; (2fd8 <m2m_wifi_cb+0x35c>)
    2fc4:	681b      	ldr	r3, [r3, #0]
    2fc6:	2270      	movs	r2, #112	; 0x70
    2fc8:	18ba      	adds	r2, r7, r2
    2fca:	0011      	movs	r1, r2
    2fcc:	2020      	movs	r0, #32
    2fce:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    2fd0:	e023      	b.n	301a <m2m_wifi_cb+0x39e>
    2fd2:	46c0      	nop			; (mov r8, r8)
    2fd4:	000029bd 	.word	0x000029bd
    2fd8:	200000f0 	.word	0x200000f0
    2fdc:	00001e01 	.word	0x00001e01
    2fe0:	00010f1c 	.word	0x00010f1c
    2fe4:	0000f9e1 	.word	0x0000f9e1
    2fe8:	00010f28 	.word	0x00010f28
    2fec:	0000fa15 	.word	0x0000fa15
    2ff0:	200000ed 	.word	0x200000ed
    2ff4:	200000ec 	.word	0x200000ec
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    2ff8:	2395      	movs	r3, #149	; 0x95
    2ffa:	005a      	lsls	r2, r3, #1
    2ffc:	4909      	ldr	r1, [pc, #36]	; (3024 <m2m_wifi_cb+0x3a8>)
    2ffe:	4b0a      	ldr	r3, [pc, #40]	; (3028 <m2m_wifi_cb+0x3ac>)
    3000:	0018      	movs	r0, r3
    3002:	4b0a      	ldr	r3, [pc, #40]	; (302c <m2m_wifi_cb+0x3b0>)
    3004:	4798      	blx	r3
    3006:	1dfb      	adds	r3, r7, #7
    3008:	781a      	ldrb	r2, [r3, #0]
    300a:	4b09      	ldr	r3, [pc, #36]	; (3030 <m2m_wifi_cb+0x3b4>)
    300c:	0011      	movs	r1, r2
    300e:	0018      	movs	r0, r3
    3010:	4b06      	ldr	r3, [pc, #24]	; (302c <m2m_wifi_cb+0x3b0>)
    3012:	4798      	blx	r3
    3014:	200d      	movs	r0, #13
    3016:	4b07      	ldr	r3, [pc, #28]	; (3034 <m2m_wifi_cb+0x3b8>)
    3018:	4798      	blx	r3
	}
}
    301a:	46c0      	nop			; (mov r8, r8)
    301c:	46bd      	mov	sp, r7
    301e:	b02b      	add	sp, #172	; 0xac
    3020:	bd90      	pop	{r4, r7, pc}
    3022:	46c0      	nop			; (mov r8, r8)
    3024:	00011240 	.word	0x00011240
    3028:	00010f48 	.word	0x00010f48
    302c:	0000f9e1 	.word	0x0000f9e1
    3030:	00010f5c 	.word	0x00010f5c
    3034:	0000fa15 	.word	0x0000fa15

00003038 <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    3038:	b590      	push	{r4, r7, lr}
    303a:	b08d      	sub	sp, #52	; 0x34
    303c:	af00      	add	r7, sp, #0
    303e:	6078      	str	r0, [r7, #4]
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
    3040:	232f      	movs	r3, #47	; 0x2f
    3042:	18fb      	adds	r3, r7, r3
    3044:	2200      	movs	r2, #0
    3046:	701a      	strb	r2, [r3, #0]
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    3048:	230b      	movs	r3, #11
    304a:	18fb      	adds	r3, r7, r3
    304c:	2201      	movs	r2, #1
    304e:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    3050:	687b      	ldr	r3, [r7, #4]
    3052:	2b00      	cmp	r3, #0
    3054:	d104      	bne.n	3060 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    3056:	232f      	movs	r3, #47	; 0x2f
    3058:	18fb      	adds	r3, r7, r3
    305a:	22f4      	movs	r2, #244	; 0xf4
    305c:	701a      	strb	r2, [r3, #0]
		goto _EXIT0;
    305e:	e085      	b.n	316c <m2m_wifi_init+0x134>
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    3060:	687b      	ldr	r3, [r7, #4]
    3062:	681a      	ldr	r2, [r3, #0]
    3064:	4b45      	ldr	r3, [pc, #276]	; (317c <m2m_wifi_init+0x144>)
    3066:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    3068:	4b45      	ldr	r3, [pc, #276]	; (3180 <m2m_wifi_init+0x148>)
    306a:	2200      	movs	r2, #0
    306c:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    306e:	232f      	movs	r3, #47	; 0x2f
    3070:	18fc      	adds	r4, r7, r3
    3072:	230b      	movs	r3, #11
    3074:	18fb      	adds	r3, r7, r3
    3076:	0018      	movs	r0, r3
    3078:	4b42      	ldr	r3, [pc, #264]	; (3184 <m2m_wifi_init+0x14c>)
    307a:	4798      	blx	r3
    307c:	0003      	movs	r3, r0
    307e:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    3080:	232f      	movs	r3, #47	; 0x2f
    3082:	18fb      	adds	r3, r7, r3
    3084:	781b      	ldrb	r3, [r3, #0]
    3086:	b25b      	sxtb	r3, r3
    3088:	2b00      	cmp	r3, #0
    308a:	d16c      	bne.n	3166 <m2m_wifi_init+0x12e>
	/* Initialize host interface module */
	ret = hif_init(NULL);
    308c:	232f      	movs	r3, #47	; 0x2f
    308e:	18fc      	adds	r4, r7, r3
    3090:	2000      	movs	r0, #0
    3092:	4b3d      	ldr	r3, [pc, #244]	; (3188 <m2m_wifi_init+0x150>)
    3094:	4798      	blx	r3
    3096:	0003      	movs	r3, r0
    3098:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    309a:	232f      	movs	r3, #47	; 0x2f
    309c:	18fb      	adds	r3, r7, r3
    309e:	781b      	ldrb	r3, [r3, #0]
    30a0:	b25b      	sxtb	r3, r3
    30a2:	2b00      	cmp	r3, #0
    30a4:	d15a      	bne.n	315c <m2m_wifi_init+0x124>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    30a6:	4b39      	ldr	r3, [pc, #228]	; (318c <m2m_wifi_init+0x154>)
    30a8:	0019      	movs	r1, r3
    30aa:	2001      	movs	r0, #1
    30ac:	4b38      	ldr	r3, [pc, #224]	; (3190 <m2m_wifi_init+0x158>)
    30ae:	4798      	blx	r3

	ret = nm_get_firmware_info(&strtmp);
    30b0:	232f      	movs	r3, #47	; 0x2f
    30b2:	18fc      	adds	r4, r7, r3
    30b4:	230c      	movs	r3, #12
    30b6:	18fb      	adds	r3, r7, r3
    30b8:	0018      	movs	r0, r3
    30ba:	4b36      	ldr	r3, [pc, #216]	; (3194 <m2m_wifi_init+0x15c>)
    30bc:	4798      	blx	r3
    30be:	0003      	movs	r3, r0
    30c0:	7023      	strb	r3, [r4, #0]

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
    30c2:	4b35      	ldr	r3, [pc, #212]	; (3198 <m2m_wifi_init+0x160>)
    30c4:	0018      	movs	r0, r3
    30c6:	4b35      	ldr	r3, [pc, #212]	; (319c <m2m_wifi_init+0x164>)
    30c8:	4798      	blx	r3
    30ca:	230c      	movs	r3, #12
    30cc:	18fb      	adds	r3, r7, r3
    30ce:	791b      	ldrb	r3, [r3, #4]
    30d0:	0019      	movs	r1, r3
    30d2:	230c      	movs	r3, #12
    30d4:	18fb      	adds	r3, r7, r3
    30d6:	795b      	ldrb	r3, [r3, #5]
    30d8:	001a      	movs	r2, r3
    30da:	230c      	movs	r3, #12
    30dc:	18fb      	adds	r3, r7, r3
    30de:	799b      	ldrb	r3, [r3, #6]
    30e0:	482f      	ldr	r0, [pc, #188]	; (31a0 <m2m_wifi_init+0x168>)
    30e2:	4c2e      	ldr	r4, [pc, #184]	; (319c <m2m_wifi_init+0x164>)
    30e4:	47a0      	blx	r4
    30e6:	200d      	movs	r0, #13
    30e8:	4b2e      	ldr	r3, [pc, #184]	; (31a4 <m2m_wifi_init+0x16c>)
    30ea:	4798      	blx	r3
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    30ec:	4b2a      	ldr	r3, [pc, #168]	; (3198 <m2m_wifi_init+0x160>)
    30ee:	0018      	movs	r0, r3
    30f0:	4b2a      	ldr	r3, [pc, #168]	; (319c <m2m_wifi_init+0x164>)
    30f2:	4798      	blx	r3
    30f4:	230c      	movs	r3, #12
    30f6:	18fb      	adds	r3, r7, r3
    30f8:	79db      	ldrb	r3, [r3, #7]
    30fa:	0019      	movs	r1, r3
    30fc:	230c      	movs	r3, #12
    30fe:	18fb      	adds	r3, r7, r3
    3100:	7a1b      	ldrb	r3, [r3, #8]
    3102:	001a      	movs	r2, r3
    3104:	230c      	movs	r3, #12
    3106:	18fb      	adds	r3, r7, r3
    3108:	7a5b      	ldrb	r3, [r3, #9]
    310a:	4827      	ldr	r0, [pc, #156]	; (31a8 <m2m_wifi_init+0x170>)
    310c:	4c23      	ldr	r4, [pc, #140]	; (319c <m2m_wifi_init+0x164>)
    310e:	47a0      	blx	r4
    3110:	200d      	movs	r0, #13
    3112:	4b24      	ldr	r3, [pc, #144]	; (31a4 <m2m_wifi_init+0x16c>)
    3114:	4798      	blx	r3
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
    3116:	4b20      	ldr	r3, [pc, #128]	; (3198 <m2m_wifi_init+0x160>)
    3118:	0018      	movs	r0, r3
    311a:	4b20      	ldr	r3, [pc, #128]	; (319c <m2m_wifi_init+0x164>)
    311c:	4798      	blx	r3
    311e:	4823      	ldr	r0, [pc, #140]	; (31ac <m2m_wifi_init+0x174>)
    3120:	2300      	movs	r3, #0
    3122:	2203      	movs	r2, #3
    3124:	2113      	movs	r1, #19
    3126:	4c1d      	ldr	r4, [pc, #116]	; (319c <m2m_wifi_init+0x164>)
    3128:	47a0      	blx	r4
    312a:	200d      	movs	r0, #13
    312c:	4b1d      	ldr	r3, [pc, #116]	; (31a4 <m2m_wifi_init+0x16c>)
    312e:	4798      	blx	r3
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    3130:	232f      	movs	r3, #47	; 0x2f
    3132:	18fb      	adds	r3, r7, r3
    3134:	781b      	ldrb	r3, [r3, #0]
    3136:	b25b      	sxtb	r3, r3
    3138:	330d      	adds	r3, #13
    313a:	d116      	bne.n	316a <m2m_wifi_init+0x132>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
    313c:	23d6      	movs	r3, #214	; 0xd6
    313e:	33ff      	adds	r3, #255	; 0xff
    3140:	001a      	movs	r2, r3
    3142:	491b      	ldr	r1, [pc, #108]	; (31b0 <m2m_wifi_init+0x178>)
    3144:	4b1b      	ldr	r3, [pc, #108]	; (31b4 <m2m_wifi_init+0x17c>)
    3146:	0018      	movs	r0, r3
    3148:	4b14      	ldr	r3, [pc, #80]	; (319c <m2m_wifi_init+0x164>)
    314a:	4798      	blx	r3
    314c:	4b1a      	ldr	r3, [pc, #104]	; (31b8 <m2m_wifi_init+0x180>)
    314e:	0018      	movs	r0, r3
    3150:	4b1a      	ldr	r3, [pc, #104]	; (31bc <m2m_wifi_init+0x184>)
    3152:	4798      	blx	r3
    3154:	200d      	movs	r0, #13
    3156:	4b13      	ldr	r3, [pc, #76]	; (31a4 <m2m_wifi_init+0x16c>)
    3158:	4798      	blx	r3
	}

	goto _EXIT0;
    315a:	e006      	b.n	316a <m2m_wifi_init+0x132>
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
	/* Initialize host interface module */
	ret = hif_init(NULL);
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    315c:	46c0      	nop			; (mov r8, r8)
	}

	goto _EXIT0;

_EXIT1:
	nm_drv_deinit(NULL);
    315e:	2000      	movs	r0, #0
    3160:	4b17      	ldr	r3, [pc, #92]	; (31c0 <m2m_wifi_init+0x188>)
    3162:	4798      	blx	r3
    3164:	e002      	b.n	316c <m2m_wifi_init+0x134>
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    3166:	46c0      	nop			; (mov r8, r8)
    3168:	e000      	b.n	316c <m2m_wifi_init+0x134>
	if(M2M_ERR_FW_VER_MISMATCH == ret)
	{
		M2M_ERR("Mismatch Firmawre Version\n");
	}

	goto _EXIT0;
    316a:	46c0      	nop			; (mov r8, r8)

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
    316c:	232f      	movs	r3, #47	; 0x2f
    316e:	18fb      	adds	r3, r7, r3
    3170:	781b      	ldrb	r3, [r3, #0]
    3172:	b25b      	sxtb	r3, r3
}
    3174:	0018      	movs	r0, r3
    3176:	46bd      	mov	sp, r7
    3178:	b00d      	add	sp, #52	; 0x34
    317a:	bd90      	pop	{r4, r7, pc}
    317c:	200000f0 	.word	0x200000f0
    3180:	200000ed 	.word	0x200000ed
    3184:	000044bd 	.word	0x000044bd
    3188:	00002175 	.word	0x00002175
    318c:	00002c7d 	.word	0x00002c7d
    3190:	00002bb5 	.word	0x00002bb5
    3194:	00004355 	.word	0x00004355
    3198:	00010f1c 	.word	0x00010f1c
    319c:	0000f9e1 	.word	0x0000f9e1
    31a0:	00011084 	.word	0x00011084
    31a4:	0000fa15 	.word	0x0000fa15
    31a8:	000110a0 	.word	0x000110a0
    31ac:	000110bc 	.word	0x000110bc
    31b0:	0001124c 	.word	0x0001124c
    31b4:	00010f48 	.word	0x00010f48
    31b8:	000110d8 	.word	0x000110d8
    31bc:	0000fb01 	.word	0x0000fb01
    31c0:	0000464d 	.word	0x0000464d

000031c4 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    31c4:	b580      	push	{r7, lr}
    31c6:	b082      	sub	sp, #8
    31c8:	af00      	add	r7, sp, #0
    31ca:	6078      	str	r0, [r7, #4]
	return hif_handle_isr();
    31cc:	4b03      	ldr	r3, [pc, #12]	; (31dc <m2m_wifi_handle_events+0x18>)
    31ce:	4798      	blx	r3
    31d0:	0003      	movs	r3, r0
}
    31d2:	0018      	movs	r0, r3
    31d4:	46bd      	mov	sp, r7
    31d6:	b002      	add	sp, #8
    31d8:	bd80      	pop	{r7, pc}
    31da:	46c0      	nop			; (mov r8, r8)
    31dc:	0000292d 	.word	0x0000292d

000031e0 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
    31e0:	b590      	push	{r4, r7, lr}
    31e2:	b087      	sub	sp, #28
    31e4:	af02      	add	r7, sp, #8
    31e6:	60f8      	str	r0, [r7, #12]
    31e8:	0008      	movs	r0, r1
    31ea:	0011      	movs	r1, r2
    31ec:	607b      	str	r3, [r7, #4]
    31ee:	230b      	movs	r3, #11
    31f0:	18fb      	adds	r3, r7, r3
    31f2:	1c02      	adds	r2, r0, #0
    31f4:	701a      	strb	r2, [r3, #0]
    31f6:	230a      	movs	r3, #10
    31f8:	18fb      	adds	r3, r7, r3
    31fa:	1c0a      	adds	r2, r1, #0
    31fc:	701a      	strb	r2, [r3, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    31fe:	687c      	ldr	r4, [r7, #4]
    3200:	230a      	movs	r3, #10
    3202:	18fb      	adds	r3, r7, r3
    3204:	781a      	ldrb	r2, [r3, #0]
    3206:	230b      	movs	r3, #11
    3208:	18fb      	adds	r3, r7, r3
    320a:	7819      	ldrb	r1, [r3, #0]
    320c:	68f8      	ldr	r0, [r7, #12]
    320e:	2300      	movs	r3, #0
    3210:	9301      	str	r3, [sp, #4]
    3212:	2320      	movs	r3, #32
    3214:	18fb      	adds	r3, r7, r3
    3216:	881b      	ldrh	r3, [r3, #0]
    3218:	9300      	str	r3, [sp, #0]
    321a:	0023      	movs	r3, r4
    321c:	4c03      	ldr	r4, [pc, #12]	; (322c <m2m_wifi_connect+0x4c>)
    321e:	47a0      	blx	r4
    3220:	0003      	movs	r3, r0
}
    3222:	0018      	movs	r0, r3
    3224:	46bd      	mov	sp, r7
    3226:	b005      	add	sp, #20
    3228:	bd90      	pop	{r4, r7, pc}
    322a:	46c0      	nop			; (mov r8, r8)
    322c:	00003231 	.word	0x00003231

00003230 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    3230:	b5b0      	push	{r4, r5, r7, lr}
    3232:	b0aa      	sub	sp, #168	; 0xa8
    3234:	af04      	add	r7, sp, #16
    3236:	60f8      	str	r0, [r7, #12]
    3238:	0008      	movs	r0, r1
    323a:	0011      	movs	r1, r2
    323c:	607b      	str	r3, [r7, #4]
    323e:	230b      	movs	r3, #11
    3240:	18fb      	adds	r3, r7, r3
    3242:	1c02      	adds	r2, r0, #0
    3244:	701a      	strb	r2, [r3, #0]
    3246:	230a      	movs	r3, #10
    3248:	18fb      	adds	r3, r7, r3
    324a:	1c0a      	adds	r2, r1, #0
    324c:	701a      	strb	r2, [r3, #0]
	sint8				ret = M2M_SUCCESS;
    324e:	2397      	movs	r3, #151	; 0x97
    3250:	18fb      	adds	r3, r7, r3
    3252:	2200      	movs	r2, #0
    3254:	701a      	strb	r2, [r3, #0]
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    3256:	230a      	movs	r3, #10
    3258:	18fb      	adds	r3, r7, r3
    325a:	781b      	ldrb	r3, [r3, #0]
    325c:	2b01      	cmp	r3, #1
    325e:	d100      	bne.n	3262 <m2m_wifi_connect_sc+0x32>
    3260:	e083      	b.n	336a <m2m_wifi_connect_sc+0x13a>
	{
		if(pvAuthInfo == NULL)
    3262:	687b      	ldr	r3, [r7, #4]
    3264:	2b00      	cmp	r3, #0
    3266:	d111      	bne.n	328c <m2m_wifi_connect_sc+0x5c>
		{
			M2M_ERR("Key is not valid\n");
    3268:	4ad8      	ldr	r2, [pc, #864]	; (35cc <m2m_wifi_connect_sc+0x39c>)
    326a:	49d9      	ldr	r1, [pc, #868]	; (35d0 <m2m_wifi_connect_sc+0x3a0>)
    326c:	4bd9      	ldr	r3, [pc, #868]	; (35d4 <m2m_wifi_connect_sc+0x3a4>)
    326e:	0018      	movs	r0, r3
    3270:	4bd9      	ldr	r3, [pc, #868]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    3272:	4798      	blx	r3
    3274:	4bd9      	ldr	r3, [pc, #868]	; (35dc <m2m_wifi_connect_sc+0x3ac>)
    3276:	0018      	movs	r0, r3
    3278:	4bd9      	ldr	r3, [pc, #868]	; (35e0 <m2m_wifi_connect_sc+0x3b0>)
    327a:	4798      	blx	r3
    327c:	200d      	movs	r0, #13
    327e:	4bd9      	ldr	r3, [pc, #868]	; (35e4 <m2m_wifi_connect_sc+0x3b4>)
    3280:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    3282:	2397      	movs	r3, #151	; 0x97
    3284:	18fb      	adds	r3, r7, r3
    3286:	22f4      	movs	r2, #244	; 0xf4
    3288:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    328a:	e1ef      	b.n	366c <m2m_wifi_connect_sc+0x43c>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    328c:	230a      	movs	r3, #10
    328e:	18fb      	adds	r3, r7, r3
    3290:	781b      	ldrb	r3, [r3, #0]
    3292:	2b02      	cmp	r3, #2
    3294:	d169      	bne.n	336a <m2m_wifi_connect_sc+0x13a>
    3296:	687b      	ldr	r3, [r7, #4]
    3298:	0018      	movs	r0, r3
    329a:	4bd3      	ldr	r3, [pc, #844]	; (35e8 <m2m_wifi_connect_sc+0x3b8>)
    329c:	4798      	blx	r3
    329e:	1e03      	subs	r3, r0, #0
    32a0:	2b40      	cmp	r3, #64	; 0x40
    32a2:	d162      	bne.n	336a <m2m_wifi_connect_sc+0x13a>
		{
			uint8 i = 0;
    32a4:	2396      	movs	r3, #150	; 0x96
    32a6:	18fb      	adds	r3, r7, r3
    32a8:	2200      	movs	r2, #0
    32aa:	701a      	strb	r2, [r3, #0]
			uint8* pu8Psk = (uint8*)pvAuthInfo;
    32ac:	687b      	ldr	r3, [r7, #4]
    32ae:	2290      	movs	r2, #144	; 0x90
    32b0:	18ba      	adds	r2, r7, r2
    32b2:	6013      	str	r3, [r2, #0]
			while(i < (M2M_MAX_PSK_LEN-1))
    32b4:	e054      	b.n	3360 <m2m_wifi_connect_sc+0x130>
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    32b6:	2396      	movs	r3, #150	; 0x96
    32b8:	18fb      	adds	r3, r7, r3
    32ba:	781b      	ldrb	r3, [r3, #0]
    32bc:	2290      	movs	r2, #144	; 0x90
    32be:	18ba      	adds	r2, r7, r2
    32c0:	6812      	ldr	r2, [r2, #0]
    32c2:	18d3      	adds	r3, r2, r3
    32c4:	781b      	ldrb	r3, [r3, #0]
    32c6:	2b2f      	cmp	r3, #47	; 0x2f
    32c8:	d931      	bls.n	332e <m2m_wifi_connect_sc+0xfe>
    32ca:	2396      	movs	r3, #150	; 0x96
    32cc:	18fb      	adds	r3, r7, r3
    32ce:	781b      	ldrb	r3, [r3, #0]
    32d0:	2290      	movs	r2, #144	; 0x90
    32d2:	18ba      	adds	r2, r7, r2
    32d4:	6812      	ldr	r2, [r2, #0]
    32d6:	18d3      	adds	r3, r2, r3
    32d8:	781b      	ldrb	r3, [r3, #0]
    32da:	2b39      	cmp	r3, #57	; 0x39
    32dc:	d909      	bls.n	32f2 <m2m_wifi_connect_sc+0xc2>
    32de:	2396      	movs	r3, #150	; 0x96
    32e0:	18fb      	adds	r3, r7, r3
    32e2:	781b      	ldrb	r3, [r3, #0]
    32e4:	2290      	movs	r2, #144	; 0x90
    32e6:	18ba      	adds	r2, r7, r2
    32e8:	6812      	ldr	r2, [r2, #0]
    32ea:	18d3      	adds	r3, r2, r3
    32ec:	781b      	ldrb	r3, [r3, #0]
    32ee:	2b40      	cmp	r3, #64	; 0x40
    32f0:	d91d      	bls.n	332e <m2m_wifi_connect_sc+0xfe>
    32f2:	2396      	movs	r3, #150	; 0x96
    32f4:	18fb      	adds	r3, r7, r3
    32f6:	781b      	ldrb	r3, [r3, #0]
    32f8:	2290      	movs	r2, #144	; 0x90
    32fa:	18ba      	adds	r2, r7, r2
    32fc:	6812      	ldr	r2, [r2, #0]
    32fe:	18d3      	adds	r3, r2, r3
    3300:	781b      	ldrb	r3, [r3, #0]
    3302:	2b46      	cmp	r3, #70	; 0x46
    3304:	d909      	bls.n	331a <m2m_wifi_connect_sc+0xea>
    3306:	2396      	movs	r3, #150	; 0x96
    3308:	18fb      	adds	r3, r7, r3
    330a:	781b      	ldrb	r3, [r3, #0]
    330c:	2290      	movs	r2, #144	; 0x90
    330e:	18ba      	adds	r2, r7, r2
    3310:	6812      	ldr	r2, [r2, #0]
    3312:	18d3      	adds	r3, r2, r3
    3314:	781b      	ldrb	r3, [r3, #0]
    3316:	2b60      	cmp	r3, #96	; 0x60
    3318:	d909      	bls.n	332e <m2m_wifi_connect_sc+0xfe>
    331a:	2396      	movs	r3, #150	; 0x96
    331c:	18fb      	adds	r3, r7, r3
    331e:	781b      	ldrb	r3, [r3, #0]
    3320:	2290      	movs	r2, #144	; 0x90
    3322:	18ba      	adds	r2, r7, r2
    3324:	6812      	ldr	r2, [r2, #0]
    3326:	18d3      	adds	r3, r2, r3
    3328:	781b      	ldrb	r3, [r3, #0]
    332a:	2b66      	cmp	r3, #102	; 0x66
    332c:	d911      	bls.n	3352 <m2m_wifi_connect_sc+0x122>
				{
					M2M_ERR("Invalid Key\n");
    332e:	4aaf      	ldr	r2, [pc, #700]	; (35ec <m2m_wifi_connect_sc+0x3bc>)
    3330:	49a7      	ldr	r1, [pc, #668]	; (35d0 <m2m_wifi_connect_sc+0x3a0>)
    3332:	4ba8      	ldr	r3, [pc, #672]	; (35d4 <m2m_wifi_connect_sc+0x3a4>)
    3334:	0018      	movs	r0, r3
    3336:	4ba8      	ldr	r3, [pc, #672]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    3338:	4798      	blx	r3
    333a:	4bad      	ldr	r3, [pc, #692]	; (35f0 <m2m_wifi_connect_sc+0x3c0>)
    333c:	0018      	movs	r0, r3
    333e:	4ba8      	ldr	r3, [pc, #672]	; (35e0 <m2m_wifi_connect_sc+0x3b0>)
    3340:	4798      	blx	r3
    3342:	200d      	movs	r0, #13
    3344:	4ba7      	ldr	r3, [pc, #668]	; (35e4 <m2m_wifi_connect_sc+0x3b4>)
    3346:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    3348:	2397      	movs	r3, #151	; 0x97
    334a:	18fb      	adds	r3, r7, r3
    334c:	22f4      	movs	r2, #244	; 0xf4
    334e:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    3350:	e18c      	b.n	366c <m2m_wifi_connect_sc+0x43c>
				}
				i++;
    3352:	2396      	movs	r3, #150	; 0x96
    3354:	18fb      	adds	r3, r7, r3
    3356:	781a      	ldrb	r2, [r3, #0]
    3358:	2396      	movs	r3, #150	; 0x96
    335a:	18fb      	adds	r3, r7, r3
    335c:	3201      	adds	r2, #1
    335e:	701a      	strb	r2, [r3, #0]
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
    3360:	2396      	movs	r3, #150	; 0x96
    3362:	18fb      	adds	r3, r7, r3
    3364:	781b      	ldrb	r3, [r3, #0]
    3366:	2b3f      	cmp	r3, #63	; 0x3f
    3368:	d9a5      	bls.n	32b6 <m2m_wifi_connect_sc+0x86>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    336a:	230b      	movs	r3, #11
    336c:	18fb      	adds	r3, r7, r3
    336e:	781b      	ldrb	r3, [r3, #0]
    3370:	2b00      	cmp	r3, #0
    3372:	d004      	beq.n	337e <m2m_wifi_connect_sc+0x14e>
    3374:	230b      	movs	r3, #11
    3376:	18fb      	adds	r3, r7, r3
    3378:	781b      	ldrb	r3, [r3, #0]
    337a:	2b20      	cmp	r3, #32
    337c:	d911      	bls.n	33a2 <m2m_wifi_connect_sc+0x172>
	{
		M2M_ERR("SSID LEN INVALID\n");
    337e:	4a9d      	ldr	r2, [pc, #628]	; (35f4 <m2m_wifi_connect_sc+0x3c4>)
    3380:	4993      	ldr	r1, [pc, #588]	; (35d0 <m2m_wifi_connect_sc+0x3a0>)
    3382:	4b94      	ldr	r3, [pc, #592]	; (35d4 <m2m_wifi_connect_sc+0x3a4>)
    3384:	0018      	movs	r0, r3
    3386:	4b94      	ldr	r3, [pc, #592]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    3388:	4798      	blx	r3
    338a:	4b9b      	ldr	r3, [pc, #620]	; (35f8 <m2m_wifi_connect_sc+0x3c8>)
    338c:	0018      	movs	r0, r3
    338e:	4b94      	ldr	r3, [pc, #592]	; (35e0 <m2m_wifi_connect_sc+0x3b0>)
    3390:	4798      	blx	r3
    3392:	200d      	movs	r0, #13
    3394:	4b93      	ldr	r3, [pc, #588]	; (35e4 <m2m_wifi_connect_sc+0x3b4>)
    3396:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    3398:	2397      	movs	r3, #151	; 0x97
    339a:	18fb      	adds	r3, r7, r3
    339c:	22f4      	movs	r2, #244	; 0xf4
    339e:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    33a0:	e164      	b.n	366c <m2m_wifi_connect_sc+0x43c>
	}

	if(u16Ch>M2M_WIFI_CH_14)
    33a2:	23a8      	movs	r3, #168	; 0xa8
    33a4:	18fb      	adds	r3, r7, r3
    33a6:	881b      	ldrh	r3, [r3, #0]
    33a8:	2b0d      	cmp	r3, #13
    33aa:	d916      	bls.n	33da <m2m_wifi_connect_sc+0x1aa>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    33ac:	23a8      	movs	r3, #168	; 0xa8
    33ae:	18fb      	adds	r3, r7, r3
    33b0:	881b      	ldrh	r3, [r3, #0]
    33b2:	2bff      	cmp	r3, #255	; 0xff
    33b4:	d011      	beq.n	33da <m2m_wifi_connect_sc+0x1aa>
		{
			M2M_ERR("CH INVALID\n");
    33b6:	4a91      	ldr	r2, [pc, #580]	; (35fc <m2m_wifi_connect_sc+0x3cc>)
    33b8:	4985      	ldr	r1, [pc, #532]	; (35d0 <m2m_wifi_connect_sc+0x3a0>)
    33ba:	4b86      	ldr	r3, [pc, #536]	; (35d4 <m2m_wifi_connect_sc+0x3a4>)
    33bc:	0018      	movs	r0, r3
    33be:	4b86      	ldr	r3, [pc, #536]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    33c0:	4798      	blx	r3
    33c2:	4b8f      	ldr	r3, [pc, #572]	; (3600 <m2m_wifi_connect_sc+0x3d0>)
    33c4:	0018      	movs	r0, r3
    33c6:	4b86      	ldr	r3, [pc, #536]	; (35e0 <m2m_wifi_connect_sc+0x3b0>)
    33c8:	4798      	blx	r3
    33ca:	200d      	movs	r0, #13
    33cc:	4b85      	ldr	r3, [pc, #532]	; (35e4 <m2m_wifi_connect_sc+0x3b4>)
    33ce:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    33d0:	2397      	movs	r3, #151	; 0x97
    33d2:	18fb      	adds	r3, r7, r3
    33d4:	22f4      	movs	r2, #244	; 0xf4
    33d6:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    33d8:	e148      	b.n	366c <m2m_wifi_connect_sc+0x43c>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    33da:	230b      	movs	r3, #11
    33dc:	18fb      	adds	r3, r7, r3
    33de:	781a      	ldrb	r2, [r3, #0]
    33e0:	68f9      	ldr	r1, [r7, #12]
    33e2:	2314      	movs	r3, #20
    33e4:	18fb      	adds	r3, r7, r3
    33e6:	3346      	adds	r3, #70	; 0x46
    33e8:	0018      	movs	r0, r3
    33ea:	4b86      	ldr	r3, [pc, #536]	; (3604 <m2m_wifi_connect_sc+0x3d4>)
    33ec:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    33ee:	230b      	movs	r3, #11
    33f0:	18fb      	adds	r3, r7, r3
    33f2:	781b      	ldrb	r3, [r3, #0]
    33f4:	2214      	movs	r2, #20
    33f6:	18ba      	adds	r2, r7, r2
    33f8:	2146      	movs	r1, #70	; 0x46
    33fa:	18d3      	adds	r3, r2, r3
    33fc:	185b      	adds	r3, r3, r1
    33fe:	2200      	movs	r2, #0
    3400:	701a      	strb	r2, [r3, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    3402:	2314      	movs	r3, #20
    3404:	18fb      	adds	r3, r7, r3
    3406:	22a8      	movs	r2, #168	; 0xa8
    3408:	18ba      	adds	r2, r7, r2
    340a:	2144      	movs	r1, #68	; 0x44
    340c:	8812      	ldrh	r2, [r2, #0]
    340e:	525a      	strh	r2, [r3, r1]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    3410:	23ac      	movs	r3, #172	; 0xac
    3412:	18fb      	adds	r3, r7, r3
    3414:	781b      	ldrb	r3, [r3, #0]
    3416:	1e5a      	subs	r2, r3, #1
    3418:	4193      	sbcs	r3, r2
    341a:	b2db      	uxtb	r3, r3
    341c:	0019      	movs	r1, r3
    341e:	2314      	movs	r3, #20
    3420:	18fb      	adds	r3, r7, r3
    3422:	2267      	movs	r2, #103	; 0x67
    3424:	5499      	strb	r1, [r3, r2]
	pstrAuthInfo = &strConnect.strSec;
    3426:	2314      	movs	r3, #20
    3428:	18fb      	adds	r3, r7, r3
    342a:	228c      	movs	r2, #140	; 0x8c
    342c:	18ba      	adds	r2, r7, r2
    342e:	6013      	str	r3, [r2, #0]
	pstrAuthInfo->u8SecType		= u8SecType;
    3430:	238c      	movs	r3, #140	; 0x8c
    3432:	18fb      	adds	r3, r7, r3
    3434:	681b      	ldr	r3, [r3, #0]
    3436:	220a      	movs	r2, #10
    3438:	18ba      	adds	r2, r7, r2
    343a:	2141      	movs	r1, #65	; 0x41
    343c:	7812      	ldrb	r2, [r2, #0]
    343e:	545a      	strb	r2, [r3, r1]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    3440:	230a      	movs	r3, #10
    3442:	18fb      	adds	r3, r7, r3
    3444:	781b      	ldrb	r3, [r3, #0]
    3446:	2b03      	cmp	r3, #3
    3448:	d000      	beq.n	344c <m2m_wifi_connect_sc+0x21c>
    344a:	e07b      	b.n	3544 <m2m_wifi_connect_sc+0x314>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
    344c:	687b      	ldr	r3, [r7, #4]
    344e:	2288      	movs	r2, #136	; 0x88
    3450:	18ba      	adds	r2, r7, r2
    3452:	6013      	str	r3, [r2, #0]
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
    3454:	238c      	movs	r3, #140	; 0x8c
    3456:	18fb      	adds	r3, r7, r3
    3458:	681b      	ldr	r3, [r3, #0]
    345a:	2284      	movs	r2, #132	; 0x84
    345c:	18ba      	adds	r2, r7, r2
    345e:	6013      	str	r3, [r2, #0]
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    3460:	2388      	movs	r3, #136	; 0x88
    3462:	18fb      	adds	r3, r7, r3
    3464:	681b      	ldr	r3, [r3, #0]
    3466:	781b      	ldrb	r3, [r3, #0]
    3468:	3b01      	subs	r3, #1
    346a:	b2da      	uxtb	r2, r3
    346c:	2384      	movs	r3, #132	; 0x84
    346e:	18fb      	adds	r3, r7, r3
    3470:	681b      	ldr	r3, [r3, #0]
    3472:	701a      	strb	r2, [r3, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    3474:	2384      	movs	r3, #132	; 0x84
    3476:	18fb      	adds	r3, r7, r3
    3478:	681b      	ldr	r3, [r3, #0]
    347a:	781b      	ldrb	r3, [r3, #0]
    347c:	2b03      	cmp	r3, #3
    347e:	d917      	bls.n	34b0 <m2m_wifi_connect_sc+0x280>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    3480:	4a61      	ldr	r2, [pc, #388]	; (3608 <m2m_wifi_connect_sc+0x3d8>)
    3482:	4953      	ldr	r1, [pc, #332]	; (35d0 <m2m_wifi_connect_sc+0x3a0>)
    3484:	4b53      	ldr	r3, [pc, #332]	; (35d4 <m2m_wifi_connect_sc+0x3a4>)
    3486:	0018      	movs	r0, r3
    3488:	4b53      	ldr	r3, [pc, #332]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    348a:	4798      	blx	r3
    348c:	2384      	movs	r3, #132	; 0x84
    348e:	18fb      	adds	r3, r7, r3
    3490:	681b      	ldr	r3, [r3, #0]
    3492:	781b      	ldrb	r3, [r3, #0]
    3494:	001a      	movs	r2, r3
    3496:	4b5d      	ldr	r3, [pc, #372]	; (360c <m2m_wifi_connect_sc+0x3dc>)
    3498:	0011      	movs	r1, r2
    349a:	0018      	movs	r0, r3
    349c:	4b4e      	ldr	r3, [pc, #312]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    349e:	4798      	blx	r3
    34a0:	200d      	movs	r0, #13
    34a2:	4b50      	ldr	r3, [pc, #320]	; (35e4 <m2m_wifi_connect_sc+0x3b4>)
    34a4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    34a6:	2397      	movs	r3, #151	; 0x97
    34a8:	18fb      	adds	r3, r7, r3
    34aa:	22f4      	movs	r2, #244	; 0xf4
    34ac:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    34ae:	e0dd      	b.n	366c <m2m_wifi_connect_sc+0x43c>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    34b0:	2388      	movs	r3, #136	; 0x88
    34b2:	18fb      	adds	r3, r7, r3
    34b4:	681b      	ldr	r3, [r3, #0]
    34b6:	785b      	ldrb	r3, [r3, #1]
    34b8:	3b01      	subs	r3, #1
    34ba:	b2da      	uxtb	r2, r3
    34bc:	2384      	movs	r3, #132	; 0x84
    34be:	18fb      	adds	r3, r7, r3
    34c0:	681b      	ldr	r3, [r3, #0]
    34c2:	705a      	strb	r2, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    34c4:	2384      	movs	r3, #132	; 0x84
    34c6:	18fb      	adds	r3, r7, r3
    34c8:	681b      	ldr	r3, [r3, #0]
    34ca:	785b      	ldrb	r3, [r3, #1]
    34cc:	2b0a      	cmp	r3, #10
    34ce:	d01e      	beq.n	350e <m2m_wifi_connect_sc+0x2de>
    34d0:	2384      	movs	r3, #132	; 0x84
    34d2:	18fb      	adds	r3, r7, r3
    34d4:	681b      	ldr	r3, [r3, #0]
    34d6:	785b      	ldrb	r3, [r3, #1]
    34d8:	2b1a      	cmp	r3, #26
    34da:	d018      	beq.n	350e <m2m_wifi_connect_sc+0x2de>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    34dc:	2390      	movs	r3, #144	; 0x90
    34de:	009a      	lsls	r2, r3, #2
    34e0:	493b      	ldr	r1, [pc, #236]	; (35d0 <m2m_wifi_connect_sc+0x3a0>)
    34e2:	4b3c      	ldr	r3, [pc, #240]	; (35d4 <m2m_wifi_connect_sc+0x3a4>)
    34e4:	0018      	movs	r0, r3
    34e6:	4b3c      	ldr	r3, [pc, #240]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    34e8:	4798      	blx	r3
    34ea:	2384      	movs	r3, #132	; 0x84
    34ec:	18fb      	adds	r3, r7, r3
    34ee:	681b      	ldr	r3, [r3, #0]
    34f0:	785b      	ldrb	r3, [r3, #1]
    34f2:	001a      	movs	r2, r3
    34f4:	4b46      	ldr	r3, [pc, #280]	; (3610 <m2m_wifi_connect_sc+0x3e0>)
    34f6:	0011      	movs	r1, r2
    34f8:	0018      	movs	r0, r3
    34fa:	4b37      	ldr	r3, [pc, #220]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    34fc:	4798      	blx	r3
    34fe:	200d      	movs	r0, #13
    3500:	4b38      	ldr	r3, [pc, #224]	; (35e4 <m2m_wifi_connect_sc+0x3b4>)
    3502:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    3504:	2397      	movs	r3, #151	; 0x97
    3506:	18fb      	adds	r3, r7, r3
    3508:	22f4      	movs	r2, #244	; 0xf4
    350a:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    350c:	e0ae      	b.n	366c <m2m_wifi_connect_sc+0x43c>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    350e:	2384      	movs	r3, #132	; 0x84
    3510:	18fb      	adds	r3, r7, r3
    3512:	681b      	ldr	r3, [r3, #0]
    3514:	1c98      	adds	r0, r3, #2
    3516:	2388      	movs	r3, #136	; 0x88
    3518:	18fb      	adds	r3, r7, r3
    351a:	681b      	ldr	r3, [r3, #0]
    351c:	1c99      	adds	r1, r3, #2
    351e:	2388      	movs	r3, #136	; 0x88
    3520:	18fb      	adds	r3, r7, r3
    3522:	681b      	ldr	r3, [r3, #0]
    3524:	785b      	ldrb	r3, [r3, #1]
    3526:	001a      	movs	r2, r3
    3528:	4b36      	ldr	r3, [pc, #216]	; (3604 <m2m_wifi_connect_sc+0x3d4>)
    352a:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    352c:	2388      	movs	r3, #136	; 0x88
    352e:	18fb      	adds	r3, r7, r3
    3530:	681b      	ldr	r3, [r3, #0]
    3532:	785b      	ldrb	r3, [r3, #1]
    3534:	001a      	movs	r2, r3
    3536:	2384      	movs	r3, #132	; 0x84
    3538:	18fb      	adds	r3, r7, r3
    353a:	681b      	ldr	r3, [r3, #0]
    353c:	189b      	adds	r3, r3, r2
    353e:	2200      	movs	r2, #0
    3540:	709a      	strb	r2, [r3, #2]
    3542:	e082      	b.n	364a <m2m_wifi_connect_sc+0x41a>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    3544:	230a      	movs	r3, #10
    3546:	18fb      	adds	r3, r7, r3
    3548:	781b      	ldrb	r3, [r3, #0]
    354a:	2b02      	cmp	r3, #2
    354c:	d130      	bne.n	35b0 <m2m_wifi_connect_sc+0x380>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    354e:	2382      	movs	r3, #130	; 0x82
    3550:	18fc      	adds	r4, r7, r3
    3552:	687b      	ldr	r3, [r7, #4]
    3554:	0018      	movs	r0, r3
    3556:	4b24      	ldr	r3, [pc, #144]	; (35e8 <m2m_wifi_connect_sc+0x3b8>)
    3558:	4798      	blx	r3
    355a:	0003      	movs	r3, r0
    355c:	8023      	strh	r3, [r4, #0]
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    355e:	2382      	movs	r3, #130	; 0x82
    3560:	18fb      	adds	r3, r7, r3
    3562:	881b      	ldrh	r3, [r3, #0]
    3564:	2b00      	cmp	r3, #0
    3566:	d004      	beq.n	3572 <m2m_wifi_connect_sc+0x342>
    3568:	2382      	movs	r3, #130	; 0x82
    356a:	18fb      	adds	r3, r7, r3
    356c:	881b      	ldrh	r3, [r3, #0]
    356e:	2b40      	cmp	r3, #64	; 0x40
    3570:	d911      	bls.n	3596 <m2m_wifi_connect_sc+0x366>
		{
			M2M_ERR("Incorrect PSK key length\n");
    3572:	4a28      	ldr	r2, [pc, #160]	; (3614 <m2m_wifi_connect_sc+0x3e4>)
    3574:	4916      	ldr	r1, [pc, #88]	; (35d0 <m2m_wifi_connect_sc+0x3a0>)
    3576:	4b17      	ldr	r3, [pc, #92]	; (35d4 <m2m_wifi_connect_sc+0x3a4>)
    3578:	0018      	movs	r0, r3
    357a:	4b17      	ldr	r3, [pc, #92]	; (35d8 <m2m_wifi_connect_sc+0x3a8>)
    357c:	4798      	blx	r3
    357e:	4b26      	ldr	r3, [pc, #152]	; (3618 <m2m_wifi_connect_sc+0x3e8>)
    3580:	0018      	movs	r0, r3
    3582:	4b17      	ldr	r3, [pc, #92]	; (35e0 <m2m_wifi_connect_sc+0x3b0>)
    3584:	4798      	blx	r3
    3586:	200d      	movs	r0, #13
    3588:	4b16      	ldr	r3, [pc, #88]	; (35e4 <m2m_wifi_connect_sc+0x3b4>)
    358a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    358c:	2397      	movs	r3, #151	; 0x97
    358e:	18fb      	adds	r3, r7, r3
    3590:	22f4      	movs	r2, #244	; 0xf4
    3592:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    3594:	e06a      	b.n	366c <m2m_wifi_connect_sc+0x43c>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    3596:	238c      	movs	r3, #140	; 0x8c
    3598:	18fb      	adds	r3, r7, r3
    359a:	6818      	ldr	r0, [r3, #0]
    359c:	2382      	movs	r3, #130	; 0x82
    359e:	18fb      	adds	r3, r7, r3
    35a0:	881b      	ldrh	r3, [r3, #0]
    35a2:	3301      	adds	r3, #1
    35a4:	001a      	movs	r2, r3
    35a6:	687b      	ldr	r3, [r7, #4]
    35a8:	0019      	movs	r1, r3
    35aa:	4b16      	ldr	r3, [pc, #88]	; (3604 <m2m_wifi_connect_sc+0x3d4>)
    35ac:	4798      	blx	r3
    35ae:	e04c      	b.n	364a <m2m_wifi_connect_sc+0x41a>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    35b0:	230a      	movs	r3, #10
    35b2:	18fb      	adds	r3, r7, r3
    35b4:	781b      	ldrb	r3, [r3, #0]
    35b6:	2b04      	cmp	r3, #4
    35b8:	d130      	bne.n	361c <m2m_wifi_connect_sc+0x3ec>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    35ba:	238c      	movs	r3, #140	; 0x8c
    35bc:	18fb      	adds	r3, r7, r3
    35be:	681b      	ldr	r3, [r3, #0]
    35c0:	6879      	ldr	r1, [r7, #4]
    35c2:	223e      	movs	r2, #62	; 0x3e
    35c4:	0018      	movs	r0, r3
    35c6:	4b0f      	ldr	r3, [pc, #60]	; (3604 <m2m_wifi_connect_sc+0x3d4>)
    35c8:	4798      	blx	r3
    35ca:	e03e      	b.n	364a <m2m_wifi_connect_sc+0x41a>
    35cc:	00000203 	.word	0x00000203
    35d0:	0001125c 	.word	0x0001125c
    35d4:	00010f48 	.word	0x00010f48
    35d8:	0000f9e1 	.word	0x0000f9e1
    35dc:	000110f4 	.word	0x000110f4
    35e0:	0000fb01 	.word	0x0000fb01
    35e4:	0000fa15 	.word	0x0000fa15
    35e8:	00001e41 	.word	0x00001e41
    35ec:	0000020f 	.word	0x0000020f
    35f0:	00011108 	.word	0x00011108
    35f4:	00000219 	.word	0x00000219
    35f8:	00011114 	.word	0x00011114
    35fc:	00000222 	.word	0x00000222
    3600:	00011128 	.word	0x00011128
    3604:	00001dc5 	.word	0x00001dc5
    3608:	00000239 	.word	0x00000239
    360c:	00011134 	.word	0x00011134
    3610:	00011150 	.word	0x00011150
    3614:	0000024f 	.word	0x0000024f
    3618:	0001116c 	.word	0x0001116c
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    361c:	230a      	movs	r3, #10
    361e:	18fb      	adds	r3, r7, r3
    3620:	781b      	ldrb	r3, [r3, #0]
    3622:	2b01      	cmp	r3, #1
    3624:	d011      	beq.n	364a <m2m_wifi_connect_sc+0x41a>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
    3626:	4a15      	ldr	r2, [pc, #84]	; (367c <m2m_wifi_connect_sc+0x44c>)
    3628:	4915      	ldr	r1, [pc, #84]	; (3680 <m2m_wifi_connect_sc+0x450>)
    362a:	4b16      	ldr	r3, [pc, #88]	; (3684 <m2m_wifi_connect_sc+0x454>)
    362c:	0018      	movs	r0, r3
    362e:	4b16      	ldr	r3, [pc, #88]	; (3688 <m2m_wifi_connect_sc+0x458>)
    3630:	4798      	blx	r3
    3632:	4b16      	ldr	r3, [pc, #88]	; (368c <m2m_wifi_connect_sc+0x45c>)
    3634:	0018      	movs	r0, r3
    3636:	4b16      	ldr	r3, [pc, #88]	; (3690 <m2m_wifi_connect_sc+0x460>)
    3638:	4798      	blx	r3
    363a:	200d      	movs	r0, #13
    363c:	4b15      	ldr	r3, [pc, #84]	; (3694 <m2m_wifi_connect_sc+0x464>)
    363e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    3640:	2397      	movs	r3, #151	; 0x97
    3642:	18fb      	adds	r3, r7, r3
    3644:	22f4      	movs	r2, #244	; 0xf4
    3646:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    3648:	e010      	b.n	366c <m2m_wifi_connect_sc+0x43c>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    364a:	2397      	movs	r3, #151	; 0x97
    364c:	18fc      	adds	r4, r7, r3
    364e:	2314      	movs	r3, #20
    3650:	18fa      	adds	r2, r7, r3
    3652:	2300      	movs	r3, #0
    3654:	9302      	str	r3, [sp, #8]
    3656:	2300      	movs	r3, #0
    3658:	9301      	str	r3, [sp, #4]
    365a:	2300      	movs	r3, #0
    365c:	9300      	str	r3, [sp, #0]
    365e:	236c      	movs	r3, #108	; 0x6c
    3660:	2128      	movs	r1, #40	; 0x28
    3662:	2001      	movs	r0, #1
    3664:	4d0c      	ldr	r5, [pc, #48]	; (3698 <m2m_wifi_connect_sc+0x468>)
    3666:	47a8      	blx	r5
    3668:	0003      	movs	r3, r0
    366a:	7023      	strb	r3, [r4, #0]

ERR1:
	return ret;
    366c:	2397      	movs	r3, #151	; 0x97
    366e:	18fb      	adds	r3, r7, r3
    3670:	781b      	ldrb	r3, [r3, #0]
    3672:	b25b      	sxtb	r3, r3
}
    3674:	0018      	movs	r0, r3
    3676:	46bd      	mov	sp, r7
    3678:	b026      	add	sp, #152	; 0x98
    367a:	bdb0      	pop	{r4, r5, r7, pc}
    367c:	0000025f 	.word	0x0000025f
    3680:	0001125c 	.word	0x0001125c
    3684:	00010f48 	.word	0x00010f48
    3688:	0000f9e1 	.word	0x0000f9e1
    368c:	00011188 	.word	0x00011188
    3690:	0000fb01 	.word	0x0000fb01
    3694:	0000fa15 	.word	0x0000fa15
    3698:	000021dd 	.word	0x000021dd

0000369c <m2m_wifi_get_otp_mac_address>:
@return      The function shall return M2M_SUCCESS for success and a negative value otherwise.
@sa          m2m_wifi_get_mac_address             
@pre         m2m_wifi_init required to call any WIFI/socket function
*/
sint8 m2m_wifi_get_otp_mac_address(uint8 *pu8MacAddr, uint8* pu8IsValid)
{
    369c:	b590      	push	{r4, r7, lr}
    369e:	b085      	sub	sp, #20
    36a0:	af00      	add	r7, sp, #0
    36a2:	6078      	str	r0, [r7, #4]
    36a4:	6039      	str	r1, [r7, #0]
	sint8 ret = M2M_SUCCESS;
    36a6:	230f      	movs	r3, #15
    36a8:	18fb      	adds	r3, r7, r3
    36aa:	2200      	movs	r2, #0
    36ac:	701a      	strb	r2, [r3, #0]
	ret = hif_chip_wake();
    36ae:	230f      	movs	r3, #15
    36b0:	18fc      	adds	r4, r7, r3
    36b2:	4b14      	ldr	r3, [pc, #80]	; (3704 <m2m_wifi_get_otp_mac_address+0x68>)
    36b4:	4798      	blx	r3
    36b6:	0003      	movs	r3, r0
    36b8:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    36ba:	230f      	movs	r3, #15
    36bc:	18fb      	adds	r3, r7, r3
    36be:	781b      	ldrb	r3, [r3, #0]
    36c0:	b25b      	sxtb	r3, r3
    36c2:	2b00      	cmp	r3, #0
    36c4:	d115      	bne.n	36f2 <m2m_wifi_get_otp_mac_address+0x56>
	{
		ret = nmi_get_otp_mac_address(pu8MacAddr, pu8IsValid);
    36c6:	230f      	movs	r3, #15
    36c8:	18fc      	adds	r4, r7, r3
    36ca:	683a      	ldr	r2, [r7, #0]
    36cc:	687b      	ldr	r3, [r7, #4]
    36ce:	0011      	movs	r1, r2
    36d0:	0018      	movs	r0, r3
    36d2:	4b0d      	ldr	r3, [pc, #52]	; (3708 <m2m_wifi_get_otp_mac_address+0x6c>)
    36d4:	4798      	blx	r3
    36d6:	0003      	movs	r3, r0
    36d8:	7023      	strb	r3, [r4, #0]
		if(ret == M2M_SUCCESS)
    36da:	230f      	movs	r3, #15
    36dc:	18fb      	adds	r3, r7, r3
    36de:	781b      	ldrb	r3, [r3, #0]
    36e0:	b25b      	sxtb	r3, r3
    36e2:	2b00      	cmp	r3, #0
    36e4:	d105      	bne.n	36f2 <m2m_wifi_get_otp_mac_address+0x56>
		{
			ret = hif_chip_sleep();
    36e6:	230f      	movs	r3, #15
    36e8:	18fc      	adds	r4, r7, r3
    36ea:	4b08      	ldr	r3, [pc, #32]	; (370c <m2m_wifi_get_otp_mac_address+0x70>)
    36ec:	4798      	blx	r3
    36ee:	0003      	movs	r3, r0
    36f0:	7023      	strb	r3, [r4, #0]
		}
	}
	return ret;
    36f2:	230f      	movs	r3, #15
    36f4:	18fb      	adds	r3, r7, r3
    36f6:	781b      	ldrb	r3, [r3, #0]
    36f8:	b25b      	sxtb	r3, r3
}
    36fa:	0018      	movs	r0, r3
    36fc:	46bd      	mov	sp, r7
    36fe:	b005      	add	sp, #20
    3700:	bd90      	pop	{r4, r7, pc}
    3702:	46c0      	nop			; (mov r8, r8)
    3704:	00002011 	.word	0x00002011
    3708:	00003ecd 	.word	0x00003ecd
    370c:	000020a9 	.word	0x000020a9

00003710 <m2m_wifi_get_mac_address>:
@return      The function shall return M2M_SUCCESS for success and a negative value otherwise.
@sa          m2m_wifi_get_otp_mac_address             
@pre         m2m_wifi_init required to call any WIFI/socket function
*/
sint8 m2m_wifi_get_mac_address(uint8 *pu8MacAddr)
{
    3710:	b590      	push	{r4, r7, lr}
    3712:	b085      	sub	sp, #20
    3714:	af00      	add	r7, sp, #0
    3716:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    3718:	230f      	movs	r3, #15
    371a:	18fb      	adds	r3, r7, r3
    371c:	2200      	movs	r2, #0
    371e:	701a      	strb	r2, [r3, #0]
	ret = hif_chip_wake();
    3720:	230f      	movs	r3, #15
    3722:	18fc      	adds	r4, r7, r3
    3724:	4b12      	ldr	r3, [pc, #72]	; (3770 <m2m_wifi_get_mac_address+0x60>)
    3726:	4798      	blx	r3
    3728:	0003      	movs	r3, r0
    372a:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    372c:	230f      	movs	r3, #15
    372e:	18fb      	adds	r3, r7, r3
    3730:	781b      	ldrb	r3, [r3, #0]
    3732:	b25b      	sxtb	r3, r3
    3734:	2b00      	cmp	r3, #0
    3736:	d113      	bne.n	3760 <m2m_wifi_get_mac_address+0x50>
	{
		ret = nmi_get_mac_address(pu8MacAddr);
    3738:	230f      	movs	r3, #15
    373a:	18fc      	adds	r4, r7, r3
    373c:	687b      	ldr	r3, [r7, #4]
    373e:	0018      	movs	r0, r3
    3740:	4b0c      	ldr	r3, [pc, #48]	; (3774 <m2m_wifi_get_mac_address+0x64>)
    3742:	4798      	blx	r3
    3744:	0003      	movs	r3, r0
    3746:	7023      	strb	r3, [r4, #0]
		if(ret == M2M_SUCCESS)
    3748:	230f      	movs	r3, #15
    374a:	18fb      	adds	r3, r7, r3
    374c:	781b      	ldrb	r3, [r3, #0]
    374e:	b25b      	sxtb	r3, r3
    3750:	2b00      	cmp	r3, #0
    3752:	d105      	bne.n	3760 <m2m_wifi_get_mac_address+0x50>
		{
			ret = hif_chip_sleep();
    3754:	230f      	movs	r3, #15
    3756:	18fc      	adds	r4, r7, r3
    3758:	4b07      	ldr	r3, [pc, #28]	; (3778 <m2m_wifi_get_mac_address+0x68>)
    375a:	4798      	blx	r3
    375c:	0003      	movs	r3, r0
    375e:	7023      	strb	r3, [r4, #0]
		}
	}

	return ret;
    3760:	230f      	movs	r3, #15
    3762:	18fb      	adds	r3, r7, r3
    3764:	781b      	ldrb	r3, [r3, #0]
    3766:	b25b      	sxtb	r3, r3
}
    3768:	0018      	movs	r0, r3
    376a:	46bd      	mov	sp, r7
    376c:	b005      	add	sp, #20
    376e:	bd90      	pop	{r4, r7, pc}
    3770:	00002011 	.word	0x00002011
    3774:	00003fd1 	.word	0x00003fd1
    3778:	000020a9 	.word	0x000020a9

0000377c <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
    377c:	b590      	push	{r4, r7, lr}
    377e:	b087      	sub	sp, #28
    3780:	af00      	add	r7, sp, #0
    3782:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    3784:	2317      	movs	r3, #23
    3786:	18fb      	adds	r3, r7, r3
    3788:	2200      	movs	r2, #0
    378a:	701a      	strb	r2, [r3, #0]
	uint32 val32 = u32Conf;
    378c:	687b      	ldr	r3, [r7, #4]
    378e:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    3790:	693a      	ldr	r2, [r7, #16]
    3792:	23a5      	movs	r3, #165	; 0xa5
    3794:	015b      	lsls	r3, r3, #5
    3796:	0011      	movs	r1, r2
    3798:	0018      	movs	r0, r3
    379a:	4b13      	ldr	r3, [pc, #76]	; (37e8 <chip_apply_conf+0x6c>)
    379c:	4798      	blx	r3
		if(val32 != 0) {		
    379e:	693b      	ldr	r3, [r7, #16]
    37a0:	2b00      	cmp	r3, #0
    37a2:	d018      	beq.n	37d6 <chip_apply_conf+0x5a>
			uint32 reg = 0;
    37a4:	2300      	movs	r3, #0
    37a6:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    37a8:	2317      	movs	r3, #23
    37aa:	18fc      	adds	r4, r7, r3
    37ac:	230c      	movs	r3, #12
    37ae:	18fa      	adds	r2, r7, r3
    37b0:	23a5      	movs	r3, #165	; 0xa5
    37b2:	015b      	lsls	r3, r3, #5
    37b4:	0011      	movs	r1, r2
    37b6:	0018      	movs	r0, r3
    37b8:	4b0c      	ldr	r3, [pc, #48]	; (37ec <chip_apply_conf+0x70>)
    37ba:	4798      	blx	r3
    37bc:	0003      	movs	r3, r0
    37be:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    37c0:	2317      	movs	r3, #23
    37c2:	18fb      	adds	r3, r7, r3
    37c4:	781b      	ldrb	r3, [r3, #0]
    37c6:	b25b      	sxtb	r3, r3
    37c8:	2b00      	cmp	r3, #0
    37ca:	d1e1      	bne.n	3790 <chip_apply_conf+0x14>
				if(reg == val32)
    37cc:	68fa      	ldr	r2, [r7, #12]
    37ce:	693b      	ldr	r3, [r7, #16]
    37d0:	429a      	cmp	r2, r3
    37d2:	d002      	beq.n	37da <chip_apply_conf+0x5e>
					break;
			}
		} else {
			break;
		}
	} while(1);
    37d4:	e7dc      	b.n	3790 <chip_apply_conf+0x14>
			if(ret == M2M_SUCCESS) {
				if(reg == val32)
					break;
			}
		} else {
			break;
    37d6:	46c0      	nop			; (mov r8, r8)
    37d8:	e000      	b.n	37dc <chip_apply_conf+0x60>
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
			if(ret == M2M_SUCCESS) {
				if(reg == val32)
					break;
    37da:	46c0      	nop			; (mov r8, r8)
		} else {
			break;
		}
	} while(1);

	return M2M_SUCCESS;
    37dc:	2300      	movs	r3, #0
}
    37de:	0018      	movs	r0, r3
    37e0:	46bd      	mov	sp, r7
    37e2:	b007      	add	sp, #28
    37e4:	bd90      	pop	{r4, r7, pc}
    37e6:	46c0      	nop			; (mov r8, r8)
    37e8:	00004141 	.word	0x00004141
    37ec:	0000411d 	.word	0x0000411d

000037f0 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
    37f0:	b590      	push	{r4, r7, lr}
    37f2:	b085      	sub	sp, #20
    37f4:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    37f6:	230f      	movs	r3, #15
    37f8:	18fb      	adds	r3, r7, r3
    37fa:	2200      	movs	r2, #0
    37fc:	701a      	strb	r2, [r3, #0]
	uint32 reg, clk_status_reg,trials = 0;
    37fe:	2300      	movs	r3, #0
    3800:	60bb      	str	r3, [r7, #8]
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
    3802:	2001      	movs	r0, #1
    3804:	4b64      	ldr	r3, [pc, #400]	; (3998 <nm_clkless_wake+0x1a8>)
    3806:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
    3808:	230f      	movs	r3, #15
    380a:	18fc      	adds	r4, r7, r3
    380c:	1d3b      	adds	r3, r7, #4
    380e:	0019      	movs	r1, r3
    3810:	2001      	movs	r0, #1
    3812:	4b62      	ldr	r3, [pc, #392]	; (399c <nm_clkless_wake+0x1ac>)
    3814:	4798      	blx	r3
    3816:	0003      	movs	r3, r0
    3818:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) {
    381a:	230f      	movs	r3, #15
    381c:	18fb      	adds	r3, r7, r3
    381e:	781b      	ldrb	r3, [r3, #0]
    3820:	b25b      	sxtb	r3, r3
    3822:	2b00      	cmp	r3, #0
    3824:	d00d      	beq.n	3842 <nm_clkless_wake+0x52>
		M2M_ERR("Bus error (1). Wake up failed\n");
    3826:	495e      	ldr	r1, [pc, #376]	; (39a0 <nm_clkless_wake+0x1b0>)
    3828:	4b5e      	ldr	r3, [pc, #376]	; (39a4 <nm_clkless_wake+0x1b4>)
    382a:	2272      	movs	r2, #114	; 0x72
    382c:	0018      	movs	r0, r3
    382e:	4b5e      	ldr	r3, [pc, #376]	; (39a8 <nm_clkless_wake+0x1b8>)
    3830:	4798      	blx	r3
    3832:	4b5e      	ldr	r3, [pc, #376]	; (39ac <nm_clkless_wake+0x1bc>)
    3834:	0018      	movs	r0, r3
    3836:	4b5e      	ldr	r3, [pc, #376]	; (39b0 <nm_clkless_wake+0x1c0>)
    3838:	4798      	blx	r3
    383a:	200d      	movs	r0, #13
    383c:	4b5d      	ldr	r3, [pc, #372]	; (39b4 <nm_clkless_wake+0x1c4>)
    383e:	4798      	blx	r3
		goto _WAKE_EXIT;
    3840:	e0a1      	b.n	3986 <nm_clkless_wake+0x196>
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
    3842:	687b      	ldr	r3, [r7, #4]
    3844:	2202      	movs	r2, #2
    3846:	4313      	orrs	r3, r2
    3848:	0019      	movs	r1, r3
    384a:	2001      	movs	r0, #1
    384c:	4b5a      	ldr	r3, [pc, #360]	; (39b8 <nm_clkless_wake+0x1c8>)
    384e:	4798      	blx	r3
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
    3850:	2001      	movs	r0, #1
    3852:	4b51      	ldr	r3, [pc, #324]	; (3998 <nm_clkless_wake+0x1a8>)
    3854:	4798      	blx	r3
		// Check the clock status
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    3856:	4b59      	ldr	r3, [pc, #356]	; (39bc <nm_clkless_wake+0x1cc>)
    3858:	681b      	ldr	r3, [r3, #0]
    385a:	220f      	movs	r2, #15
    385c:	18bc      	adds	r4, r7, r2
    385e:	003a      	movs	r2, r7
    3860:	0011      	movs	r1, r2
    3862:	0018      	movs	r0, r3
    3864:	4b4d      	ldr	r3, [pc, #308]	; (399c <nm_clkless_wake+0x1ac>)
    3866:	4798      	blx	r3
    3868:	0003      	movs	r3, r0
    386a:	7023      	strb	r3, [r4, #0]
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
    386c:	230f      	movs	r3, #15
    386e:	18fb      	adds	r3, r7, r3
    3870:	781b      	ldrb	r3, [r3, #0]
    3872:	b25b      	sxtb	r3, r3
    3874:	2b00      	cmp	r3, #0
    3876:	d108      	bne.n	388a <nm_clkless_wake+0x9a>
    3878:	230f      	movs	r3, #15
    387a:	18fb      	adds	r3, r7, r3
    387c:	781b      	ldrb	r3, [r3, #0]
    387e:	b25b      	sxtb	r3, r3
    3880:	2b00      	cmp	r3, #0
    3882:	d162      	bne.n	394a <nm_clkless_wake+0x15a>
    3884:	683b      	ldr	r3, [r7, #0]
    3886:	2b00      	cmp	r3, #0
    3888:	d15f      	bne.n	394a <nm_clkless_wake+0x15a>
			/* Register 0xf did not exist in A0.
			 * If register 0xf fails to read or if it reads 0,
			 * then the chip is A0.
			 */
			clk_status_reg_adr = 0xe;
    388a:	4b4c      	ldr	r3, [pc, #304]	; (39bc <nm_clkless_wake+0x1cc>)
    388c:	220e      	movs	r2, #14
    388e:	601a      	str	r2, [r3, #0]
			/* wait 1ms, spi data read */
			nm_bsp_sleep(1);
    3890:	2001      	movs	r0, #1
    3892:	4b41      	ldr	r3, [pc, #260]	; (3998 <nm_clkless_wake+0x1a8>)
    3894:	4798      	blx	r3
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    3896:	4b49      	ldr	r3, [pc, #292]	; (39bc <nm_clkless_wake+0x1cc>)
    3898:	681b      	ldr	r3, [r3, #0]
    389a:	220f      	movs	r2, #15
    389c:	18bc      	adds	r4, r7, r2
    389e:	003a      	movs	r2, r7
    38a0:	0011      	movs	r1, r2
    38a2:	0018      	movs	r0, r3
    38a4:	4b3d      	ldr	r3, [pc, #244]	; (399c <nm_clkless_wake+0x1ac>)
    38a6:	4798      	blx	r3
    38a8:	0003      	movs	r3, r0
    38aa:	7023      	strb	r3, [r4, #0]
			
			/* Aelmeleh 24-08-2015*/
			/* Check for C3000 rev. D0 value */
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
    38ac:	230f      	movs	r3, #15
    38ae:	18fb      	adds	r3, r7, r3
    38b0:	781b      	ldrb	r3, [r3, #0]
    38b2:	b25b      	sxtb	r3, r3
    38b4:	2b00      	cmp	r3, #0
    38b6:	d108      	bne.n	38ca <nm_clkless_wake+0xda>
    38b8:	230f      	movs	r3, #15
    38ba:	18fb      	adds	r3, r7, r3
    38bc:	781b      	ldrb	r3, [r3, #0]
    38be:	b25b      	sxtb	r3, r3
    38c0:	2b00      	cmp	r3, #0
    38c2:	d142      	bne.n	394a <nm_clkless_wake+0x15a>
    38c4:	683b      	ldr	r3, [r7, #0]
    38c6:	2b00      	cmp	r3, #0
    38c8:	d13f      	bne.n	394a <nm_clkless_wake+0x15a>
				 
				clk_status_reg_adr = 0x13;
    38ca:	4b3c      	ldr	r3, [pc, #240]	; (39bc <nm_clkless_wake+0x1cc>)
    38cc:	2213      	movs	r2, #19
    38ce:	601a      	str	r2, [r3, #0]
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
    38d0:	2001      	movs	r0, #1
    38d2:	4b31      	ldr	r3, [pc, #196]	; (3998 <nm_clkless_wake+0x1a8>)
    38d4:	4798      	blx	r3
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    38d6:	4b39      	ldr	r3, [pc, #228]	; (39bc <nm_clkless_wake+0x1cc>)
    38d8:	681b      	ldr	r3, [r3, #0]
    38da:	220f      	movs	r2, #15
    38dc:	18bc      	adds	r4, r7, r2
    38de:	003a      	movs	r2, r7
    38e0:	0011      	movs	r1, r2
    38e2:	0018      	movs	r0, r3
    38e4:	4b2d      	ldr	r3, [pc, #180]	; (399c <nm_clkless_wake+0x1ac>)
    38e6:	4798      	blx	r3
    38e8:	0003      	movs	r3, r0
    38ea:	7023      	strb	r3, [r4, #0]
			
				if(ret != M2M_SUCCESS) {
    38ec:	230f      	movs	r3, #15
    38ee:	18fb      	adds	r3, r7, r3
    38f0:	781b      	ldrb	r3, [r3, #0]
    38f2:	b25b      	sxtb	r3, r3
    38f4:	2b00      	cmp	r3, #0
    38f6:	d028      	beq.n	394a <nm_clkless_wake+0x15a>
					M2M_ERR("Bus error (2). Wake up failed\n");
    38f8:	4929      	ldr	r1, [pc, #164]	; (39a0 <nm_clkless_wake+0x1b0>)
    38fa:	4b2a      	ldr	r3, [pc, #168]	; (39a4 <nm_clkless_wake+0x1b4>)
    38fc:	2296      	movs	r2, #150	; 0x96
    38fe:	0018      	movs	r0, r3
    3900:	4b29      	ldr	r3, [pc, #164]	; (39a8 <nm_clkless_wake+0x1b8>)
    3902:	4798      	blx	r3
    3904:	4b2e      	ldr	r3, [pc, #184]	; (39c0 <nm_clkless_wake+0x1d0>)
    3906:	0018      	movs	r0, r3
    3908:	4b29      	ldr	r3, [pc, #164]	; (39b0 <nm_clkless_wake+0x1c0>)
    390a:	4798      	blx	r3
    390c:	200d      	movs	r0, #13
    390e:	4b29      	ldr	r3, [pc, #164]	; (39b4 <nm_clkless_wake+0x1c4>)
    3910:	4798      	blx	r3
					goto _WAKE_EXIT;
    3912:	e038      	b.n	3986 <nm_clkless_wake+0x196>
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
		{
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);
    3914:	2002      	movs	r0, #2
    3916:	4b20      	ldr	r3, [pc, #128]	; (3998 <nm_clkless_wake+0x1a8>)
    3918:	4798      	blx	r3

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    391a:	4b28      	ldr	r3, [pc, #160]	; (39bc <nm_clkless_wake+0x1cc>)
    391c:	681b      	ldr	r3, [r3, #0]
    391e:	003a      	movs	r2, r7
    3920:	0011      	movs	r1, r2
    3922:	0018      	movs	r0, r3
    3924:	4b1d      	ldr	r3, [pc, #116]	; (399c <nm_clkless_wake+0x1ac>)
    3926:	4798      	blx	r3

			if((clk_status_reg & 0x4) == 0)
    3928:	683b      	ldr	r3, [r7, #0]
    392a:	2204      	movs	r2, #4
    392c:	4013      	ands	r3, r2
    392e:	d10c      	bne.n	394a <nm_clkless_wake+0x15a>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
    3930:	491b      	ldr	r1, [pc, #108]	; (39a0 <nm_clkless_wake+0x1b0>)
    3932:	4b1c      	ldr	r3, [pc, #112]	; (39a4 <nm_clkless_wake+0x1b4>)
    3934:	22aa      	movs	r2, #170	; 0xaa
    3936:	0018      	movs	r0, r3
    3938:	4b1b      	ldr	r3, [pc, #108]	; (39a8 <nm_clkless_wake+0x1b8>)
    393a:	4798      	blx	r3
    393c:	4b21      	ldr	r3, [pc, #132]	; (39c4 <nm_clkless_wake+0x1d4>)
    393e:	0018      	movs	r0, r3
    3940:	4b1b      	ldr	r3, [pc, #108]	; (39b0 <nm_clkless_wake+0x1c0>)
    3942:	4798      	blx	r3
    3944:	200d      	movs	r0, #13
    3946:	4b1b      	ldr	r3, [pc, #108]	; (39b4 <nm_clkless_wake+0x1c4>)
    3948:	4798      	blx	r3
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
    394a:	683b      	ldr	r3, [r7, #0]
    394c:	2204      	movs	r2, #4
    394e:	4013      	ands	r3, r2
    3950:	d109      	bne.n	3966 <nm_clkless_wake+0x176>
    3952:	68bb      	ldr	r3, [r7, #8]
    3954:	3301      	adds	r3, #1
    3956:	60bb      	str	r3, [r7, #8]
    3958:	68ba      	ldr	r2, [r7, #8]
    395a:	4b1b      	ldr	r3, [pc, #108]	; (39c8 <nm_clkless_wake+0x1d8>)
    395c:	2103      	movs	r1, #3
    395e:	0010      	movs	r0, r2
    3960:	4798      	blx	r3
    3962:	1e0b      	subs	r3, r1, #0
    3964:	d0d6      	beq.n	3914 <nm_clkless_wake+0x124>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
			}
		}
		// in case of failure, Reset the wakeup bit to introduce a new edge on the next loop
		if((clk_status_reg & 0x4) == 0)
    3966:	683b      	ldr	r3, [r7, #0]
    3968:	2204      	movs	r2, #4
    396a:	4013      	ands	r3, r2
    396c:	d106      	bne.n	397c <nm_clkless_wake+0x18c>
		{
			// Reset bit 0
			nm_write_reg(0x1, reg | (1 << 1));
    396e:	687b      	ldr	r3, [r7, #4]
    3970:	2202      	movs	r2, #2
    3972:	4313      	orrs	r3, r2
    3974:	0019      	movs	r1, r3
    3976:	2001      	movs	r0, #1
    3978:	4b0f      	ldr	r3, [pc, #60]	; (39b8 <nm_clkless_wake+0x1c8>)
    397a:	4798      	blx	r3
		}
	} while((clk_status_reg & 0x4) == 0);
    397c:	683b      	ldr	r3, [r7, #0]
    397e:	2204      	movs	r2, #4
    3980:	4013      	ands	r3, r2
    3982:	d100      	bne.n	3986 <nm_clkless_wake+0x196>
    3984:	e75d      	b.n	3842 <nm_clkless_wake+0x52>

_WAKE_EXIT:
	return ret;
    3986:	230f      	movs	r3, #15
    3988:	18fb      	adds	r3, r7, r3
    398a:	781b      	ldrb	r3, [r3, #0]
    398c:	b25b      	sxtb	r3, r3
}
    398e:	0018      	movs	r0, r3
    3990:	46bd      	mov	sp, r7
    3992:	b005      	add	sp, #20
    3994:	bd90      	pop	{r4, r7, pc}
    3996:	46c0      	nop			; (mov r8, r8)
    3998:	0000151d 	.word	0x0000151d
    399c:	0000411d 	.word	0x0000411d
    39a0:	00011398 	.word	0x00011398
    39a4:	00011270 	.word	0x00011270
    39a8:	0000f9e1 	.word	0x0000f9e1
    39ac:	00011284 	.word	0x00011284
    39b0:	0000fb01 	.word	0x0000fb01
    39b4:	0000fa15 	.word	0x0000fa15
    39b8:	00004141 	.word	0x00004141
    39bc:	20000010 	.word	0x20000010
    39c0:	000112a4 	.word	0x000112a4
    39c4:	000112c4 	.word	0x000112c4
    39c8:	0000e9b5 	.word	0x0000e9b5

000039cc <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
    39cc:	b590      	push	{r4, r7, lr}
    39ce:	b083      	sub	sp, #12
    39d0:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    39d2:	1dfc      	adds	r4, r7, #7
    39d4:	003b      	movs	r3, r7
    39d6:	4a29      	ldr	r2, [pc, #164]	; (3a7c <enable_interrupts+0xb0>)
    39d8:	0019      	movs	r1, r3
    39da:	0010      	movs	r0, r2
    39dc:	4b28      	ldr	r3, [pc, #160]	; (3a80 <enable_interrupts+0xb4>)
    39de:	4798      	blx	r3
    39e0:	0003      	movs	r3, r0
    39e2:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    39e4:	1dfb      	adds	r3, r7, #7
    39e6:	781b      	ldrb	r3, [r3, #0]
    39e8:	b25b      	sxtb	r3, r3
    39ea:	2b00      	cmp	r3, #0
    39ec:	d002      	beq.n	39f4 <enable_interrupts+0x28>
		return M2M_ERR_BUS_FAIL;
    39ee:	2306      	movs	r3, #6
    39f0:	425b      	negs	r3, r3
    39f2:	e03f      	b.n	3a74 <enable_interrupts+0xa8>
	}
	reg |= ((uint32) 1 << 8);
    39f4:	683b      	ldr	r3, [r7, #0]
    39f6:	2280      	movs	r2, #128	; 0x80
    39f8:	0052      	lsls	r2, r2, #1
    39fa:	4313      	orrs	r3, r2
    39fc:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    39fe:	683b      	ldr	r3, [r7, #0]
    3a00:	1dfc      	adds	r4, r7, #7
    3a02:	4a1e      	ldr	r2, [pc, #120]	; (3a7c <enable_interrupts+0xb0>)
    3a04:	0019      	movs	r1, r3
    3a06:	0010      	movs	r0, r2
    3a08:	4b1e      	ldr	r3, [pc, #120]	; (3a84 <enable_interrupts+0xb8>)
    3a0a:	4798      	blx	r3
    3a0c:	0003      	movs	r3, r0
    3a0e:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    3a10:	1dfb      	adds	r3, r7, #7
    3a12:	781b      	ldrb	r3, [r3, #0]
    3a14:	b25b      	sxtb	r3, r3
    3a16:	2b00      	cmp	r3, #0
    3a18:	d002      	beq.n	3a20 <enable_interrupts+0x54>
		return M2M_ERR_BUS_FAIL;
    3a1a:	2306      	movs	r3, #6
    3a1c:	425b      	negs	r3, r3
    3a1e:	e029      	b.n	3a74 <enable_interrupts+0xa8>
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    3a20:	1dfc      	adds	r4, r7, #7
    3a22:	003a      	movs	r2, r7
    3a24:	23d0      	movs	r3, #208	; 0xd0
    3a26:	015b      	lsls	r3, r3, #5
    3a28:	0011      	movs	r1, r2
    3a2a:	0018      	movs	r0, r3
    3a2c:	4b14      	ldr	r3, [pc, #80]	; (3a80 <enable_interrupts+0xb4>)
    3a2e:	4798      	blx	r3
    3a30:	0003      	movs	r3, r0
    3a32:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    3a34:	1dfb      	adds	r3, r7, #7
    3a36:	781b      	ldrb	r3, [r3, #0]
    3a38:	b25b      	sxtb	r3, r3
    3a3a:	2b00      	cmp	r3, #0
    3a3c:	d002      	beq.n	3a44 <enable_interrupts+0x78>
		return M2M_ERR_BUS_FAIL;
    3a3e:	2306      	movs	r3, #6
    3a40:	425b      	negs	r3, r3
    3a42:	e017      	b.n	3a74 <enable_interrupts+0xa8>
	}
	reg |= ((uint32) 1 << 16);
    3a44:	683b      	ldr	r3, [r7, #0]
    3a46:	2280      	movs	r2, #128	; 0x80
    3a48:	0252      	lsls	r2, r2, #9
    3a4a:	4313      	orrs	r3, r2
    3a4c:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    3a4e:	683a      	ldr	r2, [r7, #0]
    3a50:	1dfc      	adds	r4, r7, #7
    3a52:	23d0      	movs	r3, #208	; 0xd0
    3a54:	015b      	lsls	r3, r3, #5
    3a56:	0011      	movs	r1, r2
    3a58:	0018      	movs	r0, r3
    3a5a:	4b0a      	ldr	r3, [pc, #40]	; (3a84 <enable_interrupts+0xb8>)
    3a5c:	4798      	blx	r3
    3a5e:	0003      	movs	r3, r0
    3a60:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    3a62:	1dfb      	adds	r3, r7, #7
    3a64:	781b      	ldrb	r3, [r3, #0]
    3a66:	b25b      	sxtb	r3, r3
    3a68:	2b00      	cmp	r3, #0
    3a6a:	d002      	beq.n	3a72 <enable_interrupts+0xa6>
		return M2M_ERR_BUS_FAIL;
    3a6c:	2306      	movs	r3, #6
    3a6e:	425b      	negs	r3, r3
    3a70:	e000      	b.n	3a74 <enable_interrupts+0xa8>
	}
	return M2M_SUCCESS;
    3a72:	2300      	movs	r3, #0
}
    3a74:	0018      	movs	r0, r3
    3a76:	46bd      	mov	sp, r7
    3a78:	b003      	add	sp, #12
    3a7a:	bd90      	pop	{r4, r7, pc}
    3a7c:	00001408 	.word	0x00001408
    3a80:	0000411d 	.word	0x0000411d
    3a84:	00004141 	.word	0x00004141

00003a88 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
    3a88:	b580      	push	{r7, lr}
    3a8a:	b082      	sub	sp, #8
    3a8c:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
    3a8e:	4b32      	ldr	r3, [pc, #200]	; (3b58 <nmi_get_chipid+0xd0>)
    3a90:	681b      	ldr	r3, [r3, #0]
    3a92:	2b00      	cmp	r3, #0
    3a94:	d159      	bne.n	3b4a <nmi_get_chipid+0xc2>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    3a96:	4a30      	ldr	r2, [pc, #192]	; (3b58 <nmi_get_chipid+0xd0>)
    3a98:	2380      	movs	r3, #128	; 0x80
    3a9a:	015b      	lsls	r3, r3, #5
    3a9c:	0011      	movs	r1, r2
    3a9e:	0018      	movs	r0, r3
    3aa0:	4b2e      	ldr	r3, [pc, #184]	; (3b5c <nmi_get_chipid+0xd4>)
    3aa2:	4798      	blx	r3
    3aa4:	1e03      	subs	r3, r0, #0
    3aa6:	d004      	beq.n	3ab2 <nmi_get_chipid+0x2a>
			chipid = 0;
    3aa8:	4b2b      	ldr	r3, [pc, #172]	; (3b58 <nmi_get_chipid+0xd0>)
    3aaa:	2200      	movs	r2, #0
    3aac:	601a      	str	r2, [r3, #0]
			return 0;
    3aae:	2300      	movs	r3, #0
    3ab0:	e04d      	b.n	3b4e <nmi_get_chipid+0xc6>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    3ab2:	1d3b      	adds	r3, r7, #4
    3ab4:	4a2a      	ldr	r2, [pc, #168]	; (3b60 <nmi_get_chipid+0xd8>)
    3ab6:	0019      	movs	r1, r3
    3ab8:	0010      	movs	r0, r2
    3aba:	4b28      	ldr	r3, [pc, #160]	; (3b5c <nmi_get_chipid+0xd4>)
    3abc:	4798      	blx	r3
    3abe:	1e03      	subs	r3, r0, #0
    3ac0:	d004      	beq.n	3acc <nmi_get_chipid+0x44>
			chipid = 0;
    3ac2:	4b25      	ldr	r3, [pc, #148]	; (3b58 <nmi_get_chipid+0xd0>)
    3ac4:	2200      	movs	r2, #0
    3ac6:	601a      	str	r2, [r3, #0]
			return 0;
    3ac8:	2300      	movs	r3, #0
    3aca:	e040      	b.n	3b4e <nmi_get_chipid+0xc6>
		}

		if (chipid == 0x1002a0)  {
    3acc:	4b22      	ldr	r3, [pc, #136]	; (3b58 <nmi_get_chipid+0xd0>)
    3ace:	681b      	ldr	r3, [r3, #0]
    3ad0:	4a24      	ldr	r2, [pc, #144]	; (3b64 <nmi_get_chipid+0xdc>)
    3ad2:	4293      	cmp	r3, r2
    3ad4:	d106      	bne.n	3ae4 <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
    3ad6:	687b      	ldr	r3, [r7, #4]
    3ad8:	2b01      	cmp	r3, #1
    3ada:	d029      	beq.n	3b30 <nmi_get_chipid+0xa8>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
    3adc:	4b1e      	ldr	r3, [pc, #120]	; (3b58 <nmi_get_chipid+0xd0>)
    3ade:	4a22      	ldr	r2, [pc, #136]	; (3b68 <nmi_get_chipid+0xe0>)
    3ae0:	601a      	str	r2, [r3, #0]
    3ae2:	e025      	b.n	3b30 <nmi_get_chipid+0xa8>
			}
		} else if(chipid == 0x1002b0) {
    3ae4:	4b1c      	ldr	r3, [pc, #112]	; (3b58 <nmi_get_chipid+0xd0>)
    3ae6:	681b      	ldr	r3, [r3, #0]
    3ae8:	4a20      	ldr	r2, [pc, #128]	; (3b6c <nmi_get_chipid+0xe4>)
    3aea:	4293      	cmp	r3, r2
    3aec:	d10d      	bne.n	3b0a <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
    3aee:	687b      	ldr	r3, [r7, #4]
    3af0:	2b03      	cmp	r3, #3
    3af2:	d01d      	beq.n	3b30 <nmi_get_chipid+0xa8>
			} else if(rfrevid == 4) { /* 1002B1 */
    3af4:	687b      	ldr	r3, [r7, #4]
    3af6:	2b04      	cmp	r3, #4
    3af8:	d103      	bne.n	3b02 <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
    3afa:	4b17      	ldr	r3, [pc, #92]	; (3b58 <nmi_get_chipid+0xd0>)
    3afc:	4a1c      	ldr	r2, [pc, #112]	; (3b70 <nmi_get_chipid+0xe8>)
    3afe:	601a      	str	r2, [r3, #0]
    3b00:	e016      	b.n	3b30 <nmi_get_chipid+0xa8>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
    3b02:	4b15      	ldr	r3, [pc, #84]	; (3b58 <nmi_get_chipid+0xd0>)
    3b04:	4a1b      	ldr	r2, [pc, #108]	; (3b74 <nmi_get_chipid+0xec>)
    3b06:	601a      	str	r2, [r3, #0]
    3b08:	e012      	b.n	3b30 <nmi_get_chipid+0xa8>
			}
		} else if(chipid == 0x1000F0) { 
    3b0a:	4b13      	ldr	r3, [pc, #76]	; (3b58 <nmi_get_chipid+0xd0>)
    3b0c:	681b      	ldr	r3, [r3, #0]
    3b0e:	4a1a      	ldr	r2, [pc, #104]	; (3b78 <nmi_get_chipid+0xf0>)
    3b10:	4293      	cmp	r3, r2
    3b12:	d10d      	bne.n	3b30 <nmi_get_chipid+0xa8>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    3b14:	4a10      	ldr	r2, [pc, #64]	; (3b58 <nmi_get_chipid+0xd0>)
    3b16:	23ec      	movs	r3, #236	; 0xec
    3b18:	039b      	lsls	r3, r3, #14
    3b1a:	0011      	movs	r1, r2
    3b1c:	0018      	movs	r0, r3
    3b1e:	4b0f      	ldr	r3, [pc, #60]	; (3b5c <nmi_get_chipid+0xd4>)
    3b20:	4798      	blx	r3
    3b22:	1e03      	subs	r3, r0, #0
    3b24:	d004      	beq.n	3b30 <nmi_get_chipid+0xa8>
			chipid = 0;
    3b26:	4b0c      	ldr	r3, [pc, #48]	; (3b58 <nmi_get_chipid+0xd0>)
    3b28:	2200      	movs	r2, #0
    3b2a:	601a      	str	r2, [r3, #0]
			return 0;
    3b2c:	2300      	movs	r3, #0
    3b2e:	e00e      	b.n	3b4e <nmi_get_chipid+0xc6>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
    3b30:	4b09      	ldr	r3, [pc, #36]	; (3b58 <nmi_get_chipid+0xd0>)
    3b32:	681b      	ldr	r3, [r3, #0]
    3b34:	4a11      	ldr	r2, [pc, #68]	; (3b7c <nmi_get_chipid+0xf4>)
    3b36:	401a      	ands	r2, r3
    3b38:	4b07      	ldr	r3, [pc, #28]	; (3b58 <nmi_get_chipid+0xd0>)
    3b3a:	601a      	str	r2, [r3, #0]
		chipid |= 0x050000;
    3b3c:	4b06      	ldr	r3, [pc, #24]	; (3b58 <nmi_get_chipid+0xd0>)
    3b3e:	681b      	ldr	r3, [r3, #0]
    3b40:	22a0      	movs	r2, #160	; 0xa0
    3b42:	02d2      	lsls	r2, r2, #11
    3b44:	431a      	orrs	r2, r3
    3b46:	4b04      	ldr	r3, [pc, #16]	; (3b58 <nmi_get_chipid+0xd0>)
    3b48:	601a      	str	r2, [r3, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
    3b4a:	4b03      	ldr	r3, [pc, #12]	; (3b58 <nmi_get_chipid+0xd0>)
    3b4c:	681b      	ldr	r3, [r3, #0]
}
    3b4e:	0018      	movs	r0, r3
    3b50:	46bd      	mov	sp, r7
    3b52:	b002      	add	sp, #8
    3b54:	bd80      	pop	{r7, pc}
    3b56:	46c0      	nop			; (mov r8, r8)
    3b58:	200000f4 	.word	0x200000f4
    3b5c:	0000411d 	.word	0x0000411d
    3b60:	000013f4 	.word	0x000013f4
    3b64:	001002a0 	.word	0x001002a0
    3b68:	001002a1 	.word	0x001002a1
    3b6c:	001002b0 	.word	0x001002b0
    3b70:	001002b1 	.word	0x001002b1
    3b74:	001002b2 	.word	0x001002b2
    3b78:	001000f0 	.word	0x001000f0
    3b7c:	fff0ffff 	.word	0xfff0ffff

00003b80 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    3b80:	b580      	push	{r7, lr}
    3b82:	b086      	sub	sp, #24
    3b84:	af00      	add	r7, sp, #0
    3b86:	0002      	movs	r2, r0
    3b88:	1dfb      	adds	r3, r7, #7
    3b8a:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    3b8c:	230b      	movs	r3, #11
    3b8e:	18fb      	adds	r3, r7, r3
    3b90:	2200      	movs	r2, #0
    3b92:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    3b94:	2300      	movs	r3, #0
    3b96:	617b      	str	r3, [r7, #20]
    3b98:	2300      	movs	r3, #0
    3b9a:	613b      	str	r3, [r7, #16]
	uint32 u32GpReg1 = 0;
    3b9c:	2300      	movs	r3, #0
    3b9e:	60fb      	str	r3, [r7, #12]

	reg = 0;
    3ba0:	2300      	movs	r3, #0
    3ba2:	617b      	str	r3, [r7, #20]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    3ba4:	4b3b      	ldr	r3, [pc, #236]	; (3c94 <wait_for_bootrom+0x114>)
    3ba6:	0018      	movs	r0, r3
    3ba8:	4b3b      	ldr	r3, [pc, #236]	; (3c98 <wait_for_bootrom+0x118>)
    3baa:	4798      	blx	r3
    3bac:	0003      	movs	r3, r0
    3bae:	617b      	str	r3, [r7, #20]
		if (reg & 0x80000000) {
    3bb0:	697b      	ldr	r3, [r7, #20]
    3bb2:	2b00      	cmp	r3, #0
    3bb4:	db03      	blt.n	3bbe <wait_for_bootrom+0x3e>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    3bb6:	2001      	movs	r0, #1
    3bb8:	4b38      	ldr	r3, [pc, #224]	; (3c9c <wait_for_bootrom+0x11c>)
    3bba:	4798      	blx	r3
	}
    3bbc:	e7f2      	b.n	3ba4 <wait_for_bootrom+0x24>

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
		if (reg & 0x80000000) {
			break;
    3bbe:	46c0      	nop			; (mov r8, r8)
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    3bc0:	4b37      	ldr	r3, [pc, #220]	; (3ca0 <wait_for_bootrom+0x120>)
    3bc2:	0018      	movs	r0, r3
    3bc4:	4b34      	ldr	r3, [pc, #208]	; (3c98 <wait_for_bootrom+0x118>)
    3bc6:	4798      	blx	r3
    3bc8:	0003      	movs	r3, r0
    3bca:	617b      	str	r3, [r7, #20]
	reg &= 0x1;
    3bcc:	697b      	ldr	r3, [r7, #20]
    3bce:	2201      	movs	r2, #1
    3bd0:	4013      	ands	r3, r2
    3bd2:	617b      	str	r3, [r7, #20]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    3bd4:	697b      	ldr	r3, [r7, #20]
    3bd6:	2b00      	cmp	r3, #0
    3bd8:	d112      	bne.n	3c00 <wait_for_bootrom+0x80>
	{
		reg = 0;
    3bda:	2300      	movs	r3, #0
    3bdc:	617b      	str	r3, [r7, #20]
		while(reg != M2M_FINISH_BOOT_ROM)
    3bde:	e00b      	b.n	3bf8 <wait_for_bootrom+0x78>
		{
			nm_bsp_sleep(1);
    3be0:	2001      	movs	r0, #1
    3be2:	4b2e      	ldr	r3, [pc, #184]	; (3c9c <wait_for_bootrom+0x11c>)
    3be4:	4798      	blx	r3
			reg = nm_read_reg(BOOTROM_REG);
    3be6:	4b2f      	ldr	r3, [pc, #188]	; (3ca4 <wait_for_bootrom+0x124>)
    3be8:	0018      	movs	r0, r3
    3bea:	4b2b      	ldr	r3, [pc, #172]	; (3c98 <wait_for_bootrom+0x118>)
    3bec:	4798      	blx	r3
    3bee:	0003      	movs	r3, r0
    3bf0:	617b      	str	r3, [r7, #20]

			if(++cnt > TIMEOUT)
    3bf2:	693b      	ldr	r3, [r7, #16]
    3bf4:	3301      	adds	r3, #1
    3bf6:	613b      	str	r3, [r7, #16]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
    3bf8:	697b      	ldr	r3, [r7, #20]
    3bfa:	4a2b      	ldr	r2, [pc, #172]	; (3ca8 <wait_for_bootrom+0x128>)
    3bfc:	4293      	cmp	r3, r2
    3bfe:	d1ef      	bne.n	3be0 <wait_for_bootrom+0x60>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    3c00:	1dfb      	adds	r3, r7, #7
    3c02:	781b      	ldrb	r3, [r3, #0]
    3c04:	2b02      	cmp	r3, #2
    3c06:	d10d      	bne.n	3c24 <wait_for_bootrom+0xa4>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    3c08:	4a28      	ldr	r2, [pc, #160]	; (3cac <wait_for_bootrom+0x12c>)
    3c0a:	4b29      	ldr	r3, [pc, #164]	; (3cb0 <wait_for_bootrom+0x130>)
    3c0c:	0011      	movs	r1, r2
    3c0e:	0018      	movs	r0, r3
    3c10:	4b28      	ldr	r3, [pc, #160]	; (3cb4 <wait_for_bootrom+0x134>)
    3c12:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, NBIT20);
    3c14:	2380      	movs	r3, #128	; 0x80
    3c16:	035b      	lsls	r3, r3, #13
    3c18:	4a27      	ldr	r2, [pc, #156]	; (3cb8 <wait_for_bootrom+0x138>)
    3c1a:	0019      	movs	r1, r3
    3c1c:	0010      	movs	r0, r2
    3c1e:	4b25      	ldr	r3, [pc, #148]	; (3cb4 <wait_for_bootrom+0x134>)
    3c20:	4798      	blx	r3
    3c22:	e015      	b.n	3c50 <wait_for_bootrom+0xd0>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    3c24:	1dfb      	adds	r3, r7, #7
    3c26:	781b      	ldrb	r3, [r3, #0]
    3c28:	2b03      	cmp	r3, #3
    3c2a:	d10b      	bne.n	3c44 <wait_for_bootrom+0xc4>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    3c2c:	4a1f      	ldr	r2, [pc, #124]	; (3cac <wait_for_bootrom+0x12c>)
    3c2e:	4b20      	ldr	r3, [pc, #128]	; (3cb0 <wait_for_bootrom+0x130>)
    3c30:	0011      	movs	r1, r2
    3c32:	0018      	movs	r0, r3
    3c34:	4b1f      	ldr	r3, [pc, #124]	; (3cb4 <wait_for_bootrom+0x134>)
    3c36:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, 0);
    3c38:	4b1f      	ldr	r3, [pc, #124]	; (3cb8 <wait_for_bootrom+0x138>)
    3c3a:	2100      	movs	r1, #0
    3c3c:	0018      	movs	r0, r3
    3c3e:	4b1d      	ldr	r3, [pc, #116]	; (3cb4 <wait_for_bootrom+0x134>)
    3c40:	4798      	blx	r3
    3c42:	e005      	b.n	3c50 <wait_for_bootrom+0xd0>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    3c44:	1dfb      	adds	r3, r7, #7
    3c46:	781b      	ldrb	r3, [r3, #0]
    3c48:	2b04      	cmp	r3, #4
    3c4a:	d101      	bne.n	3c50 <wait_for_bootrom+0xd0>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    3c4c:	2380      	movs	r3, #128	; 0x80
    3c4e:	60fb      	str	r3, [r7, #12]
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
    3c50:	4b1a      	ldr	r3, [pc, #104]	; (3cbc <wait_for_bootrom+0x13c>)
    3c52:	4798      	blx	r3
    3c54:	0003      	movs	r3, r0
    3c56:	051b      	lsls	r3, r3, #20
    3c58:	0d1a      	lsrs	r2, r3, #20
    3c5a:	23e8      	movs	r3, #232	; 0xe8
    3c5c:	009b      	lsls	r3, r3, #2
    3c5e:	429a      	cmp	r2, r3
    3c60:	d106      	bne.n	3c70 <wait_for_bootrom+0xf0>
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    3c62:	68fb      	ldr	r3, [r7, #12]
    3c64:	2202      	movs	r2, #2
    3c66:	4313      	orrs	r3, r2
    3c68:	0018      	movs	r0, r3
    3c6a:	4b15      	ldr	r3, [pc, #84]	; (3cc0 <wait_for_bootrom+0x140>)
    3c6c:	4798      	blx	r3
    3c6e:	e003      	b.n	3c78 <wait_for_bootrom+0xf8>
	}
	else
	{
		chip_apply_conf(u32GpReg1);
    3c70:	68fb      	ldr	r3, [r7, #12]
    3c72:	0018      	movs	r0, r3
    3c74:	4b12      	ldr	r3, [pc, #72]	; (3cc0 <wait_for_bootrom+0x140>)
    3c76:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    3c78:	4a12      	ldr	r2, [pc, #72]	; (3cc4 <wait_for_bootrom+0x144>)
    3c7a:	4b0a      	ldr	r3, [pc, #40]	; (3ca4 <wait_for_bootrom+0x124>)
    3c7c:	0011      	movs	r1, r2
    3c7e:	0018      	movs	r0, r3
    3c80:	4b0c      	ldr	r3, [pc, #48]	; (3cb4 <wait_for_bootrom+0x134>)
    3c82:	4798      	blx	r3
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
    3c84:	230b      	movs	r3, #11
    3c86:	18fb      	adds	r3, r7, r3
    3c88:	781b      	ldrb	r3, [r3, #0]
    3c8a:	b25b      	sxtb	r3, r3
}
    3c8c:	0018      	movs	r0, r3
    3c8e:	46bd      	mov	sp, r7
    3c90:	b006      	add	sp, #24
    3c92:	bd80      	pop	{r7, pc}
    3c94:	00001014 	.word	0x00001014
    3c98:	000040fd 	.word	0x000040fd
    3c9c:	0000151d 	.word	0x0000151d
    3ca0:	000207bc 	.word	0x000207bc
    3ca4:	000c000c 	.word	0x000c000c
    3ca8:	10add09e 	.word	0x10add09e
    3cac:	3c1cd57d 	.word	0x3c1cd57d
    3cb0:	000207ac 	.word	0x000207ac
    3cb4:	00004141 	.word	0x00004141
    3cb8:	0000108c 	.word	0x0000108c
    3cbc:	00003a89 	.word	0x00003a89
    3cc0:	0000377d 	.word	0x0000377d
    3cc4:	ef522f61 	.word	0xef522f61

00003cc8 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    3cc8:	b580      	push	{r7, lr}
    3cca:	b088      	sub	sp, #32
    3ccc:	af00      	add	r7, sp, #0
    3cce:	0002      	movs	r2, r0
    3cd0:	1dfb      	adds	r3, r7, #7
    3cd2:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    3cd4:	231f      	movs	r3, #31
    3cd6:	18fb      	adds	r3, r7, r3
    3cd8:	2200      	movs	r2, #0
    3cda:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    3cdc:	2300      	movs	r3, #0
    3cde:	61bb      	str	r3, [r7, #24]
    3ce0:	2300      	movs	r3, #0
    3ce2:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
    3ce4:	2301      	movs	r3, #1
    3ce6:	425b      	negs	r3, r3
    3ce8:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
    3cea:	4b1d      	ldr	r3, [pc, #116]	; (3d60 <wait_for_firmware_start+0x98>)
    3cec:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    3cee:	4b1d      	ldr	r3, [pc, #116]	; (3d64 <wait_for_firmware_start+0x9c>)
    3cf0:	60bb      	str	r3, [r7, #8]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    3cf2:	1dfb      	adds	r3, r7, #7
    3cf4:	781b      	ldrb	r3, [r3, #0]
    3cf6:	2b02      	cmp	r3, #2
    3cf8:	d003      	beq.n	3d02 <wait_for_firmware_start+0x3a>
    3cfa:	1dfb      	adds	r3, r7, #7
    3cfc:	781b      	ldrb	r3, [r3, #0]
    3cfe:	2b03      	cmp	r3, #3
    3d00:	d119      	bne.n	3d36 <wait_for_firmware_start+0x6e>
		regAddress = NMI_REV_REG;
    3d02:	4b19      	ldr	r3, [pc, #100]	; (3d68 <wait_for_firmware_start+0xa0>)
    3d04:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    3d06:	4b19      	ldr	r3, [pc, #100]	; (3d6c <wait_for_firmware_start+0xa4>)
    3d08:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    3d0a:	e014      	b.n	3d36 <wait_for_firmware_start+0x6e>
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    3d0c:	2002      	movs	r0, #2
    3d0e:	4b18      	ldr	r3, [pc, #96]	; (3d70 <wait_for_firmware_start+0xa8>)
    3d10:	4798      	blx	r3
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    3d12:	68fb      	ldr	r3, [r7, #12]
    3d14:	0018      	movs	r0, r3
    3d16:	4b17      	ldr	r3, [pc, #92]	; (3d74 <wait_for_firmware_start+0xac>)
    3d18:	4798      	blx	r3
    3d1a:	0003      	movs	r3, r0
    3d1c:	61bb      	str	r3, [r7, #24]
		if(++cnt >= u32Timeout)
    3d1e:	697b      	ldr	r3, [r7, #20]
    3d20:	3301      	adds	r3, #1
    3d22:	617b      	str	r3, [r7, #20]
    3d24:	697a      	ldr	r2, [r7, #20]
    3d26:	693b      	ldr	r3, [r7, #16]
    3d28:	429a      	cmp	r2, r3
    3d2a:	d304      	bcc.n	3d36 <wait_for_firmware_start+0x6e>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    3d2c:	231f      	movs	r3, #31
    3d2e:	18fb      	adds	r3, r7, r3
    3d30:	22fb      	movs	r2, #251	; 0xfb
    3d32:	701a      	strb	r2, [r3, #0]
			goto ERR;
    3d34:	e00c      	b.n	3d50 <wait_for_firmware_start+0x88>
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    3d36:	68ba      	ldr	r2, [r7, #8]
    3d38:	69bb      	ldr	r3, [r7, #24]
    3d3a:	429a      	cmp	r2, r3
    3d3c:	d1e6      	bne.n	3d0c <wait_for_firmware_start+0x44>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    3d3e:	68bb      	ldr	r3, [r7, #8]
    3d40:	4a08      	ldr	r2, [pc, #32]	; (3d64 <wait_for_firmware_start+0x9c>)
    3d42:	4293      	cmp	r3, r2
    3d44:	d104      	bne.n	3d50 <wait_for_firmware_start+0x88>
	{
		nm_write_reg(NMI_STATE_REG, 0);
    3d46:	4b06      	ldr	r3, [pc, #24]	; (3d60 <wait_for_firmware_start+0x98>)
    3d48:	2100      	movs	r1, #0
    3d4a:	0018      	movs	r0, r3
    3d4c:	4b0a      	ldr	r3, [pc, #40]	; (3d78 <wait_for_firmware_start+0xb0>)
    3d4e:	4798      	blx	r3
	}
ERR:
	return ret;
    3d50:	231f      	movs	r3, #31
    3d52:	18fb      	adds	r3, r7, r3
    3d54:	781b      	ldrb	r3, [r3, #0]
    3d56:	b25b      	sxtb	r3, r3
}
    3d58:	0018      	movs	r0, r3
    3d5a:	46bd      	mov	sp, r7
    3d5c:	b008      	add	sp, #32
    3d5e:	bd80      	pop	{r7, pc}
    3d60:	0000108c 	.word	0x0000108c
    3d64:	02532636 	.word	0x02532636
    3d68:	000207ac 	.word	0x000207ac
    3d6c:	d75dc1c3 	.word	0xd75dc1c3
    3d70:	0000151d 	.word	0x0000151d
    3d74:	000040fd 	.word	0x000040fd
    3d78:	00004141 	.word	0x00004141

00003d7c <chip_deinit>:

sint8 chip_deinit(void)
{
    3d7c:	b590      	push	{r4, r7, lr}
    3d7e:	b083      	sub	sp, #12
    3d80:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    3d82:	2300      	movs	r3, #0
    3d84:	603b      	str	r3, [r7, #0]
	sint8 ret;
	uint8 timeout = 10;
    3d86:	1dbb      	adds	r3, r7, #6
    3d88:	220a      	movs	r2, #10
    3d8a:	701a      	strb	r2, [r3, #0]

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    3d8c:	1dfc      	adds	r4, r7, #7
    3d8e:	003a      	movs	r2, r7
    3d90:	23a0      	movs	r3, #160	; 0xa0
    3d92:	015b      	lsls	r3, r3, #5
    3d94:	0011      	movs	r1, r2
    3d96:	0018      	movs	r0, r3
    3d98:	4b3f      	ldr	r3, [pc, #252]	; (3e98 <chip_deinit+0x11c>)
    3d9a:	4798      	blx	r3
    3d9c:	0003      	movs	r3, r0
    3d9e:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    3da0:	1dfb      	adds	r3, r7, #7
    3da2:	781b      	ldrb	r3, [r3, #0]
    3da4:	b25b      	sxtb	r3, r3
    3da6:	2b00      	cmp	r3, #0
    3da8:	d00c      	beq.n	3dc4 <chip_deinit+0x48>
		M2M_ERR("failed to de-initialize\n");
    3daa:	4a3c      	ldr	r2, [pc, #240]	; (3e9c <chip_deinit+0x120>)
    3dac:	493c      	ldr	r1, [pc, #240]	; (3ea0 <chip_deinit+0x124>)
    3dae:	4b3d      	ldr	r3, [pc, #244]	; (3ea4 <chip_deinit+0x128>)
    3db0:	0018      	movs	r0, r3
    3db2:	4b3d      	ldr	r3, [pc, #244]	; (3ea8 <chip_deinit+0x12c>)
    3db4:	4798      	blx	r3
    3db6:	4b3d      	ldr	r3, [pc, #244]	; (3eac <chip_deinit+0x130>)
    3db8:	0018      	movs	r0, r3
    3dba:	4b3d      	ldr	r3, [pc, #244]	; (3eb0 <chip_deinit+0x134>)
    3dbc:	4798      	blx	r3
    3dbe:	200d      	movs	r0, #13
    3dc0:	4b3c      	ldr	r3, [pc, #240]	; (3eb4 <chip_deinit+0x138>)
    3dc2:	4798      	blx	r3
	}
	reg &= ~(1 << 10);
    3dc4:	683b      	ldr	r3, [r7, #0]
    3dc6:	4a3c      	ldr	r2, [pc, #240]	; (3eb8 <chip_deinit+0x13c>)
    3dc8:	4013      	ands	r3, r2
    3dca:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    3dcc:	683a      	ldr	r2, [r7, #0]
    3dce:	1dfc      	adds	r4, r7, #7
    3dd0:	23a0      	movs	r3, #160	; 0xa0
    3dd2:	015b      	lsls	r3, r3, #5
    3dd4:	0011      	movs	r1, r2
    3dd6:	0018      	movs	r0, r3
    3dd8:	4b38      	ldr	r3, [pc, #224]	; (3ebc <chip_deinit+0x140>)
    3dda:	4798      	blx	r3
    3ddc:	0003      	movs	r3, r0
    3dde:	7023      	strb	r3, [r4, #0]

	if (ret != M2M_SUCCESS) {
    3de0:	1dfb      	adds	r3, r7, #7
    3de2:	781b      	ldrb	r3, [r3, #0]
    3de4:	b25b      	sxtb	r3, r3
    3de6:	2b00      	cmp	r3, #0
    3de8:	d010      	beq.n	3e0c <chip_deinit+0x90>
		M2M_ERR("Error while writing reg\n");
    3dea:	4a35      	ldr	r2, [pc, #212]	; (3ec0 <chip_deinit+0x144>)
    3dec:	492c      	ldr	r1, [pc, #176]	; (3ea0 <chip_deinit+0x124>)
    3dee:	4b2d      	ldr	r3, [pc, #180]	; (3ea4 <chip_deinit+0x128>)
    3df0:	0018      	movs	r0, r3
    3df2:	4b2d      	ldr	r3, [pc, #180]	; (3ea8 <chip_deinit+0x12c>)
    3df4:	4798      	blx	r3
    3df6:	4b33      	ldr	r3, [pc, #204]	; (3ec4 <chip_deinit+0x148>)
    3df8:	0018      	movs	r0, r3
    3dfa:	4b2d      	ldr	r3, [pc, #180]	; (3eb0 <chip_deinit+0x134>)
    3dfc:	4798      	blx	r3
    3dfe:	200d      	movs	r0, #13
    3e00:	4b2c      	ldr	r3, [pc, #176]	; (3eb4 <chip_deinit+0x138>)
    3e02:	4798      	blx	r3
		return ret;
    3e04:	1dfb      	adds	r3, r7, #7
    3e06:	781b      	ldrb	r3, [r3, #0]
    3e08:	b25b      	sxtb	r3, r3
    3e0a:	e041      	b.n	3e90 <chip_deinit+0x114>
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    3e0c:	1dfc      	adds	r4, r7, #7
    3e0e:	003a      	movs	r2, r7
    3e10:	23a0      	movs	r3, #160	; 0xa0
    3e12:	015b      	lsls	r3, r3, #5
    3e14:	0011      	movs	r1, r2
    3e16:	0018      	movs	r0, r3
    3e18:	4b1f      	ldr	r3, [pc, #124]	; (3e98 <chip_deinit+0x11c>)
    3e1a:	4798      	blx	r3
    3e1c:	0003      	movs	r3, r0
    3e1e:	7023      	strb	r3, [r4, #0]
		if (ret != M2M_SUCCESS) {
    3e20:	1dfb      	adds	r3, r7, #7
    3e22:	781b      	ldrb	r3, [r3, #0]
    3e24:	b25b      	sxtb	r3, r3
    3e26:	2b00      	cmp	r3, #0
    3e28:	d011      	beq.n	3e4e <chip_deinit+0xd2>
			M2M_ERR("Error while reading reg\n");
    3e2a:	238f      	movs	r3, #143	; 0x8f
    3e2c:	009a      	lsls	r2, r3, #2
    3e2e:	491c      	ldr	r1, [pc, #112]	; (3ea0 <chip_deinit+0x124>)
    3e30:	4b1c      	ldr	r3, [pc, #112]	; (3ea4 <chip_deinit+0x128>)
    3e32:	0018      	movs	r0, r3
    3e34:	4b1c      	ldr	r3, [pc, #112]	; (3ea8 <chip_deinit+0x12c>)
    3e36:	4798      	blx	r3
    3e38:	4b23      	ldr	r3, [pc, #140]	; (3ec8 <chip_deinit+0x14c>)
    3e3a:	0018      	movs	r0, r3
    3e3c:	4b1c      	ldr	r3, [pc, #112]	; (3eb0 <chip_deinit+0x134>)
    3e3e:	4798      	blx	r3
    3e40:	200d      	movs	r0, #13
    3e42:	4b1c      	ldr	r3, [pc, #112]	; (3eb4 <chip_deinit+0x138>)
    3e44:	4798      	blx	r3
			return ret;
    3e46:	1dfb      	adds	r3, r7, #7
    3e48:	781b      	ldrb	r3, [r3, #0]
    3e4a:	b25b      	sxtb	r3, r3
    3e4c:	e020      	b.n	3e90 <chip_deinit+0x114>
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
    3e4e:	683a      	ldr	r2, [r7, #0]
    3e50:	2380      	movs	r3, #128	; 0x80
    3e52:	00db      	lsls	r3, r3, #3
    3e54:	4013      	ands	r3, r2
    3e56:	d017      	beq.n	3e88 <chip_deinit+0x10c>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
    3e58:	683b      	ldr	r3, [r7, #0]
    3e5a:	4a17      	ldr	r2, [pc, #92]	; (3eb8 <chip_deinit+0x13c>)
    3e5c:	4013      	ands	r3, r2
    3e5e:	603b      	str	r3, [r7, #0]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    3e60:	683a      	ldr	r2, [r7, #0]
    3e62:	1dfc      	adds	r4, r7, #7
    3e64:	23a0      	movs	r3, #160	; 0xa0
    3e66:	015b      	lsls	r3, r3, #5
    3e68:	0011      	movs	r1, r2
    3e6a:	0018      	movs	r0, r3
    3e6c:	4b13      	ldr	r3, [pc, #76]	; (3ebc <chip_deinit+0x140>)
    3e6e:	4798      	blx	r3
    3e70:	0003      	movs	r3, r0
    3e72:	7023      	strb	r3, [r4, #0]
			timeout--;
    3e74:	1dbb      	adds	r3, r7, #6
    3e76:	781a      	ldrb	r2, [r3, #0]
    3e78:	1dbb      	adds	r3, r7, #6
    3e7a:	3a01      	subs	r2, #1
    3e7c:	701a      	strb	r2, [r3, #0]
		} else {
			break;
		}

	} while (timeout);
    3e7e:	1dbb      	adds	r3, r7, #6
    3e80:	781b      	ldrb	r3, [r3, #0]
    3e82:	2b00      	cmp	r3, #0
    3e84:	d1c2      	bne.n	3e0c <chip_deinit+0x90>
    3e86:	e000      	b.n	3e8a <chip_deinit+0x10e>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
			timeout--;
		} else {
			break;
    3e88:	46c0      	nop			; (mov r8, r8)
		}

	} while (timeout);

	return ret;
    3e8a:	1dfb      	adds	r3, r7, #7
    3e8c:	781b      	ldrb	r3, [r3, #0]
    3e8e:	b25b      	sxtb	r3, r3
}
    3e90:	0018      	movs	r0, r3
    3e92:	46bd      	mov	sp, r7
    3e94:	b003      	add	sp, #12
    3e96:	bd90      	pop	{r4, r7, pc}
    3e98:	0000411d 	.word	0x0000411d
    3e9c:	0000022f 	.word	0x0000022f
    3ea0:	000113a8 	.word	0x000113a8
    3ea4:	00011270 	.word	0x00011270
    3ea8:	0000f9e1 	.word	0x0000f9e1
    3eac:	00011310 	.word	0x00011310
    3eb0:	0000fb01 	.word	0x0000fb01
    3eb4:	0000fa15 	.word	0x0000fa15
    3eb8:	fffffbff 	.word	0xfffffbff
    3ebc:	00004141 	.word	0x00004141
    3ec0:	00000235 	.word	0x00000235
    3ec4:	00011328 	.word	0x00011328
    3ec8:	00011340 	.word	0x00011340

00003ecc <nmi_get_otp_mac_address>:
_EXIT:
	return s8Ret;
}

sint8 nmi_get_otp_mac_address(uint8 *pu8MacAddr,  uint8 * pu8IsValid)
{
    3ecc:	b590      	push	{r4, r7, lr}
    3ece:	b089      	sub	sp, #36	; 0x24
    3ed0:	af00      	add	r7, sp, #0
    3ed2:	6078      	str	r0, [r7, #4]
    3ed4:	6039      	str	r1, [r7, #0]
	sint8 ret;
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};
    3ed6:	2308      	movs	r3, #8
    3ed8:	18fb      	adds	r3, r7, r3
    3eda:	0018      	movs	r0, r3
    3edc:	2308      	movs	r3, #8
    3ede:	001a      	movs	r2, r3
    3ee0:	2100      	movs	r1, #0
    3ee2:	4b35      	ldr	r3, [pc, #212]	; (3fb8 <nmi_get_otp_mac_address+0xec>)
    3ee4:	4798      	blx	r3

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
    3ee6:	231f      	movs	r3, #31
    3ee8:	18fc      	adds	r4, r7, r3
    3eea:	2318      	movs	r3, #24
    3eec:	18fb      	adds	r3, r7, r3
    3eee:	4a33      	ldr	r2, [pc, #204]	; (3fbc <nmi_get_otp_mac_address+0xf0>)
    3ef0:	0019      	movs	r1, r3
    3ef2:	0010      	movs	r0, r2
    3ef4:	4b32      	ldr	r3, [pc, #200]	; (3fc0 <nmi_get_otp_mac_address+0xf4>)
    3ef6:	4798      	blx	r3
    3ef8:	0003      	movs	r3, r0
    3efa:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    3efc:	231f      	movs	r3, #31
    3efe:	18fb      	adds	r3, r7, r3
    3f00:	781b      	ldrb	r3, [r3, #0]
    3f02:	b25b      	sxtb	r3, r3
    3f04:	2b00      	cmp	r3, #0
    3f06:	d145      	bne.n	3f94 <nmi_get_otp_mac_address+0xc8>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    3f08:	69bb      	ldr	r3, [r7, #24]
    3f0a:	22c0      	movs	r2, #192	; 0xc0
    3f0c:	0292      	lsls	r2, r2, #10
    3f0e:	4313      	orrs	r3, r2
    3f10:	221f      	movs	r2, #31
    3f12:	18bc      	adds	r4, r7, r2
    3f14:	2208      	movs	r2, #8
    3f16:	18b9      	adds	r1, r7, r2
    3f18:	2208      	movs	r2, #8
    3f1a:	0018      	movs	r0, r3
    3f1c:	4b29      	ldr	r3, [pc, #164]	; (3fc4 <nmi_get_otp_mac_address+0xf8>)
    3f1e:	4798      	blx	r3
    3f20:	0003      	movs	r3, r0
    3f22:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    3f24:	231f      	movs	r3, #31
    3f26:	18fb      	adds	r3, r7, r3
    3f28:	781b      	ldrb	r3, [r3, #0]
    3f2a:	b25b      	sxtb	r3, r3
    3f2c:	2b00      	cmp	r3, #0
    3f2e:	d133      	bne.n	3f98 <nmi_get_otp_mac_address+0xcc>
	u32RegValue = strgp.u32Mac_efuse_mib;
    3f30:	2308      	movs	r3, #8
    3f32:	18fb      	adds	r3, r7, r3
    3f34:	681b      	ldr	r3, [r3, #0]
    3f36:	61bb      	str	r3, [r7, #24]

	if(!EFUSED_MAC(u32RegValue)) {
    3f38:	69bb      	ldr	r3, [r7, #24]
    3f3a:	0c1b      	lsrs	r3, r3, #16
    3f3c:	041b      	lsls	r3, r3, #16
    3f3e:	d106      	bne.n	3f4e <nmi_get_otp_mac_address+0x82>
		M2M_DBG("Default MAC\n");
		m2m_memset(pu8MacAddr, 0, 6);
    3f40:	687b      	ldr	r3, [r7, #4]
    3f42:	2206      	movs	r2, #6
    3f44:	2100      	movs	r1, #0
    3f46:	0018      	movs	r0, r3
    3f48:	4b1f      	ldr	r3, [pc, #124]	; (3fc8 <nmi_get_otp_mac_address+0xfc>)
    3f4a:	4798      	blx	r3
		goto _EXIT_ERR;
    3f4c:	e025      	b.n	3f9a <nmi_get_otp_mac_address+0xce>
	}

	M2M_DBG("OTP MAC\n");
	u32RegValue >>=16;
    3f4e:	69bb      	ldr	r3, [r7, #24]
    3f50:	0c1b      	lsrs	r3, r3, #16
    3f52:	61bb      	str	r3, [r7, #24]
	ret = nm_read_block(u32RegValue|0x30000, mac, 6);
    3f54:	69bb      	ldr	r3, [r7, #24]
    3f56:	22c0      	movs	r2, #192	; 0xc0
    3f58:	0292      	lsls	r2, r2, #10
    3f5a:	4313      	orrs	r3, r2
    3f5c:	221f      	movs	r2, #31
    3f5e:	18bc      	adds	r4, r7, r2
    3f60:	2210      	movs	r2, #16
    3f62:	18b9      	adds	r1, r7, r2
    3f64:	2206      	movs	r2, #6
    3f66:	0018      	movs	r0, r3
    3f68:	4b16      	ldr	r3, [pc, #88]	; (3fc4 <nmi_get_otp_mac_address+0xf8>)
    3f6a:	4798      	blx	r3
    3f6c:	0003      	movs	r3, r0
    3f6e:	7023      	strb	r3, [r4, #0]
	m2m_memcpy(pu8MacAddr,mac,6);
    3f70:	2310      	movs	r3, #16
    3f72:	18f9      	adds	r1, r7, r3
    3f74:	687b      	ldr	r3, [r7, #4]
    3f76:	2206      	movs	r2, #6
    3f78:	0018      	movs	r0, r3
    3f7a:	4b14      	ldr	r3, [pc, #80]	; (3fcc <nmi_get_otp_mac_address+0x100>)
    3f7c:	4798      	blx	r3
	if(pu8IsValid) *pu8IsValid = 1;
    3f7e:	683b      	ldr	r3, [r7, #0]
    3f80:	2b00      	cmp	r3, #0
    3f82:	d002      	beq.n	3f8a <nmi_get_otp_mac_address+0xbe>
    3f84:	683b      	ldr	r3, [r7, #0]
    3f86:	2201      	movs	r2, #1
    3f88:	701a      	strb	r2, [r3, #0]
	return ret;
    3f8a:	231f      	movs	r3, #31
    3f8c:	18fb      	adds	r3, r7, r3
    3f8e:	781b      	ldrb	r3, [r3, #0]
    3f90:	b25b      	sxtb	r3, r3
    3f92:	e00c      	b.n	3fae <nmi_get_otp_mac_address+0xe2>
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    3f94:	46c0      	nop			; (mov r8, r8)
    3f96:	e000      	b.n	3f9a <nmi_get_otp_mac_address+0xce>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    3f98:	46c0      	nop			; (mov r8, r8)
	m2m_memcpy(pu8MacAddr,mac,6);
	if(pu8IsValid) *pu8IsValid = 1;
	return ret;

_EXIT_ERR:
	if(pu8IsValid) *pu8IsValid = 0;
    3f9a:	683b      	ldr	r3, [r7, #0]
    3f9c:	2b00      	cmp	r3, #0
    3f9e:	d002      	beq.n	3fa6 <nmi_get_otp_mac_address+0xda>
    3fa0:	683b      	ldr	r3, [r7, #0]
    3fa2:	2200      	movs	r2, #0
    3fa4:	701a      	strb	r2, [r3, #0]
	return ret;
    3fa6:	231f      	movs	r3, #31
    3fa8:	18fb      	adds	r3, r7, r3
    3faa:	781b      	ldrb	r3, [r3, #0]
    3fac:	b25b      	sxtb	r3, r3
}
    3fae:	0018      	movs	r0, r3
    3fb0:	46bd      	mov	sp, r7
    3fb2:	b009      	add	sp, #36	; 0x24
    3fb4:	bd90      	pop	{r4, r7, pc}
    3fb6:	46c0      	nop			; (mov r8, r8)
    3fb8:	0000f42b 	.word	0x0000f42b
    3fbc:	000c0008 	.word	0x000c0008
    3fc0:	0000411d 	.word	0x0000411d
    3fc4:	00004191 	.word	0x00004191
    3fc8:	00001e01 	.word	0x00001e01
    3fcc:	00001dc5 	.word	0x00001dc5

00003fd0 <nmi_get_mac_address>:

sint8 nmi_get_mac_address(uint8 *pu8MacAddr)
{
    3fd0:	b590      	push	{r4, r7, lr}
    3fd2:	b089      	sub	sp, #36	; 0x24
    3fd4:	af00      	add	r7, sp, #0
    3fd6:	6078      	str	r0, [r7, #4]
	sint8 ret;
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};
    3fd8:	2308      	movs	r3, #8
    3fda:	18fb      	adds	r3, r7, r3
    3fdc:	0018      	movs	r0, r3
    3fde:	2308      	movs	r3, #8
    3fe0:	001a      	movs	r2, r3
    3fe2:	2100      	movs	r1, #0
    3fe4:	4b29      	ldr	r3, [pc, #164]	; (408c <nmi_get_mac_address+0xbc>)
    3fe6:	4798      	blx	r3

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
    3fe8:	231f      	movs	r3, #31
    3fea:	18fc      	adds	r4, r7, r3
    3fec:	2318      	movs	r3, #24
    3fee:	18fb      	adds	r3, r7, r3
    3ff0:	4a27      	ldr	r2, [pc, #156]	; (4090 <nmi_get_mac_address+0xc0>)
    3ff2:	0019      	movs	r1, r3
    3ff4:	0010      	movs	r0, r2
    3ff6:	4b27      	ldr	r3, [pc, #156]	; (4094 <nmi_get_mac_address+0xc4>)
    3ff8:	4798      	blx	r3
    3ffa:	0003      	movs	r3, r0
    3ffc:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    3ffe:	231f      	movs	r3, #31
    4000:	18fb      	adds	r3, r7, r3
    4002:	781b      	ldrb	r3, [r3, #0]
    4004:	b25b      	sxtb	r3, r3
    4006:	2b00      	cmp	r3, #0
    4008:	d135      	bne.n	4076 <nmi_get_mac_address+0xa6>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    400a:	69bb      	ldr	r3, [r7, #24]
    400c:	22c0      	movs	r2, #192	; 0xc0
    400e:	0292      	lsls	r2, r2, #10
    4010:	4313      	orrs	r3, r2
    4012:	221f      	movs	r2, #31
    4014:	18bc      	adds	r4, r7, r2
    4016:	2208      	movs	r2, #8
    4018:	18b9      	adds	r1, r7, r2
    401a:	2208      	movs	r2, #8
    401c:	0018      	movs	r0, r3
    401e:	4b1e      	ldr	r3, [pc, #120]	; (4098 <nmi_get_mac_address+0xc8>)
    4020:	4798      	blx	r3
    4022:	0003      	movs	r3, r0
    4024:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    4026:	231f      	movs	r3, #31
    4028:	18fb      	adds	r3, r7, r3
    402a:	781b      	ldrb	r3, [r3, #0]
    402c:	b25b      	sxtb	r3, r3
    402e:	2b00      	cmp	r3, #0
    4030:	d123      	bne.n	407a <nmi_get_mac_address+0xaa>
	u32RegValue = strgp.u32Mac_efuse_mib;
    4032:	2308      	movs	r3, #8
    4034:	18fb      	adds	r3, r7, r3
    4036:	681b      	ldr	r3, [r3, #0]
    4038:	61bb      	str	r3, [r7, #24]

	u32RegValue &=0x0000ffff;
    403a:	69bb      	ldr	r3, [r7, #24]
    403c:	041b      	lsls	r3, r3, #16
    403e:	0c1b      	lsrs	r3, r3, #16
    4040:	61bb      	str	r3, [r7, #24]
	ret = nm_read_block(u32RegValue|0x30000, mac, 6);
    4042:	69bb      	ldr	r3, [r7, #24]
    4044:	22c0      	movs	r2, #192	; 0xc0
    4046:	0292      	lsls	r2, r2, #10
    4048:	4313      	orrs	r3, r2
    404a:	221f      	movs	r2, #31
    404c:	18bc      	adds	r4, r7, r2
    404e:	2210      	movs	r2, #16
    4050:	18b9      	adds	r1, r7, r2
    4052:	2206      	movs	r2, #6
    4054:	0018      	movs	r0, r3
    4056:	4b10      	ldr	r3, [pc, #64]	; (4098 <nmi_get_mac_address+0xc8>)
    4058:	4798      	blx	r3
    405a:	0003      	movs	r3, r0
    405c:	7023      	strb	r3, [r4, #0]
	m2m_memcpy(pu8MacAddr, mac, 6);
    405e:	2310      	movs	r3, #16
    4060:	18f9      	adds	r1, r7, r3
    4062:	687b      	ldr	r3, [r7, #4]
    4064:	2206      	movs	r2, #6
    4066:	0018      	movs	r0, r3
    4068:	4b0c      	ldr	r3, [pc, #48]	; (409c <nmi_get_mac_address+0xcc>)
    406a:	4798      	blx	r3

	return ret;
    406c:	231f      	movs	r3, #31
    406e:	18fb      	adds	r3, r7, r3
    4070:	781b      	ldrb	r3, [r3, #0]
    4072:	b25b      	sxtb	r3, r3
    4074:	e006      	b.n	4084 <nmi_get_mac_address+0xb4>
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    4076:	46c0      	nop			; (mov r8, r8)
    4078:	e000      	b.n	407c <nmi_get_mac_address+0xac>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    407a:	46c0      	nop			; (mov r8, r8)
	m2m_memcpy(pu8MacAddr, mac, 6);

	return ret;

_EXIT_ERR:
	return ret;
    407c:	231f      	movs	r3, #31
    407e:	18fb      	adds	r3, r7, r3
    4080:	781b      	ldrb	r3, [r3, #0]
    4082:	b25b      	sxtb	r3, r3
    4084:	0018      	movs	r0, r3
    4086:	46bd      	mov	sp, r7
    4088:	b009      	add	sp, #36	; 0x24
    408a:	bd90      	pop	{r4, r7, pc}
    408c:	0000f42b 	.word	0x0000f42b
    4090:	000c0008 	.word	0x000c0008
    4094:	0000411d 	.word	0x0000411d
    4098:	00004191 	.word	0x00004191
    409c:	00001dc5 	.word	0x00001dc5

000040a0 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    40a0:	b590      	push	{r4, r7, lr}
    40a2:	b085      	sub	sp, #20
    40a4:	af00      	add	r7, sp, #0
    40a6:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    40a8:	230f      	movs	r3, #15
    40aa:	18fb      	adds	r3, r7, r3
    40ac:	2200      	movs	r2, #0
    40ae:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_init(pvInitVal);
    40b0:	230f      	movs	r3, #15
    40b2:	18fc      	adds	r4, r7, r3
    40b4:	687b      	ldr	r3, [r7, #4]
    40b6:	0018      	movs	r0, r3
    40b8:	4b05      	ldr	r3, [pc, #20]	; (40d0 <nm_bus_iface_init+0x30>)
    40ba:	4798      	blx	r3
    40bc:	0003      	movs	r3, r0
    40be:	7023      	strb	r3, [r4, #0]

	return ret;
    40c0:	230f      	movs	r3, #15
    40c2:	18fb      	adds	r3, r7, r3
    40c4:	781b      	ldrb	r3, [r3, #0]
    40c6:	b25b      	sxtb	r3, r3
}
    40c8:	0018      	movs	r0, r3
    40ca:	46bd      	mov	sp, r7
    40cc:	b005      	add	sp, #20
    40ce:	bd90      	pop	{r4, r7, pc}
    40d0:	00001c09 	.word	0x00001c09

000040d4 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    40d4:	b590      	push	{r4, r7, lr}
    40d6:	b083      	sub	sp, #12
    40d8:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    40da:	1dfb      	adds	r3, r7, #7
    40dc:	2200      	movs	r2, #0
    40de:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_deinit();
    40e0:	1dfc      	adds	r4, r7, #7
    40e2:	4b05      	ldr	r3, [pc, #20]	; (40f8 <nm_bus_iface_deinit+0x24>)
    40e4:	4798      	blx	r3
    40e6:	0003      	movs	r3, r0
    40e8:	7023      	strb	r3, [r4, #0]

	return ret;
    40ea:	1dfb      	adds	r3, r7, #7
    40ec:	781b      	ldrb	r3, [r3, #0]
    40ee:	b25b      	sxtb	r3, r3
}
    40f0:	0018      	movs	r0, r3
    40f2:	46bd      	mov	sp, r7
    40f4:	b003      	add	sp, #12
    40f6:	bd90      	pop	{r4, r7, pc}
    40f8:	00001d81 	.word	0x00001d81

000040fc <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    40fc:	b580      	push	{r7, lr}
    40fe:	b082      	sub	sp, #8
    4100:	af00      	add	r7, sp, #0
    4102:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    4104:	687b      	ldr	r3, [r7, #4]
    4106:	0018      	movs	r0, r3
    4108:	4b03      	ldr	r3, [pc, #12]	; (4118 <nm_read_reg+0x1c>)
    410a:	4798      	blx	r3
    410c:	0003      	movs	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    410e:	0018      	movs	r0, r3
    4110:	46bd      	mov	sp, r7
    4112:	b002      	add	sp, #8
    4114:	bd80      	pop	{r7, pc}
    4116:	46c0      	nop			; (mov r8, r8)
    4118:	00005795 	.word	0x00005795

0000411c <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    411c:	b580      	push	{r7, lr}
    411e:	b082      	sub	sp, #8
    4120:	af00      	add	r7, sp, #0
    4122:	6078      	str	r0, [r7, #4]
    4124:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    4126:	683a      	ldr	r2, [r7, #0]
    4128:	687b      	ldr	r3, [r7, #4]
    412a:	0011      	movs	r1, r2
    412c:	0018      	movs	r0, r3
    412e:	4b03      	ldr	r3, [pc, #12]	; (413c <nm_read_reg_with_ret+0x20>)
    4130:	4798      	blx	r3
    4132:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    4134:	0018      	movs	r0, r3
    4136:	46bd      	mov	sp, r7
    4138:	b002      	add	sp, #8
    413a:	bd80      	pop	{r7, pc}
    413c:	000057b9 	.word	0x000057b9

00004140 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    4140:	b580      	push	{r7, lr}
    4142:	b082      	sub	sp, #8
    4144:	af00      	add	r7, sp, #0
    4146:	6078      	str	r0, [r7, #4]
    4148:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    414a:	683a      	ldr	r2, [r7, #0]
    414c:	687b      	ldr	r3, [r7, #4]
    414e:	0011      	movs	r1, r2
    4150:	0018      	movs	r0, r3
    4152:	4b03      	ldr	r3, [pc, #12]	; (4160 <nm_write_reg+0x20>)
    4154:	4798      	blx	r3
    4156:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    4158:	0018      	movs	r0, r3
    415a:	46bd      	mov	sp, r7
    415c:	b002      	add	sp, #8
    415e:	bd80      	pop	{r7, pc}
    4160:	00005809 	.word	0x00005809

00004164 <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    4164:	b580      	push	{r7, lr}
    4166:	b084      	sub	sp, #16
    4168:	af00      	add	r7, sp, #0
    416a:	60f8      	str	r0, [r7, #12]
    416c:	60b9      	str	r1, [r7, #8]
    416e:	1dbb      	adds	r3, r7, #6
    4170:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    4172:	1dbb      	adds	r3, r7, #6
    4174:	881a      	ldrh	r2, [r3, #0]
    4176:	68b9      	ldr	r1, [r7, #8]
    4178:	68fb      	ldr	r3, [r7, #12]
    417a:	0018      	movs	r0, r3
    417c:	4b03      	ldr	r3, [pc, #12]	; (418c <p_nm_read_block+0x28>)
    417e:	4798      	blx	r3
    4180:	0003      	movs	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    4182:	0018      	movs	r0, r3
    4184:	46bd      	mov	sp, r7
    4186:	b004      	add	sp, #16
    4188:	bd80      	pop	{r7, pc}
    418a:	46c0      	nop			; (mov r8, r8)
    418c:	00005859 	.word	0x00005859

00004190 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    4190:	b580      	push	{r7, lr}
    4192:	b086      	sub	sp, #24
    4194:	af00      	add	r7, sp, #0
    4196:	60f8      	str	r0, [r7, #12]
    4198:	60b9      	str	r1, [r7, #8]
    419a:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    419c:	4b2d      	ldr	r3, [pc, #180]	; (4254 <nm_read_block+0xc4>)
    419e:	881a      	ldrh	r2, [r3, #0]
    41a0:	2310      	movs	r3, #16
    41a2:	18fb      	adds	r3, r7, r3
    41a4:	3a08      	subs	r2, #8
    41a6:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    41a8:	2300      	movs	r3, #0
    41aa:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    41ac:	2313      	movs	r3, #19
    41ae:	18fb      	adds	r3, r7, r3
    41b0:	2200      	movs	r2, #0
    41b2:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    41b4:	2310      	movs	r3, #16
    41b6:	18fb      	adds	r3, r7, r3
    41b8:	881a      	ldrh	r2, [r3, #0]
    41ba:	687b      	ldr	r3, [r7, #4]
    41bc:	429a      	cmp	r2, r3
    41be:	d313      	bcc.n	41e8 <nm_read_block+0x58>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
    41c0:	68ba      	ldr	r2, [r7, #8]
    41c2:	697b      	ldr	r3, [r7, #20]
    41c4:	18d1      	adds	r1, r2, r3
    41c6:	687b      	ldr	r3, [r7, #4]
    41c8:	b29a      	uxth	r2, r3
    41ca:	68fb      	ldr	r3, [r7, #12]
    41cc:	0018      	movs	r0, r3
    41ce:	4b22      	ldr	r3, [pc, #136]	; (4258 <nm_read_block+0xc8>)
    41d0:	4798      	blx	r3
    41d2:	0003      	movs	r3, r0
    41d4:	b2da      	uxtb	r2, r3
    41d6:	2313      	movs	r3, #19
    41d8:	18fb      	adds	r3, r7, r3
    41da:	781b      	ldrb	r3, [r3, #0]
    41dc:	18d3      	adds	r3, r2, r3
    41de:	b2da      	uxtb	r2, r3
    41e0:	2313      	movs	r3, #19
    41e2:	18fb      	adds	r3, r7, r3
    41e4:	701a      	strb	r2, [r3, #0]
			break;
    41e6:	e02d      	b.n	4244 <nm_read_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    41e8:	68ba      	ldr	r2, [r7, #8]
    41ea:	697b      	ldr	r3, [r7, #20]
    41ec:	18d1      	adds	r1, r2, r3
    41ee:	2310      	movs	r3, #16
    41f0:	18fb      	adds	r3, r7, r3
    41f2:	881a      	ldrh	r2, [r3, #0]
    41f4:	68fb      	ldr	r3, [r7, #12]
    41f6:	0018      	movs	r0, r3
    41f8:	4b17      	ldr	r3, [pc, #92]	; (4258 <nm_read_block+0xc8>)
    41fa:	4798      	blx	r3
    41fc:	0003      	movs	r3, r0
    41fe:	b2da      	uxtb	r2, r3
    4200:	2313      	movs	r3, #19
    4202:	18fb      	adds	r3, r7, r3
    4204:	781b      	ldrb	r3, [r3, #0]
    4206:	18d3      	adds	r3, r2, r3
    4208:	b2da      	uxtb	r2, r3
    420a:	2313      	movs	r3, #19
    420c:	18fb      	adds	r3, r7, r3
    420e:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    4210:	2313      	movs	r3, #19
    4212:	18fb      	adds	r3, r7, r3
    4214:	781b      	ldrb	r3, [r3, #0]
    4216:	b25b      	sxtb	r3, r3
    4218:	2b00      	cmp	r3, #0
    421a:	d112      	bne.n	4242 <nm_read_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    421c:	2310      	movs	r3, #16
    421e:	18fb      	adds	r3, r7, r3
    4220:	881b      	ldrh	r3, [r3, #0]
    4222:	687a      	ldr	r2, [r7, #4]
    4224:	1ad3      	subs	r3, r2, r3
    4226:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    4228:	2310      	movs	r3, #16
    422a:	18fb      	adds	r3, r7, r3
    422c:	881b      	ldrh	r3, [r3, #0]
    422e:	697a      	ldr	r2, [r7, #20]
    4230:	18d3      	adds	r3, r2, r3
    4232:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    4234:	2310      	movs	r3, #16
    4236:	18fb      	adds	r3, r7, r3
    4238:	881b      	ldrh	r3, [r3, #0]
    423a:	68fa      	ldr	r2, [r7, #12]
    423c:	18d3      	adds	r3, r2, r3
    423e:	60fb      	str	r3, [r7, #12]
		}
	}
    4240:	e7b8      	b.n	41b4 <nm_read_block+0x24>
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    4242:	46c0      	nop			; (mov r8, r8)
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    4244:	2313      	movs	r3, #19
    4246:	18fb      	adds	r3, r7, r3
    4248:	781b      	ldrb	r3, [r3, #0]
    424a:	b25b      	sxtb	r3, r3
}
    424c:	0018      	movs	r0, r3
    424e:	46bd      	mov	sp, r7
    4250:	b006      	add	sp, #24
    4252:	bd80      	pop	{r7, pc}
    4254:	2000000c 	.word	0x2000000c
    4258:	00004165 	.word	0x00004165

0000425c <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    425c:	b580      	push	{r7, lr}
    425e:	b084      	sub	sp, #16
    4260:	af00      	add	r7, sp, #0
    4262:	60f8      	str	r0, [r7, #12]
    4264:	60b9      	str	r1, [r7, #8]
    4266:	1dbb      	adds	r3, r7, #6
    4268:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    426a:	1dbb      	adds	r3, r7, #6
    426c:	881a      	ldrh	r2, [r3, #0]
    426e:	68b9      	ldr	r1, [r7, #8]
    4270:	68fb      	ldr	r3, [r7, #12]
    4272:	0018      	movs	r0, r3
    4274:	4b03      	ldr	r3, [pc, #12]	; (4284 <p_nm_write_block+0x28>)
    4276:	4798      	blx	r3
    4278:	0003      	movs	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    427a:	0018      	movs	r0, r3
    427c:	46bd      	mov	sp, r7
    427e:	b004      	add	sp, #16
    4280:	bd80      	pop	{r7, pc}
    4282:	46c0      	nop			; (mov r8, r8)
    4284:	000058b1 	.word	0x000058b1

00004288 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    4288:	b580      	push	{r7, lr}
    428a:	b086      	sub	sp, #24
    428c:	af00      	add	r7, sp, #0
    428e:	60f8      	str	r0, [r7, #12]
    4290:	60b9      	str	r1, [r7, #8]
    4292:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    4294:	4b2d      	ldr	r3, [pc, #180]	; (434c <nm_write_block+0xc4>)
    4296:	881a      	ldrh	r2, [r3, #0]
    4298:	2310      	movs	r3, #16
    429a:	18fb      	adds	r3, r7, r3
    429c:	3a08      	subs	r2, #8
    429e:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    42a0:	2300      	movs	r3, #0
    42a2:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    42a4:	2313      	movs	r3, #19
    42a6:	18fb      	adds	r3, r7, r3
    42a8:	2200      	movs	r2, #0
    42aa:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    42ac:	2310      	movs	r3, #16
    42ae:	18fb      	adds	r3, r7, r3
    42b0:	881a      	ldrh	r2, [r3, #0]
    42b2:	687b      	ldr	r3, [r7, #4]
    42b4:	429a      	cmp	r2, r3
    42b6:	d313      	bcc.n	42e0 <nm_write_block+0x58>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
    42b8:	68ba      	ldr	r2, [r7, #8]
    42ba:	697b      	ldr	r3, [r7, #20]
    42bc:	18d1      	adds	r1, r2, r3
    42be:	687b      	ldr	r3, [r7, #4]
    42c0:	b29a      	uxth	r2, r3
    42c2:	68fb      	ldr	r3, [r7, #12]
    42c4:	0018      	movs	r0, r3
    42c6:	4b22      	ldr	r3, [pc, #136]	; (4350 <nm_write_block+0xc8>)
    42c8:	4798      	blx	r3
    42ca:	0003      	movs	r3, r0
    42cc:	b2da      	uxtb	r2, r3
    42ce:	2313      	movs	r3, #19
    42d0:	18fb      	adds	r3, r7, r3
    42d2:	781b      	ldrb	r3, [r3, #0]
    42d4:	18d3      	adds	r3, r2, r3
    42d6:	b2da      	uxtb	r2, r3
    42d8:	2313      	movs	r3, #19
    42da:	18fb      	adds	r3, r7, r3
    42dc:	701a      	strb	r2, [r3, #0]
			break;
    42de:	e02d      	b.n	433c <nm_write_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    42e0:	68ba      	ldr	r2, [r7, #8]
    42e2:	697b      	ldr	r3, [r7, #20]
    42e4:	18d1      	adds	r1, r2, r3
    42e6:	2310      	movs	r3, #16
    42e8:	18fb      	adds	r3, r7, r3
    42ea:	881a      	ldrh	r2, [r3, #0]
    42ec:	68fb      	ldr	r3, [r7, #12]
    42ee:	0018      	movs	r0, r3
    42f0:	4b17      	ldr	r3, [pc, #92]	; (4350 <nm_write_block+0xc8>)
    42f2:	4798      	blx	r3
    42f4:	0003      	movs	r3, r0
    42f6:	b2da      	uxtb	r2, r3
    42f8:	2313      	movs	r3, #19
    42fa:	18fb      	adds	r3, r7, r3
    42fc:	781b      	ldrb	r3, [r3, #0]
    42fe:	18d3      	adds	r3, r2, r3
    4300:	b2da      	uxtb	r2, r3
    4302:	2313      	movs	r3, #19
    4304:	18fb      	adds	r3, r7, r3
    4306:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    4308:	2313      	movs	r3, #19
    430a:	18fb      	adds	r3, r7, r3
    430c:	781b      	ldrb	r3, [r3, #0]
    430e:	b25b      	sxtb	r3, r3
    4310:	2b00      	cmp	r3, #0
    4312:	d112      	bne.n	433a <nm_write_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    4314:	2310      	movs	r3, #16
    4316:	18fb      	adds	r3, r7, r3
    4318:	881b      	ldrh	r3, [r3, #0]
    431a:	687a      	ldr	r2, [r7, #4]
    431c:	1ad3      	subs	r3, r2, r3
    431e:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    4320:	2310      	movs	r3, #16
    4322:	18fb      	adds	r3, r7, r3
    4324:	881b      	ldrh	r3, [r3, #0]
    4326:	697a      	ldr	r2, [r7, #20]
    4328:	18d3      	adds	r3, r2, r3
    432a:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    432c:	2310      	movs	r3, #16
    432e:	18fb      	adds	r3, r7, r3
    4330:	881b      	ldrh	r3, [r3, #0]
    4332:	68fa      	ldr	r2, [r7, #12]
    4334:	18d3      	adds	r3, r2, r3
    4336:	60fb      	str	r3, [r7, #12]
		}
	}
    4338:	e7b8      	b.n	42ac <nm_write_block+0x24>
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    433a:	46c0      	nop			; (mov r8, r8)
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    433c:	2313      	movs	r3, #19
    433e:	18fb      	adds	r3, r7, r3
    4340:	781b      	ldrb	r3, [r3, #0]
    4342:	b25b      	sxtb	r3, r3
}
    4344:	0018      	movs	r0, r3
    4346:	46bd      	mov	sp, r7
    4348:	b006      	add	sp, #24
    434a:	bd80      	pop	{r7, pc}
    434c:	2000000c 	.word	0x2000000c
    4350:	0000425d 	.word	0x0000425d

00004354 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
    4354:	b590      	push	{r4, r7, lr}
    4356:	b087      	sub	sp, #28
    4358:	af00      	add	r7, sp, #0
    435a:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    435c:	2300      	movs	r3, #0
    435e:	60fb      	str	r3, [r7, #12]
	sint8	ret = M2M_SUCCESS;
    4360:	2317      	movs	r3, #23
    4362:	18fb      	adds	r3, r7, r3
    4364:	2200      	movs	r2, #0
    4366:	701a      	strb	r2, [r3, #0]

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
    4368:	2317      	movs	r3, #23
    436a:	18fc      	adds	r4, r7, r3
    436c:	230c      	movs	r3, #12
    436e:	18fb      	adds	r3, r7, r3
    4370:	4a4c      	ldr	r2, [pc, #304]	; (44a4 <nm_get_firmware_info+0x150>)
    4372:	0019      	movs	r1, r3
    4374:	0010      	movs	r0, r2
    4376:	4b4c      	ldr	r3, [pc, #304]	; (44a8 <nm_get_firmware_info+0x154>)
    4378:	4798      	blx	r3
    437a:	0003      	movs	r3, r0
    437c:	7023      	strb	r3, [r4, #0]
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
    437e:	68fb      	ldr	r3, [r7, #12]
    4380:	4a4a      	ldr	r2, [pc, #296]	; (44ac <nm_get_firmware_info+0x158>)
    4382:	4293      	cmp	r3, r2
    4384:	d10a      	bne.n	439c <nm_get_firmware_info+0x48>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
    4386:	2317      	movs	r3, #23
    4388:	18fc      	adds	r4, r7, r3
    438a:	230c      	movs	r3, #12
    438c:	18fb      	adds	r3, r7, r3
    438e:	4a48      	ldr	r2, [pc, #288]	; (44b0 <nm_get_firmware_info+0x15c>)
    4390:	0019      	movs	r1, r3
    4392:	0010      	movs	r0, r2
    4394:	4b44      	ldr	r3, [pc, #272]	; (44a8 <nm_get_firmware_info+0x154>)
    4396:	4798      	blx	r3
    4398:	0003      	movs	r3, r0
    439a:	7023      	strb	r3, [r4, #0]
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
    439c:	68fb      	ldr	r3, [r7, #12]
    439e:	0c1b      	lsrs	r3, r3, #16
    43a0:	121b      	asrs	r3, r3, #8
    43a2:	b2da      	uxtb	r2, r3
    43a4:	687b      	ldr	r3, [r7, #4]
    43a6:	71da      	strb	r2, [r3, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
    43a8:	68fb      	ldr	r3, [r7, #12]
    43aa:	0c1b      	lsrs	r3, r3, #16
    43ac:	111b      	asrs	r3, r3, #4
    43ae:	b2db      	uxtb	r3, r3
    43b0:	220f      	movs	r2, #15
    43b2:	4013      	ands	r3, r2
    43b4:	b2da      	uxtb	r2, r3
    43b6:	687b      	ldr	r3, [r7, #4]
    43b8:	721a      	strb	r2, [r3, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
    43ba:	68fb      	ldr	r3, [r7, #12]
    43bc:	0c1b      	lsrs	r3, r3, #16
    43be:	b2db      	uxtb	r3, r3
    43c0:	220f      	movs	r2, #15
    43c2:	4013      	ands	r3, r2
    43c4:	b2da      	uxtb	r2, r3
    43c6:	687b      	ldr	r3, [r7, #4]
    43c8:	725a      	strb	r2, [r3, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
    43ca:	68fb      	ldr	r3, [r7, #12]
    43cc:	121b      	asrs	r3, r3, #8
    43ce:	b2da      	uxtb	r2, r3
    43d0:	687b      	ldr	r3, [r7, #4]
    43d2:	711a      	strb	r2, [r3, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
    43d4:	68fb      	ldr	r3, [r7, #12]
    43d6:	111b      	asrs	r3, r3, #4
    43d8:	b2db      	uxtb	r3, r3
    43da:	220f      	movs	r2, #15
    43dc:	4013      	ands	r3, r2
    43de:	b2da      	uxtb	r2, r3
    43e0:	687b      	ldr	r3, [r7, #4]
    43e2:	715a      	strb	r2, [r3, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
    43e4:	68fb      	ldr	r3, [r7, #12]
    43e6:	b2db      	uxtb	r3, r3
    43e8:	220f      	movs	r2, #15
    43ea:	4013      	ands	r3, r2
    43ec:	b2da      	uxtb	r2, r3
    43ee:	687b      	ldr	r3, [r7, #4]
    43f0:	719a      	strb	r2, [r3, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
    43f2:	4b30      	ldr	r3, [pc, #192]	; (44b4 <nm_get_firmware_info+0x160>)
    43f4:	4798      	blx	r3
    43f6:	0002      	movs	r2, r0
    43f8:	687b      	ldr	r3, [r7, #4]
    43fa:	601a      	str	r2, [r3, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
    43fc:	687b      	ldr	r3, [r7, #4]
    43fe:	791b      	ldrb	r3, [r3, #4]
    4400:	021b      	lsls	r3, r3, #8
    4402:	b21a      	sxth	r2, r3
    4404:	687b      	ldr	r3, [r7, #4]
    4406:	795b      	ldrb	r3, [r3, #5]
    4408:	011b      	lsls	r3, r3, #4
    440a:	b21b      	sxth	r3, r3
    440c:	21ff      	movs	r1, #255	; 0xff
    440e:	400b      	ands	r3, r1
    4410:	b21b      	sxth	r3, r3
    4412:	4313      	orrs	r3, r2
    4414:	b21a      	sxth	r2, r3
    4416:	687b      	ldr	r3, [r7, #4]
    4418:	799b      	ldrb	r3, [r3, #6]
    441a:	b21b      	sxth	r3, r3
    441c:	210f      	movs	r1, #15
    441e:	400b      	ands	r3, r1
    4420:	b21b      	sxth	r3, r3
    4422:	4313      	orrs	r3, r2
    4424:	b21a      	sxth	r2, r3
    4426:	2314      	movs	r3, #20
    4428:	18fb      	adds	r3, r7, r3
    442a:	801a      	strh	r2, [r3, #0]
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
    442c:	2312      	movs	r3, #18
    442e:	18fb      	adds	r3, r7, r3
    4430:	4a21      	ldr	r2, [pc, #132]	; (44b8 <nm_get_firmware_info+0x164>)
    4432:	801a      	strh	r2, [r3, #0]
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
    4434:	687b      	ldr	r3, [r7, #4]
    4436:	79db      	ldrb	r3, [r3, #7]
    4438:	021b      	lsls	r3, r3, #8
    443a:	b21a      	sxth	r2, r3
    443c:	687b      	ldr	r3, [r7, #4]
    443e:	7a1b      	ldrb	r3, [r3, #8]
    4440:	011b      	lsls	r3, r3, #4
    4442:	b21b      	sxth	r3, r3
    4444:	21ff      	movs	r1, #255	; 0xff
    4446:	400b      	ands	r3, r1
    4448:	b21b      	sxth	r3, r3
    444a:	4313      	orrs	r3, r2
    444c:	b21a      	sxth	r2, r3
    444e:	687b      	ldr	r3, [r7, #4]
    4450:	7a5b      	ldrb	r3, [r3, #9]
    4452:	b21b      	sxth	r3, r3
    4454:	210f      	movs	r1, #15
    4456:	400b      	ands	r3, r1
    4458:	b21b      	sxth	r3, r3
    445a:	4313      	orrs	r3, r2
    445c:	b21a      	sxth	r2, r3
    445e:	2310      	movs	r3, #16
    4460:	18fb      	adds	r3, r7, r3
    4462:	801a      	strh	r2, [r3, #0]
	if(curr_drv_ver <  min_req_drv_ver) {
    4464:	2312      	movs	r3, #18
    4466:	18fa      	adds	r2, r7, r3
    4468:	2310      	movs	r3, #16
    446a:	18fb      	adds	r3, r7, r3
    446c:	8812      	ldrh	r2, [r2, #0]
    446e:	881b      	ldrh	r3, [r3, #0]
    4470:	429a      	cmp	r2, r3
    4472:	d203      	bcs.n	447c <nm_get_firmware_info+0x128>
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
    4474:	2317      	movs	r3, #23
    4476:	18fb      	adds	r3, r7, r3
    4478:	22f3      	movs	r2, #243	; 0xf3
    447a:	701a      	strb	r2, [r3, #0]
	}
	if(curr_drv_ver >  curr_firm_ver) {
    447c:	2312      	movs	r3, #18
    447e:	18fa      	adds	r2, r7, r3
    4480:	2314      	movs	r3, #20
    4482:	18fb      	adds	r3, r7, r3
    4484:	8812      	ldrh	r2, [r2, #0]
    4486:	881b      	ldrh	r3, [r3, #0]
    4488:	429a      	cmp	r2, r3
    448a:	d903      	bls.n	4494 <nm_get_firmware_info+0x140>
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
    448c:	2317      	movs	r3, #23
    448e:	18fb      	adds	r3, r7, r3
    4490:	22f3      	movs	r2, #243	; 0xf3
    4492:	701a      	strb	r2, [r3, #0]
	}
	return ret;
    4494:	2317      	movs	r3, #23
    4496:	18fb      	adds	r3, r7, r3
    4498:	781b      	ldrb	r3, [r3, #0]
    449a:	b25b      	sxtb	r3, r3
}
    449c:	0018      	movs	r0, r3
    449e:	46bd      	mov	sp, r7
    44a0:	b007      	add	sp, #28
    44a2:	bd90      	pop	{r4, r7, pc}
    44a4:	000207ac 	.word	0x000207ac
    44a8:	0000411d 	.word	0x0000411d
    44ac:	d75dc1c3 	.word	0xd75dc1c3
    44b0:	00001048 	.word	0x00001048
    44b4:	00003a89 	.word	0x00003a89
    44b8:	00001330 	.word	0x00001330

000044bc <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    44bc:	b590      	push	{r4, r7, lr}
    44be:	b085      	sub	sp, #20
    44c0:	af00      	add	r7, sp, #0
    44c2:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    44c4:	230f      	movs	r3, #15
    44c6:	18fb      	adds	r3, r7, r3
    44c8:	2200      	movs	r2, #0
    44ca:	701a      	strb	r2, [r3, #0]
	uint8 u8Mode;
	
	if(NULL != arg) {
    44cc:	687b      	ldr	r3, [r7, #4]
    44ce:	2b00      	cmp	r3, #0
    44d0:	d013      	beq.n	44fa <nm_drv_init+0x3e>
		u8Mode = *((uint8 *)arg);
    44d2:	230e      	movs	r3, #14
    44d4:	18fb      	adds	r3, r7, r3
    44d6:	687a      	ldr	r2, [r7, #4]
    44d8:	7812      	ldrb	r2, [r2, #0]
    44da:	701a      	strb	r2, [r3, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    44dc:	230e      	movs	r3, #14
    44de:	18fb      	adds	r3, r7, r3
    44e0:	781b      	ldrb	r3, [r3, #0]
    44e2:	2b00      	cmp	r3, #0
    44e4:	d004      	beq.n	44f0 <nm_drv_init+0x34>
    44e6:	230e      	movs	r3, #14
    44e8:	18fb      	adds	r3, r7, r3
    44ea:	781b      	ldrb	r3, [r3, #0]
    44ec:	2b04      	cmp	r3, #4
    44ee:	d908      	bls.n	4502 <nm_drv_init+0x46>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    44f0:	230e      	movs	r3, #14
    44f2:	18fb      	adds	r3, r7, r3
    44f4:	2201      	movs	r2, #1
    44f6:	701a      	strb	r2, [r3, #0]
    44f8:	e003      	b.n	4502 <nm_drv_init+0x46>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
    44fa:	230e      	movs	r3, #14
    44fc:	18fb      	adds	r3, r7, r3
    44fe:	2201      	movs	r2, #1
    4500:	701a      	strb	r2, [r3, #0]
	}
	
	ret = nm_bus_iface_init(NULL);
    4502:	230f      	movs	r3, #15
    4504:	18fc      	adds	r4, r7, r3
    4506:	2000      	movs	r0, #0
    4508:	4b40      	ldr	r3, [pc, #256]	; (460c <nm_drv_init+0x150>)
    450a:	4798      	blx	r3
    450c:	0003      	movs	r3, r0
    450e:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    4510:	230f      	movs	r3, #15
    4512:	18fb      	adds	r3, r7, r3
    4514:	781b      	ldrb	r3, [r3, #0]
    4516:	b25b      	sxtb	r3, r3
    4518:	2b00      	cmp	r3, #0
    451a:	d00e      	beq.n	453a <nm_drv_init+0x7e>
		M2M_ERR("[nmi start]: fail init bus\n");
    451c:	2392      	movs	r3, #146	; 0x92
    451e:	005a      	lsls	r2, r3, #1
    4520:	493b      	ldr	r1, [pc, #236]	; (4610 <nm_drv_init+0x154>)
    4522:	4b3c      	ldr	r3, [pc, #240]	; (4614 <nm_drv_init+0x158>)
    4524:	0018      	movs	r0, r3
    4526:	4b3c      	ldr	r3, [pc, #240]	; (4618 <nm_drv_init+0x15c>)
    4528:	4798      	blx	r3
    452a:	4b3c      	ldr	r3, [pc, #240]	; (461c <nm_drv_init+0x160>)
    452c:	0018      	movs	r0, r3
    452e:	4b3c      	ldr	r3, [pc, #240]	; (4620 <nm_drv_init+0x164>)
    4530:	4798      	blx	r3
    4532:	200d      	movs	r0, #13
    4534:	4b3b      	ldr	r3, [pc, #236]	; (4624 <nm_drv_init+0x168>)
    4536:	4798      	blx	r3
		goto ERR1;
    4538:	e05f      	b.n	45fa <nm_drv_init+0x13e>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    453a:	4b3b      	ldr	r3, [pc, #236]	; (4628 <nm_drv_init+0x16c>)
    453c:	0018      	movs	r0, r3
    453e:	4b36      	ldr	r3, [pc, #216]	; (4618 <nm_drv_init+0x15c>)
    4540:	4798      	blx	r3
    4542:	4b3a      	ldr	r3, [pc, #232]	; (462c <nm_drv_init+0x170>)
    4544:	4798      	blx	r3
    4546:	0002      	movs	r2, r0
    4548:	4b39      	ldr	r3, [pc, #228]	; (4630 <nm_drv_init+0x174>)
    454a:	0011      	movs	r1, r2
    454c:	0018      	movs	r0, r3
    454e:	4b32      	ldr	r3, [pc, #200]	; (4618 <nm_drv_init+0x15c>)
    4550:	4798      	blx	r3
    4552:	200d      	movs	r0, #13
    4554:	4b33      	ldr	r3, [pc, #204]	; (4624 <nm_drv_init+0x168>)
    4556:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    4558:	4b36      	ldr	r3, [pc, #216]	; (4634 <nm_drv_init+0x178>)
    455a:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
    455c:	230f      	movs	r3, #15
    455e:	18fc      	adds	r4, r7, r3
    4560:	230e      	movs	r3, #14
    4562:	18fb      	adds	r3, r7, r3
    4564:	781b      	ldrb	r3, [r3, #0]
    4566:	0018      	movs	r0, r3
    4568:	4b33      	ldr	r3, [pc, #204]	; (4638 <nm_drv_init+0x17c>)
    456a:	4798      	blx	r3
    456c:	0003      	movs	r3, r0
    456e:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    4570:	230f      	movs	r3, #15
    4572:	18fb      	adds	r3, r7, r3
    4574:	781b      	ldrb	r3, [r3, #0]
    4576:	b25b      	sxtb	r3, r3
    4578:	2b00      	cmp	r3, #0
    457a:	d139      	bne.n	45f0 <nm_drv_init+0x134>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    457c:	230f      	movs	r3, #15
    457e:	18fc      	adds	r4, r7, r3
    4580:	230e      	movs	r3, #14
    4582:	18fb      	adds	r3, r7, r3
    4584:	781b      	ldrb	r3, [r3, #0]
    4586:	0018      	movs	r0, r3
    4588:	4b2c      	ldr	r3, [pc, #176]	; (463c <nm_drv_init+0x180>)
    458a:	4798      	blx	r3
    458c:	0003      	movs	r3, r0
    458e:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    4590:	230f      	movs	r3, #15
    4592:	18fb      	adds	r3, r7, r3
    4594:	781b      	ldrb	r3, [r3, #0]
    4596:	b25b      	sxtb	r3, r3
    4598:	2b00      	cmp	r3, #0
    459a:	d12b      	bne.n	45f4 <nm_drv_init+0x138>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    459c:	230e      	movs	r3, #14
    459e:	18fb      	adds	r3, r7, r3
    45a0:	781b      	ldrb	r3, [r3, #0]
    45a2:	2b02      	cmp	r3, #2
    45a4:	d029      	beq.n	45fa <nm_drv_init+0x13e>
    45a6:	230e      	movs	r3, #14
    45a8:	18fb      	adds	r3, r7, r3
    45aa:	781b      	ldrb	r3, [r3, #0]
    45ac:	2b03      	cmp	r3, #3
    45ae:	d024      	beq.n	45fa <nm_drv_init+0x13e>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    45b0:	230f      	movs	r3, #15
    45b2:	18fc      	adds	r4, r7, r3
    45b4:	4b22      	ldr	r3, [pc, #136]	; (4640 <nm_drv_init+0x184>)
    45b6:	4798      	blx	r3
    45b8:	0003      	movs	r3, r0
    45ba:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    45bc:	230f      	movs	r3, #15
    45be:	18fb      	adds	r3, r7, r3
    45c0:	781b      	ldrb	r3, [r3, #0]
    45c2:	b25b      	sxtb	r3, r3
    45c4:	2b00      	cmp	r3, #0
    45c6:	d00e      	beq.n	45e6 <nm_drv_init+0x12a>
		M2M_ERR("failed to enable interrupts..\n");
    45c8:	23ae      	movs	r3, #174	; 0xae
    45ca:	005a      	lsls	r2, r3, #1
    45cc:	4910      	ldr	r1, [pc, #64]	; (4610 <nm_drv_init+0x154>)
    45ce:	4b11      	ldr	r3, [pc, #68]	; (4614 <nm_drv_init+0x158>)
    45d0:	0018      	movs	r0, r3
    45d2:	4b11      	ldr	r3, [pc, #68]	; (4618 <nm_drv_init+0x15c>)
    45d4:	4798      	blx	r3
    45d6:	4b1b      	ldr	r3, [pc, #108]	; (4644 <nm_drv_init+0x188>)
    45d8:	0018      	movs	r0, r3
    45da:	4b11      	ldr	r3, [pc, #68]	; (4620 <nm_drv_init+0x164>)
    45dc:	4798      	blx	r3
    45de:	200d      	movs	r0, #13
    45e0:	4b10      	ldr	r3, [pc, #64]	; (4624 <nm_drv_init+0x168>)
    45e2:	4798      	blx	r3
		goto ERR2;
    45e4:	e007      	b.n	45f6 <nm_drv_init+0x13a>
	}
	
	return ret;
    45e6:	230f      	movs	r3, #15
    45e8:	18fb      	adds	r3, r7, r3
    45ea:	781b      	ldrb	r3, [r3, #0]
    45ec:	b25b      	sxtb	r3, r3
    45ee:	e008      	b.n	4602 <nm_drv_init+0x146>
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
	if (M2M_SUCCESS != ret) {
		goto ERR2;
    45f0:	46c0      	nop			; (mov r8, r8)
    45f2:	e000      	b.n	45f6 <nm_drv_init+0x13a>
	}
		
	ret = wait_for_firmware_start(u8Mode);
	if (M2M_SUCCESS != ret) {
		goto ERR2;
    45f4:	46c0      	nop			; (mov r8, r8)
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
    45f6:	4b14      	ldr	r3, [pc, #80]	; (4648 <nm_drv_init+0x18c>)
    45f8:	4798      	blx	r3
ERR1:
	return ret;
    45fa:	230f      	movs	r3, #15
    45fc:	18fb      	adds	r3, r7, r3
    45fe:	781b      	ldrb	r3, [r3, #0]
    4600:	b25b      	sxtb	r3, r3
}
    4602:	0018      	movs	r0, r3
    4604:	46bd      	mov	sp, r7
    4606:	b005      	add	sp, #20
    4608:	bd90      	pop	{r4, r7, pc}
    460a:	46c0      	nop			; (mov r8, r8)
    460c:	000040a1 	.word	0x000040a1
    4610:	00011480 	.word	0x00011480
    4614:	000113b4 	.word	0x000113b4
    4618:	0000f9e1 	.word	0x0000f9e1
    461c:	000113c8 	.word	0x000113c8
    4620:	0000fb01 	.word	0x0000fb01
    4624:	0000fa15 	.word	0x0000fa15
    4628:	000113e4 	.word	0x000113e4
    462c:	00003a89 	.word	0x00003a89
    4630:	000113f0 	.word	0x000113f0
    4634:	00005635 	.word	0x00005635
    4638:	00003b81 	.word	0x00003b81
    463c:	00003cc9 	.word	0x00003cc9
    4640:	000039cd 	.word	0x000039cd
    4644:	00011400 	.word	0x00011400
    4648:	000040d5 	.word	0x000040d5

0000464c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    464c:	b590      	push	{r4, r7, lr}
    464e:	b085      	sub	sp, #20
    4650:	af00      	add	r7, sp, #0
    4652:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
    4654:	230f      	movs	r3, #15
    4656:	18fc      	adds	r4, r7, r3
    4658:	4b2d      	ldr	r3, [pc, #180]	; (4710 <nm_drv_deinit+0xc4>)
    465a:	4798      	blx	r3
    465c:	0003      	movs	r3, r0
    465e:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    4660:	230f      	movs	r3, #15
    4662:	18fb      	adds	r3, r7, r3
    4664:	781b      	ldrb	r3, [r3, #0]
    4666:	b25b      	sxtb	r3, r3
    4668:	2b00      	cmp	r3, #0
    466a:	d00e      	beq.n	468a <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    466c:	23ba      	movs	r3, #186	; 0xba
    466e:	005a      	lsls	r2, r3, #1
    4670:	4928      	ldr	r1, [pc, #160]	; (4714 <nm_drv_deinit+0xc8>)
    4672:	4b29      	ldr	r3, [pc, #164]	; (4718 <nm_drv_deinit+0xcc>)
    4674:	0018      	movs	r0, r3
    4676:	4b29      	ldr	r3, [pc, #164]	; (471c <nm_drv_deinit+0xd0>)
    4678:	4798      	blx	r3
    467a:	4b29      	ldr	r3, [pc, #164]	; (4720 <nm_drv_deinit+0xd4>)
    467c:	0018      	movs	r0, r3
    467e:	4b29      	ldr	r3, [pc, #164]	; (4724 <nm_drv_deinit+0xd8>)
    4680:	4798      	blx	r3
    4682:	200d      	movs	r0, #13
    4684:	4b28      	ldr	r3, [pc, #160]	; (4728 <nm_drv_deinit+0xdc>)
    4686:	4798      	blx	r3
		goto ERR1;
    4688:	e03a      	b.n	4700 <nm_drv_deinit+0xb4>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    468a:	230f      	movs	r3, #15
    468c:	18fc      	adds	r4, r7, r3
    468e:	2000      	movs	r0, #0
    4690:	4b26      	ldr	r3, [pc, #152]	; (472c <nm_drv_deinit+0xe0>)
    4692:	4798      	blx	r3
    4694:	0003      	movs	r3, r0
    4696:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    4698:	230f      	movs	r3, #15
    469a:	18fb      	adds	r3, r7, r3
    469c:	781b      	ldrb	r3, [r3, #0]
    469e:	b25b      	sxtb	r3, r3
    46a0:	2b00      	cmp	r3, #0
    46a2:	d00f      	beq.n	46c4 <nm_drv_deinit+0x78>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    46a4:	237c      	movs	r3, #124	; 0x7c
    46a6:	33ff      	adds	r3, #255	; 0xff
    46a8:	001a      	movs	r2, r3
    46aa:	491a      	ldr	r1, [pc, #104]	; (4714 <nm_drv_deinit+0xc8>)
    46ac:	4b1a      	ldr	r3, [pc, #104]	; (4718 <nm_drv_deinit+0xcc>)
    46ae:	0018      	movs	r0, r3
    46b0:	4b1a      	ldr	r3, [pc, #104]	; (471c <nm_drv_deinit+0xd0>)
    46b2:	4798      	blx	r3
    46b4:	4b1e      	ldr	r3, [pc, #120]	; (4730 <nm_drv_deinit+0xe4>)
    46b6:	0018      	movs	r0, r3
    46b8:	4b1a      	ldr	r3, [pc, #104]	; (4724 <nm_drv_deinit+0xd8>)
    46ba:	4798      	blx	r3
    46bc:	200d      	movs	r0, #13
    46be:	4b1a      	ldr	r3, [pc, #104]	; (4728 <nm_drv_deinit+0xdc>)
    46c0:	4798      	blx	r3
		goto ERR1;
    46c2:	e01d      	b.n	4700 <nm_drv_deinit+0xb4>
	}

	ret = nm_bus_iface_deinit();
    46c4:	230f      	movs	r3, #15
    46c6:	18fc      	adds	r4, r7, r3
    46c8:	4b1a      	ldr	r3, [pc, #104]	; (4734 <nm_drv_deinit+0xe8>)
    46ca:	4798      	blx	r3
    46cc:	0003      	movs	r3, r0
    46ce:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    46d0:	230f      	movs	r3, #15
    46d2:	18fb      	adds	r3, r7, r3
    46d4:	781b      	ldrb	r3, [r3, #0]
    46d6:	b25b      	sxtb	r3, r3
    46d8:	2b00      	cmp	r3, #0
    46da:	d00f      	beq.n	46fc <nm_drv_deinit+0xb0>
		M2M_ERR("[nmi stop]: fail init bus\n");
    46dc:	2382      	movs	r3, #130	; 0x82
    46de:	33ff      	adds	r3, #255	; 0xff
    46e0:	001a      	movs	r2, r3
    46e2:	490c      	ldr	r1, [pc, #48]	; (4714 <nm_drv_deinit+0xc8>)
    46e4:	4b0c      	ldr	r3, [pc, #48]	; (4718 <nm_drv_deinit+0xcc>)
    46e6:	0018      	movs	r0, r3
    46e8:	4b0c      	ldr	r3, [pc, #48]	; (471c <nm_drv_deinit+0xd0>)
    46ea:	4798      	blx	r3
    46ec:	4b12      	ldr	r3, [pc, #72]	; (4738 <nm_drv_deinit+0xec>)
    46ee:	0018      	movs	r0, r3
    46f0:	4b0c      	ldr	r3, [pc, #48]	; (4724 <nm_drv_deinit+0xd8>)
    46f2:	4798      	blx	r3
    46f4:	200d      	movs	r0, #13
    46f6:	4b0c      	ldr	r3, [pc, #48]	; (4728 <nm_drv_deinit+0xdc>)
    46f8:	4798      	blx	r3
		goto ERR1;
    46fa:	e001      	b.n	4700 <nm_drv_deinit+0xb4>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    46fc:	4b0f      	ldr	r3, [pc, #60]	; (473c <nm_drv_deinit+0xf0>)
    46fe:	4798      	blx	r3
#endif

ERR1:
	return ret;
    4700:	230f      	movs	r3, #15
    4702:	18fb      	adds	r3, r7, r3
    4704:	781b      	ldrb	r3, [r3, #0]
    4706:	b25b      	sxtb	r3, r3
}
    4708:	0018      	movs	r0, r3
    470a:	46bd      	mov	sp, r7
    470c:	b005      	add	sp, #20
    470e:	bd90      	pop	{r4, r7, pc}
    4710:	00003d7d 	.word	0x00003d7d
    4714:	0001148c 	.word	0x0001148c
    4718:	000113b4 	.word	0x000113b4
    471c:	0000f9e1 	.word	0x0000f9e1
    4720:	00011420 	.word	0x00011420
    4724:	0000fb01 	.word	0x0000fb01
    4728:	0000fa15 	.word	0x0000fa15
    472c:	00006849 	.word	0x00006849
    4730:	00011440 	.word	0x00011440
    4734:	000040d5 	.word	0x000040d5
    4738:	00011464 	.word	0x00011464
    473c:	0000577d 	.word	0x0000577d

00004740 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
    4740:	b580      	push	{r7, lr}
    4742:	b086      	sub	sp, #24
    4744:	af00      	add	r7, sp, #0
    4746:	6078      	str	r0, [r7, #4]
    4748:	000a      	movs	r2, r1
    474a:	1cbb      	adds	r3, r7, #2
    474c:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
    474e:	230c      	movs	r3, #12
    4750:	18fb      	adds	r3, r7, r3
    4752:	2200      	movs	r2, #0
    4754:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = b;
    4756:	230c      	movs	r3, #12
    4758:	18fb      	adds	r3, r7, r3
    475a:	687a      	ldr	r2, [r7, #4]
    475c:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    475e:	230c      	movs	r3, #12
    4760:	18fb      	adds	r3, r7, r3
    4762:	1cba      	adds	r2, r7, #2
    4764:	8812      	ldrh	r2, [r2, #0]
    4766:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    4768:	230c      	movs	r3, #12
    476a:	18fb      	adds	r3, r7, r3
    476c:	0019      	movs	r1, r3
    476e:	2003      	movs	r0, #3
    4770:	4b03      	ldr	r3, [pc, #12]	; (4780 <nmi_spi_read+0x40>)
    4772:	4798      	blx	r3
    4774:	0003      	movs	r3, r0
}
    4776:	0018      	movs	r0, r3
    4778:	46bd      	mov	sp, r7
    477a:	b006      	add	sp, #24
    477c:	bd80      	pop	{r7, pc}
    477e:	46c0      	nop			; (mov r8, r8)
    4780:	00001cf1 	.word	0x00001cf1

00004784 <nmi_spi_write>:

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    4784:	b580      	push	{r7, lr}
    4786:	b086      	sub	sp, #24
    4788:	af00      	add	r7, sp, #0
    478a:	6078      	str	r0, [r7, #4]
    478c:	000a      	movs	r2, r1
    478e:	1cbb      	adds	r3, r7, #2
    4790:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    4792:	230c      	movs	r3, #12
    4794:	18fb      	adds	r3, r7, r3
    4796:	687a      	ldr	r2, [r7, #4]
    4798:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = NULL;
    479a:	230c      	movs	r3, #12
    479c:	18fb      	adds	r3, r7, r3
    479e:	2200      	movs	r2, #0
    47a0:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    47a2:	230c      	movs	r3, #12
    47a4:	18fb      	adds	r3, r7, r3
    47a6:	1cba      	adds	r2, r7, #2
    47a8:	8812      	ldrh	r2, [r2, #0]
    47aa:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    47ac:	230c      	movs	r3, #12
    47ae:	18fb      	adds	r3, r7, r3
    47b0:	0019      	movs	r1, r3
    47b2:	2003      	movs	r0, #3
    47b4:	4b03      	ldr	r3, [pc, #12]	; (47c4 <nmi_spi_write+0x40>)
    47b6:	4798      	blx	r3
    47b8:	0003      	movs	r3, r0
}
    47ba:	0018      	movs	r0, r3
    47bc:	46bd      	mov	sp, r7
    47be:	b006      	add	sp, #24
    47c0:	bd80      	pop	{r7, pc}
    47c2:	46c0      	nop			; (mov r8, r8)
    47c4:	00001cf1 	.word	0x00001cf1

000047c8 <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
    47c8:	b580      	push	{r7, lr}
    47ca:	b082      	sub	sp, #8
    47cc:	af00      	add	r7, sp, #0
    47ce:	0002      	movs	r2, r0
    47d0:	1dfb      	adds	r3, r7, #7
    47d2:	701a      	strb	r2, [r3, #0]
    47d4:	1dbb      	adds	r3, r7, #6
    47d6:	1c0a      	adds	r2, r1, #0
    47d8:	701a      	strb	r2, [r3, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
    47da:	1dfb      	adds	r3, r7, #7
    47dc:	781b      	ldrb	r3, [r3, #0]
    47de:	005a      	lsls	r2, r3, #1
    47e0:	1dbb      	adds	r3, r7, #6
    47e2:	781b      	ldrb	r3, [r3, #0]
    47e4:	4053      	eors	r3, r2
    47e6:	4a03      	ldr	r2, [pc, #12]	; (47f4 <crc7_byte+0x2c>)
    47e8:	5cd3      	ldrb	r3, [r2, r3]
}
    47ea:	0018      	movs	r0, r3
    47ec:	46bd      	mov	sp, r7
    47ee:	b002      	add	sp, #8
    47f0:	bd80      	pop	{r7, pc}
    47f2:	46c0      	nop			; (mov r8, r8)
    47f4:	0001149c 	.word	0x0001149c

000047f8 <crc7>:

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
    47f8:	b590      	push	{r4, r7, lr}
    47fa:	b085      	sub	sp, #20
    47fc:	af00      	add	r7, sp, #0
    47fe:	60b9      	str	r1, [r7, #8]
    4800:	607a      	str	r2, [r7, #4]
    4802:	230f      	movs	r3, #15
    4804:	18fb      	adds	r3, r7, r3
    4806:	1c02      	adds	r2, r0, #0
    4808:	701a      	strb	r2, [r3, #0]
	while (len--)
    480a:	e00e      	b.n	482a <crc7+0x32>
		crc = crc7_byte(crc, *buffer++);
    480c:	68bb      	ldr	r3, [r7, #8]
    480e:	1c5a      	adds	r2, r3, #1
    4810:	60ba      	str	r2, [r7, #8]
    4812:	781a      	ldrb	r2, [r3, #0]
    4814:	230f      	movs	r3, #15
    4816:	18fc      	adds	r4, r7, r3
    4818:	230f      	movs	r3, #15
    481a:	18fb      	adds	r3, r7, r3
    481c:	781b      	ldrb	r3, [r3, #0]
    481e:	0011      	movs	r1, r2
    4820:	0018      	movs	r0, r3
    4822:	4b08      	ldr	r3, [pc, #32]	; (4844 <crc7+0x4c>)
    4824:	4798      	blx	r3
    4826:	0003      	movs	r3, r0
    4828:	7023      	strb	r3, [r4, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
    482a:	687b      	ldr	r3, [r7, #4]
    482c:	1e5a      	subs	r2, r3, #1
    482e:	607a      	str	r2, [r7, #4]
    4830:	2b00      	cmp	r3, #0
    4832:	d1eb      	bne.n	480c <crc7+0x14>
		crc = crc7_byte(crc, *buffer++);
	return crc;
    4834:	230f      	movs	r3, #15
    4836:	18fb      	adds	r3, r7, r3
    4838:	781b      	ldrb	r3, [r3, #0]
}
    483a:	0018      	movs	r0, r3
    483c:	46bd      	mov	sp, r7
    483e:	b005      	add	sp, #20
    4840:	bd90      	pop	{r4, r7, pc}
    4842:	46c0      	nop			; (mov r8, r8)
    4844:	000047c9 	.word	0x000047c9

00004848 <spi_cmd>:
	Spi protocol Function

********************************************/

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    4848:	b590      	push	{r4, r7, lr}
    484a:	b089      	sub	sp, #36	; 0x24
    484c:	af00      	add	r7, sp, #0
    484e:	60b9      	str	r1, [r7, #8]
    4850:	607a      	str	r2, [r7, #4]
    4852:	603b      	str	r3, [r7, #0]
    4854:	230f      	movs	r3, #15
    4856:	18fb      	adds	r3, r7, r3
    4858:	1c02      	adds	r2, r0, #0
    485a:	701a      	strb	r2, [r3, #0]
	uint8 bc[9];
	uint8 len = 5;
    485c:	231f      	movs	r3, #31
    485e:	18fb      	adds	r3, r7, r3
    4860:	2205      	movs	r2, #5
    4862:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    4864:	231e      	movs	r3, #30
    4866:	18fb      	adds	r3, r7, r3
    4868:	2201      	movs	r2, #1
    486a:	701a      	strb	r2, [r3, #0]

	bc[0] = cmd;
    486c:	2314      	movs	r3, #20
    486e:	18fb      	adds	r3, r7, r3
    4870:	220f      	movs	r2, #15
    4872:	18ba      	adds	r2, r7, r2
    4874:	7812      	ldrb	r2, [r2, #0]
    4876:	701a      	strb	r2, [r3, #0]
	switch (cmd) {
    4878:	230f      	movs	r3, #15
    487a:	18fb      	adds	r3, r7, r3
    487c:	781b      	ldrb	r3, [r3, #0]
    487e:	3bc1      	subs	r3, #193	; 0xc1
    4880:	2b0e      	cmp	r3, #14
    4882:	d900      	bls.n	4886 <spi_cmd+0x3e>
    4884:	e11b      	b.n	4abe <spi_cmd+0x276>
    4886:	009a      	lsls	r2, r3, #2
    4888:	4bb6      	ldr	r3, [pc, #728]	; (4b64 <spi_cmd+0x31c>)
    488a:	18d3      	adds	r3, r2, r3
    488c:	681b      	ldr	r3, [r3, #0]
    488e:	469f      	mov	pc, r3
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    4890:	68bb      	ldr	r3, [r7, #8]
    4892:	0c1b      	lsrs	r3, r3, #16
    4894:	b2da      	uxtb	r2, r3
    4896:	2314      	movs	r3, #20
    4898:	18fb      	adds	r3, r7, r3
    489a:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    489c:	68bb      	ldr	r3, [r7, #8]
    489e:	0a1b      	lsrs	r3, r3, #8
    48a0:	b2da      	uxtb	r2, r3
    48a2:	2314      	movs	r3, #20
    48a4:	18fb      	adds	r3, r7, r3
    48a6:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    48a8:	68bb      	ldr	r3, [r7, #8]
    48aa:	b2da      	uxtb	r2, r3
    48ac:	2314      	movs	r3, #20
    48ae:	18fb      	adds	r3, r7, r3
    48b0:	70da      	strb	r2, [r3, #3]
		len = 5;
    48b2:	231f      	movs	r3, #31
    48b4:	18fb      	adds	r3, r7, r3
    48b6:	2205      	movs	r2, #5
    48b8:	701a      	strb	r2, [r3, #0]
		break;
    48ba:	e105      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    48bc:	68bb      	ldr	r3, [r7, #8]
    48be:	0a1b      	lsrs	r3, r3, #8
    48c0:	b2da      	uxtb	r2, r3
    48c2:	2314      	movs	r3, #20
    48c4:	18fb      	adds	r3, r7, r3
    48c6:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    48c8:	2330      	movs	r3, #48	; 0x30
    48ca:	18fb      	adds	r3, r7, r3
    48cc:	781b      	ldrb	r3, [r3, #0]
    48ce:	2b00      	cmp	r3, #0
    48d0:	d009      	beq.n	48e6 <spi_cmd+0x9e>
    48d2:	2314      	movs	r3, #20
    48d4:	18fb      	adds	r3, r7, r3
    48d6:	785b      	ldrb	r3, [r3, #1]
    48d8:	2280      	movs	r2, #128	; 0x80
    48da:	4252      	negs	r2, r2
    48dc:	4313      	orrs	r3, r2
    48de:	b2da      	uxtb	r2, r3
    48e0:	2314      	movs	r3, #20
    48e2:	18fb      	adds	r3, r7, r3
    48e4:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)adr;
    48e6:	68bb      	ldr	r3, [r7, #8]
    48e8:	b2da      	uxtb	r2, r3
    48ea:	2314      	movs	r3, #20
    48ec:	18fb      	adds	r3, r7, r3
    48ee:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    48f0:	2314      	movs	r3, #20
    48f2:	18fb      	adds	r3, r7, r3
    48f4:	2200      	movs	r2, #0
    48f6:	70da      	strb	r2, [r3, #3]
		len = 5;
    48f8:	231f      	movs	r3, #31
    48fa:	18fb      	adds	r3, r7, r3
    48fc:	2205      	movs	r2, #5
    48fe:	701a      	strb	r2, [r3, #0]
		break;
    4900:	e0e2      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
    4902:	2314      	movs	r3, #20
    4904:	18fb      	adds	r3, r7, r3
    4906:	2200      	movs	r2, #0
    4908:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    490a:	2314      	movs	r3, #20
    490c:	18fb      	adds	r3, r7, r3
    490e:	2200      	movs	r2, #0
    4910:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    4912:	2314      	movs	r3, #20
    4914:	18fb      	adds	r3, r7, r3
    4916:	2200      	movs	r2, #0
    4918:	70da      	strb	r2, [r3, #3]
		len = 5;
    491a:	231f      	movs	r3, #31
    491c:	18fb      	adds	r3, r7, r3
    491e:	2205      	movs	r2, #5
    4920:	701a      	strb	r2, [r3, #0]
		break;
    4922:	e0d1      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
    4924:	2314      	movs	r3, #20
    4926:	18fb      	adds	r3, r7, r3
    4928:	2200      	movs	r2, #0
    492a:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    492c:	2314      	movs	r3, #20
    492e:	18fb      	adds	r3, r7, r3
    4930:	2200      	movs	r2, #0
    4932:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    4934:	2314      	movs	r3, #20
    4936:	18fb      	adds	r3, r7, r3
    4938:	2200      	movs	r2, #0
    493a:	70da      	strb	r2, [r3, #3]
		len = 5;
    493c:	231f      	movs	r3, #31
    493e:	18fb      	adds	r3, r7, r3
    4940:	2205      	movs	r2, #5
    4942:	701a      	strb	r2, [r3, #0]
		break;
    4944:	e0c0      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
    4946:	2314      	movs	r3, #20
    4948:	18fb      	adds	r3, r7, r3
    494a:	22ff      	movs	r2, #255	; 0xff
    494c:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    494e:	2314      	movs	r3, #20
    4950:	18fb      	adds	r3, r7, r3
    4952:	22ff      	movs	r2, #255	; 0xff
    4954:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    4956:	2314      	movs	r3, #20
    4958:	18fb      	adds	r3, r7, r3
    495a:	22ff      	movs	r2, #255	; 0xff
    495c:	70da      	strb	r2, [r3, #3]
		len = 5;
    495e:	231f      	movs	r3, #31
    4960:	18fb      	adds	r3, r7, r3
    4962:	2205      	movs	r2, #5
    4964:	701a      	strb	r2, [r3, #0]
		break;
    4966:	e0af      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
    4968:	68bb      	ldr	r3, [r7, #8]
    496a:	0c1b      	lsrs	r3, r3, #16
    496c:	b2da      	uxtb	r2, r3
    496e:	2314      	movs	r3, #20
    4970:	18fb      	adds	r3, r7, r3
    4972:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    4974:	68bb      	ldr	r3, [r7, #8]
    4976:	0a1b      	lsrs	r3, r3, #8
    4978:	b2da      	uxtb	r2, r3
    497a:	2314      	movs	r3, #20
    497c:	18fb      	adds	r3, r7, r3
    497e:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    4980:	68bb      	ldr	r3, [r7, #8]
    4982:	b2da      	uxtb	r2, r3
    4984:	2314      	movs	r3, #20
    4986:	18fb      	adds	r3, r7, r3
    4988:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 8);
    498a:	683b      	ldr	r3, [r7, #0]
    498c:	0a1b      	lsrs	r3, r3, #8
    498e:	b2da      	uxtb	r2, r3
    4990:	2314      	movs	r3, #20
    4992:	18fb      	adds	r3, r7, r3
    4994:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz);
    4996:	683b      	ldr	r3, [r7, #0]
    4998:	b2da      	uxtb	r2, r3
    499a:	2314      	movs	r3, #20
    499c:	18fb      	adds	r3, r7, r3
    499e:	715a      	strb	r2, [r3, #5]
		len = 7;
    49a0:	231f      	movs	r3, #31
    49a2:	18fb      	adds	r3, r7, r3
    49a4:	2207      	movs	r2, #7
    49a6:	701a      	strb	r2, [r3, #0]
		break;
    49a8:	e08e      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
    49aa:	68bb      	ldr	r3, [r7, #8]
    49ac:	0c1b      	lsrs	r3, r3, #16
    49ae:	b2da      	uxtb	r2, r3
    49b0:	2314      	movs	r3, #20
    49b2:	18fb      	adds	r3, r7, r3
    49b4:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    49b6:	68bb      	ldr	r3, [r7, #8]
    49b8:	0a1b      	lsrs	r3, r3, #8
    49ba:	b2da      	uxtb	r2, r3
    49bc:	2314      	movs	r3, #20
    49be:	18fb      	adds	r3, r7, r3
    49c0:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    49c2:	68bb      	ldr	r3, [r7, #8]
    49c4:	b2da      	uxtb	r2, r3
    49c6:	2314      	movs	r3, #20
    49c8:	18fb      	adds	r3, r7, r3
    49ca:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 16);
    49cc:	683b      	ldr	r3, [r7, #0]
    49ce:	0c1b      	lsrs	r3, r3, #16
    49d0:	b2da      	uxtb	r2, r3
    49d2:	2314      	movs	r3, #20
    49d4:	18fb      	adds	r3, r7, r3
    49d6:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz >> 8);
    49d8:	683b      	ldr	r3, [r7, #0]
    49da:	0a1b      	lsrs	r3, r3, #8
    49dc:	b2da      	uxtb	r2, r3
    49de:	2314      	movs	r3, #20
    49e0:	18fb      	adds	r3, r7, r3
    49e2:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(sz);
    49e4:	683b      	ldr	r3, [r7, #0]
    49e6:	b2da      	uxtb	r2, r3
    49e8:	2314      	movs	r3, #20
    49ea:	18fb      	adds	r3, r7, r3
    49ec:	719a      	strb	r2, [r3, #6]
		len = 8;
    49ee:	231f      	movs	r3, #31
    49f0:	18fb      	adds	r3, r7, r3
    49f2:	2208      	movs	r2, #8
    49f4:	701a      	strb	r2, [r3, #0]
		break;
    49f6:	e067      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    49f8:	68bb      	ldr	r3, [r7, #8]
    49fa:	0a1b      	lsrs	r3, r3, #8
    49fc:	b2da      	uxtb	r2, r3
    49fe:	2314      	movs	r3, #20
    4a00:	18fb      	adds	r3, r7, r3
    4a02:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    4a04:	2330      	movs	r3, #48	; 0x30
    4a06:	18fb      	adds	r3, r7, r3
    4a08:	781b      	ldrb	r3, [r3, #0]
    4a0a:	2b00      	cmp	r3, #0
    4a0c:	d009      	beq.n	4a22 <spi_cmd+0x1da>
    4a0e:	2314      	movs	r3, #20
    4a10:	18fb      	adds	r3, r7, r3
    4a12:	785b      	ldrb	r3, [r3, #1]
    4a14:	2280      	movs	r2, #128	; 0x80
    4a16:	4252      	negs	r2, r2
    4a18:	4313      	orrs	r3, r2
    4a1a:	b2da      	uxtb	r2, r3
    4a1c:	2314      	movs	r3, #20
    4a1e:	18fb      	adds	r3, r7, r3
    4a20:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr);
    4a22:	68bb      	ldr	r3, [r7, #8]
    4a24:	b2da      	uxtb	r2, r3
    4a26:	2314      	movs	r3, #20
    4a28:	18fb      	adds	r3, r7, r3
    4a2a:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    4a2c:	687b      	ldr	r3, [r7, #4]
    4a2e:	0e1b      	lsrs	r3, r3, #24
    4a30:	b2da      	uxtb	r2, r3
    4a32:	2314      	movs	r3, #20
    4a34:	18fb      	adds	r3, r7, r3
    4a36:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    4a38:	687b      	ldr	r3, [r7, #4]
    4a3a:	0c1b      	lsrs	r3, r3, #16
    4a3c:	b2da      	uxtb	r2, r3
    4a3e:	2314      	movs	r3, #20
    4a40:	18fb      	adds	r3, r7, r3
    4a42:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    4a44:	687b      	ldr	r3, [r7, #4]
    4a46:	0a1b      	lsrs	r3, r3, #8
    4a48:	b2da      	uxtb	r2, r3
    4a4a:	2314      	movs	r3, #20
    4a4c:	18fb      	adds	r3, r7, r3
    4a4e:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data);
    4a50:	687b      	ldr	r3, [r7, #4]
    4a52:	b2da      	uxtb	r2, r3
    4a54:	2314      	movs	r3, #20
    4a56:	18fb      	adds	r3, r7, r3
    4a58:	719a      	strb	r2, [r3, #6]
		len = 8;
    4a5a:	231f      	movs	r3, #31
    4a5c:	18fb      	adds	r3, r7, r3
    4a5e:	2208      	movs	r2, #8
    4a60:	701a      	strb	r2, [r3, #0]
		break;
    4a62:	e031      	b.n	4ac8 <spi_cmd+0x280>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
    4a64:	68bb      	ldr	r3, [r7, #8]
    4a66:	0c1b      	lsrs	r3, r3, #16
    4a68:	b2da      	uxtb	r2, r3
    4a6a:	2314      	movs	r3, #20
    4a6c:	18fb      	adds	r3, r7, r3
    4a6e:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    4a70:	68bb      	ldr	r3, [r7, #8]
    4a72:	0a1b      	lsrs	r3, r3, #8
    4a74:	b2da      	uxtb	r2, r3
    4a76:	2314      	movs	r3, #20
    4a78:	18fb      	adds	r3, r7, r3
    4a7a:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(adr);
    4a7c:	68bb      	ldr	r3, [r7, #8]
    4a7e:	b2da      	uxtb	r2, r3
    4a80:	2314      	movs	r3, #20
    4a82:	18fb      	adds	r3, r7, r3
    4a84:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    4a86:	687b      	ldr	r3, [r7, #4]
    4a88:	0e1b      	lsrs	r3, r3, #24
    4a8a:	b2da      	uxtb	r2, r3
    4a8c:	2314      	movs	r3, #20
    4a8e:	18fb      	adds	r3, r7, r3
    4a90:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    4a92:	687b      	ldr	r3, [r7, #4]
    4a94:	0c1b      	lsrs	r3, r3, #16
    4a96:	b2da      	uxtb	r2, r3
    4a98:	2314      	movs	r3, #20
    4a9a:	18fb      	adds	r3, r7, r3
    4a9c:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    4a9e:	687b      	ldr	r3, [r7, #4]
    4aa0:	0a1b      	lsrs	r3, r3, #8
    4aa2:	b2da      	uxtb	r2, r3
    4aa4:	2314      	movs	r3, #20
    4aa6:	18fb      	adds	r3, r7, r3
    4aa8:	719a      	strb	r2, [r3, #6]
		bc[7] = (uint8)(u32data);
    4aaa:	687b      	ldr	r3, [r7, #4]
    4aac:	b2da      	uxtb	r2, r3
    4aae:	2314      	movs	r3, #20
    4ab0:	18fb      	adds	r3, r7, r3
    4ab2:	71da      	strb	r2, [r3, #7]
		len = 9;
    4ab4:	231f      	movs	r3, #31
    4ab6:	18fb      	adds	r3, r7, r3
    4ab8:	2209      	movs	r2, #9
    4aba:	701a      	strb	r2, [r3, #0]
		break;
    4abc:	e004      	b.n	4ac8 <spi_cmd+0x280>
	default:
		result = N_FAIL;
    4abe:	231e      	movs	r3, #30
    4ac0:	18fb      	adds	r3, r7, r3
    4ac2:	2200      	movs	r2, #0
    4ac4:	701a      	strb	r2, [r3, #0]
		break;
    4ac6:	46c0      	nop			; (mov r8, r8)
	}

	if (result) {
    4ac8:	231e      	movs	r3, #30
    4aca:	18fb      	adds	r3, r7, r3
    4acc:	781b      	ldrb	r3, [r3, #0]
    4ace:	b25b      	sxtb	r3, r3
    4ad0:	2b00      	cmp	r3, #0
    4ad2:	d03e      	beq.n	4b52 <spi_cmd+0x30a>
		if (!gu8Crc_off)
    4ad4:	4b24      	ldr	r3, [pc, #144]	; (4b68 <spi_cmd+0x320>)
    4ad6:	781b      	ldrb	r3, [r3, #0]
    4ad8:	2b00      	cmp	r3, #0
    4ada:	d115      	bne.n	4b08 <spi_cmd+0x2c0>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    4adc:	231f      	movs	r3, #31
    4ade:	18fb      	adds	r3, r7, r3
    4ae0:	781b      	ldrb	r3, [r3, #0]
    4ae2:	1e5c      	subs	r4, r3, #1
    4ae4:	231f      	movs	r3, #31
    4ae6:	18fb      	adds	r3, r7, r3
    4ae8:	781b      	ldrb	r3, [r3, #0]
    4aea:	3b01      	subs	r3, #1
    4aec:	001a      	movs	r2, r3
    4aee:	2314      	movs	r3, #20
    4af0:	18fb      	adds	r3, r7, r3
    4af2:	0019      	movs	r1, r3
    4af4:	207f      	movs	r0, #127	; 0x7f
    4af6:	4b1d      	ldr	r3, [pc, #116]	; (4b6c <spi_cmd+0x324>)
    4af8:	4798      	blx	r3
    4afa:	0003      	movs	r3, r0
    4afc:	18db      	adds	r3, r3, r3
    4afe:	b2da      	uxtb	r2, r3
    4b00:	2314      	movs	r3, #20
    4b02:	18fb      	adds	r3, r7, r3
    4b04:	551a      	strb	r2, [r3, r4]
    4b06:	e006      	b.n	4b16 <spi_cmd+0x2ce>
		else
			len-=1;
    4b08:	231f      	movs	r3, #31
    4b0a:	18fb      	adds	r3, r7, r3
    4b0c:	221f      	movs	r2, #31
    4b0e:	18ba      	adds	r2, r7, r2
    4b10:	7812      	ldrb	r2, [r2, #0]
    4b12:	3a01      	subs	r2, #1
    4b14:	701a      	strb	r2, [r3, #0]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    4b16:	231f      	movs	r3, #31
    4b18:	18fb      	adds	r3, r7, r3
    4b1a:	781b      	ldrb	r3, [r3, #0]
    4b1c:	b29a      	uxth	r2, r3
    4b1e:	2314      	movs	r3, #20
    4b20:	18fb      	adds	r3, r7, r3
    4b22:	0011      	movs	r1, r2
    4b24:	0018      	movs	r0, r3
    4b26:	4b12      	ldr	r3, [pc, #72]	; (4b70 <spi_cmd+0x328>)
    4b28:	4798      	blx	r3
    4b2a:	1e03      	subs	r3, r0, #0
    4b2c:	d011      	beq.n	4b52 <spi_cmd+0x30a>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    4b2e:	2384      	movs	r3, #132	; 0x84
    4b30:	005a      	lsls	r2, r3, #1
    4b32:	4910      	ldr	r1, [pc, #64]	; (4b74 <spi_cmd+0x32c>)
    4b34:	4b10      	ldr	r3, [pc, #64]	; (4b78 <spi_cmd+0x330>)
    4b36:	0018      	movs	r0, r3
    4b38:	4b10      	ldr	r3, [pc, #64]	; (4b7c <spi_cmd+0x334>)
    4b3a:	4798      	blx	r3
    4b3c:	4b10      	ldr	r3, [pc, #64]	; (4b80 <spi_cmd+0x338>)
    4b3e:	0018      	movs	r0, r3
    4b40:	4b10      	ldr	r3, [pc, #64]	; (4b84 <spi_cmd+0x33c>)
    4b42:	4798      	blx	r3
    4b44:	200d      	movs	r0, #13
    4b46:	4b10      	ldr	r3, [pc, #64]	; (4b88 <spi_cmd+0x340>)
    4b48:	4798      	blx	r3
			result = N_FAIL;
    4b4a:	231e      	movs	r3, #30
    4b4c:	18fb      	adds	r3, r7, r3
    4b4e:	2200      	movs	r2, #0
    4b50:	701a      	strb	r2, [r3, #0]
		}
	}

	return result;
    4b52:	231e      	movs	r3, #30
    4b54:	18fb      	adds	r3, r7, r3
    4b56:	781b      	ldrb	r3, [r3, #0]
    4b58:	b25b      	sxtb	r3, r3
}
    4b5a:	0018      	movs	r0, r3
    4b5c:	46bd      	mov	sp, r7
    4b5e:	b009      	add	sp, #36	; 0x24
    4b60:	bd90      	pop	{r4, r7, pc}
    4b62:	46c0      	nop			; (mov r8, r8)
    4b64:	00011a54 	.word	0x00011a54
    4b68:	200000f8 	.word	0x200000f8
    4b6c:	000047f9 	.word	0x000047f9
    4b70:	00004785 	.word	0x00004785
    4b74:	00011a90 	.word	0x00011a90
    4b78:	0001159c 	.word	0x0001159c
    4b7c:	0000f9e1 	.word	0x0000f9e1
    4b80:	000115b0 	.word	0x000115b0
    4b84:	0000fb01 	.word	0x0000fb01
    4b88:	0000fa15 	.word	0x0000fa15

00004b8c <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
    4b8c:	b580      	push	{r7, lr}
    4b8e:	b084      	sub	sp, #16
    4b90:	af00      	add	r7, sp, #0
    4b92:	0002      	movs	r2, r0
    4b94:	1dfb      	adds	r3, r7, #7
    4b96:	701a      	strb	r2, [r3, #0]
	uint8 rsp;
	sint8 result = N_OK;
    4b98:	230f      	movs	r3, #15
    4b9a:	18fb      	adds	r3, r7, r3
    4b9c:	2201      	movs	r2, #1
    4b9e:	701a      	strb	r2, [r3, #0]
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    4ba0:	1dfb      	adds	r3, r7, #7
    4ba2:	781b      	ldrb	r3, [r3, #0]
    4ba4:	2bcf      	cmp	r3, #207	; 0xcf
    4ba6:	d007      	beq.n	4bb8 <spi_cmd_rsp+0x2c>
    4ba8:	1dfb      	adds	r3, r7, #7
    4baa:	781b      	ldrb	r3, [r3, #0]
    4bac:	2bc5      	cmp	r3, #197	; 0xc5
    4bae:	d003      	beq.n	4bb8 <spi_cmd_rsp+0x2c>
		 (cmd == CMD_TERMINATE) ||
    4bb0:	1dfb      	adds	r3, r7, #7
    4bb2:	781b      	ldrb	r3, [r3, #0]
    4bb4:	2bc6      	cmp	r3, #198	; 0xc6
    4bb6:	d10c      	bne.n	4bd2 <spi_cmd_rsp+0x46>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    4bb8:	230d      	movs	r3, #13
    4bba:	18fb      	adds	r3, r7, r3
    4bbc:	2101      	movs	r1, #1
    4bbe:	0018      	movs	r0, r3
    4bc0:	4b3a      	ldr	r3, [pc, #232]	; (4cac <spi_cmd_rsp+0x120>)
    4bc2:	4798      	blx	r3
    4bc4:	1e03      	subs	r3, r0, #0
    4bc6:	d004      	beq.n	4bd2 <spi_cmd_rsp+0x46>
			result = N_FAIL;
    4bc8:	230f      	movs	r3, #15
    4bca:	18fb      	adds	r3, r7, r3
    4bcc:	2200      	movs	r2, #0
    4bce:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    4bd0:	e063      	b.n	4c9a <spi_cmd_rsp+0x10e>
		}
	}

	/* wait for response */
	s8RetryCnt = 10;
    4bd2:	230e      	movs	r3, #14
    4bd4:	18fb      	adds	r3, r7, r3
    4bd6:	220a      	movs	r2, #10
    4bd8:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    4bda:	230d      	movs	r3, #13
    4bdc:	18fb      	adds	r3, r7, r3
    4bde:	2101      	movs	r1, #1
    4be0:	0018      	movs	r0, r3
    4be2:	4b32      	ldr	r3, [pc, #200]	; (4cac <spi_cmd_rsp+0x120>)
    4be4:	4798      	blx	r3
    4be6:	1e03      	subs	r3, r0, #0
    4be8:	d013      	beq.n	4c12 <spi_cmd_rsp+0x86>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    4bea:	2328      	movs	r3, #40	; 0x28
    4bec:	33ff      	adds	r3, #255	; 0xff
    4bee:	001a      	movs	r2, r3
    4bf0:	492f      	ldr	r1, [pc, #188]	; (4cb0 <spi_cmd_rsp+0x124>)
    4bf2:	4b30      	ldr	r3, [pc, #192]	; (4cb4 <spi_cmd_rsp+0x128>)
    4bf4:	0018      	movs	r0, r3
    4bf6:	4b30      	ldr	r3, [pc, #192]	; (4cb8 <spi_cmd_rsp+0x12c>)
    4bf8:	4798      	blx	r3
    4bfa:	4b30      	ldr	r3, [pc, #192]	; (4cbc <spi_cmd_rsp+0x130>)
    4bfc:	0018      	movs	r0, r3
    4bfe:	4b30      	ldr	r3, [pc, #192]	; (4cc0 <spi_cmd_rsp+0x134>)
    4c00:	4798      	blx	r3
    4c02:	200d      	movs	r0, #13
    4c04:	4b2f      	ldr	r3, [pc, #188]	; (4cc4 <spi_cmd_rsp+0x138>)
    4c06:	4798      	blx	r3
			result = N_FAIL;
    4c08:	230f      	movs	r3, #15
    4c0a:	18fb      	adds	r3, r7, r3
    4c0c:	2200      	movs	r2, #0
    4c0e:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    4c10:	e043      	b.n	4c9a <spi_cmd_rsp+0x10e>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    4c12:	230d      	movs	r3, #13
    4c14:	18fb      	adds	r3, r7, r3
    4c16:	781b      	ldrb	r3, [r3, #0]
    4c18:	1dfa      	adds	r2, r7, #7
    4c1a:	7812      	ldrb	r2, [r2, #0]
    4c1c:	429a      	cmp	r2, r3
    4c1e:	d00b      	beq.n	4c38 <spi_cmd_rsp+0xac>
    4c20:	230e      	movs	r3, #14
    4c22:	18fb      	adds	r3, r7, r3
    4c24:	781b      	ldrb	r3, [r3, #0]
    4c26:	b25b      	sxtb	r3, r3
    4c28:	b2da      	uxtb	r2, r3
    4c2a:	3a01      	subs	r2, #1
    4c2c:	b2d1      	uxtb	r1, r2
    4c2e:	220e      	movs	r2, #14
    4c30:	18ba      	adds	r2, r7, r2
    4c32:	7011      	strb	r1, [r2, #0]
    4c34:	2b00      	cmp	r3, #0
    4c36:	dcd0      	bgt.n	4bda <spi_cmd_rsp+0x4e>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = 10;
    4c38:	230e      	movs	r3, #14
    4c3a:	18fb      	adds	r3, r7, r3
    4c3c:	220a      	movs	r2, #10
    4c3e:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    4c40:	230d      	movs	r3, #13
    4c42:	18fb      	adds	r3, r7, r3
    4c44:	2101      	movs	r1, #1
    4c46:	0018      	movs	r0, r3
    4c48:	4b18      	ldr	r3, [pc, #96]	; (4cac <spi_cmd_rsp+0x120>)
    4c4a:	4798      	blx	r3
    4c4c:	1e03      	subs	r3, r0, #0
    4c4e:	d013      	beq.n	4c78 <spi_cmd_rsp+0xec>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    4c50:	2336      	movs	r3, #54	; 0x36
    4c52:	33ff      	adds	r3, #255	; 0xff
    4c54:	001a      	movs	r2, r3
    4c56:	4916      	ldr	r1, [pc, #88]	; (4cb0 <spi_cmd_rsp+0x124>)
    4c58:	4b16      	ldr	r3, [pc, #88]	; (4cb4 <spi_cmd_rsp+0x128>)
    4c5a:	0018      	movs	r0, r3
    4c5c:	4b16      	ldr	r3, [pc, #88]	; (4cb8 <spi_cmd_rsp+0x12c>)
    4c5e:	4798      	blx	r3
    4c60:	4b16      	ldr	r3, [pc, #88]	; (4cbc <spi_cmd_rsp+0x130>)
    4c62:	0018      	movs	r0, r3
    4c64:	4b16      	ldr	r3, [pc, #88]	; (4cc0 <spi_cmd_rsp+0x134>)
    4c66:	4798      	blx	r3
    4c68:	200d      	movs	r0, #13
    4c6a:	4b16      	ldr	r3, [pc, #88]	; (4cc4 <spi_cmd_rsp+0x138>)
    4c6c:	4798      	blx	r3
			result = N_FAIL;
    4c6e:	230f      	movs	r3, #15
    4c70:	18fb      	adds	r3, r7, r3
    4c72:	2200      	movs	r2, #0
    4c74:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    4c76:	e010      	b.n	4c9a <spi_cmd_rsp+0x10e>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    4c78:	230d      	movs	r3, #13
    4c7a:	18fb      	adds	r3, r7, r3
    4c7c:	781b      	ldrb	r3, [r3, #0]
    4c7e:	2b00      	cmp	r3, #0
    4c80:	d00b      	beq.n	4c9a <spi_cmd_rsp+0x10e>
    4c82:	230e      	movs	r3, #14
    4c84:	18fb      	adds	r3, r7, r3
    4c86:	781b      	ldrb	r3, [r3, #0]
    4c88:	b25b      	sxtb	r3, r3
    4c8a:	b2da      	uxtb	r2, r3
    4c8c:	3a01      	subs	r2, #1
    4c8e:	b2d1      	uxtb	r1, r2
    4c90:	220e      	movs	r2, #14
    4c92:	18ba      	adds	r2, r7, r2
    4c94:	7011      	strb	r1, [r2, #0]
    4c96:	2b00      	cmp	r3, #0
    4c98:	dcd2      	bgt.n	4c40 <spi_cmd_rsp+0xb4>

_fail_:

	return result;
    4c9a:	230f      	movs	r3, #15
    4c9c:	18fb      	adds	r3, r7, r3
    4c9e:	781b      	ldrb	r3, [r3, #0]
    4ca0:	b25b      	sxtb	r3, r3
}
    4ca2:	0018      	movs	r0, r3
    4ca4:	46bd      	mov	sp, r7
    4ca6:	b004      	add	sp, #16
    4ca8:	bd80      	pop	{r7, pc}
    4caa:	46c0      	nop			; (mov r8, r8)
    4cac:	00004741 	.word	0x00004741
    4cb0:	00011a98 	.word	0x00011a98
    4cb4:	0001159c 	.word	0x0001159c
    4cb8:	0000f9e1 	.word	0x0000f9e1
    4cbc:	000115dc 	.word	0x000115dc
    4cc0:	0000fb01 	.word	0x0000fb01
    4cc4:	0000fa15 	.word	0x0000fa15

00004cc8 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    4cc8:	b580      	push	{r7, lr}
    4cca:	b086      	sub	sp, #24
    4ccc:	af00      	add	r7, sp, #0
    4cce:	6078      	str	r0, [r7, #4]
    4cd0:	0008      	movs	r0, r1
    4cd2:	0011      	movs	r1, r2
    4cd4:	1cbb      	adds	r3, r7, #2
    4cd6:	1c02      	adds	r2, r0, #0
    4cd8:	801a      	strh	r2, [r3, #0]
    4cda:	1c7b      	adds	r3, r7, #1
    4cdc:	1c0a      	adds	r2, r1, #0
    4cde:	701a      	strb	r2, [r3, #0]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
    4ce0:	2311      	movs	r3, #17
    4ce2:	18fb      	adds	r3, r7, r3
    4ce4:	2201      	movs	r2, #1
    4ce6:	701a      	strb	r2, [r3, #0]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    4ce8:	2314      	movs	r3, #20
    4cea:	18fb      	adds	r3, r7, r3
    4cec:	2200      	movs	r2, #0
    4cee:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    4cf0:	1cbb      	adds	r3, r7, #2
    4cf2:	881a      	ldrh	r2, [r3, #0]
    4cf4:	2380      	movs	r3, #128	; 0x80
    4cf6:	019b      	lsls	r3, r3, #6
    4cf8:	429a      	cmp	r2, r3
    4cfa:	d805      	bhi.n	4d08 <spi_data_read+0x40>
			nbytes = sz;
    4cfc:	2312      	movs	r3, #18
    4cfe:	18fb      	adds	r3, r7, r3
    4d00:	1cba      	adds	r2, r7, #2
    4d02:	8812      	ldrh	r2, [r2, #0]
    4d04:	801a      	strh	r2, [r3, #0]
    4d06:	e004      	b.n	4d12 <spi_data_read+0x4a>
		else
			nbytes = DATA_PKT_SZ;
    4d08:	2312      	movs	r3, #18
    4d0a:	18fb      	adds	r3, r7, r3
    4d0c:	2280      	movs	r2, #128	; 0x80
    4d0e:	0192      	lsls	r2, r2, #6
    4d10:	801a      	strh	r2, [r3, #0]

		/**
			Data Respnose header
		**/
		retry = 10;
    4d12:	2316      	movs	r3, #22
    4d14:	18fb      	adds	r3, r7, r3
    4d16:	220a      	movs	r2, #10
    4d18:	801a      	strh	r2, [r3, #0]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    4d1a:	230b      	movs	r3, #11
    4d1c:	18fb      	adds	r3, r7, r3
    4d1e:	2101      	movs	r1, #1
    4d20:	0018      	movs	r0, r3
    4d22:	4b5f      	ldr	r3, [pc, #380]	; (4ea0 <spi_data_read+0x1d8>)
    4d24:	4798      	blx	r3
    4d26:	1e03      	subs	r3, r0, #0
    4d28:	d013      	beq.n	4d52 <spi_data_read+0x8a>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    4d2a:	2358      	movs	r3, #88	; 0x58
    4d2c:	33ff      	adds	r3, #255	; 0xff
    4d2e:	001a      	movs	r2, r3
    4d30:	495c      	ldr	r1, [pc, #368]	; (4ea4 <spi_data_read+0x1dc>)
    4d32:	4b5d      	ldr	r3, [pc, #372]	; (4ea8 <spi_data_read+0x1e0>)
    4d34:	0018      	movs	r0, r3
    4d36:	4b5d      	ldr	r3, [pc, #372]	; (4eac <spi_data_read+0x1e4>)
    4d38:	4798      	blx	r3
    4d3a:	4b5d      	ldr	r3, [pc, #372]	; (4eb0 <spi_data_read+0x1e8>)
    4d3c:	0018      	movs	r0, r3
    4d3e:	4b5d      	ldr	r3, [pc, #372]	; (4eb4 <spi_data_read+0x1ec>)
    4d40:	4798      	blx	r3
    4d42:	200d      	movs	r0, #13
    4d44:	4b5c      	ldr	r3, [pc, #368]	; (4eb8 <spi_data_read+0x1f0>)
    4d46:	4798      	blx	r3
				result = N_FAIL;
    4d48:	2311      	movs	r3, #17
    4d4a:	18fb      	adds	r3, r7, r3
    4d4c:	2200      	movs	r2, #0
    4d4e:	701a      	strb	r2, [r3, #0]
				break;
    4d50:	e017      	b.n	4d82 <spi_data_read+0xba>
			}
			if (((rsp >> 4) & 0xf) == 0xf)
    4d52:	230b      	movs	r3, #11
    4d54:	18fb      	adds	r3, r7, r3
    4d56:	781b      	ldrb	r3, [r3, #0]
    4d58:	091b      	lsrs	r3, r3, #4
    4d5a:	b2db      	uxtb	r3, r3
    4d5c:	001a      	movs	r2, r3
    4d5e:	230f      	movs	r3, #15
    4d60:	4013      	ands	r3, r2
    4d62:	2b0f      	cmp	r3, #15
    4d64:	d00c      	beq.n	4d80 <spi_data_read+0xb8>
				break;
		} while (retry--);
    4d66:	2316      	movs	r3, #22
    4d68:	18fb      	adds	r3, r7, r3
    4d6a:	2200      	movs	r2, #0
    4d6c:	5e9b      	ldrsh	r3, [r3, r2]
    4d6e:	b29a      	uxth	r2, r3
    4d70:	3a01      	subs	r2, #1
    4d72:	b291      	uxth	r1, r2
    4d74:	2216      	movs	r2, #22
    4d76:	18ba      	adds	r2, r7, r2
    4d78:	8011      	strh	r1, [r2, #0]
    4d7a:	2b00      	cmp	r3, #0
    4d7c:	d1cd      	bne.n	4d1a <spi_data_read+0x52>
    4d7e:	e000      	b.n	4d82 <spi_data_read+0xba>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
				result = N_FAIL;
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
				break;
    4d80:	46c0      	nop			; (mov r8, r8)
		} while (retry--);

		if (result == N_FAIL)
    4d82:	2311      	movs	r3, #17
    4d84:	18fb      	adds	r3, r7, r3
    4d86:	781b      	ldrb	r3, [r3, #0]
    4d88:	b25b      	sxtb	r3, r3
    4d8a:	2b00      	cmp	r3, #0
    4d8c:	d100      	bne.n	4d90 <spi_data_read+0xc8>
    4d8e:	e07d      	b.n	4e8c <spi_data_read+0x1c4>
			break;

		if (retry <= 0) {
    4d90:	2316      	movs	r3, #22
    4d92:	18fb      	adds	r3, r7, r3
    4d94:	2200      	movs	r2, #0
    4d96:	5e9b      	ldrsh	r3, [r3, r2]
    4d98:	2b00      	cmp	r3, #0
    4d9a:	dc18      	bgt.n	4dce <spi_data_read+0x106>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    4d9c:	2364      	movs	r3, #100	; 0x64
    4d9e:	33ff      	adds	r3, #255	; 0xff
    4da0:	001a      	movs	r2, r3
    4da2:	4940      	ldr	r1, [pc, #256]	; (4ea4 <spi_data_read+0x1dc>)
    4da4:	4b40      	ldr	r3, [pc, #256]	; (4ea8 <spi_data_read+0x1e0>)
    4da6:	0018      	movs	r0, r3
    4da8:	4b40      	ldr	r3, [pc, #256]	; (4eac <spi_data_read+0x1e4>)
    4daa:	4798      	blx	r3
    4dac:	230b      	movs	r3, #11
    4dae:	18fb      	adds	r3, r7, r3
    4db0:	781b      	ldrb	r3, [r3, #0]
    4db2:	001a      	movs	r2, r3
    4db4:	4b41      	ldr	r3, [pc, #260]	; (4ebc <spi_data_read+0x1f4>)
    4db6:	0011      	movs	r1, r2
    4db8:	0018      	movs	r0, r3
    4dba:	4b3c      	ldr	r3, [pc, #240]	; (4eac <spi_data_read+0x1e4>)
    4dbc:	4798      	blx	r3
    4dbe:	200d      	movs	r0, #13
    4dc0:	4b3d      	ldr	r3, [pc, #244]	; (4eb8 <spi_data_read+0x1f0>)
    4dc2:	4798      	blx	r3
			result = N_FAIL;
    4dc4:	2311      	movs	r3, #17
    4dc6:	18fb      	adds	r3, r7, r3
    4dc8:	2200      	movs	r2, #0
    4dca:	701a      	strb	r2, [r3, #0]
			break;
    4dcc:	e05f      	b.n	4e8e <spi_data_read+0x1c6>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    4dce:	2314      	movs	r3, #20
    4dd0:	18fb      	adds	r3, r7, r3
    4dd2:	2200      	movs	r2, #0
    4dd4:	5e9b      	ldrsh	r3, [r3, r2]
    4dd6:	687a      	ldr	r2, [r7, #4]
    4dd8:	18d2      	adds	r2, r2, r3
    4dda:	2312      	movs	r3, #18
    4ddc:	18fb      	adds	r3, r7, r3
    4dde:	881b      	ldrh	r3, [r3, #0]
    4de0:	0019      	movs	r1, r3
    4de2:	0010      	movs	r0, r2
    4de4:	4b2e      	ldr	r3, [pc, #184]	; (4ea0 <spi_data_read+0x1d8>)
    4de6:	4798      	blx	r3
    4de8:	1e03      	subs	r3, r0, #0
    4dea:	d012      	beq.n	4e12 <spi_data_read+0x14a>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    4dec:	23b6      	movs	r3, #182	; 0xb6
    4dee:	005a      	lsls	r2, r3, #1
    4df0:	492c      	ldr	r1, [pc, #176]	; (4ea4 <spi_data_read+0x1dc>)
    4df2:	4b2d      	ldr	r3, [pc, #180]	; (4ea8 <spi_data_read+0x1e0>)
    4df4:	0018      	movs	r0, r3
    4df6:	4b2d      	ldr	r3, [pc, #180]	; (4eac <spi_data_read+0x1e4>)
    4df8:	4798      	blx	r3
    4dfa:	4b31      	ldr	r3, [pc, #196]	; (4ec0 <spi_data_read+0x1f8>)
    4dfc:	0018      	movs	r0, r3
    4dfe:	4b2d      	ldr	r3, [pc, #180]	; (4eb4 <spi_data_read+0x1ec>)
    4e00:	4798      	blx	r3
    4e02:	200d      	movs	r0, #13
    4e04:	4b2c      	ldr	r3, [pc, #176]	; (4eb8 <spi_data_read+0x1f0>)
    4e06:	4798      	blx	r3
			result = N_FAIL;
    4e08:	2311      	movs	r3, #17
    4e0a:	18fb      	adds	r3, r7, r3
    4e0c:	2200      	movs	r2, #0
    4e0e:	701a      	strb	r2, [r3, #0]
			break;
    4e10:	e03d      	b.n	4e8e <spi_data_read+0x1c6>
		}
		if(!clockless)
    4e12:	1c7b      	adds	r3, r7, #1
    4e14:	781b      	ldrb	r3, [r3, #0]
    4e16:	2b00      	cmp	r3, #0
    4e18:	d11f      	bne.n	4e5a <spi_data_read+0x192>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
    4e1a:	4b2a      	ldr	r3, [pc, #168]	; (4ec4 <spi_data_read+0x1fc>)
    4e1c:	781b      	ldrb	r3, [r3, #0]
    4e1e:	2b00      	cmp	r3, #0
    4e20:	d11b      	bne.n	4e5a <spi_data_read+0x192>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    4e22:	230c      	movs	r3, #12
    4e24:	18fb      	adds	r3, r7, r3
    4e26:	2102      	movs	r1, #2
    4e28:	0018      	movs	r0, r3
    4e2a:	4b1d      	ldr	r3, [pc, #116]	; (4ea0 <spi_data_read+0x1d8>)
    4e2c:	4798      	blx	r3
    4e2e:	1e03      	subs	r3, r0, #0
    4e30:	d013      	beq.n	4e5a <spi_data_read+0x192>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    4e32:	2378      	movs	r3, #120	; 0x78
    4e34:	33ff      	adds	r3, #255	; 0xff
    4e36:	001a      	movs	r2, r3
    4e38:	491a      	ldr	r1, [pc, #104]	; (4ea4 <spi_data_read+0x1dc>)
    4e3a:	4b1b      	ldr	r3, [pc, #108]	; (4ea8 <spi_data_read+0x1e0>)
    4e3c:	0018      	movs	r0, r3
    4e3e:	4b1b      	ldr	r3, [pc, #108]	; (4eac <spi_data_read+0x1e4>)
    4e40:	4798      	blx	r3
    4e42:	4b21      	ldr	r3, [pc, #132]	; (4ec8 <spi_data_read+0x200>)
    4e44:	0018      	movs	r0, r3
    4e46:	4b1b      	ldr	r3, [pc, #108]	; (4eb4 <spi_data_read+0x1ec>)
    4e48:	4798      	blx	r3
    4e4a:	200d      	movs	r0, #13
    4e4c:	4b1a      	ldr	r3, [pc, #104]	; (4eb8 <spi_data_read+0x1f0>)
    4e4e:	4798      	blx	r3
					result = N_FAIL;
    4e50:	2311      	movs	r3, #17
    4e52:	18fb      	adds	r3, r7, r3
    4e54:	2200      	movs	r2, #0
    4e56:	701a      	strb	r2, [r3, #0]
					break;
    4e58:	e019      	b.n	4e8e <spi_data_read+0x1c6>
				}
			}
		}
		ix += nbytes;
    4e5a:	2314      	movs	r3, #20
    4e5c:	18fb      	adds	r3, r7, r3
    4e5e:	881a      	ldrh	r2, [r3, #0]
    4e60:	2312      	movs	r3, #18
    4e62:	18fb      	adds	r3, r7, r3
    4e64:	881b      	ldrh	r3, [r3, #0]
    4e66:	18d3      	adds	r3, r2, r3
    4e68:	b29a      	uxth	r2, r3
    4e6a:	2314      	movs	r3, #20
    4e6c:	18fb      	adds	r3, r7, r3
    4e6e:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    4e70:	2312      	movs	r3, #18
    4e72:	18fb      	adds	r3, r7, r3
    4e74:	881a      	ldrh	r2, [r3, #0]
    4e76:	1cbb      	adds	r3, r7, #2
    4e78:	1cb9      	adds	r1, r7, #2
    4e7a:	8809      	ldrh	r1, [r1, #0]
    4e7c:	1a8a      	subs	r2, r1, r2
    4e7e:	801a      	strh	r2, [r3, #0]

	} while (sz);
    4e80:	1cbb      	adds	r3, r7, #2
    4e82:	881b      	ldrh	r3, [r3, #0]
    4e84:	2b00      	cmp	r3, #0
    4e86:	d000      	beq.n	4e8a <spi_data_read+0x1c2>
    4e88:	e732      	b.n	4cf0 <spi_data_read+0x28>
    4e8a:	e000      	b.n	4e8e <spi_data_read+0x1c6>
			if (((rsp >> 4) & 0xf) == 0xf)
				break;
		} while (retry--);

		if (result == N_FAIL)
			break;
    4e8c:	46c0      	nop			; (mov r8, r8)
		ix += nbytes;
		sz -= nbytes;

	} while (sz);

	return result;
    4e8e:	2311      	movs	r3, #17
    4e90:	18fb      	adds	r3, r7, r3
    4e92:	781b      	ldrb	r3, [r3, #0]
    4e94:	b25b      	sxtb	r3, r3
}
    4e96:	0018      	movs	r0, r3
    4e98:	46bd      	mov	sp, r7
    4e9a:	b006      	add	sp, #24
    4e9c:	bd80      	pop	{r7, pc}
    4e9e:	46c0      	nop			; (mov r8, r8)
    4ea0:	00004741 	.word	0x00004741
    4ea4:	00011aa4 	.word	0x00011aa4
    4ea8:	0001159c 	.word	0x0001159c
    4eac:	0000f9e1 	.word	0x0000f9e1
    4eb0:	00011610 	.word	0x00011610
    4eb4:	0000fb01 	.word	0x0000fb01
    4eb8:	0000fa15 	.word	0x0000fa15
    4ebc:	00011644 	.word	0x00011644
    4ec0:	00011674 	.word	0x00011674
    4ec4:	200000f8 	.word	0x200000f8
    4ec8:	000116a4 	.word	0x000116a4

00004ecc <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
    4ecc:	b580      	push	{r7, lr}
    4ece:	b086      	sub	sp, #24
    4ed0:	af00      	add	r7, sp, #0
    4ed2:	6078      	str	r0, [r7, #4]
    4ed4:	000a      	movs	r2, r1
    4ed6:	1cbb      	adds	r3, r7, #2
    4ed8:	801a      	strh	r2, [r3, #0]
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
    4eda:	2313      	movs	r3, #19
    4edc:	18fb      	adds	r3, r7, r3
    4ede:	2201      	movs	r2, #1
    4ee0:	701a      	strb	r2, [r3, #0]
	uint8 cmd, order, crc[2] = {0};
    4ee2:	230c      	movs	r3, #12
    4ee4:	18fb      	adds	r3, r7, r3
    4ee6:	2200      	movs	r2, #0
    4ee8:	801a      	strh	r2, [r3, #0]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    4eea:	2316      	movs	r3, #22
    4eec:	18fb      	adds	r3, r7, r3
    4eee:	2200      	movs	r2, #0
    4ef0:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    4ef2:	1cbb      	adds	r3, r7, #2
    4ef4:	881a      	ldrh	r2, [r3, #0]
    4ef6:	2380      	movs	r3, #128	; 0x80
    4ef8:	019b      	lsls	r3, r3, #6
    4efa:	429a      	cmp	r2, r3
    4efc:	d805      	bhi.n	4f0a <spi_data_write+0x3e>
			nbytes = sz;
    4efe:	2314      	movs	r3, #20
    4f00:	18fb      	adds	r3, r7, r3
    4f02:	1cba      	adds	r2, r7, #2
    4f04:	8812      	ldrh	r2, [r2, #0]
    4f06:	801a      	strh	r2, [r3, #0]
    4f08:	e004      	b.n	4f14 <spi_data_write+0x48>
		else
			nbytes = DATA_PKT_SZ;
    4f0a:	2314      	movs	r3, #20
    4f0c:	18fb      	adds	r3, r7, r3
    4f0e:	2280      	movs	r2, #128	; 0x80
    4f10:	0192      	lsls	r2, r2, #6
    4f12:	801a      	strh	r2, [r3, #0]

		/**
			Write command
		**/
		cmd = 0xf0;
    4f14:	2311      	movs	r3, #17
    4f16:	18fb      	adds	r3, r7, r3
    4f18:	22f0      	movs	r2, #240	; 0xf0
    4f1a:	701a      	strb	r2, [r3, #0]
		if (ix == 0)  {
    4f1c:	2316      	movs	r3, #22
    4f1e:	18fb      	adds	r3, r7, r3
    4f20:	2200      	movs	r2, #0
    4f22:	5e9b      	ldrsh	r3, [r3, r2]
    4f24:	2b00      	cmp	r3, #0
    4f26:	d10f      	bne.n	4f48 <spi_data_write+0x7c>
			if (sz <= DATA_PKT_SZ)
    4f28:	1cbb      	adds	r3, r7, #2
    4f2a:	881a      	ldrh	r2, [r3, #0]
    4f2c:	2380      	movs	r3, #128	; 0x80
    4f2e:	019b      	lsls	r3, r3, #6
    4f30:	429a      	cmp	r2, r3
    4f32:	d804      	bhi.n	4f3e <spi_data_write+0x72>
				order = 0x3;
    4f34:	2312      	movs	r3, #18
    4f36:	18fb      	adds	r3, r7, r3
    4f38:	2203      	movs	r2, #3
    4f3a:	701a      	strb	r2, [r3, #0]
    4f3c:	e013      	b.n	4f66 <spi_data_write+0x9a>
			else
				order = 0x1;
    4f3e:	2312      	movs	r3, #18
    4f40:	18fb      	adds	r3, r7, r3
    4f42:	2201      	movs	r2, #1
    4f44:	701a      	strb	r2, [r3, #0]
    4f46:	e00e      	b.n	4f66 <spi_data_write+0x9a>
		} else {
			if (sz <= DATA_PKT_SZ)
    4f48:	1cbb      	adds	r3, r7, #2
    4f4a:	881a      	ldrh	r2, [r3, #0]
    4f4c:	2380      	movs	r3, #128	; 0x80
    4f4e:	019b      	lsls	r3, r3, #6
    4f50:	429a      	cmp	r2, r3
    4f52:	d804      	bhi.n	4f5e <spi_data_write+0x92>
				order = 0x3;
    4f54:	2312      	movs	r3, #18
    4f56:	18fb      	adds	r3, r7, r3
    4f58:	2203      	movs	r2, #3
    4f5a:	701a      	strb	r2, [r3, #0]
    4f5c:	e003      	b.n	4f66 <spi_data_write+0x9a>
			else
				order = 0x2;
    4f5e:	2312      	movs	r3, #18
    4f60:	18fb      	adds	r3, r7, r3
    4f62:	2202      	movs	r2, #2
    4f64:	701a      	strb	r2, [r3, #0]
		}
		cmd |= order;
    4f66:	2311      	movs	r3, #17
    4f68:	18fb      	adds	r3, r7, r3
    4f6a:	781a      	ldrb	r2, [r3, #0]
    4f6c:	2312      	movs	r3, #18
    4f6e:	18fb      	adds	r3, r7, r3
    4f70:	781b      	ldrb	r3, [r3, #0]
    4f72:	4313      	orrs	r3, r2
    4f74:	b2da      	uxtb	r2, r3
    4f76:	2311      	movs	r3, #17
    4f78:	18fb      	adds	r3, r7, r3
    4f7a:	701a      	strb	r2, [r3, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    4f7c:	2311      	movs	r3, #17
    4f7e:	18fb      	adds	r3, r7, r3
    4f80:	2101      	movs	r1, #1
    4f82:	0018      	movs	r0, r3
    4f84:	4b3c      	ldr	r3, [pc, #240]	; (5078 <spi_data_write+0x1ac>)
    4f86:	4798      	blx	r3
    4f88:	1e03      	subs	r3, r0, #0
    4f8a:	d012      	beq.n	4fb2 <spi_data_write+0xe6>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    4f8c:	23d4      	movs	r3, #212	; 0xd4
    4f8e:	005a      	lsls	r2, r3, #1
    4f90:	493a      	ldr	r1, [pc, #232]	; (507c <spi_data_write+0x1b0>)
    4f92:	4b3b      	ldr	r3, [pc, #236]	; (5080 <spi_data_write+0x1b4>)
    4f94:	0018      	movs	r0, r3
    4f96:	4b3b      	ldr	r3, [pc, #236]	; (5084 <spi_data_write+0x1b8>)
    4f98:	4798      	blx	r3
    4f9a:	4b3b      	ldr	r3, [pc, #236]	; (5088 <spi_data_write+0x1bc>)
    4f9c:	0018      	movs	r0, r3
    4f9e:	4b3b      	ldr	r3, [pc, #236]	; (508c <spi_data_write+0x1c0>)
    4fa0:	4798      	blx	r3
    4fa2:	200d      	movs	r0, #13
    4fa4:	4b3a      	ldr	r3, [pc, #232]	; (5090 <spi_data_write+0x1c4>)
    4fa6:	4798      	blx	r3
			result = N_FAIL;
    4fa8:	2313      	movs	r3, #19
    4faa:	18fb      	adds	r3, r7, r3
    4fac:	2200      	movs	r2, #0
    4fae:	701a      	strb	r2, [r3, #0]
			break;
    4fb0:	e05a      	b.n	5068 <spi_data_write+0x19c>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    4fb2:	2316      	movs	r3, #22
    4fb4:	18fb      	adds	r3, r7, r3
    4fb6:	2200      	movs	r2, #0
    4fb8:	5e9b      	ldrsh	r3, [r3, r2]
    4fba:	687a      	ldr	r2, [r7, #4]
    4fbc:	18d2      	adds	r2, r2, r3
    4fbe:	2314      	movs	r3, #20
    4fc0:	18fb      	adds	r3, r7, r3
    4fc2:	881b      	ldrh	r3, [r3, #0]
    4fc4:	0019      	movs	r1, r3
    4fc6:	0010      	movs	r0, r2
    4fc8:	4b2b      	ldr	r3, [pc, #172]	; (5078 <spi_data_write+0x1ac>)
    4fca:	4798      	blx	r3
    4fcc:	1e03      	subs	r3, r0, #0
    4fce:	d013      	beq.n	4ff8 <spi_data_write+0x12c>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    4fd0:	23b2      	movs	r3, #178	; 0xb2
    4fd2:	33ff      	adds	r3, #255	; 0xff
    4fd4:	001a      	movs	r2, r3
    4fd6:	4929      	ldr	r1, [pc, #164]	; (507c <spi_data_write+0x1b0>)
    4fd8:	4b29      	ldr	r3, [pc, #164]	; (5080 <spi_data_write+0x1b4>)
    4fda:	0018      	movs	r0, r3
    4fdc:	4b29      	ldr	r3, [pc, #164]	; (5084 <spi_data_write+0x1b8>)
    4fde:	4798      	blx	r3
    4fe0:	4b2c      	ldr	r3, [pc, #176]	; (5094 <spi_data_write+0x1c8>)
    4fe2:	0018      	movs	r0, r3
    4fe4:	4b29      	ldr	r3, [pc, #164]	; (508c <spi_data_write+0x1c0>)
    4fe6:	4798      	blx	r3
    4fe8:	200d      	movs	r0, #13
    4fea:	4b29      	ldr	r3, [pc, #164]	; (5090 <spi_data_write+0x1c4>)
    4fec:	4798      	blx	r3
			result = N_FAIL;
    4fee:	2313      	movs	r3, #19
    4ff0:	18fb      	adds	r3, r7, r3
    4ff2:	2200      	movs	r2, #0
    4ff4:	701a      	strb	r2, [r3, #0]
			break;
    4ff6:	e037      	b.n	5068 <spi_data_write+0x19c>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
    4ff8:	4b27      	ldr	r3, [pc, #156]	; (5098 <spi_data_write+0x1cc>)
    4ffa:	781b      	ldrb	r3, [r3, #0]
    4ffc:	2b00      	cmp	r3, #0
    4ffe:	d11b      	bne.n	5038 <spi_data_write+0x16c>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    5000:	230c      	movs	r3, #12
    5002:	18fb      	adds	r3, r7, r3
    5004:	2102      	movs	r1, #2
    5006:	0018      	movs	r0, r3
    5008:	4b1b      	ldr	r3, [pc, #108]	; (5078 <spi_data_write+0x1ac>)
    500a:	4798      	blx	r3
    500c:	1e03      	subs	r3, r0, #0
    500e:	d013      	beq.n	5038 <spi_data_write+0x16c>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    5010:	23bc      	movs	r3, #188	; 0xbc
    5012:	33ff      	adds	r3, #255	; 0xff
    5014:	001a      	movs	r2, r3
    5016:	4919      	ldr	r1, [pc, #100]	; (507c <spi_data_write+0x1b0>)
    5018:	4b19      	ldr	r3, [pc, #100]	; (5080 <spi_data_write+0x1b4>)
    501a:	0018      	movs	r0, r3
    501c:	4b19      	ldr	r3, [pc, #100]	; (5084 <spi_data_write+0x1b8>)
    501e:	4798      	blx	r3
    5020:	4b1e      	ldr	r3, [pc, #120]	; (509c <spi_data_write+0x1d0>)
    5022:	0018      	movs	r0, r3
    5024:	4b19      	ldr	r3, [pc, #100]	; (508c <spi_data_write+0x1c0>)
    5026:	4798      	blx	r3
    5028:	200d      	movs	r0, #13
    502a:	4b19      	ldr	r3, [pc, #100]	; (5090 <spi_data_write+0x1c4>)
    502c:	4798      	blx	r3
				result = N_FAIL;
    502e:	2313      	movs	r3, #19
    5030:	18fb      	adds	r3, r7, r3
    5032:	2200      	movs	r2, #0
    5034:	701a      	strb	r2, [r3, #0]
				break;
    5036:	e017      	b.n	5068 <spi_data_write+0x19c>
			}
		}

		ix += nbytes;
    5038:	2316      	movs	r3, #22
    503a:	18fb      	adds	r3, r7, r3
    503c:	881a      	ldrh	r2, [r3, #0]
    503e:	2314      	movs	r3, #20
    5040:	18fb      	adds	r3, r7, r3
    5042:	881b      	ldrh	r3, [r3, #0]
    5044:	18d3      	adds	r3, r2, r3
    5046:	b29a      	uxth	r2, r3
    5048:	2316      	movs	r3, #22
    504a:	18fb      	adds	r3, r7, r3
    504c:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    504e:	1cbb      	adds	r3, r7, #2
    5050:	1cb9      	adds	r1, r7, #2
    5052:	2214      	movs	r2, #20
    5054:	18ba      	adds	r2, r7, r2
    5056:	8809      	ldrh	r1, [r1, #0]
    5058:	8812      	ldrh	r2, [r2, #0]
    505a:	1a8a      	subs	r2, r1, r2
    505c:	801a      	strh	r2, [r3, #0]
	} while (sz);
    505e:	1cbb      	adds	r3, r7, #2
    5060:	881b      	ldrh	r3, [r3, #0]
    5062:	2b00      	cmp	r3, #0
    5064:	d000      	beq.n	5068 <spi_data_write+0x19c>
    5066:	e744      	b.n	4ef2 <spi_data_write+0x26>


	return result;
    5068:	2313      	movs	r3, #19
    506a:	18fb      	adds	r3, r7, r3
    506c:	781b      	ldrb	r3, [r3, #0]
    506e:	b25b      	sxtb	r3, r3
}
    5070:	0018      	movs	r0, r3
    5072:	46bd      	mov	sp, r7
    5074:	b006      	add	sp, #24
    5076:	bd80      	pop	{r7, pc}
    5078:	00004785 	.word	0x00004785
    507c:	00011ab4 	.word	0x00011ab4
    5080:	0001159c 	.word	0x0001159c
    5084:	0000f9e1 	.word	0x0000f9e1
    5088:	000116d8 	.word	0x000116d8
    508c:	0000fb01 	.word	0x0000fb01
    5090:	0000fa15 	.word	0x0000fa15
    5094:	00011710 	.word	0x00011710
    5098:	200000f8 	.word	0x200000f8
    509c:	00011744 	.word	0x00011744

000050a0 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    50a0:	b5b0      	push	{r4, r5, r7, lr}
    50a2:	b086      	sub	sp, #24
    50a4:	af02      	add	r7, sp, #8
    50a6:	6078      	str	r0, [r7, #4]
    50a8:	6039      	str	r1, [r7, #0]
	sint8 result = N_OK;
    50aa:	230d      	movs	r3, #13
    50ac:	18fb      	adds	r3, r7, r3
    50ae:	2201      	movs	r2, #1
    50b0:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_WRITE;
    50b2:	230f      	movs	r3, #15
    50b4:	18fb      	adds	r3, r7, r3
    50b6:	22c9      	movs	r2, #201	; 0xc9
    50b8:	701a      	strb	r2, [r3, #0]
	uint8 clockless = 0;
    50ba:	230e      	movs	r3, #14
    50bc:	18fb      	adds	r3, r7, r3
    50be:	2200      	movs	r2, #0
    50c0:	701a      	strb	r2, [r3, #0]
	if (addr <= 0x30)
    50c2:	687b      	ldr	r3, [r7, #4]
    50c4:	2b30      	cmp	r3, #48	; 0x30
    50c6:	d808      	bhi.n	50da <spi_write_reg+0x3a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
    50c8:	230f      	movs	r3, #15
    50ca:	18fb      	adds	r3, r7, r3
    50cc:	22c3      	movs	r2, #195	; 0xc3
    50ce:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    50d0:	230e      	movs	r3, #14
    50d2:	18fb      	adds	r3, r7, r3
    50d4:	2201      	movs	r2, #1
    50d6:	701a      	strb	r2, [r3, #0]
    50d8:	e007      	b.n	50ea <spi_write_reg+0x4a>
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
    50da:	230f      	movs	r3, #15
    50dc:	18fb      	adds	r3, r7, r3
    50de:	22c9      	movs	r2, #201	; 0xc9
    50e0:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    50e2:	230e      	movs	r3, #14
    50e4:	18fb      	adds	r3, r7, r3
    50e6:	2200      	movs	r2, #0
    50e8:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    50ea:	230d      	movs	r3, #13
    50ec:	18fc      	adds	r4, r7, r3
    50ee:	683a      	ldr	r2, [r7, #0]
    50f0:	6879      	ldr	r1, [r7, #4]
    50f2:	230f      	movs	r3, #15
    50f4:	18fb      	adds	r3, r7, r3
    50f6:	7818      	ldrb	r0, [r3, #0]
    50f8:	230e      	movs	r3, #14
    50fa:	18fb      	adds	r3, r7, r3
    50fc:	781b      	ldrb	r3, [r3, #0]
    50fe:	9300      	str	r3, [sp, #0]
    5100:	2304      	movs	r3, #4
    5102:	4d26      	ldr	r5, [pc, #152]	; (519c <spi_write_reg+0xfc>)
    5104:	47a8      	blx	r5
    5106:	0003      	movs	r3, r0
    5108:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    510a:	230d      	movs	r3, #13
    510c:	18fb      	adds	r3, r7, r3
    510e:	781b      	ldrb	r3, [r3, #0]
    5110:	b25b      	sxtb	r3, r3
    5112:	2b01      	cmp	r3, #1
    5114:	d012      	beq.n	513c <spi_write_reg+0x9c>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    5116:	23ec      	movs	r3, #236	; 0xec
    5118:	33ff      	adds	r3, #255	; 0xff
    511a:	001a      	movs	r2, r3
    511c:	4920      	ldr	r1, [pc, #128]	; (51a0 <spi_write_reg+0x100>)
    511e:	4b21      	ldr	r3, [pc, #132]	; (51a4 <spi_write_reg+0x104>)
    5120:	0018      	movs	r0, r3
    5122:	4b21      	ldr	r3, [pc, #132]	; (51a8 <spi_write_reg+0x108>)
    5124:	4798      	blx	r3
    5126:	687a      	ldr	r2, [r7, #4]
    5128:	4b20      	ldr	r3, [pc, #128]	; (51ac <spi_write_reg+0x10c>)
    512a:	0011      	movs	r1, r2
    512c:	0018      	movs	r0, r3
    512e:	4b1e      	ldr	r3, [pc, #120]	; (51a8 <spi_write_reg+0x108>)
    5130:	4798      	blx	r3
    5132:	200d      	movs	r0, #13
    5134:	4b1e      	ldr	r3, [pc, #120]	; (51b0 <spi_write_reg+0x110>)
    5136:	4798      	blx	r3
		return N_FAIL;
    5138:	2300      	movs	r3, #0
    513a:	e02b      	b.n	5194 <spi_write_reg+0xf4>
	}

	result = spi_cmd_rsp(cmd);
    513c:	230d      	movs	r3, #13
    513e:	18fc      	adds	r4, r7, r3
    5140:	230f      	movs	r3, #15
    5142:	18fb      	adds	r3, r7, r3
    5144:	781b      	ldrb	r3, [r3, #0]
    5146:	0018      	movs	r0, r3
    5148:	4b1a      	ldr	r3, [pc, #104]	; (51b4 <spi_write_reg+0x114>)
    514a:	4798      	blx	r3
    514c:	0003      	movs	r3, r0
    514e:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    5150:	230d      	movs	r3, #13
    5152:	18fb      	adds	r3, r7, r3
    5154:	781b      	ldrb	r3, [r3, #0]
    5156:	b25b      	sxtb	r3, r3
    5158:	2b01      	cmp	r3, #1
    515a:	d01a      	beq.n	5192 <spi_write_reg+0xf2>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    515c:	23f2      	movs	r3, #242	; 0xf2
    515e:	33ff      	adds	r3, #255	; 0xff
    5160:	001a      	movs	r2, r3
    5162:	490f      	ldr	r1, [pc, #60]	; (51a0 <spi_write_reg+0x100>)
    5164:	4b0f      	ldr	r3, [pc, #60]	; (51a4 <spi_write_reg+0x104>)
    5166:	0018      	movs	r0, r3
    5168:	4b0f      	ldr	r3, [pc, #60]	; (51a8 <spi_write_reg+0x108>)
    516a:	4798      	blx	r3
    516c:	687a      	ldr	r2, [r7, #4]
    516e:	4b12      	ldr	r3, [pc, #72]	; (51b8 <spi_write_reg+0x118>)
    5170:	0011      	movs	r1, r2
    5172:	0018      	movs	r0, r3
    5174:	4b0c      	ldr	r3, [pc, #48]	; (51a8 <spi_write_reg+0x108>)
    5176:	4798      	blx	r3
    5178:	200d      	movs	r0, #13
    517a:	4b0d      	ldr	r3, [pc, #52]	; (51b0 <spi_write_reg+0x110>)
    517c:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    517e:	2300      	movs	r3, #0
    5180:	9300      	str	r3, [sp, #0]
    5182:	2300      	movs	r3, #0
    5184:	2200      	movs	r2, #0
    5186:	2100      	movs	r1, #0
    5188:	20cf      	movs	r0, #207	; 0xcf
    518a:	4c04      	ldr	r4, [pc, #16]	; (519c <spi_write_reg+0xfc>)
    518c:	47a0      	blx	r4
		return N_FAIL;
    518e:	2300      	movs	r3, #0
    5190:	e000      	b.n	5194 <spi_write_reg+0xf4>
	}

	return N_OK;
    5192:	2301      	movs	r3, #1
	}

	return result;

#endif
}
    5194:	0018      	movs	r0, r3
    5196:	46bd      	mov	sp, r7
    5198:	b004      	add	sp, #16
    519a:	bdb0      	pop	{r4, r5, r7, pc}
    519c:	00004849 	.word	0x00004849
    51a0:	00011ac4 	.word	0x00011ac4
    51a4:	0001159c 	.word	0x0001159c
    51a8:	0000f9e1 	.word	0x0000f9e1
    51ac:	0001177c 	.word	0x0001177c
    51b0:	0000fa15 	.word	0x0000fa15
    51b4:	00004b8d 	.word	0x00004b8d
    51b8:	000117a8 	.word	0x000117a8

000051bc <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
    51bc:	b5b0      	push	{r4, r5, r7, lr}
    51be:	b088      	sub	sp, #32
    51c0:	af02      	add	r7, sp, #8
    51c2:	60f8      	str	r0, [r7, #12]
    51c4:	60b9      	str	r1, [r7, #8]
    51c6:	1dbb      	adds	r3, r7, #6
    51c8:	801a      	strh	r2, [r3, #0]
	sint8 result;
	uint8 cmd = CMD_DMA_EXT_WRITE;
    51ca:	2317      	movs	r3, #23
    51cc:	18fb      	adds	r3, r7, r3
    51ce:	22c7      	movs	r2, #199	; 0xc7
    51d0:	701a      	strb	r2, [r3, #0]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
    51d2:	1dbb      	adds	r3, r7, #6
    51d4:	881a      	ldrh	r2, [r3, #0]
    51d6:	2316      	movs	r3, #22
    51d8:	18fc      	adds	r4, r7, r3
    51da:	68f9      	ldr	r1, [r7, #12]
    51dc:	2317      	movs	r3, #23
    51de:	18fb      	adds	r3, r7, r3
    51e0:	7818      	ldrb	r0, [r3, #0]
    51e2:	2300      	movs	r3, #0
    51e4:	9300      	str	r3, [sp, #0]
    51e6:	0013      	movs	r3, r2
    51e8:	2200      	movs	r2, #0
    51ea:	4d37      	ldr	r5, [pc, #220]	; (52c8 <nm_spi_write+0x10c>)
    51ec:	47a8      	blx	r5
    51ee:	0003      	movs	r3, r0
    51f0:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    51f2:	2316      	movs	r3, #22
    51f4:	18fb      	adds	r3, r7, r3
    51f6:	781b      	ldrb	r3, [r3, #0]
    51f8:	b25b      	sxtb	r3, r3
    51fa:	2b01      	cmp	r3, #1
    51fc:	d010      	beq.n	5220 <nm_spi_write+0x64>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    51fe:	4a33      	ldr	r2, [pc, #204]	; (52cc <nm_spi_write+0x110>)
    5200:	4933      	ldr	r1, [pc, #204]	; (52d0 <nm_spi_write+0x114>)
    5202:	4b34      	ldr	r3, [pc, #208]	; (52d4 <nm_spi_write+0x118>)
    5204:	0018      	movs	r0, r3
    5206:	4b34      	ldr	r3, [pc, #208]	; (52d8 <nm_spi_write+0x11c>)
    5208:	4798      	blx	r3
    520a:	68fa      	ldr	r2, [r7, #12]
    520c:	4b33      	ldr	r3, [pc, #204]	; (52dc <nm_spi_write+0x120>)
    520e:	0011      	movs	r1, r2
    5210:	0018      	movs	r0, r3
    5212:	4b31      	ldr	r3, [pc, #196]	; (52d8 <nm_spi_write+0x11c>)
    5214:	4798      	blx	r3
    5216:	200d      	movs	r0, #13
    5218:	4b31      	ldr	r3, [pc, #196]	; (52e0 <nm_spi_write+0x124>)
    521a:	4798      	blx	r3
		return N_FAIL;
    521c:	2300      	movs	r3, #0
    521e:	e04f      	b.n	52c0 <nm_spi_write+0x104>
	}

	result = spi_cmd_rsp(cmd);
    5220:	2316      	movs	r3, #22
    5222:	18fc      	adds	r4, r7, r3
    5224:	2317      	movs	r3, #23
    5226:	18fb      	adds	r3, r7, r3
    5228:	781b      	ldrb	r3, [r3, #0]
    522a:	0018      	movs	r0, r3
    522c:	4b2d      	ldr	r3, [pc, #180]	; (52e4 <nm_spi_write+0x128>)
    522e:	4798      	blx	r3
    5230:	0003      	movs	r3, r0
    5232:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    5234:	2316      	movs	r3, #22
    5236:	18fb      	adds	r3, r7, r3
    5238:	781b      	ldrb	r3, [r3, #0]
    523a:	b25b      	sxtb	r3, r3
    523c:	2b01      	cmp	r3, #1
    523e:	d018      	beq.n	5272 <nm_spi_write+0xb6>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    5240:	4a29      	ldr	r2, [pc, #164]	; (52e8 <nm_spi_write+0x12c>)
    5242:	4923      	ldr	r1, [pc, #140]	; (52d0 <nm_spi_write+0x114>)
    5244:	4b23      	ldr	r3, [pc, #140]	; (52d4 <nm_spi_write+0x118>)
    5246:	0018      	movs	r0, r3
    5248:	4b23      	ldr	r3, [pc, #140]	; (52d8 <nm_spi_write+0x11c>)
    524a:	4798      	blx	r3
    524c:	68fa      	ldr	r2, [r7, #12]
    524e:	4b27      	ldr	r3, [pc, #156]	; (52ec <nm_spi_write+0x130>)
    5250:	0011      	movs	r1, r2
    5252:	0018      	movs	r0, r3
    5254:	4b20      	ldr	r3, [pc, #128]	; (52d8 <nm_spi_write+0x11c>)
    5256:	4798      	blx	r3
    5258:	200d      	movs	r0, #13
    525a:	4b21      	ldr	r3, [pc, #132]	; (52e0 <nm_spi_write+0x124>)
    525c:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    525e:	2300      	movs	r3, #0
    5260:	9300      	str	r3, [sp, #0]
    5262:	2300      	movs	r3, #0
    5264:	2200      	movs	r2, #0
    5266:	2100      	movs	r1, #0
    5268:	20cf      	movs	r0, #207	; 0xcf
    526a:	4c17      	ldr	r4, [pc, #92]	; (52c8 <nm_spi_write+0x10c>)
    526c:	47a0      	blx	r4
		return N_FAIL;
    526e:	2300      	movs	r3, #0
    5270:	e026      	b.n	52c0 <nm_spi_write+0x104>
#endif

	/**
		Data
	**/
	result = spi_data_write(buf, size);
    5272:	2316      	movs	r3, #22
    5274:	18fc      	adds	r4, r7, r3
    5276:	1dbb      	adds	r3, r7, #6
    5278:	881a      	ldrh	r2, [r3, #0]
    527a:	68bb      	ldr	r3, [r7, #8]
    527c:	0011      	movs	r1, r2
    527e:	0018      	movs	r0, r3
    5280:	4b1b      	ldr	r3, [pc, #108]	; (52f0 <nm_spi_write+0x134>)
    5282:	4798      	blx	r3
    5284:	0003      	movs	r3, r0
    5286:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    5288:	2316      	movs	r3, #22
    528a:	18fb      	adds	r3, r7, r3
    528c:	781b      	ldrb	r3, [r3, #0]
    528e:	b25b      	sxtb	r3, r3
    5290:	2b01      	cmp	r3, #1
    5292:	d014      	beq.n	52be <nm_spi_write+0x102>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    5294:	4a17      	ldr	r2, [pc, #92]	; (52f4 <nm_spi_write+0x138>)
    5296:	490e      	ldr	r1, [pc, #56]	; (52d0 <nm_spi_write+0x114>)
    5298:	4b0e      	ldr	r3, [pc, #56]	; (52d4 <nm_spi_write+0x118>)
    529a:	0018      	movs	r0, r3
    529c:	4b0e      	ldr	r3, [pc, #56]	; (52d8 <nm_spi_write+0x11c>)
    529e:	4798      	blx	r3
    52a0:	4b15      	ldr	r3, [pc, #84]	; (52f8 <nm_spi_write+0x13c>)
    52a2:	0018      	movs	r0, r3
    52a4:	4b15      	ldr	r3, [pc, #84]	; (52fc <nm_spi_write+0x140>)
    52a6:	4798      	blx	r3
    52a8:	200d      	movs	r0, #13
    52aa:	4b0d      	ldr	r3, [pc, #52]	; (52e0 <nm_spi_write+0x124>)
    52ac:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    52ae:	2300      	movs	r3, #0
    52b0:	9300      	str	r3, [sp, #0]
    52b2:	2300      	movs	r3, #0
    52b4:	2200      	movs	r2, #0
    52b6:	2100      	movs	r1, #0
    52b8:	20cf      	movs	r0, #207	; 0xcf
    52ba:	4c03      	ldr	r4, [pc, #12]	; (52c8 <nm_spi_write+0x10c>)
    52bc:	47a0      	blx	r4
	}

	return N_OK;
    52be:	2301      	movs	r3, #1
}
    52c0:	0018      	movs	r0, r3
    52c2:	46bd      	mov	sp, r7
    52c4:	b006      	add	sp, #24
    52c6:	bdb0      	pop	{r4, r5, r7, pc}
    52c8:	00004849 	.word	0x00004849
    52cc:	0000020f 	.word	0x0000020f
    52d0:	00011ad4 	.word	0x00011ad4
    52d4:	0001159c 	.word	0x0001159c
    52d8:	0000f9e1 	.word	0x0000f9e1
    52dc:	000117e0 	.word	0x000117e0
    52e0:	0000fa15 	.word	0x0000fa15
    52e4:	00004b8d 	.word	0x00004b8d
    52e8:	00000215 	.word	0x00000215
    52ec:	00011810 	.word	0x00011810
    52f0:	00004ecd 	.word	0x00004ecd
    52f4:	00000226 	.word	0x00000226
    52f8:	00011848 	.word	0x00011848
    52fc:	0000fb01 	.word	0x0000fb01

00005300 <spi_read_reg>:

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    5300:	b5b0      	push	{r4, r5, r7, lr}
    5302:	b086      	sub	sp, #24
    5304:	af02      	add	r7, sp, #8
    5306:	6078      	str	r0, [r7, #4]
    5308:	6039      	str	r1, [r7, #0]
	sint8 result = N_OK;
    530a:	230d      	movs	r3, #13
    530c:	18fb      	adds	r3, r7, r3
    530e:	2201      	movs	r2, #1
    5310:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_READ;
    5312:	230f      	movs	r3, #15
    5314:	18fb      	adds	r3, r7, r3
    5316:	22ca      	movs	r2, #202	; 0xca
    5318:	701a      	strb	r2, [r3, #0]
	uint8 tmp[4];
	uint8 clockless = 0;
    531a:	230e      	movs	r3, #14
    531c:	18fb      	adds	r3, r7, r3
    531e:	2200      	movs	r2, #0
    5320:	701a      	strb	r2, [r3, #0]

	if (addr <= 0xff)
    5322:	687b      	ldr	r3, [r7, #4]
    5324:	2bff      	cmp	r3, #255	; 0xff
    5326:	d808      	bhi.n	533a <spi_read_reg+0x3a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
    5328:	230f      	movs	r3, #15
    532a:	18fb      	adds	r3, r7, r3
    532c:	22c4      	movs	r2, #196	; 0xc4
    532e:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    5330:	230e      	movs	r3, #14
    5332:	18fb      	adds	r3, r7, r3
    5334:	2201      	movs	r2, #1
    5336:	701a      	strb	r2, [r3, #0]
    5338:	e007      	b.n	534a <spi_read_reg+0x4a>
	}
	else
	{
		cmd = CMD_SINGLE_READ;
    533a:	230f      	movs	r3, #15
    533c:	18fb      	adds	r3, r7, r3
    533e:	22ca      	movs	r2, #202	; 0xca
    5340:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    5342:	230e      	movs	r3, #14
    5344:	18fb      	adds	r3, r7, r3
    5346:	2200      	movs	r2, #0
    5348:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    534a:	230d      	movs	r3, #13
    534c:	18fc      	adds	r4, r7, r3
    534e:	6879      	ldr	r1, [r7, #4]
    5350:	230f      	movs	r3, #15
    5352:	18fb      	adds	r3, r7, r3
    5354:	7818      	ldrb	r0, [r3, #0]
    5356:	230e      	movs	r3, #14
    5358:	18fb      	adds	r3, r7, r3
    535a:	781b      	ldrb	r3, [r3, #0]
    535c:	9300      	str	r3, [sp, #0]
    535e:	2304      	movs	r3, #4
    5360:	2200      	movs	r2, #0
    5362:	4d44      	ldr	r5, [pc, #272]	; (5474 <spi_read_reg+0x174>)
    5364:	47a8      	blx	r5
    5366:	0003      	movs	r3, r0
    5368:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    536a:	230d      	movs	r3, #13
    536c:	18fb      	adds	r3, r7, r3
    536e:	781b      	ldrb	r3, [r3, #0]
    5370:	b25b      	sxtb	r3, r3
    5372:	2b01      	cmp	r3, #1
    5374:	d010      	beq.n	5398 <spi_read_reg+0x98>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    5376:	4a40      	ldr	r2, [pc, #256]	; (5478 <spi_read_reg+0x178>)
    5378:	4940      	ldr	r1, [pc, #256]	; (547c <spi_read_reg+0x17c>)
    537a:	4b41      	ldr	r3, [pc, #260]	; (5480 <spi_read_reg+0x180>)
    537c:	0018      	movs	r0, r3
    537e:	4b41      	ldr	r3, [pc, #260]	; (5484 <spi_read_reg+0x184>)
    5380:	4798      	blx	r3
    5382:	687a      	ldr	r2, [r7, #4]
    5384:	4b40      	ldr	r3, [pc, #256]	; (5488 <spi_read_reg+0x188>)
    5386:	0011      	movs	r1, r2
    5388:	0018      	movs	r0, r3
    538a:	4b3e      	ldr	r3, [pc, #248]	; (5484 <spi_read_reg+0x184>)
    538c:	4798      	blx	r3
    538e:	200d      	movs	r0, #13
    5390:	4b3e      	ldr	r3, [pc, #248]	; (548c <spi_read_reg+0x18c>)
    5392:	4798      	blx	r3
		return N_FAIL;
    5394:	2300      	movs	r3, #0
    5396:	e068      	b.n	546a <spi_read_reg+0x16a>
	}

	result = spi_cmd_rsp(cmd);
    5398:	230d      	movs	r3, #13
    539a:	18fc      	adds	r4, r7, r3
    539c:	230f      	movs	r3, #15
    539e:	18fb      	adds	r3, r7, r3
    53a0:	781b      	ldrb	r3, [r3, #0]
    53a2:	0018      	movs	r0, r3
    53a4:	4b3a      	ldr	r3, [pc, #232]	; (5490 <spi_read_reg+0x190>)
    53a6:	4798      	blx	r3
    53a8:	0003      	movs	r3, r0
    53aa:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    53ac:	230d      	movs	r3, #13
    53ae:	18fb      	adds	r3, r7, r3
    53b0:	781b      	ldrb	r3, [r3, #0]
    53b2:	b25b      	sxtb	r3, r3
    53b4:	2b01      	cmp	r3, #1
    53b6:	d018      	beq.n	53ea <spi_read_reg+0xea>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    53b8:	4a36      	ldr	r2, [pc, #216]	; (5494 <spi_read_reg+0x194>)
    53ba:	4930      	ldr	r1, [pc, #192]	; (547c <spi_read_reg+0x17c>)
    53bc:	4b30      	ldr	r3, [pc, #192]	; (5480 <spi_read_reg+0x180>)
    53be:	0018      	movs	r0, r3
    53c0:	4b30      	ldr	r3, [pc, #192]	; (5484 <spi_read_reg+0x184>)
    53c2:	4798      	blx	r3
    53c4:	687a      	ldr	r2, [r7, #4]
    53c6:	4b34      	ldr	r3, [pc, #208]	; (5498 <spi_read_reg+0x198>)
    53c8:	0011      	movs	r1, r2
    53ca:	0018      	movs	r0, r3
    53cc:	4b2d      	ldr	r3, [pc, #180]	; (5484 <spi_read_reg+0x184>)
    53ce:	4798      	blx	r3
    53d0:	200d      	movs	r0, #13
    53d2:	4b2e      	ldr	r3, [pc, #184]	; (548c <spi_read_reg+0x18c>)
    53d4:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    53d6:	2300      	movs	r3, #0
    53d8:	9300      	str	r3, [sp, #0]
    53da:	2300      	movs	r3, #0
    53dc:	2200      	movs	r2, #0
    53de:	2100      	movs	r1, #0
    53e0:	20cf      	movs	r0, #207	; 0xcf
    53e2:	4c24      	ldr	r4, [pc, #144]	; (5474 <spi_read_reg+0x174>)
    53e4:	47a0      	blx	r4
		return N_FAIL;
    53e6:	2300      	movs	r3, #0
    53e8:	e03f      	b.n	546a <spi_read_reg+0x16a>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    53ea:	230d      	movs	r3, #13
    53ec:	18fc      	adds	r4, r7, r3
    53ee:	230e      	movs	r3, #14
    53f0:	18fb      	adds	r3, r7, r3
    53f2:	781a      	ldrb	r2, [r3, #0]
    53f4:	2308      	movs	r3, #8
    53f6:	18fb      	adds	r3, r7, r3
    53f8:	2104      	movs	r1, #4
    53fa:	0018      	movs	r0, r3
    53fc:	4b27      	ldr	r3, [pc, #156]	; (549c <spi_read_reg+0x19c>)
    53fe:	4798      	blx	r3
    5400:	0003      	movs	r3, r0
    5402:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    5404:	230d      	movs	r3, #13
    5406:	18fb      	adds	r3, r7, r3
    5408:	781b      	ldrb	r3, [r3, #0]
    540a:	b25b      	sxtb	r3, r3
    540c:	2b01      	cmp	r3, #1
    540e:	d016      	beq.n	543e <spi_read_reg+0x13e>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    5410:	4a23      	ldr	r2, [pc, #140]	; (54a0 <spi_read_reg+0x1a0>)
    5412:	491a      	ldr	r1, [pc, #104]	; (547c <spi_read_reg+0x17c>)
    5414:	4b1a      	ldr	r3, [pc, #104]	; (5480 <spi_read_reg+0x180>)
    5416:	0018      	movs	r0, r3
    5418:	4b1a      	ldr	r3, [pc, #104]	; (5484 <spi_read_reg+0x184>)
    541a:	4798      	blx	r3
    541c:	4b21      	ldr	r3, [pc, #132]	; (54a4 <spi_read_reg+0x1a4>)
    541e:	0018      	movs	r0, r3
    5420:	4b21      	ldr	r3, [pc, #132]	; (54a8 <spi_read_reg+0x1a8>)
    5422:	4798      	blx	r3
    5424:	200d      	movs	r0, #13
    5426:	4b19      	ldr	r3, [pc, #100]	; (548c <spi_read_reg+0x18c>)
    5428:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    542a:	2300      	movs	r3, #0
    542c:	9300      	str	r3, [sp, #0]
    542e:	2300      	movs	r3, #0
    5430:	2200      	movs	r2, #0
    5432:	2100      	movs	r1, #0
    5434:	20cf      	movs	r0, #207	; 0xcf
    5436:	4c0f      	ldr	r4, [pc, #60]	; (5474 <spi_read_reg+0x174>)
    5438:	47a0      	blx	r4
		return N_FAIL;
    543a:	2300      	movs	r3, #0
    543c:	e015      	b.n	546a <spi_read_reg+0x16a>
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    543e:	2308      	movs	r3, #8
    5440:	18fb      	adds	r3, r7, r3
    5442:	781b      	ldrb	r3, [r3, #0]
    5444:	001a      	movs	r2, r3
		((uint32)tmp[1] << 8) |
    5446:	2308      	movs	r3, #8
    5448:	18fb      	adds	r3, r7, r3
    544a:	785b      	ldrb	r3, [r3, #1]
    544c:	021b      	lsls	r3, r3, #8
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    544e:	431a      	orrs	r2, r3
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
    5450:	2308      	movs	r3, #8
    5452:	18fb      	adds	r3, r7, r3
    5454:	789b      	ldrb	r3, [r3, #2]
    5456:	041b      	lsls	r3, r3, #16
	}

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
    5458:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);
    545a:	2308      	movs	r3, #8
    545c:	18fb      	adds	r3, r7, r3
    545e:	78db      	ldrb	r3, [r3, #3]
    5460:	061b      	lsls	r3, r3, #24

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
    5462:	431a      	orrs	r2, r3
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    5464:	683b      	ldr	r3, [r7, #0]
    5466:	601a      	str	r2, [r3, #0]
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
    5468:	2301      	movs	r3, #1
}
    546a:	0018      	movs	r0, r3
    546c:	46bd      	mov	sp, r7
    546e:	b004      	add	sp, #16
    5470:	bdb0      	pop	{r4, r5, r7, pc}
    5472:	46c0      	nop			; (mov r8, r8)
    5474:	00004849 	.word	0x00004849
    5478:	00000245 	.word	0x00000245
    547c:	00011ae4 	.word	0x00011ae4
    5480:	0001159c 	.word	0x0001159c
    5484:	0000f9e1 	.word	0x0000f9e1
    5488:	00011870 	.word	0x00011870
    548c:	0000fa15 	.word	0x0000fa15
    5490:	00004b8d 	.word	0x00004b8d
    5494:	0000024b 	.word	0x0000024b
    5498:	0001189c 	.word	0x0001189c
    549c:	00004cc9 	.word	0x00004cc9
    54a0:	00000253 	.word	0x00000253
    54a4:	000118d0 	.word	0x000118d0
    54a8:	0000fb01 	.word	0x0000fb01

000054ac <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
    54ac:	b5b0      	push	{r4, r5, r7, lr}
    54ae:	b088      	sub	sp, #32
    54b0:	af02      	add	r7, sp, #8
    54b2:	60f8      	str	r0, [r7, #12]
    54b4:	60b9      	str	r1, [r7, #8]
    54b6:	1dbb      	adds	r3, r7, #6
    54b8:	801a      	strh	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_READ;
    54ba:	2317      	movs	r3, #23
    54bc:	18fb      	adds	r3, r7, r3
    54be:	22c8      	movs	r2, #200	; 0xc8
    54c0:	701a      	strb	r2, [r3, #0]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
    54c2:	1dbb      	adds	r3, r7, #6
    54c4:	881a      	ldrh	r2, [r3, #0]
    54c6:	2316      	movs	r3, #22
    54c8:	18fc      	adds	r4, r7, r3
    54ca:	68f9      	ldr	r1, [r7, #12]
    54cc:	2317      	movs	r3, #23
    54ce:	18fb      	adds	r3, r7, r3
    54d0:	7818      	ldrb	r0, [r3, #0]
    54d2:	2300      	movs	r3, #0
    54d4:	9300      	str	r3, [sp, #0]
    54d6:	0013      	movs	r3, r2
    54d8:	2200      	movs	r2, #0
    54da:	4d39      	ldr	r5, [pc, #228]	; (55c0 <nm_spi_read+0x114>)
    54dc:	47a8      	blx	r5
    54de:	0003      	movs	r3, r0
    54e0:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    54e2:	2316      	movs	r3, #22
    54e4:	18fb      	adds	r3, r7, r3
    54e6:	781b      	ldrb	r3, [r3, #0]
    54e8:	b25b      	sxtb	r3, r3
    54ea:	2b01      	cmp	r3, #1
    54ec:	d011      	beq.n	5512 <nm_spi_read+0x66>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    54ee:	239d      	movs	r3, #157	; 0x9d
    54f0:	009a      	lsls	r2, r3, #2
    54f2:	4934      	ldr	r1, [pc, #208]	; (55c4 <nm_spi_read+0x118>)
    54f4:	4b34      	ldr	r3, [pc, #208]	; (55c8 <nm_spi_read+0x11c>)
    54f6:	0018      	movs	r0, r3
    54f8:	4b34      	ldr	r3, [pc, #208]	; (55cc <nm_spi_read+0x120>)
    54fa:	4798      	blx	r3
    54fc:	68fa      	ldr	r2, [r7, #12]
    54fe:	4b34      	ldr	r3, [pc, #208]	; (55d0 <nm_spi_read+0x124>)
    5500:	0011      	movs	r1, r2
    5502:	0018      	movs	r0, r3
    5504:	4b31      	ldr	r3, [pc, #196]	; (55cc <nm_spi_read+0x120>)
    5506:	4798      	blx	r3
    5508:	200d      	movs	r0, #13
    550a:	4b32      	ldr	r3, [pc, #200]	; (55d4 <nm_spi_read+0x128>)
    550c:	4798      	blx	r3
		return N_FAIL;
    550e:	2300      	movs	r3, #0
    5510:	e052      	b.n	55b8 <nm_spi_read+0x10c>
	}

	result = spi_cmd_rsp(cmd);
    5512:	2316      	movs	r3, #22
    5514:	18fc      	adds	r4, r7, r3
    5516:	2317      	movs	r3, #23
    5518:	18fb      	adds	r3, r7, r3
    551a:	781b      	ldrb	r3, [r3, #0]
    551c:	0018      	movs	r0, r3
    551e:	4b2e      	ldr	r3, [pc, #184]	; (55d8 <nm_spi_read+0x12c>)
    5520:	4798      	blx	r3
    5522:	0003      	movs	r3, r0
    5524:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    5526:	2316      	movs	r3, #22
    5528:	18fb      	adds	r3, r7, r3
    552a:	781b      	ldrb	r3, [r3, #0]
    552c:	b25b      	sxtb	r3, r3
    552e:	2b01      	cmp	r3, #1
    5530:	d018      	beq.n	5564 <nm_spi_read+0xb8>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    5532:	4a2a      	ldr	r2, [pc, #168]	; (55dc <nm_spi_read+0x130>)
    5534:	4923      	ldr	r1, [pc, #140]	; (55c4 <nm_spi_read+0x118>)
    5536:	4b24      	ldr	r3, [pc, #144]	; (55c8 <nm_spi_read+0x11c>)
    5538:	0018      	movs	r0, r3
    553a:	4b24      	ldr	r3, [pc, #144]	; (55cc <nm_spi_read+0x120>)
    553c:	4798      	blx	r3
    553e:	68fa      	ldr	r2, [r7, #12]
    5540:	4b27      	ldr	r3, [pc, #156]	; (55e0 <nm_spi_read+0x134>)
    5542:	0011      	movs	r1, r2
    5544:	0018      	movs	r0, r3
    5546:	4b21      	ldr	r3, [pc, #132]	; (55cc <nm_spi_read+0x120>)
    5548:	4798      	blx	r3
    554a:	200d      	movs	r0, #13
    554c:	4b21      	ldr	r3, [pc, #132]	; (55d4 <nm_spi_read+0x128>)
    554e:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    5550:	2300      	movs	r3, #0
    5552:	9300      	str	r3, [sp, #0]
    5554:	2300      	movs	r3, #0
    5556:	2200      	movs	r2, #0
    5558:	2100      	movs	r1, #0
    555a:	20cf      	movs	r0, #207	; 0xcf
    555c:	4c18      	ldr	r4, [pc, #96]	; (55c0 <nm_spi_read+0x114>)
    555e:	47a0      	blx	r4
		return N_FAIL;
    5560:	2300      	movs	r3, #0
    5562:	e029      	b.n	55b8 <nm_spi_read+0x10c>
	}

	/**
		Data
	**/
	result = spi_data_read(buf, size,0);
    5564:	2316      	movs	r3, #22
    5566:	18fc      	adds	r4, r7, r3
    5568:	1dbb      	adds	r3, r7, #6
    556a:	8819      	ldrh	r1, [r3, #0]
    556c:	68bb      	ldr	r3, [r7, #8]
    556e:	2200      	movs	r2, #0
    5570:	0018      	movs	r0, r3
    5572:	4b1c      	ldr	r3, [pc, #112]	; (55e4 <nm_spi_read+0x138>)
    5574:	4798      	blx	r3
    5576:	0003      	movs	r3, r0
    5578:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    557a:	2316      	movs	r3, #22
    557c:	18fb      	adds	r3, r7, r3
    557e:	781b      	ldrb	r3, [r3, #0]
    5580:	b25b      	sxtb	r3, r3
    5582:	2b01      	cmp	r3, #1
    5584:	d017      	beq.n	55b6 <nm_spi_read+0x10a>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    5586:	23a1      	movs	r3, #161	; 0xa1
    5588:	009a      	lsls	r2, r3, #2
    558a:	490e      	ldr	r1, [pc, #56]	; (55c4 <nm_spi_read+0x118>)
    558c:	4b0e      	ldr	r3, [pc, #56]	; (55c8 <nm_spi_read+0x11c>)
    558e:	0018      	movs	r0, r3
    5590:	4b0e      	ldr	r3, [pc, #56]	; (55cc <nm_spi_read+0x120>)
    5592:	4798      	blx	r3
    5594:	4b14      	ldr	r3, [pc, #80]	; (55e8 <nm_spi_read+0x13c>)
    5596:	0018      	movs	r0, r3
    5598:	4b14      	ldr	r3, [pc, #80]	; (55ec <nm_spi_read+0x140>)
    559a:	4798      	blx	r3
    559c:	200d      	movs	r0, #13
    559e:	4b0d      	ldr	r3, [pc, #52]	; (55d4 <nm_spi_read+0x128>)
    55a0:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    55a2:	2300      	movs	r3, #0
    55a4:	9300      	str	r3, [sp, #0]
    55a6:	2300      	movs	r3, #0
    55a8:	2200      	movs	r2, #0
    55aa:	2100      	movs	r1, #0
    55ac:	20cf      	movs	r0, #207	; 0xcf
    55ae:	4c04      	ldr	r4, [pc, #16]	; (55c0 <nm_spi_read+0x114>)
    55b0:	47a0      	blx	r4
		return N_FAIL;
    55b2:	2300      	movs	r3, #0
    55b4:	e000      	b.n	55b8 <nm_spi_read+0x10c>
			M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", addr);
			return N_FAIL;
		}
#endif

	return N_OK;
    55b6:	2301      	movs	r3, #1
}
    55b8:	0018      	movs	r0, r3
    55ba:	46bd      	mov	sp, r7
    55bc:	b006      	add	sp, #24
    55be:	bdb0      	pop	{r4, r5, r7, pc}
    55c0:	00004849 	.word	0x00004849
    55c4:	00011af4 	.word	0x00011af4
    55c8:	0001159c 	.word	0x0001159c
    55cc:	0000f9e1 	.word	0x0000f9e1
    55d0:	000118f0 	.word	0x000118f0
    55d4:	0000fa15 	.word	0x0000fa15
    55d8:	00004b8d 	.word	0x00004b8d
    55dc:	0000027a 	.word	0x0000027a
    55e0:	00011920 	.word	0x00011920
    55e4:	00004cc9 	.word	0x00004cc9
    55e8:	00011958 	.word	0x00011958
    55ec:	0000fb01 	.word	0x0000fb01

000055f0 <spi_init_pkt_sz>:
	Bus interfaces

********************************************/

static void spi_init_pkt_sz(void)
{
    55f0:	b580      	push	{r7, lr}
    55f2:	b082      	sub	sp, #8
    55f4:	af00      	add	r7, sp, #0
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    55f6:	4b0c      	ldr	r3, [pc, #48]	; (5628 <spi_init_pkt_sz+0x38>)
    55f8:	0018      	movs	r0, r3
    55fa:	4b0c      	ldr	r3, [pc, #48]	; (562c <spi_init_pkt_sz+0x3c>)
    55fc:	4798      	blx	r3
    55fe:	0003      	movs	r3, r0
    5600:	607b      	str	r3, [r7, #4]
	val32 &= ~(0x7 << 4);
    5602:	687b      	ldr	r3, [r7, #4]
    5604:	2270      	movs	r2, #112	; 0x70
    5606:	4393      	bics	r3, r2
    5608:	607b      	str	r3, [r7, #4]
	case 256:  val32 |= (0 << 4); break;
	case 512:  val32 |= (1 << 4); break;
	case 1024: val32 |= (2 << 4); break;
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;
    560a:	687b      	ldr	r3, [r7, #4]
    560c:	2250      	movs	r2, #80	; 0x50
    560e:	4313      	orrs	r3, r2
    5610:	607b      	str	r3, [r7, #4]
    5612:	46c0      	nop			; (mov r8, r8)

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    5614:	687b      	ldr	r3, [r7, #4]
    5616:	4a04      	ldr	r2, [pc, #16]	; (5628 <spi_init_pkt_sz+0x38>)
    5618:	0019      	movs	r1, r3
    561a:	0010      	movs	r0, r2
    561c:	4b04      	ldr	r3, [pc, #16]	; (5630 <spi_init_pkt_sz+0x40>)
    561e:	4798      	blx	r3
}
    5620:	46c0      	nop			; (mov r8, r8)
    5622:	46bd      	mov	sp, r7
    5624:	b002      	add	sp, #8
    5626:	bd80      	pop	{r7, pc}
    5628:	0000e824 	.word	0x0000e824
    562c:	00005795 	.word	0x00005795
    5630:	00005809 	.word	0x00005809

00005634 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
    5634:	b580      	push	{r7, lr}
    5636:	b082      	sub	sp, #8
    5638:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg =0;
    563a:	2300      	movs	r3, #0
    563c:	603b      	str	r3, [r7, #0]

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
    563e:	4b3f      	ldr	r3, [pc, #252]	; (573c <nm_spi_init+0x108>)
    5640:	2200      	movs	r2, #0
    5642:	701a      	strb	r2, [r3, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    5644:	003b      	movs	r3, r7
    5646:	4a3e      	ldr	r2, [pc, #248]	; (5740 <nm_spi_init+0x10c>)
    5648:	0019      	movs	r1, r3
    564a:	0010      	movs	r0, r2
    564c:	4b3d      	ldr	r3, [pc, #244]	; (5744 <nm_spi_init+0x110>)
    564e:	4798      	blx	r3
    5650:	1e03      	subs	r3, r0, #0
    5652:	d127      	bne.n	56a4 <nm_spi_init+0x70>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
    5654:	4b39      	ldr	r3, [pc, #228]	; (573c <nm_spi_init+0x108>)
    5656:	2201      	movs	r2, #1
    5658:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    565a:	4a3b      	ldr	r2, [pc, #236]	; (5748 <nm_spi_init+0x114>)
    565c:	493b      	ldr	r1, [pc, #236]	; (574c <nm_spi_init+0x118>)
    565e:	4b3c      	ldr	r3, [pc, #240]	; (5750 <nm_spi_init+0x11c>)
    5660:	0018      	movs	r0, r3
    5662:	4b3c      	ldr	r3, [pc, #240]	; (5754 <nm_spi_init+0x120>)
    5664:	4798      	blx	r3
    5666:	4b3c      	ldr	r3, [pc, #240]	; (5758 <nm_spi_init+0x124>)
    5668:	0018      	movs	r0, r3
    566a:	4b3c      	ldr	r3, [pc, #240]	; (575c <nm_spi_init+0x128>)
    566c:	4798      	blx	r3
    566e:	200d      	movs	r0, #13
    5670:	4b3b      	ldr	r3, [pc, #236]	; (5760 <nm_spi_init+0x12c>)
    5672:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    5674:	003b      	movs	r3, r7
    5676:	4a32      	ldr	r2, [pc, #200]	; (5740 <nm_spi_init+0x10c>)
    5678:	0019      	movs	r1, r3
    567a:	0010      	movs	r0, r2
    567c:	4b31      	ldr	r3, [pc, #196]	; (5744 <nm_spi_init+0x110>)
    567e:	4798      	blx	r3
    5680:	1e03      	subs	r3, r0, #0
    5682:	d10f      	bne.n	56a4 <nm_spi_init+0x70>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    5684:	23b2      	movs	r3, #178	; 0xb2
    5686:	009a      	lsls	r2, r3, #2
    5688:	4930      	ldr	r1, [pc, #192]	; (574c <nm_spi_init+0x118>)
    568a:	4b31      	ldr	r3, [pc, #196]	; (5750 <nm_spi_init+0x11c>)
    568c:	0018      	movs	r0, r3
    568e:	4b31      	ldr	r3, [pc, #196]	; (5754 <nm_spi_init+0x120>)
    5690:	4798      	blx	r3
    5692:	4b34      	ldr	r3, [pc, #208]	; (5764 <nm_spi_init+0x130>)
    5694:	0018      	movs	r0, r3
    5696:	4b31      	ldr	r3, [pc, #196]	; (575c <nm_spi_init+0x128>)
    5698:	4798      	blx	r3
    569a:	200d      	movs	r0, #13
    569c:	4b30      	ldr	r3, [pc, #192]	; (5760 <nm_spi_init+0x12c>)
    569e:	4798      	blx	r3
			return 0;
    56a0:	2300      	movs	r3, #0
    56a2:	e046      	b.n	5732 <nm_spi_init+0xfe>
		}
	}
	if(gu8Crc_off == 0)
    56a4:	4b25      	ldr	r3, [pc, #148]	; (573c <nm_spi_init+0x108>)
    56a6:	781b      	ldrb	r3, [r3, #0]
    56a8:	2b00      	cmp	r3, #0
    56aa:	d125      	bne.n	56f8 <nm_spi_init+0xc4>
	{
		reg &= ~0xc;	/* disable crc checking */
    56ac:	683b      	ldr	r3, [r7, #0]
    56ae:	220c      	movs	r2, #12
    56b0:	4393      	bics	r3, r2
    56b2:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
    56b4:	683b      	ldr	r3, [r7, #0]
    56b6:	2270      	movs	r2, #112	; 0x70
    56b8:	4393      	bics	r3, r2
    56ba:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
    56bc:	683b      	ldr	r3, [r7, #0]
    56be:	2250      	movs	r2, #80	; 0x50
    56c0:	4313      	orrs	r3, r2
    56c2:	603b      	str	r3, [r7, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    56c4:	683b      	ldr	r3, [r7, #0]
    56c6:	4a1e      	ldr	r2, [pc, #120]	; (5740 <nm_spi_init+0x10c>)
    56c8:	0019      	movs	r1, r3
    56ca:	0010      	movs	r0, r2
    56cc:	4b26      	ldr	r3, [pc, #152]	; (5768 <nm_spi_init+0x134>)
    56ce:	4798      	blx	r3
    56d0:	1e03      	subs	r3, r0, #0
    56d2:	d10e      	bne.n	56f2 <nm_spi_init+0xbe>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    56d4:	4a25      	ldr	r2, [pc, #148]	; (576c <nm_spi_init+0x138>)
    56d6:	491d      	ldr	r1, [pc, #116]	; (574c <nm_spi_init+0x118>)
    56d8:	4b1d      	ldr	r3, [pc, #116]	; (5750 <nm_spi_init+0x11c>)
    56da:	0018      	movs	r0, r3
    56dc:	4b1d      	ldr	r3, [pc, #116]	; (5754 <nm_spi_init+0x120>)
    56de:	4798      	blx	r3
    56e0:	4b23      	ldr	r3, [pc, #140]	; (5770 <nm_spi_init+0x13c>)
    56e2:	0018      	movs	r0, r3
    56e4:	4b1d      	ldr	r3, [pc, #116]	; (575c <nm_spi_init+0x128>)
    56e6:	4798      	blx	r3
    56e8:	200d      	movs	r0, #13
    56ea:	4b1d      	ldr	r3, [pc, #116]	; (5760 <nm_spi_init+0x12c>)
    56ec:	4798      	blx	r3
			return 0;
    56ee:	2300      	movs	r3, #0
    56f0:	e01f      	b.n	5732 <nm_spi_init+0xfe>
		}
		gu8Crc_off = 1;
    56f2:	4b12      	ldr	r3, [pc, #72]	; (573c <nm_spi_init+0x108>)
    56f4:	2201      	movs	r2, #1
    56f6:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
    56f8:	1d3a      	adds	r2, r7, #4
    56fa:	2380      	movs	r3, #128	; 0x80
    56fc:	015b      	lsls	r3, r3, #5
    56fe:	0011      	movs	r1, r2
    5700:	0018      	movs	r0, r3
    5702:	4b10      	ldr	r3, [pc, #64]	; (5744 <nm_spi_init+0x110>)
    5704:	4798      	blx	r3
    5706:	1e03      	subs	r3, r0, #0
    5708:	d110      	bne.n	572c <nm_spi_init+0xf8>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    570a:	23b7      	movs	r3, #183	; 0xb7
    570c:	009a      	lsls	r2, r3, #2
    570e:	490f      	ldr	r1, [pc, #60]	; (574c <nm_spi_init+0x118>)
    5710:	4b0f      	ldr	r3, [pc, #60]	; (5750 <nm_spi_init+0x11c>)
    5712:	0018      	movs	r0, r3
    5714:	4b0f      	ldr	r3, [pc, #60]	; (5754 <nm_spi_init+0x120>)
    5716:	4798      	blx	r3
    5718:	4b16      	ldr	r3, [pc, #88]	; (5774 <nm_spi_init+0x140>)
    571a:	0018      	movs	r0, r3
    571c:	4b0f      	ldr	r3, [pc, #60]	; (575c <nm_spi_init+0x128>)
    571e:	4798      	blx	r3
    5720:	200d      	movs	r0, #13
    5722:	4b0f      	ldr	r3, [pc, #60]	; (5760 <nm_spi_init+0x12c>)
    5724:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    5726:	2306      	movs	r3, #6
    5728:	425b      	negs	r3, r3
    572a:	e002      	b.n	5732 <nm_spi_init+0xfe>
	}

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();
    572c:	4b12      	ldr	r3, [pc, #72]	; (5778 <nm_spi_init+0x144>)
    572e:	4798      	blx	r3


	return M2M_SUCCESS;
    5730:	2300      	movs	r3, #0
}
    5732:	0018      	movs	r0, r3
    5734:	46bd      	mov	sp, r7
    5736:	b002      	add	sp, #8
    5738:	bd80      	pop	{r7, pc}
    573a:	46c0      	nop			; (mov r8, r8)
    573c:	200000f8 	.word	0x200000f8
    5740:	0000e824 	.word	0x0000e824
    5744:	00005301 	.word	0x00005301
    5748:	000002c5 	.word	0x000002c5
    574c:	00011b00 	.word	0x00011b00
    5750:	0001159c 	.word	0x0001159c
    5754:	0000f9e1 	.word	0x0000f9e1
    5758:	00011980 	.word	0x00011980
    575c:	0000fb01 	.word	0x0000fb01
    5760:	0000fa15 	.word	0x0000fa15
    5764:	000119d0 	.word	0x000119d0
    5768:	000050a1 	.word	0x000050a1
    576c:	000002d2 	.word	0x000002d2
    5770:	000119fc 	.word	0x000119fc
    5774:	00011a30 	.word	0x00011a30
    5778:	000055f1 	.word	0x000055f1

0000577c <nm_spi_deinit>:
*	@author	Samer Sarhan
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
    577c:	b580      	push	{r7, lr}
    577e:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
    5780:	4b03      	ldr	r3, [pc, #12]	; (5790 <nm_spi_deinit+0x14>)
    5782:	2200      	movs	r2, #0
    5784:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
    5786:	2300      	movs	r3, #0
}
    5788:	0018      	movs	r0, r3
    578a:	46bd      	mov	sp, r7
    578c:	bd80      	pop	{r7, pc}
    578e:	46c0      	nop			; (mov r8, r8)
    5790:	200000f8 	.word	0x200000f8

00005794 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    5794:	b580      	push	{r7, lr}
    5796:	b084      	sub	sp, #16
    5798:	af00      	add	r7, sp, #0
    579a:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    579c:	230c      	movs	r3, #12
    579e:	18fa      	adds	r2, r7, r3
    57a0:	687b      	ldr	r3, [r7, #4]
    57a2:	0011      	movs	r1, r2
    57a4:	0018      	movs	r0, r3
    57a6:	4b03      	ldr	r3, [pc, #12]	; (57b4 <nm_spi_read_reg+0x20>)
    57a8:	4798      	blx	r3

	return u32Val;
    57aa:	68fb      	ldr	r3, [r7, #12]
}
    57ac:	0018      	movs	r0, r3
    57ae:	46bd      	mov	sp, r7
    57b0:	b004      	add	sp, #16
    57b2:	bd80      	pop	{r7, pc}
    57b4:	00005301 	.word	0x00005301

000057b8 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    57b8:	b590      	push	{r4, r7, lr}
    57ba:	b085      	sub	sp, #20
    57bc:	af00      	add	r7, sp, #0
    57be:	6078      	str	r0, [r7, #4]
    57c0:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    57c2:	230f      	movs	r3, #15
    57c4:	18fc      	adds	r4, r7, r3
    57c6:	683a      	ldr	r2, [r7, #0]
    57c8:	687b      	ldr	r3, [r7, #4]
    57ca:	0011      	movs	r1, r2
    57cc:	0018      	movs	r0, r3
    57ce:	4b0d      	ldr	r3, [pc, #52]	; (5804 <nm_spi_read_reg_with_ret+0x4c>)
    57d0:	4798      	blx	r3
    57d2:	0003      	movs	r3, r0
    57d4:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    57d6:	230f      	movs	r3, #15
    57d8:	18fb      	adds	r3, r7, r3
    57da:	781b      	ldrb	r3, [r3, #0]
    57dc:	b25b      	sxtb	r3, r3
    57de:	2b01      	cmp	r3, #1
    57e0:	d104      	bne.n	57ec <nm_spi_read_reg_with_ret+0x34>
    57e2:	230f      	movs	r3, #15
    57e4:	18fb      	adds	r3, r7, r3
    57e6:	2200      	movs	r2, #0
    57e8:	701a      	strb	r2, [r3, #0]
    57ea:	e003      	b.n	57f4 <nm_spi_read_reg_with_ret+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    57ec:	230f      	movs	r3, #15
    57ee:	18fb      	adds	r3, r7, r3
    57f0:	22fa      	movs	r2, #250	; 0xfa
    57f2:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    57f4:	230f      	movs	r3, #15
    57f6:	18fb      	adds	r3, r7, r3
    57f8:	781b      	ldrb	r3, [r3, #0]
    57fa:	b25b      	sxtb	r3, r3
}
    57fc:	0018      	movs	r0, r3
    57fe:	46bd      	mov	sp, r7
    5800:	b005      	add	sp, #20
    5802:	bd90      	pop	{r4, r7, pc}
    5804:	00005301 	.word	0x00005301

00005808 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    5808:	b590      	push	{r4, r7, lr}
    580a:	b085      	sub	sp, #20
    580c:	af00      	add	r7, sp, #0
    580e:	6078      	str	r0, [r7, #4]
    5810:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    5812:	230f      	movs	r3, #15
    5814:	18fc      	adds	r4, r7, r3
    5816:	683a      	ldr	r2, [r7, #0]
    5818:	687b      	ldr	r3, [r7, #4]
    581a:	0011      	movs	r1, r2
    581c:	0018      	movs	r0, r3
    581e:	4b0d      	ldr	r3, [pc, #52]	; (5854 <nm_spi_write_reg+0x4c>)
    5820:	4798      	blx	r3
    5822:	0003      	movs	r3, r0
    5824:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    5826:	230f      	movs	r3, #15
    5828:	18fb      	adds	r3, r7, r3
    582a:	781b      	ldrb	r3, [r3, #0]
    582c:	b25b      	sxtb	r3, r3
    582e:	2b01      	cmp	r3, #1
    5830:	d104      	bne.n	583c <nm_spi_write_reg+0x34>
    5832:	230f      	movs	r3, #15
    5834:	18fb      	adds	r3, r7, r3
    5836:	2200      	movs	r2, #0
    5838:	701a      	strb	r2, [r3, #0]
    583a:	e003      	b.n	5844 <nm_spi_write_reg+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    583c:	230f      	movs	r3, #15
    583e:	18fb      	adds	r3, r7, r3
    5840:	22fa      	movs	r2, #250	; 0xfa
    5842:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    5844:	230f      	movs	r3, #15
    5846:	18fb      	adds	r3, r7, r3
    5848:	781b      	ldrb	r3, [r3, #0]
    584a:	b25b      	sxtb	r3, r3
}
    584c:	0018      	movs	r0, r3
    584e:	46bd      	mov	sp, r7
    5850:	b005      	add	sp, #20
    5852:	bd90      	pop	{r4, r7, pc}
    5854:	000050a1 	.word	0x000050a1

00005858 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    5858:	b590      	push	{r4, r7, lr}
    585a:	b087      	sub	sp, #28
    585c:	af00      	add	r7, sp, #0
    585e:	60f8      	str	r0, [r7, #12]
    5860:	60b9      	str	r1, [r7, #8]
    5862:	1dbb      	adds	r3, r7, #6
    5864:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
    5866:	2317      	movs	r3, #23
    5868:	18fc      	adds	r4, r7, r3
    586a:	1dbb      	adds	r3, r7, #6
    586c:	881a      	ldrh	r2, [r3, #0]
    586e:	68b9      	ldr	r1, [r7, #8]
    5870:	68fb      	ldr	r3, [r7, #12]
    5872:	0018      	movs	r0, r3
    5874:	4b0d      	ldr	r3, [pc, #52]	; (58ac <nm_spi_read_block+0x54>)
    5876:	4798      	blx	r3
    5878:	0003      	movs	r3, r0
    587a:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    587c:	2317      	movs	r3, #23
    587e:	18fb      	adds	r3, r7, r3
    5880:	781b      	ldrb	r3, [r3, #0]
    5882:	b25b      	sxtb	r3, r3
    5884:	2b01      	cmp	r3, #1
    5886:	d104      	bne.n	5892 <nm_spi_read_block+0x3a>
    5888:	2317      	movs	r3, #23
    588a:	18fb      	adds	r3, r7, r3
    588c:	2200      	movs	r2, #0
    588e:	701a      	strb	r2, [r3, #0]
    5890:	e003      	b.n	589a <nm_spi_read_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    5892:	2317      	movs	r3, #23
    5894:	18fb      	adds	r3, r7, r3
    5896:	22fa      	movs	r2, #250	; 0xfa
    5898:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    589a:	2317      	movs	r3, #23
    589c:	18fb      	adds	r3, r7, r3
    589e:	781b      	ldrb	r3, [r3, #0]
    58a0:	b25b      	sxtb	r3, r3
}
    58a2:	0018      	movs	r0, r3
    58a4:	46bd      	mov	sp, r7
    58a6:	b007      	add	sp, #28
    58a8:	bd90      	pop	{r4, r7, pc}
    58aa:	46c0      	nop			; (mov r8, r8)
    58ac:	000054ad 	.word	0x000054ad

000058b0 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    58b0:	b590      	push	{r4, r7, lr}
    58b2:	b087      	sub	sp, #28
    58b4:	af00      	add	r7, sp, #0
    58b6:	60f8      	str	r0, [r7, #12]
    58b8:	60b9      	str	r1, [r7, #8]
    58ba:	1dbb      	adds	r3, r7, #6
    58bc:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
    58be:	2317      	movs	r3, #23
    58c0:	18fc      	adds	r4, r7, r3
    58c2:	1dbb      	adds	r3, r7, #6
    58c4:	881a      	ldrh	r2, [r3, #0]
    58c6:	68b9      	ldr	r1, [r7, #8]
    58c8:	68fb      	ldr	r3, [r7, #12]
    58ca:	0018      	movs	r0, r3
    58cc:	4b0d      	ldr	r3, [pc, #52]	; (5904 <nm_spi_write_block+0x54>)
    58ce:	4798      	blx	r3
    58d0:	0003      	movs	r3, r0
    58d2:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    58d4:	2317      	movs	r3, #23
    58d6:	18fb      	adds	r3, r7, r3
    58d8:	781b      	ldrb	r3, [r3, #0]
    58da:	b25b      	sxtb	r3, r3
    58dc:	2b01      	cmp	r3, #1
    58de:	d104      	bne.n	58ea <nm_spi_write_block+0x3a>
    58e0:	2317      	movs	r3, #23
    58e2:	18fb      	adds	r3, r7, r3
    58e4:	2200      	movs	r2, #0
    58e6:	701a      	strb	r2, [r3, #0]
    58e8:	e003      	b.n	58f2 <nm_spi_write_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    58ea:	2317      	movs	r3, #23
    58ec:	18fb      	adds	r3, r7, r3
    58ee:	22fa      	movs	r2, #250	; 0xfa
    58f0:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    58f2:	2317      	movs	r3, #23
    58f4:	18fb      	adds	r3, r7, r3
    58f6:	781b      	ldrb	r3, [r3, #0]
    58f8:	b25b      	sxtb	r3, r3
}
    58fa:	0018      	movs	r0, r3
    58fc:	46bd      	mov	sp, r7
    58fe:	b007      	add	sp, #28
    5900:	bd90      	pop	{r4, r7, pc}
    5902:	46c0      	nop			; (mov r8, r8)
    5904:	000051bd 	.word	0x000051bd

00005908 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    5908:	b590      	push	{r4, r7, lr}
    590a:	b089      	sub	sp, #36	; 0x24
    590c:	af00      	add	r7, sp, #0
    590e:	60b9      	str	r1, [r7, #8]
    5910:	0011      	movs	r1, r2
    5912:	607b      	str	r3, [r7, #4]
    5914:	230f      	movs	r3, #15
    5916:	18fb      	adds	r3, r7, r3
    5918:	1c02      	adds	r2, r0, #0
    591a:	701a      	strb	r2, [r3, #0]
    591c:	230e      	movs	r3, #14
    591e:	18fb      	adds	r3, r7, r3
    5920:	1c0a      	adds	r2, r1, #0
    5922:	701a      	strb	r2, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    5924:	2330      	movs	r3, #48	; 0x30
    5926:	18fb      	adds	r3, r7, r3
    5928:	881b      	ldrh	r3, [r3, #0]
    592a:	2b00      	cmp	r3, #0
    592c:	d100      	bne.n	5930 <Socket_ReadSocketData+0x28>
    592e:	e0bf      	b.n	5ab0 <Socket_ReadSocketData+0x1a8>
    5930:	230f      	movs	r3, #15
    5932:	18fb      	adds	r3, r7, r3
    5934:	2200      	movs	r2, #0
    5936:	569a      	ldrsb	r2, [r3, r2]
    5938:	4b5f      	ldr	r3, [pc, #380]	; (5ab8 <Socket_ReadSocketData+0x1b0>)
    593a:	0112      	lsls	r2, r2, #4
    593c:	58d3      	ldr	r3, [r2, r3]
    593e:	2b00      	cmp	r3, #0
    5940:	d100      	bne.n	5944 <Socket_ReadSocketData+0x3c>
    5942:	e0b5      	b.n	5ab0 <Socket_ReadSocketData+0x1a8>
    5944:	230f      	movs	r3, #15
    5946:	18fb      	adds	r3, r7, r3
    5948:	781b      	ldrb	r3, [r3, #0]
    594a:	b25b      	sxtb	r3, r3
    594c:	4a5a      	ldr	r2, [pc, #360]	; (5ab8 <Socket_ReadSocketData+0x1b0>)
    594e:	011b      	lsls	r3, r3, #4
    5950:	18d3      	adds	r3, r2, r3
    5952:	3304      	adds	r3, #4
    5954:	881b      	ldrh	r3, [r3, #0]
    5956:	b29b      	uxth	r3, r3
    5958:	2b00      	cmp	r3, #0
    595a:	d100      	bne.n	595e <Socket_ReadSocketData+0x56>
    595c:	e0a8      	b.n	5ab0 <Socket_ReadSocketData+0x1a8>
    595e:	230f      	movs	r3, #15
    5960:	18fb      	adds	r3, r7, r3
    5962:	781b      	ldrb	r3, [r3, #0]
    5964:	b25b      	sxtb	r3, r3
    5966:	4a54      	ldr	r2, [pc, #336]	; (5ab8 <Socket_ReadSocketData+0x1b0>)
    5968:	011b      	lsls	r3, r3, #4
    596a:	18d3      	adds	r3, r2, r3
    596c:	330a      	adds	r3, #10
    596e:	781b      	ldrb	r3, [r3, #0]
    5970:	b2db      	uxtb	r3, r3
    5972:	2b01      	cmp	r3, #1
    5974:	d000      	beq.n	5978 <Socket_ReadSocketData+0x70>
    5976:	e09b      	b.n	5ab0 <Socket_ReadSocketData+0x1a8>
	{
		uint32	u32Address = u32StartAddress;
    5978:	687b      	ldr	r3, [r7, #4]
    597a:	61fb      	str	r3, [r7, #28]
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    597c:	68bb      	ldr	r3, [r7, #8]
    597e:	2230      	movs	r2, #48	; 0x30
    5980:	18ba      	adds	r2, r7, r2
    5982:	8812      	ldrh	r2, [r2, #0]
    5984:	80da      	strh	r2, [r3, #6]
		do
		{
			u8SetRxDone = 1;
    5986:	2319      	movs	r3, #25
    5988:	18fb      	adds	r3, r7, r3
    598a:	2201      	movs	r2, #1
    598c:	701a      	strb	r2, [r3, #0]
			u16Read = u16ReadCount;
    598e:	231a      	movs	r3, #26
    5990:	18fb      	adds	r3, r7, r3
    5992:	2230      	movs	r2, #48	; 0x30
    5994:	18ba      	adds	r2, r7, r2
    5996:	8812      	ldrh	r2, [r2, #0]
    5998:	801a      	strh	r2, [r3, #0]
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    599a:	230f      	movs	r3, #15
    599c:	18fb      	adds	r3, r7, r3
    599e:	781b      	ldrb	r3, [r3, #0]
    59a0:	b25b      	sxtb	r3, r3
    59a2:	4a45      	ldr	r2, [pc, #276]	; (5ab8 <Socket_ReadSocketData+0x1b0>)
    59a4:	011b      	lsls	r3, r3, #4
    59a6:	18d3      	adds	r3, r2, r3
    59a8:	3304      	adds	r3, #4
    59aa:	881b      	ldrh	r3, [r3, #0]
    59ac:	b29b      	uxth	r3, r3
    59ae:	221a      	movs	r2, #26
    59b0:	18ba      	adds	r2, r7, r2
    59b2:	8812      	ldrh	r2, [r2, #0]
    59b4:	1ad3      	subs	r3, r2, r3
    59b6:	b29a      	uxth	r2, r3
    59b8:	2316      	movs	r3, #22
    59ba:	18fb      	adds	r3, r7, r3
    59bc:	801a      	strh	r2, [r3, #0]
			if(s16Diff > 0)
    59be:	2316      	movs	r3, #22
    59c0:	18fb      	adds	r3, r7, r3
    59c2:	2200      	movs	r2, #0
    59c4:	5e9b      	ldrsh	r3, [r3, r2]
    59c6:	2b00      	cmp	r3, #0
    59c8:	dd0f      	ble.n	59ea <Socket_ReadSocketData+0xe2>
			{
				u8SetRxDone = 0;
    59ca:	2319      	movs	r3, #25
    59cc:	18fb      	adds	r3, r7, r3
    59ce:	2200      	movs	r2, #0
    59d0:	701a      	strb	r2, [r3, #0]
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    59d2:	230f      	movs	r3, #15
    59d4:	18fb      	adds	r3, r7, r3
    59d6:	2200      	movs	r2, #0
    59d8:	569a      	ldrsb	r2, [r3, r2]
    59da:	231a      	movs	r3, #26
    59dc:	18fb      	adds	r3, r7, r3
    59de:	4936      	ldr	r1, [pc, #216]	; (5ab8 <Socket_ReadSocketData+0x1b0>)
    59e0:	0112      	lsls	r2, r2, #4
    59e2:	188a      	adds	r2, r1, r2
    59e4:	3204      	adds	r2, #4
    59e6:	8812      	ldrh	r2, [r2, #0]
    59e8:	801a      	strh	r2, [r3, #0]
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    59ea:	230f      	movs	r3, #15
    59ec:	18fb      	adds	r3, r7, r3
    59ee:	2200      	movs	r2, #0
    59f0:	569a      	ldrsb	r2, [r3, r2]
    59f2:	4b31      	ldr	r3, [pc, #196]	; (5ab8 <Socket_ReadSocketData+0x1b0>)
    59f4:	0112      	lsls	r2, r2, #4
    59f6:	58d1      	ldr	r1, [r2, r3]
    59f8:	2319      	movs	r3, #25
    59fa:	18fb      	adds	r3, r7, r3
    59fc:	781c      	ldrb	r4, [r3, #0]
    59fe:	231a      	movs	r3, #26
    5a00:	18fb      	adds	r3, r7, r3
    5a02:	881a      	ldrh	r2, [r3, #0]
    5a04:	69f8      	ldr	r0, [r7, #28]
    5a06:	0023      	movs	r3, r4
    5a08:	4c2c      	ldr	r4, [pc, #176]	; (5abc <Socket_ReadSocketData+0x1b4>)
    5a0a:	47a0      	blx	r4
    5a0c:	1e03      	subs	r3, r0, #0
    5a0e:	d138      	bne.n	5a82 <Socket_ReadSocketData+0x17a>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    5a10:	230f      	movs	r3, #15
    5a12:	18fb      	adds	r3, r7, r3
    5a14:	2200      	movs	r2, #0
    5a16:	569a      	ldrsb	r2, [r3, r2]
    5a18:	4b27      	ldr	r3, [pc, #156]	; (5ab8 <Socket_ReadSocketData+0x1b0>)
    5a1a:	0112      	lsls	r2, r2, #4
    5a1c:	58d2      	ldr	r2, [r2, r3]
    5a1e:	68bb      	ldr	r3, [r7, #8]
    5a20:	601a      	str	r2, [r3, #0]
				pstrRecv->s16BufferSize		= u16Read;
    5a22:	231a      	movs	r3, #26
    5a24:	18fb      	adds	r3, r7, r3
    5a26:	2200      	movs	r2, #0
    5a28:	5e9a      	ldrsh	r2, [r3, r2]
    5a2a:	68bb      	ldr	r3, [r7, #8]
    5a2c:	809a      	strh	r2, [r3, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    5a2e:	68bb      	ldr	r3, [r7, #8]
    5a30:	88da      	ldrh	r2, [r3, #6]
    5a32:	231a      	movs	r3, #26
    5a34:	18fb      	adds	r3, r7, r3
    5a36:	881b      	ldrh	r3, [r3, #0]
    5a38:	1ad3      	subs	r3, r2, r3
    5a3a:	b29a      	uxth	r2, r3
    5a3c:	68bb      	ldr	r3, [r7, #8]
    5a3e:	80da      	strh	r2, [r3, #6]

				if (gpfAppSocketCb)
    5a40:	4b1f      	ldr	r3, [pc, #124]	; (5ac0 <Socket_ReadSocketData+0x1b8>)
    5a42:	681b      	ldr	r3, [r3, #0]
    5a44:	2b00      	cmp	r3, #0
    5a46:	d00b      	beq.n	5a60 <Socket_ReadSocketData+0x158>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    5a48:	4b1d      	ldr	r3, [pc, #116]	; (5ac0 <Socket_ReadSocketData+0x1b8>)
    5a4a:	681b      	ldr	r3, [r3, #0]
    5a4c:	68bc      	ldr	r4, [r7, #8]
    5a4e:	220e      	movs	r2, #14
    5a50:	18ba      	adds	r2, r7, r2
    5a52:	7811      	ldrb	r1, [r2, #0]
    5a54:	220f      	movs	r2, #15
    5a56:	18ba      	adds	r2, r7, r2
    5a58:	2000      	movs	r0, #0
    5a5a:	5610      	ldrsb	r0, [r2, r0]
    5a5c:	0022      	movs	r2, r4
    5a5e:	4798      	blx	r3

				u16ReadCount -= u16Read;
    5a60:	2330      	movs	r3, #48	; 0x30
    5a62:	18f9      	adds	r1, r7, r3
    5a64:	2330      	movs	r3, #48	; 0x30
    5a66:	18fa      	adds	r2, r7, r3
    5a68:	231a      	movs	r3, #26
    5a6a:	18fb      	adds	r3, r7, r3
    5a6c:	8812      	ldrh	r2, [r2, #0]
    5a6e:	881b      	ldrh	r3, [r3, #0]
    5a70:	1ad3      	subs	r3, r2, r3
    5a72:	800b      	strh	r3, [r1, #0]
				u32Address += u16Read;
    5a74:	231a      	movs	r3, #26
    5a76:	18fb      	adds	r3, r7, r3
    5a78:	881b      	ldrh	r3, [r3, #0]
    5a7a:	69fa      	ldr	r2, [r7, #28]
    5a7c:	18d3      	adds	r3, r2, r3
    5a7e:	61fb      	str	r3, [r7, #28]
    5a80:	e010      	b.n	5aa4 <Socket_ReadSocketData+0x19c>
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    5a82:	4b10      	ldr	r3, [pc, #64]	; (5ac4 <Socket_ReadSocketData+0x1bc>)
    5a84:	0018      	movs	r0, r3
    5a86:	4b10      	ldr	r3, [pc, #64]	; (5ac8 <Socket_ReadSocketData+0x1c0>)
    5a88:	4798      	blx	r3
    5a8a:	2330      	movs	r3, #48	; 0x30
    5a8c:	18fb      	adds	r3, r7, r3
    5a8e:	881a      	ldrh	r2, [r3, #0]
    5a90:	4b0e      	ldr	r3, [pc, #56]	; (5acc <Socket_ReadSocketData+0x1c4>)
    5a92:	0011      	movs	r1, r2
    5a94:	0018      	movs	r0, r3
    5a96:	4b0c      	ldr	r3, [pc, #48]	; (5ac8 <Socket_ReadSocketData+0x1c0>)
    5a98:	4798      	blx	r3
    5a9a:	200d      	movs	r0, #13
    5a9c:	4b0c      	ldr	r3, [pc, #48]	; (5ad0 <Socket_ReadSocketData+0x1c8>)
    5a9e:	4798      	blx	r3
				break;
    5aa0:	46c0      	nop			; (mov r8, r8)
			}
		}while(u16ReadCount != 0);
	}
}
    5aa2:	e005      	b.n	5ab0 <Socket_ReadSocketData+0x1a8>
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
    5aa4:	2330      	movs	r3, #48	; 0x30
    5aa6:	18fb      	adds	r3, r7, r3
    5aa8:	881b      	ldrh	r3, [r3, #0]
    5aaa:	2b00      	cmp	r3, #0
    5aac:	d000      	beq.n	5ab0 <Socket_ReadSocketData+0x1a8>
    5aae:	e76a      	b.n	5986 <Socket_ReadSocketData+0x7e>
	}
}
    5ab0:	46c0      	nop			; (mov r8, r8)
    5ab2:	46bd      	mov	sp, r7
    5ab4:	b009      	add	sp, #36	; 0x24
    5ab6:	bd90      	pop	{r4, r7, pc}
    5ab8:	20004544 	.word	0x20004544
    5abc:	000029bd 	.word	0x000029bd
    5ac0:	200045f4 	.word	0x200045f4
    5ac4:	00011b0c 	.word	0x00011b0c
    5ac8:	0000f9e1 	.word	0x0000f9e1
    5acc:	00011b18 	.word	0x00011b18
    5ad0:	0000fa15 	.word	0x0000fa15

00005ad4 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
    5ad4:	b590      	push	{r4, r7, lr}
    5ad6:	b0bb      	sub	sp, #236	; 0xec
    5ad8:	af02      	add	r7, sp, #8
    5ada:	603a      	str	r2, [r7, #0]
    5adc:	1dfb      	adds	r3, r7, #7
    5ade:	1c02      	adds	r2, r0, #0
    5ae0:	701a      	strb	r2, [r3, #0]
    5ae2:	1d3b      	adds	r3, r7, #4
    5ae4:	1c0a      	adds	r2, r1, #0
    5ae6:	801a      	strh	r2, [r3, #0]
	if(u8OpCode == SOCKET_CMD_BIND)
    5ae8:	1dfb      	adds	r3, r7, #7
    5aea:	781b      	ldrb	r3, [r3, #0]
    5aec:	2b41      	cmp	r3, #65	; 0x41
    5aee:	d120      	bne.n	5b32 <m2m_ip_cb+0x5e>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    5af0:	23cc      	movs	r3, #204	; 0xcc
    5af2:	18f9      	adds	r1, r7, r3
    5af4:	6838      	ldr	r0, [r7, #0]
    5af6:	2300      	movs	r3, #0
    5af8:	2204      	movs	r2, #4
    5afa:	4c8d      	ldr	r4, [pc, #564]	; (5d30 <m2m_ip_cb+0x25c>)
    5afc:	47a0      	blx	r4
    5afe:	1e03      	subs	r3, r0, #0
    5b00:	d000      	beq.n	5b04 <m2m_ip_cb+0x30>
    5b02:	e264      	b.n	5fce <m2m_ip_cb+0x4fa>
		{
			strBind.status = strBindReply.s8Status;
    5b04:	23cc      	movs	r3, #204	; 0xcc
    5b06:	18fb      	adds	r3, r7, r3
    5b08:	2201      	movs	r2, #1
    5b0a:	569a      	ldrsb	r2, [r3, r2]
    5b0c:	23c8      	movs	r3, #200	; 0xc8
    5b0e:	18fb      	adds	r3, r7, r3
    5b10:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    5b12:	4b88      	ldr	r3, [pc, #544]	; (5d34 <m2m_ip_cb+0x260>)
    5b14:	681b      	ldr	r3, [r3, #0]
    5b16:	2b00      	cmp	r3, #0
    5b18:	d100      	bne.n	5b1c <m2m_ip_cb+0x48>
    5b1a:	e258      	b.n	5fce <m2m_ip_cb+0x4fa>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    5b1c:	4b85      	ldr	r3, [pc, #532]	; (5d34 <m2m_ip_cb+0x260>)
    5b1e:	681b      	ldr	r3, [r3, #0]
    5b20:	22cc      	movs	r2, #204	; 0xcc
    5b22:	18ba      	adds	r2, r7, r2
    5b24:	2000      	movs	r0, #0
    5b26:	5610      	ldrsb	r0, [r2, r0]
    5b28:	22c8      	movs	r2, #200	; 0xc8
    5b2a:	18ba      	adds	r2, r7, r2
    5b2c:	2101      	movs	r1, #1
    5b2e:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    5b30:	e24d      	b.n	5fce <m2m_ip_cb+0x4fa>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    5b32:	1dfb      	adds	r3, r7, #7
    5b34:	781b      	ldrb	r3, [r3, #0]
    5b36:	2b42      	cmp	r3, #66	; 0x42
    5b38:	d120      	bne.n	5b7c <m2m_ip_cb+0xa8>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    5b3a:	23c4      	movs	r3, #196	; 0xc4
    5b3c:	18f9      	adds	r1, r7, r3
    5b3e:	6838      	ldr	r0, [r7, #0]
    5b40:	2300      	movs	r3, #0
    5b42:	2204      	movs	r2, #4
    5b44:	4c7a      	ldr	r4, [pc, #488]	; (5d30 <m2m_ip_cb+0x25c>)
    5b46:	47a0      	blx	r4
    5b48:	1e03      	subs	r3, r0, #0
    5b4a:	d000      	beq.n	5b4e <m2m_ip_cb+0x7a>
    5b4c:	e23f      	b.n	5fce <m2m_ip_cb+0x4fa>
		{
			strListen.status = strListenReply.s8Status;
    5b4e:	23c4      	movs	r3, #196	; 0xc4
    5b50:	18fb      	adds	r3, r7, r3
    5b52:	2201      	movs	r2, #1
    5b54:	569a      	ldrsb	r2, [r3, r2]
    5b56:	23c0      	movs	r3, #192	; 0xc0
    5b58:	18fb      	adds	r3, r7, r3
    5b5a:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    5b5c:	4b75      	ldr	r3, [pc, #468]	; (5d34 <m2m_ip_cb+0x260>)
    5b5e:	681b      	ldr	r3, [r3, #0]
    5b60:	2b00      	cmp	r3, #0
    5b62:	d100      	bne.n	5b66 <m2m_ip_cb+0x92>
    5b64:	e233      	b.n	5fce <m2m_ip_cb+0x4fa>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    5b66:	4b73      	ldr	r3, [pc, #460]	; (5d34 <m2m_ip_cb+0x260>)
    5b68:	681b      	ldr	r3, [r3, #0]
    5b6a:	22c4      	movs	r2, #196	; 0xc4
    5b6c:	18ba      	adds	r2, r7, r2
    5b6e:	2000      	movs	r0, #0
    5b70:	5610      	ldrsb	r0, [r2, r0]
    5b72:	22c0      	movs	r2, #192	; 0xc0
    5b74:	18ba      	adds	r2, r7, r2
    5b76:	2102      	movs	r1, #2
    5b78:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    5b7a:	e228      	b.n	5fce <m2m_ip_cb+0x4fa>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    5b7c:	1dfb      	adds	r3, r7, #7
    5b7e:	781b      	ldrb	r3, [r3, #0]
    5b80:	2b43      	cmp	r3, #67	; 0x43
    5b82:	d16b      	bne.n	5c5c <m2m_ip_cb+0x188>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    5b84:	23b4      	movs	r3, #180	; 0xb4
    5b86:	18f9      	adds	r1, r7, r3
    5b88:	6838      	ldr	r0, [r7, #0]
    5b8a:	2300      	movs	r3, #0
    5b8c:	220c      	movs	r2, #12
    5b8e:	4c68      	ldr	r4, [pc, #416]	; (5d30 <m2m_ip_cb+0x25c>)
    5b90:	47a0      	blx	r4
    5b92:	1e03      	subs	r3, r0, #0
    5b94:	d000      	beq.n	5b98 <m2m_ip_cb+0xc4>
    5b96:	e21a      	b.n	5fce <m2m_ip_cb+0x4fa>
		{
			if(strAcceptReply.sConnectedSock >= 0)
    5b98:	23b4      	movs	r3, #180	; 0xb4
    5b9a:	18fb      	adds	r3, r7, r3
    5b9c:	7a5b      	ldrb	r3, [r3, #9]
    5b9e:	b25b      	sxtb	r3, r3
    5ba0:	2b00      	cmp	r3, #0
    5ba2:	db34      	blt.n	5c0e <m2m_ip_cb+0x13a>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
    5ba4:	23b4      	movs	r3, #180	; 0xb4
    5ba6:	18fb      	adds	r3, r7, r3
    5ba8:	7a5b      	ldrb	r3, [r3, #9]
    5baa:	b25b      	sxtb	r3, r3
    5bac:	4a62      	ldr	r2, [pc, #392]	; (5d38 <m2m_ip_cb+0x264>)
    5bae:	011b      	lsls	r3, r3, #4
    5bb0:	18d3      	adds	r3, r2, r3
    5bb2:	330b      	adds	r3, #11
    5bb4:	2200      	movs	r2, #0
    5bb6:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
    5bb8:	23b4      	movs	r3, #180	; 0xb4
    5bba:	18fb      	adds	r3, r7, r3
    5bbc:	7a5b      	ldrb	r3, [r3, #9]
    5bbe:	b25b      	sxtb	r3, r3
    5bc0:	4a5d      	ldr	r2, [pc, #372]	; (5d38 <m2m_ip_cb+0x264>)
    5bc2:	011b      	lsls	r3, r3, #4
    5bc4:	18d3      	adds	r3, r2, r3
    5bc6:	330a      	adds	r3, #10
    5bc8:	2201      	movs	r2, #1
    5bca:	701a      	strb	r2, [r3, #0]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    5bcc:	4b5b      	ldr	r3, [pc, #364]	; (5d3c <m2m_ip_cb+0x268>)
    5bce:	881b      	ldrh	r3, [r3, #0]
    5bd0:	b29b      	uxth	r3, r3
    5bd2:	3301      	adds	r3, #1
    5bd4:	b29a      	uxth	r2, r3
    5bd6:	4b59      	ldr	r3, [pc, #356]	; (5d3c <m2m_ip_cb+0x268>)
    5bd8:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
    5bda:	4b58      	ldr	r3, [pc, #352]	; (5d3c <m2m_ip_cb+0x268>)
    5bdc:	881b      	ldrh	r3, [r3, #0]
    5bde:	b29b      	uxth	r3, r3
    5be0:	2b00      	cmp	r3, #0
    5be2:	d106      	bne.n	5bf2 <m2m_ip_cb+0x11e>
					++gu16SessionID;
    5be4:	4b55      	ldr	r3, [pc, #340]	; (5d3c <m2m_ip_cb+0x268>)
    5be6:	881b      	ldrh	r3, [r3, #0]
    5be8:	b29b      	uxth	r3, r3
    5bea:	3301      	adds	r3, #1
    5bec:	b29a      	uxth	r2, r3
    5bee:	4b53      	ldr	r3, [pc, #332]	; (5d3c <m2m_ip_cb+0x268>)
    5bf0:	801a      	strh	r2, [r3, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    5bf2:	23b4      	movs	r3, #180	; 0xb4
    5bf4:	18fb      	adds	r3, r7, r3
    5bf6:	7a5b      	ldrb	r3, [r3, #9]
    5bf8:	b25b      	sxtb	r3, r3
    5bfa:	0018      	movs	r0, r3
    5bfc:	4b4f      	ldr	r3, [pc, #316]	; (5d3c <m2m_ip_cb+0x268>)
    5bfe:	881b      	ldrh	r3, [r3, #0]
    5c00:	b299      	uxth	r1, r3
    5c02:	4a4d      	ldr	r2, [pc, #308]	; (5d38 <m2m_ip_cb+0x264>)
    5c04:	0103      	lsls	r3, r0, #4
    5c06:	18d3      	adds	r3, r2, r3
    5c08:	3306      	adds	r3, #6
    5c0a:	1c0a      	adds	r2, r1, #0
    5c0c:	801a      	strh	r2, [r3, #0]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
    5c0e:	23b4      	movs	r3, #180	; 0xb4
    5c10:	18fb      	adds	r3, r7, r3
    5c12:	2209      	movs	r2, #9
    5c14:	569a      	ldrsb	r2, [r3, r2]
    5c16:	23a0      	movs	r3, #160	; 0xa0
    5c18:	18fb      	adds	r3, r7, r3
    5c1a:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    5c1c:	23a0      	movs	r3, #160	; 0xa0
    5c1e:	18fb      	adds	r3, r7, r3
    5c20:	2202      	movs	r2, #2
    5c22:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    5c24:	23b4      	movs	r3, #180	; 0xb4
    5c26:	18fb      	adds	r3, r7, r3
    5c28:	885a      	ldrh	r2, [r3, #2]
    5c2a:	23a0      	movs	r3, #160	; 0xa0
    5c2c:	18fb      	adds	r3, r7, r3
    5c2e:	80da      	strh	r2, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    5c30:	23b4      	movs	r3, #180	; 0xb4
    5c32:	18fb      	adds	r3, r7, r3
    5c34:	685a      	ldr	r2, [r3, #4]
    5c36:	23a0      	movs	r3, #160	; 0xa0
    5c38:	18fb      	adds	r3, r7, r3
    5c3a:	609a      	str	r2, [r3, #8]
			if(gpfAppSocketCb)
    5c3c:	4b3d      	ldr	r3, [pc, #244]	; (5d34 <m2m_ip_cb+0x260>)
    5c3e:	681b      	ldr	r3, [r3, #0]
    5c40:	2b00      	cmp	r3, #0
    5c42:	d100      	bne.n	5c46 <m2m_ip_cb+0x172>
    5c44:	e1c3      	b.n	5fce <m2m_ip_cb+0x4fa>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    5c46:	4b3b      	ldr	r3, [pc, #236]	; (5d34 <m2m_ip_cb+0x260>)
    5c48:	681b      	ldr	r3, [r3, #0]
    5c4a:	22b4      	movs	r2, #180	; 0xb4
    5c4c:	18ba      	adds	r2, r7, r2
    5c4e:	2008      	movs	r0, #8
    5c50:	5610      	ldrsb	r0, [r2, r0]
    5c52:	22a0      	movs	r2, #160	; 0xa0
    5c54:	18ba      	adds	r2, r7, r2
    5c56:	2104      	movs	r1, #4
    5c58:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    5c5a:	e1b8      	b.n	5fce <m2m_ip_cb+0x4fa>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    5c5c:	1dfb      	adds	r3, r7, #7
    5c5e:	781b      	ldrb	r3, [r3, #0]
    5c60:	2b44      	cmp	r3, #68	; 0x44
    5c62:	d003      	beq.n	5c6c <m2m_ip_cb+0x198>
    5c64:	1dfb      	adds	r3, r7, #7
    5c66:	781b      	ldrb	r3, [r3, #0]
    5c68:	2b4b      	cmp	r3, #75	; 0x4b
    5c6a:	d13d      	bne.n	5ce8 <m2m_ip_cb+0x214>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    5c6c:	239c      	movs	r3, #156	; 0x9c
    5c6e:	18f9      	adds	r1, r7, r3
    5c70:	6838      	ldr	r0, [r7, #0]
    5c72:	2300      	movs	r3, #0
    5c74:	2204      	movs	r2, #4
    5c76:	4c2e      	ldr	r4, [pc, #184]	; (5d30 <m2m_ip_cb+0x25c>)
    5c78:	47a0      	blx	r4
    5c7a:	1e03      	subs	r3, r0, #0
    5c7c:	d000      	beq.n	5c80 <m2m_ip_cb+0x1ac>
    5c7e:	e1a1      	b.n	5fc4 <m2m_ip_cb+0x4f0>
		{
			strConnMsg.sock		= strConnectReply.sock;
    5c80:	239c      	movs	r3, #156	; 0x9c
    5c82:	18fb      	adds	r3, r7, r3
    5c84:	2200      	movs	r2, #0
    5c86:	569a      	ldrsb	r2, [r3, r2]
    5c88:	2398      	movs	r3, #152	; 0x98
    5c8a:	18fb      	adds	r3, r7, r3
    5c8c:	701a      	strb	r2, [r3, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    5c8e:	239c      	movs	r3, #156	; 0x9c
    5c90:	18fb      	adds	r3, r7, r3
    5c92:	2201      	movs	r2, #1
    5c94:	569a      	ldrsb	r2, [r3, r2]
    5c96:	2398      	movs	r3, #152	; 0x98
    5c98:	18fb      	adds	r3, r7, r3
    5c9a:	705a      	strb	r2, [r3, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    5c9c:	239c      	movs	r3, #156	; 0x9c
    5c9e:	18fb      	adds	r3, r7, r3
    5ca0:	785b      	ldrb	r3, [r3, #1]
    5ca2:	b25b      	sxtb	r3, r3
    5ca4:	2b00      	cmp	r3, #0
    5ca6:	d10f      	bne.n	5cc8 <m2m_ip_cb+0x1f4>
			{
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    5ca8:	239c      	movs	r3, #156	; 0x9c
    5caa:	18fb      	adds	r3, r7, r3
    5cac:	781b      	ldrb	r3, [r3, #0]
    5cae:	b25b      	sxtb	r3, r3
    5cb0:	0018      	movs	r0, r3
    5cb2:	239c      	movs	r3, #156	; 0x9c
    5cb4:	18fb      	adds	r3, r7, r3
    5cb6:	885b      	ldrh	r3, [r3, #2]
    5cb8:	3b08      	subs	r3, #8
    5cba:	b299      	uxth	r1, r3
    5cbc:	4a1e      	ldr	r2, [pc, #120]	; (5d38 <m2m_ip_cb+0x264>)
    5cbe:	0103      	lsls	r3, r0, #4
    5cc0:	18d3      	adds	r3, r2, r3
    5cc2:	3308      	adds	r3, #8
    5cc4:	1c0a      	adds	r2, r1, #0
    5cc6:	801a      	strh	r2, [r3, #0]
			}
			if(gpfAppSocketCb)
    5cc8:	4b1a      	ldr	r3, [pc, #104]	; (5d34 <m2m_ip_cb+0x260>)
    5cca:	681b      	ldr	r3, [r3, #0]
    5ccc:	2b00      	cmp	r3, #0
    5cce:	d100      	bne.n	5cd2 <m2m_ip_cb+0x1fe>
    5cd0:	e178      	b.n	5fc4 <m2m_ip_cb+0x4f0>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    5cd2:	4b18      	ldr	r3, [pc, #96]	; (5d34 <m2m_ip_cb+0x260>)
    5cd4:	681b      	ldr	r3, [r3, #0]
    5cd6:	229c      	movs	r2, #156	; 0x9c
    5cd8:	18ba      	adds	r2, r7, r2
    5cda:	2000      	movs	r0, #0
    5cdc:	5610      	ldrsb	r0, [r2, r0]
    5cde:	2298      	movs	r2, #152	; 0x98
    5ce0:	18ba      	adds	r2, r7, r2
    5ce2:	2105      	movs	r1, #5
    5ce4:	4798      	blx	r3
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    5ce6:	e16d      	b.n	5fc4 <m2m_ip_cb+0x4f0>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    5ce8:	1dfb      	adds	r3, r7, #7
    5cea:	781b      	ldrb	r3, [r3, #0]
    5cec:	2b4a      	cmp	r3, #74	; 0x4a
    5cee:	d129      	bne.n	5d44 <m2m_ip_cb+0x270>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    5cf0:	230c      	movs	r3, #12
    5cf2:	18f9      	adds	r1, r7, r3
    5cf4:	6838      	ldr	r0, [r7, #0]
    5cf6:	2300      	movs	r3, #0
    5cf8:	2244      	movs	r2, #68	; 0x44
    5cfa:	4c0d      	ldr	r4, [pc, #52]	; (5d30 <m2m_ip_cb+0x25c>)
    5cfc:	47a0      	blx	r4
    5cfe:	1e03      	subs	r3, r0, #0
    5d00:	d000      	beq.n	5d04 <m2m_ip_cb+0x230>
    5d02:	e164      	b.n	5fce <m2m_ip_cb+0x4fa>
		{
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
    5d04:	230c      	movs	r3, #12
    5d06:	18fb      	adds	r3, r7, r3
    5d08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    5d0a:	230c      	movs	r3, #12
    5d0c:	18fb      	adds	r3, r7, r3
    5d0e:	641a      	str	r2, [r3, #64]	; 0x40
			if(gpfAppResolveCb)
    5d10:	4b0b      	ldr	r3, [pc, #44]	; (5d40 <m2m_ip_cb+0x26c>)
    5d12:	681b      	ldr	r3, [r3, #0]
    5d14:	2b00      	cmp	r3, #0
    5d16:	d100      	bne.n	5d1a <m2m_ip_cb+0x246>
    5d18:	e159      	b.n	5fce <m2m_ip_cb+0x4fa>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    5d1a:	4b09      	ldr	r3, [pc, #36]	; (5d40 <m2m_ip_cb+0x26c>)
    5d1c:	681a      	ldr	r2, [r3, #0]
    5d1e:	230c      	movs	r3, #12
    5d20:	18fb      	adds	r3, r7, r3
    5d22:	6c19      	ldr	r1, [r3, #64]	; 0x40
    5d24:	230c      	movs	r3, #12
    5d26:	18fb      	adds	r3, r7, r3
    5d28:	0018      	movs	r0, r3
    5d2a:	4790      	blx	r2
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    5d2c:	e14f      	b.n	5fce <m2m_ip_cb+0x4fa>
    5d2e:	46c0      	nop			; (mov r8, r8)
    5d30:	000029bd 	.word	0x000029bd
    5d34:	200045f4 	.word	0x200045f4
    5d38:	20004544 	.word	0x20004544
    5d3c:	200000fa 	.word	0x200000fa
    5d40:	200045fc 	.word	0x200045fc
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    5d44:	1dfb      	adds	r3, r7, #7
    5d46:	781b      	ldrb	r3, [r3, #0]
    5d48:	2b46      	cmp	r3, #70	; 0x46
    5d4a:	d008      	beq.n	5d5e <m2m_ip_cb+0x28a>
    5d4c:	1dfb      	adds	r3, r7, #7
    5d4e:	781b      	ldrb	r3, [r3, #0]
    5d50:	2b48      	cmp	r3, #72	; 0x48
    5d52:	d004      	beq.n	5d5e <m2m_ip_cb+0x28a>
    5d54:	1dfb      	adds	r3, r7, #7
    5d56:	781b      	ldrb	r3, [r3, #0]
    5d58:	2b4d      	cmp	r3, #77	; 0x4d
    5d5a:	d000      	beq.n	5d5e <m2m_ip_cb+0x28a>
    5d5c:	e0b4      	b.n	5ec8 <m2m_ip_cb+0x3f4>
		SOCKET				sock;
		sint16				s16RecvStatus;
		tstrRecvReply		strRecvReply;
		uint16				u16ReadSize;
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    5d5e:	23df      	movs	r3, #223	; 0xdf
    5d60:	18fb      	adds	r3, r7, r3
    5d62:	2206      	movs	r2, #6
    5d64:	701a      	strb	r2, [r3, #0]
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
    5d66:	1dfb      	adds	r3, r7, #7
    5d68:	781b      	ldrb	r3, [r3, #0]
    5d6a:	2b48      	cmp	r3, #72	; 0x48
    5d6c:	d103      	bne.n	5d76 <m2m_ip_cb+0x2a2>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    5d6e:	23df      	movs	r3, #223	; 0xdf
    5d70:	18fb      	adds	r3, r7, r3
    5d72:	2209      	movs	r2, #9
    5d74:	701a      	strb	r2, [r3, #0]

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
    5d76:	23d8      	movs	r3, #216	; 0xd8
    5d78:	18fb      	adds	r3, r7, r3
    5d7a:	2210      	movs	r2, #16
    5d7c:	801a      	strh	r2, [r3, #0]
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    5d7e:	23d8      	movs	r3, #216	; 0xd8
    5d80:	18fb      	adds	r3, r7, r3
    5d82:	881a      	ldrh	r2, [r3, #0]
    5d84:	2388      	movs	r3, #136	; 0x88
    5d86:	18f9      	adds	r1, r7, r3
    5d88:	6838      	ldr	r0, [r7, #0]
    5d8a:	2300      	movs	r3, #0
    5d8c:	4c92      	ldr	r4, [pc, #584]	; (5fd8 <m2m_ip_cb+0x504>)
    5d8e:	47a0      	blx	r4
    5d90:	1e03      	subs	r3, r0, #0
    5d92:	d000      	beq.n	5d96 <m2m_ip_cb+0x2c2>
    5d94:	e118      	b.n	5fc8 <m2m_ip_cb+0x4f4>
		{
			uint16 u16SessionID = 0;
    5d96:	23d6      	movs	r3, #214	; 0xd6
    5d98:	18fb      	adds	r3, r7, r3
    5d9a:	2200      	movs	r2, #0
    5d9c:	801a      	strh	r2, [r3, #0]

			sock			= strRecvReply.sock;
    5d9e:	23d5      	movs	r3, #213	; 0xd5
    5da0:	18fb      	adds	r3, r7, r3
    5da2:	2288      	movs	r2, #136	; 0x88
    5da4:	18ba      	adds	r2, r7, r2
    5da6:	7b12      	ldrb	r2, [r2, #12]
    5da8:	701a      	strb	r2, [r3, #0]
			u16SessionID = strRecvReply.u16SessionID;
    5daa:	23d6      	movs	r3, #214	; 0xd6
    5dac:	18fb      	adds	r3, r7, r3
    5dae:	2288      	movs	r2, #136	; 0x88
    5db0:	18ba      	adds	r2, r7, r2
    5db2:	89d2      	ldrh	r2, [r2, #14]
    5db4:	801a      	strh	r2, [r3, #0]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
    5db6:	23d5      	movs	r3, #213	; 0xd5
    5db8:	18fb      	adds	r3, r7, r3
    5dba:	781b      	ldrb	r3, [r3, #0]
    5dbc:	b25b      	sxtb	r3, r3
    5dbe:	4a87      	ldr	r2, [pc, #540]	; (5fdc <m2m_ip_cb+0x508>)
    5dc0:	011b      	lsls	r3, r3, #4
    5dc2:	18d3      	adds	r3, r2, r3
    5dc4:	330c      	adds	r3, #12
    5dc6:	2200      	movs	r2, #0
    5dc8:	701a      	strb	r2, [r3, #0]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    5dca:	23d2      	movs	r3, #210	; 0xd2
    5dcc:	18fb      	adds	r3, r7, r3
    5dce:	2288      	movs	r2, #136	; 0x88
    5dd0:	18ba      	adds	r2, r7, r2
    5dd2:	8912      	ldrh	r2, [r2, #8]
    5dd4:	801a      	strh	r2, [r3, #0]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    5dd6:	23d0      	movs	r3, #208	; 0xd0
    5dd8:	18fb      	adds	r3, r7, r3
    5dda:	2288      	movs	r2, #136	; 0x88
    5ddc:	18ba      	adds	r2, r7, r2
    5dde:	8952      	ldrh	r2, [r2, #10]
    5de0:	801a      	strh	r2, [r3, #0]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    5de2:	2388      	movs	r3, #136	; 0x88
    5de4:	18fb      	adds	r3, r7, r3
    5de6:	885a      	ldrh	r2, [r3, #2]
    5de8:	2370      	movs	r3, #112	; 0x70
    5dea:	18fb      	adds	r3, r7, r3
    5dec:	815a      	strh	r2, [r3, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    5dee:	2388      	movs	r3, #136	; 0x88
    5df0:	18fb      	adds	r3, r7, r3
    5df2:	685a      	ldr	r2, [r3, #4]
    5df4:	2370      	movs	r3, #112	; 0x70
    5df6:	18fb      	adds	r3, r7, r3
    5df8:	60da      	str	r2, [r3, #12]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    5dfa:	23d5      	movs	r3, #213	; 0xd5
    5dfc:	18fb      	adds	r3, r7, r3
    5dfe:	781b      	ldrb	r3, [r3, #0]
    5e00:	b25b      	sxtb	r3, r3
    5e02:	4a76      	ldr	r2, [pc, #472]	; (5fdc <m2m_ip_cb+0x508>)
    5e04:	011b      	lsls	r3, r3, #4
    5e06:	18d3      	adds	r3, r2, r3
    5e08:	3306      	adds	r3, #6
    5e0a:	881b      	ldrh	r3, [r3, #0]
    5e0c:	b29b      	uxth	r3, r3
    5e0e:	22d6      	movs	r2, #214	; 0xd6
    5e10:	18ba      	adds	r2, r7, r2
    5e12:	8812      	ldrh	r2, [r2, #0]
    5e14:	429a      	cmp	r2, r3
    5e16:	d148      	bne.n	5eaa <m2m_ip_cb+0x3d6>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    5e18:	23d2      	movs	r3, #210	; 0xd2
    5e1a:	18fb      	adds	r3, r7, r3
    5e1c:	2200      	movs	r2, #0
    5e1e:	5e9b      	ldrsh	r3, [r3, r2]
    5e20:	2b00      	cmp	r3, #0
    5e22:	dd25      	ble.n	5e70 <m2m_ip_cb+0x39c>
    5e24:	23d2      	movs	r3, #210	; 0xd2
    5e26:	18fb      	adds	r3, r7, r3
    5e28:	2200      	movs	r2, #0
    5e2a:	5e9a      	ldrsh	r2, [r3, r2]
    5e2c:	1d3b      	adds	r3, r7, #4
    5e2e:	881b      	ldrh	r3, [r3, #0]
    5e30:	429a      	cmp	r2, r3
    5e32:	da1d      	bge.n	5e70 <m2m_ip_cb+0x39c>
				{
					/* Skip incoming bytes until reaching the Start of Application Data. 
					*/
					u32Address += u16DataOffset;
    5e34:	23d0      	movs	r3, #208	; 0xd0
    5e36:	18fb      	adds	r3, r7, r3
    5e38:	881b      	ldrh	r3, [r3, #0]
    5e3a:	683a      	ldr	r2, [r7, #0]
    5e3c:	18d3      	adds	r3, r2, r3
    5e3e:	603b      	str	r3, [r7, #0]

					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
    5e40:	23d8      	movs	r3, #216	; 0xd8
    5e42:	18fb      	adds	r3, r7, r3
    5e44:	22d2      	movs	r2, #210	; 0xd2
    5e46:	18ba      	adds	r2, r7, r2
    5e48:	8812      	ldrh	r2, [r2, #0]
    5e4a:	801a      	strh	r2, [r3, #0]
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    5e4c:	683c      	ldr	r4, [r7, #0]
    5e4e:	23df      	movs	r3, #223	; 0xdf
    5e50:	18fb      	adds	r3, r7, r3
    5e52:	781a      	ldrb	r2, [r3, #0]
    5e54:	2370      	movs	r3, #112	; 0x70
    5e56:	18f9      	adds	r1, r7, r3
    5e58:	23d5      	movs	r3, #213	; 0xd5
    5e5a:	18fb      	adds	r3, r7, r3
    5e5c:	2000      	movs	r0, #0
    5e5e:	5618      	ldrsb	r0, [r3, r0]
    5e60:	23d8      	movs	r3, #216	; 0xd8
    5e62:	18fb      	adds	r3, r7, r3
    5e64:	881b      	ldrh	r3, [r3, #0]
    5e66:	9300      	str	r3, [sp, #0]
    5e68:	0023      	movs	r3, r4
    5e6a:	4c5d      	ldr	r4, [pc, #372]	; (5fe0 <m2m_ip_cb+0x50c>)
    5e6c:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    5e6e:	e0ab      	b.n	5fc8 <m2m_ip_cb+0x4f4>
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    5e70:	2370      	movs	r3, #112	; 0x70
    5e72:	18fb      	adds	r3, r7, r3
    5e74:	22d2      	movs	r2, #210	; 0xd2
    5e76:	18ba      	adds	r2, r7, r2
    5e78:	8812      	ldrh	r2, [r2, #0]
    5e7a:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    5e7c:	2370      	movs	r3, #112	; 0x70
    5e7e:	18fb      	adds	r3, r7, r3
    5e80:	2200      	movs	r2, #0
    5e82:	601a      	str	r2, [r3, #0]
					if(gpfAppSocketCb)
    5e84:	4b57      	ldr	r3, [pc, #348]	; (5fe4 <m2m_ip_cb+0x510>)
    5e86:	681b      	ldr	r3, [r3, #0]
    5e88:	2b00      	cmp	r3, #0
    5e8a:	d100      	bne.n	5e8e <m2m_ip_cb+0x3ba>
    5e8c:	e09c      	b.n	5fc8 <m2m_ip_cb+0x4f4>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    5e8e:	4b55      	ldr	r3, [pc, #340]	; (5fe4 <m2m_ip_cb+0x510>)
    5e90:	681b      	ldr	r3, [r3, #0]
    5e92:	2270      	movs	r2, #112	; 0x70
    5e94:	18bc      	adds	r4, r7, r2
    5e96:	22df      	movs	r2, #223	; 0xdf
    5e98:	18ba      	adds	r2, r7, r2
    5e9a:	7811      	ldrb	r1, [r2, #0]
    5e9c:	22d5      	movs	r2, #213	; 0xd5
    5e9e:	18ba      	adds	r2, r7, r2
    5ea0:	2000      	movs	r0, #0
    5ea2:	5610      	ldrsb	r0, [r2, r0]
    5ea4:	0022      	movs	r2, r4
    5ea6:	4798      	blx	r3
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    5ea8:	e08e      	b.n	5fc8 <m2m_ip_cb+0x4f4>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
    5eaa:	23d8      	movs	r3, #216	; 0xd8
    5eac:	18fa      	adds	r2, r7, r3
    5eae:	1d3b      	adds	r3, r7, #4
    5eb0:	8812      	ldrh	r2, [r2, #0]
    5eb2:	881b      	ldrh	r3, [r3, #0]
    5eb4:	429a      	cmp	r2, r3
    5eb6:	d300      	bcc.n	5eba <m2m_ip_cb+0x3e6>
    5eb8:	e086      	b.n	5fc8 <m2m_ip_cb+0x4f4>
					hif_receive(0, NULL, 0, 1);
    5eba:	2301      	movs	r3, #1
    5ebc:	2200      	movs	r2, #0
    5ebe:	2100      	movs	r1, #0
    5ec0:	2000      	movs	r0, #0
    5ec2:	4c45      	ldr	r4, [pc, #276]	; (5fd8 <m2m_ip_cb+0x504>)
    5ec4:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    5ec6:	e07f      	b.n	5fc8 <m2m_ip_cb+0x4f4>
				if(u16ReadSize < u16BufferSize)
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    5ec8:	1dfb      	adds	r3, r7, #7
    5eca:	781b      	ldrb	r3, [r3, #0]
    5ecc:	2b45      	cmp	r3, #69	; 0x45
    5ece:	d007      	beq.n	5ee0 <m2m_ip_cb+0x40c>
    5ed0:	1dfb      	adds	r3, r7, #7
    5ed2:	781b      	ldrb	r3, [r3, #0]
    5ed4:	2b47      	cmp	r3, #71	; 0x47
    5ed6:	d003      	beq.n	5ee0 <m2m_ip_cb+0x40c>
    5ed8:	1dfb      	adds	r3, r7, #7
    5eda:	781b      	ldrb	r3, [r3, #0]
    5edc:	2b4c      	cmp	r3, #76	; 0x4c
    5ede:	d14c      	bne.n	5f7a <m2m_ip_cb+0x4a6>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    5ee0:	23de      	movs	r3, #222	; 0xde
    5ee2:	18fb      	adds	r3, r7, r3
    5ee4:	2207      	movs	r2, #7
    5ee6:	701a      	strb	r2, [r3, #0]

		if(u8OpCode == SOCKET_CMD_SENDTO)
    5ee8:	1dfb      	adds	r3, r7, #7
    5eea:	781b      	ldrb	r3, [r3, #0]
    5eec:	2b47      	cmp	r3, #71	; 0x47
    5eee:	d103      	bne.n	5ef8 <m2m_ip_cb+0x424>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    5ef0:	23de      	movs	r3, #222	; 0xde
    5ef2:	18fb      	adds	r3, r7, r3
    5ef4:	2208      	movs	r2, #8
    5ef6:	701a      	strb	r2, [r3, #0]

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    5ef8:	2364      	movs	r3, #100	; 0x64
    5efa:	18f9      	adds	r1, r7, r3
    5efc:	6838      	ldr	r0, [r7, #0]
    5efe:	2300      	movs	r3, #0
    5f00:	2208      	movs	r2, #8
    5f02:	4c35      	ldr	r4, [pc, #212]	; (5fd8 <m2m_ip_cb+0x504>)
    5f04:	47a0      	blx	r4
    5f06:	1e03      	subs	r3, r0, #0
    5f08:	d160      	bne.n	5fcc <m2m_ip_cb+0x4f8>
		{
			uint16 u16SessionID = 0;
    5f0a:	23dc      	movs	r3, #220	; 0xdc
    5f0c:	18fb      	adds	r3, r7, r3
    5f0e:	2200      	movs	r2, #0
    5f10:	801a      	strh	r2, [r3, #0]
			
			sock = strReply.sock;
    5f12:	23db      	movs	r3, #219	; 0xdb
    5f14:	18fb      	adds	r3, r7, r3
    5f16:	2264      	movs	r2, #100	; 0x64
    5f18:	18ba      	adds	r2, r7, r2
    5f1a:	7812      	ldrb	r2, [r2, #0]
    5f1c:	701a      	strb	r2, [r3, #0]
			u16SessionID = strReply.u16SessionID;
    5f1e:	23dc      	movs	r3, #220	; 0xdc
    5f20:	18fb      	adds	r3, r7, r3
    5f22:	2264      	movs	r2, #100	; 0x64
    5f24:	18ba      	adds	r2, r7, r2
    5f26:	8892      	ldrh	r2, [r2, #4]
    5f28:	801a      	strh	r2, [r3, #0]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    5f2a:	2364      	movs	r3, #100	; 0x64
    5f2c:	18fb      	adds	r3, r7, r3
    5f2e:	2202      	movs	r2, #2
    5f30:	5e9a      	ldrsh	r2, [r3, r2]
    5f32:	236e      	movs	r3, #110	; 0x6e
    5f34:	18fb      	adds	r3, r7, r3
    5f36:	801a      	strh	r2, [r3, #0]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    5f38:	23db      	movs	r3, #219	; 0xdb
    5f3a:	18fb      	adds	r3, r7, r3
    5f3c:	781b      	ldrb	r3, [r3, #0]
    5f3e:	b25b      	sxtb	r3, r3
    5f40:	4a26      	ldr	r2, [pc, #152]	; (5fdc <m2m_ip_cb+0x508>)
    5f42:	011b      	lsls	r3, r3, #4
    5f44:	18d3      	adds	r3, r2, r3
    5f46:	3306      	adds	r3, #6
    5f48:	881b      	ldrh	r3, [r3, #0]
    5f4a:	b29b      	uxth	r3, r3
    5f4c:	22dc      	movs	r2, #220	; 0xdc
    5f4e:	18ba      	adds	r2, r7, r2
    5f50:	8812      	ldrh	r2, [r2, #0]
    5f52:	429a      	cmp	r2, r3
    5f54:	d13a      	bne.n	5fcc <m2m_ip_cb+0x4f8>
			{
				if(gpfAppSocketCb)
    5f56:	4b23      	ldr	r3, [pc, #140]	; (5fe4 <m2m_ip_cb+0x510>)
    5f58:	681b      	ldr	r3, [r3, #0]
    5f5a:	2b00      	cmp	r3, #0
    5f5c:	d036      	beq.n	5fcc <m2m_ip_cb+0x4f8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    5f5e:	4b21      	ldr	r3, [pc, #132]	; (5fe4 <m2m_ip_cb+0x510>)
    5f60:	681b      	ldr	r3, [r3, #0]
    5f62:	226e      	movs	r2, #110	; 0x6e
    5f64:	18bc      	adds	r4, r7, r2
    5f66:	22de      	movs	r2, #222	; 0xde
    5f68:	18ba      	adds	r2, r7, r2
    5f6a:	7811      	ldrb	r1, [r2, #0]
    5f6c:	22db      	movs	r2, #219	; 0xdb
    5f6e:	18ba      	adds	r2, r7, r2
    5f70:	2000      	movs	r0, #0
    5f72:	5610      	ldrsb	r0, [r2, r0]
    5f74:	0022      	movs	r2, r4
    5f76:	4798      	blx	r3
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
    5f78:	e028      	b.n	5fcc <m2m_ip_cb+0x4f8>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    5f7a:	1dfb      	adds	r3, r7, #7
    5f7c:	781b      	ldrb	r3, [r3, #0]
    5f7e:	2b52      	cmp	r3, #82	; 0x52
    5f80:	d125      	bne.n	5fce <m2m_ip_cb+0x4fa>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    5f82:	2350      	movs	r3, #80	; 0x50
    5f84:	18f9      	adds	r1, r7, r3
    5f86:	6838      	ldr	r0, [r7, #0]
    5f88:	2301      	movs	r3, #1
    5f8a:	2214      	movs	r2, #20
    5f8c:	4c12      	ldr	r4, [pc, #72]	; (5fd8 <m2m_ip_cb+0x504>)
    5f8e:	47a0      	blx	r4
    5f90:	1e03      	subs	r3, r0, #0
    5f92:	d11c      	bne.n	5fce <m2m_ip_cb+0x4fa>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    5f94:	2350      	movs	r3, #80	; 0x50
    5f96:	18fb      	adds	r3, r7, r3
    5f98:	685b      	ldr	r3, [r3, #4]
    5f9a:	001a      	movs	r2, r3
    5f9c:	4b12      	ldr	r3, [pc, #72]	; (5fe8 <m2m_ip_cb+0x514>)
    5f9e:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    5fa0:	4b11      	ldr	r3, [pc, #68]	; (5fe8 <m2m_ip_cb+0x514>)
    5fa2:	681b      	ldr	r3, [r3, #0]
    5fa4:	2b00      	cmp	r3, #0
    5fa6:	d012      	beq.n	5fce <m2m_ip_cb+0x4fa>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    5fa8:	4b0f      	ldr	r3, [pc, #60]	; (5fe8 <m2m_ip_cb+0x514>)
    5faa:	681c      	ldr	r4, [r3, #0]
    5fac:	2350      	movs	r3, #80	; 0x50
    5fae:	18fb      	adds	r3, r7, r3
    5fb0:	6818      	ldr	r0, [r3, #0]
    5fb2:	2350      	movs	r3, #80	; 0x50
    5fb4:	18fb      	adds	r3, r7, r3
    5fb6:	6899      	ldr	r1, [r3, #8]
    5fb8:	2350      	movs	r3, #80	; 0x50
    5fba:	18fb      	adds	r3, r7, r3
    5fbc:	7c1b      	ldrb	r3, [r3, #16]
    5fbe:	001a      	movs	r2, r3
    5fc0:	47a0      	blx	r4
			}
		}
	}
}
    5fc2:	e004      	b.n	5fce <m2m_ip_cb+0x4fa>
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    5fc4:	46c0      	nop			; (mov r8, r8)
    5fc6:	e002      	b.n	5fce <m2m_ip_cb+0x4fa>
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    5fc8:	46c0      	nop			; (mov r8, r8)
    5fca:	e000      	b.n	5fce <m2m_ip_cb+0x4fa>
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
    5fcc:	46c0      	nop			; (mov r8, r8)
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    5fce:	46c0      	nop			; (mov r8, r8)
    5fd0:	46bd      	mov	sp, r7
    5fd2:	b039      	add	sp, #228	; 0xe4
    5fd4:	bd90      	pop	{r4, r7, pc}
    5fd6:	46c0      	nop			; (mov r8, r8)
    5fd8:	000029bd 	.word	0x000029bd
    5fdc:	20004544 	.word	0x20004544
    5fe0:	00005909 	.word	0x00005909
    5fe4:	200045f4 	.word	0x200045f4
    5fe8:	200045f8 	.word	0x200045f8

00005fec <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    5fec:	b580      	push	{r7, lr}
    5fee:	af00      	add	r7, sp, #0
	if(gbSocketInit==0)
    5ff0:	4b0c      	ldr	r3, [pc, #48]	; (6024 <socketInit+0x38>)
    5ff2:	781b      	ldrb	r3, [r3, #0]
    5ff4:	b2db      	uxtb	r3, r3
    5ff6:	2b00      	cmp	r3, #0
    5ff8:	d110      	bne.n	601c <socketInit+0x30>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    5ffa:	4b0b      	ldr	r3, [pc, #44]	; (6028 <socketInit+0x3c>)
    5ffc:	22b0      	movs	r2, #176	; 0xb0
    5ffe:	2100      	movs	r1, #0
    6000:	0018      	movs	r0, r3
    6002:	4b0a      	ldr	r3, [pc, #40]	; (602c <socketInit+0x40>)
    6004:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    6006:	4b0a      	ldr	r3, [pc, #40]	; (6030 <socketInit+0x44>)
    6008:	0019      	movs	r1, r3
    600a:	2002      	movs	r0, #2
    600c:	4b09      	ldr	r3, [pc, #36]	; (6034 <socketInit+0x48>)
    600e:	4798      	blx	r3
		gbSocketInit=1;
    6010:	4b04      	ldr	r3, [pc, #16]	; (6024 <socketInit+0x38>)
    6012:	2201      	movs	r2, #1
    6014:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
    6016:	4b08      	ldr	r3, [pc, #32]	; (6038 <socketInit+0x4c>)
    6018:	2200      	movs	r2, #0
    601a:	801a      	strh	r2, [r3, #0]
	}
}
    601c:	46c0      	nop			; (mov r8, r8)
    601e:	46bd      	mov	sp, r7
    6020:	bd80      	pop	{r7, pc}
    6022:	46c0      	nop			; (mov r8, r8)
    6024:	200000fc 	.word	0x200000fc
    6028:	20004544 	.word	0x20004544
    602c:	00001e01 	.word	0x00001e01
    6030:	00005ad5 	.word	0x00005ad5
    6034:	00002bb5 	.word	0x00002bb5
    6038:	200000fa 	.word	0x200000fa

0000603c <registerSocketCallback>:

Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
    603c:	b580      	push	{r7, lr}
    603e:	b082      	sub	sp, #8
    6040:	af00      	add	r7, sp, #0
    6042:	6078      	str	r0, [r7, #4]
    6044:	6039      	str	r1, [r7, #0]
	gpfAppSocketCb = pfAppSocketCb;
    6046:	4b05      	ldr	r3, [pc, #20]	; (605c <registerSocketCallback+0x20>)
    6048:	687a      	ldr	r2, [r7, #4]
    604a:	601a      	str	r2, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    604c:	4b04      	ldr	r3, [pc, #16]	; (6060 <registerSocketCallback+0x24>)
    604e:	683a      	ldr	r2, [r7, #0]
    6050:	601a      	str	r2, [r3, #0]
}
    6052:	46c0      	nop			; (mov r8, r8)
    6054:	46bd      	mov	sp, r7
    6056:	b002      	add	sp, #8
    6058:	bd80      	pop	{r7, pc}
    605a:	46c0      	nop			; (mov r8, r8)
    605c:	200045f4 	.word	0x200045f4
    6060:	200045fc 	.word	0x200045fc

00006064 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    6064:	b590      	push	{r4, r7, lr}
    6066:	b08b      	sub	sp, #44	; 0x2c
    6068:	af04      	add	r7, sp, #16
    606a:	0004      	movs	r4, r0
    606c:	0008      	movs	r0, r1
    606e:	0011      	movs	r1, r2
    6070:	1dbb      	adds	r3, r7, #6
    6072:	1c22      	adds	r2, r4, #0
    6074:	801a      	strh	r2, [r3, #0]
    6076:	1d7b      	adds	r3, r7, #5
    6078:	1c02      	adds	r2, r0, #0
    607a:	701a      	strb	r2, [r3, #0]
    607c:	1d3b      	adds	r3, r7, #4
    607e:	1c0a      	adds	r2, r1, #0
    6080:	701a      	strb	r2, [r3, #0]
	SOCKET		sock = -1;
    6082:	2317      	movs	r3, #23
    6084:	18fb      	adds	r3, r7, r3
    6086:	22ff      	movs	r2, #255	; 0xff
    6088:	701a      	strb	r2, [r3, #0]
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
    608a:	2315      	movs	r3, #21
    608c:	18fb      	adds	r3, r7, r3
    608e:	220b      	movs	r2, #11
    6090:	701a      	strb	r2, [r3, #0]
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    6092:	1dbb      	adds	r3, r7, #6
    6094:	881b      	ldrh	r3, [r3, #0]
    6096:	2b02      	cmp	r3, #2
    6098:	d000      	beq.n	609c <socket+0x38>
    609a:	e07e      	b.n	619a <socket+0x136>
	{
		if(u8Type == SOCK_STREAM)
    609c:	1d7b      	adds	r3, r7, #5
    609e:	781b      	ldrb	r3, [r3, #0]
    60a0:	2b01      	cmp	r3, #1
    60a2:	d108      	bne.n	60b6 <socket+0x52>
		{
			u8SocketCount = TCP_SOCK_MAX;
    60a4:	2315      	movs	r3, #21
    60a6:	18fb      	adds	r3, r7, r3
    60a8:	2207      	movs	r2, #7
    60aa:	701a      	strb	r2, [r3, #0]
			u8Count = 0;
    60ac:	2316      	movs	r3, #22
    60ae:	18fb      	adds	r3, r7, r3
    60b0:	2200      	movs	r2, #0
    60b2:	701a      	strb	r2, [r3, #0]
    60b4:	e067      	b.n	6186 <socket+0x122>
		}
		else if(u8Type == SOCK_DGRAM)
    60b6:	1d7b      	adds	r3, r7, #5
    60b8:	781b      	ldrb	r3, [r3, #0]
    60ba:	2b02      	cmp	r3, #2
    60bc:	d108      	bne.n	60d0 <socket+0x6c>
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
    60be:	2315      	movs	r3, #21
    60c0:	18fb      	adds	r3, r7, r3
    60c2:	220b      	movs	r2, #11
    60c4:	701a      	strb	r2, [r3, #0]
			u8Count = TCP_SOCK_MAX;
    60c6:	2316      	movs	r3, #22
    60c8:	18fb      	adds	r3, r7, r3
    60ca:	2207      	movs	r2, #7
    60cc:	701a      	strb	r2, [r3, #0]
    60ce:	e05a      	b.n	6186 <socket+0x122>
		}
		else
			return sock;
    60d0:	2317      	movs	r3, #23
    60d2:	18fb      	adds	r3, r7, r3
    60d4:	781b      	ldrb	r3, [r3, #0]
    60d6:	b25b      	sxtb	r3, r3
    60d8:	e063      	b.n	61a2 <socket+0x13e>

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
    60da:	2316      	movs	r3, #22
    60dc:	18fb      	adds	r3, r7, r3
    60de:	781b      	ldrb	r3, [r3, #0]
    60e0:	011a      	lsls	r2, r3, #4
    60e2:	4b32      	ldr	r3, [pc, #200]	; (61ac <socket+0x148>)
    60e4:	18d3      	adds	r3, r2, r3
    60e6:	613b      	str	r3, [r7, #16]
			if(pstrSock->bIsUsed == 0)
    60e8:	693b      	ldr	r3, [r7, #16]
    60ea:	7a9b      	ldrb	r3, [r3, #10]
    60ec:	b2db      	uxtb	r3, r3
    60ee:	2b00      	cmp	r3, #0
    60f0:	d142      	bne.n	6178 <socket+0x114>
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    60f2:	693b      	ldr	r3, [r7, #16]
    60f4:	2210      	movs	r2, #16
    60f6:	2100      	movs	r1, #0
    60f8:	0018      	movs	r0, r3
    60fa:	4b2d      	ldr	r3, [pc, #180]	; (61b0 <socket+0x14c>)
    60fc:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
    60fe:	693b      	ldr	r3, [r7, #16]
    6100:	2201      	movs	r2, #1
    6102:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    6104:	4b2b      	ldr	r3, [pc, #172]	; (61b4 <socket+0x150>)
    6106:	881b      	ldrh	r3, [r3, #0]
    6108:	b29b      	uxth	r3, r3
    610a:	3301      	adds	r3, #1
    610c:	b29a      	uxth	r2, r3
    610e:	4b29      	ldr	r3, [pc, #164]	; (61b4 <socket+0x150>)
    6110:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
    6112:	4b28      	ldr	r3, [pc, #160]	; (61b4 <socket+0x150>)
    6114:	881b      	ldrh	r3, [r3, #0]
    6116:	b29b      	uxth	r3, r3
    6118:	2b00      	cmp	r3, #0
    611a:	d106      	bne.n	612a <socket+0xc6>
					++gu16SessionID;
    611c:	4b25      	ldr	r3, [pc, #148]	; (61b4 <socket+0x150>)
    611e:	881b      	ldrh	r3, [r3, #0]
    6120:	b29b      	uxth	r3, r3
    6122:	3301      	adds	r3, #1
    6124:	b29a      	uxth	r2, r3
    6126:	4b23      	ldr	r3, [pc, #140]	; (61b4 <socket+0x150>)
    6128:	801a      	strh	r2, [r3, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
    612a:	4b22      	ldr	r3, [pc, #136]	; (61b4 <socket+0x150>)
    612c:	881b      	ldrh	r3, [r3, #0]
    612e:	b29a      	uxth	r2, r3
    6130:	693b      	ldr	r3, [r7, #16]
    6132:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
    6134:	2317      	movs	r3, #23
    6136:	18fb      	adds	r3, r7, r3
    6138:	2216      	movs	r2, #22
    613a:	18ba      	adds	r2, r7, r2
    613c:	7812      	ldrb	r2, [r2, #0]
    613e:	701a      	strb	r2, [r3, #0]

				if(u8Flags & SOCKET_FLAGS_SSL)
    6140:	1d3b      	adds	r3, r7, #4
    6142:	781b      	ldrb	r3, [r3, #0]
    6144:	2201      	movs	r2, #1
    6146:	4013      	ands	r3, r2
    6148:	d026      	beq.n	6198 <socket+0x134>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
    614a:	230c      	movs	r3, #12
    614c:	18fb      	adds	r3, r7, r3
    614e:	2217      	movs	r2, #23
    6150:	18ba      	adds	r2, r7, r2
    6152:	7812      	ldrb	r2, [r2, #0]
    6154:	701a      	strb	r2, [r3, #0]
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    6156:	693b      	ldr	r3, [r7, #16]
    6158:	2221      	movs	r2, #33	; 0x21
    615a:	72da      	strb	r2, [r3, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    615c:	230c      	movs	r3, #12
    615e:	18fa      	adds	r2, r7, r3
    6160:	2300      	movs	r3, #0
    6162:	9302      	str	r3, [sp, #8]
    6164:	2300      	movs	r3, #0
    6166:	9301      	str	r3, [sp, #4]
    6168:	2300      	movs	r3, #0
    616a:	9300      	str	r3, [sp, #0]
    616c:	2304      	movs	r3, #4
    616e:	2150      	movs	r1, #80	; 0x50
    6170:	2002      	movs	r0, #2
    6172:	4c11      	ldr	r4, [pc, #68]	; (61b8 <socket+0x154>)
    6174:	47a0      	blx	r4
				}
				break;
    6176:	e00f      	b.n	6198 <socket+0x134>
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
    6178:	2316      	movs	r3, #22
    617a:	18fb      	adds	r3, r7, r3
    617c:	781a      	ldrb	r2, [r3, #0]
    617e:	2316      	movs	r3, #22
    6180:	18fb      	adds	r3, r7, r3
    6182:	3201      	adds	r2, #1
    6184:	701a      	strb	r2, [r3, #0]
    6186:	2316      	movs	r3, #22
    6188:	18fa      	adds	r2, r7, r3
    618a:	2315      	movs	r3, #21
    618c:	18fb      	adds	r3, r7, r3
    618e:	7812      	ldrb	r2, [r2, #0]
    6190:	781b      	ldrb	r3, [r3, #0]
    6192:	429a      	cmp	r2, r3
    6194:	d3a1      	bcc.n	60da <socket+0x76>
    6196:	e000      	b.n	619a <socket+0x136>
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
				}
				break;
    6198:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	return sock;
    619a:	2317      	movs	r3, #23
    619c:	18fb      	adds	r3, r7, r3
    619e:	781b      	ldrb	r3, [r3, #0]
    61a0:	b25b      	sxtb	r3, r3
}
    61a2:	0018      	movs	r0, r3
    61a4:	46bd      	mov	sp, r7
    61a6:	b007      	add	sp, #28
    61a8:	bd90      	pop	{r4, r7, pc}
    61aa:	46c0      	nop			; (mov r8, r8)
    61ac:	20004544 	.word	0x20004544
    61b0:	00001e01 	.word	0x00001e01
    61b4:	200000fa 	.word	0x200000fa
    61b8:	000021dd 	.word	0x000021dd

000061bc <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    61bc:	b5b0      	push	{r4, r5, r7, lr}
    61be:	b08a      	sub	sp, #40	; 0x28
    61c0:	af04      	add	r7, sp, #16
    61c2:	6039      	str	r1, [r7, #0]
    61c4:	0011      	movs	r1, r2
    61c6:	1dfb      	adds	r3, r7, #7
    61c8:	1c02      	adds	r2, r0, #0
    61ca:	701a      	strb	r2, [r3, #0]
    61cc:	1dbb      	adds	r3, r7, #6
    61ce:	1c0a      	adds	r2, r1, #0
    61d0:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    61d2:	2317      	movs	r3, #23
    61d4:	18fb      	adds	r3, r7, r3
    61d6:	22fa      	movs	r2, #250	; 0xfa
    61d8:	701a      	strb	r2, [r3, #0]
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    61da:	1dfb      	adds	r3, r7, #7
    61dc:	781b      	ldrb	r3, [r3, #0]
    61de:	2b7f      	cmp	r3, #127	; 0x7f
    61e0:	d867      	bhi.n	62b2 <connect+0xf6>
    61e2:	683b      	ldr	r3, [r7, #0]
    61e4:	2b00      	cmp	r3, #0
    61e6:	d064      	beq.n	62b2 <connect+0xf6>
    61e8:	1dfb      	adds	r3, r7, #7
    61ea:	781b      	ldrb	r3, [r3, #0]
    61ec:	b25b      	sxtb	r3, r3
    61ee:	4a35      	ldr	r2, [pc, #212]	; (62c4 <connect+0x108>)
    61f0:	011b      	lsls	r3, r3, #4
    61f2:	18d3      	adds	r3, r2, r3
    61f4:	330a      	adds	r3, #10
    61f6:	781b      	ldrb	r3, [r3, #0]
    61f8:	b2db      	uxtb	r3, r3
    61fa:	2b01      	cmp	r3, #1
    61fc:	d159      	bne.n	62b2 <connect+0xf6>
    61fe:	1dbb      	adds	r3, r7, #6
    6200:	781b      	ldrb	r3, [r3, #0]
    6202:	2b00      	cmp	r3, #0
    6204:	d055      	beq.n	62b2 <connect+0xf6>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    6206:	2316      	movs	r3, #22
    6208:	18fb      	adds	r3, r7, r3
    620a:	2244      	movs	r2, #68	; 0x44
    620c:	701a      	strb	r2, [r3, #0]
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    620e:	1dfb      	adds	r3, r7, #7
    6210:	781b      	ldrb	r3, [r3, #0]
    6212:	b25b      	sxtb	r3, r3
    6214:	4a2b      	ldr	r2, [pc, #172]	; (62c4 <connect+0x108>)
    6216:	011b      	lsls	r3, r3, #4
    6218:	18d3      	adds	r3, r2, r3
    621a:	330b      	adds	r3, #11
    621c:	781b      	ldrb	r3, [r3, #0]
    621e:	b2db      	uxtb	r3, r3
    6220:	001a      	movs	r2, r3
    6222:	2301      	movs	r3, #1
    6224:	4013      	ands	r3, r2
    6226:	d00f      	beq.n	6248 <connect+0x8c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    6228:	2316      	movs	r3, #22
    622a:	18fb      	adds	r3, r7, r3
    622c:	224b      	movs	r2, #75	; 0x4b
    622e:	701a      	strb	r2, [r3, #0]
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    6230:	1dfb      	adds	r3, r7, #7
    6232:	781b      	ldrb	r3, [r3, #0]
    6234:	b25b      	sxtb	r3, r3
    6236:	4a23      	ldr	r2, [pc, #140]	; (62c4 <connect+0x108>)
    6238:	011b      	lsls	r3, r3, #4
    623a:	18d3      	adds	r3, r2, r3
    623c:	330b      	adds	r3, #11
    623e:	781b      	ldrb	r3, [r3, #0]
    6240:	b2da      	uxtb	r2, r3
    6242:	2308      	movs	r3, #8
    6244:	18fb      	adds	r3, r7, r3
    6246:	725a      	strb	r2, [r3, #9]
		}
		strConnect.sock = sock;
    6248:	2308      	movs	r3, #8
    624a:	18fb      	adds	r3, r7, r3
    624c:	1dfa      	adds	r2, r7, #7
    624e:	7812      	ldrb	r2, [r2, #0]
    6250:	721a      	strb	r2, [r3, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    6252:	6839      	ldr	r1, [r7, #0]
    6254:	2308      	movs	r3, #8
    6256:	18fb      	adds	r3, r7, r3
    6258:	2208      	movs	r2, #8
    625a:	0018      	movs	r0, r3
    625c:	4b1a      	ldr	r3, [pc, #104]	; (62c8 <connect+0x10c>)
    625e:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    6260:	1dfb      	adds	r3, r7, #7
    6262:	781b      	ldrb	r3, [r3, #0]
    6264:	b25b      	sxtb	r3, r3
    6266:	4a17      	ldr	r2, [pc, #92]	; (62c4 <connect+0x108>)
    6268:	011b      	lsls	r3, r3, #4
    626a:	18d3      	adds	r3, r2, r3
    626c:	3306      	adds	r3, #6
    626e:	881b      	ldrh	r3, [r3, #0]
    6270:	b29a      	uxth	r2, r3
    6272:	2308      	movs	r3, #8
    6274:	18fb      	adds	r3, r7, r3
    6276:	815a      	strh	r2, [r3, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    6278:	2317      	movs	r3, #23
    627a:	18fc      	adds	r4, r7, r3
    627c:	2308      	movs	r3, #8
    627e:	18fa      	adds	r2, r7, r3
    6280:	2316      	movs	r3, #22
    6282:	18fb      	adds	r3, r7, r3
    6284:	7819      	ldrb	r1, [r3, #0]
    6286:	2300      	movs	r3, #0
    6288:	9302      	str	r3, [sp, #8]
    628a:	2300      	movs	r3, #0
    628c:	9301      	str	r3, [sp, #4]
    628e:	2300      	movs	r3, #0
    6290:	9300      	str	r3, [sp, #0]
    6292:	230c      	movs	r3, #12
    6294:	2002      	movs	r0, #2
    6296:	4d0d      	ldr	r5, [pc, #52]	; (62cc <connect+0x110>)
    6298:	47a8      	blx	r5
    629a:	0003      	movs	r3, r0
    629c:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    629e:	2317      	movs	r3, #23
    62a0:	18fb      	adds	r3, r7, r3
    62a2:	781b      	ldrb	r3, [r3, #0]
    62a4:	b25b      	sxtb	r3, r3
    62a6:	2b00      	cmp	r3, #0
    62a8:	d003      	beq.n	62b2 <connect+0xf6>
		{
			s8Ret = SOCK_ERR_INVALID;
    62aa:	2317      	movs	r3, #23
    62ac:	18fb      	adds	r3, r7, r3
    62ae:	22f7      	movs	r2, #247	; 0xf7
    62b0:	701a      	strb	r2, [r3, #0]
		}
	}
	return s8Ret;
    62b2:	2317      	movs	r3, #23
    62b4:	18fb      	adds	r3, r7, r3
    62b6:	781b      	ldrb	r3, [r3, #0]
    62b8:	b25b      	sxtb	r3, r3
}
    62ba:	0018      	movs	r0, r3
    62bc:	46bd      	mov	sp, r7
    62be:	b006      	add	sp, #24
    62c0:	bdb0      	pop	{r4, r5, r7, pc}
    62c2:	46c0      	nop			; (mov r8, r8)
    62c4:	20004544 	.word	0x20004544
    62c8:	00001dc5 	.word	0x00001dc5
    62cc:	000021dd 	.word	0x000021dd

000062d0 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    62d0:	b590      	push	{r4, r7, lr}
    62d2:	b08f      	sub	sp, #60	; 0x3c
    62d4:	af04      	add	r7, sp, #16
    62d6:	0004      	movs	r4, r0
    62d8:	60b9      	str	r1, [r7, #8]
    62da:	0010      	movs	r0, r2
    62dc:	0019      	movs	r1, r3
    62de:	230f      	movs	r3, #15
    62e0:	18fb      	adds	r3, r7, r3
    62e2:	1c22      	adds	r2, r4, #0
    62e4:	701a      	strb	r2, [r3, #0]
    62e6:	230c      	movs	r3, #12
    62e8:	18fb      	adds	r3, r7, r3
    62ea:	1c02      	adds	r2, r0, #0
    62ec:	801a      	strh	r2, [r3, #0]
    62ee:	1dbb      	adds	r3, r7, #6
    62f0:	1c0a      	adds	r2, r1, #0
    62f2:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    62f4:	2326      	movs	r3, #38	; 0x26
    62f6:	18fb      	adds	r3, r7, r3
    62f8:	2206      	movs	r2, #6
    62fa:	4252      	negs	r2, r2
    62fc:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    62fe:	230f      	movs	r3, #15
    6300:	18fb      	adds	r3, r7, r3
    6302:	781b      	ldrb	r3, [r3, #0]
    6304:	2b7f      	cmp	r3, #127	; 0x7f
    6306:	d900      	bls.n	630a <send+0x3a>
    6308:	e087      	b.n	641a <send+0x14a>
    630a:	68bb      	ldr	r3, [r7, #8]
    630c:	2b00      	cmp	r3, #0
    630e:	d100      	bne.n	6312 <send+0x42>
    6310:	e083      	b.n	641a <send+0x14a>
    6312:	230c      	movs	r3, #12
    6314:	18fb      	adds	r3, r7, r3
    6316:	881a      	ldrh	r2, [r3, #0]
    6318:	23af      	movs	r3, #175	; 0xaf
    631a:	00db      	lsls	r3, r3, #3
    631c:	429a      	cmp	r2, r3
    631e:	d900      	bls.n	6322 <send+0x52>
    6320:	e07b      	b.n	641a <send+0x14a>
    6322:	230f      	movs	r3, #15
    6324:	18fb      	adds	r3, r7, r3
    6326:	781b      	ldrb	r3, [r3, #0]
    6328:	b25b      	sxtb	r3, r3
    632a:	4a40      	ldr	r2, [pc, #256]	; (642c <send+0x15c>)
    632c:	011b      	lsls	r3, r3, #4
    632e:	18d3      	adds	r3, r2, r3
    6330:	330a      	adds	r3, #10
    6332:	781b      	ldrb	r3, [r3, #0]
    6334:	b2db      	uxtb	r3, r3
    6336:	2b01      	cmp	r3, #1
    6338:	d16f      	bne.n	641a <send+0x14a>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
    633a:	2323      	movs	r3, #35	; 0x23
    633c:	18fb      	adds	r3, r7, r3
    633e:	2245      	movs	r2, #69	; 0x45
    6340:	701a      	strb	r2, [r3, #0]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    6342:	2324      	movs	r3, #36	; 0x24
    6344:	18fb      	adds	r3, r7, r3
    6346:	2250      	movs	r2, #80	; 0x50
    6348:	801a      	strh	r2, [r3, #0]

		strSend.sock			= sock;
    634a:	2310      	movs	r3, #16
    634c:	18fb      	adds	r3, r7, r3
    634e:	220f      	movs	r2, #15
    6350:	18ba      	adds	r2, r7, r2
    6352:	7812      	ldrb	r2, [r2, #0]
    6354:	701a      	strb	r2, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    6356:	2310      	movs	r3, #16
    6358:	18fb      	adds	r3, r7, r3
    635a:	220c      	movs	r2, #12
    635c:	18ba      	adds	r2, r7, r2
    635e:	8812      	ldrh	r2, [r2, #0]
    6360:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    6362:	230f      	movs	r3, #15
    6364:	18fb      	adds	r3, r7, r3
    6366:	781b      	ldrb	r3, [r3, #0]
    6368:	b25b      	sxtb	r3, r3
    636a:	4a30      	ldr	r2, [pc, #192]	; (642c <send+0x15c>)
    636c:	011b      	lsls	r3, r3, #4
    636e:	18d3      	adds	r3, r2, r3
    6370:	3306      	adds	r3, #6
    6372:	881b      	ldrh	r3, [r3, #0]
    6374:	b29a      	uxth	r2, r3
    6376:	2310      	movs	r3, #16
    6378:	18fb      	adds	r3, r7, r3
    637a:	819a      	strh	r2, [r3, #12]

		if(sock >= TCP_SOCK_MAX)
    637c:	230f      	movs	r3, #15
    637e:	18fb      	adds	r3, r7, r3
    6380:	781b      	ldrb	r3, [r3, #0]
    6382:	b25b      	sxtb	r3, r3
    6384:	2b06      	cmp	r3, #6
    6386:	dd03      	ble.n	6390 <send+0xc0>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    6388:	2324      	movs	r3, #36	; 0x24
    638a:	18fb      	adds	r3, r7, r3
    638c:	2244      	movs	r2, #68	; 0x44
    638e:	801a      	strh	r2, [r3, #0]
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    6390:	230f      	movs	r3, #15
    6392:	18fb      	adds	r3, r7, r3
    6394:	781b      	ldrb	r3, [r3, #0]
    6396:	b25b      	sxtb	r3, r3
    6398:	4a24      	ldr	r2, [pc, #144]	; (642c <send+0x15c>)
    639a:	011b      	lsls	r3, r3, #4
    639c:	18d3      	adds	r3, r2, r3
    639e:	330b      	adds	r3, #11
    63a0:	781b      	ldrb	r3, [r3, #0]
    63a2:	b2db      	uxtb	r3, r3
    63a4:	001a      	movs	r2, r3
    63a6:	2301      	movs	r3, #1
    63a8:	4013      	ands	r3, r2
    63aa:	d00f      	beq.n	63cc <send+0xfc>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    63ac:	2323      	movs	r3, #35	; 0x23
    63ae:	18fb      	adds	r3, r7, r3
    63b0:	224c      	movs	r2, #76	; 0x4c
    63b2:	701a      	strb	r2, [r3, #0]
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    63b4:	230f      	movs	r3, #15
    63b6:	18fb      	adds	r3, r7, r3
    63b8:	2200      	movs	r2, #0
    63ba:	569a      	ldrsb	r2, [r3, r2]
    63bc:	2324      	movs	r3, #36	; 0x24
    63be:	18fb      	adds	r3, r7, r3
    63c0:	491a      	ldr	r1, [pc, #104]	; (642c <send+0x15c>)
    63c2:	0112      	lsls	r2, r2, #4
    63c4:	188a      	adds	r2, r1, r2
    63c6:	3208      	adds	r2, #8
    63c8:	8812      	ldrh	r2, [r2, #0]
    63ca:	801a      	strh	r2, [r3, #0]
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    63cc:	2323      	movs	r3, #35	; 0x23
    63ce:	18fb      	adds	r3, r7, r3
    63d0:	781b      	ldrb	r3, [r3, #0]
    63d2:	2280      	movs	r2, #128	; 0x80
    63d4:	4252      	negs	r2, r2
    63d6:	4313      	orrs	r3, r2
    63d8:	b2d9      	uxtb	r1, r3
    63da:	2310      	movs	r3, #16
    63dc:	18fa      	adds	r2, r7, r3
    63de:	2324      	movs	r3, #36	; 0x24
    63e0:	18fb      	adds	r3, r7, r3
    63e2:	881b      	ldrh	r3, [r3, #0]
    63e4:	9302      	str	r3, [sp, #8]
    63e6:	230c      	movs	r3, #12
    63e8:	18fb      	adds	r3, r7, r3
    63ea:	881b      	ldrh	r3, [r3, #0]
    63ec:	9301      	str	r3, [sp, #4]
    63ee:	68bb      	ldr	r3, [r7, #8]
    63f0:	9300      	str	r3, [sp, #0]
    63f2:	2310      	movs	r3, #16
    63f4:	2002      	movs	r0, #2
    63f6:	4c0e      	ldr	r4, [pc, #56]	; (6430 <send+0x160>)
    63f8:	47a0      	blx	r4
    63fa:	0003      	movs	r3, r0
    63fc:	001a      	movs	r2, r3
    63fe:	2326      	movs	r3, #38	; 0x26
    6400:	18fb      	adds	r3, r7, r3
    6402:	801a      	strh	r2, [r3, #0]
		if(s16Ret != SOCK_ERR_NO_ERROR)
    6404:	2326      	movs	r3, #38	; 0x26
    6406:	18fb      	adds	r3, r7, r3
    6408:	2200      	movs	r2, #0
    640a:	5e9b      	ldrsh	r3, [r3, r2]
    640c:	2b00      	cmp	r3, #0
    640e:	d004      	beq.n	641a <send+0x14a>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    6410:	2326      	movs	r3, #38	; 0x26
    6412:	18fb      	adds	r3, r7, r3
    6414:	220e      	movs	r2, #14
    6416:	4252      	negs	r2, r2
    6418:	801a      	strh	r2, [r3, #0]
		}
	}
	return s16Ret;
    641a:	2326      	movs	r3, #38	; 0x26
    641c:	18fb      	adds	r3, r7, r3
    641e:	2200      	movs	r2, #0
    6420:	5e9b      	ldrsh	r3, [r3, r2]
}
    6422:	0018      	movs	r0, r3
    6424:	46bd      	mov	sp, r7
    6426:	b00b      	add	sp, #44	; 0x2c
    6428:	bd90      	pop	{r4, r7, pc}
    642a:	46c0      	nop			; (mov r8, r8)
    642c:	20004544 	.word	0x20004544
    6430:	000021dd 	.word	0x000021dd

00006434 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    6434:	b590      	push	{r4, r7, lr}
    6436:	b08d      	sub	sp, #52	; 0x34
    6438:	af04      	add	r7, sp, #16
    643a:	60b9      	str	r1, [r7, #8]
    643c:	0011      	movs	r1, r2
    643e:	607b      	str	r3, [r7, #4]
    6440:	230f      	movs	r3, #15
    6442:	18fb      	adds	r3, r7, r3
    6444:	1c02      	adds	r2, r0, #0
    6446:	701a      	strb	r2, [r3, #0]
    6448:	230c      	movs	r3, #12
    644a:	18fb      	adds	r3, r7, r3
    644c:	1c0a      	adds	r2, r1, #0
    644e:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    6450:	231e      	movs	r3, #30
    6452:	18fb      	adds	r3, r7, r3
    6454:	2206      	movs	r2, #6
    6456:	4252      	negs	r2, r2
    6458:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    645a:	230f      	movs	r3, #15
    645c:	18fb      	adds	r3, r7, r3
    645e:	781b      	ldrb	r3, [r3, #0]
    6460:	2b7f      	cmp	r3, #127	; 0x7f
    6462:	d900      	bls.n	6466 <recv+0x32>
    6464:	e099      	b.n	659a <recv+0x166>
    6466:	68bb      	ldr	r3, [r7, #8]
    6468:	2b00      	cmp	r3, #0
    646a:	d100      	bne.n	646e <recv+0x3a>
    646c:	e095      	b.n	659a <recv+0x166>
    646e:	230c      	movs	r3, #12
    6470:	18fb      	adds	r3, r7, r3
    6472:	881b      	ldrh	r3, [r3, #0]
    6474:	2b00      	cmp	r3, #0
    6476:	d100      	bne.n	647a <recv+0x46>
    6478:	e08f      	b.n	659a <recv+0x166>
    647a:	230f      	movs	r3, #15
    647c:	18fb      	adds	r3, r7, r3
    647e:	781b      	ldrb	r3, [r3, #0]
    6480:	b25b      	sxtb	r3, r3
    6482:	4a4a      	ldr	r2, [pc, #296]	; (65ac <recv+0x178>)
    6484:	011b      	lsls	r3, r3, #4
    6486:	18d3      	adds	r3, r2, r3
    6488:	330a      	adds	r3, #10
    648a:	781b      	ldrb	r3, [r3, #0]
    648c:	b2db      	uxtb	r3, r3
    648e:	2b01      	cmp	r3, #1
    6490:	d000      	beq.n	6494 <recv+0x60>
    6492:	e082      	b.n	659a <recv+0x166>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
    6494:	231e      	movs	r3, #30
    6496:	18fb      	adds	r3, r7, r3
    6498:	2200      	movs	r2, #0
    649a:	801a      	strh	r2, [r3, #0]
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    649c:	230f      	movs	r3, #15
    649e:	18fb      	adds	r3, r7, r3
    64a0:	2200      	movs	r2, #0
    64a2:	569a      	ldrsb	r2, [r3, r2]
    64a4:	4b41      	ldr	r3, [pc, #260]	; (65ac <recv+0x178>)
    64a6:	0112      	lsls	r2, r2, #4
    64a8:	68b9      	ldr	r1, [r7, #8]
    64aa:	50d1      	str	r1, [r2, r3]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    64ac:	230f      	movs	r3, #15
    64ae:	18fb      	adds	r3, r7, r3
    64b0:	781b      	ldrb	r3, [r3, #0]
    64b2:	b25b      	sxtb	r3, r3
    64b4:	4a3d      	ldr	r2, [pc, #244]	; (65ac <recv+0x178>)
    64b6:	011b      	lsls	r3, r3, #4
    64b8:	18d3      	adds	r3, r2, r3
    64ba:	3304      	adds	r3, #4
    64bc:	220c      	movs	r2, #12
    64be:	18ba      	adds	r2, r7, r2
    64c0:	8812      	ldrh	r2, [r2, #0]
    64c2:	801a      	strh	r2, [r3, #0]

		if(!gastrSockets[sock].bIsRecvPending)
    64c4:	230f      	movs	r3, #15
    64c6:	18fb      	adds	r3, r7, r3
    64c8:	781b      	ldrb	r3, [r3, #0]
    64ca:	b25b      	sxtb	r3, r3
    64cc:	4a37      	ldr	r2, [pc, #220]	; (65ac <recv+0x178>)
    64ce:	011b      	lsls	r3, r3, #4
    64d0:	18d3      	adds	r3, r2, r3
    64d2:	330c      	adds	r3, #12
    64d4:	781b      	ldrb	r3, [r3, #0]
    64d6:	b2db      	uxtb	r3, r3
    64d8:	2b00      	cmp	r3, #0
    64da:	d15e      	bne.n	659a <recv+0x166>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
    64dc:	231d      	movs	r3, #29
    64de:	18fb      	adds	r3, r7, r3
    64e0:	2246      	movs	r2, #70	; 0x46
    64e2:	701a      	strb	r2, [r3, #0]

			gastrSockets[sock].bIsRecvPending = 1;
    64e4:	230f      	movs	r3, #15
    64e6:	18fb      	adds	r3, r7, r3
    64e8:	781b      	ldrb	r3, [r3, #0]
    64ea:	b25b      	sxtb	r3, r3
    64ec:	4a2f      	ldr	r2, [pc, #188]	; (65ac <recv+0x178>)
    64ee:	011b      	lsls	r3, r3, #4
    64f0:	18d3      	adds	r3, r2, r3
    64f2:	330c      	adds	r3, #12
    64f4:	2201      	movs	r2, #1
    64f6:	701a      	strb	r2, [r3, #0]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    64f8:	230f      	movs	r3, #15
    64fa:	18fb      	adds	r3, r7, r3
    64fc:	781b      	ldrb	r3, [r3, #0]
    64fe:	b25b      	sxtb	r3, r3
    6500:	4a2a      	ldr	r2, [pc, #168]	; (65ac <recv+0x178>)
    6502:	011b      	lsls	r3, r3, #4
    6504:	18d3      	adds	r3, r2, r3
    6506:	330b      	adds	r3, #11
    6508:	781b      	ldrb	r3, [r3, #0]
    650a:	b2db      	uxtb	r3, r3
    650c:	001a      	movs	r2, r3
    650e:	2301      	movs	r3, #1
    6510:	4013      	ands	r3, r2
    6512:	d003      	beq.n	651c <recv+0xe8>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    6514:	231d      	movs	r3, #29
    6516:	18fb      	adds	r3, r7, r3
    6518:	224d      	movs	r2, #77	; 0x4d
    651a:	701a      	strb	r2, [r3, #0]
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    651c:	687b      	ldr	r3, [r7, #4]
    651e:	2b00      	cmp	r3, #0
    6520:	d105      	bne.n	652e <recv+0xfa>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    6522:	2314      	movs	r3, #20
    6524:	18fb      	adds	r3, r7, r3
    6526:	2201      	movs	r2, #1
    6528:	4252      	negs	r2, r2
    652a:	601a      	str	r2, [r3, #0]
    652c:	e003      	b.n	6536 <recv+0x102>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    652e:	2314      	movs	r3, #20
    6530:	18fb      	adds	r3, r7, r3
    6532:	687a      	ldr	r2, [r7, #4]
    6534:	601a      	str	r2, [r3, #0]
			strRecv.sock = sock;
    6536:	2314      	movs	r3, #20
    6538:	18fb      	adds	r3, r7, r3
    653a:	220f      	movs	r2, #15
    653c:	18ba      	adds	r2, r7, r2
    653e:	7812      	ldrb	r2, [r2, #0]
    6540:	711a      	strb	r2, [r3, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    6542:	230f      	movs	r3, #15
    6544:	18fb      	adds	r3, r7, r3
    6546:	781b      	ldrb	r3, [r3, #0]
    6548:	b25b      	sxtb	r3, r3
    654a:	4a18      	ldr	r2, [pc, #96]	; (65ac <recv+0x178>)
    654c:	011b      	lsls	r3, r3, #4
    654e:	18d3      	adds	r3, r2, r3
    6550:	3306      	adds	r3, #6
    6552:	881b      	ldrh	r3, [r3, #0]
    6554:	b29a      	uxth	r2, r3
    6556:	2314      	movs	r3, #20
    6558:	18fb      	adds	r3, r7, r3
    655a:	80da      	strh	r2, [r3, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    655c:	2314      	movs	r3, #20
    655e:	18fa      	adds	r2, r7, r3
    6560:	231d      	movs	r3, #29
    6562:	18fb      	adds	r3, r7, r3
    6564:	7819      	ldrb	r1, [r3, #0]
    6566:	2300      	movs	r3, #0
    6568:	9302      	str	r3, [sp, #8]
    656a:	2300      	movs	r3, #0
    656c:	9301      	str	r3, [sp, #4]
    656e:	2300      	movs	r3, #0
    6570:	9300      	str	r3, [sp, #0]
    6572:	2308      	movs	r3, #8
    6574:	2002      	movs	r0, #2
    6576:	4c0e      	ldr	r4, [pc, #56]	; (65b0 <recv+0x17c>)
    6578:	47a0      	blx	r4
    657a:	0003      	movs	r3, r0
    657c:	001a      	movs	r2, r3
    657e:	231e      	movs	r3, #30
    6580:	18fb      	adds	r3, r7, r3
    6582:	801a      	strh	r2, [r3, #0]
			if(s16Ret != SOCK_ERR_NO_ERROR)
    6584:	231e      	movs	r3, #30
    6586:	18fb      	adds	r3, r7, r3
    6588:	2200      	movs	r2, #0
    658a:	5e9b      	ldrsh	r3, [r3, r2]
    658c:	2b00      	cmp	r3, #0
    658e:	d004      	beq.n	659a <recv+0x166>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    6590:	231e      	movs	r3, #30
    6592:	18fb      	adds	r3, r7, r3
    6594:	220e      	movs	r2, #14
    6596:	4252      	negs	r2, r2
    6598:	801a      	strh	r2, [r3, #0]
			}
		}
	}
	return s16Ret;
    659a:	231e      	movs	r3, #30
    659c:	18fb      	adds	r3, r7, r3
    659e:	2200      	movs	r2, #0
    65a0:	5e9b      	ldrsh	r3, [r3, r2]
}
    65a2:	0018      	movs	r0, r3
    65a4:	46bd      	mov	sp, r7
    65a6:	b009      	add	sp, #36	; 0x24
    65a8:	bd90      	pop	{r4, r7, pc}
    65aa:	46c0      	nop			; (mov r8, r8)
    65ac:	20004544 	.word	0x20004544
    65b0:	000021dd 	.word	0x000021dd

000065b4 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    65b4:	b5b0      	push	{r4, r5, r7, lr}
    65b6:	b088      	sub	sp, #32
    65b8:	af04      	add	r7, sp, #16
    65ba:	0002      	movs	r2, r0
    65bc:	1dfb      	adds	r3, r7, #7
    65be:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    65c0:	230f      	movs	r3, #15
    65c2:	18fb      	adds	r3, r7, r3
    65c4:	22fa      	movs	r2, #250	; 0xfa
    65c6:	701a      	strb	r2, [r3, #0]
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    65c8:	1dfb      	adds	r3, r7, #7
    65ca:	781b      	ldrb	r3, [r3, #0]
    65cc:	2b7f      	cmp	r3, #127	; 0x7f
    65ce:	d86a      	bhi.n	66a6 <close+0xf2>
    65d0:	1dfb      	adds	r3, r7, #7
    65d2:	781b      	ldrb	r3, [r3, #0]
    65d4:	b25b      	sxtb	r3, r3
    65d6:	4a38      	ldr	r2, [pc, #224]	; (66b8 <close+0x104>)
    65d8:	011b      	lsls	r3, r3, #4
    65da:	18d3      	adds	r3, r2, r3
    65dc:	330a      	adds	r3, #10
    65de:	781b      	ldrb	r3, [r3, #0]
    65e0:	b2db      	uxtb	r3, r3
    65e2:	2b01      	cmp	r3, #1
    65e4:	d15f      	bne.n	66a6 <close+0xf2>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    65e6:	230e      	movs	r3, #14
    65e8:	18fb      	adds	r3, r7, r3
    65ea:	2249      	movs	r2, #73	; 0x49
    65ec:	701a      	strb	r2, [r3, #0]
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    65ee:	2308      	movs	r3, #8
    65f0:	18fb      	adds	r3, r7, r3
    65f2:	1dfa      	adds	r2, r7, #7
    65f4:	7812      	ldrb	r2, [r2, #0]
    65f6:	701a      	strb	r2, [r3, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    65f8:	1dfb      	adds	r3, r7, #7
    65fa:	781b      	ldrb	r3, [r3, #0]
    65fc:	b25b      	sxtb	r3, r3
    65fe:	4a2e      	ldr	r2, [pc, #184]	; (66b8 <close+0x104>)
    6600:	011b      	lsls	r3, r3, #4
    6602:	18d3      	adds	r3, r2, r3
    6604:	3306      	adds	r3, #6
    6606:	881b      	ldrh	r3, [r3, #0]
    6608:	b29a      	uxth	r2, r3
    660a:	2308      	movs	r3, #8
    660c:	18fb      	adds	r3, r7, r3
    660e:	805a      	strh	r2, [r3, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    6610:	1dfb      	adds	r3, r7, #7
    6612:	781b      	ldrb	r3, [r3, #0]
    6614:	b25b      	sxtb	r3, r3
    6616:	4a28      	ldr	r2, [pc, #160]	; (66b8 <close+0x104>)
    6618:	011b      	lsls	r3, r3, #4
    661a:	18d3      	adds	r3, r2, r3
    661c:	330a      	adds	r3, #10
    661e:	2200      	movs	r2, #0
    6620:	701a      	strb	r2, [r3, #0]
		gastrSockets[sock].u16SessionID =0;
    6622:	1dfb      	adds	r3, r7, #7
    6624:	781b      	ldrb	r3, [r3, #0]
    6626:	b25b      	sxtb	r3, r3
    6628:	4a23      	ldr	r2, [pc, #140]	; (66b8 <close+0x104>)
    662a:	011b      	lsls	r3, r3, #4
    662c:	18d3      	adds	r3, r2, r3
    662e:	3306      	adds	r3, #6
    6630:	2200      	movs	r2, #0
    6632:	801a      	strh	r2, [r3, #0]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    6634:	1dfb      	adds	r3, r7, #7
    6636:	781b      	ldrb	r3, [r3, #0]
    6638:	b25b      	sxtb	r3, r3
    663a:	4a1f      	ldr	r2, [pc, #124]	; (66b8 <close+0x104>)
    663c:	011b      	lsls	r3, r3, #4
    663e:	18d3      	adds	r3, r2, r3
    6640:	330b      	adds	r3, #11
    6642:	781b      	ldrb	r3, [r3, #0]
    6644:	b2db      	uxtb	r3, r3
    6646:	001a      	movs	r2, r3
    6648:	2301      	movs	r3, #1
    664a:	4013      	ands	r3, r2
    664c:	d003      	beq.n	6656 <close+0xa2>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    664e:	230e      	movs	r3, #14
    6650:	18fb      	adds	r3, r7, r3
    6652:	224e      	movs	r2, #78	; 0x4e
    6654:	701a      	strb	r2, [r3, #0]
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    6656:	230f      	movs	r3, #15
    6658:	18fc      	adds	r4, r7, r3
    665a:	2308      	movs	r3, #8
    665c:	18fa      	adds	r2, r7, r3
    665e:	230e      	movs	r3, #14
    6660:	18fb      	adds	r3, r7, r3
    6662:	7819      	ldrb	r1, [r3, #0]
    6664:	2300      	movs	r3, #0
    6666:	9302      	str	r3, [sp, #8]
    6668:	2300      	movs	r3, #0
    666a:	9301      	str	r3, [sp, #4]
    666c:	2300      	movs	r3, #0
    666e:	9300      	str	r3, [sp, #0]
    6670:	2304      	movs	r3, #4
    6672:	2002      	movs	r0, #2
    6674:	4d11      	ldr	r5, [pc, #68]	; (66bc <close+0x108>)
    6676:	47a8      	blx	r5
    6678:	0003      	movs	r3, r0
    667a:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    667c:	230f      	movs	r3, #15
    667e:	18fb      	adds	r3, r7, r3
    6680:	781b      	ldrb	r3, [r3, #0]
    6682:	b25b      	sxtb	r3, r3
    6684:	2b00      	cmp	r3, #0
    6686:	d003      	beq.n	6690 <close+0xdc>
		{
			s8Ret = SOCK_ERR_INVALID;
    6688:	230f      	movs	r3, #15
    668a:	18fb      	adds	r3, r7, r3
    668c:	22f7      	movs	r2, #247	; 0xf7
    668e:	701a      	strb	r2, [r3, #0]
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    6690:	1dfb      	adds	r3, r7, #7
    6692:	781b      	ldrb	r3, [r3, #0]
    6694:	b25b      	sxtb	r3, r3
    6696:	011a      	lsls	r2, r3, #4
    6698:	4b07      	ldr	r3, [pc, #28]	; (66b8 <close+0x104>)
    669a:	18d3      	adds	r3, r2, r3
    669c:	2210      	movs	r2, #16
    669e:	2100      	movs	r1, #0
    66a0:	0018      	movs	r0, r3
    66a2:	4b07      	ldr	r3, [pc, #28]	; (66c0 <close+0x10c>)
    66a4:	4798      	blx	r3
	}
	return s8Ret;
    66a6:	230f      	movs	r3, #15
    66a8:	18fb      	adds	r3, r7, r3
    66aa:	781b      	ldrb	r3, [r3, #0]
    66ac:	b25b      	sxtb	r3, r3
}
    66ae:	0018      	movs	r0, r3
    66b0:	46bd      	mov	sp, r7
    66b2:	b004      	add	sp, #16
    66b4:	bdb0      	pop	{r4, r5, r7, pc}
    66b6:	46c0      	nop			; (mov r8, r8)
    66b8:	20004544 	.word	0x20004544
    66bc:	000021dd 	.word	0x000021dd
    66c0:	00001e01 	.word	0x00001e01

000066c4 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    66c4:	b5b0      	push	{r4, r5, r7, lr}
    66c6:	b088      	sub	sp, #32
    66c8:	af04      	add	r7, sp, #16
    66ca:	6078      	str	r0, [r7, #4]
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    66cc:	230f      	movs	r3, #15
    66ce:	18fb      	adds	r3, r7, r3
    66d0:	22fa      	movs	r2, #250	; 0xfa
    66d2:	701a      	strb	r2, [r3, #0]
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    66d4:	687b      	ldr	r3, [r7, #4]
    66d6:	0018      	movs	r0, r3
    66d8:	4b19      	ldr	r3, [pc, #100]	; (6740 <gethostbyname+0x7c>)
    66da:	4798      	blx	r3
    66dc:	0003      	movs	r3, r0
    66de:	001a      	movs	r2, r3
    66e0:	230e      	movs	r3, #14
    66e2:	18fb      	adds	r3, r7, r3
    66e4:	701a      	strb	r2, [r3, #0]
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    66e6:	230e      	movs	r3, #14
    66e8:	18fb      	adds	r3, r7, r3
    66ea:	781b      	ldrb	r3, [r3, #0]
    66ec:	2b40      	cmp	r3, #64	; 0x40
    66ee:	d81f      	bhi.n	6730 <gethostbyname+0x6c>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE|M2M_REQ_DATA_PKT, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    66f0:	230e      	movs	r3, #14
    66f2:	18fb      	adds	r3, r7, r3
    66f4:	781b      	ldrb	r3, [r3, #0]
    66f6:	b29b      	uxth	r3, r3
    66f8:	3301      	adds	r3, #1
    66fa:	b299      	uxth	r1, r3
    66fc:	230f      	movs	r3, #15
    66fe:	18fc      	adds	r4, r7, r3
    6700:	687a      	ldr	r2, [r7, #4]
    6702:	2300      	movs	r3, #0
    6704:	9302      	str	r3, [sp, #8]
    6706:	2300      	movs	r3, #0
    6708:	9301      	str	r3, [sp, #4]
    670a:	2300      	movs	r3, #0
    670c:	9300      	str	r3, [sp, #0]
    670e:	000b      	movs	r3, r1
    6710:	21ca      	movs	r1, #202	; 0xca
    6712:	2002      	movs	r0, #2
    6714:	4d0b      	ldr	r5, [pc, #44]	; (6744 <gethostbyname+0x80>)
    6716:	47a8      	blx	r5
    6718:	0003      	movs	r3, r0
    671a:	7023      	strb	r3, [r4, #0]
		if(s8Err != SOCK_ERR_NO_ERROR)
    671c:	230f      	movs	r3, #15
    671e:	18fb      	adds	r3, r7, r3
    6720:	781b      	ldrb	r3, [r3, #0]
    6722:	b25b      	sxtb	r3, r3
    6724:	2b00      	cmp	r3, #0
    6726:	d003      	beq.n	6730 <gethostbyname+0x6c>
		{
			s8Err = SOCK_ERR_INVALID;
    6728:	230f      	movs	r3, #15
    672a:	18fb      	adds	r3, r7, r3
    672c:	22f7      	movs	r2, #247	; 0xf7
    672e:	701a      	strb	r2, [r3, #0]
		}
	}
	return s8Err;
    6730:	230f      	movs	r3, #15
    6732:	18fb      	adds	r3, r7, r3
    6734:	781b      	ldrb	r3, [r3, #0]
    6736:	b25b      	sxtb	r3, r3
}
    6738:	0018      	movs	r0, r3
    673a:	46bd      	mov	sp, r7
    673c:	b004      	add	sp, #16
    673e:	bdb0      	pop	{r4, r5, r7, pc}
    6740:	00001e41 	.word	0x00001e41
    6744:	000021dd 	.word	0x000021dd

00006748 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
    6748:	b580      	push	{r7, lr}
    674a:	b082      	sub	sp, #8
    674c:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    674e:	003b      	movs	r3, r7
    6750:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
    6752:	687b      	ldr	r3, [r7, #4]
    6754:	22b9      	movs	r2, #185	; 0xb9
    6756:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    6758:	4b13      	ldr	r3, [pc, #76]	; (67a8 <spi_flash_enter_low_power_mode+0x60>)
    675a:	2100      	movs	r1, #0
    675c:	0018      	movs	r0, r3
    675e:	4b13      	ldr	r3, [pc, #76]	; (67ac <spi_flash_enter_low_power_mode+0x64>)
    6760:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    6762:	687b      	ldr	r3, [r7, #4]
    6764:	781b      	ldrb	r3, [r3, #0]
    6766:	001a      	movs	r2, r3
    6768:	4b11      	ldr	r3, [pc, #68]	; (67b0 <spi_flash_enter_low_power_mode+0x68>)
    676a:	0011      	movs	r1, r2
    676c:	0018      	movs	r0, r3
    676e:	4b0f      	ldr	r3, [pc, #60]	; (67ac <spi_flash_enter_low_power_mode+0x64>)
    6770:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    6772:	4b10      	ldr	r3, [pc, #64]	; (67b4 <spi_flash_enter_low_power_mode+0x6c>)
    6774:	2101      	movs	r1, #1
    6776:	0018      	movs	r0, r3
    6778:	4b0c      	ldr	r3, [pc, #48]	; (67ac <spi_flash_enter_low_power_mode+0x64>)
    677a:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    677c:	4b0e      	ldr	r3, [pc, #56]	; (67b8 <spi_flash_enter_low_power_mode+0x70>)
    677e:	2100      	movs	r1, #0
    6780:	0018      	movs	r0, r3
    6782:	4b0a      	ldr	r3, [pc, #40]	; (67ac <spi_flash_enter_low_power_mode+0x64>)
    6784:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    6786:	4b0d      	ldr	r3, [pc, #52]	; (67bc <spi_flash_enter_low_power_mode+0x74>)
    6788:	2181      	movs	r1, #129	; 0x81
    678a:	0018      	movs	r0, r3
    678c:	4b07      	ldr	r3, [pc, #28]	; (67ac <spi_flash_enter_low_power_mode+0x64>)
    678e:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    6790:	46c0      	nop			; (mov r8, r8)
    6792:	4b0b      	ldr	r3, [pc, #44]	; (67c0 <spi_flash_enter_low_power_mode+0x78>)
    6794:	0018      	movs	r0, r3
    6796:	4b0b      	ldr	r3, [pc, #44]	; (67c4 <spi_flash_enter_low_power_mode+0x7c>)
    6798:	4798      	blx	r3
    679a:	1e03      	subs	r3, r0, #0
    679c:	2b01      	cmp	r3, #1
    679e:	d1f8      	bne.n	6792 <spi_flash_enter_low_power_mode+0x4a>
}
    67a0:	46c0      	nop			; (mov r8, r8)
    67a2:	46bd      	mov	sp, r7
    67a4:	b002      	add	sp, #8
    67a6:	bd80      	pop	{r7, pc}
    67a8:	00010208 	.word	0x00010208
    67ac:	00004141 	.word	0x00004141
    67b0:	0001020c 	.word	0x0001020c
    67b4:	00010214 	.word	0x00010214
    67b8:	0001021c 	.word	0x0001021c
    67bc:	00010204 	.word	0x00010204
    67c0:	00010218 	.word	0x00010218
    67c4:	000040fd 	.word	0x000040fd

000067c8 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
    67c8:	b580      	push	{r7, lr}
    67ca:	b082      	sub	sp, #8
    67cc:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    67ce:	003b      	movs	r3, r7
    67d0:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
    67d2:	687b      	ldr	r3, [r7, #4]
    67d4:	22ab      	movs	r2, #171	; 0xab
    67d6:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    67d8:	4b13      	ldr	r3, [pc, #76]	; (6828 <spi_flash_leave_low_power_mode+0x60>)
    67da:	2100      	movs	r1, #0
    67dc:	0018      	movs	r0, r3
    67de:	4b13      	ldr	r3, [pc, #76]	; (682c <spi_flash_leave_low_power_mode+0x64>)
    67e0:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    67e2:	687b      	ldr	r3, [r7, #4]
    67e4:	781b      	ldrb	r3, [r3, #0]
    67e6:	001a      	movs	r2, r3
    67e8:	4b11      	ldr	r3, [pc, #68]	; (6830 <spi_flash_leave_low_power_mode+0x68>)
    67ea:	0011      	movs	r1, r2
    67ec:	0018      	movs	r0, r3
    67ee:	4b0f      	ldr	r3, [pc, #60]	; (682c <spi_flash_leave_low_power_mode+0x64>)
    67f0:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    67f2:	4b10      	ldr	r3, [pc, #64]	; (6834 <spi_flash_leave_low_power_mode+0x6c>)
    67f4:	2101      	movs	r1, #1
    67f6:	0018      	movs	r0, r3
    67f8:	4b0c      	ldr	r3, [pc, #48]	; (682c <spi_flash_leave_low_power_mode+0x64>)
    67fa:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    67fc:	4b0e      	ldr	r3, [pc, #56]	; (6838 <spi_flash_leave_low_power_mode+0x70>)
    67fe:	2100      	movs	r1, #0
    6800:	0018      	movs	r0, r3
    6802:	4b0a      	ldr	r3, [pc, #40]	; (682c <spi_flash_leave_low_power_mode+0x64>)
    6804:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    6806:	4b0d      	ldr	r3, [pc, #52]	; (683c <spi_flash_leave_low_power_mode+0x74>)
    6808:	2181      	movs	r1, #129	; 0x81
    680a:	0018      	movs	r0, r3
    680c:	4b07      	ldr	r3, [pc, #28]	; (682c <spi_flash_leave_low_power_mode+0x64>)
    680e:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    6810:	46c0      	nop			; (mov r8, r8)
    6812:	4b0b      	ldr	r3, [pc, #44]	; (6840 <spi_flash_leave_low_power_mode+0x78>)
    6814:	0018      	movs	r0, r3
    6816:	4b0b      	ldr	r3, [pc, #44]	; (6844 <spi_flash_leave_low_power_mode+0x7c>)
    6818:	4798      	blx	r3
    681a:	1e03      	subs	r3, r0, #0
    681c:	2b01      	cmp	r3, #1
    681e:	d1f8      	bne.n	6812 <spi_flash_leave_low_power_mode+0x4a>
}
    6820:	46c0      	nop			; (mov r8, r8)
    6822:	46bd      	mov	sp, r7
    6824:	b002      	add	sp, #8
    6826:	bd80      	pop	{r7, pc}
    6828:	00010208 	.word	0x00010208
    682c:	00004141 	.word	0x00004141
    6830:	0001020c 	.word	0x0001020c
    6834:	00010214 	.word	0x00010214
    6838:	0001021c 	.word	0x0001021c
    683c:	00010204 	.word	0x00010204
    6840:	00010218 	.word	0x00010218
    6844:	000040fd 	.word	0x000040fd

00006848 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
    6848:	b590      	push	{r4, r7, lr}
    684a:	b085      	sub	sp, #20
    684c:	af00      	add	r7, sp, #0
    684e:	0002      	movs	r2, r0
    6850:	1dfb      	adds	r3, r7, #7
    6852:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = M2M_SUCCESS;
    6854:	230f      	movs	r3, #15
    6856:	18fb      	adds	r3, r7, r3
    6858:	2200      	movs	r2, #0
    685a:	701a      	strb	r2, [r3, #0]
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    685c:	4b24      	ldr	r3, [pc, #144]	; (68f0 <spi_flash_enable+0xa8>)
    685e:	4798      	blx	r3
    6860:	0003      	movs	r3, r0
    6862:	051b      	lsls	r3, r3, #20
    6864:	0d1b      	lsrs	r3, r3, #20
    6866:	4a23      	ldr	r2, [pc, #140]	; (68f4 <spi_flash_enable+0xac>)
    6868:	4293      	cmp	r3, r2
    686a:	d938      	bls.n	68de <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    686c:	230f      	movs	r3, #15
    686e:	18fc      	adds	r4, r7, r3
    6870:	2308      	movs	r3, #8
    6872:	18fb      	adds	r3, r7, r3
    6874:	4a20      	ldr	r2, [pc, #128]	; (68f8 <spi_flash_enable+0xb0>)
    6876:	0019      	movs	r1, r3
    6878:	0010      	movs	r0, r2
    687a:	4b20      	ldr	r3, [pc, #128]	; (68fc <spi_flash_enable+0xb4>)
    687c:	4798      	blx	r3
    687e:	0003      	movs	r3, r0
    6880:	7023      	strb	r3, [r4, #0]
		if(s8Ret != M2M_SUCCESS) {
    6882:	230f      	movs	r3, #15
    6884:	18fb      	adds	r3, r7, r3
    6886:	781b      	ldrb	r3, [r3, #0]
    6888:	b25b      	sxtb	r3, r3
    688a:	2b00      	cmp	r3, #0
    688c:	d126      	bne.n	68dc <spi_flash_enable+0x94>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
    688e:	68bb      	ldr	r3, [r7, #8]
    6890:	4a1b      	ldr	r2, [pc, #108]	; (6900 <spi_flash_enable+0xb8>)
    6892:	4013      	ands	r3, r2
    6894:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x1111ul) << 12);
    6896:	68bb      	ldr	r3, [r7, #8]
    6898:	4a1a      	ldr	r2, [pc, #104]	; (6904 <spi_flash_enable+0xbc>)
    689a:	4313      	orrs	r3, r2
    689c:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    689e:	68bb      	ldr	r3, [r7, #8]
    68a0:	4a15      	ldr	r2, [pc, #84]	; (68f8 <spi_flash_enable+0xb0>)
    68a2:	0019      	movs	r1, r3
    68a4:	0010      	movs	r0, r2
    68a6:	4b18      	ldr	r3, [pc, #96]	; (6908 <spi_flash_enable+0xc0>)
    68a8:	4798      	blx	r3
		if(enable) {
    68aa:	1dfb      	adds	r3, r7, #7
    68ac:	781b      	ldrb	r3, [r3, #0]
    68ae:	2b00      	cmp	r3, #0
    68b0:	d002      	beq.n	68b8 <spi_flash_enable+0x70>
			spi_flash_leave_low_power_mode();
    68b2:	4b16      	ldr	r3, [pc, #88]	; (690c <spi_flash_enable+0xc4>)
    68b4:	4798      	blx	r3
    68b6:	e001      	b.n	68bc <spi_flash_enable+0x74>
		} else {
			spi_flash_enter_low_power_mode();
    68b8:	4b15      	ldr	r3, [pc, #84]	; (6910 <spi_flash_enable+0xc8>)
    68ba:	4798      	blx	r3
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
    68bc:	68bb      	ldr	r3, [r7, #8]
    68be:	4a10      	ldr	r2, [pc, #64]	; (6900 <spi_flash_enable+0xb8>)
    68c0:	4013      	ands	r3, r2
    68c2:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x0010ul) << 12);
    68c4:	68bb      	ldr	r3, [r7, #8]
    68c6:	2280      	movs	r2, #128	; 0x80
    68c8:	0252      	lsls	r2, r2, #9
    68ca:	4313      	orrs	r3, r2
    68cc:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    68ce:	68bb      	ldr	r3, [r7, #8]
    68d0:	4a09      	ldr	r2, [pc, #36]	; (68f8 <spi_flash_enable+0xb0>)
    68d2:	0019      	movs	r1, r3
    68d4:	0010      	movs	r0, r2
    68d6:	4b0c      	ldr	r3, [pc, #48]	; (6908 <spi_flash_enable+0xc0>)
    68d8:	4798      	blx	r3
    68da:	e000      	b.n	68de <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
		if(s8Ret != M2M_SUCCESS) {
			goto ERR1;
    68dc:	46c0      	nop			; (mov r8, r8)
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
    68de:	230f      	movs	r3, #15
    68e0:	18fb      	adds	r3, r7, r3
    68e2:	781b      	ldrb	r3, [r3, #0]
    68e4:	b25b      	sxtb	r3, r3
}
    68e6:	0018      	movs	r0, r3
    68e8:	46bd      	mov	sp, r7
    68ea:	b005      	add	sp, #20
    68ec:	bd90      	pop	{r4, r7, pc}
    68ee:	46c0      	nop			; (mov r8, r8)
    68f0:	00003a89 	.word	0x00003a89
    68f4:	0000039f 	.word	0x0000039f
    68f8:	00001410 	.word	0x00001410
    68fc:	0000411d 	.word	0x0000411d
    6900:	f8888fff 	.word	0xf8888fff
    6904:	01111000 	.word	0x01111000
    6908:	00004141 	.word	0x00004141
    690c:	000067c9 	.word	0x000067c9
    6910:	00006749 	.word	0x00006749

00006914 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    6914:	b580      	push	{r7, lr}
    6916:	b082      	sub	sp, #8
    6918:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    691a:	4b10      	ldr	r3, [pc, #64]	; (695c <cpu_irq_enter_critical+0x48>)
    691c:	681b      	ldr	r3, [r3, #0]
    691e:	2b00      	cmp	r3, #0
    6920:	d112      	bne.n	6948 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6922:	f3ef 8310 	mrs	r3, PRIMASK
    6926:	607b      	str	r3, [r7, #4]
  return(result);
    6928:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    692a:	2b00      	cmp	r3, #0
    692c:	d109      	bne.n	6942 <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    692e:	b672      	cpsid	i
    6930:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    6934:	4b0a      	ldr	r3, [pc, #40]	; (6960 <cpu_irq_enter_critical+0x4c>)
    6936:	2200      	movs	r2, #0
    6938:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    693a:	4b0a      	ldr	r3, [pc, #40]	; (6964 <cpu_irq_enter_critical+0x50>)
    693c:	2201      	movs	r2, #1
    693e:	701a      	strb	r2, [r3, #0]
    6940:	e002      	b.n	6948 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    6942:	4b08      	ldr	r3, [pc, #32]	; (6964 <cpu_irq_enter_critical+0x50>)
    6944:	2200      	movs	r2, #0
    6946:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    6948:	4b04      	ldr	r3, [pc, #16]	; (695c <cpu_irq_enter_critical+0x48>)
    694a:	681b      	ldr	r3, [r3, #0]
    694c:	1c5a      	adds	r2, r3, #1
    694e:	4b03      	ldr	r3, [pc, #12]	; (695c <cpu_irq_enter_critical+0x48>)
    6950:	601a      	str	r2, [r3, #0]
}
    6952:	46c0      	nop			; (mov r8, r8)
    6954:	46bd      	mov	sp, r7
    6956:	b002      	add	sp, #8
    6958:	bd80      	pop	{r7, pc}
    695a:	46c0      	nop			; (mov r8, r8)
    695c:	20000100 	.word	0x20000100
    6960:	20000014 	.word	0x20000014
    6964:	20000104 	.word	0x20000104

00006968 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    6968:	b580      	push	{r7, lr}
    696a:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    696c:	4b0b      	ldr	r3, [pc, #44]	; (699c <cpu_irq_leave_critical+0x34>)
    696e:	681b      	ldr	r3, [r3, #0]
    6970:	1e5a      	subs	r2, r3, #1
    6972:	4b0a      	ldr	r3, [pc, #40]	; (699c <cpu_irq_leave_critical+0x34>)
    6974:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    6976:	4b09      	ldr	r3, [pc, #36]	; (699c <cpu_irq_leave_critical+0x34>)
    6978:	681b      	ldr	r3, [r3, #0]
    697a:	2b00      	cmp	r3, #0
    697c:	d10a      	bne.n	6994 <cpu_irq_leave_critical+0x2c>
    697e:	4b08      	ldr	r3, [pc, #32]	; (69a0 <cpu_irq_leave_critical+0x38>)
    6980:	781b      	ldrb	r3, [r3, #0]
    6982:	b2db      	uxtb	r3, r3
    6984:	2b00      	cmp	r3, #0
    6986:	d005      	beq.n	6994 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    6988:	4b06      	ldr	r3, [pc, #24]	; (69a4 <cpu_irq_leave_critical+0x3c>)
    698a:	2201      	movs	r2, #1
    698c:	701a      	strb	r2, [r3, #0]
    698e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    6992:	b662      	cpsie	i
	}
}
    6994:	46c0      	nop			; (mov r8, r8)
    6996:	46bd      	mov	sp, r7
    6998:	bd80      	pop	{r7, pc}
    699a:	46c0      	nop			; (mov r8, r8)
    699c:	20000100 	.word	0x20000100
    69a0:	20000104 	.word	0x20000104
    69a4:	20000014 	.word	0x20000014

000069a8 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    69a8:	b580      	push	{r7, lr}
    69aa:	b084      	sub	sp, #16
    69ac:	af00      	add	r7, sp, #0
    69ae:	0002      	movs	r2, r0
    69b0:	1dfb      	adds	r3, r7, #7
    69b2:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    69b4:	230f      	movs	r3, #15
    69b6:	18fb      	adds	r3, r7, r3
    69b8:	1dfa      	adds	r2, r7, #7
    69ba:	7812      	ldrb	r2, [r2, #0]
    69bc:	09d2      	lsrs	r2, r2, #7
    69be:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    69c0:	230e      	movs	r3, #14
    69c2:	18fb      	adds	r3, r7, r3
    69c4:	1dfa      	adds	r2, r7, #7
    69c6:	7812      	ldrb	r2, [r2, #0]
    69c8:	0952      	lsrs	r2, r2, #5
    69ca:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    69cc:	4b0d      	ldr	r3, [pc, #52]	; (6a04 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    69ce:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    69d0:	230f      	movs	r3, #15
    69d2:	18fb      	adds	r3, r7, r3
    69d4:	781b      	ldrb	r3, [r3, #0]
    69d6:	2b00      	cmp	r3, #0
    69d8:	d10f      	bne.n	69fa <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    69da:	230f      	movs	r3, #15
    69dc:	18fb      	adds	r3, r7, r3
    69de:	781b      	ldrb	r3, [r3, #0]
    69e0:	009b      	lsls	r3, r3, #2
    69e2:	2210      	movs	r2, #16
    69e4:	4694      	mov	ip, r2
    69e6:	44bc      	add	ip, r7
    69e8:	4463      	add	r3, ip
    69ea:	3b08      	subs	r3, #8
    69ec:	681a      	ldr	r2, [r3, #0]
    69ee:	230e      	movs	r3, #14
    69f0:	18fb      	adds	r3, r7, r3
    69f2:	781b      	ldrb	r3, [r3, #0]
    69f4:	01db      	lsls	r3, r3, #7
    69f6:	18d3      	adds	r3, r2, r3
    69f8:	e000      	b.n	69fc <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    69fa:	2300      	movs	r3, #0
	}
}
    69fc:	0018      	movs	r0, r3
    69fe:	46bd      	mov	sp, r7
    6a00:	b004      	add	sp, #16
    6a02:	bd80      	pop	{r7, pc}
    6a04:	41004400 	.word	0x41004400

00006a08 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    6a08:	b580      	push	{r7, lr}
    6a0a:	b082      	sub	sp, #8
    6a0c:	af00      	add	r7, sp, #0
    6a0e:	0002      	movs	r2, r0
    6a10:	1dfb      	adds	r3, r7, #7
    6a12:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    6a14:	1dfb      	adds	r3, r7, #7
    6a16:	781b      	ldrb	r3, [r3, #0]
    6a18:	0018      	movs	r0, r3
    6a1a:	4b03      	ldr	r3, [pc, #12]	; (6a28 <port_get_group_from_gpio_pin+0x20>)
    6a1c:	4798      	blx	r3
    6a1e:	0003      	movs	r3, r0
}
    6a20:	0018      	movs	r0, r3
    6a22:	46bd      	mov	sp, r7
    6a24:	b002      	add	sp, #8
    6a26:	bd80      	pop	{r7, pc}
    6a28:	000069a9 	.word	0x000069a9

00006a2c <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    6a2c:	b580      	push	{r7, lr}
    6a2e:	b082      	sub	sp, #8
    6a30:	af00      	add	r7, sp, #0
    6a32:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    6a34:	687b      	ldr	r3, [r7, #4]
    6a36:	2200      	movs	r2, #0
    6a38:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    6a3a:	687b      	ldr	r3, [r7, #4]
    6a3c:	2201      	movs	r2, #1
    6a3e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    6a40:	687b      	ldr	r3, [r7, #4]
    6a42:	2200      	movs	r2, #0
    6a44:	709a      	strb	r2, [r3, #2]
}
    6a46:	46c0      	nop			; (mov r8, r8)
    6a48:	46bd      	mov	sp, r7
    6a4a:	b002      	add	sp, #8
    6a4c:	bd80      	pop	{r7, pc}
    6a4e:	46c0      	nop			; (mov r8, r8)

00006a50 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    6a50:	b580      	push	{r7, lr}
    6a52:	b084      	sub	sp, #16
    6a54:	af00      	add	r7, sp, #0
    6a56:	0002      	movs	r2, r0
    6a58:	1dfb      	adds	r3, r7, #7
    6a5a:	701a      	strb	r2, [r3, #0]
    6a5c:	1dbb      	adds	r3, r7, #6
    6a5e:	1c0a      	adds	r2, r1, #0
    6a60:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    6a62:	1dfb      	adds	r3, r7, #7
    6a64:	781b      	ldrb	r3, [r3, #0]
    6a66:	0018      	movs	r0, r3
    6a68:	4b0d      	ldr	r3, [pc, #52]	; (6aa0 <port_pin_set_output_level+0x50>)
    6a6a:	4798      	blx	r3
    6a6c:	0003      	movs	r3, r0
    6a6e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    6a70:	1dfb      	adds	r3, r7, #7
    6a72:	781b      	ldrb	r3, [r3, #0]
    6a74:	221f      	movs	r2, #31
    6a76:	4013      	ands	r3, r2
    6a78:	2201      	movs	r2, #1
    6a7a:	409a      	lsls	r2, r3
    6a7c:	0013      	movs	r3, r2
    6a7e:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    6a80:	1dbb      	adds	r3, r7, #6
    6a82:	781b      	ldrb	r3, [r3, #0]
    6a84:	2b00      	cmp	r3, #0
    6a86:	d003      	beq.n	6a90 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    6a88:	68fb      	ldr	r3, [r7, #12]
    6a8a:	68ba      	ldr	r2, [r7, #8]
    6a8c:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    6a8e:	e002      	b.n	6a96 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    6a90:	68fb      	ldr	r3, [r7, #12]
    6a92:	68ba      	ldr	r2, [r7, #8]
    6a94:	615a      	str	r2, [r3, #20]
	}
}
    6a96:	46c0      	nop			; (mov r8, r8)
    6a98:	46bd      	mov	sp, r7
    6a9a:	b004      	add	sp, #16
    6a9c:	bd80      	pop	{r7, pc}
    6a9e:	46c0      	nop			; (mov r8, r8)
    6aa0:	00006a09 	.word	0x00006a09

00006aa4 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    6aa4:	b580      	push	{r7, lr}
    6aa6:	b082      	sub	sp, #8
    6aa8:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    6aaa:	1d3b      	adds	r3, r7, #4
    6aac:	0018      	movs	r0, r3
    6aae:	4b0e      	ldr	r3, [pc, #56]	; (6ae8 <system_board_init+0x44>)
    6ab0:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6ab2:	1d3b      	adds	r3, r7, #4
    6ab4:	2201      	movs	r2, #1
    6ab6:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    6ab8:	1d3b      	adds	r3, r7, #4
    6aba:	0019      	movs	r1, r3
    6abc:	2017      	movs	r0, #23
    6abe:	4b0b      	ldr	r3, [pc, #44]	; (6aec <system_board_init+0x48>)
    6ac0:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
    6ac2:	2101      	movs	r1, #1
    6ac4:	2017      	movs	r0, #23
    6ac6:	4b0a      	ldr	r3, [pc, #40]	; (6af0 <system_board_init+0x4c>)
    6ac8:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    6aca:	1d3b      	adds	r3, r7, #4
    6acc:	2200      	movs	r2, #0
    6ace:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    6ad0:	1d3b      	adds	r3, r7, #4
    6ad2:	2201      	movs	r2, #1
    6ad4:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    6ad6:	1d3b      	adds	r3, r7, #4
    6ad8:	0019      	movs	r1, r3
    6ada:	2037      	movs	r0, #55	; 0x37
    6adc:	4b03      	ldr	r3, [pc, #12]	; (6aec <system_board_init+0x48>)
    6ade:	4798      	blx	r3
}
    6ae0:	46c0      	nop			; (mov r8, r8)
    6ae2:	46bd      	mov	sp, r7
    6ae4:	b002      	add	sp, #8
    6ae6:	bd80      	pop	{r7, pc}
    6ae8:	00006a2d 	.word	0x00006a2d
    6aec:	000072f5 	.word	0x000072f5
    6af0:	00006a51 	.word	0x00006a51

00006af4 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    6af4:	b580      	push	{r7, lr}
    6af6:	b084      	sub	sp, #16
    6af8:	af00      	add	r7, sp, #0
    6afa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6afc:	687b      	ldr	r3, [r7, #4]
    6afe:	681b      	ldr	r3, [r3, #0]
    6b00:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    6b02:	68fb      	ldr	r3, [r7, #12]
    6b04:	7e5b      	ldrb	r3, [r3, #25]
    6b06:	b2db      	uxtb	r3, r3
    6b08:	b25b      	sxtb	r3, r3
    6b0a:	2b00      	cmp	r3, #0
    6b0c:	da01      	bge.n	6b12 <adc_is_syncing+0x1e>
		return true;
    6b0e:	2301      	movs	r3, #1
    6b10:	e000      	b.n	6b14 <adc_is_syncing+0x20>
	}

	return false;
    6b12:	2300      	movs	r3, #0
}
    6b14:	0018      	movs	r0, r3
    6b16:	46bd      	mov	sp, r7
    6b18:	b004      	add	sp, #16
    6b1a:	bd80      	pop	{r7, pc}

00006b1c <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    6b1c:	b580      	push	{r7, lr}
    6b1e:	b084      	sub	sp, #16
    6b20:	af00      	add	r7, sp, #0
    6b22:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    6b24:	687b      	ldr	r3, [r7, #4]
    6b26:	681b      	ldr	r3, [r3, #0]
    6b28:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    6b2a:	46c0      	nop			; (mov r8, r8)
    6b2c:	687b      	ldr	r3, [r7, #4]
    6b2e:	0018      	movs	r0, r3
    6b30:	4b0b      	ldr	r3, [pc, #44]	; (6b60 <adc_start_conversion+0x44>)
    6b32:	4798      	blx	r3
    6b34:	1e03      	subs	r3, r0, #0
    6b36:	d1f9      	bne.n	6b2c <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    6b38:	68fb      	ldr	r3, [r7, #12]
    6b3a:	7b1b      	ldrb	r3, [r3, #12]
    6b3c:	b2db      	uxtb	r3, r3
    6b3e:	2202      	movs	r2, #2
    6b40:	4313      	orrs	r3, r2
    6b42:	b2da      	uxtb	r2, r3
    6b44:	68fb      	ldr	r3, [r7, #12]
    6b46:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    6b48:	46c0      	nop			; (mov r8, r8)
    6b4a:	687b      	ldr	r3, [r7, #4]
    6b4c:	0018      	movs	r0, r3
    6b4e:	4b04      	ldr	r3, [pc, #16]	; (6b60 <adc_start_conversion+0x44>)
    6b50:	4798      	blx	r3
    6b52:	1e03      	subs	r3, r0, #0
    6b54:	d1f9      	bne.n	6b4a <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    6b56:	46c0      	nop			; (mov r8, r8)
    6b58:	46bd      	mov	sp, r7
    6b5a:	b004      	add	sp, #16
    6b5c:	bd80      	pop	{r7, pc}
    6b5e:	46c0      	nop			; (mov r8, r8)
    6b60:	00006af5 	.word	0x00006af5

00006b64 <adc_disable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to disable
 */
static inline void adc_disable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
    6b64:	b580      	push	{r7, lr}
    6b66:	b084      	sub	sp, #16
    6b68:	af00      	add	r7, sp, #0
    6b6a:	6078      	str	r0, [r7, #4]
    6b6c:	000a      	movs	r2, r1
    6b6e:	1cfb      	adds	r3, r7, #3
    6b70:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    6b72:	687b      	ldr	r3, [r7, #4]
    6b74:	681b      	ldr	r3, [r3, #0]
    6b76:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    6b78:	68fb      	ldr	r3, [r7, #12]
    6b7a:	1cfa      	adds	r2, r7, #3
    6b7c:	7812      	ldrb	r2, [r2, #0]
    6b7e:	759a      	strb	r2, [r3, #22]
}
    6b80:	46c0      	nop			; (mov r8, r8)
    6b82:	46bd      	mov	sp, r7
    6b84:	b004      	add	sp, #16
    6b86:	bd80      	pop	{r7, pc}

00006b88 <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
    6b88:	b580      	push	{r7, lr}
    6b8a:	b084      	sub	sp, #16
    6b8c:	af00      	add	r7, sp, #0
    6b8e:	0002      	movs	r2, r0
    6b90:	1dfb      	adds	r3, r7, #7
    6b92:	701a      	strb	r2, [r3, #0]
	struct adc_module *module = _adc_instances[instance];
    6b94:	1dfb      	adds	r3, r7, #7
    6b96:	781a      	ldrb	r2, [r3, #0]
    6b98:	4b44      	ldr	r3, [pc, #272]	; (6cac <_adc_interrupt_handler+0x124>)
    6b9a:	0092      	lsls	r2, r2, #2
    6b9c:	58d3      	ldr	r3, [r2, r3]
    6b9e:	60fb      	str	r3, [r7, #12]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    6ba0:	68fb      	ldr	r3, [r7, #12]
    6ba2:	681b      	ldr	r3, [r3, #0]
    6ba4:	7e1b      	ldrb	r3, [r3, #24]
    6ba6:	b2db      	uxtb	r3, r3
    6ba8:	60bb      	str	r3, [r7, #8]

	if (flags & ADC_INTFLAG_RESRDY) {
    6baa:	68bb      	ldr	r3, [r7, #8]
    6bac:	2201      	movs	r2, #1
    6bae:	4013      	ands	r3, r2
    6bb0:	d045      	beq.n	6c3e <_adc_interrupt_handler+0xb6>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    6bb2:	68fb      	ldr	r3, [r7, #12]
    6bb4:	7edb      	ldrb	r3, [r3, #27]
    6bb6:	001a      	movs	r2, r3
    6bb8:	2301      	movs	r3, #1
    6bba:	4013      	ands	r3, r2
    6bbc:	d03f      	beq.n	6c3e <_adc_interrupt_handler+0xb6>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    6bbe:	68fb      	ldr	r3, [r7, #12]
    6bc0:	7e9b      	ldrb	r3, [r3, #26]
    6bc2:	001a      	movs	r2, r3
    6bc4:	2301      	movs	r3, #1
    6bc6:	4013      	ands	r3, r2

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    6bc8:	d039      	beq.n	6c3e <_adc_interrupt_handler+0xb6>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    6bca:	68fb      	ldr	r3, [r7, #12]
    6bcc:	681b      	ldr	r3, [r3, #0]
    6bce:	2201      	movs	r2, #1
    6bd0:	761a      	strb	r2, [r3, #24]

			while (adc_is_syncing(module)) {
    6bd2:	46c0      	nop			; (mov r8, r8)
    6bd4:	68fb      	ldr	r3, [r7, #12]
    6bd6:	0018      	movs	r0, r3
    6bd8:	4b35      	ldr	r3, [pc, #212]	; (6cb0 <_adc_interrupt_handler+0x128>)
    6bda:	4798      	blx	r3
    6bdc:	1e03      	subs	r3, r0, #0
    6bde:	d1f9      	bne.n	6bd4 <_adc_interrupt_handler+0x4c>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    6be0:	68fb      	ldr	r3, [r7, #12]
    6be2:	695b      	ldr	r3, [r3, #20]
    6be4:	1c99      	adds	r1, r3, #2
    6be6:	68fa      	ldr	r2, [r7, #12]
    6be8:	6151      	str	r1, [r2, #20]
    6bea:	68fa      	ldr	r2, [r7, #12]
    6bec:	6812      	ldr	r2, [r2, #0]
    6bee:	8b52      	ldrh	r2, [r2, #26]
    6bf0:	b292      	uxth	r2, r2
    6bf2:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    6bf4:	68fb      	ldr	r3, [r7, #12]
    6bf6:	8b1b      	ldrh	r3, [r3, #24]
    6bf8:	b29b      	uxth	r3, r3
    6bfa:	3b01      	subs	r3, #1
    6bfc:	b29b      	uxth	r3, r3
    6bfe:	68fa      	ldr	r2, [r7, #12]
    6c00:	1c19      	adds	r1, r3, #0
    6c02:	8311      	strh	r1, [r2, #24]
    6c04:	2b00      	cmp	r3, #0
    6c06:	d008      	beq.n	6c1a <_adc_interrupt_handler+0x92>
				if (module->software_trigger == true) {
    6c08:	68fb      	ldr	r3, [r7, #12]
    6c0a:	7f5b      	ldrb	r3, [r3, #29]
    6c0c:	2b00      	cmp	r3, #0
    6c0e:	d016      	beq.n	6c3e <_adc_interrupt_handler+0xb6>
					adc_start_conversion(module);
    6c10:	68fb      	ldr	r3, [r7, #12]
    6c12:	0018      	movs	r0, r3
    6c14:	4b27      	ldr	r3, [pc, #156]	; (6cb4 <_adc_interrupt_handler+0x12c>)
    6c16:	4798      	blx	r3
    6c18:	e011      	b.n	6c3e <_adc_interrupt_handler+0xb6>
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    6c1a:	68fb      	ldr	r3, [r7, #12]
    6c1c:	7f1b      	ldrb	r3, [r3, #28]
    6c1e:	b2db      	uxtb	r3, r3
    6c20:	2b05      	cmp	r3, #5
    6c22:	d10c      	bne.n	6c3e <_adc_interrupt_handler+0xb6>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    6c24:	68fb      	ldr	r3, [r7, #12]
    6c26:	2200      	movs	r2, #0
    6c28:	771a      	strb	r2, [r3, #28]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);
    6c2a:	68fb      	ldr	r3, [r7, #12]
    6c2c:	2101      	movs	r1, #1
    6c2e:	0018      	movs	r0, r3
    6c30:	4b21      	ldr	r3, [pc, #132]	; (6cb8 <_adc_interrupt_handler+0x130>)
    6c32:	4798      	blx	r3

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    6c34:	68fb      	ldr	r3, [r7, #12]
    6c36:	689b      	ldr	r3, [r3, #8]
    6c38:	68fa      	ldr	r2, [r7, #12]
    6c3a:	0010      	movs	r0, r2
    6c3c:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    6c3e:	68bb      	ldr	r3, [r7, #8]
    6c40:	2204      	movs	r2, #4
    6c42:	4013      	ands	r3, r2
    6c44:	d014      	beq.n	6c70 <_adc_interrupt_handler+0xe8>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    6c46:	68fb      	ldr	r3, [r7, #12]
    6c48:	681b      	ldr	r3, [r3, #0]
    6c4a:	2204      	movs	r2, #4
    6c4c:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    6c4e:	68fb      	ldr	r3, [r7, #12]
    6c50:	7edb      	ldrb	r3, [r3, #27]
    6c52:	001a      	movs	r2, r3
    6c54:	2302      	movs	r3, #2
    6c56:	4013      	ands	r3, r2
    6c58:	d00a      	beq.n	6c70 <_adc_interrupt_handler+0xe8>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    6c5a:	68fb      	ldr	r3, [r7, #12]
    6c5c:	7e9b      	ldrb	r3, [r3, #26]
    6c5e:	001a      	movs	r2, r3
    6c60:	2302      	movs	r3, #2
    6c62:	4013      	ands	r3, r2
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    6c64:	d004      	beq.n	6c70 <_adc_interrupt_handler+0xe8>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    6c66:	68fb      	ldr	r3, [r7, #12]
    6c68:	68db      	ldr	r3, [r3, #12]
    6c6a:	68fa      	ldr	r2, [r7, #12]
    6c6c:	0010      	movs	r0, r2
    6c6e:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    6c70:	68bb      	ldr	r3, [r7, #8]
    6c72:	2202      	movs	r2, #2
    6c74:	4013      	ands	r3, r2
    6c76:	d014      	beq.n	6ca2 <_adc_interrupt_handler+0x11a>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    6c78:	68fb      	ldr	r3, [r7, #12]
    6c7a:	681b      	ldr	r3, [r3, #0]
    6c7c:	2202      	movs	r2, #2
    6c7e:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    6c80:	68fb      	ldr	r3, [r7, #12]
    6c82:	7edb      	ldrb	r3, [r3, #27]
    6c84:	001a      	movs	r2, r3
    6c86:	2304      	movs	r3, #4
    6c88:	4013      	ands	r3, r2
    6c8a:	d00a      	beq.n	6ca2 <_adc_interrupt_handler+0x11a>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    6c8c:	68fb      	ldr	r3, [r7, #12]
    6c8e:	7e9b      	ldrb	r3, [r3, #26]
    6c90:	001a      	movs	r2, r3
    6c92:	2304      	movs	r3, #4
    6c94:	4013      	ands	r3, r2

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    6c96:	d004      	beq.n	6ca2 <_adc_interrupt_handler+0x11a>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    6c98:	68fb      	ldr	r3, [r7, #12]
    6c9a:	691b      	ldr	r3, [r3, #16]
    6c9c:	68fa      	ldr	r2, [r7, #12]
    6c9e:	0010      	movs	r0, r2
    6ca0:	4798      	blx	r3
		}
	}
}
    6ca2:	46c0      	nop			; (mov r8, r8)
    6ca4:	46bd      	mov	sp, r7
    6ca6:	b004      	add	sp, #16
    6ca8:	bd80      	pop	{r7, pc}
    6caa:	46c0      	nop			; (mov r8, r8)
    6cac:	20004600 	.word	0x20004600
    6cb0:	00006af5 	.word	0x00006af5
    6cb4:	00006b1d 	.word	0x00006b1d
    6cb8:	00006b65 	.word	0x00006b65

00006cbc <ADC_Handler>:

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    6cbc:	b580      	push	{r7, lr}
    6cbe:	af00      	add	r7, sp, #0
	_adc_interrupt_handler(0);
    6cc0:	2000      	movs	r0, #0
    6cc2:	4b02      	ldr	r3, [pc, #8]	; (6ccc <ADC_Handler+0x10>)
    6cc4:	4798      	blx	r3
}
    6cc6:	46c0      	nop			; (mov r8, r8)
    6cc8:	46bd      	mov	sp, r7
    6cca:	bd80      	pop	{r7, pc}
    6ccc:	00006b89 	.word	0x00006b89

00006cd0 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    6cd0:	b580      	push	{r7, lr}
    6cd2:	b084      	sub	sp, #16
    6cd4:	af00      	add	r7, sp, #0
    6cd6:	0002      	movs	r2, r0
    6cd8:	1dfb      	adds	r3, r7, #7
    6cda:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    6cdc:	230f      	movs	r3, #15
    6cde:	18fb      	adds	r3, r7, r3
    6ce0:	1dfa      	adds	r2, r7, #7
    6ce2:	7812      	ldrb	r2, [r2, #0]
    6ce4:	0952      	lsrs	r2, r2, #5
    6ce6:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    6ce8:	230f      	movs	r3, #15
    6cea:	18fb      	adds	r3, r7, r3
    6cec:	781b      	ldrb	r3, [r3, #0]
    6cee:	2b00      	cmp	r3, #0
    6cf0:	d10c      	bne.n	6d0c <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    6cf2:	4b09      	ldr	r3, [pc, #36]	; (6d18 <_extint_get_eic_from_channel+0x48>)
    6cf4:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    6cf6:	230f      	movs	r3, #15
    6cf8:	18fb      	adds	r3, r7, r3
    6cfa:	781b      	ldrb	r3, [r3, #0]
    6cfc:	009b      	lsls	r3, r3, #2
    6cfe:	2210      	movs	r2, #16
    6d00:	4694      	mov	ip, r2
    6d02:	44bc      	add	ip, r7
    6d04:	4463      	add	r3, ip
    6d06:	3b08      	subs	r3, #8
    6d08:	681b      	ldr	r3, [r3, #0]
    6d0a:	e000      	b.n	6d0e <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    6d0c:	2300      	movs	r3, #0
	}
}
    6d0e:	0018      	movs	r0, r3
    6d10:	46bd      	mov	sp, r7
    6d12:	b004      	add	sp, #16
    6d14:	bd80      	pop	{r7, pc}
    6d16:	46c0      	nop			; (mov r8, r8)
    6d18:	40001800 	.word	0x40001800

00006d1c <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    6d1c:	b580      	push	{r7, lr}
    6d1e:	b084      	sub	sp, #16
    6d20:	af00      	add	r7, sp, #0
    6d22:	0002      	movs	r2, r0
    6d24:	1dfb      	adds	r3, r7, #7
    6d26:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    6d28:	1dfb      	adds	r3, r7, #7
    6d2a:	781b      	ldrb	r3, [r3, #0]
    6d2c:	0018      	movs	r0, r3
    6d2e:	4b0b      	ldr	r3, [pc, #44]	; (6d5c <extint_chan_is_detected+0x40>)
    6d30:	4798      	blx	r3
    6d32:	0003      	movs	r3, r0
    6d34:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    6d36:	1dfb      	adds	r3, r7, #7
    6d38:	781b      	ldrb	r3, [r3, #0]
    6d3a:	221f      	movs	r2, #31
    6d3c:	4013      	ands	r3, r2
    6d3e:	2201      	movs	r2, #1
    6d40:	409a      	lsls	r2, r3
    6d42:	0013      	movs	r3, r2
    6d44:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    6d46:	68fb      	ldr	r3, [r7, #12]
    6d48:	691b      	ldr	r3, [r3, #16]
    6d4a:	68ba      	ldr	r2, [r7, #8]
    6d4c:	4013      	ands	r3, r2
    6d4e:	1e5a      	subs	r2, r3, #1
    6d50:	4193      	sbcs	r3, r2
    6d52:	b2db      	uxtb	r3, r3
}
    6d54:	0018      	movs	r0, r3
    6d56:	46bd      	mov	sp, r7
    6d58:	b004      	add	sp, #16
    6d5a:	bd80      	pop	{r7, pc}
    6d5c:	00006cd1 	.word	0x00006cd1

00006d60 <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    6d60:	b580      	push	{r7, lr}
    6d62:	b084      	sub	sp, #16
    6d64:	af00      	add	r7, sp, #0
    6d66:	0002      	movs	r2, r0
    6d68:	1dfb      	adds	r3, r7, #7
    6d6a:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    6d6c:	1dfb      	adds	r3, r7, #7
    6d6e:	781b      	ldrb	r3, [r3, #0]
    6d70:	0018      	movs	r0, r3
    6d72:	4b09      	ldr	r3, [pc, #36]	; (6d98 <extint_chan_clear_detected+0x38>)
    6d74:	4798      	blx	r3
    6d76:	0003      	movs	r3, r0
    6d78:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    6d7a:	1dfb      	adds	r3, r7, #7
    6d7c:	781b      	ldrb	r3, [r3, #0]
    6d7e:	221f      	movs	r2, #31
    6d80:	4013      	ands	r3, r2
    6d82:	2201      	movs	r2, #1
    6d84:	409a      	lsls	r2, r3
    6d86:	0013      	movs	r3, r2
    6d88:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    6d8a:	68fb      	ldr	r3, [r7, #12]
    6d8c:	68ba      	ldr	r2, [r7, #8]
    6d8e:	611a      	str	r2, [r3, #16]
}
    6d90:	46c0      	nop			; (mov r8, r8)
    6d92:	46bd      	mov	sp, r7
    6d94:	b004      	add	sp, #16
    6d96:	bd80      	pop	{r7, pc}
    6d98:	00006cd1 	.word	0x00006cd1

00006d9c <extint_register_callback>:
 */
enum status_code extint_register_callback(
	const extint_callback_t callback,
	const uint8_t channel,
	const enum extint_callback_type type)
{
    6d9c:	b580      	push	{r7, lr}
    6d9e:	b082      	sub	sp, #8
    6da0:	af00      	add	r7, sp, #0
    6da2:	6078      	str	r0, [r7, #4]
    6da4:	0008      	movs	r0, r1
    6da6:	0011      	movs	r1, r2
    6da8:	1cfb      	adds	r3, r7, #3
    6daa:	1c02      	adds	r2, r0, #0
    6dac:	701a      	strb	r2, [r3, #0]
    6dae:	1cbb      	adds	r3, r7, #2
    6db0:	1c0a      	adds	r2, r1, #0
    6db2:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    6db4:	1cbb      	adds	r3, r7, #2
    6db6:	781b      	ldrb	r3, [r3, #0]
    6db8:	2b00      	cmp	r3, #0
    6dba:	d001      	beq.n	6dc0 <extint_register_callback+0x24>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    6dbc:	2317      	movs	r3, #23
    6dbe:	e019      	b.n	6df4 <extint_register_callback+0x58>
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    6dc0:	1cfb      	adds	r3, r7, #3
    6dc2:	781a      	ldrb	r2, [r3, #0]
    6dc4:	4b0d      	ldr	r3, [pc, #52]	; (6dfc <extint_register_callback+0x60>)
    6dc6:	0092      	lsls	r2, r2, #2
    6dc8:	58d3      	ldr	r3, [r2, r3]
    6dca:	2b00      	cmp	r3, #0
    6dcc:	d107      	bne.n	6dde <extint_register_callback+0x42>
		_extint_dev.callbacks[channel] = callback;
    6dce:	1cfb      	adds	r3, r7, #3
    6dd0:	781a      	ldrb	r2, [r3, #0]
    6dd2:	4b0a      	ldr	r3, [pc, #40]	; (6dfc <extint_register_callback+0x60>)
    6dd4:	0092      	lsls	r2, r2, #2
    6dd6:	6879      	ldr	r1, [r7, #4]
    6dd8:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    6dda:	2300      	movs	r3, #0
    6ddc:	e00a      	b.n	6df4 <extint_register_callback+0x58>
	} else if (_extint_dev.callbacks[channel] == callback) {
    6dde:	1cfb      	adds	r3, r7, #3
    6de0:	781a      	ldrb	r2, [r3, #0]
    6de2:	4b06      	ldr	r3, [pc, #24]	; (6dfc <extint_register_callback+0x60>)
    6de4:	0092      	lsls	r2, r2, #2
    6de6:	58d2      	ldr	r2, [r2, r3]
    6de8:	687b      	ldr	r3, [r7, #4]
    6dea:	429a      	cmp	r2, r3
    6dec:	d101      	bne.n	6df2 <extint_register_callback+0x56>
		return STATUS_OK;
    6dee:	2300      	movs	r3, #0
    6df0:	e000      	b.n	6df4 <extint_register_callback+0x58>
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    6df2:	231d      	movs	r3, #29
}
    6df4:	0018      	movs	r0, r3
    6df6:	46bd      	mov	sp, r7
    6df8:	b002      	add	sp, #8
    6dfa:	bd80      	pop	{r7, pc}
    6dfc:	20004608 	.word	0x20004608

00006e00 <extint_chan_enable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    6e00:	b580      	push	{r7, lr}
    6e02:	b084      	sub	sp, #16
    6e04:	af00      	add	r7, sp, #0
    6e06:	0002      	movs	r2, r0
    6e08:	1dfb      	adds	r3, r7, #7
    6e0a:	701a      	strb	r2, [r3, #0]
    6e0c:	1dbb      	adds	r3, r7, #6
    6e0e:	1c0a      	adds	r2, r1, #0
    6e10:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    6e12:	1dbb      	adds	r3, r7, #6
    6e14:	781b      	ldrb	r3, [r3, #0]
    6e16:	2b00      	cmp	r3, #0
    6e18:	d10e      	bne.n	6e38 <extint_chan_enable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    6e1a:	1dfb      	adds	r3, r7, #7
    6e1c:	781b      	ldrb	r3, [r3, #0]
    6e1e:	0018      	movs	r0, r3
    6e20:	4b08      	ldr	r3, [pc, #32]	; (6e44 <extint_chan_enable_callback+0x44>)
    6e22:	4798      	blx	r3
    6e24:	0003      	movs	r3, r0
    6e26:	60fb      	str	r3, [r7, #12]

		eic->INTENSET.reg = (1UL << channel);
    6e28:	1dfb      	adds	r3, r7, #7
    6e2a:	781b      	ldrb	r3, [r3, #0]
    6e2c:	2201      	movs	r2, #1
    6e2e:	409a      	lsls	r2, r3
    6e30:	68fb      	ldr	r3, [r7, #12]
    6e32:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    6e34:	2300      	movs	r3, #0
    6e36:	e000      	b.n	6e3a <extint_chan_enable_callback+0x3a>

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    6e38:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    6e3a:	0018      	movs	r0, r3
    6e3c:	46bd      	mov	sp, r7
    6e3e:	b004      	add	sp, #16
    6e40:	bd80      	pop	{r7, pc}
    6e42:	46c0      	nop			; (mov r8, r8)
    6e44:	00006cd1 	.word	0x00006cd1

00006e48 <extint_chan_disable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    6e48:	b580      	push	{r7, lr}
    6e4a:	b084      	sub	sp, #16
    6e4c:	af00      	add	r7, sp, #0
    6e4e:	0002      	movs	r2, r0
    6e50:	1dfb      	adds	r3, r7, #7
    6e52:	701a      	strb	r2, [r3, #0]
    6e54:	1dbb      	adds	r3, r7, #6
    6e56:	1c0a      	adds	r2, r1, #0
    6e58:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    6e5a:	1dbb      	adds	r3, r7, #6
    6e5c:	781b      	ldrb	r3, [r3, #0]
    6e5e:	2b00      	cmp	r3, #0
    6e60:	d10e      	bne.n	6e80 <extint_chan_disable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    6e62:	1dfb      	adds	r3, r7, #7
    6e64:	781b      	ldrb	r3, [r3, #0]
    6e66:	0018      	movs	r0, r3
    6e68:	4b08      	ldr	r3, [pc, #32]	; (6e8c <extint_chan_disable_callback+0x44>)
    6e6a:	4798      	blx	r3
    6e6c:	0003      	movs	r3, r0
    6e6e:	60fb      	str	r3, [r7, #12]

		eic->INTENCLR.reg = (1UL << channel);
    6e70:	1dfb      	adds	r3, r7, #7
    6e72:	781b      	ldrb	r3, [r3, #0]
    6e74:	2201      	movs	r2, #1
    6e76:	409a      	lsls	r2, r3
    6e78:	68fb      	ldr	r3, [r7, #12]
    6e7a:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    6e7c:	2300      	movs	r3, #0
    6e7e:	e000      	b.n	6e82 <extint_chan_disable_callback+0x3a>

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    6e80:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    6e82:	0018      	movs	r0, r3
    6e84:	46bd      	mov	sp, r7
    6e86:	b004      	add	sp, #16
    6e88:	bd80      	pop	{r7, pc}
    6e8a:	46c0      	nop			; (mov r8, r8)
    6e8c:	00006cd1 	.word	0x00006cd1

00006e90 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    6e90:	b580      	push	{r7, lr}
    6e92:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    6e94:	4b15      	ldr	r3, [pc, #84]	; (6eec <EIC_Handler+0x5c>)
    6e96:	2200      	movs	r2, #0
    6e98:	701a      	strb	r2, [r3, #0]
    6e9a:	e020      	b.n	6ede <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    6e9c:	4b13      	ldr	r3, [pc, #76]	; (6eec <EIC_Handler+0x5c>)
    6e9e:	781b      	ldrb	r3, [r3, #0]
    6ea0:	0018      	movs	r0, r3
    6ea2:	4b13      	ldr	r3, [pc, #76]	; (6ef0 <EIC_Handler+0x60>)
    6ea4:	4798      	blx	r3
    6ea6:	1e03      	subs	r3, r0, #0
    6ea8:	d013      	beq.n	6ed2 <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    6eaa:	4b10      	ldr	r3, [pc, #64]	; (6eec <EIC_Handler+0x5c>)
    6eac:	781b      	ldrb	r3, [r3, #0]
    6eae:	0018      	movs	r0, r3
    6eb0:	4b10      	ldr	r3, [pc, #64]	; (6ef4 <EIC_Handler+0x64>)
    6eb2:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    6eb4:	4b0d      	ldr	r3, [pc, #52]	; (6eec <EIC_Handler+0x5c>)
    6eb6:	781b      	ldrb	r3, [r3, #0]
    6eb8:	001a      	movs	r2, r3
    6eba:	4b0f      	ldr	r3, [pc, #60]	; (6ef8 <EIC_Handler+0x68>)
    6ebc:	0092      	lsls	r2, r2, #2
    6ebe:	58d3      	ldr	r3, [r2, r3]
    6ec0:	2b00      	cmp	r3, #0
    6ec2:	d006      	beq.n	6ed2 <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    6ec4:	4b09      	ldr	r3, [pc, #36]	; (6eec <EIC_Handler+0x5c>)
    6ec6:	781b      	ldrb	r3, [r3, #0]
    6ec8:	001a      	movs	r2, r3
    6eca:	4b0b      	ldr	r3, [pc, #44]	; (6ef8 <EIC_Handler+0x68>)
    6ecc:	0092      	lsls	r2, r2, #2
    6ece:	58d3      	ldr	r3, [r2, r3]
    6ed0:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    6ed2:	4b06      	ldr	r3, [pc, #24]	; (6eec <EIC_Handler+0x5c>)
    6ed4:	781b      	ldrb	r3, [r3, #0]
    6ed6:	3301      	adds	r3, #1
    6ed8:	b2da      	uxtb	r2, r3
    6eda:	4b04      	ldr	r3, [pc, #16]	; (6eec <EIC_Handler+0x5c>)
    6edc:	701a      	strb	r2, [r3, #0]
    6ede:	4b03      	ldr	r3, [pc, #12]	; (6eec <EIC_Handler+0x5c>)
    6ee0:	781b      	ldrb	r3, [r3, #0]
    6ee2:	2b0f      	cmp	r3, #15
    6ee4:	d9da      	bls.n	6e9c <EIC_Handler+0xc>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    6ee6:	46c0      	nop			; (mov r8, r8)
    6ee8:	46bd      	mov	sp, r7
    6eea:	bd80      	pop	{r7, pc}
    6eec:	20004604 	.word	0x20004604
    6ef0:	00006d1d 	.word	0x00006d1d
    6ef4:	00006d61 	.word	0x00006d61
    6ef8:	20004608 	.word	0x20004608

00006efc <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    6efc:	b580      	push	{r7, lr}
    6efe:	b082      	sub	sp, #8
    6f00:	af00      	add	r7, sp, #0
    6f02:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    6f04:	687b      	ldr	r3, [r7, #4]
    6f06:	2200      	movs	r2, #0
    6f08:	701a      	strb	r2, [r3, #0]
}
    6f0a:	46c0      	nop			; (mov r8, r8)
    6f0c:	46bd      	mov	sp, r7
    6f0e:	b002      	add	sp, #8
    6f10:	bd80      	pop	{r7, pc}
    6f12:	46c0      	nop			; (mov r8, r8)

00006f14 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    6f14:	b580      	push	{r7, lr}
    6f16:	b082      	sub	sp, #8
    6f18:	af00      	add	r7, sp, #0
    6f1a:	0002      	movs	r2, r0
    6f1c:	6039      	str	r1, [r7, #0]
    6f1e:	1dfb      	adds	r3, r7, #7
    6f20:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    6f22:	1dfb      	adds	r3, r7, #7
    6f24:	781b      	ldrb	r3, [r3, #0]
    6f26:	2b01      	cmp	r3, #1
    6f28:	d00a      	beq.n	6f40 <system_apb_clock_set_mask+0x2c>
    6f2a:	2b02      	cmp	r3, #2
    6f2c:	d00f      	beq.n	6f4e <system_apb_clock_set_mask+0x3a>
    6f2e:	2b00      	cmp	r3, #0
    6f30:	d114      	bne.n	6f5c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    6f32:	4b0e      	ldr	r3, [pc, #56]	; (6f6c <system_apb_clock_set_mask+0x58>)
    6f34:	4a0d      	ldr	r2, [pc, #52]	; (6f6c <system_apb_clock_set_mask+0x58>)
    6f36:	6991      	ldr	r1, [r2, #24]
    6f38:	683a      	ldr	r2, [r7, #0]
    6f3a:	430a      	orrs	r2, r1
    6f3c:	619a      	str	r2, [r3, #24]
			break;
    6f3e:	e00f      	b.n	6f60 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    6f40:	4b0a      	ldr	r3, [pc, #40]	; (6f6c <system_apb_clock_set_mask+0x58>)
    6f42:	4a0a      	ldr	r2, [pc, #40]	; (6f6c <system_apb_clock_set_mask+0x58>)
    6f44:	69d1      	ldr	r1, [r2, #28]
    6f46:	683a      	ldr	r2, [r7, #0]
    6f48:	430a      	orrs	r2, r1
    6f4a:	61da      	str	r2, [r3, #28]
			break;
    6f4c:	e008      	b.n	6f60 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    6f4e:	4b07      	ldr	r3, [pc, #28]	; (6f6c <system_apb_clock_set_mask+0x58>)
    6f50:	4a06      	ldr	r2, [pc, #24]	; (6f6c <system_apb_clock_set_mask+0x58>)
    6f52:	6a11      	ldr	r1, [r2, #32]
    6f54:	683a      	ldr	r2, [r7, #0]
    6f56:	430a      	orrs	r2, r1
    6f58:	621a      	str	r2, [r3, #32]
			break;
    6f5a:	e001      	b.n	6f60 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    6f5c:	2317      	movs	r3, #23
    6f5e:	e000      	b.n	6f62 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    6f60:	2300      	movs	r3, #0
}
    6f62:	0018      	movs	r0, r3
    6f64:	46bd      	mov	sp, r7
    6f66:	b002      	add	sp, #8
    6f68:	bd80      	pop	{r7, pc}
    6f6a:	46c0      	nop			; (mov r8, r8)
    6f6c:	40000400 	.word	0x40000400

00006f70 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    6f70:	b580      	push	{r7, lr}
    6f72:	b082      	sub	sp, #8
    6f74:	af00      	add	r7, sp, #0
    6f76:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    6f78:	687b      	ldr	r3, [r7, #4]
    6f7a:	2280      	movs	r2, #128	; 0x80
    6f7c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    6f7e:	687b      	ldr	r3, [r7, #4]
    6f80:	2200      	movs	r2, #0
    6f82:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    6f84:	687b      	ldr	r3, [r7, #4]
    6f86:	2201      	movs	r2, #1
    6f88:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    6f8a:	687b      	ldr	r3, [r7, #4]
    6f8c:	2200      	movs	r2, #0
    6f8e:	70da      	strb	r2, [r3, #3]
}
    6f90:	46c0      	nop			; (mov r8, r8)
    6f92:	46bd      	mov	sp, r7
    6f94:	b002      	add	sp, #8
    6f96:	bd80      	pop	{r7, pc}

00006f98 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    6f98:	b580      	push	{r7, lr}
    6f9a:	b082      	sub	sp, #8
    6f9c:	af00      	add	r7, sp, #0
    6f9e:	0002      	movs	r2, r0
    6fa0:	1dfb      	adds	r3, r7, #7
    6fa2:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    6fa4:	4b06      	ldr	r3, [pc, #24]	; (6fc0 <system_interrupt_enable+0x28>)
    6fa6:	1dfa      	adds	r2, r7, #7
    6fa8:	7812      	ldrb	r2, [r2, #0]
    6faa:	0011      	movs	r1, r2
    6fac:	221f      	movs	r2, #31
    6fae:	400a      	ands	r2, r1
    6fb0:	2101      	movs	r1, #1
    6fb2:	4091      	lsls	r1, r2
    6fb4:	000a      	movs	r2, r1
    6fb6:	601a      	str	r2, [r3, #0]
}
    6fb8:	46c0      	nop			; (mov r8, r8)
    6fba:	46bd      	mov	sp, r7
    6fbc:	b002      	add	sp, #8
    6fbe:	bd80      	pop	{r7, pc}
    6fc0:	e000e100 	.word	0xe000e100

00006fc4 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    6fc4:	b580      	push	{r7, lr}
    6fc6:	b084      	sub	sp, #16
    6fc8:	af00      	add	r7, sp, #0
    6fca:	0002      	movs	r2, r0
    6fcc:	1dfb      	adds	r3, r7, #7
    6fce:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    6fd0:	230f      	movs	r3, #15
    6fd2:	18fb      	adds	r3, r7, r3
    6fd4:	1dfa      	adds	r2, r7, #7
    6fd6:	7812      	ldrb	r2, [r2, #0]
    6fd8:	0952      	lsrs	r2, r2, #5
    6fda:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    6fdc:	230f      	movs	r3, #15
    6fde:	18fb      	adds	r3, r7, r3
    6fe0:	781b      	ldrb	r3, [r3, #0]
    6fe2:	2b00      	cmp	r3, #0
    6fe4:	d10c      	bne.n	7000 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    6fe6:	4b09      	ldr	r3, [pc, #36]	; (700c <_extint_get_eic_from_channel+0x48>)
    6fe8:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    6fea:	230f      	movs	r3, #15
    6fec:	18fb      	adds	r3, r7, r3
    6fee:	781b      	ldrb	r3, [r3, #0]
    6ff0:	009b      	lsls	r3, r3, #2
    6ff2:	2210      	movs	r2, #16
    6ff4:	4694      	mov	ip, r2
    6ff6:	44bc      	add	ip, r7
    6ff8:	4463      	add	r3, ip
    6ffa:	3b08      	subs	r3, #8
    6ffc:	681b      	ldr	r3, [r3, #0]
    6ffe:	e000      	b.n	7002 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    7000:	2300      	movs	r3, #0
	}
}
    7002:	0018      	movs	r0, r3
    7004:	46bd      	mov	sp, r7
    7006:	b004      	add	sp, #16
    7008:	bd80      	pop	{r7, pc}
    700a:	46c0      	nop			; (mov r8, r8)
    700c:	40001800 	.word	0x40001800

00007010 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
    7010:	b580      	push	{r7, lr}
    7012:	b082      	sub	sp, #8
    7014:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    7016:	4b0f      	ldr	r3, [pc, #60]	; (7054 <extint_is_syncing+0x44>)
    7018:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    701a:	2300      	movs	r3, #0
    701c:	607b      	str	r3, [r7, #4]
    701e:	e011      	b.n	7044 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    7020:	687b      	ldr	r3, [r7, #4]
    7022:	009b      	lsls	r3, r3, #2
    7024:	2208      	movs	r2, #8
    7026:	4694      	mov	ip, r2
    7028:	44bc      	add	ip, r7
    702a:	4463      	add	r3, ip
    702c:	3b08      	subs	r3, #8
    702e:	681b      	ldr	r3, [r3, #0]
    7030:	785b      	ldrb	r3, [r3, #1]
    7032:	b2db      	uxtb	r3, r3
    7034:	b25b      	sxtb	r3, r3
    7036:	2b00      	cmp	r3, #0
    7038:	da01      	bge.n	703e <extint_is_syncing+0x2e>
			return true;
    703a:	2301      	movs	r3, #1
    703c:	e006      	b.n	704c <extint_is_syncing+0x3c>
 */
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    703e:	687b      	ldr	r3, [r7, #4]
    7040:	3301      	adds	r3, #1
    7042:	607b      	str	r3, [r7, #4]
    7044:	687b      	ldr	r3, [r7, #4]
    7046:	2b00      	cmp	r3, #0
    7048:	d0ea      	beq.n	7020 <extint_is_syncing+0x10>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
			return true;
		}
	}
	return false;
    704a:	2300      	movs	r3, #0
}
    704c:	0018      	movs	r0, r3
    704e:	46bd      	mov	sp, r7
    7050:	b002      	add	sp, #8
    7052:	bd80      	pop	{r7, pc}
    7054:	40001800 	.word	0x40001800

00007058 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    7058:	b580      	push	{r7, lr}
    705a:	b084      	sub	sp, #16
    705c:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    705e:	4b2d      	ldr	r3, [pc, #180]	; (7114 <_system_extint_init+0xbc>)
    7060:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
    7062:	2140      	movs	r1, #64	; 0x40
    7064:	2000      	movs	r0, #0
    7066:	4b2c      	ldr	r3, [pc, #176]	; (7118 <_system_extint_init+0xc0>)
    7068:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    706a:	003b      	movs	r3, r7
    706c:	0018      	movs	r0, r3
    706e:	4b2b      	ldr	r3, [pc, #172]	; (711c <_system_extint_init+0xc4>)
    7070:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
    7072:	003b      	movs	r3, r7
    7074:	2200      	movs	r2, #0
    7076:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    7078:	003b      	movs	r3, r7
    707a:	0019      	movs	r1, r3
    707c:	2005      	movs	r0, #5
    707e:	4b28      	ldr	r3, [pc, #160]	; (7120 <_system_extint_init+0xc8>)
    7080:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    7082:	2005      	movs	r0, #5
    7084:	4b27      	ldr	r3, [pc, #156]	; (7124 <_system_extint_init+0xcc>)
    7086:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    7088:	2300      	movs	r3, #0
    708a:	60fb      	str	r3, [r7, #12]
    708c:	e018      	b.n	70c0 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    708e:	68fb      	ldr	r3, [r7, #12]
    7090:	009b      	lsls	r3, r3, #2
    7092:	2210      	movs	r2, #16
    7094:	4694      	mov	ip, r2
    7096:	44bc      	add	ip, r7
    7098:	4463      	add	r3, ip
    709a:	3b0c      	subs	r3, #12
    709c:	681a      	ldr	r2, [r3, #0]
    709e:	68fb      	ldr	r3, [r7, #12]
    70a0:	009b      	lsls	r3, r3, #2
    70a2:	2110      	movs	r1, #16
    70a4:	468c      	mov	ip, r1
    70a6:	44bc      	add	ip, r7
    70a8:	4463      	add	r3, ip
    70aa:	3b0c      	subs	r3, #12
    70ac:	681b      	ldr	r3, [r3, #0]
    70ae:	781b      	ldrb	r3, [r3, #0]
    70b0:	b2db      	uxtb	r3, r3
    70b2:	2101      	movs	r1, #1
    70b4:	430b      	orrs	r3, r1
    70b6:	b2db      	uxtb	r3, r3
    70b8:	7013      	strb	r3, [r2, #0]
	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    70ba:	68fb      	ldr	r3, [r7, #12]
    70bc:	3301      	adds	r3, #1
    70be:	60fb      	str	r3, [r7, #12]
    70c0:	68fb      	ldr	r3, [r7, #12]
    70c2:	2b00      	cmp	r3, #0
    70c4:	d0e3      	beq.n	708e <_system_extint_init+0x36>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
	}

	while (extint_is_syncing()) {
    70c6:	46c0      	nop			; (mov r8, r8)
    70c8:	4b17      	ldr	r3, [pc, #92]	; (7128 <_system_extint_init+0xd0>)
    70ca:	4798      	blx	r3
    70cc:	1e03      	subs	r3, r0, #0
    70ce:	d1fb      	bne.n	70c8 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    70d0:	230b      	movs	r3, #11
    70d2:	18fb      	adds	r3, r7, r3
    70d4:	2200      	movs	r2, #0
    70d6:	701a      	strb	r2, [r3, #0]
    70d8:	e00d      	b.n	70f6 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
    70da:	230b      	movs	r3, #11
    70dc:	18fb      	adds	r3, r7, r3
    70de:	781a      	ldrb	r2, [r3, #0]
    70e0:	4b12      	ldr	r3, [pc, #72]	; (712c <_system_extint_init+0xd4>)
    70e2:	0092      	lsls	r2, r2, #2
    70e4:	2100      	movs	r1, #0
    70e6:	50d1      	str	r1, [r2, r3]
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    70e8:	230b      	movs	r3, #11
    70ea:	18fb      	adds	r3, r7, r3
    70ec:	781a      	ldrb	r2, [r3, #0]
    70ee:	230b      	movs	r3, #11
    70f0:	18fb      	adds	r3, r7, r3
    70f2:	3201      	adds	r2, #1
    70f4:	701a      	strb	r2, [r3, #0]
    70f6:	230b      	movs	r3, #11
    70f8:	18fb      	adds	r3, r7, r3
    70fa:	781b      	ldrb	r3, [r3, #0]
    70fc:	2b0f      	cmp	r3, #15
    70fe:	d9ec      	bls.n	70da <_system_extint_init+0x82>
		_extint_dev.callbacks[j] = NULL;
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
    7100:	2004      	movs	r0, #4
    7102:	4b0b      	ldr	r3, [pc, #44]	; (7130 <_system_extint_init+0xd8>)
    7104:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
    7106:	4b0b      	ldr	r3, [pc, #44]	; (7134 <_system_extint_init+0xdc>)
    7108:	4798      	blx	r3
}
    710a:	46c0      	nop			; (mov r8, r8)
    710c:	46bd      	mov	sp, r7
    710e:	b004      	add	sp, #16
    7110:	bd80      	pop	{r7, pc}
    7112:	46c0      	nop			; (mov r8, r8)
    7114:	40001800 	.word	0x40001800
    7118:	00006f15 	.word	0x00006f15
    711c:	00006efd 	.word	0x00006efd
    7120:	0000a079 	.word	0x0000a079
    7124:	0000a0bd 	.word	0x0000a0bd
    7128:	00007011 	.word	0x00007011
    712c:	20004608 	.word	0x20004608
    7130:	00006f99 	.word	0x00006f99
    7134:	00007139 	.word	0x00007139

00007138 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
    7138:	b580      	push	{r7, lr}
    713a:	b082      	sub	sp, #8
    713c:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    713e:	4b15      	ldr	r3, [pc, #84]	; (7194 <_extint_enable+0x5c>)
    7140:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    7142:	2300      	movs	r3, #0
    7144:	607b      	str	r3, [r7, #4]
    7146:	e018      	b.n	717a <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    7148:	687b      	ldr	r3, [r7, #4]
    714a:	009b      	lsls	r3, r3, #2
    714c:	2208      	movs	r2, #8
    714e:	4694      	mov	ip, r2
    7150:	44bc      	add	ip, r7
    7152:	4463      	add	r3, ip
    7154:	3b08      	subs	r3, #8
    7156:	681a      	ldr	r2, [r3, #0]
    7158:	687b      	ldr	r3, [r7, #4]
    715a:	009b      	lsls	r3, r3, #2
    715c:	2108      	movs	r1, #8
    715e:	468c      	mov	ip, r1
    7160:	44bc      	add	ip, r7
    7162:	4463      	add	r3, ip
    7164:	3b08      	subs	r3, #8
    7166:	681b      	ldr	r3, [r3, #0]
    7168:	781b      	ldrb	r3, [r3, #0]
    716a:	b2db      	uxtb	r3, r3
    716c:	2102      	movs	r1, #2
    716e:	430b      	orrs	r3, r1
    7170:	b2db      	uxtb	r3, r3
    7172:	7013      	strb	r3, [r2, #0]
void _extint_enable(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    7174:	687b      	ldr	r3, [r7, #4]
    7176:	3301      	adds	r3, #1
    7178:	607b      	str	r3, [r7, #4]
    717a:	687b      	ldr	r3, [r7, #4]
    717c:	2b00      	cmp	r3, #0
    717e:	d0e3      	beq.n	7148 <_extint_enable+0x10>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
	}

	while (extint_is_syncing()) {
    7180:	46c0      	nop			; (mov r8, r8)
    7182:	4b05      	ldr	r3, [pc, #20]	; (7198 <_extint_enable+0x60>)
    7184:	4798      	blx	r3
    7186:	1e03      	subs	r3, r0, #0
    7188:	d1fb      	bne.n	7182 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    718a:	46c0      	nop			; (mov r8, r8)
    718c:	46bd      	mov	sp, r7
    718e:	b002      	add	sp, #8
    7190:	bd80      	pop	{r7, pc}
    7192:	46c0      	nop			; (mov r8, r8)
    7194:	40001800 	.word	0x40001800
    7198:	00007011 	.word	0x00007011

0000719c <extint_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void extint_chan_get_config_defaults(
		struct extint_chan_conf *const config)
{
    719c:	b580      	push	{r7, lr}
    719e:	b082      	sub	sp, #8
    71a0:	af00      	add	r7, sp, #0
    71a2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    71a4:	687b      	ldr	r3, [r7, #4]
    71a6:	2200      	movs	r2, #0
    71a8:	601a      	str	r2, [r3, #0]
	config->gpio_pin_mux        = 0;
    71aa:	687b      	ldr	r3, [r7, #4]
    71ac:	2200      	movs	r2, #0
    71ae:	605a      	str	r2, [r3, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    71b0:	687b      	ldr	r3, [r7, #4]
    71b2:	2201      	movs	r2, #1
    71b4:	721a      	strb	r2, [r3, #8]
	config->wake_if_sleeping    = true;
    71b6:	687b      	ldr	r3, [r7, #4]
    71b8:	2201      	movs	r2, #1
    71ba:	725a      	strb	r2, [r3, #9]
	config->filter_input_signal = false;
    71bc:	687b      	ldr	r3, [r7, #4]
    71be:	2200      	movs	r2, #0
    71c0:	729a      	strb	r2, [r3, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    71c2:	687b      	ldr	r3, [r7, #4]
    71c4:	2202      	movs	r2, #2
    71c6:	72da      	strb	r2, [r3, #11]
}
    71c8:	46c0      	nop			; (mov r8, r8)
    71ca:	46bd      	mov	sp, r7
    71cc:	b002      	add	sp, #8
    71ce:	bd80      	pop	{r7, pc}

000071d0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    71d0:	b580      	push	{r7, lr}
    71d2:	b086      	sub	sp, #24
    71d4:	af00      	add	r7, sp, #0
    71d6:	0002      	movs	r2, r0
    71d8:	6039      	str	r1, [r7, #0]
    71da:	1dfb      	adds	r3, r7, #7
    71dc:	701a      	strb	r2, [r3, #0]
	Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) &&
		_extint_is_gclk_required(config->filter_input_signal,
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    71de:	2308      	movs	r3, #8
    71e0:	18fb      	adds	r3, r7, r3
    71e2:	0018      	movs	r0, r3
    71e4:	4b36      	ldr	r3, [pc, #216]	; (72c0 <extint_chan_set_config+0xf0>)
    71e6:	4798      	blx	r3

	pinmux_config.mux_position = config->gpio_pin_mux;
    71e8:	683b      	ldr	r3, [r7, #0]
    71ea:	685b      	ldr	r3, [r3, #4]
    71ec:	b2da      	uxtb	r2, r3
    71ee:	2308      	movs	r3, #8
    71f0:	18fb      	adds	r3, r7, r3
    71f2:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    71f4:	2308      	movs	r3, #8
    71f6:	18fb      	adds	r3, r7, r3
    71f8:	2200      	movs	r2, #0
    71fa:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    71fc:	683b      	ldr	r3, [r7, #0]
    71fe:	7a1a      	ldrb	r2, [r3, #8]
    7200:	2308      	movs	r3, #8
    7202:	18fb      	adds	r3, r7, r3
    7204:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    7206:	683b      	ldr	r3, [r7, #0]
    7208:	681b      	ldr	r3, [r3, #0]
    720a:	b2db      	uxtb	r3, r3
    720c:	2208      	movs	r2, #8
    720e:	18ba      	adds	r2, r7, r2
    7210:	0011      	movs	r1, r2
    7212:	0018      	movs	r0, r3
    7214:	4b2b      	ldr	r3, [pc, #172]	; (72c4 <extint_chan_set_config+0xf4>)
    7216:	4798      	blx	r3

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);
    7218:	1dfb      	adds	r3, r7, #7
    721a:	781b      	ldrb	r3, [r3, #0]
    721c:	0018      	movs	r0, r3
    721e:	4b2a      	ldr	r3, [pc, #168]	; (72c8 <extint_chan_set_config+0xf8>)
    7220:	4798      	blx	r3
    7222:	0003      	movs	r3, r0
    7224:	613b      	str	r3, [r7, #16]

	uint32_t config_pos = (4 * (channel % 8));
    7226:	1dfb      	adds	r3, r7, #7
    7228:	781b      	ldrb	r3, [r3, #0]
    722a:	2207      	movs	r2, #7
    722c:	4013      	ands	r3, r2
    722e:	009b      	lsls	r3, r3, #2
    7230:	60fb      	str	r3, [r7, #12]
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    7232:	683b      	ldr	r3, [r7, #0]
    7234:	7adb      	ldrb	r3, [r3, #11]
    7236:	617b      	str	r3, [r7, #20]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    7238:	683b      	ldr	r3, [r7, #0]
    723a:	7a9b      	ldrb	r3, [r3, #10]
    723c:	2b00      	cmp	r3, #0
    723e:	d003      	beq.n	7248 <extint_chan_set_config+0x78>
		new_config |= EIC_CONFIG_FILTEN0;
    7240:	697b      	ldr	r3, [r7, #20]
    7242:	2208      	movs	r2, #8
    7244:	4313      	orrs	r3, r2
    7246:	617b      	str	r3, [r7, #20]
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    7248:	1dfb      	adds	r3, r7, #7
    724a:	781b      	ldrb	r3, [r3, #0]
    724c:	08db      	lsrs	r3, r3, #3
    724e:	b2db      	uxtb	r3, r3
    7250:	0018      	movs	r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    7252:	1dfb      	adds	r3, r7, #7
    7254:	781b      	ldrb	r3, [r3, #0]
    7256:	08db      	lsrs	r3, r3, #3
    7258:	b2db      	uxtb	r3, r3
    725a:	001a      	movs	r2, r3
    725c:	693b      	ldr	r3, [r7, #16]
    725e:	3206      	adds	r2, #6
    7260:	0092      	lsls	r2, r2, #2
    7262:	58d3      	ldr	r3, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    7264:	210f      	movs	r1, #15
    7266:	68fa      	ldr	r2, [r7, #12]
    7268:	4091      	lsls	r1, r2
    726a:	000a      	movs	r2, r1
    726c:	43d2      	mvns	r2, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    726e:	401a      	ands	r2, r3
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    7270:	6979      	ldr	r1, [r7, #20]
    7272:	68fb      	ldr	r3, [r7, #12]
    7274:	4099      	lsls	r1, r3
    7276:	000b      	movs	r3, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    7278:	431a      	orrs	r2, r3
    727a:	0011      	movs	r1, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    727c:	693b      	ldr	r3, [r7, #16]
    727e:	1d82      	adds	r2, r0, #6
    7280:	0092      	lsls	r2, r2, #2
    7282:	50d1      	str	r1, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    7284:	683b      	ldr	r3, [r7, #0]
    7286:	7a5b      	ldrb	r3, [r3, #9]
    7288:	2b00      	cmp	r3, #0
    728a:	d00a      	beq.n	72a2 <extint_chan_set_config+0xd2>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    728c:	693b      	ldr	r3, [r7, #16]
    728e:	695a      	ldr	r2, [r3, #20]
    7290:	1dfb      	adds	r3, r7, #7
    7292:	781b      	ldrb	r3, [r3, #0]
    7294:	2101      	movs	r1, #1
    7296:	4099      	lsls	r1, r3
    7298:	000b      	movs	r3, r1
    729a:	431a      	orrs	r2, r3
    729c:	693b      	ldr	r3, [r7, #16]
    729e:	615a      	str	r2, [r3, #20]
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
	}
}
    72a0:	e00a      	b.n	72b8 <extint_chan_set_config+0xe8>

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    72a2:	693b      	ldr	r3, [r7, #16]
    72a4:	695b      	ldr	r3, [r3, #20]
    72a6:	1dfa      	adds	r2, r7, #7
    72a8:	7812      	ldrb	r2, [r2, #0]
    72aa:	2101      	movs	r1, #1
    72ac:	4091      	lsls	r1, r2
    72ae:	000a      	movs	r2, r1
    72b0:	43d2      	mvns	r2, r2
    72b2:	401a      	ands	r2, r3
    72b4:	693b      	ldr	r3, [r7, #16]
    72b6:	615a      	str	r2, [r3, #20]
	}
}
    72b8:	46c0      	nop			; (mov r8, r8)
    72ba:	46bd      	mov	sp, r7
    72bc:	b006      	add	sp, #24
    72be:	bd80      	pop	{r7, pc}
    72c0:	00006f71 	.word	0x00006f71
    72c4:	0000a365 	.word	0x0000a365
    72c8:	00006fc5 	.word	0x00006fc5

000072cc <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    72cc:	b580      	push	{r7, lr}
    72ce:	b082      	sub	sp, #8
    72d0:	af00      	add	r7, sp, #0
    72d2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    72d4:	687b      	ldr	r3, [r7, #4]
    72d6:	2280      	movs	r2, #128	; 0x80
    72d8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    72da:	687b      	ldr	r3, [r7, #4]
    72dc:	2200      	movs	r2, #0
    72de:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    72e0:	687b      	ldr	r3, [r7, #4]
    72e2:	2201      	movs	r2, #1
    72e4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    72e6:	687b      	ldr	r3, [r7, #4]
    72e8:	2200      	movs	r2, #0
    72ea:	70da      	strb	r2, [r3, #3]
}
    72ec:	46c0      	nop			; (mov r8, r8)
    72ee:	46bd      	mov	sp, r7
    72f0:	b002      	add	sp, #8
    72f2:	bd80      	pop	{r7, pc}

000072f4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    72f4:	b580      	push	{r7, lr}
    72f6:	b084      	sub	sp, #16
    72f8:	af00      	add	r7, sp, #0
    72fa:	0002      	movs	r2, r0
    72fc:	6039      	str	r1, [r7, #0]
    72fe:	1dfb      	adds	r3, r7, #7
    7300:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    7302:	230c      	movs	r3, #12
    7304:	18fb      	adds	r3, r7, r3
    7306:	0018      	movs	r0, r3
    7308:	4b10      	ldr	r3, [pc, #64]	; (734c <port_pin_set_config+0x58>)
    730a:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    730c:	230c      	movs	r3, #12
    730e:	18fb      	adds	r3, r7, r3
    7310:	2280      	movs	r2, #128	; 0x80
    7312:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    7314:	683b      	ldr	r3, [r7, #0]
    7316:	781a      	ldrb	r2, [r3, #0]
    7318:	230c      	movs	r3, #12
    731a:	18fb      	adds	r3, r7, r3
    731c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    731e:	683b      	ldr	r3, [r7, #0]
    7320:	785a      	ldrb	r2, [r3, #1]
    7322:	230c      	movs	r3, #12
    7324:	18fb      	adds	r3, r7, r3
    7326:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    7328:	683b      	ldr	r3, [r7, #0]
    732a:	789a      	ldrb	r2, [r3, #2]
    732c:	230c      	movs	r3, #12
    732e:	18fb      	adds	r3, r7, r3
    7330:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    7332:	230c      	movs	r3, #12
    7334:	18fa      	adds	r2, r7, r3
    7336:	1dfb      	adds	r3, r7, #7
    7338:	781b      	ldrb	r3, [r3, #0]
    733a:	0011      	movs	r1, r2
    733c:	0018      	movs	r0, r3
    733e:	4b04      	ldr	r3, [pc, #16]	; (7350 <port_pin_set_config+0x5c>)
    7340:	4798      	blx	r3
}
    7342:	46c0      	nop			; (mov r8, r8)
    7344:	46bd      	mov	sp, r7
    7346:	b004      	add	sp, #16
    7348:	bd80      	pop	{r7, pc}
    734a:	46c0      	nop			; (mov r8, r8)
    734c:	000072cd 	.word	0x000072cd
    7350:	0000a365 	.word	0x0000a365

00007354 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    7354:	b580      	push	{r7, lr}
    7356:	b086      	sub	sp, #24
    7358:	af00      	add	r7, sp, #0
    735a:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    735c:	4b28      	ldr	r3, [pc, #160]	; (7400 <_rtc_interrupt_handler+0xac>)
    735e:	687a      	ldr	r2, [r7, #4]
    7360:	0092      	lsls	r2, r2, #2
    7362:	58d3      	ldr	r3, [r2, r3]
    7364:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    7366:	697b      	ldr	r3, [r7, #20]
    7368:	681b      	ldr	r3, [r3, #0]
    736a:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    736c:	230e      	movs	r3, #14
    736e:	18fb      	adds	r3, r7, r3
    7370:	697a      	ldr	r2, [r7, #20]
    7372:	8a52      	ldrh	r2, [r2, #18]
    7374:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    7376:	697b      	ldr	r3, [r7, #20]
    7378:	8a1b      	ldrh	r3, [r3, #16]
    737a:	b29a      	uxth	r2, r3
    737c:	230e      	movs	r3, #14
    737e:	18fb      	adds	r3, r7, r3
    7380:	210e      	movs	r1, #14
    7382:	1879      	adds	r1, r7, r1
    7384:	8809      	ldrh	r1, [r1, #0]
    7386:	400a      	ands	r2, r1
    7388:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    738a:	693b      	ldr	r3, [r7, #16]
    738c:	7a1b      	ldrb	r3, [r3, #8]
    738e:	b2da      	uxtb	r2, r3
    7390:	230c      	movs	r3, #12
    7392:	18fb      	adds	r3, r7, r3
    7394:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    7396:	693b      	ldr	r3, [r7, #16]
    7398:	79db      	ldrb	r3, [r3, #7]
    739a:	b2db      	uxtb	r3, r3
    739c:	b29a      	uxth	r2, r3
    739e:	230c      	movs	r3, #12
    73a0:	18fb      	adds	r3, r7, r3
    73a2:	210c      	movs	r1, #12
    73a4:	1879      	adds	r1, r7, r1
    73a6:	8809      	ldrh	r1, [r1, #0]
    73a8:	400a      	ands	r2, r1
    73aa:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    73ac:	230c      	movs	r3, #12
    73ae:	18fb      	adds	r3, r7, r3
    73b0:	881b      	ldrh	r3, [r3, #0]
    73b2:	2280      	movs	r2, #128	; 0x80
    73b4:	4013      	ands	r3, r2
    73b6:	d00c      	beq.n	73d2 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    73b8:	230e      	movs	r3, #14
    73ba:	18fb      	adds	r3, r7, r3
    73bc:	881b      	ldrh	r3, [r3, #0]
    73be:	2202      	movs	r2, #2
    73c0:	4013      	ands	r3, r2
    73c2:	d002      	beq.n	73ca <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    73c4:	697b      	ldr	r3, [r7, #20]
    73c6:	68db      	ldr	r3, [r3, #12]
    73c8:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    73ca:	693b      	ldr	r3, [r7, #16]
    73cc:	2280      	movs	r2, #128	; 0x80
    73ce:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    73d0:	e011      	b.n	73f6 <_rtc_interrupt_handler+0xa2>
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    73d2:	230c      	movs	r3, #12
    73d4:	18fb      	adds	r3, r7, r3
    73d6:	881b      	ldrh	r3, [r3, #0]
    73d8:	2201      	movs	r2, #1
    73da:	4013      	ands	r3, r2
    73dc:	d00b      	beq.n	73f6 <_rtc_interrupt_handler+0xa2>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    73de:	230e      	movs	r3, #14
    73e0:	18fb      	adds	r3, r7, r3
    73e2:	881b      	ldrh	r3, [r3, #0]
    73e4:	2201      	movs	r2, #1
    73e6:	4013      	ands	r3, r2
    73e8:	d002      	beq.n	73f0 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    73ea:	697b      	ldr	r3, [r7, #20]
    73ec:	689b      	ldr	r3, [r3, #8]
    73ee:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    73f0:	693b      	ldr	r3, [r7, #16]
    73f2:	2201      	movs	r2, #1
    73f4:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    73f6:	46c0      	nop			; (mov r8, r8)
    73f8:	46bd      	mov	sp, r7
    73fa:	b006      	add	sp, #24
    73fc:	bd80      	pop	{r7, pc}
    73fe:	46c0      	nop			; (mov r8, r8)
    7400:	20004648 	.word	0x20004648

00007404 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    7404:	b580      	push	{r7, lr}
    7406:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    7408:	2000      	movs	r0, #0
    740a:	4b02      	ldr	r3, [pc, #8]	; (7414 <RTC_Handler+0x10>)
    740c:	4798      	blx	r3
}
    740e:	46c0      	nop			; (mov r8, r8)
    7410:	46bd      	mov	sp, r7
    7412:	bd80      	pop	{r7, pc}
    7414:	00007355 	.word	0x00007355

00007418 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    7418:	b580      	push	{r7, lr}
    741a:	b082      	sub	sp, #8
    741c:	af00      	add	r7, sp, #0
    741e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    7420:	687b      	ldr	r3, [r7, #4]
    7422:	2200      	movs	r2, #0
    7424:	701a      	strb	r2, [r3, #0]
}
    7426:	46c0      	nop			; (mov r8, r8)
    7428:	46bd      	mov	sp, r7
    742a:	b002      	add	sp, #8
    742c:	bd80      	pop	{r7, pc}
    742e:	46c0      	nop			; (mov r8, r8)

00007430 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    7430:	b5f0      	push	{r4, r5, r6, r7, lr}
    7432:	b08d      	sub	sp, #52	; 0x34
    7434:	af00      	add	r7, sp, #0
    7436:	60b8      	str	r0, [r7, #8]
    7438:	60f9      	str	r1, [r7, #12]
    743a:	603a      	str	r2, [r7, #0]
    743c:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    743e:	2300      	movs	r3, #0
    7440:	2400      	movs	r4, #0
    7442:	623b      	str	r3, [r7, #32]
    7444:	627c      	str	r4, [r7, #36]	; 0x24
    7446:	2300      	movs	r3, #0
    7448:	2400      	movs	r4, #0
    744a:	61bb      	str	r3, [r7, #24]
    744c:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    744e:	233f      	movs	r3, #63	; 0x3f
    7450:	62fb      	str	r3, [r7, #44]	; 0x2c
    7452:	e053      	b.n	74fc <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    7454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7456:	3b20      	subs	r3, #32
    7458:	2b00      	cmp	r3, #0
    745a:	db04      	blt.n	7466 <long_division+0x36>
    745c:	2201      	movs	r2, #1
    745e:	409a      	lsls	r2, r3
    7460:	0013      	movs	r3, r2
    7462:	617b      	str	r3, [r7, #20]
    7464:	e00b      	b.n	747e <long_division+0x4e>
    7466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7468:	2220      	movs	r2, #32
    746a:	1ad3      	subs	r3, r2, r3
    746c:	2201      	movs	r2, #1
    746e:	40da      	lsrs	r2, r3
    7470:	0013      	movs	r3, r2
    7472:	2100      	movs	r1, #0
    7474:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    7476:	4091      	lsls	r1, r2
    7478:	000a      	movs	r2, r1
    747a:	4313      	orrs	r3, r2
    747c:	617b      	str	r3, [r7, #20]
    747e:	2201      	movs	r2, #1
    7480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7482:	409a      	lsls	r2, r3
    7484:	0013      	movs	r3, r2
    7486:	613b      	str	r3, [r7, #16]

		r = r << 1;
    7488:	69bb      	ldr	r3, [r7, #24]
    748a:	69fc      	ldr	r4, [r7, #28]
    748c:	18db      	adds	r3, r3, r3
    748e:	4164      	adcs	r4, r4
    7490:	61bb      	str	r3, [r7, #24]
    7492:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    7494:	68bb      	ldr	r3, [r7, #8]
    7496:	693a      	ldr	r2, [r7, #16]
    7498:	401a      	ands	r2, r3
    749a:	0015      	movs	r5, r2
    749c:	68fb      	ldr	r3, [r7, #12]
    749e:	697a      	ldr	r2, [r7, #20]
    74a0:	401a      	ands	r2, r3
    74a2:	0016      	movs	r6, r2
    74a4:	002b      	movs	r3, r5
    74a6:	4333      	orrs	r3, r6
    74a8:	d007      	beq.n	74ba <long_division+0x8a>
			r |= 0x01;
    74aa:	69bb      	ldr	r3, [r7, #24]
    74ac:	2201      	movs	r2, #1
    74ae:	4313      	orrs	r3, r2
    74b0:	61bb      	str	r3, [r7, #24]
    74b2:	69fb      	ldr	r3, [r7, #28]
    74b4:	2200      	movs	r2, #0
    74b6:	4313      	orrs	r3, r2
    74b8:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    74ba:	687a      	ldr	r2, [r7, #4]
    74bc:	69fb      	ldr	r3, [r7, #28]
    74be:	429a      	cmp	r2, r3
    74c0:	d819      	bhi.n	74f6 <long_division+0xc6>
    74c2:	687a      	ldr	r2, [r7, #4]
    74c4:	69fb      	ldr	r3, [r7, #28]
    74c6:	429a      	cmp	r2, r3
    74c8:	d103      	bne.n	74d2 <long_division+0xa2>
    74ca:	683a      	ldr	r2, [r7, #0]
    74cc:	69bb      	ldr	r3, [r7, #24]
    74ce:	429a      	cmp	r2, r3
    74d0:	d811      	bhi.n	74f6 <long_division+0xc6>
			r = r - d;
    74d2:	69b9      	ldr	r1, [r7, #24]
    74d4:	69fa      	ldr	r2, [r7, #28]
    74d6:	683b      	ldr	r3, [r7, #0]
    74d8:	687c      	ldr	r4, [r7, #4]
    74da:	1ac9      	subs	r1, r1, r3
    74dc:	41a2      	sbcs	r2, r4
    74de:	000b      	movs	r3, r1
    74e0:	0014      	movs	r4, r2
    74e2:	61bb      	str	r3, [r7, #24]
    74e4:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    74e6:	6a3a      	ldr	r2, [r7, #32]
    74e8:	693b      	ldr	r3, [r7, #16]
    74ea:	4313      	orrs	r3, r2
    74ec:	623b      	str	r3, [r7, #32]
    74ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    74f0:	697b      	ldr	r3, [r7, #20]
    74f2:	4313      	orrs	r3, r2
    74f4:	627b      	str	r3, [r7, #36]	; 0x24
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    74f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    74f8:	3b01      	subs	r3, #1
    74fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    74fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    74fe:	2b00      	cmp	r3, #0
    7500:	daa8      	bge.n	7454 <long_division+0x24>
			r = r - d;
			q |= bit_shift;
		}
	}

	return q;
    7502:	6a3b      	ldr	r3, [r7, #32]
    7504:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    7506:	0018      	movs	r0, r3
    7508:	0021      	movs	r1, r4
    750a:	46bd      	mov	sp, r7
    750c:	b00d      	add	sp, #52	; 0x34
    750e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007510 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    7510:	b580      	push	{r7, lr}
    7512:	b086      	sub	sp, #24
    7514:	af00      	add	r7, sp, #0
    7516:	60f8      	str	r0, [r7, #12]
    7518:	60b9      	str	r1, [r7, #8]
    751a:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    751c:	2316      	movs	r3, #22
    751e:	18fb      	adds	r3, r7, r3
    7520:	2200      	movs	r2, #0
    7522:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    7524:	68bb      	ldr	r3, [r7, #8]
    7526:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    7528:	68bb      	ldr	r3, [r7, #8]
    752a:	085a      	lsrs	r2, r3, #1
    752c:	68fb      	ldr	r3, [r7, #12]
    752e:	429a      	cmp	r2, r3
    7530:	d201      	bcs.n	7536 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7532:	2340      	movs	r3, #64	; 0x40
    7534:	e026      	b.n	7584 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    7536:	68bb      	ldr	r3, [r7, #8]
    7538:	085b      	lsrs	r3, r3, #1
    753a:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    753c:	e00a      	b.n	7554 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    753e:	693a      	ldr	r2, [r7, #16]
    7540:	68fb      	ldr	r3, [r7, #12]
    7542:	1ad3      	subs	r3, r2, r3
    7544:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    7546:	2316      	movs	r3, #22
    7548:	18fb      	adds	r3, r7, r3
    754a:	881a      	ldrh	r2, [r3, #0]
    754c:	2316      	movs	r3, #22
    754e:	18fb      	adds	r3, r7, r3
    7550:	3201      	adds	r2, #1
    7552:	801a      	strh	r2, [r3, #0]
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    7554:	693a      	ldr	r2, [r7, #16]
    7556:	68fb      	ldr	r3, [r7, #12]
    7558:	429a      	cmp	r2, r3
    755a:	d2f0      	bcs.n	753e <_sercom_get_sync_baud_val+0x2e>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
    755c:	2316      	movs	r3, #22
    755e:	18fb      	adds	r3, r7, r3
    7560:	2216      	movs	r2, #22
    7562:	18ba      	adds	r2, r7, r2
    7564:	8812      	ldrh	r2, [r2, #0]
    7566:	3a01      	subs	r2, #1
    7568:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    756a:	2316      	movs	r3, #22
    756c:	18fb      	adds	r3, r7, r3
    756e:	881b      	ldrh	r3, [r3, #0]
    7570:	2bff      	cmp	r3, #255	; 0xff
    7572:	d901      	bls.n	7578 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7574:	2340      	movs	r3, #64	; 0x40
    7576:	e005      	b.n	7584 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    7578:	687b      	ldr	r3, [r7, #4]
    757a:	2216      	movs	r2, #22
    757c:	18ba      	adds	r2, r7, r2
    757e:	8812      	ldrh	r2, [r2, #0]
    7580:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    7582:	2300      	movs	r3, #0
	}
}
    7584:	0018      	movs	r0, r3
    7586:	46bd      	mov	sp, r7
    7588:	b006      	add	sp, #24
    758a:	bd80      	pop	{r7, pc}

0000758c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    758c:	b5f0      	push	{r4, r5, r6, r7, lr}
    758e:	b09d      	sub	sp, #116	; 0x74
    7590:	af00      	add	r7, sp, #0
    7592:	63f8      	str	r0, [r7, #60]	; 0x3c
    7594:	63b9      	str	r1, [r7, #56]	; 0x38
    7596:	637a      	str	r2, [r7, #52]	; 0x34
    7598:	2233      	movs	r2, #51	; 0x33
    759a:	18ba      	adds	r2, r7, r2
    759c:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    759e:	2300      	movs	r3, #0
    75a0:	2400      	movs	r4, #0
    75a2:	65bb      	str	r3, [r7, #88]	; 0x58
    75a4:	65fc      	str	r4, [r7, #92]	; 0x5c
	uint64_t scale = 0;
    75a6:	2300      	movs	r3, #0
    75a8:	2400      	movs	r4, #0
    75aa:	653b      	str	r3, [r7, #80]	; 0x50
    75ac:	657c      	str	r4, [r7, #84]	; 0x54
	uint64_t baud_calculated = 0;
    75ae:	2300      	movs	r3, #0
    75b0:	2400      	movs	r4, #0
    75b2:	66bb      	str	r3, [r7, #104]	; 0x68
    75b4:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    75b6:	2300      	movs	r3, #0
    75b8:	663b      	str	r3, [r7, #96]	; 0x60
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    75ba:	2358      	movs	r3, #88	; 0x58
    75bc:	2230      	movs	r2, #48	; 0x30
    75be:	4694      	mov	ip, r2
    75c0:	44bc      	add	ip, r7
    75c2:	4463      	add	r3, ip
    75c4:	781a      	ldrb	r2, [r3, #0]
    75c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    75c8:	435a      	muls	r2, r3
    75ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    75cc:	429a      	cmp	r2, r3
    75ce:	d901      	bls.n	75d4 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    75d0:	2340      	movs	r3, #64	; 0x40
    75d2:	e0c6      	b.n	7762 <_sercom_get_async_baud_val+0x1d6>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    75d4:	2333      	movs	r3, #51	; 0x33
    75d6:	18fb      	adds	r3, r7, r3
    75d8:	781b      	ldrb	r3, [r3, #0]
    75da:	2b00      	cmp	r3, #0
    75dc:	d13d      	bne.n	765a <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    75de:	2358      	movs	r3, #88	; 0x58
    75e0:	2230      	movs	r2, #48	; 0x30
    75e2:	4694      	mov	ip, r2
    75e4:	44bc      	add	ip, r7
    75e6:	4463      	add	r3, ip
    75e8:	781b      	ldrb	r3, [r3, #0]
    75ea:	b2db      	uxtb	r3, r3
    75ec:	613b      	str	r3, [r7, #16]
    75ee:	2300      	movs	r3, #0
    75f0:	617b      	str	r3, [r7, #20]
    75f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    75f4:	60bb      	str	r3, [r7, #8]
    75f6:	2300      	movs	r3, #0
    75f8:	60fb      	str	r3, [r7, #12]
    75fa:	4c5c      	ldr	r4, [pc, #368]	; (776c <_sercom_get_async_baud_val+0x1e0>)
    75fc:	68ba      	ldr	r2, [r7, #8]
    75fe:	68fb      	ldr	r3, [r7, #12]
    7600:	6938      	ldr	r0, [r7, #16]
    7602:	6979      	ldr	r1, [r7, #20]
    7604:	47a0      	blx	r4
    7606:	0003      	movs	r3, r0
    7608:	000c      	movs	r4, r1
    760a:	001b      	movs	r3, r3
    760c:	64fb      	str	r3, [r7, #76]	; 0x4c
    760e:	2300      	movs	r3, #0
    7610:	64bb      	str	r3, [r7, #72]	; 0x48
		ratio = long_division(temp1, peripheral_clock);
    7612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7614:	603b      	str	r3, [r7, #0]
    7616:	2300      	movs	r3, #0
    7618:	607b      	str	r3, [r7, #4]
    761a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    761c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    761e:	683a      	ldr	r2, [r7, #0]
    7620:	687b      	ldr	r3, [r7, #4]
    7622:	4c53      	ldr	r4, [pc, #332]	; (7770 <_sercom_get_async_baud_val+0x1e4>)
    7624:	47a0      	blx	r4
    7626:	0003      	movs	r3, r0
    7628:	000c      	movs	r4, r1
    762a:	65bb      	str	r3, [r7, #88]	; 0x58
    762c:	65fc      	str	r4, [r7, #92]	; 0x5c
		scale = ((uint64_t)1 << SHIFT) - ratio;
    762e:	2100      	movs	r1, #0
    7630:	2201      	movs	r2, #1
    7632:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    7634:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    7636:	1ac9      	subs	r1, r1, r3
    7638:	41a2      	sbcs	r2, r4
    763a:	000b      	movs	r3, r1
    763c:	0014      	movs	r4, r2
    763e:	653b      	str	r3, [r7, #80]	; 0x50
    7640:	657c      	str	r4, [r7, #84]	; 0x54
		baud_calculated = (65536 * scale) >> SHIFT;
    7642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    7644:	0c1b      	lsrs	r3, r3, #16
    7646:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    7648:	0416      	lsls	r6, r2, #16
    764a:	431e      	orrs	r6, r3
    764c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    764e:	041d      	lsls	r5, r3, #16
    7650:	0033      	movs	r3, r6
    7652:	66bb      	str	r3, [r7, #104]	; 0x68
    7654:	2300      	movs	r3, #0
    7656:	66fb      	str	r3, [r7, #108]	; 0x6c
    7658:	e07d      	b.n	7756 <_sercom_get_async_baud_val+0x1ca>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    765a:	2333      	movs	r3, #51	; 0x33
    765c:	18fb      	adds	r3, r7, r3
    765e:	781b      	ldrb	r3, [r3, #0]
    7660:	2b01      	cmp	r3, #1
    7662:	d000      	beq.n	7666 <_sercom_get_async_baud_val+0xda>
    7664:	e077      	b.n	7756 <_sercom_get_async_baud_val+0x1ca>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    7666:	2337      	movs	r3, #55	; 0x37
    7668:	2230      	movs	r2, #48	; 0x30
    766a:	4694      	mov	ip, r2
    766c:	44bc      	add	ip, r7
    766e:	4463      	add	r3, ip
    7670:	2200      	movs	r2, #0
    7672:	701a      	strb	r2, [r3, #0]
    7674:	e04e      	b.n	7714 <_sercom_get_async_baud_val+0x188>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    7676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7678:	62bb      	str	r3, [r7, #40]	; 0x28
    767a:	2300      	movs	r3, #0
    767c:	62fb      	str	r3, [r7, #44]	; 0x2c
    767e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    7680:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    7682:	0003      	movs	r3, r0
    7684:	0f5b      	lsrs	r3, r3, #29
    7686:	000a      	movs	r2, r1
    7688:	00d2      	lsls	r2, r2, #3
    768a:	4313      	orrs	r3, r2
    768c:	64fb      	str	r3, [r7, #76]	; 0x4c
    768e:	0003      	movs	r3, r0
    7690:	00db      	lsls	r3, r3, #3
    7692:	64bb      	str	r3, [r7, #72]	; 0x48
			temp2 = ((uint64_t)baudrate * sample_num);
    7694:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    7696:	623b      	str	r3, [r7, #32]
    7698:	2300      	movs	r3, #0
    769a:	627b      	str	r3, [r7, #36]	; 0x24
    769c:	2358      	movs	r3, #88	; 0x58
    769e:	2230      	movs	r2, #48	; 0x30
    76a0:	4694      	mov	ip, r2
    76a2:	44bc      	add	ip, r7
    76a4:	4463      	add	r3, ip
    76a6:	781b      	ldrb	r3, [r3, #0]
    76a8:	b2db      	uxtb	r3, r3
    76aa:	61bb      	str	r3, [r7, #24]
    76ac:	2300      	movs	r3, #0
    76ae:	61fb      	str	r3, [r7, #28]
    76b0:	4c2e      	ldr	r4, [pc, #184]	; (776c <_sercom_get_async_baud_val+0x1e0>)
    76b2:	69ba      	ldr	r2, [r7, #24]
    76b4:	69fb      	ldr	r3, [r7, #28]
    76b6:	6a38      	ldr	r0, [r7, #32]
    76b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
    76ba:	47a0      	blx	r4
    76bc:	0003      	movs	r3, r0
    76be:	000c      	movs	r4, r1
    76c0:	643b      	str	r3, [r7, #64]	; 0x40
    76c2:	647c      	str	r4, [r7, #68]	; 0x44
			baud_int = long_division(temp1, temp2);
    76c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    76c6:	6c7c      	ldr	r4, [r7, #68]	; 0x44
    76c8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    76ca:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    76cc:	001a      	movs	r2, r3
    76ce:	0023      	movs	r3, r4
    76d0:	4c27      	ldr	r4, [pc, #156]	; (7770 <_sercom_get_async_baud_val+0x1e4>)
    76d2:	47a0      	blx	r4
    76d4:	0003      	movs	r3, r0
    76d6:	000c      	movs	r4, r1
    76d8:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int -= baud_fp;
    76da:	2337      	movs	r3, #55	; 0x37
    76dc:	2230      	movs	r2, #48	; 0x30
    76de:	4694      	mov	ip, r2
    76e0:	44bc      	add	ip, r7
    76e2:	4463      	add	r3, ip
    76e4:	781b      	ldrb	r3, [r3, #0]
    76e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    76e8:	1ad3      	subs	r3, r2, r3
    76ea:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int = baud_int / BAUD_FP_MAX;
    76ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    76ee:	08db      	lsrs	r3, r3, #3
    76f0:	663b      	str	r3, [r7, #96]	; 0x60
			if(baud_int < BAUD_INT_MAX) {
    76f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    76f4:	4a1f      	ldr	r2, [pc, #124]	; (7774 <_sercom_get_async_baud_val+0x1e8>)
    76f6:	4293      	cmp	r3, r2
    76f8:	d915      	bls.n	7726 <_sercom_get_async_baud_val+0x19a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    76fa:	2337      	movs	r3, #55	; 0x37
    76fc:	2230      	movs	r2, #48	; 0x30
    76fe:	4694      	mov	ip, r2
    7700:	44bc      	add	ip, r7
    7702:	4463      	add	r3, ip
    7704:	781a      	ldrb	r2, [r3, #0]
    7706:	2337      	movs	r3, #55	; 0x37
    7708:	2130      	movs	r1, #48	; 0x30
    770a:	468c      	mov	ip, r1
    770c:	44bc      	add	ip, r7
    770e:	4463      	add	r3, ip
    7710:	3201      	adds	r2, #1
    7712:	701a      	strb	r2, [r3, #0]
    7714:	2337      	movs	r3, #55	; 0x37
    7716:	2230      	movs	r2, #48	; 0x30
    7718:	4694      	mov	ip, r2
    771a:	44bc      	add	ip, r7
    771c:	4463      	add	r3, ip
    771e:	781b      	ldrb	r3, [r3, #0]
    7720:	2b07      	cmp	r3, #7
    7722:	d9a8      	bls.n	7676 <_sercom_get_async_baud_val+0xea>
    7724:	e000      	b.n	7728 <_sercom_get_async_baud_val+0x19c>
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
    7726:	46c0      	nop			; (mov r8, r8)
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    7728:	2337      	movs	r3, #55	; 0x37
    772a:	2230      	movs	r2, #48	; 0x30
    772c:	4694      	mov	ip, r2
    772e:	44bc      	add	ip, r7
    7730:	4463      	add	r3, ip
    7732:	781b      	ldrb	r3, [r3, #0]
    7734:	2b08      	cmp	r3, #8
    7736:	d101      	bne.n	773c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7738:	2340      	movs	r3, #64	; 0x40
    773a:	e012      	b.n	7762 <_sercom_get_async_baud_val+0x1d6>
		}
		baud_calculated = baud_int | (baud_fp << 13);
    773c:	2337      	movs	r3, #55	; 0x37
    773e:	2230      	movs	r2, #48	; 0x30
    7740:	4694      	mov	ip, r2
    7742:	44bc      	add	ip, r7
    7744:	4463      	add	r3, ip
    7746:	781b      	ldrb	r3, [r3, #0]
    7748:	035b      	lsls	r3, r3, #13
    774a:	001a      	movs	r2, r3
    774c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    774e:	4313      	orrs	r3, r2
    7750:	66bb      	str	r3, [r7, #104]	; 0x68
    7752:	2300      	movs	r3, #0
    7754:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	*baudval = baud_calculated;
    7756:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7758:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    775a:	b29a      	uxth	r2, r3
    775c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    775e:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    7760:	2300      	movs	r3, #0
}
    7762:	0018      	movs	r0, r3
    7764:	46bd      	mov	sp, r7
    7766:	b01d      	add	sp, #116	; 0x74
    7768:	bdf0      	pop	{r4, r5, r6, r7, pc}
    776a:	46c0      	nop			; (mov r8, r8)
    776c:	0000ebd5 	.word	0x0000ebd5
    7770:	00007431 	.word	0x00007431
    7774:	00001fff 	.word	0x00001fff

00007778 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    7778:	b580      	push	{r7, lr}
    777a:	b084      	sub	sp, #16
    777c:	af00      	add	r7, sp, #0
    777e:	0002      	movs	r2, r0
    7780:	1dfb      	adds	r3, r7, #7
    7782:	701a      	strb	r2, [r3, #0]
    7784:	1dbb      	adds	r3, r7, #6
    7786:	1c0a      	adds	r2, r1, #0
    7788:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    778a:	4b1a      	ldr	r3, [pc, #104]	; (77f4 <sercom_set_gclk_generator+0x7c>)
    778c:	781b      	ldrb	r3, [r3, #0]
    778e:	2201      	movs	r2, #1
    7790:	4053      	eors	r3, r2
    7792:	b2db      	uxtb	r3, r3
    7794:	2b00      	cmp	r3, #0
    7796:	d103      	bne.n	77a0 <sercom_set_gclk_generator+0x28>
    7798:	1dbb      	adds	r3, r7, #6
    779a:	781b      	ldrb	r3, [r3, #0]
    779c:	2b00      	cmp	r3, #0
    779e:	d01b      	beq.n	77d8 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    77a0:	230c      	movs	r3, #12
    77a2:	18fb      	adds	r3, r7, r3
    77a4:	0018      	movs	r0, r3
    77a6:	4b14      	ldr	r3, [pc, #80]	; (77f8 <sercom_set_gclk_generator+0x80>)
    77a8:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    77aa:	230c      	movs	r3, #12
    77ac:	18fb      	adds	r3, r7, r3
    77ae:	1dfa      	adds	r2, r7, #7
    77b0:	7812      	ldrb	r2, [r2, #0]
    77b2:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    77b4:	230c      	movs	r3, #12
    77b6:	18fb      	adds	r3, r7, r3
    77b8:	0019      	movs	r1, r3
    77ba:	2013      	movs	r0, #19
    77bc:	4b0f      	ldr	r3, [pc, #60]	; (77fc <sercom_set_gclk_generator+0x84>)
    77be:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    77c0:	2013      	movs	r0, #19
    77c2:	4b0f      	ldr	r3, [pc, #60]	; (7800 <sercom_set_gclk_generator+0x88>)
    77c4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    77c6:	4b0b      	ldr	r3, [pc, #44]	; (77f4 <sercom_set_gclk_generator+0x7c>)
    77c8:	1dfa      	adds	r2, r7, #7
    77ca:	7812      	ldrb	r2, [r2, #0]
    77cc:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    77ce:	4b09      	ldr	r3, [pc, #36]	; (77f4 <sercom_set_gclk_generator+0x7c>)
    77d0:	2201      	movs	r2, #1
    77d2:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    77d4:	2300      	movs	r3, #0
    77d6:	e008      	b.n	77ea <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    77d8:	4b06      	ldr	r3, [pc, #24]	; (77f4 <sercom_set_gclk_generator+0x7c>)
    77da:	785b      	ldrb	r3, [r3, #1]
    77dc:	1dfa      	adds	r2, r7, #7
    77de:	7812      	ldrb	r2, [r2, #0]
    77e0:	429a      	cmp	r2, r3
    77e2:	d101      	bne.n	77e8 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    77e4:	2300      	movs	r3, #0
    77e6:	e000      	b.n	77ea <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    77e8:	231d      	movs	r3, #29
}
    77ea:	0018      	movs	r0, r3
    77ec:	46bd      	mov	sp, r7
    77ee:	b004      	add	sp, #16
    77f0:	bd80      	pop	{r7, pc}
    77f2:	46c0      	nop			; (mov r8, r8)
    77f4:	20000108 	.word	0x20000108
    77f8:	00007419 	.word	0x00007419
    77fc:	0000a079 	.word	0x0000a079
    7800:	0000a0bd 	.word	0x0000a0bd

00007804 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    7804:	b580      	push	{r7, lr}
    7806:	b082      	sub	sp, #8
    7808:	af00      	add	r7, sp, #0
    780a:	6078      	str	r0, [r7, #4]
    780c:	000a      	movs	r2, r1
    780e:	1cfb      	adds	r3, r7, #3
    7810:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    7812:	687b      	ldr	r3, [r7, #4]
    7814:	4a4d      	ldr	r2, [pc, #308]	; (794c <_sercom_get_default_pad+0x148>)
    7816:	4293      	cmp	r3, r2
    7818:	d03f      	beq.n	789a <_sercom_get_default_pad+0x96>
    781a:	4a4c      	ldr	r2, [pc, #304]	; (794c <_sercom_get_default_pad+0x148>)
    781c:	4293      	cmp	r3, r2
    781e:	d806      	bhi.n	782e <_sercom_get_default_pad+0x2a>
    7820:	4a4b      	ldr	r2, [pc, #300]	; (7950 <_sercom_get_default_pad+0x14c>)
    7822:	4293      	cmp	r3, r2
    7824:	d00f      	beq.n	7846 <_sercom_get_default_pad+0x42>
    7826:	4a4b      	ldr	r2, [pc, #300]	; (7954 <_sercom_get_default_pad+0x150>)
    7828:	4293      	cmp	r3, r2
    782a:	d021      	beq.n	7870 <_sercom_get_default_pad+0x6c>
    782c:	e089      	b.n	7942 <_sercom_get_default_pad+0x13e>
    782e:	4a4a      	ldr	r2, [pc, #296]	; (7958 <_sercom_get_default_pad+0x154>)
    7830:	4293      	cmp	r3, r2
    7832:	d100      	bne.n	7836 <_sercom_get_default_pad+0x32>
    7834:	e05b      	b.n	78ee <_sercom_get_default_pad+0xea>
    7836:	4a49      	ldr	r2, [pc, #292]	; (795c <_sercom_get_default_pad+0x158>)
    7838:	4293      	cmp	r3, r2
    783a:	d100      	bne.n	783e <_sercom_get_default_pad+0x3a>
    783c:	e06c      	b.n	7918 <_sercom_get_default_pad+0x114>
    783e:	4a48      	ldr	r2, [pc, #288]	; (7960 <_sercom_get_default_pad+0x15c>)
    7840:	4293      	cmp	r3, r2
    7842:	d03f      	beq.n	78c4 <_sercom_get_default_pad+0xc0>
    7844:	e07d      	b.n	7942 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7846:	1cfb      	adds	r3, r7, #3
    7848:	781b      	ldrb	r3, [r3, #0]
    784a:	2b01      	cmp	r3, #1
    784c:	d00a      	beq.n	7864 <_sercom_get_default_pad+0x60>
    784e:	dc02      	bgt.n	7856 <_sercom_get_default_pad+0x52>
    7850:	2b00      	cmp	r3, #0
    7852:	d005      	beq.n	7860 <_sercom_get_default_pad+0x5c>
    7854:	e075      	b.n	7942 <_sercom_get_default_pad+0x13e>
    7856:	2b02      	cmp	r3, #2
    7858:	d006      	beq.n	7868 <_sercom_get_default_pad+0x64>
    785a:	2b03      	cmp	r3, #3
    785c:	d006      	beq.n	786c <_sercom_get_default_pad+0x68>
    785e:	e070      	b.n	7942 <_sercom_get_default_pad+0x13e>
    7860:	4b40      	ldr	r3, [pc, #256]	; (7964 <_sercom_get_default_pad+0x160>)
    7862:	e06f      	b.n	7944 <_sercom_get_default_pad+0x140>
    7864:	4b40      	ldr	r3, [pc, #256]	; (7968 <_sercom_get_default_pad+0x164>)
    7866:	e06d      	b.n	7944 <_sercom_get_default_pad+0x140>
    7868:	4b40      	ldr	r3, [pc, #256]	; (796c <_sercom_get_default_pad+0x168>)
    786a:	e06b      	b.n	7944 <_sercom_get_default_pad+0x140>
    786c:	4b40      	ldr	r3, [pc, #256]	; (7970 <_sercom_get_default_pad+0x16c>)
    786e:	e069      	b.n	7944 <_sercom_get_default_pad+0x140>
    7870:	1cfb      	adds	r3, r7, #3
    7872:	781b      	ldrb	r3, [r3, #0]
    7874:	2b01      	cmp	r3, #1
    7876:	d00a      	beq.n	788e <_sercom_get_default_pad+0x8a>
    7878:	dc02      	bgt.n	7880 <_sercom_get_default_pad+0x7c>
    787a:	2b00      	cmp	r3, #0
    787c:	d005      	beq.n	788a <_sercom_get_default_pad+0x86>
    787e:	e060      	b.n	7942 <_sercom_get_default_pad+0x13e>
    7880:	2b02      	cmp	r3, #2
    7882:	d006      	beq.n	7892 <_sercom_get_default_pad+0x8e>
    7884:	2b03      	cmp	r3, #3
    7886:	d006      	beq.n	7896 <_sercom_get_default_pad+0x92>
    7888:	e05b      	b.n	7942 <_sercom_get_default_pad+0x13e>
    788a:	2303      	movs	r3, #3
    788c:	e05a      	b.n	7944 <_sercom_get_default_pad+0x140>
    788e:	4b39      	ldr	r3, [pc, #228]	; (7974 <_sercom_get_default_pad+0x170>)
    7890:	e058      	b.n	7944 <_sercom_get_default_pad+0x140>
    7892:	4b39      	ldr	r3, [pc, #228]	; (7978 <_sercom_get_default_pad+0x174>)
    7894:	e056      	b.n	7944 <_sercom_get_default_pad+0x140>
    7896:	4b39      	ldr	r3, [pc, #228]	; (797c <_sercom_get_default_pad+0x178>)
    7898:	e054      	b.n	7944 <_sercom_get_default_pad+0x140>
    789a:	1cfb      	adds	r3, r7, #3
    789c:	781b      	ldrb	r3, [r3, #0]
    789e:	2b01      	cmp	r3, #1
    78a0:	d00a      	beq.n	78b8 <_sercom_get_default_pad+0xb4>
    78a2:	dc02      	bgt.n	78aa <_sercom_get_default_pad+0xa6>
    78a4:	2b00      	cmp	r3, #0
    78a6:	d005      	beq.n	78b4 <_sercom_get_default_pad+0xb0>
    78a8:	e04b      	b.n	7942 <_sercom_get_default_pad+0x13e>
    78aa:	2b02      	cmp	r3, #2
    78ac:	d006      	beq.n	78bc <_sercom_get_default_pad+0xb8>
    78ae:	2b03      	cmp	r3, #3
    78b0:	d006      	beq.n	78c0 <_sercom_get_default_pad+0xbc>
    78b2:	e046      	b.n	7942 <_sercom_get_default_pad+0x13e>
    78b4:	4b32      	ldr	r3, [pc, #200]	; (7980 <_sercom_get_default_pad+0x17c>)
    78b6:	e045      	b.n	7944 <_sercom_get_default_pad+0x140>
    78b8:	4b32      	ldr	r3, [pc, #200]	; (7984 <_sercom_get_default_pad+0x180>)
    78ba:	e043      	b.n	7944 <_sercom_get_default_pad+0x140>
    78bc:	4b32      	ldr	r3, [pc, #200]	; (7988 <_sercom_get_default_pad+0x184>)
    78be:	e041      	b.n	7944 <_sercom_get_default_pad+0x140>
    78c0:	4b32      	ldr	r3, [pc, #200]	; (798c <_sercom_get_default_pad+0x188>)
    78c2:	e03f      	b.n	7944 <_sercom_get_default_pad+0x140>
    78c4:	1cfb      	adds	r3, r7, #3
    78c6:	781b      	ldrb	r3, [r3, #0]
    78c8:	2b01      	cmp	r3, #1
    78ca:	d00a      	beq.n	78e2 <_sercom_get_default_pad+0xde>
    78cc:	dc02      	bgt.n	78d4 <_sercom_get_default_pad+0xd0>
    78ce:	2b00      	cmp	r3, #0
    78d0:	d005      	beq.n	78de <_sercom_get_default_pad+0xda>
    78d2:	e036      	b.n	7942 <_sercom_get_default_pad+0x13e>
    78d4:	2b02      	cmp	r3, #2
    78d6:	d006      	beq.n	78e6 <_sercom_get_default_pad+0xe2>
    78d8:	2b03      	cmp	r3, #3
    78da:	d006      	beq.n	78ea <_sercom_get_default_pad+0xe6>
    78dc:	e031      	b.n	7942 <_sercom_get_default_pad+0x13e>
    78de:	4b2c      	ldr	r3, [pc, #176]	; (7990 <_sercom_get_default_pad+0x18c>)
    78e0:	e030      	b.n	7944 <_sercom_get_default_pad+0x140>
    78e2:	4b2c      	ldr	r3, [pc, #176]	; (7994 <_sercom_get_default_pad+0x190>)
    78e4:	e02e      	b.n	7944 <_sercom_get_default_pad+0x140>
    78e6:	4b2c      	ldr	r3, [pc, #176]	; (7998 <_sercom_get_default_pad+0x194>)
    78e8:	e02c      	b.n	7944 <_sercom_get_default_pad+0x140>
    78ea:	4b2c      	ldr	r3, [pc, #176]	; (799c <_sercom_get_default_pad+0x198>)
    78ec:	e02a      	b.n	7944 <_sercom_get_default_pad+0x140>
    78ee:	1cfb      	adds	r3, r7, #3
    78f0:	781b      	ldrb	r3, [r3, #0]
    78f2:	2b01      	cmp	r3, #1
    78f4:	d00a      	beq.n	790c <_sercom_get_default_pad+0x108>
    78f6:	dc02      	bgt.n	78fe <_sercom_get_default_pad+0xfa>
    78f8:	2b00      	cmp	r3, #0
    78fa:	d005      	beq.n	7908 <_sercom_get_default_pad+0x104>
    78fc:	e021      	b.n	7942 <_sercom_get_default_pad+0x13e>
    78fe:	2b02      	cmp	r3, #2
    7900:	d006      	beq.n	7910 <_sercom_get_default_pad+0x10c>
    7902:	2b03      	cmp	r3, #3
    7904:	d006      	beq.n	7914 <_sercom_get_default_pad+0x110>
    7906:	e01c      	b.n	7942 <_sercom_get_default_pad+0x13e>
    7908:	4b25      	ldr	r3, [pc, #148]	; (79a0 <_sercom_get_default_pad+0x19c>)
    790a:	e01b      	b.n	7944 <_sercom_get_default_pad+0x140>
    790c:	4b25      	ldr	r3, [pc, #148]	; (79a4 <_sercom_get_default_pad+0x1a0>)
    790e:	e019      	b.n	7944 <_sercom_get_default_pad+0x140>
    7910:	4b25      	ldr	r3, [pc, #148]	; (79a8 <_sercom_get_default_pad+0x1a4>)
    7912:	e017      	b.n	7944 <_sercom_get_default_pad+0x140>
    7914:	4b25      	ldr	r3, [pc, #148]	; (79ac <_sercom_get_default_pad+0x1a8>)
    7916:	e015      	b.n	7944 <_sercom_get_default_pad+0x140>
    7918:	1cfb      	adds	r3, r7, #3
    791a:	781b      	ldrb	r3, [r3, #0]
    791c:	2b01      	cmp	r3, #1
    791e:	d00a      	beq.n	7936 <_sercom_get_default_pad+0x132>
    7920:	dc02      	bgt.n	7928 <_sercom_get_default_pad+0x124>
    7922:	2b00      	cmp	r3, #0
    7924:	d005      	beq.n	7932 <_sercom_get_default_pad+0x12e>
    7926:	e00c      	b.n	7942 <_sercom_get_default_pad+0x13e>
    7928:	2b02      	cmp	r3, #2
    792a:	d006      	beq.n	793a <_sercom_get_default_pad+0x136>
    792c:	2b03      	cmp	r3, #3
    792e:	d006      	beq.n	793e <_sercom_get_default_pad+0x13a>
    7930:	e007      	b.n	7942 <_sercom_get_default_pad+0x13e>
    7932:	4b1f      	ldr	r3, [pc, #124]	; (79b0 <_sercom_get_default_pad+0x1ac>)
    7934:	e006      	b.n	7944 <_sercom_get_default_pad+0x140>
    7936:	4b1f      	ldr	r3, [pc, #124]	; (79b4 <_sercom_get_default_pad+0x1b0>)
    7938:	e004      	b.n	7944 <_sercom_get_default_pad+0x140>
    793a:	4b1f      	ldr	r3, [pc, #124]	; (79b8 <_sercom_get_default_pad+0x1b4>)
    793c:	e002      	b.n	7944 <_sercom_get_default_pad+0x140>
    793e:	4b1f      	ldr	r3, [pc, #124]	; (79bc <_sercom_get_default_pad+0x1b8>)
    7940:	e000      	b.n	7944 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    7942:	2300      	movs	r3, #0
}
    7944:	0018      	movs	r0, r3
    7946:	46bd      	mov	sp, r7
    7948:	b002      	add	sp, #8
    794a:	bd80      	pop	{r7, pc}
    794c:	42001000 	.word	0x42001000
    7950:	42000800 	.word	0x42000800
    7954:	42000c00 	.word	0x42000c00
    7958:	42001800 	.word	0x42001800
    795c:	42001c00 	.word	0x42001c00
    7960:	42001400 	.word	0x42001400
    7964:	00040003 	.word	0x00040003
    7968:	00050003 	.word	0x00050003
    796c:	00060003 	.word	0x00060003
    7970:	00070003 	.word	0x00070003
    7974:	00010003 	.word	0x00010003
    7978:	001e0003 	.word	0x001e0003
    797c:	001f0003 	.word	0x001f0003
    7980:	00080003 	.word	0x00080003
    7984:	00090003 	.word	0x00090003
    7988:	000a0003 	.word	0x000a0003
    798c:	000b0003 	.word	0x000b0003
    7990:	00100003 	.word	0x00100003
    7994:	00110003 	.word	0x00110003
    7998:	00120003 	.word	0x00120003
    799c:	00130003 	.word	0x00130003
    79a0:	000c0003 	.word	0x000c0003
    79a4:	000d0003 	.word	0x000d0003
    79a8:	000e0003 	.word	0x000e0003
    79ac:	000f0003 	.word	0x000f0003
    79b0:	00160003 	.word	0x00160003
    79b4:	00170003 	.word	0x00170003
    79b8:	00180003 	.word	0x00180003
    79bc:	00190003 	.word	0x00190003

000079c0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    79c0:	b590      	push	{r4, r7, lr}
    79c2:	b08b      	sub	sp, #44	; 0x2c
    79c4:	af00      	add	r7, sp, #0
    79c6:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    79c8:	230c      	movs	r3, #12
    79ca:	18fb      	adds	r3, r7, r3
    79cc:	4a0f      	ldr	r2, [pc, #60]	; (7a0c <_sercom_get_sercom_inst_index+0x4c>)
    79ce:	ca13      	ldmia	r2!, {r0, r1, r4}
    79d0:	c313      	stmia	r3!, {r0, r1, r4}
    79d2:	ca13      	ldmia	r2!, {r0, r1, r4}
    79d4:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    79d6:	2300      	movs	r3, #0
    79d8:	627b      	str	r3, [r7, #36]	; 0x24
    79da:	e00e      	b.n	79fa <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    79dc:	230c      	movs	r3, #12
    79de:	18fb      	adds	r3, r7, r3
    79e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    79e2:	0092      	lsls	r2, r2, #2
    79e4:	58d3      	ldr	r3, [r2, r3]
    79e6:	1e1a      	subs	r2, r3, #0
    79e8:	687b      	ldr	r3, [r7, #4]
    79ea:	429a      	cmp	r2, r3
    79ec:	d102      	bne.n	79f4 <_sercom_get_sercom_inst_index+0x34>
			return i;
    79ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    79f0:	b2db      	uxtb	r3, r3
    79f2:	e006      	b.n	7a02 <_sercom_get_sercom_inst_index+0x42>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    79f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    79f6:	3301      	adds	r3, #1
    79f8:	627b      	str	r3, [r7, #36]	; 0x24
    79fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    79fc:	2b05      	cmp	r3, #5
    79fe:	d9ed      	bls.n	79dc <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    7a00:	2300      	movs	r3, #0
}
    7a02:	0018      	movs	r0, r3
    7a04:	46bd      	mov	sp, r7
    7a06:	b00b      	add	sp, #44	; 0x2c
    7a08:	bd90      	pop	{r4, r7, pc}
    7a0a:	46c0      	nop			; (mov r8, r8)
    7a0c:	00011b88 	.word	0x00011b88

00007a10 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    7a10:	b580      	push	{r7, lr}
    7a12:	b082      	sub	sp, #8
    7a14:	af00      	add	r7, sp, #0
    7a16:	0002      	movs	r2, r0
    7a18:	1dfb      	adds	r3, r7, #7
    7a1a:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    7a1c:	46c0      	nop			; (mov r8, r8)
    7a1e:	46bd      	mov	sp, r7
    7a20:	b002      	add	sp, #8
    7a22:	bd80      	pop	{r7, pc}

00007a24 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    7a24:	b580      	push	{r7, lr}
    7a26:	b084      	sub	sp, #16
    7a28:	af00      	add	r7, sp, #0
    7a2a:	0002      	movs	r2, r0
    7a2c:	6039      	str	r1, [r7, #0]
    7a2e:	1dfb      	adds	r3, r7, #7
    7a30:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    7a32:	4b13      	ldr	r3, [pc, #76]	; (7a80 <_sercom_set_handler+0x5c>)
    7a34:	781b      	ldrb	r3, [r3, #0]
    7a36:	2201      	movs	r2, #1
    7a38:	4053      	eors	r3, r2
    7a3a:	b2db      	uxtb	r3, r3
    7a3c:	2b00      	cmp	r3, #0
    7a3e:	d015      	beq.n	7a6c <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7a40:	2300      	movs	r3, #0
    7a42:	60fb      	str	r3, [r7, #12]
    7a44:	e00c      	b.n	7a60 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    7a46:	4b0f      	ldr	r3, [pc, #60]	; (7a84 <_sercom_set_handler+0x60>)
    7a48:	68fa      	ldr	r2, [r7, #12]
    7a4a:	0092      	lsls	r2, r2, #2
    7a4c:	490e      	ldr	r1, [pc, #56]	; (7a88 <_sercom_set_handler+0x64>)
    7a4e:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    7a50:	4b0e      	ldr	r3, [pc, #56]	; (7a8c <_sercom_set_handler+0x68>)
    7a52:	68fa      	ldr	r2, [r7, #12]
    7a54:	0092      	lsls	r2, r2, #2
    7a56:	2100      	movs	r1, #0
    7a58:	50d1      	str	r1, [r2, r3]
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7a5a:	68fb      	ldr	r3, [r7, #12]
    7a5c:	3301      	adds	r3, #1
    7a5e:	60fb      	str	r3, [r7, #12]
    7a60:	68fb      	ldr	r3, [r7, #12]
    7a62:	2b05      	cmp	r3, #5
    7a64:	d9ef      	bls.n	7a46 <_sercom_set_handler+0x22>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    7a66:	4b06      	ldr	r3, [pc, #24]	; (7a80 <_sercom_set_handler+0x5c>)
    7a68:	2201      	movs	r2, #1
    7a6a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    7a6c:	1dfb      	adds	r3, r7, #7
    7a6e:	781a      	ldrb	r2, [r3, #0]
    7a70:	4b04      	ldr	r3, [pc, #16]	; (7a84 <_sercom_set_handler+0x60>)
    7a72:	0092      	lsls	r2, r2, #2
    7a74:	6839      	ldr	r1, [r7, #0]
    7a76:	50d1      	str	r1, [r2, r3]
}
    7a78:	46c0      	nop			; (mov r8, r8)
    7a7a:	46bd      	mov	sp, r7
    7a7c:	b004      	add	sp, #16
    7a7e:	bd80      	pop	{r7, pc}
    7a80:	2000010a 	.word	0x2000010a
    7a84:	2000010c 	.word	0x2000010c
    7a88:	00007a11 	.word	0x00007a11
    7a8c:	2000464c 	.word	0x2000464c

00007a90 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    7a90:	b590      	push	{r4, r7, lr}
    7a92:	b085      	sub	sp, #20
    7a94:	af00      	add	r7, sp, #0
    7a96:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    7a98:	2308      	movs	r3, #8
    7a9a:	18fa      	adds	r2, r7, r3
    7a9c:	4b0c      	ldr	r3, [pc, #48]	; (7ad0 <_sercom_get_interrupt_vector+0x40>)
    7a9e:	0010      	movs	r0, r2
    7aa0:	0019      	movs	r1, r3
    7aa2:	2306      	movs	r3, #6
    7aa4:	001a      	movs	r2, r3
    7aa6:	4b0b      	ldr	r3, [pc, #44]	; (7ad4 <_sercom_get_interrupt_vector+0x44>)
    7aa8:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    7aaa:	230f      	movs	r3, #15
    7aac:	18fc      	adds	r4, r7, r3
    7aae:	687b      	ldr	r3, [r7, #4]
    7ab0:	0018      	movs	r0, r3
    7ab2:	4b09      	ldr	r3, [pc, #36]	; (7ad8 <_sercom_get_interrupt_vector+0x48>)
    7ab4:	4798      	blx	r3
    7ab6:	0003      	movs	r3, r0
    7ab8:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    7aba:	230f      	movs	r3, #15
    7abc:	18fb      	adds	r3, r7, r3
    7abe:	781b      	ldrb	r3, [r3, #0]
    7ac0:	2208      	movs	r2, #8
    7ac2:	18ba      	adds	r2, r7, r2
    7ac4:	5cd3      	ldrb	r3, [r2, r3]
    7ac6:	b25b      	sxtb	r3, r3
}
    7ac8:	0018      	movs	r0, r3
    7aca:	46bd      	mov	sp, r7
    7acc:	b005      	add	sp, #20
    7ace:	bd90      	pop	{r4, r7, pc}
    7ad0:	00011ba0 	.word	0x00011ba0
    7ad4:	0000f419 	.word	0x0000f419
    7ad8:	000079c1 	.word	0x000079c1

00007adc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    7adc:	b580      	push	{r7, lr}
    7ade:	af00      	add	r7, sp, #0
    7ae0:	4b03      	ldr	r3, [pc, #12]	; (7af0 <SERCOM0_Handler+0x14>)
    7ae2:	681b      	ldr	r3, [r3, #0]
    7ae4:	2000      	movs	r0, #0
    7ae6:	4798      	blx	r3
    7ae8:	46c0      	nop			; (mov r8, r8)
    7aea:	46bd      	mov	sp, r7
    7aec:	bd80      	pop	{r7, pc}
    7aee:	46c0      	nop			; (mov r8, r8)
    7af0:	2000010c 	.word	0x2000010c

00007af4 <SERCOM1_Handler>:
    7af4:	b580      	push	{r7, lr}
    7af6:	af00      	add	r7, sp, #0
    7af8:	4b03      	ldr	r3, [pc, #12]	; (7b08 <SERCOM1_Handler+0x14>)
    7afa:	685b      	ldr	r3, [r3, #4]
    7afc:	2001      	movs	r0, #1
    7afe:	4798      	blx	r3
    7b00:	46c0      	nop			; (mov r8, r8)
    7b02:	46bd      	mov	sp, r7
    7b04:	bd80      	pop	{r7, pc}
    7b06:	46c0      	nop			; (mov r8, r8)
    7b08:	2000010c 	.word	0x2000010c

00007b0c <SERCOM2_Handler>:
    7b0c:	b580      	push	{r7, lr}
    7b0e:	af00      	add	r7, sp, #0
    7b10:	4b03      	ldr	r3, [pc, #12]	; (7b20 <SERCOM2_Handler+0x14>)
    7b12:	689b      	ldr	r3, [r3, #8]
    7b14:	2002      	movs	r0, #2
    7b16:	4798      	blx	r3
    7b18:	46c0      	nop			; (mov r8, r8)
    7b1a:	46bd      	mov	sp, r7
    7b1c:	bd80      	pop	{r7, pc}
    7b1e:	46c0      	nop			; (mov r8, r8)
    7b20:	2000010c 	.word	0x2000010c

00007b24 <SERCOM3_Handler>:
    7b24:	b580      	push	{r7, lr}
    7b26:	af00      	add	r7, sp, #0
    7b28:	4b03      	ldr	r3, [pc, #12]	; (7b38 <SERCOM3_Handler+0x14>)
    7b2a:	68db      	ldr	r3, [r3, #12]
    7b2c:	2003      	movs	r0, #3
    7b2e:	4798      	blx	r3
    7b30:	46c0      	nop			; (mov r8, r8)
    7b32:	46bd      	mov	sp, r7
    7b34:	bd80      	pop	{r7, pc}
    7b36:	46c0      	nop			; (mov r8, r8)
    7b38:	2000010c 	.word	0x2000010c

00007b3c <SERCOM4_Handler>:
    7b3c:	b580      	push	{r7, lr}
    7b3e:	af00      	add	r7, sp, #0
    7b40:	4b03      	ldr	r3, [pc, #12]	; (7b50 <SERCOM4_Handler+0x14>)
    7b42:	691b      	ldr	r3, [r3, #16]
    7b44:	2004      	movs	r0, #4
    7b46:	4798      	blx	r3
    7b48:	46c0      	nop			; (mov r8, r8)
    7b4a:	46bd      	mov	sp, r7
    7b4c:	bd80      	pop	{r7, pc}
    7b4e:	46c0      	nop			; (mov r8, r8)
    7b50:	2000010c 	.word	0x2000010c

00007b54 <SERCOM5_Handler>:
    7b54:	b580      	push	{r7, lr}
    7b56:	af00      	add	r7, sp, #0
    7b58:	4b03      	ldr	r3, [pc, #12]	; (7b68 <SERCOM5_Handler+0x14>)
    7b5a:	695b      	ldr	r3, [r3, #20]
    7b5c:	2005      	movs	r0, #5
    7b5e:	4798      	blx	r3
    7b60:	46c0      	nop			; (mov r8, r8)
    7b62:	46bd      	mov	sp, r7
    7b64:	bd80      	pop	{r7, pc}
    7b66:	46c0      	nop			; (mov r8, r8)
    7b68:	2000010c 	.word	0x2000010c

00007b6c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    7b6c:	b580      	push	{r7, lr}
    7b6e:	b082      	sub	sp, #8
    7b70:	af00      	add	r7, sp, #0
    7b72:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7b74:	687b      	ldr	r3, [r7, #4]
    7b76:	2280      	movs	r2, #128	; 0x80
    7b78:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7b7a:	687b      	ldr	r3, [r7, #4]
    7b7c:	2200      	movs	r2, #0
    7b7e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    7b80:	687b      	ldr	r3, [r7, #4]
    7b82:	2201      	movs	r2, #1
    7b84:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    7b86:	687b      	ldr	r3, [r7, #4]
    7b88:	2200      	movs	r2, #0
    7b8a:	70da      	strb	r2, [r3, #3]
}
    7b8c:	46c0      	nop			; (mov r8, r8)
    7b8e:	46bd      	mov	sp, r7
    7b90:	b002      	add	sp, #8
    7b92:	bd80      	pop	{r7, pc}

00007b94 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    7b94:	b580      	push	{r7, lr}
    7b96:	b084      	sub	sp, #16
    7b98:	af00      	add	r7, sp, #0
    7b9a:	0002      	movs	r2, r0
    7b9c:	1dfb      	adds	r3, r7, #7
    7b9e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    7ba0:	230f      	movs	r3, #15
    7ba2:	18fb      	adds	r3, r7, r3
    7ba4:	1dfa      	adds	r2, r7, #7
    7ba6:	7812      	ldrb	r2, [r2, #0]
    7ba8:	09d2      	lsrs	r2, r2, #7
    7baa:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    7bac:	230e      	movs	r3, #14
    7bae:	18fb      	adds	r3, r7, r3
    7bb0:	1dfa      	adds	r2, r7, #7
    7bb2:	7812      	ldrb	r2, [r2, #0]
    7bb4:	0952      	lsrs	r2, r2, #5
    7bb6:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    7bb8:	4b0d      	ldr	r3, [pc, #52]	; (7bf0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    7bba:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    7bbc:	230f      	movs	r3, #15
    7bbe:	18fb      	adds	r3, r7, r3
    7bc0:	781b      	ldrb	r3, [r3, #0]
    7bc2:	2b00      	cmp	r3, #0
    7bc4:	d10f      	bne.n	7be6 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    7bc6:	230f      	movs	r3, #15
    7bc8:	18fb      	adds	r3, r7, r3
    7bca:	781b      	ldrb	r3, [r3, #0]
    7bcc:	009b      	lsls	r3, r3, #2
    7bce:	2210      	movs	r2, #16
    7bd0:	4694      	mov	ip, r2
    7bd2:	44bc      	add	ip, r7
    7bd4:	4463      	add	r3, ip
    7bd6:	3b08      	subs	r3, #8
    7bd8:	681a      	ldr	r2, [r3, #0]
    7bda:	230e      	movs	r3, #14
    7bdc:	18fb      	adds	r3, r7, r3
    7bde:	781b      	ldrb	r3, [r3, #0]
    7be0:	01db      	lsls	r3, r3, #7
    7be2:	18d3      	adds	r3, r2, r3
    7be4:	e000      	b.n	7be8 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    7be6:	2300      	movs	r3, #0
	}
}
    7be8:	0018      	movs	r0, r3
    7bea:	46bd      	mov	sp, r7
    7bec:	b004      	add	sp, #16
    7bee:	bd80      	pop	{r7, pc}
    7bf0:	41004400 	.word	0x41004400

00007bf4 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    7bf4:	b580      	push	{r7, lr}
    7bf6:	b082      	sub	sp, #8
    7bf8:	af00      	add	r7, sp, #0
    7bfa:	0002      	movs	r2, r0
    7bfc:	1dfb      	adds	r3, r7, #7
    7bfe:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    7c00:	1dfb      	adds	r3, r7, #7
    7c02:	781b      	ldrb	r3, [r3, #0]
    7c04:	0018      	movs	r0, r3
    7c06:	4b03      	ldr	r3, [pc, #12]	; (7c14 <port_get_group_from_gpio_pin+0x20>)
    7c08:	4798      	blx	r3
    7c0a:	0003      	movs	r3, r0
}
    7c0c:	0018      	movs	r0, r3
    7c0e:	46bd      	mov	sp, r7
    7c10:	b002      	add	sp, #8
    7c12:	bd80      	pop	{r7, pc}
    7c14:	00007b95 	.word	0x00007b95

00007c18 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    7c18:	b580      	push	{r7, lr}
    7c1a:	b084      	sub	sp, #16
    7c1c:	af00      	add	r7, sp, #0
    7c1e:	0002      	movs	r2, r0
    7c20:	1dfb      	adds	r3, r7, #7
    7c22:	701a      	strb	r2, [r3, #0]
    7c24:	1dbb      	adds	r3, r7, #6
    7c26:	1c0a      	adds	r2, r1, #0
    7c28:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    7c2a:	1dfb      	adds	r3, r7, #7
    7c2c:	781b      	ldrb	r3, [r3, #0]
    7c2e:	0018      	movs	r0, r3
    7c30:	4b0d      	ldr	r3, [pc, #52]	; (7c68 <port_pin_set_output_level+0x50>)
    7c32:	4798      	blx	r3
    7c34:	0003      	movs	r3, r0
    7c36:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7c38:	1dfb      	adds	r3, r7, #7
    7c3a:	781b      	ldrb	r3, [r3, #0]
    7c3c:	221f      	movs	r2, #31
    7c3e:	4013      	ands	r3, r2
    7c40:	2201      	movs	r2, #1
    7c42:	409a      	lsls	r2, r3
    7c44:	0013      	movs	r3, r2
    7c46:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    7c48:	1dbb      	adds	r3, r7, #6
    7c4a:	781b      	ldrb	r3, [r3, #0]
    7c4c:	2b00      	cmp	r3, #0
    7c4e:	d003      	beq.n	7c58 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    7c50:	68fb      	ldr	r3, [r7, #12]
    7c52:	68ba      	ldr	r2, [r7, #8]
    7c54:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    7c56:	e002      	b.n	7c5e <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    7c58:	68fb      	ldr	r3, [r7, #12]
    7c5a:	68ba      	ldr	r2, [r7, #8]
    7c5c:	615a      	str	r2, [r3, #20]
	}
}
    7c5e:	46c0      	nop			; (mov r8, r8)
    7c60:	46bd      	mov	sp, r7
    7c62:	b004      	add	sp, #16
    7c64:	bd80      	pop	{r7, pc}
    7c66:	46c0      	nop			; (mov r8, r8)
    7c68:	00007bf5 	.word	0x00007bf5

00007c6c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    7c6c:	b580      	push	{r7, lr}
    7c6e:	b082      	sub	sp, #8
    7c70:	af00      	add	r7, sp, #0
    7c72:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    7c74:	687b      	ldr	r3, [r7, #4]
    7c76:	2200      	movs	r2, #0
    7c78:	701a      	strb	r2, [r3, #0]
}
    7c7a:	46c0      	nop			; (mov r8, r8)
    7c7c:	46bd      	mov	sp, r7
    7c7e:	b002      	add	sp, #8
    7c80:	bd80      	pop	{r7, pc}
    7c82:	46c0      	nop			; (mov r8, r8)

00007c84 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    7c84:	b580      	push	{r7, lr}
    7c86:	b082      	sub	sp, #8
    7c88:	af00      	add	r7, sp, #0
    7c8a:	0002      	movs	r2, r0
    7c8c:	6039      	str	r1, [r7, #0]
    7c8e:	1dfb      	adds	r3, r7, #7
    7c90:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    7c92:	1dfb      	adds	r3, r7, #7
    7c94:	781b      	ldrb	r3, [r3, #0]
    7c96:	2b01      	cmp	r3, #1
    7c98:	d00a      	beq.n	7cb0 <system_apb_clock_set_mask+0x2c>
    7c9a:	2b02      	cmp	r3, #2
    7c9c:	d00f      	beq.n	7cbe <system_apb_clock_set_mask+0x3a>
    7c9e:	2b00      	cmp	r3, #0
    7ca0:	d114      	bne.n	7ccc <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    7ca2:	4b0e      	ldr	r3, [pc, #56]	; (7cdc <system_apb_clock_set_mask+0x58>)
    7ca4:	4a0d      	ldr	r2, [pc, #52]	; (7cdc <system_apb_clock_set_mask+0x58>)
    7ca6:	6991      	ldr	r1, [r2, #24]
    7ca8:	683a      	ldr	r2, [r7, #0]
    7caa:	430a      	orrs	r2, r1
    7cac:	619a      	str	r2, [r3, #24]
			break;
    7cae:	e00f      	b.n	7cd0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    7cb0:	4b0a      	ldr	r3, [pc, #40]	; (7cdc <system_apb_clock_set_mask+0x58>)
    7cb2:	4a0a      	ldr	r2, [pc, #40]	; (7cdc <system_apb_clock_set_mask+0x58>)
    7cb4:	69d1      	ldr	r1, [r2, #28]
    7cb6:	683a      	ldr	r2, [r7, #0]
    7cb8:	430a      	orrs	r2, r1
    7cba:	61da      	str	r2, [r3, #28]
			break;
    7cbc:	e008      	b.n	7cd0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    7cbe:	4b07      	ldr	r3, [pc, #28]	; (7cdc <system_apb_clock_set_mask+0x58>)
    7cc0:	4a06      	ldr	r2, [pc, #24]	; (7cdc <system_apb_clock_set_mask+0x58>)
    7cc2:	6a11      	ldr	r1, [r2, #32]
    7cc4:	683a      	ldr	r2, [r7, #0]
    7cc6:	430a      	orrs	r2, r1
    7cc8:	621a      	str	r2, [r3, #32]
			break;
    7cca:	e001      	b.n	7cd0 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    7ccc:	2317      	movs	r3, #23
    7cce:	e000      	b.n	7cd2 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    7cd0:	2300      	movs	r3, #0
}
    7cd2:	0018      	movs	r0, r3
    7cd4:	46bd      	mov	sp, r7
    7cd6:	b002      	add	sp, #8
    7cd8:	bd80      	pop	{r7, pc}
    7cda:	46c0      	nop			; (mov r8, r8)
    7cdc:	40000400 	.word	0x40000400

00007ce0 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    7ce0:	b580      	push	{r7, lr}
    7ce2:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    7ce4:	4b05      	ldr	r3, [pc, #20]	; (7cfc <system_is_debugger_present+0x1c>)
    7ce6:	789b      	ldrb	r3, [r3, #2]
    7ce8:	b2db      	uxtb	r3, r3
    7cea:	001a      	movs	r2, r3
    7cec:	2302      	movs	r3, #2
    7cee:	4013      	ands	r3, r2
    7cf0:	1e5a      	subs	r2, r3, #1
    7cf2:	4193      	sbcs	r3, r2
    7cf4:	b2db      	uxtb	r3, r3
}
    7cf6:	0018      	movs	r0, r3
    7cf8:	46bd      	mov	sp, r7
    7cfa:	bd80      	pop	{r7, pc}
    7cfc:	41002000 	.word	0x41002000

00007d00 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    7d00:	b580      	push	{r7, lr}
    7d02:	b084      	sub	sp, #16
    7d04:	af00      	add	r7, sp, #0
    7d06:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7d08:	687b      	ldr	r3, [r7, #4]
    7d0a:	681b      	ldr	r3, [r3, #0]
    7d0c:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7d0e:	68fb      	ldr	r3, [r7, #12]
    7d10:	7e1b      	ldrb	r3, [r3, #24]
    7d12:	b2db      	uxtb	r3, r3
    7d14:	001a      	movs	r2, r3
    7d16:	2301      	movs	r3, #1
    7d18:	4013      	ands	r3, r2
    7d1a:	1e5a      	subs	r2, r3, #1
    7d1c:	4193      	sbcs	r3, r2
    7d1e:	b2db      	uxtb	r3, r3
}
    7d20:	0018      	movs	r0, r3
    7d22:	46bd      	mov	sp, r7
    7d24:	b004      	add	sp, #16
    7d26:	bd80      	pop	{r7, pc}

00007d28 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    7d28:	b580      	push	{r7, lr}
    7d2a:	b084      	sub	sp, #16
    7d2c:	af00      	add	r7, sp, #0
    7d2e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7d30:	687b      	ldr	r3, [r7, #4]
    7d32:	681b      	ldr	r3, [r3, #0]
    7d34:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7d36:	68fb      	ldr	r3, [r7, #12]
    7d38:	7e1b      	ldrb	r3, [r3, #24]
    7d3a:	b2db      	uxtb	r3, r3
    7d3c:	001a      	movs	r2, r3
    7d3e:	2304      	movs	r3, #4
    7d40:	4013      	ands	r3, r2
    7d42:	1e5a      	subs	r2, r3, #1
    7d44:	4193      	sbcs	r3, r2
    7d46:	b2db      	uxtb	r3, r3
}
    7d48:	0018      	movs	r0, r3
    7d4a:	46bd      	mov	sp, r7
    7d4c:	b004      	add	sp, #16
    7d4e:	bd80      	pop	{r7, pc}

00007d50 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    7d50:	b580      	push	{r7, lr}
    7d52:	b084      	sub	sp, #16
    7d54:	af00      	add	r7, sp, #0
    7d56:	6078      	str	r0, [r7, #4]
    7d58:	000a      	movs	r2, r1
    7d5a:	1cbb      	adds	r3, r7, #2
    7d5c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7d5e:	687b      	ldr	r3, [r7, #4]
    7d60:	681b      	ldr	r3, [r3, #0]
    7d62:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    7d64:	687b      	ldr	r3, [r7, #4]
    7d66:	0018      	movs	r0, r3
    7d68:	4b0a      	ldr	r3, [pc, #40]	; (7d94 <spi_write+0x44>)
    7d6a:	4798      	blx	r3
    7d6c:	0003      	movs	r3, r0
    7d6e:	001a      	movs	r2, r3
    7d70:	2301      	movs	r3, #1
    7d72:	4053      	eors	r3, r2
    7d74:	b2db      	uxtb	r3, r3
    7d76:	2b00      	cmp	r3, #0
    7d78:	d001      	beq.n	7d7e <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    7d7a:	2305      	movs	r3, #5
    7d7c:	e006      	b.n	7d8c <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7d7e:	1cbb      	adds	r3, r7, #2
    7d80:	881b      	ldrh	r3, [r3, #0]
    7d82:	05db      	lsls	r3, r3, #23
    7d84:	0dda      	lsrs	r2, r3, #23
    7d86:	68fb      	ldr	r3, [r7, #12]
    7d88:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    7d8a:	2300      	movs	r3, #0
}
    7d8c:	0018      	movs	r0, r3
    7d8e:	46bd      	mov	sp, r7
    7d90:	b004      	add	sp, #16
    7d92:	bd80      	pop	{r7, pc}
    7d94:	00007d01 	.word	0x00007d01

00007d98 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    7d98:	b580      	push	{r7, lr}
    7d9a:	b084      	sub	sp, #16
    7d9c:	af00      	add	r7, sp, #0
    7d9e:	6078      	str	r0, [r7, #4]
    7da0:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7da2:	687b      	ldr	r3, [r7, #4]
    7da4:	681b      	ldr	r3, [r3, #0]
    7da6:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    7da8:	687b      	ldr	r3, [r7, #4]
    7daa:	0018      	movs	r0, r3
    7dac:	4b1b      	ldr	r3, [pc, #108]	; (7e1c <spi_read+0x84>)
    7dae:	4798      	blx	r3
    7db0:	0003      	movs	r3, r0
    7db2:	001a      	movs	r2, r3
    7db4:	2301      	movs	r3, #1
    7db6:	4053      	eors	r3, r2
    7db8:	b2db      	uxtb	r3, r3
    7dba:	2b00      	cmp	r3, #0
    7dbc:	d001      	beq.n	7dc2 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    7dbe:	2310      	movs	r3, #16
    7dc0:	e027      	b.n	7e12 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    7dc2:	230f      	movs	r3, #15
    7dc4:	18fb      	adds	r3, r7, r3
    7dc6:	2200      	movs	r2, #0
    7dc8:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7dca:	68bb      	ldr	r3, [r7, #8]
    7dcc:	8b5b      	ldrh	r3, [r3, #26]
    7dce:	b29b      	uxth	r3, r3
    7dd0:	001a      	movs	r2, r3
    7dd2:	2304      	movs	r3, #4
    7dd4:	4013      	ands	r3, r2
    7dd6:	d006      	beq.n	7de6 <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    7dd8:	230f      	movs	r3, #15
    7dda:	18fb      	adds	r3, r7, r3
    7ddc:	221e      	movs	r2, #30
    7dde:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7de0:	68bb      	ldr	r3, [r7, #8]
    7de2:	2204      	movs	r2, #4
    7de4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7de6:	687b      	ldr	r3, [r7, #4]
    7de8:	799b      	ldrb	r3, [r3, #6]
    7dea:	2b01      	cmp	r3, #1
    7dec:	d108      	bne.n	7e00 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7dee:	68bb      	ldr	r3, [r7, #8]
    7df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7df2:	b29b      	uxth	r3, r3
    7df4:	05db      	lsls	r3, r3, #23
    7df6:	0ddb      	lsrs	r3, r3, #23
    7df8:	b29a      	uxth	r2, r3
    7dfa:	683b      	ldr	r3, [r7, #0]
    7dfc:	801a      	strh	r2, [r3, #0]
    7dfe:	e005      	b.n	7e0c <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7e00:	68bb      	ldr	r3, [r7, #8]
    7e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7e04:	b2db      	uxtb	r3, r3
    7e06:	b29a      	uxth	r2, r3
    7e08:	683b      	ldr	r3, [r7, #0]
    7e0a:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    7e0c:	230f      	movs	r3, #15
    7e0e:	18fb      	adds	r3, r7, r3
    7e10:	781b      	ldrb	r3, [r3, #0]
}
    7e12:	0018      	movs	r0, r3
    7e14:	46bd      	mov	sp, r7
    7e16:	b004      	add	sp, #16
    7e18:	bd80      	pop	{r7, pc}
    7e1a:	46c0      	nop			; (mov r8, r8)
    7e1c:	00007d29 	.word	0x00007d29

00007e20 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    7e20:	b590      	push	{r4, r7, lr}
    7e22:	b093      	sub	sp, #76	; 0x4c
    7e24:	af00      	add	r7, sp, #0
    7e26:	6078      	str	r0, [r7, #4]
    7e28:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7e2a:	687b      	ldr	r3, [r7, #4]
    7e2c:	681b      	ldr	r3, [r3, #0]
    7e2e:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    7e30:	687b      	ldr	r3, [r7, #4]
    7e32:	681b      	ldr	r3, [r3, #0]
    7e34:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    7e36:	231c      	movs	r3, #28
    7e38:	18fb      	adds	r3, r7, r3
    7e3a:	0018      	movs	r0, r3
    7e3c:	4b75      	ldr	r3, [pc, #468]	; (8014 <_spi_set_config+0x1f4>)
    7e3e:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7e40:	231c      	movs	r3, #28
    7e42:	18fb      	adds	r3, r7, r3
    7e44:	2200      	movs	r2, #0
    7e46:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    7e48:	683b      	ldr	r3, [r7, #0]
    7e4a:	781b      	ldrb	r3, [r3, #0]
    7e4c:	2b00      	cmp	r3, #0
    7e4e:	d103      	bne.n	7e58 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    7e50:	231c      	movs	r3, #28
    7e52:	18fb      	adds	r3, r7, r3
    7e54:	2200      	movs	r2, #0
    7e56:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    7e58:	683b      	ldr	r3, [r7, #0]
    7e5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    7e5c:	230c      	movs	r3, #12
    7e5e:	18fb      	adds	r3, r7, r3
    7e60:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    7e62:	683b      	ldr	r3, [r7, #0]
    7e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    7e66:	230c      	movs	r3, #12
    7e68:	18fb      	adds	r3, r7, r3
    7e6a:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    7e6c:	683b      	ldr	r3, [r7, #0]
    7e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    7e70:	230c      	movs	r3, #12
    7e72:	18fb      	adds	r3, r7, r3
    7e74:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    7e76:	683b      	ldr	r3, [r7, #0]
    7e78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    7e7a:	230c      	movs	r3, #12
    7e7c:	18fb      	adds	r3, r7, r3
    7e7e:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    7e80:	2347      	movs	r3, #71	; 0x47
    7e82:	18fb      	adds	r3, r7, r3
    7e84:	2200      	movs	r2, #0
    7e86:	701a      	strb	r2, [r3, #0]
    7e88:	e02c      	b.n	7ee4 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    7e8a:	2347      	movs	r3, #71	; 0x47
    7e8c:	18fb      	adds	r3, r7, r3
    7e8e:	781a      	ldrb	r2, [r3, #0]
    7e90:	230c      	movs	r3, #12
    7e92:	18fb      	adds	r3, r7, r3
    7e94:	0092      	lsls	r2, r2, #2
    7e96:	58d3      	ldr	r3, [r2, r3]
    7e98:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    7e9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    7e9c:	2b00      	cmp	r3, #0
    7e9e:	d109      	bne.n	7eb4 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    7ea0:	2347      	movs	r3, #71	; 0x47
    7ea2:	18fb      	adds	r3, r7, r3
    7ea4:	781a      	ldrb	r2, [r3, #0]
    7ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7ea8:	0011      	movs	r1, r2
    7eaa:	0018      	movs	r0, r3
    7eac:	4b5a      	ldr	r3, [pc, #360]	; (8018 <_spi_set_config+0x1f8>)
    7eae:	4798      	blx	r3
    7eb0:	0003      	movs	r3, r0
    7eb2:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    7eb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    7eb6:	3301      	adds	r3, #1
    7eb8:	d00d      	beq.n	7ed6 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    7eba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    7ebc:	b2da      	uxtb	r2, r3
    7ebe:	231c      	movs	r3, #28
    7ec0:	18fb      	adds	r3, r7, r3
    7ec2:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    7ec4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    7ec6:	0c1b      	lsrs	r3, r3, #16
    7ec8:	b2db      	uxtb	r3, r3
    7eca:	221c      	movs	r2, #28
    7ecc:	18ba      	adds	r2, r7, r2
    7ece:	0011      	movs	r1, r2
    7ed0:	0018      	movs	r0, r3
    7ed2:	4b52      	ldr	r3, [pc, #328]	; (801c <_spi_set_config+0x1fc>)
    7ed4:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    7ed6:	2347      	movs	r3, #71	; 0x47
    7ed8:	18fb      	adds	r3, r7, r3
    7eda:	781a      	ldrb	r2, [r3, #0]
    7edc:	2347      	movs	r3, #71	; 0x47
    7ede:	18fb      	adds	r3, r7, r3
    7ee0:	3201      	adds	r2, #1
    7ee2:	701a      	strb	r2, [r3, #0]
    7ee4:	2347      	movs	r3, #71	; 0x47
    7ee6:	18fb      	adds	r3, r7, r3
    7ee8:	781b      	ldrb	r3, [r3, #0]
    7eea:	2b03      	cmp	r3, #3
    7eec:	d9cd      	bls.n	7e8a <_spi_set_config+0x6a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    7eee:	683b      	ldr	r3, [r7, #0]
    7ef0:	781a      	ldrb	r2, [r3, #0]
    7ef2:	687b      	ldr	r3, [r7, #4]
    7ef4:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    7ef6:	683b      	ldr	r3, [r7, #0]
    7ef8:	7c1a      	ldrb	r2, [r3, #16]
    7efa:	687b      	ldr	r3, [r7, #4]
    7efc:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    7efe:	683b      	ldr	r3, [r7, #0]
    7f00:	7c9a      	ldrb	r2, [r3, #18]
    7f02:	687b      	ldr	r3, [r7, #4]
    7f04:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    7f06:	683b      	ldr	r3, [r7, #0]
    7f08:	7d1a      	ldrb	r2, [r3, #20]
    7f0a:	687b      	ldr	r3, [r7, #4]
    7f0c:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    7f0e:	230a      	movs	r3, #10
    7f10:	18fb      	adds	r3, r7, r3
    7f12:	2200      	movs	r2, #0
    7f14:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    7f16:	2300      	movs	r3, #0
    7f18:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    7f1a:	2300      	movs	r3, #0
    7f1c:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    7f1e:	683b      	ldr	r3, [r7, #0]
    7f20:	781b      	ldrb	r3, [r3, #0]
    7f22:	2b01      	cmp	r3, #1
    7f24:	d129      	bne.n	7f7a <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    7f26:	687b      	ldr	r3, [r7, #4]
    7f28:	681b      	ldr	r3, [r3, #0]
    7f2a:	0018      	movs	r0, r3
    7f2c:	4b3c      	ldr	r3, [pc, #240]	; (8020 <_spi_set_config+0x200>)
    7f2e:	4798      	blx	r3
    7f30:	0003      	movs	r3, r0
    7f32:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    7f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7f36:	3314      	adds	r3, #20
    7f38:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    7f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f3c:	b2db      	uxtb	r3, r3
    7f3e:	0018      	movs	r0, r3
    7f40:	4b38      	ldr	r3, [pc, #224]	; (8024 <_spi_set_config+0x204>)
    7f42:	4798      	blx	r3
    7f44:	0003      	movs	r3, r0
    7f46:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    7f48:	683b      	ldr	r3, [r7, #0]
    7f4a:	699b      	ldr	r3, [r3, #24]
    7f4c:	2223      	movs	r2, #35	; 0x23
    7f4e:	18bc      	adds	r4, r7, r2
    7f50:	220a      	movs	r2, #10
    7f52:	18ba      	adds	r2, r7, r2
    7f54:	6a79      	ldr	r1, [r7, #36]	; 0x24
    7f56:	0018      	movs	r0, r3
    7f58:	4b33      	ldr	r3, [pc, #204]	; (8028 <_spi_set_config+0x208>)
    7f5a:	4798      	blx	r3
    7f5c:	0003      	movs	r3, r0
    7f5e:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    7f60:	2323      	movs	r3, #35	; 0x23
    7f62:	18fb      	adds	r3, r7, r3
    7f64:	781b      	ldrb	r3, [r3, #0]
    7f66:	2b00      	cmp	r3, #0
    7f68:	d001      	beq.n	7f6e <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    7f6a:	2317      	movs	r3, #23
    7f6c:	e04e      	b.n	800c <_spi_set_config+0x1ec>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    7f6e:	230a      	movs	r3, #10
    7f70:	18fb      	adds	r3, r7, r3
    7f72:	881b      	ldrh	r3, [r3, #0]
    7f74:	b2da      	uxtb	r2, r3
    7f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    7f78:	731a      	strb	r2, [r3, #12]
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    7f7a:	683b      	ldr	r3, [r7, #0]
    7f7c:	685b      	ldr	r3, [r3, #4]
    7f7e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    7f80:	4313      	orrs	r3, r2
    7f82:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    7f84:	683b      	ldr	r3, [r7, #0]
    7f86:	689b      	ldr	r3, [r3, #8]
    7f88:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    7f8a:	4313      	orrs	r3, r2
    7f8c:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    7f8e:	683b      	ldr	r3, [r7, #0]
    7f90:	68db      	ldr	r3, [r3, #12]
    7f92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    7f94:	4313      	orrs	r3, r2
    7f96:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    7f98:	683b      	ldr	r3, [r7, #0]
    7f9a:	7c1b      	ldrb	r3, [r3, #16]
    7f9c:	001a      	movs	r2, r3
    7f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7fa0:	4313      	orrs	r3, r2
    7fa2:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    7fa4:	683b      	ldr	r3, [r7, #0]
    7fa6:	7c5b      	ldrb	r3, [r3, #17]
    7fa8:	2b00      	cmp	r3, #0
    7faa:	d103      	bne.n	7fb4 <_spi_set_config+0x194>
    7fac:	4b1f      	ldr	r3, [pc, #124]	; (802c <_spi_set_config+0x20c>)
    7fae:	4798      	blx	r3
    7fb0:	1e03      	subs	r3, r0, #0
    7fb2:	d003      	beq.n	7fbc <_spi_set_config+0x19c>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    7fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    7fb6:	2280      	movs	r2, #128	; 0x80
    7fb8:	4313      	orrs	r3, r2
    7fba:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    7fbc:	683b      	ldr	r3, [r7, #0]
    7fbe:	7c9b      	ldrb	r3, [r3, #18]
    7fc0:	2b00      	cmp	r3, #0
    7fc2:	d004      	beq.n	7fce <_spi_set_config+0x1ae>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    7fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7fc6:	2280      	movs	r2, #128	; 0x80
    7fc8:	0292      	lsls	r2, r2, #10
    7fca:	4313      	orrs	r3, r2
    7fcc:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    7fce:	683b      	ldr	r3, [r7, #0]
    7fd0:	7cdb      	ldrb	r3, [r3, #19]
    7fd2:	2b00      	cmp	r3, #0
    7fd4:	d004      	beq.n	7fe0 <_spi_set_config+0x1c0>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    7fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7fd8:	2280      	movs	r2, #128	; 0x80
    7fda:	0092      	lsls	r2, r2, #2
    7fdc:	4313      	orrs	r3, r2
    7fde:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    7fe0:	683b      	ldr	r3, [r7, #0]
    7fe2:	7d1b      	ldrb	r3, [r3, #20]
    7fe4:	2b00      	cmp	r3, #0
    7fe6:	d004      	beq.n	7ff2 <_spi_set_config+0x1d2>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    7fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7fea:	2280      	movs	r2, #128	; 0x80
    7fec:	0192      	lsls	r2, r2, #6
    7fee:	4313      	orrs	r3, r2
    7ff0:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    7ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    7ff4:	681a      	ldr	r2, [r3, #0]
    7ff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    7ff8:	431a      	orrs	r2, r3
    7ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    7ffc:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    7ffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8000:	685a      	ldr	r2, [r3, #4]
    8002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    8004:	431a      	orrs	r2, r3
    8006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8008:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    800a:	2300      	movs	r3, #0
}
    800c:	0018      	movs	r0, r3
    800e:	46bd      	mov	sp, r7
    8010:	b013      	add	sp, #76	; 0x4c
    8012:	bd90      	pop	{r4, r7, pc}
    8014:	00007b6d 	.word	0x00007b6d
    8018:	00007805 	.word	0x00007805
    801c:	0000a365 	.word	0x0000a365
    8020:	000079c1 	.word	0x000079c1
    8024:	0000a19d 	.word	0x0000a19d
    8028:	00007511 	.word	0x00007511
    802c:	00007ce1 	.word	0x00007ce1

00008030 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    8030:	b590      	push	{r4, r7, lr}
    8032:	b08b      	sub	sp, #44	; 0x2c
    8034:	af00      	add	r7, sp, #0
    8036:	60f8      	str	r0, [r7, #12]
    8038:	60b9      	str	r1, [r7, #8]
    803a:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    803c:	68fb      	ldr	r3, [r7, #12]
    803e:	68ba      	ldr	r2, [r7, #8]
    8040:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    8042:	68fb      	ldr	r3, [r7, #12]
    8044:	681b      	ldr	r3, [r3, #0]
    8046:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    8048:	6a3b      	ldr	r3, [r7, #32]
    804a:	681b      	ldr	r3, [r3, #0]
    804c:	2202      	movs	r2, #2
    804e:	4013      	ands	r3, r2
    8050:	d001      	beq.n	8056 <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    8052:	231c      	movs	r3, #28
    8054:	e09c      	b.n	8190 <spi_init+0x160>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    8056:	6a3b      	ldr	r3, [r7, #32]
    8058:	681b      	ldr	r3, [r3, #0]
    805a:	2201      	movs	r2, #1
    805c:	4013      	ands	r3, r2
    805e:	d001      	beq.n	8064 <spi_init+0x34>
		return STATUS_BUSY;
    8060:	2305      	movs	r3, #5
    8062:	e095      	b.n	8190 <spi_init+0x160>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8064:	68fb      	ldr	r3, [r7, #12]
    8066:	681b      	ldr	r3, [r3, #0]
    8068:	0018      	movs	r0, r3
    806a:	4b4b      	ldr	r3, [pc, #300]	; (8198 <spi_init+0x168>)
    806c:	4798      	blx	r3
    806e:	0003      	movs	r3, r0
    8070:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    8072:	69fb      	ldr	r3, [r7, #28]
    8074:	3302      	adds	r3, #2
    8076:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    8078:	69fb      	ldr	r3, [r7, #28]
    807a:	3314      	adds	r3, #20
    807c:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    807e:	2201      	movs	r2, #1
    8080:	69bb      	ldr	r3, [r7, #24]
    8082:	409a      	lsls	r2, r3
    8084:	0013      	movs	r3, r2
    8086:	0019      	movs	r1, r3
    8088:	2002      	movs	r0, #2
    808a:	4b44      	ldr	r3, [pc, #272]	; (819c <spi_init+0x16c>)
    808c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    808e:	2310      	movs	r3, #16
    8090:	18fb      	adds	r3, r7, r3
    8092:	0018      	movs	r0, r3
    8094:	4b42      	ldr	r3, [pc, #264]	; (81a0 <spi_init+0x170>)
    8096:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    8098:	687b      	ldr	r3, [r7, #4]
    809a:	2224      	movs	r2, #36	; 0x24
    809c:	5c9a      	ldrb	r2, [r3, r2]
    809e:	2310      	movs	r3, #16
    80a0:	18fb      	adds	r3, r7, r3
    80a2:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    80a4:	697b      	ldr	r3, [r7, #20]
    80a6:	b2db      	uxtb	r3, r3
    80a8:	2210      	movs	r2, #16
    80aa:	18ba      	adds	r2, r7, r2
    80ac:	0011      	movs	r1, r2
    80ae:	0018      	movs	r0, r3
    80b0:	4b3c      	ldr	r3, [pc, #240]	; (81a4 <spi_init+0x174>)
    80b2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    80b4:	697b      	ldr	r3, [r7, #20]
    80b6:	b2db      	uxtb	r3, r3
    80b8:	0018      	movs	r0, r3
    80ba:	4b3b      	ldr	r3, [pc, #236]	; (81a8 <spi_init+0x178>)
    80bc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    80be:	687b      	ldr	r3, [r7, #4]
    80c0:	2224      	movs	r2, #36	; 0x24
    80c2:	5c9b      	ldrb	r3, [r3, r2]
    80c4:	2100      	movs	r1, #0
    80c6:	0018      	movs	r0, r3
    80c8:	4b38      	ldr	r3, [pc, #224]	; (81ac <spi_init+0x17c>)
    80ca:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    80cc:	687b      	ldr	r3, [r7, #4]
    80ce:	781b      	ldrb	r3, [r3, #0]
    80d0:	2b01      	cmp	r3, #1
    80d2:	d105      	bne.n	80e0 <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    80d4:	6a3b      	ldr	r3, [r7, #32]
    80d6:	681b      	ldr	r3, [r3, #0]
    80d8:	220c      	movs	r2, #12
    80da:	431a      	orrs	r2, r3
    80dc:	6a3b      	ldr	r3, [r7, #32]
    80de:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    80e0:	2327      	movs	r3, #39	; 0x27
    80e2:	18fb      	adds	r3, r7, r3
    80e4:	2200      	movs	r2, #0
    80e6:	701a      	strb	r2, [r3, #0]
    80e8:	e010      	b.n	810c <spi_init+0xdc>
		module->callback[i]        = NULL;
    80ea:	2327      	movs	r3, #39	; 0x27
    80ec:	18fb      	adds	r3, r7, r3
    80ee:	781b      	ldrb	r3, [r3, #0]
    80f0:	68fa      	ldr	r2, [r7, #12]
    80f2:	3302      	adds	r3, #2
    80f4:	009b      	lsls	r3, r3, #2
    80f6:	18d3      	adds	r3, r2, r3
    80f8:	3304      	adds	r3, #4
    80fa:	2200      	movs	r2, #0
    80fc:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    80fe:	2327      	movs	r3, #39	; 0x27
    8100:	18fb      	adds	r3, r7, r3
    8102:	781a      	ldrb	r2, [r3, #0]
    8104:	2327      	movs	r3, #39	; 0x27
    8106:	18fb      	adds	r3, r7, r3
    8108:	3201      	adds	r2, #1
    810a:	701a      	strb	r2, [r3, #0]
    810c:	2327      	movs	r3, #39	; 0x27
    810e:	18fb      	adds	r3, r7, r3
    8110:	781b      	ldrb	r3, [r3, #0]
    8112:	2b06      	cmp	r3, #6
    8114:	d9e9      	bls.n	80ea <spi_init+0xba>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    8116:	68fb      	ldr	r3, [r7, #12]
    8118:	2200      	movs	r2, #0
    811a:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    811c:	68fb      	ldr	r3, [r7, #12]
    811e:	2200      	movs	r2, #0
    8120:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    8122:	68fb      	ldr	r3, [r7, #12]
    8124:	2200      	movs	r2, #0
    8126:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    8128:	68fb      	ldr	r3, [r7, #12]
    812a:	2200      	movs	r2, #0
    812c:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
    812e:	68fb      	ldr	r3, [r7, #12]
    8130:	2236      	movs	r2, #54	; 0x36
    8132:	2100      	movs	r1, #0
    8134:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
    8136:	68fb      	ldr	r3, [r7, #12]
    8138:	2237      	movs	r2, #55	; 0x37
    813a:	2100      	movs	r1, #0
    813c:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
    813e:	68fb      	ldr	r3, [r7, #12]
    8140:	2238      	movs	r2, #56	; 0x38
    8142:	2100      	movs	r1, #0
    8144:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
    8146:	68fb      	ldr	r3, [r7, #12]
    8148:	2203      	movs	r2, #3
    814a:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
    814c:	68fb      	ldr	r3, [r7, #12]
    814e:	2200      	movs	r2, #0
    8150:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    8152:	68fb      	ldr	r3, [r7, #12]
    8154:	681b      	ldr	r3, [r3, #0]
    8156:	2213      	movs	r2, #19
    8158:	18bc      	adds	r4, r7, r2
    815a:	0018      	movs	r0, r3
    815c:	4b0e      	ldr	r3, [pc, #56]	; (8198 <spi_init+0x168>)
    815e:	4798      	blx	r3
    8160:	0003      	movs	r3, r0
    8162:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    8164:	4a12      	ldr	r2, [pc, #72]	; (81b0 <spi_init+0x180>)
    8166:	2313      	movs	r3, #19
    8168:	18fb      	adds	r3, r7, r3
    816a:	781b      	ldrb	r3, [r3, #0]
    816c:	0011      	movs	r1, r2
    816e:	0018      	movs	r0, r3
    8170:	4b10      	ldr	r3, [pc, #64]	; (81b4 <spi_init+0x184>)
    8172:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    8174:	2313      	movs	r3, #19
    8176:	18fb      	adds	r3, r7, r3
    8178:	781a      	ldrb	r2, [r3, #0]
    817a:	4b0f      	ldr	r3, [pc, #60]	; (81b8 <spi_init+0x188>)
    817c:	0092      	lsls	r2, r2, #2
    817e:	68f9      	ldr	r1, [r7, #12]
    8180:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
    8182:	687a      	ldr	r2, [r7, #4]
    8184:	68fb      	ldr	r3, [r7, #12]
    8186:	0011      	movs	r1, r2
    8188:	0018      	movs	r0, r3
    818a:	4b0c      	ldr	r3, [pc, #48]	; (81bc <spi_init+0x18c>)
    818c:	4798      	blx	r3
    818e:	0003      	movs	r3, r0
}
    8190:	0018      	movs	r0, r3
    8192:	46bd      	mov	sp, r7
    8194:	b00b      	add	sp, #44	; 0x2c
    8196:	bd90      	pop	{r4, r7, pc}
    8198:	000079c1 	.word	0x000079c1
    819c:	00007c85 	.word	0x00007c85
    81a0:	00007c6d 	.word	0x00007c6d
    81a4:	0000a079 	.word	0x0000a079
    81a8:	0000a0bd 	.word	0x0000a0bd
    81ac:	00007779 	.word	0x00007779
    81b0:	00008625 	.word	0x00008625
    81b4:	00007a25 	.word	0x00007a25
    81b8:	2000464c 	.word	0x2000464c
    81bc:	00007e21 	.word	0x00007e21

000081c0 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    81c0:	b590      	push	{r4, r7, lr}
    81c2:	b087      	sub	sp, #28
    81c4:	af00      	add	r7, sp, #0
    81c6:	60f8      	str	r0, [r7, #12]
    81c8:	60b9      	str	r1, [r7, #8]
    81ca:	0019      	movs	r1, r3
    81cc:	1dbb      	adds	r3, r7, #6
    81ce:	801a      	strh	r2, [r3, #0]
    81d0:	1d3b      	adds	r3, r7, #4
    81d2:	1c0a      	adds	r2, r1, #0
    81d4:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    81d6:	68fb      	ldr	r3, [r7, #12]
    81d8:	2238      	movs	r2, #56	; 0x38
    81da:	5c9b      	ldrb	r3, [r3, r2]
    81dc:	b2db      	uxtb	r3, r3
    81de:	2b05      	cmp	r3, #5
    81e0:	d101      	bne.n	81e6 <spi_read_buffer_wait+0x26>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    81e2:	2305      	movs	r3, #5
    81e4:	e07a      	b.n	82dc <spi_read_buffer_wait+0x11c>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    81e6:	1dbb      	adds	r3, r7, #6
    81e8:	881b      	ldrh	r3, [r3, #0]
    81ea:	2b00      	cmp	r3, #0
    81ec:	d101      	bne.n	81f2 <spi_read_buffer_wait+0x32>
		return STATUS_ERR_INVALID_ARG;
    81ee:	2317      	movs	r3, #23
    81f0:	e074      	b.n	82dc <spi_read_buffer_wait+0x11c>
	}

	if (!(module->receiver_enabled)) {
    81f2:	68fb      	ldr	r3, [r7, #12]
    81f4:	79db      	ldrb	r3, [r3, #7]
    81f6:	2201      	movs	r2, #1
    81f8:	4053      	eors	r3, r2
    81fa:	b2db      	uxtb	r3, r3
    81fc:	2b00      	cmp	r3, #0
    81fe:	d001      	beq.n	8204 <spi_read_buffer_wait+0x44>
		return STATUS_ERR_DENIED;
    8200:	231c      	movs	r3, #28
    8202:	e06b      	b.n	82dc <spi_read_buffer_wait+0x11c>
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;
    8204:	2316      	movs	r3, #22
    8206:	18fb      	adds	r3, r7, r3
    8208:	2200      	movs	r2, #0
    820a:	801a      	strh	r2, [r3, #0]

	while (length--) {
    820c:	e05e      	b.n	82cc <spi_read_buffer_wait+0x10c>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    820e:	68fb      	ldr	r3, [r7, #12]
    8210:	795b      	ldrb	r3, [r3, #5]
    8212:	2b01      	cmp	r3, #1
    8214:	d112      	bne.n	823c <spi_read_buffer_wait+0x7c>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    8216:	46c0      	nop			; (mov r8, r8)
    8218:	68fb      	ldr	r3, [r7, #12]
    821a:	0018      	movs	r0, r3
    821c:	4b31      	ldr	r3, [pc, #196]	; (82e4 <spi_read_buffer_wait+0x124>)
    821e:	4798      	blx	r3
    8220:	0003      	movs	r3, r0
    8222:	001a      	movs	r2, r3
    8224:	2301      	movs	r3, #1
    8226:	4053      	eors	r3, r2
    8228:	b2db      	uxtb	r3, r3
    822a:	2b00      	cmp	r3, #0
    822c:	d1f4      	bne.n	8218 <spi_read_buffer_wait+0x58>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
    822e:	1d3b      	adds	r3, r7, #4
    8230:	881a      	ldrh	r2, [r3, #0]
    8232:	68fb      	ldr	r3, [r7, #12]
    8234:	0011      	movs	r1, r2
    8236:	0018      	movs	r0, r3
    8238:	4b2b      	ldr	r3, [pc, #172]	; (82e8 <spi_read_buffer_wait+0x128>)
    823a:	4798      	blx	r3
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    823c:	46c0      	nop			; (mov r8, r8)
    823e:	68fb      	ldr	r3, [r7, #12]
    8240:	0018      	movs	r0, r3
    8242:	4b2a      	ldr	r3, [pc, #168]	; (82ec <spi_read_buffer_wait+0x12c>)
    8244:	4798      	blx	r3
    8246:	0003      	movs	r3, r0
    8248:	001a      	movs	r2, r3
    824a:	2301      	movs	r3, #1
    824c:	4053      	eors	r3, r2
    824e:	b2db      	uxtb	r3, r3
    8250:	2b00      	cmp	r3, #0
    8252:	d1f4      	bne.n	823e <spi_read_buffer_wait+0x7e>
		}

		uint16_t received_data = 0;
    8254:	2312      	movs	r3, #18
    8256:	18fb      	adds	r3, r7, r3
    8258:	2200      	movs	r2, #0
    825a:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
    825c:	2315      	movs	r3, #21
    825e:	18fc      	adds	r4, r7, r3
    8260:	2312      	movs	r3, #18
    8262:	18fa      	adds	r2, r7, r3
    8264:	68fb      	ldr	r3, [r7, #12]
    8266:	0011      	movs	r1, r2
    8268:	0018      	movs	r0, r3
    826a:	4b21      	ldr	r3, [pc, #132]	; (82f0 <spi_read_buffer_wait+0x130>)
    826c:	4798      	blx	r3
    826e:	0003      	movs	r3, r0
    8270:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
    8272:	2315      	movs	r3, #21
    8274:	18fb      	adds	r3, r7, r3
    8276:	781b      	ldrb	r3, [r3, #0]
    8278:	2b00      	cmp	r3, #0
    827a:	d003      	beq.n	8284 <spi_read_buffer_wait+0xc4>
			/* Overflow, abort */
			return retval;
    827c:	2315      	movs	r3, #21
    827e:	18fb      	adds	r3, r7, r3
    8280:	781b      	ldrb	r3, [r3, #0]
    8282:	e02b      	b.n	82dc <spi_read_buffer_wait+0x11c>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8284:	2316      	movs	r3, #22
    8286:	18fb      	adds	r3, r7, r3
    8288:	881b      	ldrh	r3, [r3, #0]
    828a:	2216      	movs	r2, #22
    828c:	18ba      	adds	r2, r7, r2
    828e:	1c59      	adds	r1, r3, #1
    8290:	8011      	strh	r1, [r2, #0]
    8292:	001a      	movs	r2, r3
    8294:	68bb      	ldr	r3, [r7, #8]
    8296:	189b      	adds	r3, r3, r2
    8298:	2212      	movs	r2, #18
    829a:	18ba      	adds	r2, r7, r2
    829c:	8812      	ldrh	r2, [r2, #0]
    829e:	b2d2      	uxtb	r2, r2
    82a0:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    82a2:	68fb      	ldr	r3, [r7, #12]
    82a4:	799b      	ldrb	r3, [r3, #6]
    82a6:	2b01      	cmp	r3, #1
    82a8:	d110      	bne.n	82cc <spi_read_buffer_wait+0x10c>
			rx_data[rx_pos++] = (received_data >> 8);
    82aa:	2316      	movs	r3, #22
    82ac:	18fb      	adds	r3, r7, r3
    82ae:	881b      	ldrh	r3, [r3, #0]
    82b0:	2216      	movs	r2, #22
    82b2:	18ba      	adds	r2, r7, r2
    82b4:	1c59      	adds	r1, r3, #1
    82b6:	8011      	strh	r1, [r2, #0]
    82b8:	001a      	movs	r2, r3
    82ba:	68bb      	ldr	r3, [r7, #8]
    82bc:	189b      	adds	r3, r3, r2
    82be:	2212      	movs	r2, #18
    82c0:	18ba      	adds	r2, r7, r2
    82c2:	8812      	ldrh	r2, [r2, #0]
    82c4:	0a12      	lsrs	r2, r2, #8
    82c6:	b292      	uxth	r2, r2
    82c8:	b2d2      	uxtb	r2, r2
    82ca:	701a      	strb	r2, [r3, #0]
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    82cc:	1dbb      	adds	r3, r7, #6
    82ce:	881b      	ldrh	r3, [r3, #0]
    82d0:	1dba      	adds	r2, r7, #6
    82d2:	1e59      	subs	r1, r3, #1
    82d4:	8011      	strh	r1, [r2, #0]
    82d6:	2b00      	cmp	r3, #0
    82d8:	d199      	bne.n	820e <spi_read_buffer_wait+0x4e>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    82da:	2300      	movs	r3, #0
}
    82dc:	0018      	movs	r0, r3
    82de:	46bd      	mov	sp, r7
    82e0:	b007      	add	sp, #28
    82e2:	bd90      	pop	{r4, r7, pc}
    82e4:	00007d01 	.word	0x00007d01
    82e8:	00007d51 	.word	0x00007d51
    82ec:	00007d29 	.word	0x00007d29
    82f0:	00007d99 	.word	0x00007d99

000082f4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    82f4:	b580      	push	{r7, lr}
    82f6:	b086      	sub	sp, #24
    82f8:	af00      	add	r7, sp, #0
    82fa:	60f8      	str	r0, [r7, #12]
    82fc:	60b9      	str	r1, [r7, #8]
    82fe:	1dfb      	adds	r3, r7, #7
    8300:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    8302:	68fb      	ldr	r3, [r7, #12]
    8304:	795b      	ldrb	r3, [r3, #5]
    8306:	2b01      	cmp	r3, #1
    8308:	d001      	beq.n	830e <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    830a:	2315      	movs	r3, #21
    830c:	e05c      	b.n	83c8 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    830e:	68fb      	ldr	r3, [r7, #12]
    8310:	7a1b      	ldrb	r3, [r3, #8]
    8312:	2201      	movs	r2, #1
    8314:	4053      	eors	r3, r2
    8316:	b2db      	uxtb	r3, r3
    8318:	2b00      	cmp	r3, #0
    831a:	d054      	beq.n	83c6 <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    831c:	1dfb      	adds	r3, r7, #7
    831e:	781b      	ldrb	r3, [r3, #0]
    8320:	2b00      	cmp	r3, #0
    8322:	d04a      	beq.n	83ba <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    8324:	68bb      	ldr	r3, [r7, #8]
    8326:	785b      	ldrb	r3, [r3, #1]
    8328:	2b00      	cmp	r3, #0
    832a:	d03f      	beq.n	83ac <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    832c:	68fb      	ldr	r3, [r7, #12]
    832e:	0018      	movs	r0, r3
    8330:	4b27      	ldr	r3, [pc, #156]	; (83d0 <spi_select_slave+0xdc>)
    8332:	4798      	blx	r3
    8334:	0003      	movs	r3, r0
    8336:	001a      	movs	r2, r3
    8338:	2301      	movs	r3, #1
    833a:	4053      	eors	r3, r2
    833c:	b2db      	uxtb	r3, r3
    833e:	2b00      	cmp	r3, #0
    8340:	d007      	beq.n	8352 <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    8342:	68bb      	ldr	r3, [r7, #8]
    8344:	781b      	ldrb	r3, [r3, #0]
    8346:	2101      	movs	r1, #1
    8348:	0018      	movs	r0, r3
    834a:	4b22      	ldr	r3, [pc, #136]	; (83d4 <spi_select_slave+0xe0>)
    834c:	4798      	blx	r3
					return STATUS_BUSY;
    834e:	2305      	movs	r3, #5
    8350:	e03a      	b.n	83c8 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    8352:	68bb      	ldr	r3, [r7, #8]
    8354:	781b      	ldrb	r3, [r3, #0]
    8356:	2100      	movs	r1, #0
    8358:	0018      	movs	r0, r3
    835a:	4b1e      	ldr	r3, [pc, #120]	; (83d4 <spi_select_slave+0xe0>)
    835c:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    835e:	68bb      	ldr	r3, [r7, #8]
    8360:	789b      	ldrb	r3, [r3, #2]
    8362:	b29a      	uxth	r2, r3
    8364:	68fb      	ldr	r3, [r7, #12]
    8366:	0011      	movs	r1, r2
    8368:	0018      	movs	r0, r3
    836a:	4b1b      	ldr	r3, [pc, #108]	; (83d8 <spi_select_slave+0xe4>)
    836c:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    836e:	68fb      	ldr	r3, [r7, #12]
    8370:	79db      	ldrb	r3, [r3, #7]
    8372:	2201      	movs	r2, #1
    8374:	4053      	eors	r3, r2
    8376:	b2db      	uxtb	r3, r3
    8378:	2b00      	cmp	r3, #0
    837a:	d024      	beq.n	83c6 <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    837c:	46c0      	nop			; (mov r8, r8)
    837e:	68fb      	ldr	r3, [r7, #12]
    8380:	0018      	movs	r0, r3
    8382:	4b16      	ldr	r3, [pc, #88]	; (83dc <spi_select_slave+0xe8>)
    8384:	4798      	blx	r3
    8386:	0003      	movs	r3, r0
    8388:	001a      	movs	r2, r3
    838a:	2301      	movs	r3, #1
    838c:	4053      	eors	r3, r2
    838e:	b2db      	uxtb	r3, r3
    8390:	2b00      	cmp	r3, #0
    8392:	d1f4      	bne.n	837e <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    8394:	2316      	movs	r3, #22
    8396:	18fb      	adds	r3, r7, r3
    8398:	2200      	movs	r2, #0
    839a:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    839c:	2316      	movs	r3, #22
    839e:	18fa      	adds	r2, r7, r3
    83a0:	68fb      	ldr	r3, [r7, #12]
    83a2:	0011      	movs	r1, r2
    83a4:	0018      	movs	r0, r3
    83a6:	4b0e      	ldr	r3, [pc, #56]	; (83e0 <spi_select_slave+0xec>)
    83a8:	4798      	blx	r3
    83aa:	e00c      	b.n	83c6 <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    83ac:	68bb      	ldr	r3, [r7, #8]
    83ae:	781b      	ldrb	r3, [r3, #0]
    83b0:	2100      	movs	r1, #0
    83b2:	0018      	movs	r0, r3
    83b4:	4b07      	ldr	r3, [pc, #28]	; (83d4 <spi_select_slave+0xe0>)
    83b6:	4798      	blx	r3
    83b8:	e005      	b.n	83c6 <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    83ba:	68bb      	ldr	r3, [r7, #8]
    83bc:	781b      	ldrb	r3, [r3, #0]
    83be:	2101      	movs	r1, #1
    83c0:	0018      	movs	r0, r3
    83c2:	4b04      	ldr	r3, [pc, #16]	; (83d4 <spi_select_slave+0xe0>)
    83c4:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    83c6:	2300      	movs	r3, #0
}
    83c8:	0018      	movs	r0, r3
    83ca:	46bd      	mov	sp, r7
    83cc:	b006      	add	sp, #24
    83ce:	bd80      	pop	{r7, pc}
    83d0:	00007d01 	.word	0x00007d01
    83d4:	00007c19 	.word	0x00007c19
    83d8:	00007d51 	.word	0x00007d51
    83dc:	00007d29 	.word	0x00007d29
    83e0:	00007d99 	.word	0x00007d99

000083e4 <_spi_write_buffer>:
 */
static void _spi_write_buffer(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    83e4:	b580      	push	{r7, lr}
    83e6:	b086      	sub	sp, #24
    83e8:	af00      	add	r7, sp, #0
    83ea:	60f8      	str	r0, [r7, #12]
    83ec:	60b9      	str	r1, [r7, #8]
    83ee:	1dbb      	adds	r3, r7, #6
    83f0:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    83f2:	68fb      	ldr	r3, [r7, #12]
    83f4:	1dba      	adds	r2, r7, #6
    83f6:	8812      	ldrh	r2, [r2, #0]
    83f8:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_dummy_buffer_length = length;
    83fa:	68fb      	ldr	r3, [r7, #12]
    83fc:	1dba      	adds	r2, r7, #6
    83fe:	8812      	ldrh	r2, [r2, #0]
    8400:	865a      	strh	r2, [r3, #50]	; 0x32
	module->tx_buffer_ptr = tx_data;
    8402:	68fb      	ldr	r3, [r7, #12]
    8404:	68ba      	ldr	r2, [r7, #8]
    8406:	62da      	str	r2, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
    8408:	68fb      	ldr	r3, [r7, #12]
    840a:	2238      	movs	r2, #56	; 0x38
    840c:	2105      	movs	r1, #5
    840e:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_WRITE;
    8410:	68fb      	ldr	r3, [r7, #12]
    8412:	2201      	movs	r2, #1
    8414:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    8416:	68fb      	ldr	r3, [r7, #12]
    8418:	681b      	ldr	r3, [r3, #0]
    841a:	617b      	str	r3, [r7, #20]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
	}
#  endif

	if (module->receiver_enabled) {
    841c:	68fb      	ldr	r3, [r7, #12]
    841e:	79db      	ldrb	r3, [r3, #7]
    8420:	2b00      	cmp	r3, #0
    8422:	d003      	beq.n	842c <_spi_write_buffer+0x48>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    8424:	697b      	ldr	r3, [r7, #20]
    8426:	2205      	movs	r2, #5
    8428:	759a      	strb	r2, [r3, #22]
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
	}
}
    842a:	e002      	b.n	8432 <_spi_write_buffer+0x4e>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    842c:	697b      	ldr	r3, [r7, #20]
    842e:	2201      	movs	r2, #1
    8430:	759a      	strb	r2, [r3, #22]
	}
}
    8432:	46c0      	nop			; (mov r8, r8)
    8434:	46bd      	mov	sp, r7
    8436:	b006      	add	sp, #24
    8438:	bd80      	pop	{r7, pc}
    843a:	46c0      	nop			; (mov r8, r8)

0000843c <spi_register_callback>:
 */
void spi_register_callback(
		struct spi_module *const module,
		spi_callback_t callback_func,
		enum spi_callback callback_type)
{
    843c:	b580      	push	{r7, lr}
    843e:	b084      	sub	sp, #16
    8440:	af00      	add	r7, sp, #0
    8442:	60f8      	str	r0, [r7, #12]
    8444:	60b9      	str	r1, [r7, #8]
    8446:	1dfb      	adds	r3, r7, #7
    8448:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    844a:	1dfb      	adds	r3, r7, #7
    844c:	781b      	ldrb	r3, [r3, #0]
    844e:	68fa      	ldr	r2, [r7, #12]
    8450:	3302      	adds	r3, #2
    8452:	009b      	lsls	r3, r3, #2
    8454:	18d3      	adds	r3, r2, r3
    8456:	3304      	adds	r3, #4
    8458:	68ba      	ldr	r2, [r7, #8]
    845a:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
    845c:	68fb      	ldr	r3, [r7, #12]
    845e:	2236      	movs	r2, #54	; 0x36
    8460:	5c9b      	ldrb	r3, [r3, r2]
    8462:	b25a      	sxtb	r2, r3
    8464:	1dfb      	adds	r3, r7, #7
    8466:	781b      	ldrb	r3, [r3, #0]
    8468:	2101      	movs	r1, #1
    846a:	4099      	lsls	r1, r3
    846c:	000b      	movs	r3, r1
    846e:	b25b      	sxtb	r3, r3
    8470:	4313      	orrs	r3, r2
    8472:	b25b      	sxtb	r3, r3
    8474:	b2d9      	uxtb	r1, r3
    8476:	68fb      	ldr	r3, [r7, #12]
    8478:	2236      	movs	r2, #54	; 0x36
    847a:	5499      	strb	r1, [r3, r2]
}
    847c:	46c0      	nop			; (mov r8, r8)
    847e:	46bd      	mov	sp, r7
    8480:	b004      	add	sp, #16
    8482:	bd80      	pop	{r7, pc}

00008484 <spi_write_buffer_job>:
 */
enum status_code spi_write_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    8484:	b580      	push	{r7, lr}
    8486:	b084      	sub	sp, #16
    8488:	af00      	add	r7, sp, #0
    848a:	60f8      	str	r0, [r7, #12]
    848c:	60b9      	str	r1, [r7, #8]
    848e:	1dbb      	adds	r3, r7, #6
    8490:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    8492:	1dbb      	adds	r3, r7, #6
    8494:	881b      	ldrh	r3, [r3, #0]
    8496:	2b00      	cmp	r3, #0
    8498:	d101      	bne.n	849e <spi_write_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    849a:	2317      	movs	r3, #23
    849c:	e00f      	b.n	84be <spi_write_buffer_job+0x3a>
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    849e:	68fb      	ldr	r3, [r7, #12]
    84a0:	2238      	movs	r2, #56	; 0x38
    84a2:	5c9b      	ldrb	r3, [r3, r2]
    84a4:	b2db      	uxtb	r3, r3
    84a6:	2b05      	cmp	r3, #5
    84a8:	d101      	bne.n	84ae <spi_write_buffer_job+0x2a>
		return STATUS_BUSY;
    84aa:	2305      	movs	r3, #5
    84ac:	e007      	b.n	84be <spi_write_buffer_job+0x3a>
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);
    84ae:	1dbb      	adds	r3, r7, #6
    84b0:	881a      	ldrh	r2, [r3, #0]
    84b2:	68b9      	ldr	r1, [r7, #8]
    84b4:	68fb      	ldr	r3, [r7, #12]
    84b6:	0018      	movs	r0, r3
    84b8:	4b03      	ldr	r3, [pc, #12]	; (84c8 <spi_write_buffer_job+0x44>)
    84ba:	4798      	blx	r3

	return STATUS_OK;
    84bc:	2300      	movs	r3, #0
}
    84be:	0018      	movs	r0, r3
    84c0:	46bd      	mov	sp, r7
    84c2:	b004      	add	sp, #16
    84c4:	bd80      	pop	{r7, pc}
    84c6:	46c0      	nop			; (mov r8, r8)
    84c8:	000083e5 	.word	0x000083e5

000084cc <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    84cc:	b580      	push	{r7, lr}
    84ce:	b084      	sub	sp, #16
    84d0:	af00      	add	r7, sp, #0
    84d2:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    84d4:	687b      	ldr	r3, [r7, #4]
    84d6:	681b      	ldr	r3, [r3, #0]
    84d8:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    84da:	687b      	ldr	r3, [r7, #4]
    84dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    84de:	781b      	ldrb	r3, [r3, #0]
    84e0:	b2da      	uxtb	r2, r3
    84e2:	230e      	movs	r3, #14
    84e4:	18fb      	adds	r3, r7, r3
    84e6:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    84e8:	687b      	ldr	r3, [r7, #4]
    84ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    84ec:	1c5a      	adds	r2, r3, #1
    84ee:	687b      	ldr	r3, [r7, #4]
    84f0:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    84f2:	687b      	ldr	r3, [r7, #4]
    84f4:	799b      	ldrb	r3, [r3, #6]
    84f6:	2b01      	cmp	r3, #1
    84f8:	d113      	bne.n	8522 <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    84fa:	687b      	ldr	r3, [r7, #4]
    84fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    84fe:	781b      	ldrb	r3, [r3, #0]
    8500:	b2db      	uxtb	r3, r3
    8502:	021b      	lsls	r3, r3, #8
    8504:	b21a      	sxth	r2, r3
    8506:	230e      	movs	r3, #14
    8508:	18fb      	adds	r3, r7, r3
    850a:	2100      	movs	r1, #0
    850c:	5e5b      	ldrsh	r3, [r3, r1]
    850e:	4313      	orrs	r3, r2
    8510:	b21a      	sxth	r2, r3
    8512:	230e      	movs	r3, #14
    8514:	18fb      	adds	r3, r7, r3
    8516:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    8518:	687b      	ldr	r3, [r7, #4]
    851a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    851c:	1c5a      	adds	r2, r3, #1
    851e:	687b      	ldr	r3, [r7, #4]
    8520:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    8522:	230e      	movs	r3, #14
    8524:	18fb      	adds	r3, r7, r3
    8526:	881b      	ldrh	r3, [r3, #0]
    8528:	05db      	lsls	r3, r3, #23
    852a:	0dda      	lsrs	r2, r3, #23
    852c:	68bb      	ldr	r3, [r7, #8]
    852e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    8530:	687b      	ldr	r3, [r7, #4]
    8532:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    8534:	b29b      	uxth	r3, r3
    8536:	3b01      	subs	r3, #1
    8538:	b29a      	uxth	r2, r3
    853a:	687b      	ldr	r3, [r7, #4]
    853c:	869a      	strh	r2, [r3, #52]	; 0x34
}
    853e:	46c0      	nop			; (mov r8, r8)
    8540:	46bd      	mov	sp, r7
    8542:	b004      	add	sp, #16
    8544:	bd80      	pop	{r7, pc}
    8546:	46c0      	nop			; (mov r8, r8)

00008548 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    8548:	b580      	push	{r7, lr}
    854a:	b084      	sub	sp, #16
    854c:	af00      	add	r7, sp, #0
    854e:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    8550:	687b      	ldr	r3, [r7, #4]
    8552:	681b      	ldr	r3, [r3, #0]
    8554:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    8556:	4b08      	ldr	r3, [pc, #32]	; (8578 <_spi_write_dummy+0x30>)
    8558:	881b      	ldrh	r3, [r3, #0]
    855a:	001a      	movs	r2, r3
    855c:	68fb      	ldr	r3, [r7, #12]
    855e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    8560:	687b      	ldr	r3, [r7, #4]
    8562:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    8564:	b29b      	uxth	r3, r3
    8566:	3b01      	subs	r3, #1
    8568:	b29a      	uxth	r2, r3
    856a:	687b      	ldr	r3, [r7, #4]
    856c:	865a      	strh	r2, [r3, #50]	; 0x32
}
    856e:	46c0      	nop			; (mov r8, r8)
    8570:	46bd      	mov	sp, r7
    8572:	b004      	add	sp, #16
    8574:	bd80      	pop	{r7, pc}
    8576:	46c0      	nop			; (mov r8, r8)
    8578:	20004664 	.word	0x20004664

0000857c <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    857c:	b580      	push	{r7, lr}
    857e:	b084      	sub	sp, #16
    8580:	af00      	add	r7, sp, #0
    8582:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    8584:	687b      	ldr	r3, [r7, #4]
    8586:	681b      	ldr	r3, [r3, #0]
    8588:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    858a:	230a      	movs	r3, #10
    858c:	18fb      	adds	r3, r7, r3
    858e:	2200      	movs	r2, #0
    8590:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    8592:	68fb      	ldr	r3, [r7, #12]
    8594:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    8596:	230a      	movs	r3, #10
    8598:	18fb      	adds	r3, r7, r3
    859a:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    859c:	687b      	ldr	r3, [r7, #4]
    859e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    85a0:	b29b      	uxth	r3, r3
    85a2:	3b01      	subs	r3, #1
    85a4:	b29a      	uxth	r2, r3
    85a6:	687b      	ldr	r3, [r7, #4]
    85a8:	865a      	strh	r2, [r3, #50]	; 0x32
}
    85aa:	46c0      	nop			; (mov r8, r8)
    85ac:	46bd      	mov	sp, r7
    85ae:	b004      	add	sp, #16
    85b0:	bd80      	pop	{r7, pc}
    85b2:	46c0      	nop			; (mov r8, r8)

000085b4 <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    85b4:	b580      	push	{r7, lr}
    85b6:	b084      	sub	sp, #16
    85b8:	af00      	add	r7, sp, #0
    85ba:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    85bc:	687b      	ldr	r3, [r7, #4]
    85be:	681b      	ldr	r3, [r3, #0]
    85c0:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    85c2:	68fb      	ldr	r3, [r7, #12]
    85c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    85c6:	b29a      	uxth	r2, r3
    85c8:	230a      	movs	r3, #10
    85ca:	18fb      	adds	r3, r7, r3
    85cc:	05d2      	lsls	r2, r2, #23
    85ce:	0dd2      	lsrs	r2, r2, #23
    85d0:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    85d2:	687b      	ldr	r3, [r7, #4]
    85d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    85d6:	220a      	movs	r2, #10
    85d8:	18ba      	adds	r2, r7, r2
    85da:	8812      	ldrh	r2, [r2, #0]
    85dc:	b2d2      	uxtb	r2, r2
    85de:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    85e0:	687b      	ldr	r3, [r7, #4]
    85e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    85e4:	1c5a      	adds	r2, r3, #1
    85e6:	687b      	ldr	r3, [r7, #4]
    85e8:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    85ea:	687b      	ldr	r3, [r7, #4]
    85ec:	799b      	ldrb	r3, [r3, #6]
    85ee:	2b01      	cmp	r3, #1
    85f0:	d10d      	bne.n	860e <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    85f2:	687b      	ldr	r3, [r7, #4]
    85f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    85f6:	220a      	movs	r2, #10
    85f8:	18ba      	adds	r2, r7, r2
    85fa:	8812      	ldrh	r2, [r2, #0]
    85fc:	0a12      	lsrs	r2, r2, #8
    85fe:	b292      	uxth	r2, r2
    8600:	b2d2      	uxtb	r2, r2
    8602:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    8604:	687b      	ldr	r3, [r7, #4]
    8606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8608:	1c5a      	adds	r2, r3, #1
    860a:	687b      	ldr	r3, [r7, #4]
    860c:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    860e:	687b      	ldr	r3, [r7, #4]
    8610:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    8612:	b29b      	uxth	r3, r3
    8614:	3b01      	subs	r3, #1
    8616:	b29a      	uxth	r2, r3
    8618:	687b      	ldr	r3, [r7, #4]
    861a:	861a      	strh	r2, [r3, #48]	; 0x30
}
    861c:	46c0      	nop			; (mov r8, r8)
    861e:	46bd      	mov	sp, r7
    8620:	b004      	add	sp, #16
    8622:	bd80      	pop	{r7, pc}

00008624 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    8624:	b580      	push	{r7, lr}
    8626:	b086      	sub	sp, #24
    8628:	af00      	add	r7, sp, #0
    862a:	0002      	movs	r2, r0
    862c:	1dfb      	adds	r3, r7, #7
    862e:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    8630:	1dfb      	adds	r3, r7, #7
    8632:	781a      	ldrb	r2, [r3, #0]
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
	/* Get device instance from the look-up table */
	struct spi_module *module
    8634:	4b96      	ldr	r3, [pc, #600]	; (8890 <_spi_interrupt_handler+0x26c>)
    8636:	0092      	lsls	r2, r2, #2
    8638:	58d3      	ldr	r3, [r2, r3]
    863a:	617b      	str	r3, [r7, #20]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    863c:	697b      	ldr	r3, [r7, #20]
    863e:	681b      	ldr	r3, [r3, #0]
    8640:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    8642:	697b      	ldr	r3, [r7, #20]
    8644:	2237      	movs	r2, #55	; 0x37
    8646:	5c9a      	ldrb	r2, [r3, r2]
    8648:	697b      	ldr	r3, [r7, #20]
    864a:	2136      	movs	r1, #54	; 0x36
    864c:	5c59      	ldrb	r1, [r3, r1]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    864e:	230f      	movs	r3, #15
    8650:	18fb      	adds	r3, r7, r3
    8652:	400a      	ands	r2, r1
    8654:	701a      	strb	r2, [r3, #0]
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    8656:	693b      	ldr	r3, [r7, #16]
    8658:	7e1b      	ldrb	r3, [r3, #24]
    865a:	b2da      	uxtb	r2, r3
    865c:	230c      	movs	r3, #12
    865e:	18fb      	adds	r3, r7, r3
    8660:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    8662:	693b      	ldr	r3, [r7, #16]
    8664:	7d9b      	ldrb	r3, [r3, #22]
    8666:	b2db      	uxtb	r3, r3
    8668:	b29a      	uxth	r2, r3
    866a:	230c      	movs	r3, #12
    866c:	18fb      	adds	r3, r7, r3
    866e:	210c      	movs	r1, #12
    8670:	1879      	adds	r1, r7, r1
    8672:	8809      	ldrh	r1, [r1, #0]
    8674:	400a      	ands	r2, r1
    8676:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    8678:	230c      	movs	r3, #12
    867a:	18fb      	adds	r3, r7, r3
    867c:	881b      	ldrh	r3, [r3, #0]
    867e:	2201      	movs	r2, #1
    8680:	4013      	ands	r3, r2
    8682:	d038      	beq.n	86f6 <_spi_interrupt_handler+0xd2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    8684:	697b      	ldr	r3, [r7, #20]
    8686:	795b      	ldrb	r3, [r3, #5]
    8688:	2b01      	cmp	r3, #1
    868a:	d110      	bne.n	86ae <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    868c:	697b      	ldr	r3, [r7, #20]
    868e:	7a5b      	ldrb	r3, [r3, #9]
    8690:	b2db      	uxtb	r3, r3
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    8692:	2b00      	cmp	r3, #0
    8694:	d10b      	bne.n	86ae <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    8696:	697b      	ldr	r3, [r7, #20]
    8698:	0018      	movs	r0, r3
    869a:	4b7e      	ldr	r3, [pc, #504]	; (8894 <_spi_interrupt_handler+0x270>)
    869c:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    869e:	697b      	ldr	r3, [r7, #20]
    86a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    86a2:	b29b      	uxth	r3, r3
    86a4:	2b00      	cmp	r3, #0
    86a6:	d102      	bne.n	86ae <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    86a8:	693b      	ldr	r3, [r7, #16]
    86aa:	2201      	movs	r2, #1
    86ac:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    86ae:	697b      	ldr	r3, [r7, #20]
    86b0:	795b      	ldrb	r3, [r3, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    86b2:	2b01      	cmp	r3, #1
    86b4:	d11f      	bne.n	86f6 <_spi_interrupt_handler+0xd2>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    86b6:	697b      	ldr	r3, [r7, #20]
    86b8:	7a5b      	ldrb	r3, [r3, #9]
    86ba:	b2db      	uxtb	r3, r3
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    86bc:	2b00      	cmp	r3, #0
    86be:	d01a      	beq.n	86f6 <_spi_interrupt_handler+0xd2>
		|| ((module->mode == SPI_MODE_SLAVE) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    86c0:	697b      	ldr	r3, [r7, #20]
    86c2:	0018      	movs	r0, r3
    86c4:	4b74      	ldr	r3, [pc, #464]	; (8898 <_spi_interrupt_handler+0x274>)
    86c6:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    86c8:	697b      	ldr	r3, [r7, #20]
    86ca:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    86cc:	b29b      	uxth	r3, r3
    86ce:	2b00      	cmp	r3, #0
    86d0:	d111      	bne.n	86f6 <_spi_interrupt_handler+0xd2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    86d2:	693b      	ldr	r3, [r7, #16]
    86d4:	2201      	movs	r2, #1
    86d6:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    86d8:	697b      	ldr	r3, [r7, #20]
    86da:	7a5b      	ldrb	r3, [r3, #9]
    86dc:	b2db      	uxtb	r3, r3
    86de:	2b01      	cmp	r3, #1
    86e0:	d109      	bne.n	86f6 <_spi_interrupt_handler+0xd2>
						!(module->receiver_enabled)) {
    86e2:	697b      	ldr	r3, [r7, #20]
    86e4:	79db      	ldrb	r3, [r3, #7]
    86e6:	2201      	movs	r2, #1
    86e8:	4053      	eors	r3, r2
    86ea:	b2db      	uxtb	r3, r3
			if (module->remaining_tx_buffer_length == 0) {
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;

				if (module->dir == SPI_DIRECTION_WRITE &&
    86ec:	2b00      	cmp	r3, #0
    86ee:	d002      	beq.n	86f6 <_spi_interrupt_handler+0xd2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    86f0:	693b      	ldr	r3, [r7, #16]
    86f2:	2202      	movs	r2, #2
    86f4:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    86f6:	230c      	movs	r3, #12
    86f8:	18fb      	adds	r3, r7, r3
    86fa:	881b      	ldrh	r3, [r3, #0]
    86fc:	2204      	movs	r2, #4
    86fe:	4013      	ands	r3, r2
    8700:	d100      	bne.n	8704 <_spi_interrupt_handler+0xe0>
    8702:	e07e      	b.n	8802 <_spi_interrupt_handler+0x1de>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8704:	693b      	ldr	r3, [r7, #16]
    8706:	8b5b      	ldrh	r3, [r3, #26]
    8708:	b29b      	uxth	r3, r3
    870a:	001a      	movs	r2, r3
    870c:	2304      	movs	r3, #4
    870e:	4013      	ands	r3, r2
    8710:	d022      	beq.n	8758 <_spi_interrupt_handler+0x134>
			if (module->dir != SPI_DIRECTION_WRITE) {
    8712:	697b      	ldr	r3, [r7, #20]
    8714:	7a5b      	ldrb	r3, [r3, #9]
    8716:	b2db      	uxtb	r3, r3
    8718:	2b01      	cmp	r3, #1
    871a:	d014      	beq.n	8746 <_spi_interrupt_handler+0x122>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    871c:	697b      	ldr	r3, [r7, #20]
    871e:	2238      	movs	r2, #56	; 0x38
    8720:	211e      	movs	r1, #30
    8722:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    8724:	697b      	ldr	r3, [r7, #20]
    8726:	2203      	movs	r2, #3
    8728:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    872a:	693b      	ldr	r3, [r7, #16]
    872c:	2205      	movs	r2, #5
    872e:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    8730:	230f      	movs	r3, #15
    8732:	18fb      	adds	r3, r7, r3
    8734:	781b      	ldrb	r3, [r3, #0]
    8736:	2208      	movs	r2, #8
    8738:	4013      	ands	r3, r2
    873a:	d004      	beq.n	8746 <_spi_interrupt_handler+0x122>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    873c:	697b      	ldr	r3, [r7, #20]
    873e:	699b      	ldr	r3, [r3, #24]
    8740:	697a      	ldr	r2, [r7, #20]
    8742:	0010      	movs	r0, r2
    8744:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    8746:	693b      	ldr	r3, [r7, #16]
    8748:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    874a:	230a      	movs	r3, #10
    874c:	18fb      	adds	r3, r7, r3
    874e:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8750:	693b      	ldr	r3, [r7, #16]
    8752:	2204      	movs	r2, #4
    8754:	835a      	strh	r2, [r3, #26]
    8756:	e054      	b.n	8802 <_spi_interrupt_handler+0x1de>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    8758:	697b      	ldr	r3, [r7, #20]
    875a:	7a5b      	ldrb	r3, [r3, #9]
    875c:	b2db      	uxtb	r3, r3
    875e:	2b01      	cmp	r3, #1
    8760:	d11e      	bne.n	87a0 <_spi_interrupt_handler+0x17c>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    8762:	697b      	ldr	r3, [r7, #20]
    8764:	0018      	movs	r0, r3
    8766:	4b4d      	ldr	r3, [pc, #308]	; (889c <_spi_interrupt_handler+0x278>)
    8768:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    876a:	697b      	ldr	r3, [r7, #20]
    876c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    876e:	b29b      	uxth	r3, r3
    8770:	2b00      	cmp	r3, #0
    8772:	d146      	bne.n	8802 <_spi_interrupt_handler+0x1de>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    8774:	693b      	ldr	r3, [r7, #16]
    8776:	2204      	movs	r2, #4
    8778:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    877a:	697b      	ldr	r3, [r7, #20]
    877c:	2238      	movs	r2, #56	; 0x38
    877e:	2100      	movs	r1, #0
    8780:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    8782:	697b      	ldr	r3, [r7, #20]
    8784:	2203      	movs	r2, #3
    8786:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    8788:	230f      	movs	r3, #15
    878a:	18fb      	adds	r3, r7, r3
    878c:	781b      	ldrb	r3, [r3, #0]
    878e:	2201      	movs	r2, #1
    8790:	4013      	ands	r3, r2
    8792:	d036      	beq.n	8802 <_spi_interrupt_handler+0x1de>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    8794:	697b      	ldr	r3, [r7, #20]
    8796:	68db      	ldr	r3, [r3, #12]
    8798:	697a      	ldr	r2, [r7, #20]
    879a:	0010      	movs	r0, r2
    879c:	4798      	blx	r3
    879e:	e030      	b.n	8802 <_spi_interrupt_handler+0x1de>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    87a0:	697b      	ldr	r3, [r7, #20]
    87a2:	0018      	movs	r0, r3
    87a4:	4b3e      	ldr	r3, [pc, #248]	; (88a0 <_spi_interrupt_handler+0x27c>)
    87a6:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    87a8:	697b      	ldr	r3, [r7, #20]
    87aa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    87ac:	b29b      	uxth	r3, r3
    87ae:	2b00      	cmp	r3, #0
    87b0:	d127      	bne.n	8802 <_spi_interrupt_handler+0x1de>
					module->status = STATUS_OK;
    87b2:	697b      	ldr	r3, [r7, #20]
    87b4:	2238      	movs	r2, #56	; 0x38
    87b6:	2100      	movs	r1, #0
    87b8:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    87ba:	693b      	ldr	r3, [r7, #16]
    87bc:	2204      	movs	r2, #4
    87be:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    87c0:	697b      	ldr	r3, [r7, #20]
    87c2:	7a5b      	ldrb	r3, [r3, #9]
    87c4:	b2db      	uxtb	r3, r3
    87c6:	2b02      	cmp	r3, #2
    87c8:	d10b      	bne.n	87e2 <_spi_interrupt_handler+0x1be>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    87ca:	230f      	movs	r3, #15
    87cc:	18fb      	adds	r3, r7, r3
    87ce:	781b      	ldrb	r3, [r3, #0]
    87d0:	2204      	movs	r2, #4
    87d2:	4013      	ands	r3, r2
    87d4:	d015      	beq.n	8802 <_spi_interrupt_handler+0x1de>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    87d6:	697b      	ldr	r3, [r7, #20]
    87d8:	695b      	ldr	r3, [r3, #20]
    87da:	697a      	ldr	r2, [r7, #20]
    87dc:	0010      	movs	r0, r2
    87de:	4798      	blx	r3
    87e0:	e00f      	b.n	8802 <_spi_interrupt_handler+0x1de>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    87e2:	697b      	ldr	r3, [r7, #20]
    87e4:	7a5b      	ldrb	r3, [r3, #9]
    87e6:	b2db      	uxtb	r3, r3
    87e8:	2b00      	cmp	r3, #0
    87ea:	d10a      	bne.n	8802 <_spi_interrupt_handler+0x1de>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    87ec:	230f      	movs	r3, #15
    87ee:	18fb      	adds	r3, r7, r3
    87f0:	781b      	ldrb	r3, [r3, #0]
    87f2:	2202      	movs	r2, #2
    87f4:	4013      	ands	r3, r2
    87f6:	d004      	beq.n	8802 <_spi_interrupt_handler+0x1de>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    87f8:	697b      	ldr	r3, [r7, #20]
    87fa:	691b      	ldr	r3, [r3, #16]
    87fc:	697a      	ldr	r2, [r7, #20]
    87fe:	0010      	movs	r0, r2
    8800:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    8802:	230c      	movs	r3, #12
    8804:	18fb      	adds	r3, r7, r3
    8806:	881b      	ldrh	r3, [r3, #0]
    8808:	2202      	movs	r2, #2
    880a:	4013      	ands	r3, r2
    880c:	d024      	beq.n	8858 <_spi_interrupt_handler+0x234>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    880e:	697b      	ldr	r3, [r7, #20]
    8810:	795b      	ldrb	r3, [r3, #5]
    8812:	2b01      	cmp	r3, #1
    8814:	d120      	bne.n	8858 <_spi_interrupt_handler+0x234>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    8816:	697b      	ldr	r3, [r7, #20]
    8818:	7a5b      	ldrb	r3, [r3, #9]
    881a:	b2db      	uxtb	r3, r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    881c:	2b01      	cmp	r3, #1
    881e:	d11b      	bne.n	8858 <_spi_interrupt_handler+0x234>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    8820:	697b      	ldr	r3, [r7, #20]
    8822:	79db      	ldrb	r3, [r3, #7]
    8824:	2201      	movs	r2, #1
    8826:	4053      	eors	r3, r2
    8828:	b2db      	uxtb	r3, r3
    882a:	2b00      	cmp	r3, #0
    882c:	d014      	beq.n	8858 <_spi_interrupt_handler+0x234>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    882e:	693b      	ldr	r3, [r7, #16]
    8830:	2202      	movs	r2, #2
    8832:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    8834:	697b      	ldr	r3, [r7, #20]
    8836:	2203      	movs	r2, #3
    8838:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    883a:	697b      	ldr	r3, [r7, #20]
    883c:	2238      	movs	r2, #56	; 0x38
    883e:	2100      	movs	r1, #0
    8840:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    8842:	230f      	movs	r3, #15
    8844:	18fb      	adds	r3, r7, r3
    8846:	781b      	ldrb	r3, [r3, #0]
    8848:	2201      	movs	r2, #1
    884a:	4013      	ands	r3, r2
    884c:	d004      	beq.n	8858 <_spi_interrupt_handler+0x234>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    884e:	697b      	ldr	r3, [r7, #20]
    8850:	68db      	ldr	r3, [r3, #12]
    8852:	697a      	ldr	r2, [r7, #20]
    8854:	0010      	movs	r0, r2
    8856:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    8858:	230c      	movs	r3, #12
    885a:	18fb      	adds	r3, r7, r3
    885c:	881b      	ldrh	r3, [r3, #0]
    885e:	2280      	movs	r2, #128	; 0x80
    8860:	4013      	ands	r3, r2
    8862:	d010      	beq.n	8886 <_spi_interrupt_handler+0x262>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    8864:	693b      	ldr	r3, [r7, #16]
    8866:	2280      	movs	r2, #128	; 0x80
    8868:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    886a:	693b      	ldr	r3, [r7, #16]
    886c:	2280      	movs	r2, #128	; 0x80
    886e:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    8870:	230f      	movs	r3, #15
    8872:	18fb      	adds	r3, r7, r3
    8874:	781b      	ldrb	r3, [r3, #0]
    8876:	2240      	movs	r2, #64	; 0x40
    8878:	4013      	ands	r3, r2
    887a:	d004      	beq.n	8886 <_spi_interrupt_handler+0x262>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    887c:	697b      	ldr	r3, [r7, #20]
    887e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8880:	697a      	ldr	r2, [r7, #20]
    8882:	0010      	movs	r0, r2
    8884:	4798      	blx	r3
		}
	}
#  endif
}
    8886:	46c0      	nop			; (mov r8, r8)
    8888:	46bd      	mov	sp, r7
    888a:	b006      	add	sp, #24
    888c:	bd80      	pop	{r7, pc}
    888e:	46c0      	nop			; (mov r8, r8)
    8890:	2000464c 	.word	0x2000464c
    8894:	00008549 	.word	0x00008549
    8898:	000084cd 	.word	0x000084cd
    889c:	0000857d 	.word	0x0000857d
    88a0:	000085b5 	.word	0x000085b5

000088a4 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    88a4:	b580      	push	{r7, lr}
    88a6:	b082      	sub	sp, #8
    88a8:	af00      	add	r7, sp, #0
    88aa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    88ac:	687b      	ldr	r3, [r7, #4]
    88ae:	2200      	movs	r2, #0
    88b0:	701a      	strb	r2, [r3, #0]
}
    88b2:	46c0      	nop			; (mov r8, r8)
    88b4:	46bd      	mov	sp, r7
    88b6:	b002      	add	sp, #8
    88b8:	bd80      	pop	{r7, pc}
    88ba:	46c0      	nop			; (mov r8, r8)

000088bc <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    88bc:	b580      	push	{r7, lr}
    88be:	b082      	sub	sp, #8
    88c0:	af00      	add	r7, sp, #0
    88c2:	0002      	movs	r2, r0
    88c4:	6039      	str	r1, [r7, #0]
    88c6:	1dfb      	adds	r3, r7, #7
    88c8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    88ca:	1dfb      	adds	r3, r7, #7
    88cc:	781b      	ldrb	r3, [r3, #0]
    88ce:	2b01      	cmp	r3, #1
    88d0:	d00a      	beq.n	88e8 <system_apb_clock_set_mask+0x2c>
    88d2:	2b02      	cmp	r3, #2
    88d4:	d00f      	beq.n	88f6 <system_apb_clock_set_mask+0x3a>
    88d6:	2b00      	cmp	r3, #0
    88d8:	d114      	bne.n	8904 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    88da:	4b0e      	ldr	r3, [pc, #56]	; (8914 <system_apb_clock_set_mask+0x58>)
    88dc:	4a0d      	ldr	r2, [pc, #52]	; (8914 <system_apb_clock_set_mask+0x58>)
    88de:	6991      	ldr	r1, [r2, #24]
    88e0:	683a      	ldr	r2, [r7, #0]
    88e2:	430a      	orrs	r2, r1
    88e4:	619a      	str	r2, [r3, #24]
			break;
    88e6:	e00f      	b.n	8908 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    88e8:	4b0a      	ldr	r3, [pc, #40]	; (8914 <system_apb_clock_set_mask+0x58>)
    88ea:	4a0a      	ldr	r2, [pc, #40]	; (8914 <system_apb_clock_set_mask+0x58>)
    88ec:	69d1      	ldr	r1, [r2, #28]
    88ee:	683a      	ldr	r2, [r7, #0]
    88f0:	430a      	orrs	r2, r1
    88f2:	61da      	str	r2, [r3, #28]
			break;
    88f4:	e008      	b.n	8908 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    88f6:	4b07      	ldr	r3, [pc, #28]	; (8914 <system_apb_clock_set_mask+0x58>)
    88f8:	4a06      	ldr	r2, [pc, #24]	; (8914 <system_apb_clock_set_mask+0x58>)
    88fa:	6a11      	ldr	r1, [r2, #32]
    88fc:	683a      	ldr	r2, [r7, #0]
    88fe:	430a      	orrs	r2, r1
    8900:	621a      	str	r2, [r3, #32]
			break;
    8902:	e001      	b.n	8908 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    8904:	2317      	movs	r3, #23
    8906:	e000      	b.n	890a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    8908:	2300      	movs	r3, #0
}
    890a:	0018      	movs	r0, r3
    890c:	46bd      	mov	sp, r7
    890e:	b002      	add	sp, #8
    8910:	bd80      	pop	{r7, pc}
    8912:	46c0      	nop			; (mov r8, r8)
    8914:	40000400 	.word	0x40000400

00008918 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    8918:	b580      	push	{r7, lr}
    891a:	b082      	sub	sp, #8
    891c:	af00      	add	r7, sp, #0
    891e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    8920:	687b      	ldr	r3, [r7, #4]
    8922:	2280      	movs	r2, #128	; 0x80
    8924:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8926:	687b      	ldr	r3, [r7, #4]
    8928:	2200      	movs	r2, #0
    892a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    892c:	687b      	ldr	r3, [r7, #4]
    892e:	2201      	movs	r2, #1
    8930:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    8932:	687b      	ldr	r3, [r7, #4]
    8934:	2200      	movs	r2, #0
    8936:	70da      	strb	r2, [r3, #3]
}
    8938:	46c0      	nop			; (mov r8, r8)
    893a:	46bd      	mov	sp, r7
    893c:	b002      	add	sp, #8
    893e:	bd80      	pop	{r7, pc}

00008940 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    8940:	b580      	push	{r7, lr}
    8942:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    8944:	4b05      	ldr	r3, [pc, #20]	; (895c <system_is_debugger_present+0x1c>)
    8946:	789b      	ldrb	r3, [r3, #2]
    8948:	b2db      	uxtb	r3, r3
    894a:	001a      	movs	r2, r3
    894c:	2302      	movs	r3, #2
    894e:	4013      	ands	r3, r2
    8950:	1e5a      	subs	r2, r3, #1
    8952:	4193      	sbcs	r3, r2
    8954:	b2db      	uxtb	r3, r3
}
    8956:	0018      	movs	r0, r3
    8958:	46bd      	mov	sp, r7
    895a:	bd80      	pop	{r7, pc}
    895c:	41002000 	.word	0x41002000

00008960 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    8960:	b580      	push	{r7, lr}
    8962:	b084      	sub	sp, #16
    8964:	af00      	add	r7, sp, #0
    8966:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    8968:	687b      	ldr	r3, [r7, #4]
    896a:	681b      	ldr	r3, [r3, #0]
    896c:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    896e:	68fb      	ldr	r3, [r7, #12]
    8970:	69db      	ldr	r3, [r3, #28]
    8972:	1e5a      	subs	r2, r3, #1
    8974:	4193      	sbcs	r3, r2
    8976:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    8978:	0018      	movs	r0, r3
    897a:	46bd      	mov	sp, r7
    897c:	b004      	add	sp, #16
    897e:	bd80      	pop	{r7, pc}

00008980 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    8980:	b580      	push	{r7, lr}
    8982:	b082      	sub	sp, #8
    8984:	af00      	add	r7, sp, #0
    8986:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8988:	46c0      	nop			; (mov r8, r8)
    898a:	687b      	ldr	r3, [r7, #4]
    898c:	0018      	movs	r0, r3
    898e:	4b04      	ldr	r3, [pc, #16]	; (89a0 <_usart_wait_for_sync+0x20>)
    8990:	4798      	blx	r3
    8992:	1e03      	subs	r3, r0, #0
    8994:	d1f9      	bne.n	898a <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    8996:	46c0      	nop			; (mov r8, r8)
    8998:	46bd      	mov	sp, r7
    899a:	b002      	add	sp, #8
    899c:	bd80      	pop	{r7, pc}
    899e:	46c0      	nop			; (mov r8, r8)
    89a0:	00008961 	.word	0x00008961

000089a4 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    89a4:	b5b0      	push	{r4, r5, r7, lr}
    89a6:	b08c      	sub	sp, #48	; 0x30
    89a8:	af02      	add	r7, sp, #8
    89aa:	6078      	str	r0, [r7, #4]
    89ac:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    89ae:	687b      	ldr	r3, [r7, #4]
    89b0:	681b      	ldr	r3, [r3, #0]
    89b2:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    89b4:	687b      	ldr	r3, [r7, #4]
    89b6:	681b      	ldr	r3, [r3, #0]
    89b8:	0018      	movs	r0, r3
    89ba:	4ba8      	ldr	r3, [pc, #672]	; (8c5c <_usart_set_config+0x2b8>)
    89bc:	4798      	blx	r3
    89be:	0003      	movs	r3, r0
    89c0:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    89c2:	697b      	ldr	r3, [r7, #20]
    89c4:	3314      	adds	r3, #20
    89c6:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    89c8:	2300      	movs	r3, #0
    89ca:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    89cc:	2300      	movs	r3, #0
    89ce:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    89d0:	230a      	movs	r3, #10
    89d2:	18fb      	adds	r3, r7, r3
    89d4:	2200      	movs	r2, #0
    89d6:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    89d8:	231f      	movs	r3, #31
    89da:	18fb      	adds	r3, r7, r3
    89dc:	2200      	movs	r2, #0
    89de:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    89e0:	231e      	movs	r3, #30
    89e2:	18fb      	adds	r3, r7, r3
    89e4:	2210      	movs	r2, #16
    89e6:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    89e8:	683b      	ldr	r3, [r7, #0]
    89ea:	8a1b      	ldrh	r3, [r3, #16]
    89ec:	2280      	movs	r2, #128	; 0x80
    89ee:	01d2      	lsls	r2, r2, #7
    89f0:	4293      	cmp	r3, r2
    89f2:	d01c      	beq.n	8a2e <_usart_set_config+0x8a>
    89f4:	2280      	movs	r2, #128	; 0x80
    89f6:	01d2      	lsls	r2, r2, #7
    89f8:	4293      	cmp	r3, r2
    89fa:	dc06      	bgt.n	8a0a <_usart_set_config+0x66>
    89fc:	2b00      	cmp	r3, #0
    89fe:	d00d      	beq.n	8a1c <_usart_set_config+0x78>
    8a00:	2280      	movs	r2, #128	; 0x80
    8a02:	0192      	lsls	r2, r2, #6
    8a04:	4293      	cmp	r3, r2
    8a06:	d024      	beq.n	8a52 <_usart_set_config+0xae>
    8a08:	e035      	b.n	8a76 <_usart_set_config+0xd2>
    8a0a:	22c0      	movs	r2, #192	; 0xc0
    8a0c:	01d2      	lsls	r2, r2, #7
    8a0e:	4293      	cmp	r3, r2
    8a10:	d028      	beq.n	8a64 <_usart_set_config+0xc0>
    8a12:	2280      	movs	r2, #128	; 0x80
    8a14:	0212      	lsls	r2, r2, #8
    8a16:	4293      	cmp	r3, r2
    8a18:	d012      	beq.n	8a40 <_usart_set_config+0x9c>
    8a1a:	e02c      	b.n	8a76 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    8a1c:	231f      	movs	r3, #31
    8a1e:	18fb      	adds	r3, r7, r3
    8a20:	2200      	movs	r2, #0
    8a22:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    8a24:	231e      	movs	r3, #30
    8a26:	18fb      	adds	r3, r7, r3
    8a28:	2210      	movs	r2, #16
    8a2a:	701a      	strb	r2, [r3, #0]
			break;
    8a2c:	e023      	b.n	8a76 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    8a2e:	231f      	movs	r3, #31
    8a30:	18fb      	adds	r3, r7, r3
    8a32:	2200      	movs	r2, #0
    8a34:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    8a36:	231e      	movs	r3, #30
    8a38:	18fb      	adds	r3, r7, r3
    8a3a:	2208      	movs	r2, #8
    8a3c:	701a      	strb	r2, [r3, #0]
			break;
    8a3e:	e01a      	b.n	8a76 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    8a40:	231f      	movs	r3, #31
    8a42:	18fb      	adds	r3, r7, r3
    8a44:	2200      	movs	r2, #0
    8a46:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    8a48:	231e      	movs	r3, #30
    8a4a:	18fb      	adds	r3, r7, r3
    8a4c:	2203      	movs	r2, #3
    8a4e:	701a      	strb	r2, [r3, #0]
			break;
    8a50:	e011      	b.n	8a76 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    8a52:	231f      	movs	r3, #31
    8a54:	18fb      	adds	r3, r7, r3
    8a56:	2201      	movs	r2, #1
    8a58:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    8a5a:	231e      	movs	r3, #30
    8a5c:	18fb      	adds	r3, r7, r3
    8a5e:	2210      	movs	r2, #16
    8a60:	701a      	strb	r2, [r3, #0]
			break;
    8a62:	e008      	b.n	8a76 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    8a64:	231f      	movs	r3, #31
    8a66:	18fb      	adds	r3, r7, r3
    8a68:	2201      	movs	r2, #1
    8a6a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    8a6c:	231e      	movs	r3, #30
    8a6e:	18fb      	adds	r3, r7, r3
    8a70:	2208      	movs	r2, #8
    8a72:	701a      	strb	r2, [r3, #0]
			break;
    8a74:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    8a76:	683b      	ldr	r3, [r7, #0]
    8a78:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    8a7a:	683b      	ldr	r3, [r7, #0]
    8a7c:	68db      	ldr	r3, [r3, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    8a7e:	431a      	orrs	r2, r3
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    8a80:	683b      	ldr	r3, [r7, #0]
    8a82:	695b      	ldr	r3, [r3, #20]
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
    8a84:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    8a86:	683a      	ldr	r2, [r7, #0]
    8a88:	8a12      	ldrh	r2, [r2, #16]

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    8a8a:	4313      	orrs	r3, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    8a8c:	683a      	ldr	r2, [r7, #0]
    8a8e:	7e12      	ldrb	r2, [r2, #24]
    8a90:	0212      	lsls	r2, r2, #8
	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    8a92:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    8a94:	683a      	ldr	r2, [r7, #0]
    8a96:	2126      	movs	r1, #38	; 0x26
    8a98:	5c52      	ldrb	r2, [r2, r1]
    8a9a:	0752      	lsls	r2, r2, #29
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    8a9c:	4313      	orrs	r3, r2
    8a9e:	627b      	str	r3, [r7, #36]	; 0x24
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    8aa0:	231d      	movs	r3, #29
    8aa2:	18fb      	adds	r3, r7, r3
    8aa4:	2200      	movs	r2, #0
    8aa6:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    8aa8:	683b      	ldr	r3, [r7, #0]
    8aaa:	685b      	ldr	r3, [r3, #4]
    8aac:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    8aae:	68fb      	ldr	r3, [r7, #12]
    8ab0:	2b00      	cmp	r3, #0
    8ab2:	d01e      	beq.n	8af2 <_usart_set_config+0x14e>
    8ab4:	2280      	movs	r2, #128	; 0x80
    8ab6:	0552      	lsls	r2, r2, #21
    8ab8:	4293      	cmp	r3, r2
    8aba:	d14f      	bne.n	8b5c <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    8abc:	683b      	ldr	r3, [r7, #0]
    8abe:	2227      	movs	r2, #39	; 0x27
    8ac0:	5c9b      	ldrb	r3, [r3, r2]
    8ac2:	2201      	movs	r2, #1
    8ac4:	4053      	eors	r3, r2
    8ac6:	b2db      	uxtb	r3, r3
    8ac8:	2b00      	cmp	r3, #0
    8aca:	d046      	beq.n	8b5a <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    8acc:	683b      	ldr	r3, [r7, #0]
    8ace:	6a1d      	ldr	r5, [r3, #32]
    8ad0:	693b      	ldr	r3, [r7, #16]
    8ad2:	b2db      	uxtb	r3, r3
    8ad4:	0018      	movs	r0, r3
    8ad6:	4b62      	ldr	r3, [pc, #392]	; (8c60 <_usart_set_config+0x2bc>)
    8ad8:	4798      	blx	r3
    8ada:	0001      	movs	r1, r0
    8adc:	231d      	movs	r3, #29
    8ade:	18fc      	adds	r4, r7, r3
    8ae0:	230a      	movs	r3, #10
    8ae2:	18fb      	adds	r3, r7, r3
    8ae4:	001a      	movs	r2, r3
    8ae6:	0028      	movs	r0, r5
    8ae8:	4b5e      	ldr	r3, [pc, #376]	; (8c64 <_usart_set_config+0x2c0>)
    8aea:	4798      	blx	r3
    8aec:	0003      	movs	r3, r0
    8aee:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    8af0:	e033      	b.n	8b5a <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    8af2:	683b      	ldr	r3, [r7, #0]
    8af4:	2227      	movs	r2, #39	; 0x27
    8af6:	5c9b      	ldrb	r3, [r3, r2]
    8af8:	2b00      	cmp	r3, #0
    8afa:	d014      	beq.n	8b26 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    8afc:	683b      	ldr	r3, [r7, #0]
    8afe:	6a18      	ldr	r0, [r3, #32]
    8b00:	683b      	ldr	r3, [r7, #0]
    8b02:	6a99      	ldr	r1, [r3, #40]	; 0x28

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
				status_code =
    8b04:	231d      	movs	r3, #29
    8b06:	18fc      	adds	r4, r7, r3
    8b08:	231f      	movs	r3, #31
    8b0a:	18fb      	adds	r3, r7, r3
    8b0c:	781d      	ldrb	r5, [r3, #0]
    8b0e:	230a      	movs	r3, #10
    8b10:	18fa      	adds	r2, r7, r3
    8b12:	231e      	movs	r3, #30
    8b14:	18fb      	adds	r3, r7, r3
    8b16:	781b      	ldrb	r3, [r3, #0]
    8b18:	9300      	str	r3, [sp, #0]
    8b1a:	002b      	movs	r3, r5
    8b1c:	4d52      	ldr	r5, [pc, #328]	; (8c68 <_usart_set_config+0x2c4>)
    8b1e:	47a8      	blx	r5
    8b20:	0003      	movs	r3, r0
    8b22:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    8b24:	e01a      	b.n	8b5c <_usart_set_config+0x1b8>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    8b26:	683b      	ldr	r3, [r7, #0]
    8b28:	6a1d      	ldr	r5, [r3, #32]
    8b2a:	693b      	ldr	r3, [r7, #16]
    8b2c:	b2db      	uxtb	r3, r3
    8b2e:	0018      	movs	r0, r3
    8b30:	4b4b      	ldr	r3, [pc, #300]	; (8c60 <_usart_set_config+0x2bc>)
    8b32:	4798      	blx	r3
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    8b34:	231d      	movs	r3, #29
    8b36:	18fc      	adds	r4, r7, r3
    8b38:	231f      	movs	r3, #31
    8b3a:	18fb      	adds	r3, r7, r3
    8b3c:	7819      	ldrb	r1, [r3, #0]
    8b3e:	230a      	movs	r3, #10
    8b40:	18fa      	adds	r2, r7, r3
    8b42:	231e      	movs	r3, #30
    8b44:	18fb      	adds	r3, r7, r3
    8b46:	781b      	ldrb	r3, [r3, #0]
    8b48:	9300      	str	r3, [sp, #0]
    8b4a:	000b      	movs	r3, r1
    8b4c:	0001      	movs	r1, r0
    8b4e:	0028      	movs	r0, r5
    8b50:	4d45      	ldr	r5, [pc, #276]	; (8c68 <_usart_set_config+0x2c4>)
    8b52:	47a8      	blx	r5
    8b54:	0003      	movs	r3, r0
    8b56:	7023      	strb	r3, [r4, #0]
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    8b58:	e000      	b.n	8b5c <_usart_set_config+0x1b8>
			if (!config->use_external_clock) {
				status_code = _sercom_get_sync_baud_val(config->baudrate,
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    8b5a:	46c0      	nop			; (mov r8, r8)

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    8b5c:	231d      	movs	r3, #29
    8b5e:	18fb      	adds	r3, r7, r3
    8b60:	781b      	ldrb	r3, [r3, #0]
    8b62:	2b00      	cmp	r3, #0
    8b64:	d003      	beq.n	8b6e <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    8b66:	231d      	movs	r3, #29
    8b68:	18fb      	adds	r3, r7, r3
    8b6a:	781b      	ldrb	r3, [r3, #0]
    8b6c:	e071      	b.n	8c52 <_usart_set_config+0x2ae>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    8b6e:	683b      	ldr	r3, [r7, #0]
    8b70:	7e5b      	ldrb	r3, [r3, #25]
    8b72:	2b00      	cmp	r3, #0
    8b74:	d003      	beq.n	8b7e <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    8b76:	683b      	ldr	r3, [r7, #0]
    8b78:	7e9a      	ldrb	r2, [r3, #26]
    8b7a:	69bb      	ldr	r3, [r7, #24]
    8b7c:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    8b7e:	687b      	ldr	r3, [r7, #4]
    8b80:	0018      	movs	r0, r3
    8b82:	4b3a      	ldr	r3, [pc, #232]	; (8c6c <_usart_set_config+0x2c8>)
    8b84:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    8b86:	230a      	movs	r3, #10
    8b88:	18fb      	adds	r3, r7, r3
    8b8a:	881a      	ldrh	r2, [r3, #0]
    8b8c:	69bb      	ldr	r3, [r7, #24]
    8b8e:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    8b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    8b92:	68fb      	ldr	r3, [r7, #12]
    8b94:	4313      	orrs	r3, r2
    8b96:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    8b98:	683b      	ldr	r3, [r7, #0]
    8b9a:	2227      	movs	r2, #39	; 0x27
    8b9c:	5c9b      	ldrb	r3, [r3, r2]
    8b9e:	2201      	movs	r2, #1
    8ba0:	4053      	eors	r3, r2
    8ba2:	b2db      	uxtb	r3, r3
    8ba4:	2b00      	cmp	r3, #0
    8ba6:	d003      	beq.n	8bb0 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    8ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8baa:	2204      	movs	r2, #4
    8bac:	4313      	orrs	r3, r2
    8bae:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    8bb0:	683b      	ldr	r3, [r7, #0]
    8bb2:	7e5b      	ldrb	r3, [r3, #25]
    8bb4:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    8bb6:	683b      	ldr	r3, [r7, #0]
    8bb8:	7f1b      	ldrb	r3, [r3, #28]
    8bba:	025b      	lsls	r3, r3, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    8bbc:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    8bbe:	683b      	ldr	r3, [r7, #0]
    8bc0:	7f5b      	ldrb	r3, [r3, #29]
    8bc2:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    8bc4:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    8bc6:	683b      	ldr	r3, [r7, #0]
    8bc8:	2124      	movs	r1, #36	; 0x24
    8bca:	5c5b      	ldrb	r3, [r3, r1]
    8bcc:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    8bce:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    8bd0:	683b      	ldr	r3, [r7, #0]
    8bd2:	2125      	movs	r1, #37	; 0x25
    8bd4:	5c5b      	ldrb	r3, [r3, r1]
    8bd6:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    8bd8:	4313      	orrs	r3, r2
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    8bda:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    8bdc:	683b      	ldr	r3, [r7, #0]
    8bde:	7adb      	ldrb	r3, [r3, #11]
    8be0:	001a      	movs	r2, r3
    8be2:	6a3b      	ldr	r3, [r7, #32]
    8be4:	4313      	orrs	r3, r2
    8be6:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    8be8:	683b      	ldr	r3, [r7, #0]
    8bea:	891b      	ldrh	r3, [r3, #8]
    8bec:	2bff      	cmp	r3, #255	; 0xff
    8bee:	d00b      	beq.n	8c08 <_usart_set_config+0x264>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    8bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8bf2:	2280      	movs	r2, #128	; 0x80
    8bf4:	0452      	lsls	r2, r2, #17
    8bf6:	4313      	orrs	r3, r2
    8bf8:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    8bfa:	683b      	ldr	r3, [r7, #0]
    8bfc:	891b      	ldrh	r3, [r3, #8]
    8bfe:	001a      	movs	r2, r3
    8c00:	6a3b      	ldr	r3, [r7, #32]
    8c02:	4313      	orrs	r3, r2
    8c04:	623b      	str	r3, [r7, #32]
    8c06:	e008      	b.n	8c1a <_usart_set_config+0x276>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    8c08:	683b      	ldr	r3, [r7, #0]
    8c0a:	7edb      	ldrb	r3, [r3, #27]
    8c0c:	2b00      	cmp	r3, #0
    8c0e:	d004      	beq.n	8c1a <_usart_set_config+0x276>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    8c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8c12:	2280      	movs	r2, #128	; 0x80
    8c14:	04d2      	lsls	r2, r2, #19
    8c16:	4313      	orrs	r3, r2
    8c18:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    8c1a:	683b      	ldr	r3, [r7, #0]
    8c1c:	222c      	movs	r2, #44	; 0x2c
    8c1e:	5c9b      	ldrb	r3, [r3, r2]
    8c20:	2b00      	cmp	r3, #0
    8c22:	d103      	bne.n	8c2c <_usart_set_config+0x288>
    8c24:	4b12      	ldr	r3, [pc, #72]	; (8c70 <_usart_set_config+0x2cc>)
    8c26:	4798      	blx	r3
    8c28:	1e03      	subs	r3, r0, #0
    8c2a:	d003      	beq.n	8c34 <_usart_set_config+0x290>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    8c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8c2e:	2280      	movs	r2, #128	; 0x80
    8c30:	4313      	orrs	r3, r2
    8c32:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    8c34:	687b      	ldr	r3, [r7, #4]
    8c36:	0018      	movs	r0, r3
    8c38:	4b0c      	ldr	r3, [pc, #48]	; (8c6c <_usart_set_config+0x2c8>)
    8c3a:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    8c3c:	69bb      	ldr	r3, [r7, #24]
    8c3e:	6a3a      	ldr	r2, [r7, #32]
    8c40:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    8c42:	687b      	ldr	r3, [r7, #4]
    8c44:	0018      	movs	r0, r3
    8c46:	4b09      	ldr	r3, [pc, #36]	; (8c6c <_usart_set_config+0x2c8>)
    8c48:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    8c4a:	69bb      	ldr	r3, [r7, #24]
    8c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    8c4e:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    8c50:	2300      	movs	r3, #0
}
    8c52:	0018      	movs	r0, r3
    8c54:	46bd      	mov	sp, r7
    8c56:	b00a      	add	sp, #40	; 0x28
    8c58:	bdb0      	pop	{r4, r5, r7, pc}
    8c5a:	46c0      	nop			; (mov r8, r8)
    8c5c:	000079c1 	.word	0x000079c1
    8c60:	0000a19d 	.word	0x0000a19d
    8c64:	00007511 	.word	0x00007511
    8c68:	0000758d 	.word	0x0000758d
    8c6c:	00008981 	.word	0x00008981
    8c70:	00008941 	.word	0x00008941

00008c74 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    8c74:	b590      	push	{r4, r7, lr}
    8c76:	b093      	sub	sp, #76	; 0x4c
    8c78:	af00      	add	r7, sp, #0
    8c7a:	60f8      	str	r0, [r7, #12]
    8c7c:	60b9      	str	r1, [r7, #8]
    8c7e:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    8c80:	233b      	movs	r3, #59	; 0x3b
    8c82:	18fb      	adds	r3, r7, r3
    8c84:	2200      	movs	r2, #0
    8c86:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    8c88:	68fb      	ldr	r3, [r7, #12]
    8c8a:	68ba      	ldr	r2, [r7, #8]
    8c8c:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8c8e:	68fb      	ldr	r3, [r7, #12]
    8c90:	681b      	ldr	r3, [r3, #0]
    8c92:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8c94:	68fb      	ldr	r3, [r7, #12]
    8c96:	681b      	ldr	r3, [r3, #0]
    8c98:	0018      	movs	r0, r3
    8c9a:	4b86      	ldr	r3, [pc, #536]	; (8eb4 <usart_init+0x240>)
    8c9c:	4798      	blx	r3
    8c9e:	0003      	movs	r3, r0
    8ca0:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    8ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    8ca4:	3302      	adds	r3, #2
    8ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    8ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    8caa:	3314      	adds	r3, #20
    8cac:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    8cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cb0:	681b      	ldr	r3, [r3, #0]
    8cb2:	2201      	movs	r2, #1
    8cb4:	4013      	ands	r3, r2
    8cb6:	d001      	beq.n	8cbc <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    8cb8:	2305      	movs	r3, #5
    8cba:	e0f6      	b.n	8eaa <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    8cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cbe:	681b      	ldr	r3, [r3, #0]
    8cc0:	2202      	movs	r2, #2
    8cc2:	4013      	ands	r3, r2
    8cc4:	d001      	beq.n	8cca <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    8cc6:	231c      	movs	r3, #28
    8cc8:	e0ef      	b.n	8eaa <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    8cca:	2201      	movs	r2, #1
    8ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8cce:	409a      	lsls	r2, r3
    8cd0:	0013      	movs	r3, r2
    8cd2:	0019      	movs	r1, r3
    8cd4:	2002      	movs	r0, #2
    8cd6:	4b78      	ldr	r3, [pc, #480]	; (8eb8 <usart_init+0x244>)
    8cd8:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    8cda:	2324      	movs	r3, #36	; 0x24
    8cdc:	18fb      	adds	r3, r7, r3
    8cde:	0018      	movs	r0, r3
    8ce0:	4b76      	ldr	r3, [pc, #472]	; (8ebc <usart_init+0x248>)
    8ce2:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    8ce4:	687b      	ldr	r3, [r7, #4]
    8ce6:	222d      	movs	r2, #45	; 0x2d
    8ce8:	5c9a      	ldrb	r2, [r3, r2]
    8cea:	2324      	movs	r3, #36	; 0x24
    8cec:	18fb      	adds	r3, r7, r3
    8cee:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    8cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8cf2:	b2db      	uxtb	r3, r3
    8cf4:	2224      	movs	r2, #36	; 0x24
    8cf6:	18ba      	adds	r2, r7, r2
    8cf8:	0011      	movs	r1, r2
    8cfa:	0018      	movs	r0, r3
    8cfc:	4b70      	ldr	r3, [pc, #448]	; (8ec0 <usart_init+0x24c>)
    8cfe:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    8d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8d02:	b2db      	uxtb	r3, r3
    8d04:	0018      	movs	r0, r3
    8d06:	4b6f      	ldr	r3, [pc, #444]	; (8ec4 <usart_init+0x250>)
    8d08:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    8d0a:	687b      	ldr	r3, [r7, #4]
    8d0c:	222d      	movs	r2, #45	; 0x2d
    8d0e:	5c9b      	ldrb	r3, [r3, r2]
    8d10:	2100      	movs	r1, #0
    8d12:	0018      	movs	r0, r3
    8d14:	4b6c      	ldr	r3, [pc, #432]	; (8ec8 <usart_init+0x254>)
    8d16:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    8d18:	687b      	ldr	r3, [r7, #4]
    8d1a:	7ada      	ldrb	r2, [r3, #11]
    8d1c:	68fb      	ldr	r3, [r7, #12]
    8d1e:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    8d20:	687b      	ldr	r3, [r7, #4]
    8d22:	2224      	movs	r2, #36	; 0x24
    8d24:	5c9a      	ldrb	r2, [r3, r2]
    8d26:	68fb      	ldr	r3, [r7, #12]
    8d28:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    8d2a:	687b      	ldr	r3, [r7, #4]
    8d2c:	2225      	movs	r2, #37	; 0x25
    8d2e:	5c9a      	ldrb	r2, [r3, r2]
    8d30:	68fb      	ldr	r3, [r7, #12]
    8d32:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    8d34:	687b      	ldr	r3, [r7, #4]
    8d36:	7eda      	ldrb	r2, [r3, #27]
    8d38:	68fb      	ldr	r3, [r7, #12]
    8d3a:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    8d3c:	687b      	ldr	r3, [r7, #4]
    8d3e:	7f1a      	ldrb	r2, [r3, #28]
    8d40:	68fb      	ldr	r3, [r7, #12]
    8d42:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    8d44:	233b      	movs	r3, #59	; 0x3b
    8d46:	18fc      	adds	r4, r7, r3
    8d48:	687a      	ldr	r2, [r7, #4]
    8d4a:	68fb      	ldr	r3, [r7, #12]
    8d4c:	0011      	movs	r1, r2
    8d4e:	0018      	movs	r0, r3
    8d50:	4b5e      	ldr	r3, [pc, #376]	; (8ecc <usart_init+0x258>)
    8d52:	4798      	blx	r3
    8d54:	0003      	movs	r3, r0
    8d56:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    8d58:	233b      	movs	r3, #59	; 0x3b
    8d5a:	18fb      	adds	r3, r7, r3
    8d5c:	781b      	ldrb	r3, [r3, #0]
    8d5e:	2b00      	cmp	r3, #0
    8d60:	d003      	beq.n	8d6a <usart_init+0xf6>
		return status_code;
    8d62:	233b      	movs	r3, #59	; 0x3b
    8d64:	18fb      	adds	r3, r7, r3
    8d66:	781b      	ldrb	r3, [r3, #0]
    8d68:	e09f      	b.n	8eaa <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    8d6a:	2320      	movs	r3, #32
    8d6c:	18fb      	adds	r3, r7, r3
    8d6e:	0018      	movs	r0, r3
    8d70:	4b57      	ldr	r3, [pc, #348]	; (8ed0 <usart_init+0x25c>)
    8d72:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8d74:	2320      	movs	r3, #32
    8d76:	18fb      	adds	r3, r7, r3
    8d78:	2200      	movs	r2, #0
    8d7a:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    8d7c:	2320      	movs	r3, #32
    8d7e:	18fb      	adds	r3, r7, r3
    8d80:	2200      	movs	r2, #0
    8d82:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    8d84:	687b      	ldr	r3, [r7, #4]
    8d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    8d88:	2310      	movs	r3, #16
    8d8a:	18fb      	adds	r3, r7, r3
    8d8c:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    8d8e:	687b      	ldr	r3, [r7, #4]
    8d90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    8d92:	2310      	movs	r3, #16
    8d94:	18fb      	adds	r3, r7, r3
    8d96:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    8d98:	687b      	ldr	r3, [r7, #4]
    8d9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    8d9c:	2310      	movs	r3, #16
    8d9e:	18fb      	adds	r3, r7, r3
    8da0:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    8da2:	687b      	ldr	r3, [r7, #4]
    8da4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    8da6:	2310      	movs	r3, #16
    8da8:	18fb      	adds	r3, r7, r3
    8daa:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    8dac:	2347      	movs	r3, #71	; 0x47
    8dae:	18fb      	adds	r3, r7, r3
    8db0:	2200      	movs	r2, #0
    8db2:	701a      	strb	r2, [r3, #0]
    8db4:	e02c      	b.n	8e10 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    8db6:	2347      	movs	r3, #71	; 0x47
    8db8:	18fb      	adds	r3, r7, r3
    8dba:	781a      	ldrb	r2, [r3, #0]
    8dbc:	2310      	movs	r3, #16
    8dbe:	18fb      	adds	r3, r7, r3
    8dc0:	0092      	lsls	r2, r2, #2
    8dc2:	58d3      	ldr	r3, [r2, r3]
    8dc4:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    8dc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    8dc8:	2b00      	cmp	r3, #0
    8dca:	d109      	bne.n	8de0 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    8dcc:	2347      	movs	r3, #71	; 0x47
    8dce:	18fb      	adds	r3, r7, r3
    8dd0:	781a      	ldrb	r2, [r3, #0]
    8dd2:	68bb      	ldr	r3, [r7, #8]
    8dd4:	0011      	movs	r1, r2
    8dd6:	0018      	movs	r0, r3
    8dd8:	4b3e      	ldr	r3, [pc, #248]	; (8ed4 <usart_init+0x260>)
    8dda:	4798      	blx	r3
    8ddc:	0003      	movs	r3, r0
    8dde:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    8de0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    8de2:	3301      	adds	r3, #1
    8de4:	d00d      	beq.n	8e02 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    8de6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    8de8:	b2da      	uxtb	r2, r3
    8dea:	2320      	movs	r3, #32
    8dec:	18fb      	adds	r3, r7, r3
    8dee:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    8df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    8df2:	0c1b      	lsrs	r3, r3, #16
    8df4:	b2db      	uxtb	r3, r3
    8df6:	2220      	movs	r2, #32
    8df8:	18ba      	adds	r2, r7, r2
    8dfa:	0011      	movs	r1, r2
    8dfc:	0018      	movs	r0, r3
    8dfe:	4b36      	ldr	r3, [pc, #216]	; (8ed8 <usart_init+0x264>)
    8e00:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    8e02:	2347      	movs	r3, #71	; 0x47
    8e04:	18fb      	adds	r3, r7, r3
    8e06:	781a      	ldrb	r2, [r3, #0]
    8e08:	2347      	movs	r3, #71	; 0x47
    8e0a:	18fb      	adds	r3, r7, r3
    8e0c:	3201      	adds	r2, #1
    8e0e:	701a      	strb	r2, [r3, #0]
    8e10:	2347      	movs	r3, #71	; 0x47
    8e12:	18fb      	adds	r3, r7, r3
    8e14:	781b      	ldrb	r3, [r3, #0]
    8e16:	2b03      	cmp	r3, #3
    8e18:	d9cd      	bls.n	8db6 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    8e1a:	2300      	movs	r3, #0
    8e1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    8e1e:	e00a      	b.n	8e36 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    8e20:	68fa      	ldr	r2, [r7, #12]
    8e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8e24:	3302      	adds	r3, #2
    8e26:	009b      	lsls	r3, r3, #2
    8e28:	18d3      	adds	r3, r2, r3
    8e2a:	3304      	adds	r3, #4
    8e2c:	2200      	movs	r2, #0
    8e2e:	601a      	str	r2, [r3, #0]
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    8e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8e32:	3301      	adds	r3, #1
    8e34:	63fb      	str	r3, [r7, #60]	; 0x3c
    8e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8e38:	2b05      	cmp	r3, #5
    8e3a:	d9f1      	bls.n	8e20 <usart_init+0x1ac>
		module->callback[i]            = NULL;
	}

	module->tx_buffer_ptr              = NULL;
    8e3c:	68fb      	ldr	r3, [r7, #12]
    8e3e:	2200      	movs	r2, #0
    8e40:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    8e42:	68fb      	ldr	r3, [r7, #12]
    8e44:	2200      	movs	r2, #0
    8e46:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    8e48:	68fb      	ldr	r3, [r7, #12]
    8e4a:	2200      	movs	r2, #0
    8e4c:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    8e4e:	68fb      	ldr	r3, [r7, #12]
    8e50:	2200      	movs	r2, #0
    8e52:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    8e54:	68fb      	ldr	r3, [r7, #12]
    8e56:	2230      	movs	r2, #48	; 0x30
    8e58:	2100      	movs	r1, #0
    8e5a:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    8e5c:	68fb      	ldr	r3, [r7, #12]
    8e5e:	2231      	movs	r2, #49	; 0x31
    8e60:	2100      	movs	r1, #0
    8e62:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    8e64:	68fb      	ldr	r3, [r7, #12]
    8e66:	2232      	movs	r2, #50	; 0x32
    8e68:	2100      	movs	r1, #0
    8e6a:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    8e6c:	68fb      	ldr	r3, [r7, #12]
    8e6e:	2233      	movs	r2, #51	; 0x33
    8e70:	2100      	movs	r1, #0
    8e72:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    8e74:	68fb      	ldr	r3, [r7, #12]
    8e76:	681b      	ldr	r3, [r3, #0]
    8e78:	2227      	movs	r2, #39	; 0x27
    8e7a:	18bc      	adds	r4, r7, r2
    8e7c:	0018      	movs	r0, r3
    8e7e:	4b0d      	ldr	r3, [pc, #52]	; (8eb4 <usart_init+0x240>)
    8e80:	4798      	blx	r3
    8e82:	0003      	movs	r3, r0
    8e84:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    8e86:	4a15      	ldr	r2, [pc, #84]	; (8edc <usart_init+0x268>)
    8e88:	2327      	movs	r3, #39	; 0x27
    8e8a:	18fb      	adds	r3, r7, r3
    8e8c:	781b      	ldrb	r3, [r3, #0]
    8e8e:	0011      	movs	r1, r2
    8e90:	0018      	movs	r0, r3
    8e92:	4b13      	ldr	r3, [pc, #76]	; (8ee0 <usart_init+0x26c>)
    8e94:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    8e96:	2327      	movs	r3, #39	; 0x27
    8e98:	18fb      	adds	r3, r7, r3
    8e9a:	781a      	ldrb	r2, [r3, #0]
    8e9c:	4b11      	ldr	r3, [pc, #68]	; (8ee4 <usart_init+0x270>)
    8e9e:	0092      	lsls	r2, r2, #2
    8ea0:	68f9      	ldr	r1, [r7, #12]
    8ea2:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    8ea4:	233b      	movs	r3, #59	; 0x3b
    8ea6:	18fb      	adds	r3, r7, r3
    8ea8:	781b      	ldrb	r3, [r3, #0]
}
    8eaa:	0018      	movs	r0, r3
    8eac:	46bd      	mov	sp, r7
    8eae:	b013      	add	sp, #76	; 0x4c
    8eb0:	bd90      	pop	{r4, r7, pc}
    8eb2:	46c0      	nop			; (mov r8, r8)
    8eb4:	000079c1 	.word	0x000079c1
    8eb8:	000088bd 	.word	0x000088bd
    8ebc:	000088a5 	.word	0x000088a5
    8ec0:	0000a079 	.word	0x0000a079
    8ec4:	0000a0bd 	.word	0x0000a0bd
    8ec8:	00007779 	.word	0x00007779
    8ecc:	000089a5 	.word	0x000089a5
    8ed0:	00008919 	.word	0x00008919
    8ed4:	00007805 	.word	0x00007805
    8ed8:	0000a365 	.word	0x0000a365
    8edc:	0000907d 	.word	0x0000907d
    8ee0:	00007a25 	.word	0x00007a25
    8ee4:	2000464c 	.word	0x2000464c

00008ee8 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    8ee8:	b580      	push	{r7, lr}
    8eea:	b084      	sub	sp, #16
    8eec:	af00      	add	r7, sp, #0
    8eee:	6078      	str	r0, [r7, #4]
    8ef0:	000a      	movs	r2, r1
    8ef2:	1cbb      	adds	r3, r7, #2
    8ef4:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8ef6:	687b      	ldr	r3, [r7, #4]
    8ef8:	681b      	ldr	r3, [r3, #0]
    8efa:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    8efc:	687b      	ldr	r3, [r7, #4]
    8efe:	79db      	ldrb	r3, [r3, #7]
    8f00:	2201      	movs	r2, #1
    8f02:	4053      	eors	r3, r2
    8f04:	b2db      	uxtb	r3, r3
    8f06:	2b00      	cmp	r3, #0
    8f08:	d001      	beq.n	8f0e <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    8f0a:	231c      	movs	r3, #28
    8f0c:	e017      	b.n	8f3e <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    8f0e:	687b      	ldr	r3, [r7, #4]
    8f10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    8f12:	b29b      	uxth	r3, r3
    8f14:	2b00      	cmp	r3, #0
    8f16:	d001      	beq.n	8f1c <usart_write_wait+0x34>
		return STATUS_BUSY;
    8f18:	2305      	movs	r3, #5
    8f1a:	e010      	b.n	8f3e <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    8f1c:	687b      	ldr	r3, [r7, #4]
    8f1e:	0018      	movs	r0, r3
    8f20:	4b09      	ldr	r3, [pc, #36]	; (8f48 <usart_write_wait+0x60>)
    8f22:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    8f24:	68fb      	ldr	r3, [r7, #12]
    8f26:	1cba      	adds	r2, r7, #2
    8f28:	8812      	ldrh	r2, [r2, #0]
    8f2a:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    8f2c:	46c0      	nop			; (mov r8, r8)
    8f2e:	68fb      	ldr	r3, [r7, #12]
    8f30:	7e1b      	ldrb	r3, [r3, #24]
    8f32:	b2db      	uxtb	r3, r3
    8f34:	001a      	movs	r2, r3
    8f36:	2302      	movs	r3, #2
    8f38:	4013      	ands	r3, r2
    8f3a:	d0f8      	beq.n	8f2e <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    8f3c:	2300      	movs	r3, #0
}
    8f3e:	0018      	movs	r0, r3
    8f40:	46bd      	mov	sp, r7
    8f42:	b004      	add	sp, #16
    8f44:	bd80      	pop	{r7, pc}
    8f46:	46c0      	nop			; (mov r8, r8)
    8f48:	00008981 	.word	0x00008981

00008f4c <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    8f4c:	b580      	push	{r7, lr}
    8f4e:	b084      	sub	sp, #16
    8f50:	af00      	add	r7, sp, #0
    8f52:	6078      	str	r0, [r7, #4]
    8f54:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8f56:	687b      	ldr	r3, [r7, #4]
    8f58:	681b      	ldr	r3, [r3, #0]
    8f5a:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    8f5c:	687b      	ldr	r3, [r7, #4]
    8f5e:	799b      	ldrb	r3, [r3, #6]
    8f60:	2201      	movs	r2, #1
    8f62:	4053      	eors	r3, r2
    8f64:	b2db      	uxtb	r3, r3
    8f66:	2b00      	cmp	r3, #0
    8f68:	d001      	beq.n	8f6e <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    8f6a:	231c      	movs	r3, #28
    8f6c:	e05e      	b.n	902c <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    8f6e:	687b      	ldr	r3, [r7, #4]
    8f70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    8f72:	b29b      	uxth	r3, r3
    8f74:	2b00      	cmp	r3, #0
    8f76:	d001      	beq.n	8f7c <usart_read_wait+0x30>
		return STATUS_BUSY;
    8f78:	2305      	movs	r3, #5
    8f7a:	e057      	b.n	902c <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    8f7c:	68fb      	ldr	r3, [r7, #12]
    8f7e:	7e1b      	ldrb	r3, [r3, #24]
    8f80:	b2db      	uxtb	r3, r3
    8f82:	001a      	movs	r2, r3
    8f84:	2304      	movs	r3, #4
    8f86:	4013      	ands	r3, r2
    8f88:	d101      	bne.n	8f8e <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    8f8a:	2305      	movs	r3, #5
    8f8c:	e04e      	b.n	902c <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    8f8e:	687b      	ldr	r3, [r7, #4]
    8f90:	0018      	movs	r0, r3
    8f92:	4b28      	ldr	r3, [pc, #160]	; (9034 <usart_read_wait+0xe8>)
    8f94:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    8f96:	68fb      	ldr	r3, [r7, #12]
    8f98:	8b5b      	ldrh	r3, [r3, #26]
    8f9a:	b29b      	uxth	r3, r3
    8f9c:	b2da      	uxtb	r2, r3
    8f9e:	230b      	movs	r3, #11
    8fa0:	18fb      	adds	r3, r7, r3
    8fa2:	213f      	movs	r1, #63	; 0x3f
    8fa4:	400a      	ands	r2, r1
    8fa6:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    8fa8:	230b      	movs	r3, #11
    8faa:	18fb      	adds	r3, r7, r3
    8fac:	781b      	ldrb	r3, [r3, #0]
    8fae:	2b00      	cmp	r3, #0
    8fb0:	d036      	beq.n	9020 <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    8fb2:	230b      	movs	r3, #11
    8fb4:	18fb      	adds	r3, r7, r3
    8fb6:	781b      	ldrb	r3, [r3, #0]
    8fb8:	2202      	movs	r2, #2
    8fba:	4013      	ands	r3, r2
    8fbc:	d004      	beq.n	8fc8 <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    8fbe:	68fb      	ldr	r3, [r7, #12]
    8fc0:	2202      	movs	r2, #2
    8fc2:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    8fc4:	231a      	movs	r3, #26
    8fc6:	e031      	b.n	902c <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    8fc8:	230b      	movs	r3, #11
    8fca:	18fb      	adds	r3, r7, r3
    8fcc:	781b      	ldrb	r3, [r3, #0]
    8fce:	2204      	movs	r2, #4
    8fd0:	4013      	ands	r3, r2
    8fd2:	d004      	beq.n	8fde <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    8fd4:	68fb      	ldr	r3, [r7, #12]
    8fd6:	2204      	movs	r2, #4
    8fd8:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    8fda:	231e      	movs	r3, #30
    8fdc:	e026      	b.n	902c <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    8fde:	230b      	movs	r3, #11
    8fe0:	18fb      	adds	r3, r7, r3
    8fe2:	781b      	ldrb	r3, [r3, #0]
    8fe4:	2201      	movs	r2, #1
    8fe6:	4013      	ands	r3, r2
    8fe8:	d004      	beq.n	8ff4 <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    8fea:	68fb      	ldr	r3, [r7, #12]
    8fec:	2201      	movs	r2, #1
    8fee:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    8ff0:	2313      	movs	r3, #19
    8ff2:	e01b      	b.n	902c <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    8ff4:	230b      	movs	r3, #11
    8ff6:	18fb      	adds	r3, r7, r3
    8ff8:	781b      	ldrb	r3, [r3, #0]
    8ffa:	2210      	movs	r2, #16
    8ffc:	4013      	ands	r3, r2
    8ffe:	d004      	beq.n	900a <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    9000:	68fb      	ldr	r3, [r7, #12]
    9002:	2210      	movs	r2, #16
    9004:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    9006:	2342      	movs	r3, #66	; 0x42
    9008:	e010      	b.n	902c <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    900a:	230b      	movs	r3, #11
    900c:	18fb      	adds	r3, r7, r3
    900e:	781b      	ldrb	r3, [r3, #0]
    9010:	2220      	movs	r2, #32
    9012:	4013      	ands	r3, r2
    9014:	d004      	beq.n	9020 <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    9016:	68fb      	ldr	r3, [r7, #12]
    9018:	2220      	movs	r2, #32
    901a:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    901c:	2341      	movs	r3, #65	; 0x41
    901e:	e005      	b.n	902c <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    9020:	68fb      	ldr	r3, [r7, #12]
    9022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    9024:	b29a      	uxth	r2, r3
    9026:	683b      	ldr	r3, [r7, #0]
    9028:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    902a:	2300      	movs	r3, #0
}
    902c:	0018      	movs	r0, r3
    902e:	46bd      	mov	sp, r7
    9030:	b004      	add	sp, #16
    9032:	bd80      	pop	{r7, pc}
    9034:	00008981 	.word	0x00008981

00009038 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    9038:	b580      	push	{r7, lr}
    903a:	b084      	sub	sp, #16
    903c:	af00      	add	r7, sp, #0
    903e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    9040:	687b      	ldr	r3, [r7, #4]
    9042:	681b      	ldr	r3, [r3, #0]
    9044:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    9046:	68fb      	ldr	r3, [r7, #12]
    9048:	69db      	ldr	r3, [r3, #28]
    904a:	1e5a      	subs	r2, r3, #1
    904c:	4193      	sbcs	r3, r2
    904e:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    9050:	0018      	movs	r0, r3
    9052:	46bd      	mov	sp, r7
    9054:	b004      	add	sp, #16
    9056:	bd80      	pop	{r7, pc}

00009058 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    9058:	b580      	push	{r7, lr}
    905a:	b082      	sub	sp, #8
    905c:	af00      	add	r7, sp, #0
    905e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    9060:	46c0      	nop			; (mov r8, r8)
    9062:	687b      	ldr	r3, [r7, #4]
    9064:	0018      	movs	r0, r3
    9066:	4b04      	ldr	r3, [pc, #16]	; (9078 <_usart_wait_for_sync+0x20>)
    9068:	4798      	blx	r3
    906a:	1e03      	subs	r3, r0, #0
    906c:	d1f9      	bne.n	9062 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    906e:	46c0      	nop			; (mov r8, r8)
    9070:	46bd      	mov	sp, r7
    9072:	b002      	add	sp, #8
    9074:	bd80      	pop	{r7, pc}
    9076:	46c0      	nop			; (mov r8, r8)
    9078:	00009039 	.word	0x00009039

0000907c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    907c:	b580      	push	{r7, lr}
    907e:	b088      	sub	sp, #32
    9080:	af00      	add	r7, sp, #0
    9082:	0002      	movs	r2, r0
    9084:	1dfb      	adds	r3, r7, #7
    9086:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    9088:	1dfb      	adds	r3, r7, #7
    908a:	781a      	ldrb	r2, [r3, #0]
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    908c:	4ba3      	ldr	r3, [pc, #652]	; (931c <_usart_interrupt_handler+0x2a0>)
    908e:	0092      	lsls	r2, r2, #2
    9090:	58d3      	ldr	r3, [r2, r3]
    9092:	61bb      	str	r3, [r7, #24]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    9094:	69bb      	ldr	r3, [r7, #24]
    9096:	681b      	ldr	r3, [r3, #0]
	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
    9098:	617b      	str	r3, [r7, #20]
		= &(module->hw->USART);

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    909a:	69bb      	ldr	r3, [r7, #24]
    909c:	0018      	movs	r0, r3
    909e:	4ba0      	ldr	r3, [pc, #640]	; (9320 <_usart_interrupt_handler+0x2a4>)
    90a0:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    90a2:	697b      	ldr	r3, [r7, #20]
    90a4:	7e1b      	ldrb	r3, [r3, #24]
    90a6:	b2da      	uxtb	r2, r3
    90a8:	2312      	movs	r3, #18
    90aa:	18fb      	adds	r3, r7, r3
    90ac:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    90ae:	697b      	ldr	r3, [r7, #20]
    90b0:	7d9b      	ldrb	r3, [r3, #22]
    90b2:	b2db      	uxtb	r3, r3
    90b4:	b29a      	uxth	r2, r3
    90b6:	2312      	movs	r3, #18
    90b8:	18fb      	adds	r3, r7, r3
    90ba:	2112      	movs	r1, #18
    90bc:	1879      	adds	r1, r7, r1
    90be:	8809      	ldrh	r1, [r1, #0]
    90c0:	400a      	ands	r2, r1
    90c2:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    90c4:	69bb      	ldr	r3, [r7, #24]
    90c6:	2230      	movs	r2, #48	; 0x30
    90c8:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    90ca:	69ba      	ldr	r2, [r7, #24]
    90cc:	2131      	movs	r1, #49	; 0x31
    90ce:	5c52      	ldrb	r2, [r2, r1]
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    90d0:	4013      	ands	r3, r2
    90d2:	b2da      	uxtb	r2, r3
    90d4:	2310      	movs	r3, #16
    90d6:	18fb      	adds	r3, r7, r3
    90d8:	801a      	strh	r2, [r3, #0]
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    90da:	2312      	movs	r3, #18
    90dc:	18fb      	adds	r3, r7, r3
    90de:	881b      	ldrh	r3, [r3, #0]
    90e0:	2201      	movs	r2, #1
    90e2:	4013      	ands	r3, r2
    90e4:	d044      	beq.n	9170 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    90e6:	69bb      	ldr	r3, [r7, #24]
    90e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    90ea:	b29b      	uxth	r3, r3
    90ec:	2b00      	cmp	r3, #0
    90ee:	d03c      	beq.n	916a <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    90f0:	69bb      	ldr	r3, [r7, #24]
    90f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    90f4:	781b      	ldrb	r3, [r3, #0]
    90f6:	b2da      	uxtb	r2, r3
    90f8:	231c      	movs	r3, #28
    90fa:	18fb      	adds	r3, r7, r3
    90fc:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    90fe:	69bb      	ldr	r3, [r7, #24]
    9100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9102:	1c5a      	adds	r2, r3, #1
    9104:	69bb      	ldr	r3, [r7, #24]
    9106:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    9108:	69bb      	ldr	r3, [r7, #24]
    910a:	795b      	ldrb	r3, [r3, #5]
    910c:	2b01      	cmp	r3, #1
    910e:	d113      	bne.n	9138 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    9110:	69bb      	ldr	r3, [r7, #24]
    9112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9114:	781b      	ldrb	r3, [r3, #0]
    9116:	b2db      	uxtb	r3, r3
    9118:	021b      	lsls	r3, r3, #8
    911a:	b21a      	sxth	r2, r3
    911c:	231c      	movs	r3, #28
    911e:	18fb      	adds	r3, r7, r3
    9120:	2100      	movs	r1, #0
    9122:	5e5b      	ldrsh	r3, [r3, r1]
    9124:	4313      	orrs	r3, r2
    9126:	b21a      	sxth	r2, r3
    9128:	231c      	movs	r3, #28
    912a:	18fb      	adds	r3, r7, r3
    912c:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    912e:	69bb      	ldr	r3, [r7, #24]
    9130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9132:	1c5a      	adds	r2, r3, #1
    9134:	69bb      	ldr	r3, [r7, #24]
    9136:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    9138:	231c      	movs	r3, #28
    913a:	18fb      	adds	r3, r7, r3
    913c:	881b      	ldrh	r3, [r3, #0]
    913e:	05db      	lsls	r3, r3, #23
    9140:	0ddb      	lsrs	r3, r3, #23
    9142:	b29a      	uxth	r2, r3
    9144:	697b      	ldr	r3, [r7, #20]
    9146:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    9148:	69bb      	ldr	r3, [r7, #24]
    914a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    914c:	b29b      	uxth	r3, r3
    914e:	3b01      	subs	r3, #1
    9150:	b29b      	uxth	r3, r3
    9152:	69ba      	ldr	r2, [r7, #24]
    9154:	1c19      	adds	r1, r3, #0
    9156:	85d1      	strh	r1, [r2, #46]	; 0x2e
    9158:	2b00      	cmp	r3, #0
    915a:	d109      	bne.n	9170 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    915c:	697b      	ldr	r3, [r7, #20]
    915e:	2201      	movs	r2, #1
    9160:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    9162:	697b      	ldr	r3, [r7, #20]
    9164:	2202      	movs	r2, #2
    9166:	759a      	strb	r2, [r3, #22]
    9168:	e002      	b.n	9170 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    916a:	697b      	ldr	r3, [r7, #20]
    916c:	2201      	movs	r2, #1
    916e:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    9170:	2312      	movs	r3, #18
    9172:	18fb      	adds	r3, r7, r3
    9174:	881b      	ldrh	r3, [r3, #0]
    9176:	2202      	movs	r2, #2
    9178:	4013      	ands	r3, r2
    917a:	d011      	beq.n	91a0 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    917c:	697b      	ldr	r3, [r7, #20]
    917e:	2202      	movs	r2, #2
    9180:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    9182:	69bb      	ldr	r3, [r7, #24]
    9184:	2233      	movs	r2, #51	; 0x33
    9186:	2100      	movs	r1, #0
    9188:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    918a:	2310      	movs	r3, #16
    918c:	18fb      	adds	r3, r7, r3
    918e:	881b      	ldrh	r3, [r3, #0]
    9190:	2201      	movs	r2, #1
    9192:	4013      	ands	r3, r2
    9194:	d004      	beq.n	91a0 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    9196:	69bb      	ldr	r3, [r7, #24]
    9198:	68db      	ldr	r3, [r3, #12]
    919a:	69ba      	ldr	r2, [r7, #24]
    919c:	0010      	movs	r0, r2
    919e:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    91a0:	2312      	movs	r3, #18
    91a2:	18fb      	adds	r3, r7, r3
    91a4:	881b      	ldrh	r3, [r3, #0]
    91a6:	2204      	movs	r2, #4
    91a8:	4013      	ands	r3, r2
    91aa:	d100      	bne.n	91ae <_usart_interrupt_handler+0x132>
    91ac:	e0bd      	b.n	932a <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    91ae:	69bb      	ldr	r3, [r7, #24]
    91b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    91b2:	b29b      	uxth	r3, r3
    91b4:	2b00      	cmp	r3, #0
    91b6:	d100      	bne.n	91ba <_usart_interrupt_handler+0x13e>
    91b8:	e0b4      	b.n	9324 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    91ba:	697b      	ldr	r3, [r7, #20]
    91bc:	8b5b      	ldrh	r3, [r3, #26]
    91be:	b29b      	uxth	r3, r3
    91c0:	b2da      	uxtb	r2, r3
    91c2:	231f      	movs	r3, #31
    91c4:	18fb      	adds	r3, r7, r3
    91c6:	213f      	movs	r1, #63	; 0x3f
    91c8:	400a      	ands	r2, r1
    91ca:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    91cc:	231f      	movs	r3, #31
    91ce:	18fb      	adds	r3, r7, r3
    91d0:	781b      	ldrb	r3, [r3, #0]
    91d2:	2208      	movs	r2, #8
    91d4:	4013      	ands	r3, r2
    91d6:	d007      	beq.n	91e8 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    91d8:	231f      	movs	r3, #31
    91da:	18fb      	adds	r3, r7, r3
    91dc:	221f      	movs	r2, #31
    91de:	18ba      	adds	r2, r7, r2
    91e0:	7812      	ldrb	r2, [r2, #0]
    91e2:	2108      	movs	r1, #8
    91e4:	438a      	bics	r2, r1
    91e6:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    91e8:	231f      	movs	r3, #31
    91ea:	18fb      	adds	r3, r7, r3
    91ec:	781b      	ldrb	r3, [r3, #0]
    91ee:	2b00      	cmp	r3, #0
    91f0:	d050      	beq.n	9294 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    91f2:	231f      	movs	r3, #31
    91f4:	18fb      	adds	r3, r7, r3
    91f6:	781b      	ldrb	r3, [r3, #0]
    91f8:	2202      	movs	r2, #2
    91fa:	4013      	ands	r3, r2
    91fc:	d007      	beq.n	920e <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    91fe:	69bb      	ldr	r3, [r7, #24]
    9200:	2232      	movs	r2, #50	; 0x32
    9202:	211a      	movs	r1, #26
    9204:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    9206:	697b      	ldr	r3, [r7, #20]
    9208:	2202      	movs	r2, #2
    920a:	835a      	strh	r2, [r3, #26]
    920c:	e036      	b.n	927c <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    920e:	231f      	movs	r3, #31
    9210:	18fb      	adds	r3, r7, r3
    9212:	781b      	ldrb	r3, [r3, #0]
    9214:	2204      	movs	r2, #4
    9216:	4013      	ands	r3, r2
    9218:	d007      	beq.n	922a <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    921a:	69bb      	ldr	r3, [r7, #24]
    921c:	2232      	movs	r2, #50	; 0x32
    921e:	211e      	movs	r1, #30
    9220:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    9222:	697b      	ldr	r3, [r7, #20]
    9224:	2204      	movs	r2, #4
    9226:	835a      	strh	r2, [r3, #26]
    9228:	e028      	b.n	927c <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    922a:	231f      	movs	r3, #31
    922c:	18fb      	adds	r3, r7, r3
    922e:	781b      	ldrb	r3, [r3, #0]
    9230:	2201      	movs	r2, #1
    9232:	4013      	ands	r3, r2
    9234:	d007      	beq.n	9246 <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    9236:	69bb      	ldr	r3, [r7, #24]
    9238:	2232      	movs	r2, #50	; 0x32
    923a:	2113      	movs	r1, #19
    923c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    923e:	697b      	ldr	r3, [r7, #20]
    9240:	2201      	movs	r2, #1
    9242:	835a      	strh	r2, [r3, #26]
    9244:	e01a      	b.n	927c <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    9246:	231f      	movs	r3, #31
    9248:	18fb      	adds	r3, r7, r3
    924a:	781b      	ldrb	r3, [r3, #0]
    924c:	2210      	movs	r2, #16
    924e:	4013      	ands	r3, r2
    9250:	d007      	beq.n	9262 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    9252:	69bb      	ldr	r3, [r7, #24]
    9254:	2232      	movs	r2, #50	; 0x32
    9256:	2142      	movs	r1, #66	; 0x42
    9258:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    925a:	697b      	ldr	r3, [r7, #20]
    925c:	2210      	movs	r2, #16
    925e:	835a      	strh	r2, [r3, #26]
    9260:	e00c      	b.n	927c <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    9262:	231f      	movs	r3, #31
    9264:	18fb      	adds	r3, r7, r3
    9266:	781b      	ldrb	r3, [r3, #0]
    9268:	2220      	movs	r2, #32
    926a:	4013      	ands	r3, r2
    926c:	d006      	beq.n	927c <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    926e:	69bb      	ldr	r3, [r7, #24]
    9270:	2232      	movs	r2, #50	; 0x32
    9272:	2141      	movs	r1, #65	; 0x41
    9274:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    9276:	697b      	ldr	r3, [r7, #20]
    9278:	2220      	movs	r2, #32
    927a:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    927c:	2310      	movs	r3, #16
    927e:	18fb      	adds	r3, r7, r3
    9280:	881b      	ldrh	r3, [r3, #0]
    9282:	2204      	movs	r2, #4
    9284:	4013      	ands	r3, r2
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    9286:	d050      	beq.n	932a <_usart_interrupt_handler+0x2ae>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    9288:	69bb      	ldr	r3, [r7, #24]
    928a:	695b      	ldr	r3, [r3, #20]
    928c:	69ba      	ldr	r2, [r7, #24]
    928e:	0010      	movs	r0, r2
    9290:	4798      	blx	r3
    9292:	e04a      	b.n	932a <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    9294:	697b      	ldr	r3, [r7, #20]
    9296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    9298:	b29a      	uxth	r2, r3
    929a:	230e      	movs	r3, #14
    929c:	18fb      	adds	r3, r7, r3
    929e:	05d2      	lsls	r2, r2, #23
    92a0:	0dd2      	lsrs	r2, r2, #23
    92a2:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    92a4:	69bb      	ldr	r3, [r7, #24]
    92a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    92a8:	220e      	movs	r2, #14
    92aa:	18ba      	adds	r2, r7, r2
    92ac:	8812      	ldrh	r2, [r2, #0]
    92ae:	b2d2      	uxtb	r2, r2
    92b0:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    92b2:	69bb      	ldr	r3, [r7, #24]
    92b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    92b6:	1c5a      	adds	r2, r3, #1
    92b8:	69bb      	ldr	r3, [r7, #24]
    92ba:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    92bc:	69bb      	ldr	r3, [r7, #24]
    92be:	795b      	ldrb	r3, [r3, #5]
    92c0:	2b01      	cmp	r3, #1
    92c2:	d10d      	bne.n	92e0 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    92c4:	69bb      	ldr	r3, [r7, #24]
    92c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    92c8:	220e      	movs	r2, #14
    92ca:	18ba      	adds	r2, r7, r2
    92cc:	8812      	ldrh	r2, [r2, #0]
    92ce:	0a12      	lsrs	r2, r2, #8
    92d0:	b292      	uxth	r2, r2
    92d2:	b2d2      	uxtb	r2, r2
    92d4:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    92d6:	69bb      	ldr	r3, [r7, #24]
    92d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    92da:	1c5a      	adds	r2, r3, #1
    92dc:	69bb      	ldr	r3, [r7, #24]
    92de:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    92e0:	69bb      	ldr	r3, [r7, #24]
    92e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    92e4:	b29b      	uxth	r3, r3
    92e6:	3b01      	subs	r3, #1
    92e8:	b29b      	uxth	r3, r3
    92ea:	69ba      	ldr	r2, [r7, #24]
    92ec:	1c19      	adds	r1, r3, #0
    92ee:	8591      	strh	r1, [r2, #44]	; 0x2c
    92f0:	2b00      	cmp	r3, #0
    92f2:	d11a      	bne.n	932a <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    92f4:	697b      	ldr	r3, [r7, #20]
    92f6:	2204      	movs	r2, #4
    92f8:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    92fa:	69bb      	ldr	r3, [r7, #24]
    92fc:	2232      	movs	r2, #50	; 0x32
    92fe:	2100      	movs	r1, #0
    9300:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    9302:	2310      	movs	r3, #16
    9304:	18fb      	adds	r3, r7, r3
    9306:	881b      	ldrh	r3, [r3, #0]
    9308:	2202      	movs	r2, #2
    930a:	4013      	ands	r3, r2
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
					module->rx_status = STATUS_OK;

					/* Run callback if registered and enabled */
					if (callback_status
    930c:	d00d      	beq.n	932a <_usart_interrupt_handler+0x2ae>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    930e:	69bb      	ldr	r3, [r7, #24]
    9310:	691b      	ldr	r3, [r3, #16]
    9312:	69ba      	ldr	r2, [r7, #24]
    9314:	0010      	movs	r0, r2
    9316:	4798      	blx	r3
    9318:	e007      	b.n	932a <_usart_interrupt_handler+0x2ae>
    931a:	46c0      	nop			; (mov r8, r8)
    931c:	2000464c 	.word	0x2000464c
    9320:	00009059 	.word	0x00009059
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    9324:	697b      	ldr	r3, [r7, #20]
    9326:	2204      	movs	r2, #4
    9328:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    932a:	2312      	movs	r3, #18
    932c:	18fb      	adds	r3, r7, r3
    932e:	881b      	ldrh	r3, [r3, #0]
    9330:	2210      	movs	r2, #16
    9332:	4013      	ands	r3, r2
    9334:	d010      	beq.n	9358 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    9336:	697b      	ldr	r3, [r7, #20]
    9338:	2210      	movs	r2, #16
    933a:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    933c:	697b      	ldr	r3, [r7, #20]
    933e:	2210      	movs	r2, #16
    9340:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    9342:	2310      	movs	r3, #16
    9344:	18fb      	adds	r3, r7, r3
    9346:	881b      	ldrh	r3, [r3, #0]
    9348:	2210      	movs	r2, #16
    934a:	4013      	ands	r3, r2
    934c:	d004      	beq.n	9358 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    934e:	69bb      	ldr	r3, [r7, #24]
    9350:	69db      	ldr	r3, [r3, #28]
    9352:	69ba      	ldr	r2, [r7, #24]
    9354:	0010      	movs	r0, r2
    9356:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    9358:	2312      	movs	r3, #18
    935a:	18fb      	adds	r3, r7, r3
    935c:	881b      	ldrh	r3, [r3, #0]
    935e:	2220      	movs	r2, #32
    9360:	4013      	ands	r3, r2
    9362:	d010      	beq.n	9386 <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    9364:	697b      	ldr	r3, [r7, #20]
    9366:	2220      	movs	r2, #32
    9368:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    936a:	697b      	ldr	r3, [r7, #20]
    936c:	2220      	movs	r2, #32
    936e:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    9370:	2310      	movs	r3, #16
    9372:	18fb      	adds	r3, r7, r3
    9374:	881b      	ldrh	r3, [r3, #0]
    9376:	2208      	movs	r2, #8
    9378:	4013      	ands	r3, r2
    937a:	d004      	beq.n	9386 <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    937c:	69bb      	ldr	r3, [r7, #24]
    937e:	699b      	ldr	r3, [r3, #24]
    9380:	69ba      	ldr	r2, [r7, #24]
    9382:	0010      	movs	r0, r2
    9384:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    9386:	2312      	movs	r3, #18
    9388:	18fb      	adds	r3, r7, r3
    938a:	881b      	ldrh	r3, [r3, #0]
    938c:	2208      	movs	r2, #8
    938e:	4013      	ands	r3, r2
    9390:	d010      	beq.n	93b4 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    9392:	697b      	ldr	r3, [r7, #20]
    9394:	2208      	movs	r2, #8
    9396:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    9398:	697b      	ldr	r3, [r7, #20]
    939a:	2208      	movs	r2, #8
    939c:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    939e:	2310      	movs	r3, #16
    93a0:	18fb      	adds	r3, r7, r3
    93a2:	881b      	ldrh	r3, [r3, #0]
    93a4:	2220      	movs	r2, #32
    93a6:	4013      	ands	r3, r2
    93a8:	d004      	beq.n	93b4 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    93aa:	69bb      	ldr	r3, [r7, #24]
    93ac:	6a1b      	ldr	r3, [r3, #32]
    93ae:	69ba      	ldr	r2, [r7, #24]
    93b0:	0010      	movs	r0, r2
    93b2:	4798      	blx	r3
		}
	}
#endif
}
    93b4:	46c0      	nop			; (mov r8, r8)
    93b6:	46bd      	mov	sp, r7
    93b8:	b008      	add	sp, #32
    93ba:	bd80      	pop	{r7, pc}

000093bc <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    93bc:	b580      	push	{r7, lr}
    93be:	b082      	sub	sp, #8
    93c0:	af00      	add	r7, sp, #0
    93c2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    93c4:	687b      	ldr	r3, [r7, #4]
    93c6:	2201      	movs	r2, #1
    93c8:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    93ca:	687b      	ldr	r3, [r7, #4]
    93cc:	2200      	movs	r2, #0
    93ce:	705a      	strb	r2, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    93d0:	687b      	ldr	r3, [r7, #4]
    93d2:	2206      	movs	r2, #6
    93d4:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
    93d6:	687b      	ldr	r3, [r7, #4]
    93d8:	2200      	movs	r2, #0
    93da:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    93dc:	687b      	ldr	r3, [r7, #4]
    93de:	2200      	movs	r2, #0
    93e0:	725a      	strb	r2, [r3, #9]
}
    93e2:	46c0      	nop			; (mov r8, r8)
    93e4:	46bd      	mov	sp, r7
    93e6:	b002      	add	sp, #8
    93e8:	bd80      	pop	{r7, pc}
    93ea:	46c0      	nop			; (mov r8, r8)

000093ec <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    93ec:	b580      	push	{r7, lr}
    93ee:	b082      	sub	sp, #8
    93f0:	af00      	add	r7, sp, #0
    93f2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    93f4:	687b      	ldr	r3, [r7, #4]
    93f6:	2200      	movs	r2, #0
    93f8:	701a      	strb	r2, [r3, #0]
}
    93fa:	46c0      	nop			; (mov r8, r8)
    93fc:	46bd      	mov	sp, r7
    93fe:	b002      	add	sp, #8
    9400:	bd80      	pop	{r7, pc}
    9402:	46c0      	nop			; (mov r8, r8)

00009404 <system_clock_source_xosc32k_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
    9404:	b580      	push	{r7, lr}
    9406:	b082      	sub	sp, #8
    9408:	af00      	add	r7, sp, #0
    940a:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    940c:	687b      	ldr	r3, [r7, #4]
    940e:	2200      	movs	r2, #0
    9410:	701a      	strb	r2, [r3, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
    9412:	687b      	ldr	r3, [r7, #4]
    9414:	2204      	movs	r2, #4
    9416:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control   = false;
    9418:	687b      	ldr	r3, [r7, #4]
    941a:	2200      	movs	r2, #0
    941c:	709a      	strb	r2, [r3, #2]
	config->frequency           = 32768UL;
    941e:	687b      	ldr	r3, [r7, #4]
    9420:	2280      	movs	r2, #128	; 0x80
    9422:	0212      	lsls	r2, r2, #8
    9424:	609a      	str	r2, [r3, #8]
	config->enable_1khz_output  = false;
    9426:	687b      	ldr	r3, [r7, #4]
    9428:	2200      	movs	r2, #0
    942a:	70da      	strb	r2, [r3, #3]
	config->enable_32khz_output = true;
    942c:	687b      	ldr	r3, [r7, #4]
    942e:	2201      	movs	r2, #1
    9430:	711a      	strb	r2, [r3, #4]
	config->run_in_standby      = false;
    9432:	687b      	ldr	r3, [r7, #4]
    9434:	2200      	movs	r2, #0
    9436:	731a      	strb	r2, [r3, #12]
	config->on_demand           = true;
    9438:	687b      	ldr	r3, [r7, #4]
    943a:	2201      	movs	r2, #1
    943c:	735a      	strb	r2, [r3, #13]
	config->write_once          = false;
    943e:	687b      	ldr	r3, [r7, #4]
    9440:	2200      	movs	r2, #0
    9442:	739a      	strb	r2, [r3, #14]
}
    9444:	46c0      	nop			; (mov r8, r8)
    9446:	46bd      	mov	sp, r7
    9448:	b002      	add	sp, #8
    944a:	bd80      	pop	{r7, pc}

0000944c <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    944c:	b580      	push	{r7, lr}
    944e:	b082      	sub	sp, #8
    9450:	af00      	add	r7, sp, #0
    9452:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    9454:	687b      	ldr	r3, [r7, #4]
    9456:	2203      	movs	r2, #3
    9458:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    945a:	687b      	ldr	r3, [r7, #4]
    945c:	2200      	movs	r2, #0
    945e:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    9460:	687b      	ldr	r3, [r7, #4]
    9462:	2201      	movs	r2, #1
    9464:	709a      	strb	r2, [r3, #2]
}
    9466:	46c0      	nop			; (mov r8, r8)
    9468:	46bd      	mov	sp, r7
    946a:	b002      	add	sp, #8
    946c:	bd80      	pop	{r7, pc}
    946e:	46c0      	nop			; (mov r8, r8)

00009470 <system_clock_source_dfll_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
    9470:	b580      	push	{r7, lr}
    9472:	b082      	sub	sp, #8
    9474:	af00      	add	r7, sp, #0
    9476:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    9478:	687b      	ldr	r3, [r7, #4]
    947a:	2200      	movs	r2, #0
    947c:	701a      	strb	r2, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    947e:	687b      	ldr	r3, [r7, #4]
    9480:	2200      	movs	r2, #0
    9482:	805a      	strh	r2, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    9484:	687b      	ldr	r3, [r7, #4]
    9486:	2200      	movs	r2, #0
    9488:	809a      	strh	r2, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    948a:	687b      	ldr	r3, [r7, #4]
    948c:	2200      	movs	r2, #0
    948e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    9490:	687b      	ldr	r3, [r7, #4]
    9492:	2200      	movs	r2, #0
    9494:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;
    9496:	687b      	ldr	r3, [r7, #4]
    9498:	2201      	movs	r2, #1
    949a:	705a      	strb	r2, [r3, #1]

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    949c:	687b      	ldr	r3, [r7, #4]
    949e:	2207      	movs	r2, #7
    94a0:	721a      	strb	r2, [r3, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    94a2:	687b      	ldr	r3, [r7, #4]
    94a4:	223f      	movs	r2, #63	; 0x3f
    94a6:	815a      	strh	r2, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
    94a8:	687b      	ldr	r3, [r7, #4]
    94aa:	2201      	movs	r2, #1
    94ac:	731a      	strb	r2, [r3, #12]
	config->fine_max_step   = 1;
    94ae:	687b      	ldr	r3, [r7, #4]
    94b0:	2201      	movs	r2, #1
    94b2:	81da      	strh	r2, [r3, #14]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    94b4:	687b      	ldr	r3, [r7, #4]
    94b6:	2206      	movs	r2, #6
    94b8:	821a      	strh	r2, [r3, #16]
}
    94ba:	46c0      	nop			; (mov r8, r8)
    94bc:	46bd      	mov	sp, r7
    94be:	b002      	add	sp, #8
    94c0:	bd80      	pop	{r7, pc}
    94c2:	46c0      	nop			; (mov r8, r8)

000094c4 <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    94c4:	b580      	push	{r7, lr}
    94c6:	b082      	sub	sp, #8
    94c8:	af00      	add	r7, sp, #0
    94ca:	0002      	movs	r2, r0
    94cc:	1dfb      	adds	r3, r7, #7
    94ce:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    94d0:	4a03      	ldr	r2, [pc, #12]	; (94e0 <system_cpu_clock_set_divider+0x1c>)
    94d2:	1dfb      	adds	r3, r7, #7
    94d4:	781b      	ldrb	r3, [r3, #0]
    94d6:	7213      	strb	r3, [r2, #8]
}
    94d8:	46c0      	nop			; (mov r8, r8)
    94da:	46bd      	mov	sp, r7
    94dc:	b002      	add	sp, #8
    94de:	bd80      	pop	{r7, pc}
    94e0:	40000400 	.word	0x40000400

000094e4 <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    94e4:	b580      	push	{r7, lr}
    94e6:	b082      	sub	sp, #8
    94e8:	af00      	add	r7, sp, #0
    94ea:	0002      	movs	r2, r0
    94ec:	1dfb      	adds	r3, r7, #7
    94ee:	701a      	strb	r2, [r3, #0]
    94f0:	1dbb      	adds	r3, r7, #6
    94f2:	1c0a      	adds	r2, r1, #0
    94f4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    94f6:	1dfb      	adds	r3, r7, #7
    94f8:	781b      	ldrb	r3, [r3, #0]
    94fa:	2b01      	cmp	r3, #1
    94fc:	d008      	beq.n	9510 <system_apb_clock_set_divider+0x2c>
    94fe:	2b02      	cmp	r3, #2
    9500:	d00b      	beq.n	951a <system_apb_clock_set_divider+0x36>
    9502:	2b00      	cmp	r3, #0
    9504:	d10e      	bne.n	9524 <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    9506:	4a0b      	ldr	r2, [pc, #44]	; (9534 <system_apb_clock_set_divider+0x50>)
    9508:	1dbb      	adds	r3, r7, #6
    950a:	781b      	ldrb	r3, [r3, #0]
    950c:	7253      	strb	r3, [r2, #9]
			break;
    950e:	e00b      	b.n	9528 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    9510:	4a08      	ldr	r2, [pc, #32]	; (9534 <system_apb_clock_set_divider+0x50>)
    9512:	1dbb      	adds	r3, r7, #6
    9514:	781b      	ldrb	r3, [r3, #0]
    9516:	7293      	strb	r3, [r2, #10]
			break;
    9518:	e006      	b.n	9528 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    951a:	4a06      	ldr	r2, [pc, #24]	; (9534 <system_apb_clock_set_divider+0x50>)
    951c:	1dbb      	adds	r3, r7, #6
    951e:	781b      	ldrb	r3, [r3, #0]
    9520:	72d3      	strb	r3, [r2, #11]
			break;
    9522:	e001      	b.n	9528 <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    9524:	2317      	movs	r3, #23
    9526:	e000      	b.n	952a <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    9528:	2300      	movs	r3, #0
}
    952a:	0018      	movs	r0, r3
    952c:	46bd      	mov	sp, r7
    952e:	b002      	add	sp, #8
    9530:	bd80      	pop	{r7, pc}
    9532:	46c0      	nop			; (mov r8, r8)
    9534:	40000400 	.word	0x40000400

00009538 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    9538:	b580      	push	{r7, lr}
    953a:	b082      	sub	sp, #8
    953c:	af00      	add	r7, sp, #0
    953e:	0002      	movs	r2, r0
    9540:	1dfb      	adds	r3, r7, #7
    9542:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    9544:	4a08      	ldr	r2, [pc, #32]	; (9568 <system_flash_set_waitstates+0x30>)
    9546:	1dfb      	adds	r3, r7, #7
    9548:	781b      	ldrb	r3, [r3, #0]
    954a:	210f      	movs	r1, #15
    954c:	400b      	ands	r3, r1
    954e:	b2d9      	uxtb	r1, r3
    9550:	6853      	ldr	r3, [r2, #4]
    9552:	200f      	movs	r0, #15
    9554:	4001      	ands	r1, r0
    9556:	0049      	lsls	r1, r1, #1
    9558:	201e      	movs	r0, #30
    955a:	4383      	bics	r3, r0
    955c:	430b      	orrs	r3, r1
    955e:	6053      	str	r3, [r2, #4]
}
    9560:	46c0      	nop			; (mov r8, r8)
    9562:	46bd      	mov	sp, r7
    9564:	b002      	add	sp, #8
    9566:	bd80      	pop	{r7, pc}
    9568:	41004000 	.word	0x41004000

0000956c <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    956c:	b580      	push	{r7, lr}
    956e:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    9570:	46c0      	nop			; (mov r8, r8)
    9572:	4b04      	ldr	r3, [pc, #16]	; (9584 <_system_dfll_wait_for_sync+0x18>)
    9574:	68db      	ldr	r3, [r3, #12]
    9576:	2210      	movs	r2, #16
    9578:	4013      	ands	r3, r2
    957a:	d0fa      	beq.n	9572 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    957c:	46c0      	nop			; (mov r8, r8)
    957e:	46bd      	mov	sp, r7
    9580:	bd80      	pop	{r7, pc}
    9582:	46c0      	nop			; (mov r8, r8)
    9584:	40000800 	.word	0x40000800

00009588 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    9588:	b580      	push	{r7, lr}
    958a:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    958c:	4b0c      	ldr	r3, [pc, #48]	; (95c0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    958e:	2202      	movs	r2, #2
    9590:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    9592:	4b0c      	ldr	r3, [pc, #48]	; (95c4 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    9594:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    9596:	4a0a      	ldr	r2, [pc, #40]	; (95c0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    9598:	4b0b      	ldr	r3, [pc, #44]	; (95c8 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    959a:	689b      	ldr	r3, [r3, #8]
    959c:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    959e:	4a08      	ldr	r2, [pc, #32]	; (95c0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    95a0:	4b09      	ldr	r3, [pc, #36]	; (95c8 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    95a2:	685b      	ldr	r3, [r3, #4]
    95a4:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    95a6:	4b06      	ldr	r3, [pc, #24]	; (95c0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    95a8:	2200      	movs	r2, #0
    95aa:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    95ac:	4b05      	ldr	r3, [pc, #20]	; (95c4 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    95ae:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    95b0:	4a03      	ldr	r2, [pc, #12]	; (95c0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    95b2:	4b05      	ldr	r3, [pc, #20]	; (95c8 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    95b4:	681b      	ldr	r3, [r3, #0]
    95b6:	b29b      	uxth	r3, r3
    95b8:	8493      	strh	r3, [r2, #36]	; 0x24
}
    95ba:	46c0      	nop			; (mov r8, r8)
    95bc:	46bd      	mov	sp, r7
    95be:	bd80      	pop	{r7, pc}
    95c0:	40000800 	.word	0x40000800
    95c4:	0000956d 	.word	0x0000956d
    95c8:	20000124 	.word	0x20000124

000095cc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    95cc:	b580      	push	{r7, lr}
    95ce:	b082      	sub	sp, #8
    95d0:	af00      	add	r7, sp, #0
    95d2:	0002      	movs	r2, r0
    95d4:	1dfb      	adds	r3, r7, #7
    95d6:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    95d8:	1dfb      	adds	r3, r7, #7
    95da:	781b      	ldrb	r3, [r3, #0]
    95dc:	2b08      	cmp	r3, #8
    95de:	d840      	bhi.n	9662 <system_clock_source_get_hz+0x96>
    95e0:	009a      	lsls	r2, r3, #2
    95e2:	4b22      	ldr	r3, [pc, #136]	; (966c <system_clock_source_get_hz+0xa0>)
    95e4:	18d3      	adds	r3, r2, r3
    95e6:	681b      	ldr	r3, [r3, #0]
    95e8:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    95ea:	4b21      	ldr	r3, [pc, #132]	; (9670 <system_clock_source_get_hz+0xa4>)
    95ec:	691b      	ldr	r3, [r3, #16]
    95ee:	e039      	b.n	9664 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    95f0:	4b20      	ldr	r3, [pc, #128]	; (9674 <system_clock_source_get_hz+0xa8>)
    95f2:	6a1b      	ldr	r3, [r3, #32]
    95f4:	059b      	lsls	r3, r3, #22
    95f6:	0f9b      	lsrs	r3, r3, #30
    95f8:	b2db      	uxtb	r3, r3
    95fa:	001a      	movs	r2, r3
    95fc:	4b1e      	ldr	r3, [pc, #120]	; (9678 <system_clock_source_get_hz+0xac>)
    95fe:	40d3      	lsrs	r3, r2
    9600:	e030      	b.n	9664 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    9602:	2380      	movs	r3, #128	; 0x80
    9604:	021b      	lsls	r3, r3, #8
    9606:	e02d      	b.n	9664 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    9608:	2380      	movs	r3, #128	; 0x80
    960a:	021b      	lsls	r3, r3, #8
    960c:	e02a      	b.n	9664 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    960e:	4b18      	ldr	r3, [pc, #96]	; (9670 <system_clock_source_get_hz+0xa4>)
    9610:	695b      	ldr	r3, [r3, #20]
    9612:	e027      	b.n	9664 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    9614:	4b16      	ldr	r3, [pc, #88]	; (9670 <system_clock_source_get_hz+0xa4>)
    9616:	681b      	ldr	r3, [r3, #0]
    9618:	2202      	movs	r2, #2
    961a:	4013      	ands	r3, r2
    961c:	d101      	bne.n	9622 <system_clock_source_get_hz+0x56>
			return 0;
    961e:	2300      	movs	r3, #0
    9620:	e020      	b.n	9664 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    9622:	4b16      	ldr	r3, [pc, #88]	; (967c <system_clock_source_get_hz+0xb0>)
    9624:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    9626:	4b12      	ldr	r3, [pc, #72]	; (9670 <system_clock_source_get_hz+0xa4>)
    9628:	681b      	ldr	r3, [r3, #0]
    962a:	2204      	movs	r2, #4
    962c:	4013      	ands	r3, r2
    962e:	d009      	beq.n	9644 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    9630:	2000      	movs	r0, #0
    9632:	4b13      	ldr	r3, [pc, #76]	; (9680 <system_clock_source_get_hz+0xb4>)
    9634:	4798      	blx	r3
    9636:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    9638:	4b0d      	ldr	r3, [pc, #52]	; (9670 <system_clock_source_get_hz+0xa4>)
    963a:	689b      	ldr	r3, [r3, #8]
    963c:	041b      	lsls	r3, r3, #16
    963e:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    9640:	4353      	muls	r3, r2
    9642:	e00f      	b.n	9664 <system_clock_source_get_hz+0x98>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    9644:	4b0f      	ldr	r3, [pc, #60]	; (9684 <system_clock_source_get_hz+0xb8>)
    9646:	e00d      	b.n	9664 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    9648:	4a0a      	ldr	r2, [pc, #40]	; (9674 <system_clock_source_get_hz+0xa8>)
    964a:	2350      	movs	r3, #80	; 0x50
    964c:	5cd3      	ldrb	r3, [r2, r3]
    964e:	b2db      	uxtb	r3, r3
    9650:	001a      	movs	r2, r3
    9652:	2304      	movs	r3, #4
    9654:	4013      	ands	r3, r2
    9656:	d101      	bne.n	965c <system_clock_source_get_hz+0x90>
			return 0;
    9658:	2300      	movs	r3, #0
    965a:	e003      	b.n	9664 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    965c:	4b04      	ldr	r3, [pc, #16]	; (9670 <system_clock_source_get_hz+0xa4>)
    965e:	68db      	ldr	r3, [r3, #12]
    9660:	e000      	b.n	9664 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    9662:	2300      	movs	r3, #0
	}
}
    9664:	0018      	movs	r0, r3
    9666:	46bd      	mov	sp, r7
    9668:	b002      	add	sp, #8
    966a:	bd80      	pop	{r7, pc}
    966c:	00011ba8 	.word	0x00011ba8
    9670:	20000124 	.word	0x20000124
    9674:	40000800 	.word	0x40000800
    9678:	007a1200 	.word	0x007a1200
    967c:	0000956d 	.word	0x0000956d
    9680:	0000a19d 	.word	0x0000a19d
    9684:	02dc6c00 	.word	0x02dc6c00

00009688 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    9688:	b580      	push	{r7, lr}
    968a:	b084      	sub	sp, #16
    968c:	af00      	add	r7, sp, #0
    968e:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    9690:	4b1a      	ldr	r3, [pc, #104]	; (96fc <system_clock_source_osc8m_set_config+0x74>)
    9692:	6a1b      	ldr	r3, [r3, #32]
    9694:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    9696:	687b      	ldr	r3, [r7, #4]
    9698:	781b      	ldrb	r3, [r3, #0]
    969a:	1c1a      	adds	r2, r3, #0
    969c:	2303      	movs	r3, #3
    969e:	4013      	ands	r3, r2
    96a0:	b2da      	uxtb	r2, r3
    96a2:	230d      	movs	r3, #13
    96a4:	18fb      	adds	r3, r7, r3
    96a6:	2103      	movs	r1, #3
    96a8:	400a      	ands	r2, r1
    96aa:	0010      	movs	r0, r2
    96ac:	781a      	ldrb	r2, [r3, #0]
    96ae:	2103      	movs	r1, #3
    96b0:	438a      	bics	r2, r1
    96b2:	1c11      	adds	r1, r2, #0
    96b4:	1c02      	adds	r2, r0, #0
    96b6:	430a      	orrs	r2, r1
    96b8:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    96ba:	687b      	ldr	r3, [r7, #4]
    96bc:	789a      	ldrb	r2, [r3, #2]
    96be:	230c      	movs	r3, #12
    96c0:	18fb      	adds	r3, r7, r3
    96c2:	01d0      	lsls	r0, r2, #7
    96c4:	781a      	ldrb	r2, [r3, #0]
    96c6:	217f      	movs	r1, #127	; 0x7f
    96c8:	400a      	ands	r2, r1
    96ca:	1c11      	adds	r1, r2, #0
    96cc:	1c02      	adds	r2, r0, #0
    96ce:	430a      	orrs	r2, r1
    96d0:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    96d2:	687b      	ldr	r3, [r7, #4]
    96d4:	785a      	ldrb	r2, [r3, #1]
    96d6:	230c      	movs	r3, #12
    96d8:	18fb      	adds	r3, r7, r3
    96da:	2101      	movs	r1, #1
    96dc:	400a      	ands	r2, r1
    96de:	0190      	lsls	r0, r2, #6
    96e0:	781a      	ldrb	r2, [r3, #0]
    96e2:	2140      	movs	r1, #64	; 0x40
    96e4:	438a      	bics	r2, r1
    96e6:	1c11      	adds	r1, r2, #0
    96e8:	1c02      	adds	r2, r0, #0
    96ea:	430a      	orrs	r2, r1
    96ec:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    96ee:	4b03      	ldr	r3, [pc, #12]	; (96fc <system_clock_source_osc8m_set_config+0x74>)
    96f0:	68fa      	ldr	r2, [r7, #12]
    96f2:	621a      	str	r2, [r3, #32]
}
    96f4:	46c0      	nop			; (mov r8, r8)
    96f6:	46bd      	mov	sp, r7
    96f8:	b004      	add	sp, #16
    96fa:	bd80      	pop	{r7, pc}
    96fc:	40000800 	.word	0x40000800

00009700 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    9700:	b580      	push	{r7, lr}
    9702:	b084      	sub	sp, #16
    9704:	af00      	add	r7, sp, #0
    9706:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    9708:	4a43      	ldr	r2, [pc, #268]	; (9818 <system_clock_source_xosc32k_set_config+0x118>)
    970a:	230c      	movs	r3, #12
    970c:	18fb      	adds	r3, r7, r3
    970e:	8a92      	ldrh	r2, [r2, #20]
    9710:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
    9712:	687b      	ldr	r3, [r7, #4]
    9714:	785b      	ldrb	r3, [r3, #1]
    9716:	1c1a      	adds	r2, r3, #0
    9718:	2307      	movs	r3, #7
    971a:	4013      	ands	r3, r2
    971c:	b2da      	uxtb	r2, r3
    971e:	230c      	movs	r3, #12
    9720:	18fb      	adds	r3, r7, r3
    9722:	2107      	movs	r1, #7
    9724:	400a      	ands	r2, r1
    9726:	0010      	movs	r0, r2
    9728:	785a      	ldrb	r2, [r3, #1]
    972a:	2107      	movs	r1, #7
    972c:	438a      	bics	r2, r1
    972e:	1c11      	adds	r1, r2, #0
    9730:	1c02      	adds	r2, r0, #0
    9732:	430a      	orrs	r2, r1
    9734:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    9736:	687b      	ldr	r3, [r7, #4]
    9738:	781b      	ldrb	r3, [r3, #0]
    973a:	2b00      	cmp	r3, #0
    973c:	d106      	bne.n	974c <system_clock_source_xosc32k_set_config+0x4c>
		temp.bit.XTALEN = 1;
    973e:	230c      	movs	r3, #12
    9740:	18fb      	adds	r3, r7, r3
    9742:	781a      	ldrb	r2, [r3, #0]
    9744:	2104      	movs	r1, #4
    9746:	430a      	orrs	r2, r1
    9748:	701a      	strb	r2, [r3, #0]
    974a:	e005      	b.n	9758 <system_clock_source_xosc32k_set_config+0x58>
	} else {
		temp.bit.XTALEN = 0;
    974c:	230c      	movs	r3, #12
    974e:	18fb      	adds	r3, r7, r3
    9750:	781a      	ldrb	r2, [r3, #0]
    9752:	2104      	movs	r1, #4
    9754:	438a      	bics	r2, r1
    9756:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    9758:	687b      	ldr	r3, [r7, #4]
    975a:	789a      	ldrb	r2, [r3, #2]
    975c:	230c      	movs	r3, #12
    975e:	18fb      	adds	r3, r7, r3
    9760:	2101      	movs	r1, #1
    9762:	400a      	ands	r2, r1
    9764:	0150      	lsls	r0, r2, #5
    9766:	781a      	ldrb	r2, [r3, #0]
    9768:	2120      	movs	r1, #32
    976a:	438a      	bics	r2, r1
    976c:	1c11      	adds	r1, r2, #0
    976e:	1c02      	adds	r2, r0, #0
    9770:	430a      	orrs	r2, r1
    9772:	701a      	strb	r2, [r3, #0]
	temp.bit.EN1K = config->enable_1khz_output;
    9774:	687b      	ldr	r3, [r7, #4]
    9776:	78da      	ldrb	r2, [r3, #3]
    9778:	230c      	movs	r3, #12
    977a:	18fb      	adds	r3, r7, r3
    977c:	2101      	movs	r1, #1
    977e:	400a      	ands	r2, r1
    9780:	0110      	lsls	r0, r2, #4
    9782:	781a      	ldrb	r2, [r3, #0]
    9784:	2110      	movs	r1, #16
    9786:	438a      	bics	r2, r1
    9788:	1c11      	adds	r1, r2, #0
    978a:	1c02      	adds	r2, r0, #0
    978c:	430a      	orrs	r2, r1
    978e:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K = config->enable_32khz_output;
    9790:	687b      	ldr	r3, [r7, #4]
    9792:	791a      	ldrb	r2, [r3, #4]
    9794:	230c      	movs	r3, #12
    9796:	18fb      	adds	r3, r7, r3
    9798:	2101      	movs	r1, #1
    979a:	400a      	ands	r2, r1
    979c:	00d0      	lsls	r0, r2, #3
    979e:	781a      	ldrb	r2, [r3, #0]
    97a0:	2108      	movs	r1, #8
    97a2:	438a      	bics	r2, r1
    97a4:	1c11      	adds	r1, r2, #0
    97a6:	1c02      	adds	r2, r0, #0
    97a8:	430a      	orrs	r2, r1
    97aa:	701a      	strb	r2, [r3, #0]

	temp.bit.ONDEMAND = config->on_demand;
    97ac:	687b      	ldr	r3, [r7, #4]
    97ae:	7b5a      	ldrb	r2, [r3, #13]
    97b0:	230c      	movs	r3, #12
    97b2:	18fb      	adds	r3, r7, r3
    97b4:	01d0      	lsls	r0, r2, #7
    97b6:	781a      	ldrb	r2, [r3, #0]
    97b8:	217f      	movs	r1, #127	; 0x7f
    97ba:	400a      	ands	r2, r1
    97bc:	1c11      	adds	r1, r2, #0
    97be:	1c02      	adds	r2, r0, #0
    97c0:	430a      	orrs	r2, r1
    97c2:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    97c4:	687b      	ldr	r3, [r7, #4]
    97c6:	7b1a      	ldrb	r2, [r3, #12]
    97c8:	230c      	movs	r3, #12
    97ca:	18fb      	adds	r3, r7, r3
    97cc:	2101      	movs	r1, #1
    97ce:	400a      	ands	r2, r1
    97d0:	0190      	lsls	r0, r2, #6
    97d2:	781a      	ldrb	r2, [r3, #0]
    97d4:	2140      	movs	r1, #64	; 0x40
    97d6:	438a      	bics	r2, r1
    97d8:	1c11      	adds	r1, r2, #0
    97da:	1c02      	adds	r2, r0, #0
    97dc:	430a      	orrs	r2, r1
    97de:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    97e0:	687b      	ldr	r3, [r7, #4]
    97e2:	7b9a      	ldrb	r2, [r3, #14]
    97e4:	230c      	movs	r3, #12
    97e6:	18fb      	adds	r3, r7, r3
    97e8:	2101      	movs	r1, #1
    97ea:	400a      	ands	r2, r1
    97ec:	0110      	lsls	r0, r2, #4
    97ee:	785a      	ldrb	r2, [r3, #1]
    97f0:	2110      	movs	r1, #16
    97f2:	438a      	bics	r2, r1
    97f4:	1c11      	adds	r1, r2, #0
    97f6:	1c02      	adds	r2, r0, #0
    97f8:	430a      	orrs	r2, r1
    97fa:	705a      	strb	r2, [r3, #1]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    97fc:	687b      	ldr	r3, [r7, #4]
    97fe:	689a      	ldr	r2, [r3, #8]
    9800:	4b06      	ldr	r3, [pc, #24]	; (981c <system_clock_source_xosc32k_set_config+0x11c>)
    9802:	615a      	str	r2, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    9804:	4a04      	ldr	r2, [pc, #16]	; (9818 <system_clock_source_xosc32k_set_config+0x118>)
    9806:	230c      	movs	r3, #12
    9808:	18fb      	adds	r3, r7, r3
    980a:	881b      	ldrh	r3, [r3, #0]
    980c:	8293      	strh	r3, [r2, #20]
}
    980e:	46c0      	nop			; (mov r8, r8)
    9810:	46bd      	mov	sp, r7
    9812:	b004      	add	sp, #16
    9814:	bd80      	pop	{r7, pc}
    9816:	46c0      	nop			; (mov r8, r8)
    9818:	40000800 	.word	0x40000800
    981c:	20000124 	.word	0x20000124

00009820 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    9820:	b580      	push	{r7, lr}
    9822:	b082      	sub	sp, #8
    9824:	af00      	add	r7, sp, #0
    9826:	6078      	str	r0, [r7, #4]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    9828:	687b      	ldr	r3, [r7, #4]
    982a:	7a1b      	ldrb	r3, [r3, #8]
    982c:	029b      	lsls	r3, r3, #10
    982e:	041b      	lsls	r3, r3, #16
    9830:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    9832:	687b      	ldr	r3, [r7, #4]
    9834:	895b      	ldrh	r3, [r3, #10]
    9836:	059b      	lsls	r3, r3, #22
    9838:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    983a:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    983c:	4b2a      	ldr	r3, [pc, #168]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    983e:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    9840:	687b      	ldr	r3, [r7, #4]
    9842:	799a      	ldrb	r2, [r3, #6]
			(uint32_t)config->stable_tracking |
    9844:	687b      	ldr	r3, [r7, #4]
    9846:	79db      	ldrb	r3, [r3, #7]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    9848:	4313      	orrs	r3, r2
    984a:	b2db      	uxtb	r3, r3
    984c:	001a      	movs	r2, r3
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    984e:	687b      	ldr	r3, [r7, #4]
    9850:	885b      	ldrh	r3, [r3, #2]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    9852:	4313      	orrs	r3, r2
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    9854:	687a      	ldr	r2, [r7, #4]
    9856:	8892      	ldrh	r2, [r2, #4]
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    9858:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    985a:	687b      	ldr	r3, [r7, #4]
    985c:	785b      	ldrb	r3, [r3, #1]
    985e:	01db      	lsls	r3, r3, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    9860:	431a      	orrs	r2, r3
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    9862:	4b21      	ldr	r3, [pc, #132]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    9864:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    9866:	687b      	ldr	r3, [r7, #4]
    9868:	781b      	ldrb	r3, [r3, #0]
    986a:	2b04      	cmp	r3, #4
    986c:	d116      	bne.n	989c <system_clock_source_dfll_set_config+0x7c>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    986e:	687b      	ldr	r3, [r7, #4]
    9870:	7b1b      	ldrb	r3, [r3, #12]
    9872:	069b      	lsls	r3, r3, #26
    9874:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    9876:	687b      	ldr	r3, [r7, #4]
    9878:	89db      	ldrh	r3, [r3, #14]
    987a:	041b      	lsls	r3, r3, #16
    987c:	0019      	movs	r1, r3
    987e:	4b1b      	ldr	r3, [pc, #108]	; (98ec <system_clock_source_dfll_set_config+0xcc>)
    9880:	400b      	ands	r3, r1
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    9882:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    9884:	687a      	ldr	r2, [r7, #4]
    9886:	8a12      	ldrh	r2, [r2, #16]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    9888:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    988a:	4b17      	ldr	r3, [pc, #92]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    988c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    988e:	4b16      	ldr	r3, [pc, #88]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    9890:	681b      	ldr	r3, [r3, #0]
    9892:	687a      	ldr	r2, [r7, #4]
    9894:	7812      	ldrb	r2, [r2, #0]
    9896:	431a      	orrs	r2, r3
    9898:	4b13      	ldr	r3, [pc, #76]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    989a:	601a      	str	r2, [r3, #0]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    989c:	687b      	ldr	r3, [r7, #4]
    989e:	781b      	ldrb	r3, [r3, #0]
    98a0:	2b20      	cmp	r3, #32
    98a2:	d11c      	bne.n	98de <system_clock_source_dfll_set_config+0xbe>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    98a4:	687b      	ldr	r3, [r7, #4]
    98a6:	7b1b      	ldrb	r3, [r3, #12]
    98a8:	069b      	lsls	r3, r3, #26
    98aa:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    98ac:	687b      	ldr	r3, [r7, #4]
    98ae:	89db      	ldrh	r3, [r3, #14]
    98b0:	041b      	lsls	r3, r3, #16
    98b2:	0019      	movs	r1, r3
    98b4:	4b0d      	ldr	r3, [pc, #52]	; (98ec <system_clock_source_dfll_set_config+0xcc>)
    98b6:	400b      	ands	r3, r1
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    98b8:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    98ba:	687a      	ldr	r2, [r7, #4]
    98bc:	8a12      	ldrh	r2, [r2, #16]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    98be:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    98c0:	4b09      	ldr	r3, [pc, #36]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    98c2:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    98c4:	4b08      	ldr	r3, [pc, #32]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    98c6:	681b      	ldr	r3, [r3, #0]
    98c8:	687a      	ldr	r2, [r7, #4]
    98ca:	7812      	ldrb	r2, [r2, #0]
    98cc:	2104      	movs	r1, #4
    98ce:	430a      	orrs	r2, r1
    98d0:	b2d2      	uxtb	r2, r2
    98d2:	4313      	orrs	r3, r2
    98d4:	2280      	movs	r2, #128	; 0x80
    98d6:	00d2      	lsls	r2, r2, #3
    98d8:	431a      	orrs	r2, r3
    98da:	4b03      	ldr	r3, [pc, #12]	; (98e8 <system_clock_source_dfll_set_config+0xc8>)
    98dc:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    98de:	46c0      	nop			; (mov r8, r8)
    98e0:	46bd      	mov	sp, r7
    98e2:	b002      	add	sp, #8
    98e4:	bd80      	pop	{r7, pc}
    98e6:	46c0      	nop			; (mov r8, r8)
    98e8:	20000124 	.word	0x20000124
    98ec:	03ff0000 	.word	0x03ff0000

000098f0 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    98f0:	b580      	push	{r7, lr}
    98f2:	b082      	sub	sp, #8
    98f4:	af00      	add	r7, sp, #0
    98f6:	0002      	movs	r2, r0
    98f8:	1dfb      	adds	r3, r7, #7
    98fa:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    98fc:	1dfb      	adds	r3, r7, #7
    98fe:	781b      	ldrb	r3, [r3, #0]
    9900:	2b08      	cmp	r3, #8
    9902:	d83b      	bhi.n	997c <system_clock_source_enable+0x8c>
    9904:	009a      	lsls	r2, r3, #2
    9906:	4b21      	ldr	r3, [pc, #132]	; (998c <system_clock_source_enable+0x9c>)
    9908:	18d3      	adds	r3, r2, r3
    990a:	681b      	ldr	r3, [r3, #0]
    990c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    990e:	4b20      	ldr	r3, [pc, #128]	; (9990 <system_clock_source_enable+0xa0>)
    9910:	4a1f      	ldr	r2, [pc, #124]	; (9990 <system_clock_source_enable+0xa0>)
    9912:	6a12      	ldr	r2, [r2, #32]
    9914:	2102      	movs	r1, #2
    9916:	430a      	orrs	r2, r1
    9918:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    991a:	2300      	movs	r3, #0
    991c:	e031      	b.n	9982 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    991e:	4b1c      	ldr	r3, [pc, #112]	; (9990 <system_clock_source_enable+0xa0>)
    9920:	4a1b      	ldr	r2, [pc, #108]	; (9990 <system_clock_source_enable+0xa0>)
    9922:	6992      	ldr	r2, [r2, #24]
    9924:	2102      	movs	r1, #2
    9926:	430a      	orrs	r2, r1
    9928:	619a      	str	r2, [r3, #24]
		break;
    992a:	e029      	b.n	9980 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    992c:	4a18      	ldr	r2, [pc, #96]	; (9990 <system_clock_source_enable+0xa0>)
    992e:	4b18      	ldr	r3, [pc, #96]	; (9990 <system_clock_source_enable+0xa0>)
    9930:	8a1b      	ldrh	r3, [r3, #16]
    9932:	b29b      	uxth	r3, r3
    9934:	2102      	movs	r1, #2
    9936:	430b      	orrs	r3, r1
    9938:	b29b      	uxth	r3, r3
    993a:	8213      	strh	r3, [r2, #16]
		break;
    993c:	e020      	b.n	9980 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    993e:	4a14      	ldr	r2, [pc, #80]	; (9990 <system_clock_source_enable+0xa0>)
    9940:	4b13      	ldr	r3, [pc, #76]	; (9990 <system_clock_source_enable+0xa0>)
    9942:	8a9b      	ldrh	r3, [r3, #20]
    9944:	b29b      	uxth	r3, r3
    9946:	2102      	movs	r1, #2
    9948:	430b      	orrs	r3, r1
    994a:	b29b      	uxth	r3, r3
    994c:	8293      	strh	r3, [r2, #20]
		break;
    994e:	e017      	b.n	9980 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    9950:	4b10      	ldr	r3, [pc, #64]	; (9994 <system_clock_source_enable+0xa4>)
    9952:	681b      	ldr	r3, [r3, #0]
    9954:	2202      	movs	r2, #2
    9956:	431a      	orrs	r2, r3
    9958:	4b0e      	ldr	r3, [pc, #56]	; (9994 <system_clock_source_enable+0xa4>)
    995a:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    995c:	4b0e      	ldr	r3, [pc, #56]	; (9998 <system_clock_source_enable+0xa8>)
    995e:	4798      	blx	r3
		break;
    9960:	e00e      	b.n	9980 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    9962:	4a0b      	ldr	r2, [pc, #44]	; (9990 <system_clock_source_enable+0xa0>)
    9964:	490a      	ldr	r1, [pc, #40]	; (9990 <system_clock_source_enable+0xa0>)
    9966:	2344      	movs	r3, #68	; 0x44
    9968:	5ccb      	ldrb	r3, [r1, r3]
    996a:	b2db      	uxtb	r3, r3
    996c:	2102      	movs	r1, #2
    996e:	430b      	orrs	r3, r1
    9970:	b2d9      	uxtb	r1, r3
    9972:	2344      	movs	r3, #68	; 0x44
    9974:	54d1      	strb	r1, [r2, r3]
		break;
    9976:	e003      	b.n	9980 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    9978:	2300      	movs	r3, #0
    997a:	e002      	b.n	9982 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    997c:	2317      	movs	r3, #23
    997e:	e000      	b.n	9982 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    9980:	2300      	movs	r3, #0
}
    9982:	0018      	movs	r0, r3
    9984:	46bd      	mov	sp, r7
    9986:	b002      	add	sp, #8
    9988:	bd80      	pop	{r7, pc}
    998a:	46c0      	nop			; (mov r8, r8)
    998c:	00011bcc 	.word	0x00011bcc
    9990:	40000800 	.word	0x40000800
    9994:	20000124 	.word	0x20000124
    9998:	00009589 	.word	0x00009589

0000999c <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    999c:	b580      	push	{r7, lr}
    999e:	b084      	sub	sp, #16
    99a0:	af00      	add	r7, sp, #0
    99a2:	0002      	movs	r2, r0
    99a4:	1dfb      	adds	r3, r7, #7
    99a6:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
    99a8:	2300      	movs	r3, #0
    99aa:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
    99ac:	1dfb      	adds	r3, r7, #7
    99ae:	781b      	ldrb	r3, [r3, #0]
    99b0:	2b08      	cmp	r3, #8
    99b2:	d821      	bhi.n	99f8 <system_clock_source_is_ready+0x5c>
    99b4:	009a      	lsls	r2, r3, #2
    99b6:	4b18      	ldr	r3, [pc, #96]	; (9a18 <system_clock_source_is_ready+0x7c>)
    99b8:	18d3      	adds	r3, r2, r3
    99ba:	681b      	ldr	r3, [r3, #0]
    99bc:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    99be:	2308      	movs	r3, #8
    99c0:	60fb      	str	r3, [r7, #12]
		break;
    99c2:	e01b      	b.n	99fc <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    99c4:	2304      	movs	r3, #4
    99c6:	60fb      	str	r3, [r7, #12]
		break;
    99c8:	e018      	b.n	99fc <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    99ca:	2301      	movs	r3, #1
    99cc:	60fb      	str	r3, [r7, #12]
		break;
    99ce:	e015      	b.n	99fc <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    99d0:	2302      	movs	r3, #2
    99d2:	60fb      	str	r3, [r7, #12]
		break;
    99d4:	e012      	b.n	99fc <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
    99d6:	23d0      	movs	r3, #208	; 0xd0
    99d8:	60fb      	str	r3, [r7, #12]
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
		}
		break;
    99da:	e00f      	b.n	99fc <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    99dc:	4a0f      	ldr	r2, [pc, #60]	; (9a1c <system_clock_source_is_ready+0x80>)
    99de:	2350      	movs	r3, #80	; 0x50
    99e0:	5cd3      	ldrb	r3, [r2, r3]
    99e2:	b2db      	uxtb	r3, r3
    99e4:	001a      	movs	r2, r3
    99e6:	2303      	movs	r3, #3
    99e8:	4013      	ands	r3, r2
    99ea:	3b03      	subs	r3, #3
    99ec:	425a      	negs	r2, r3
    99ee:	4153      	adcs	r3, r2
    99f0:	b2db      	uxtb	r3, r3
    99f2:	e00c      	b.n	9a0e <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    99f4:	2301      	movs	r3, #1
    99f6:	e00a      	b.n	9a0e <system_clock_source_is_ready+0x72>

	default:
		return false;
    99f8:	2300      	movs	r3, #0
    99fa:	e008      	b.n	9a0e <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    99fc:	4b07      	ldr	r3, [pc, #28]	; (9a1c <system_clock_source_is_ready+0x80>)
    99fe:	68db      	ldr	r3, [r3, #12]
    9a00:	68fa      	ldr	r2, [r7, #12]
    9a02:	401a      	ands	r2, r3
    9a04:	68fb      	ldr	r3, [r7, #12]
    9a06:	1ad3      	subs	r3, r2, r3
    9a08:	425a      	negs	r2, r3
    9a0a:	4153      	adcs	r3, r2
    9a0c:	b2db      	uxtb	r3, r3
}
    9a0e:	0018      	movs	r0, r3
    9a10:	46bd      	mov	sp, r7
    9a12:	b004      	add	sp, #16
    9a14:	bd80      	pop	{r7, pc}
    9a16:	46c0      	nop			; (mov r8, r8)
    9a18:	00011bf0 	.word	0x00011bf0
    9a1c:	40000800 	.word	0x40000800

00009a20 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    9a20:	b580      	push	{r7, lr}
    9a22:	b082      	sub	sp, #8
    9a24:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    9a26:	003b      	movs	r3, r7
    9a28:	2202      	movs	r2, #2
    9a2a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    9a2c:	2300      	movs	r3, #0
    9a2e:	607b      	str	r3, [r7, #4]
    9a30:	e009      	b.n	9a46 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    9a32:	687b      	ldr	r3, [r7, #4]
    9a34:	b2db      	uxtb	r3, r3
    9a36:	003a      	movs	r2, r7
    9a38:	0011      	movs	r1, r2
    9a3a:	0018      	movs	r0, r3
    9a3c:	4b05      	ldr	r3, [pc, #20]	; (9a54 <_switch_peripheral_gclk+0x34>)
    9a3e:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    9a40:	687b      	ldr	r3, [r7, #4]
    9a42:	3301      	adds	r3, #1
    9a44:	607b      	str	r3, [r7, #4]
    9a46:	687b      	ldr	r3, [r7, #4]
    9a48:	2b24      	cmp	r3, #36	; 0x24
    9a4a:	d9f2      	bls.n	9a32 <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
    9a4c:	46c0      	nop			; (mov r8, r8)
    9a4e:	46bd      	mov	sp, r7
    9a50:	b002      	add	sp, #8
    9a52:	bd80      	pop	{r7, pc}
    9a54:	0000a079 	.word	0x0000a079

00009a58 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    9a58:	b580      	push	{r7, lr}
    9a5a:	b0aa      	sub	sp, #168	; 0xa8
    9a5c:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    9a5e:	4ba5      	ldr	r3, [pc, #660]	; (9cf4 <system_clock_init+0x29c>)
    9a60:	22c2      	movs	r2, #194	; 0xc2
    9a62:	00d2      	lsls	r2, r2, #3
    9a64:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    9a66:	2002      	movs	r0, #2
    9a68:	4ba3      	ldr	r3, [pc, #652]	; (9cf8 <system_clock_init+0x2a0>)
    9a6a:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    9a6c:	4ba3      	ldr	r3, [pc, #652]	; (9cfc <system_clock_init+0x2a4>)
    9a6e:	4798      	blx	r3


	/* XOSC32K */
#if CONF_CLOCK_XOSC32K_ENABLE == true
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);
    9a70:	2394      	movs	r3, #148	; 0x94
    9a72:	18fb      	adds	r3, r7, r3
    9a74:	0018      	movs	r0, r3
    9a76:	4ba2      	ldr	r3, [pc, #648]	; (9d00 <system_clock_init+0x2a8>)
    9a78:	4798      	blx	r3

	xosc32k_conf.frequency           = 32768UL;
    9a7a:	2394      	movs	r3, #148	; 0x94
    9a7c:	18fb      	adds	r3, r7, r3
    9a7e:	2280      	movs	r2, #128	; 0x80
    9a80:	0212      	lsls	r2, r2, #8
    9a82:	609a      	str	r2, [r3, #8]
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
    9a84:	2394      	movs	r3, #148	; 0x94
    9a86:	18fb      	adds	r3, r7, r3
    9a88:	2200      	movs	r2, #0
    9a8a:	701a      	strb	r2, [r3, #0]
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    9a8c:	2394      	movs	r3, #148	; 0x94
    9a8e:	18fb      	adds	r3, r7, r3
    9a90:	2203      	movs	r2, #3
    9a92:	705a      	strb	r2, [r3, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    9a94:	2394      	movs	r3, #148	; 0x94
    9a96:	18fb      	adds	r3, r7, r3
    9a98:	2200      	movs	r2, #0
    9a9a:	709a      	strb	r2, [r3, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
    9a9c:	2394      	movs	r3, #148	; 0x94
    9a9e:	18fb      	adds	r3, r7, r3
    9aa0:	2200      	movs	r2, #0
    9aa2:	70da      	strb	r2, [r3, #3]
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
    9aa4:	2394      	movs	r3, #148	; 0x94
    9aa6:	18fb      	adds	r3, r7, r3
    9aa8:	2201      	movs	r2, #1
    9aaa:	711a      	strb	r2, [r3, #4]
	xosc32k_conf.on_demand           = false;
    9aac:	2394      	movs	r3, #148	; 0x94
    9aae:	18fb      	adds	r3, r7, r3
    9ab0:	2200      	movs	r2, #0
    9ab2:	735a      	strb	r2, [r3, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
    9ab4:	2394      	movs	r3, #148	; 0x94
    9ab6:	18fb      	adds	r3, r7, r3
    9ab8:	2200      	movs	r2, #0
    9aba:	731a      	strb	r2, [r3, #12]

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    9abc:	2394      	movs	r3, #148	; 0x94
    9abe:	18fb      	adds	r3, r7, r3
    9ac0:	0018      	movs	r0, r3
    9ac2:	4b90      	ldr	r3, [pc, #576]	; (9d04 <system_clock_init+0x2ac>)
    9ac4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    9ac6:	2005      	movs	r0, #5
    9ac8:	4b8f      	ldr	r3, [pc, #572]	; (9d08 <system_clock_init+0x2b0>)
    9aca:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    9acc:	46c0      	nop			; (mov r8, r8)
    9ace:	2005      	movs	r0, #5
    9ad0:	4b8e      	ldr	r3, [pc, #568]	; (9d0c <system_clock_init+0x2b4>)
    9ad2:	4798      	blx	r3
    9ad4:	0003      	movs	r3, r0
    9ad6:	001a      	movs	r2, r3
    9ad8:	2301      	movs	r3, #1
    9ada:	4053      	eors	r3, r2
    9adc:	b2db      	uxtb	r3, r3
    9ade:	2b00      	cmp	r3, #0
    9ae0:	d1f5      	bne.n	9ace <system_clock_init+0x76>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    9ae2:	4a84      	ldr	r2, [pc, #528]	; (9cf4 <system_clock_init+0x29c>)
    9ae4:	8a93      	ldrh	r3, [r2, #20]
    9ae6:	2180      	movs	r1, #128	; 0x80
    9ae8:	430b      	orrs	r3, r1
    9aea:	8293      	strh	r3, [r2, #20]


	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);
    9aec:	2380      	movs	r3, #128	; 0x80
    9aee:	18fb      	adds	r3, r7, r3
    9af0:	0018      	movs	r0, r3
    9af2:	4b87      	ldr	r3, [pc, #540]	; (9d10 <system_clock_init+0x2b8>)
    9af4:	4798      	blx	r3

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    9af6:	2380      	movs	r3, #128	; 0x80
    9af8:	18fb      	adds	r3, r7, r3
    9afa:	2204      	movs	r2, #4
    9afc:	701a      	strb	r2, [r3, #0]
	dfll_conf.on_demand      = false;
    9afe:	2380      	movs	r3, #128	; 0x80
    9b00:	18fb      	adds	r3, r7, r3
    9b02:	2200      	movs	r2, #0
    9b04:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    9b06:	4b83      	ldr	r3, [pc, #524]	; (9d14 <system_clock_init+0x2bc>)
    9b08:	681b      	ldr	r3, [r3, #0]
    9b0a:	0e9b      	lsrs	r3, r3, #26
    9b0c:	22a4      	movs	r2, #164	; 0xa4
    9b0e:	18ba      	adds	r2, r7, r2
    9b10:	6013      	str	r3, [r2, #0]
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    9b12:	23a4      	movs	r3, #164	; 0xa4
    9b14:	18fb      	adds	r3, r7, r3
    9b16:	681b      	ldr	r3, [r3, #0]
    9b18:	2b3f      	cmp	r3, #63	; 0x3f
    9b1a:	d103      	bne.n	9b24 <system_clock_init+0xcc>
		coarse = 0x1f;
    9b1c:	231f      	movs	r3, #31
    9b1e:	22a4      	movs	r2, #164	; 0xa4
    9b20:	18ba      	adds	r2, r7, r2
    9b22:	6013      	str	r3, [r2, #0]
	}
	dfll_conf.coarse_value = coarse;
    9b24:	23a4      	movs	r3, #164	; 0xa4
    9b26:	18fb      	adds	r3, r7, r3
    9b28:	681b      	ldr	r3, [r3, #0]
    9b2a:	b2da      	uxtb	r2, r3
    9b2c:	2380      	movs	r3, #128	; 0x80
    9b2e:	18fb      	adds	r3, r7, r3
    9b30:	721a      	strb	r2, [r3, #8]
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
	}

#  if CONF_CLOCK_DFLL_QUICK_LOCK == true
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    9b32:	2380      	movs	r3, #128	; 0x80
    9b34:	18fb      	adds	r3, r7, r3
    9b36:	2200      	movs	r2, #0
    9b38:	805a      	strh	r2, [r3, #2]
#  else
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE;
#  endif

#  if CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK == true
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    9b3a:	2380      	movs	r3, #128	; 0x80
    9b3c:	18fb      	adds	r3, r7, r3
    9b3e:	2200      	movs	r2, #0
    9b40:	71da      	strb	r2, [r3, #7]
#  else
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK;
#  endif

#  if CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP == true
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    9b42:	2380      	movs	r3, #128	; 0x80
    9b44:	18fb      	adds	r3, r7, r3
    9b46:	2200      	movs	r2, #0
    9b48:	719a      	strb	r2, [r3, #6]
#  else
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE;
#  endif

#  if CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE == true
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    9b4a:	2380      	movs	r3, #128	; 0x80
    9b4c:	18fb      	adds	r3, r7, r3
    9b4e:	2200      	movs	r2, #0
    9b50:	809a      	strh	r2, [r3, #4]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    9b52:	2380      	movs	r3, #128	; 0x80
    9b54:	18fb      	adds	r3, r7, r3
    9b56:	4a70      	ldr	r2, [pc, #448]	; (9d18 <system_clock_init+0x2c0>)
    9b58:	821a      	strh	r2, [r3, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    9b5a:	2380      	movs	r3, #128	; 0x80
    9b5c:	18fb      	adds	r3, r7, r3
    9b5e:	2207      	movs	r2, #7
    9b60:	731a      	strb	r2, [r3, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    9b62:	2380      	movs	r3, #128	; 0x80
    9b64:	18fb      	adds	r3, r7, r3
    9b66:	223f      	movs	r2, #63	; 0x3f
    9b68:	81da      	strh	r2, [r3, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    9b6a:	2380      	movs	r3, #128	; 0x80
    9b6c:	18fb      	adds	r3, r7, r3
    9b6e:	0018      	movs	r0, r3
    9b70:	4b6a      	ldr	r3, [pc, #424]	; (9d1c <system_clock_init+0x2c4>)
    9b72:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    9b74:	237c      	movs	r3, #124	; 0x7c
    9b76:	18fb      	adds	r3, r7, r3
    9b78:	0018      	movs	r0, r3
    9b7a:	4b69      	ldr	r3, [pc, #420]	; (9d20 <system_clock_init+0x2c8>)
    9b7c:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    9b7e:	237c      	movs	r3, #124	; 0x7c
    9b80:	18fb      	adds	r3, r7, r3
    9b82:	2200      	movs	r2, #0
    9b84:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    9b86:	237c      	movs	r3, #124	; 0x7c
    9b88:	18fb      	adds	r3, r7, r3
    9b8a:	2201      	movs	r2, #1
    9b8c:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    9b8e:	237c      	movs	r3, #124	; 0x7c
    9b90:	18fb      	adds	r3, r7, r3
    9b92:	2200      	movs	r2, #0
    9b94:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    9b96:	237c      	movs	r3, #124	; 0x7c
    9b98:	18fb      	adds	r3, r7, r3
    9b9a:	0018      	movs	r0, r3
    9b9c:	4b61      	ldr	r3, [pc, #388]	; (9d24 <system_clock_init+0x2cc>)
    9b9e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    9ba0:	2006      	movs	r0, #6
    9ba2:	4b59      	ldr	r3, [pc, #356]	; (9d08 <system_clock_init+0x2b0>)
    9ba4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    9ba6:	4b60      	ldr	r3, [pc, #384]	; (9d28 <system_clock_init+0x2d0>)
    9ba8:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    9baa:	2364      	movs	r3, #100	; 0x64
    9bac:	18fb      	adds	r3, r7, r3
    9bae:	0018      	movs	r0, r3
    9bb0:	4b5e      	ldr	r3, [pc, #376]	; (9d2c <system_clock_init+0x2d4>)
    9bb2:	4798      	blx	r3
    9bb4:	2364      	movs	r3, #100	; 0x64
    9bb6:	18fb      	adds	r3, r7, r3
    9bb8:	2205      	movs	r2, #5
    9bba:	701a      	strb	r2, [r3, #0]
    9bbc:	2364      	movs	r3, #100	; 0x64
    9bbe:	18fb      	adds	r3, r7, r3
    9bc0:	2201      	movs	r2, #1
    9bc2:	605a      	str	r2, [r3, #4]
    9bc4:	2364      	movs	r3, #100	; 0x64
    9bc6:	18fb      	adds	r3, r7, r3
    9bc8:	2200      	movs	r2, #0
    9bca:	721a      	strb	r2, [r3, #8]
    9bcc:	2364      	movs	r3, #100	; 0x64
    9bce:	18fb      	adds	r3, r7, r3
    9bd0:	2200      	movs	r2, #0
    9bd2:	725a      	strb	r2, [r3, #9]
    9bd4:	2364      	movs	r3, #100	; 0x64
    9bd6:	18fb      	adds	r3, r7, r3
    9bd8:	0019      	movs	r1, r3
    9bda:	2001      	movs	r0, #1
    9bdc:	4b54      	ldr	r3, [pc, #336]	; (9d30 <system_clock_init+0x2d8>)
    9bde:	4798      	blx	r3
    9be0:	2001      	movs	r0, #1
    9be2:	4b54      	ldr	r3, [pc, #336]	; (9d34 <system_clock_init+0x2dc>)
    9be4:	4798      	blx	r3
    9be6:	2340      	movs	r3, #64	; 0x40
    9be8:	18fb      	adds	r3, r7, r3
    9bea:	0018      	movs	r0, r3
    9bec:	4b4f      	ldr	r3, [pc, #316]	; (9d2c <system_clock_init+0x2d4>)
    9bee:	4798      	blx	r3
    9bf0:	2340      	movs	r3, #64	; 0x40
    9bf2:	18fb      	adds	r3, r7, r3
    9bf4:	2206      	movs	r2, #6
    9bf6:	701a      	strb	r2, [r3, #0]
    9bf8:	2340      	movs	r3, #64	; 0x40
    9bfa:	18fb      	adds	r3, r7, r3
    9bfc:	2202      	movs	r2, #2
    9bfe:	605a      	str	r2, [r3, #4]
    9c00:	2340      	movs	r3, #64	; 0x40
    9c02:	18fb      	adds	r3, r7, r3
    9c04:	2200      	movs	r2, #0
    9c06:	721a      	strb	r2, [r3, #8]
    9c08:	2340      	movs	r3, #64	; 0x40
    9c0a:	18fb      	adds	r3, r7, r3
    9c0c:	2201      	movs	r2, #1
    9c0e:	725a      	strb	r2, [r3, #9]
    9c10:	2340      	movs	r3, #64	; 0x40
    9c12:	18fb      	adds	r3, r7, r3
    9c14:	0019      	movs	r1, r3
    9c16:	2004      	movs	r0, #4
    9c18:	4b45      	ldr	r3, [pc, #276]	; (9d30 <system_clock_init+0x2d8>)
    9c1a:	4798      	blx	r3
    9c1c:	2004      	movs	r0, #4
    9c1e:	4b45      	ldr	r3, [pc, #276]	; (9d34 <system_clock_init+0x2dc>)
    9c20:	4798      	blx	r3
    9c22:	2334      	movs	r3, #52	; 0x34
    9c24:	18fb      	adds	r3, r7, r3
    9c26:	0018      	movs	r0, r3
    9c28:	4b40      	ldr	r3, [pc, #256]	; (9d2c <system_clock_init+0x2d4>)
    9c2a:	4798      	blx	r3
    9c2c:	2334      	movs	r3, #52	; 0x34
    9c2e:	18fb      	adds	r3, r7, r3
    9c30:	2206      	movs	r2, #6
    9c32:	701a      	strb	r2, [r3, #0]
    9c34:	2334      	movs	r3, #52	; 0x34
    9c36:	18fb      	adds	r3, r7, r3
    9c38:	2210      	movs	r2, #16
    9c3a:	605a      	str	r2, [r3, #4]
    9c3c:	2334      	movs	r3, #52	; 0x34
    9c3e:	18fb      	adds	r3, r7, r3
    9c40:	2200      	movs	r2, #0
    9c42:	721a      	strb	r2, [r3, #8]
    9c44:	2334      	movs	r3, #52	; 0x34
    9c46:	18fb      	adds	r3, r7, r3
    9c48:	2201      	movs	r2, #1
    9c4a:	725a      	strb	r2, [r3, #9]
    9c4c:	2334      	movs	r3, #52	; 0x34
    9c4e:	18fb      	adds	r3, r7, r3
    9c50:	0019      	movs	r1, r3
    9c52:	2005      	movs	r0, #5
    9c54:	4b36      	ldr	r3, [pc, #216]	; (9d30 <system_clock_init+0x2d8>)
    9c56:	4798      	blx	r3
    9c58:	2005      	movs	r0, #5
    9c5a:	4b36      	ldr	r3, [pc, #216]	; (9d34 <system_clock_init+0x2dc>)
    9c5c:	4798      	blx	r3
#  if CONF_CLOCK_DFLL_ENABLE == true
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
    9c5e:	230c      	movs	r3, #12
    9c60:	18fb      	adds	r3, r7, r3
    9c62:	0018      	movs	r0, r3
    9c64:	4b34      	ldr	r3, [pc, #208]	; (9d38 <system_clock_init+0x2e0>)
    9c66:	4798      	blx	r3
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    9c68:	230c      	movs	r3, #12
    9c6a:	18fb      	adds	r3, r7, r3
    9c6c:	2201      	movs	r2, #1
    9c6e:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    9c70:	230c      	movs	r3, #12
    9c72:	18fb      	adds	r3, r7, r3
    9c74:	0019      	movs	r1, r3
    9c76:	2000      	movs	r0, #0
    9c78:	4b30      	ldr	r3, [pc, #192]	; (9d3c <system_clock_init+0x2e4>)
    9c7a:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    9c7c:	2000      	movs	r0, #0
    9c7e:	4b30      	ldr	r3, [pc, #192]	; (9d40 <system_clock_init+0x2e8>)
    9c80:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    9c82:	2007      	movs	r0, #7
    9c84:	4b20      	ldr	r3, [pc, #128]	; (9d08 <system_clock_init+0x2b0>)
    9c86:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    9c88:	46c0      	nop			; (mov r8, r8)
    9c8a:	2007      	movs	r0, #7
    9c8c:	4b1f      	ldr	r3, [pc, #124]	; (9d0c <system_clock_init+0x2b4>)
    9c8e:	4798      	blx	r3
    9c90:	0003      	movs	r3, r0
    9c92:	001a      	movs	r2, r3
    9c94:	2301      	movs	r3, #1
    9c96:	4053      	eors	r3, r2
    9c98:	b2db      	uxtb	r3, r3
    9c9a:	2b00      	cmp	r3, #0
    9c9c:	d1f5      	bne.n	9c8a <system_clock_init+0x232>

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    9c9e:	2000      	movs	r0, #0
    9ca0:	4b28      	ldr	r3, [pc, #160]	; (9d44 <system_clock_init+0x2ec>)
    9ca2:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    9ca4:	2100      	movs	r1, #0
    9ca6:	2000      	movs	r0, #0
    9ca8:	4b27      	ldr	r3, [pc, #156]	; (9d48 <system_clock_init+0x2f0>)
    9caa:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    9cac:	2100      	movs	r1, #0
    9cae:	2001      	movs	r0, #1
    9cb0:	4b25      	ldr	r3, [pc, #148]	; (9d48 <system_clock_init+0x2f0>)
    9cb2:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    9cb4:	2100      	movs	r1, #0
    9cb6:	2002      	movs	r0, #2
    9cb8:	4b23      	ldr	r3, [pc, #140]	; (9d48 <system_clock_init+0x2f0>)
    9cba:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    9cbc:	003b      	movs	r3, r7
    9cbe:	0018      	movs	r0, r3
    9cc0:	4b1a      	ldr	r3, [pc, #104]	; (9d2c <system_clock_init+0x2d4>)
    9cc2:	4798      	blx	r3
    9cc4:	003b      	movs	r3, r7
    9cc6:	2207      	movs	r2, #7
    9cc8:	701a      	strb	r2, [r3, #0]
    9cca:	003b      	movs	r3, r7
    9ccc:	2201      	movs	r2, #1
    9cce:	605a      	str	r2, [r3, #4]
    9cd0:	003b      	movs	r3, r7
    9cd2:	2200      	movs	r2, #0
    9cd4:	721a      	strb	r2, [r3, #8]
    9cd6:	003b      	movs	r3, r7
    9cd8:	2200      	movs	r2, #0
    9cda:	725a      	strb	r2, [r3, #9]
    9cdc:	003b      	movs	r3, r7
    9cde:	0019      	movs	r1, r3
    9ce0:	2000      	movs	r0, #0
    9ce2:	4b13      	ldr	r3, [pc, #76]	; (9d30 <system_clock_init+0x2d8>)
    9ce4:	4798      	blx	r3
    9ce6:	2000      	movs	r0, #0
    9ce8:	4b12      	ldr	r3, [pc, #72]	; (9d34 <system_clock_init+0x2dc>)
    9cea:	4798      	blx	r3
#endif
}
    9cec:	46c0      	nop			; (mov r8, r8)
    9cee:	46bd      	mov	sp, r7
    9cf0:	b02a      	add	sp, #168	; 0xa8
    9cf2:	bd80      	pop	{r7, pc}
    9cf4:	40000800 	.word	0x40000800
    9cf8:	00009539 	.word	0x00009539
    9cfc:	00009a21 	.word	0x00009a21
    9d00:	00009405 	.word	0x00009405
    9d04:	00009701 	.word	0x00009701
    9d08:	000098f1 	.word	0x000098f1
    9d0c:	0000999d 	.word	0x0000999d
    9d10:	00009471 	.word	0x00009471
    9d14:	00806024 	.word	0x00806024
    9d18:	000005b9 	.word	0x000005b9
    9d1c:	00009821 	.word	0x00009821
    9d20:	0000944d 	.word	0x0000944d
    9d24:	00009689 	.word	0x00009689
    9d28:	00009df1 	.word	0x00009df1
    9d2c:	000093bd 	.word	0x000093bd
    9d30:	00009e21 	.word	0x00009e21
    9d34:	00009f45 	.word	0x00009f45
    9d38:	000093ed 	.word	0x000093ed
    9d3c:	0000a079 	.word	0x0000a079
    9d40:	0000a0bd 	.word	0x0000a0bd
    9d44:	000094c5 	.word	0x000094c5
    9d48:	000094e5 	.word	0x000094e5

00009d4c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    9d4c:	b580      	push	{r7, lr}
    9d4e:	b082      	sub	sp, #8
    9d50:	af00      	add	r7, sp, #0
    9d52:	0002      	movs	r2, r0
    9d54:	6039      	str	r1, [r7, #0]
    9d56:	1dfb      	adds	r3, r7, #7
    9d58:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    9d5a:	1dfb      	adds	r3, r7, #7
    9d5c:	781b      	ldrb	r3, [r3, #0]
    9d5e:	2b01      	cmp	r3, #1
    9d60:	d00a      	beq.n	9d78 <system_apb_clock_set_mask+0x2c>
    9d62:	2b02      	cmp	r3, #2
    9d64:	d00f      	beq.n	9d86 <system_apb_clock_set_mask+0x3a>
    9d66:	2b00      	cmp	r3, #0
    9d68:	d114      	bne.n	9d94 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    9d6a:	4b0e      	ldr	r3, [pc, #56]	; (9da4 <system_apb_clock_set_mask+0x58>)
    9d6c:	4a0d      	ldr	r2, [pc, #52]	; (9da4 <system_apb_clock_set_mask+0x58>)
    9d6e:	6991      	ldr	r1, [r2, #24]
    9d70:	683a      	ldr	r2, [r7, #0]
    9d72:	430a      	orrs	r2, r1
    9d74:	619a      	str	r2, [r3, #24]
			break;
    9d76:	e00f      	b.n	9d98 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    9d78:	4b0a      	ldr	r3, [pc, #40]	; (9da4 <system_apb_clock_set_mask+0x58>)
    9d7a:	4a0a      	ldr	r2, [pc, #40]	; (9da4 <system_apb_clock_set_mask+0x58>)
    9d7c:	69d1      	ldr	r1, [r2, #28]
    9d7e:	683a      	ldr	r2, [r7, #0]
    9d80:	430a      	orrs	r2, r1
    9d82:	61da      	str	r2, [r3, #28]
			break;
    9d84:	e008      	b.n	9d98 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    9d86:	4b07      	ldr	r3, [pc, #28]	; (9da4 <system_apb_clock_set_mask+0x58>)
    9d88:	4a06      	ldr	r2, [pc, #24]	; (9da4 <system_apb_clock_set_mask+0x58>)
    9d8a:	6a11      	ldr	r1, [r2, #32]
    9d8c:	683a      	ldr	r2, [r7, #0]
    9d8e:	430a      	orrs	r2, r1
    9d90:	621a      	str	r2, [r3, #32]
			break;
    9d92:	e001      	b.n	9d98 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    9d94:	2317      	movs	r3, #23
    9d96:	e000      	b.n	9d9a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    9d98:	2300      	movs	r3, #0
}
    9d9a:	0018      	movs	r0, r3
    9d9c:	46bd      	mov	sp, r7
    9d9e:	b002      	add	sp, #8
    9da0:	bd80      	pop	{r7, pc}
    9da2:	46c0      	nop			; (mov r8, r8)
    9da4:	40000400 	.word	0x40000400

00009da8 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    9da8:	b580      	push	{r7, lr}
    9daa:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    9dac:	4b02      	ldr	r3, [pc, #8]	; (9db8 <system_interrupt_enter_critical_section+0x10>)
    9dae:	4798      	blx	r3
}
    9db0:	46c0      	nop			; (mov r8, r8)
    9db2:	46bd      	mov	sp, r7
    9db4:	bd80      	pop	{r7, pc}
    9db6:	46c0      	nop			; (mov r8, r8)
    9db8:	00006915 	.word	0x00006915

00009dbc <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    9dbc:	b580      	push	{r7, lr}
    9dbe:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    9dc0:	4b02      	ldr	r3, [pc, #8]	; (9dcc <system_interrupt_leave_critical_section+0x10>)
    9dc2:	4798      	blx	r3
}
    9dc4:	46c0      	nop			; (mov r8, r8)
    9dc6:	46bd      	mov	sp, r7
    9dc8:	bd80      	pop	{r7, pc}
    9dca:	46c0      	nop			; (mov r8, r8)
    9dcc:	00006969 	.word	0x00006969

00009dd0 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    9dd0:	b580      	push	{r7, lr}
    9dd2:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    9dd4:	4b05      	ldr	r3, [pc, #20]	; (9dec <system_gclk_is_syncing+0x1c>)
    9dd6:	785b      	ldrb	r3, [r3, #1]
    9dd8:	b2db      	uxtb	r3, r3
    9dda:	b25b      	sxtb	r3, r3
    9ddc:	2b00      	cmp	r3, #0
    9dde:	da01      	bge.n	9de4 <system_gclk_is_syncing+0x14>
		return true;
    9de0:	2301      	movs	r3, #1
    9de2:	e000      	b.n	9de6 <system_gclk_is_syncing+0x16>
	}

	return false;
    9de4:	2300      	movs	r3, #0
}
    9de6:	0018      	movs	r0, r3
    9de8:	46bd      	mov	sp, r7
    9dea:	bd80      	pop	{r7, pc}
    9dec:	40000c00 	.word	0x40000c00

00009df0 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    9df0:	b580      	push	{r7, lr}
    9df2:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    9df4:	2108      	movs	r1, #8
    9df6:	2000      	movs	r0, #0
    9df8:	4b07      	ldr	r3, [pc, #28]	; (9e18 <system_gclk_init+0x28>)
    9dfa:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    9dfc:	4b07      	ldr	r3, [pc, #28]	; (9e1c <system_gclk_init+0x2c>)
    9dfe:	2201      	movs	r2, #1
    9e00:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    9e02:	46c0      	nop			; (mov r8, r8)
    9e04:	4b05      	ldr	r3, [pc, #20]	; (9e1c <system_gclk_init+0x2c>)
    9e06:	781b      	ldrb	r3, [r3, #0]
    9e08:	b2db      	uxtb	r3, r3
    9e0a:	001a      	movs	r2, r3
    9e0c:	2301      	movs	r3, #1
    9e0e:	4013      	ands	r3, r2
    9e10:	d1f8      	bne.n	9e04 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    9e12:	46c0      	nop			; (mov r8, r8)
    9e14:	46bd      	mov	sp, r7
    9e16:	bd80      	pop	{r7, pc}
    9e18:	00009d4d 	.word	0x00009d4d
    9e1c:	40000c00 	.word	0x40000c00

00009e20 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    9e20:	b580      	push	{r7, lr}
    9e22:	b086      	sub	sp, #24
    9e24:	af00      	add	r7, sp, #0
    9e26:	0002      	movs	r2, r0
    9e28:	6039      	str	r1, [r7, #0]
    9e2a:	1dfb      	adds	r3, r7, #7
    9e2c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    9e2e:	1dfb      	adds	r3, r7, #7
    9e30:	781b      	ldrb	r3, [r3, #0]
    9e32:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    9e34:	1dfb      	adds	r3, r7, #7
    9e36:	781b      	ldrb	r3, [r3, #0]
    9e38:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    9e3a:	683b      	ldr	r3, [r7, #0]
    9e3c:	781b      	ldrb	r3, [r3, #0]
    9e3e:	021b      	lsls	r3, r3, #8
    9e40:	001a      	movs	r2, r3
    9e42:	697b      	ldr	r3, [r7, #20]
    9e44:	4313      	orrs	r3, r2
    9e46:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    9e48:	683b      	ldr	r3, [r7, #0]
    9e4a:	785b      	ldrb	r3, [r3, #1]
    9e4c:	2b00      	cmp	r3, #0
    9e4e:	d004      	beq.n	9e5a <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    9e50:	697b      	ldr	r3, [r7, #20]
    9e52:	2280      	movs	r2, #128	; 0x80
    9e54:	02d2      	lsls	r2, r2, #11
    9e56:	4313      	orrs	r3, r2
    9e58:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    9e5a:	683b      	ldr	r3, [r7, #0]
    9e5c:	7a5b      	ldrb	r3, [r3, #9]
    9e5e:	2b00      	cmp	r3, #0
    9e60:	d004      	beq.n	9e6c <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    9e62:	697b      	ldr	r3, [r7, #20]
    9e64:	2280      	movs	r2, #128	; 0x80
    9e66:	0312      	lsls	r2, r2, #12
    9e68:	4313      	orrs	r3, r2
    9e6a:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    9e6c:	683b      	ldr	r3, [r7, #0]
    9e6e:	685b      	ldr	r3, [r3, #4]
    9e70:	2b01      	cmp	r3, #1
    9e72:	d92c      	bls.n	9ece <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    9e74:	683b      	ldr	r3, [r7, #0]
    9e76:	685a      	ldr	r2, [r3, #4]
    9e78:	683b      	ldr	r3, [r7, #0]
    9e7a:	685b      	ldr	r3, [r3, #4]
    9e7c:	3b01      	subs	r3, #1
    9e7e:	4013      	ands	r3, r2
    9e80:	d11a      	bne.n	9eb8 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    9e82:	2300      	movs	r3, #0
    9e84:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    9e86:	2302      	movs	r3, #2
    9e88:	60bb      	str	r3, [r7, #8]
    9e8a:	e005      	b.n	9e98 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    9e8c:	68fb      	ldr	r3, [r7, #12]
    9e8e:	3301      	adds	r3, #1
    9e90:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    9e92:	68bb      	ldr	r3, [r7, #8]
    9e94:	005b      	lsls	r3, r3, #1
    9e96:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    9e98:	683b      	ldr	r3, [r7, #0]
    9e9a:	685a      	ldr	r2, [r3, #4]
    9e9c:	68bb      	ldr	r3, [r7, #8]
    9e9e:	429a      	cmp	r2, r3
    9ea0:	d8f4      	bhi.n	9e8c <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    9ea2:	68fb      	ldr	r3, [r7, #12]
    9ea4:	021b      	lsls	r3, r3, #8
    9ea6:	693a      	ldr	r2, [r7, #16]
    9ea8:	4313      	orrs	r3, r2
    9eaa:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    9eac:	697b      	ldr	r3, [r7, #20]
    9eae:	2280      	movs	r2, #128	; 0x80
    9eb0:	0352      	lsls	r2, r2, #13
    9eb2:	4313      	orrs	r3, r2
    9eb4:	617b      	str	r3, [r7, #20]
    9eb6:	e00a      	b.n	9ece <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    9eb8:	683b      	ldr	r3, [r7, #0]
    9eba:	685b      	ldr	r3, [r3, #4]
    9ebc:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    9ebe:	693a      	ldr	r2, [r7, #16]
    9ec0:	4313      	orrs	r3, r2
    9ec2:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    9ec4:	697b      	ldr	r3, [r7, #20]
    9ec6:	2280      	movs	r2, #128	; 0x80
    9ec8:	0292      	lsls	r2, r2, #10
    9eca:	4313      	orrs	r3, r2
    9ecc:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    9ece:	683b      	ldr	r3, [r7, #0]
    9ed0:	7a1b      	ldrb	r3, [r3, #8]
    9ed2:	2b00      	cmp	r3, #0
    9ed4:	d004      	beq.n	9ee0 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    9ed6:	697b      	ldr	r3, [r7, #20]
    9ed8:	2280      	movs	r2, #128	; 0x80
    9eda:	0392      	lsls	r2, r2, #14
    9edc:	4313      	orrs	r3, r2
    9ede:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    9ee0:	46c0      	nop			; (mov r8, r8)
    9ee2:	4b13      	ldr	r3, [pc, #76]	; (9f30 <system_gclk_gen_set_config+0x110>)
    9ee4:	4798      	blx	r3
    9ee6:	1e03      	subs	r3, r0, #0
    9ee8:	d1fb      	bne.n	9ee2 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    9eea:	4b12      	ldr	r3, [pc, #72]	; (9f34 <system_gclk_gen_set_config+0x114>)
    9eec:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    9eee:	4a12      	ldr	r2, [pc, #72]	; (9f38 <system_gclk_gen_set_config+0x118>)
    9ef0:	1dfb      	adds	r3, r7, #7
    9ef2:	781b      	ldrb	r3, [r3, #0]
    9ef4:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    9ef6:	46c0      	nop			; (mov r8, r8)
    9ef8:	4b0d      	ldr	r3, [pc, #52]	; (9f30 <system_gclk_gen_set_config+0x110>)
    9efa:	4798      	blx	r3
    9efc:	1e03      	subs	r3, r0, #0
    9efe:	d1fb      	bne.n	9ef8 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    9f00:	4b0e      	ldr	r3, [pc, #56]	; (9f3c <system_gclk_gen_set_config+0x11c>)
    9f02:	693a      	ldr	r2, [r7, #16]
    9f04:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    9f06:	46c0      	nop			; (mov r8, r8)
    9f08:	4b09      	ldr	r3, [pc, #36]	; (9f30 <system_gclk_gen_set_config+0x110>)
    9f0a:	4798      	blx	r3
    9f0c:	1e03      	subs	r3, r0, #0
    9f0e:	d1fb      	bne.n	9f08 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    9f10:	4b0a      	ldr	r3, [pc, #40]	; (9f3c <system_gclk_gen_set_config+0x11c>)
    9f12:	4a0a      	ldr	r2, [pc, #40]	; (9f3c <system_gclk_gen_set_config+0x11c>)
    9f14:	6851      	ldr	r1, [r2, #4]
    9f16:	2280      	movs	r2, #128	; 0x80
    9f18:	0252      	lsls	r2, r2, #9
    9f1a:	4011      	ands	r1, r2
    9f1c:	697a      	ldr	r2, [r7, #20]
    9f1e:	430a      	orrs	r2, r1
    9f20:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    9f22:	4b07      	ldr	r3, [pc, #28]	; (9f40 <system_gclk_gen_set_config+0x120>)
    9f24:	4798      	blx	r3
}
    9f26:	46c0      	nop			; (mov r8, r8)
    9f28:	46bd      	mov	sp, r7
    9f2a:	b006      	add	sp, #24
    9f2c:	bd80      	pop	{r7, pc}
    9f2e:	46c0      	nop			; (mov r8, r8)
    9f30:	00009dd1 	.word	0x00009dd1
    9f34:	00009da9 	.word	0x00009da9
    9f38:	40000c08 	.word	0x40000c08
    9f3c:	40000c00 	.word	0x40000c00
    9f40:	00009dbd 	.word	0x00009dbd

00009f44 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    9f44:	b580      	push	{r7, lr}
    9f46:	b082      	sub	sp, #8
    9f48:	af00      	add	r7, sp, #0
    9f4a:	0002      	movs	r2, r0
    9f4c:	1dfb      	adds	r3, r7, #7
    9f4e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    9f50:	46c0      	nop			; (mov r8, r8)
    9f52:	4b0e      	ldr	r3, [pc, #56]	; (9f8c <system_gclk_gen_enable+0x48>)
    9f54:	4798      	blx	r3
    9f56:	1e03      	subs	r3, r0, #0
    9f58:	d1fb      	bne.n	9f52 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    9f5a:	4b0d      	ldr	r3, [pc, #52]	; (9f90 <system_gclk_gen_enable+0x4c>)
    9f5c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    9f5e:	4a0d      	ldr	r2, [pc, #52]	; (9f94 <system_gclk_gen_enable+0x50>)
    9f60:	1dfb      	adds	r3, r7, #7
    9f62:	781b      	ldrb	r3, [r3, #0]
    9f64:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    9f66:	46c0      	nop			; (mov r8, r8)
    9f68:	4b08      	ldr	r3, [pc, #32]	; (9f8c <system_gclk_gen_enable+0x48>)
    9f6a:	4798      	blx	r3
    9f6c:	1e03      	subs	r3, r0, #0
    9f6e:	d1fb      	bne.n	9f68 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    9f70:	4b09      	ldr	r3, [pc, #36]	; (9f98 <system_gclk_gen_enable+0x54>)
    9f72:	4a09      	ldr	r2, [pc, #36]	; (9f98 <system_gclk_gen_enable+0x54>)
    9f74:	6852      	ldr	r2, [r2, #4]
    9f76:	2180      	movs	r1, #128	; 0x80
    9f78:	0249      	lsls	r1, r1, #9
    9f7a:	430a      	orrs	r2, r1
    9f7c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    9f7e:	4b07      	ldr	r3, [pc, #28]	; (9f9c <system_gclk_gen_enable+0x58>)
    9f80:	4798      	blx	r3
}
    9f82:	46c0      	nop			; (mov r8, r8)
    9f84:	46bd      	mov	sp, r7
    9f86:	b002      	add	sp, #8
    9f88:	bd80      	pop	{r7, pc}
    9f8a:	46c0      	nop			; (mov r8, r8)
    9f8c:	00009dd1 	.word	0x00009dd1
    9f90:	00009da9 	.word	0x00009da9
    9f94:	40000c04 	.word	0x40000c04
    9f98:	40000c00 	.word	0x40000c00
    9f9c:	00009dbd 	.word	0x00009dbd

00009fa0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    9fa0:	b580      	push	{r7, lr}
    9fa2:	b086      	sub	sp, #24
    9fa4:	af00      	add	r7, sp, #0
    9fa6:	0002      	movs	r2, r0
    9fa8:	1dfb      	adds	r3, r7, #7
    9faa:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    9fac:	46c0      	nop			; (mov r8, r8)
    9fae:	4b2a      	ldr	r3, [pc, #168]	; (a058 <system_gclk_gen_get_hz+0xb8>)
    9fb0:	4798      	blx	r3
    9fb2:	1e03      	subs	r3, r0, #0
    9fb4:	d1fb      	bne.n	9fae <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    9fb6:	4b29      	ldr	r3, [pc, #164]	; (a05c <system_gclk_gen_get_hz+0xbc>)
    9fb8:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    9fba:	4a29      	ldr	r2, [pc, #164]	; (a060 <system_gclk_gen_get_hz+0xc0>)
    9fbc:	1dfb      	adds	r3, r7, #7
    9fbe:	781b      	ldrb	r3, [r3, #0]
    9fc0:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    9fc2:	46c0      	nop			; (mov r8, r8)
    9fc4:	4b24      	ldr	r3, [pc, #144]	; (a058 <system_gclk_gen_get_hz+0xb8>)
    9fc6:	4798      	blx	r3
    9fc8:	1e03      	subs	r3, r0, #0
    9fca:	d1fb      	bne.n	9fc4 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    9fcc:	4b25      	ldr	r3, [pc, #148]	; (a064 <system_gclk_gen_get_hz+0xc4>)
    9fce:	685b      	ldr	r3, [r3, #4]
    9fd0:	04db      	lsls	r3, r3, #19
    9fd2:	0edb      	lsrs	r3, r3, #27
    9fd4:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    9fd6:	0018      	movs	r0, r3
    9fd8:	4b23      	ldr	r3, [pc, #140]	; (a068 <system_gclk_gen_get_hz+0xc8>)
    9fda:	4798      	blx	r3
    9fdc:	0003      	movs	r3, r0
    9fde:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    9fe0:	4a1f      	ldr	r2, [pc, #124]	; (a060 <system_gclk_gen_get_hz+0xc0>)
    9fe2:	1dfb      	adds	r3, r7, #7
    9fe4:	781b      	ldrb	r3, [r3, #0]
    9fe6:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    9fe8:	4b1e      	ldr	r3, [pc, #120]	; (a064 <system_gclk_gen_get_hz+0xc4>)
    9fea:	685b      	ldr	r3, [r3, #4]
    9fec:	02db      	lsls	r3, r3, #11
    9fee:	0fdb      	lsrs	r3, r3, #31
    9ff0:	b2da      	uxtb	r2, r3
    9ff2:	2313      	movs	r3, #19
    9ff4:	18fb      	adds	r3, r7, r3
    9ff6:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    9ff8:	4a1c      	ldr	r2, [pc, #112]	; (a06c <system_gclk_gen_get_hz+0xcc>)
    9ffa:	1dfb      	adds	r3, r7, #7
    9ffc:	781b      	ldrb	r3, [r3, #0]
    9ffe:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    a000:	46c0      	nop			; (mov r8, r8)
    a002:	4b15      	ldr	r3, [pc, #84]	; (a058 <system_gclk_gen_get_hz+0xb8>)
    a004:	4798      	blx	r3
    a006:	1e03      	subs	r3, r0, #0
    a008:	d1fb      	bne.n	a002 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    a00a:	4b16      	ldr	r3, [pc, #88]	; (a064 <system_gclk_gen_get_hz+0xc4>)
    a00c:	689b      	ldr	r3, [r3, #8]
    a00e:	021b      	lsls	r3, r3, #8
    a010:	0c1b      	lsrs	r3, r3, #16
    a012:	b29b      	uxth	r3, r3
    a014:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    a016:	4b16      	ldr	r3, [pc, #88]	; (a070 <system_gclk_gen_get_hz+0xd0>)
    a018:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    a01a:	2313      	movs	r3, #19
    a01c:	18fb      	adds	r3, r7, r3
    a01e:	781b      	ldrb	r3, [r3, #0]
    a020:	2b00      	cmp	r3, #0
    a022:	d109      	bne.n	a038 <system_gclk_gen_get_hz+0x98>
    a024:	68fb      	ldr	r3, [r7, #12]
    a026:	2b01      	cmp	r3, #1
    a028:	d906      	bls.n	a038 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    a02a:	4b12      	ldr	r3, [pc, #72]	; (a074 <system_gclk_gen_get_hz+0xd4>)
    a02c:	68f9      	ldr	r1, [r7, #12]
    a02e:	6978      	ldr	r0, [r7, #20]
    a030:	4798      	blx	r3
    a032:	0003      	movs	r3, r0
    a034:	617b      	str	r3, [r7, #20]
    a036:	e00a      	b.n	a04e <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    a038:	2313      	movs	r3, #19
    a03a:	18fb      	adds	r3, r7, r3
    a03c:	781b      	ldrb	r3, [r3, #0]
    a03e:	2b00      	cmp	r3, #0
    a040:	d005      	beq.n	a04e <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    a042:	68fb      	ldr	r3, [r7, #12]
    a044:	3301      	adds	r3, #1
    a046:	697a      	ldr	r2, [r7, #20]
    a048:	40da      	lsrs	r2, r3
    a04a:	0013      	movs	r3, r2
    a04c:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    a04e:	697b      	ldr	r3, [r7, #20]
}
    a050:	0018      	movs	r0, r3
    a052:	46bd      	mov	sp, r7
    a054:	b006      	add	sp, #24
    a056:	bd80      	pop	{r7, pc}
    a058:	00009dd1 	.word	0x00009dd1
    a05c:	00009da9 	.word	0x00009da9
    a060:	40000c04 	.word	0x40000c04
    a064:	40000c00 	.word	0x40000c00
    a068:	000095cd 	.word	0x000095cd
    a06c:	40000c08 	.word	0x40000c08
    a070:	00009dbd 	.word	0x00009dbd
    a074:	0000e8a9 	.word	0x0000e8a9

0000a078 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    a078:	b580      	push	{r7, lr}
    a07a:	b084      	sub	sp, #16
    a07c:	af00      	add	r7, sp, #0
    a07e:	0002      	movs	r2, r0
    a080:	6039      	str	r1, [r7, #0]
    a082:	1dfb      	adds	r3, r7, #7
    a084:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    a086:	1dfb      	adds	r3, r7, #7
    a088:	781b      	ldrb	r3, [r3, #0]
    a08a:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    a08c:	683b      	ldr	r3, [r7, #0]
    a08e:	781b      	ldrb	r3, [r3, #0]
    a090:	021b      	lsls	r3, r3, #8
    a092:	001a      	movs	r2, r3
    a094:	68fb      	ldr	r3, [r7, #12]
    a096:	4313      	orrs	r3, r2
    a098:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    a09a:	1dfb      	adds	r3, r7, #7
    a09c:	781b      	ldrb	r3, [r3, #0]
    a09e:	0018      	movs	r0, r3
    a0a0:	4b04      	ldr	r3, [pc, #16]	; (a0b4 <system_gclk_chan_set_config+0x3c>)
    a0a2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    a0a4:	4b04      	ldr	r3, [pc, #16]	; (a0b8 <system_gclk_chan_set_config+0x40>)
    a0a6:	68fa      	ldr	r2, [r7, #12]
    a0a8:	b292      	uxth	r2, r2
    a0aa:	805a      	strh	r2, [r3, #2]
}
    a0ac:	46c0      	nop			; (mov r8, r8)
    a0ae:	46bd      	mov	sp, r7
    a0b0:	b004      	add	sp, #16
    a0b2:	bd80      	pop	{r7, pc}
    a0b4:	0000a105 	.word	0x0000a105
    a0b8:	40000c00 	.word	0x40000c00

0000a0bc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    a0bc:	b580      	push	{r7, lr}
    a0be:	b082      	sub	sp, #8
    a0c0:	af00      	add	r7, sp, #0
    a0c2:	0002      	movs	r2, r0
    a0c4:	1dfb      	adds	r3, r7, #7
    a0c6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    a0c8:	4b0a      	ldr	r3, [pc, #40]	; (a0f4 <system_gclk_chan_enable+0x38>)
    a0ca:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    a0cc:	4a0a      	ldr	r2, [pc, #40]	; (a0f8 <system_gclk_chan_enable+0x3c>)
    a0ce:	1dfb      	adds	r3, r7, #7
    a0d0:	781b      	ldrb	r3, [r3, #0]
    a0d2:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    a0d4:	4909      	ldr	r1, [pc, #36]	; (a0fc <system_gclk_chan_enable+0x40>)
    a0d6:	4b09      	ldr	r3, [pc, #36]	; (a0fc <system_gclk_chan_enable+0x40>)
    a0d8:	885b      	ldrh	r3, [r3, #2]
    a0da:	b29b      	uxth	r3, r3
    a0dc:	2280      	movs	r2, #128	; 0x80
    a0de:	01d2      	lsls	r2, r2, #7
    a0e0:	4313      	orrs	r3, r2
    a0e2:	b29b      	uxth	r3, r3
    a0e4:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    a0e6:	4b06      	ldr	r3, [pc, #24]	; (a100 <system_gclk_chan_enable+0x44>)
    a0e8:	4798      	blx	r3
}
    a0ea:	46c0      	nop			; (mov r8, r8)
    a0ec:	46bd      	mov	sp, r7
    a0ee:	b002      	add	sp, #8
    a0f0:	bd80      	pop	{r7, pc}
    a0f2:	46c0      	nop			; (mov r8, r8)
    a0f4:	00009da9 	.word	0x00009da9
    a0f8:	40000c02 	.word	0x40000c02
    a0fc:	40000c00 	.word	0x40000c00
    a100:	00009dbd 	.word	0x00009dbd

0000a104 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    a104:	b580      	push	{r7, lr}
    a106:	b084      	sub	sp, #16
    a108:	af00      	add	r7, sp, #0
    a10a:	0002      	movs	r2, r0
    a10c:	1dfb      	adds	r3, r7, #7
    a10e:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    a110:	4b1c      	ldr	r3, [pc, #112]	; (a184 <system_gclk_chan_disable+0x80>)
    a112:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    a114:	4a1c      	ldr	r2, [pc, #112]	; (a188 <system_gclk_chan_disable+0x84>)
    a116:	1dfb      	adds	r3, r7, #7
    a118:	781b      	ldrb	r3, [r3, #0]
    a11a:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    a11c:	4b1b      	ldr	r3, [pc, #108]	; (a18c <system_gclk_chan_disable+0x88>)
    a11e:	885b      	ldrh	r3, [r3, #2]
    a120:	051b      	lsls	r3, r3, #20
    a122:	0f1b      	lsrs	r3, r3, #28
    a124:	b2db      	uxtb	r3, r3
    a126:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    a128:	4a18      	ldr	r2, [pc, #96]	; (a18c <system_gclk_chan_disable+0x88>)
    a12a:	8853      	ldrh	r3, [r2, #2]
    a12c:	4918      	ldr	r1, [pc, #96]	; (a190 <system_gclk_chan_disable+0x8c>)
    a12e:	400b      	ands	r3, r1
    a130:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    a132:	4a16      	ldr	r2, [pc, #88]	; (a18c <system_gclk_chan_disable+0x88>)
    a134:	4b15      	ldr	r3, [pc, #84]	; (a18c <system_gclk_chan_disable+0x88>)
    a136:	885b      	ldrh	r3, [r3, #2]
    a138:	b29b      	uxth	r3, r3
    a13a:	4916      	ldr	r1, [pc, #88]	; (a194 <system_gclk_chan_disable+0x90>)
    a13c:	400b      	ands	r3, r1
    a13e:	b29b      	uxth	r3, r3
    a140:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    a142:	46c0      	nop			; (mov r8, r8)
    a144:	4b11      	ldr	r3, [pc, #68]	; (a18c <system_gclk_chan_disable+0x88>)
    a146:	885b      	ldrh	r3, [r3, #2]
    a148:	b29b      	uxth	r3, r3
    a14a:	001a      	movs	r2, r3
    a14c:	2380      	movs	r3, #128	; 0x80
    a14e:	01db      	lsls	r3, r3, #7
    a150:	4013      	ands	r3, r2
    a152:	d1f7      	bne.n	a144 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    a154:	4a0d      	ldr	r2, [pc, #52]	; (a18c <system_gclk_chan_disable+0x88>)
    a156:	68fb      	ldr	r3, [r7, #12]
    a158:	b2db      	uxtb	r3, r3
    a15a:	1c19      	adds	r1, r3, #0
    a15c:	230f      	movs	r3, #15
    a15e:	400b      	ands	r3, r1
    a160:	b2d9      	uxtb	r1, r3
    a162:	8853      	ldrh	r3, [r2, #2]
    a164:	1c08      	adds	r0, r1, #0
    a166:	210f      	movs	r1, #15
    a168:	4001      	ands	r1, r0
    a16a:	0208      	lsls	r0, r1, #8
    a16c:	4908      	ldr	r1, [pc, #32]	; (a190 <system_gclk_chan_disable+0x8c>)
    a16e:	400b      	ands	r3, r1
    a170:	1c19      	adds	r1, r3, #0
    a172:	1c03      	adds	r3, r0, #0
    a174:	430b      	orrs	r3, r1
    a176:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    a178:	4b07      	ldr	r3, [pc, #28]	; (a198 <system_gclk_chan_disable+0x94>)
    a17a:	4798      	blx	r3
}
    a17c:	46c0      	nop			; (mov r8, r8)
    a17e:	46bd      	mov	sp, r7
    a180:	b004      	add	sp, #16
    a182:	bd80      	pop	{r7, pc}
    a184:	00009da9 	.word	0x00009da9
    a188:	40000c02 	.word	0x40000c02
    a18c:	40000c00 	.word	0x40000c00
    a190:	fffff0ff 	.word	0xfffff0ff
    a194:	ffffbfff 	.word	0xffffbfff
    a198:	00009dbd 	.word	0x00009dbd

0000a19c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    a19c:	b580      	push	{r7, lr}
    a19e:	b084      	sub	sp, #16
    a1a0:	af00      	add	r7, sp, #0
    a1a2:	0002      	movs	r2, r0
    a1a4:	1dfb      	adds	r3, r7, #7
    a1a6:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    a1a8:	4b0d      	ldr	r3, [pc, #52]	; (a1e0 <system_gclk_chan_get_hz+0x44>)
    a1aa:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    a1ac:	4a0d      	ldr	r2, [pc, #52]	; (a1e4 <system_gclk_chan_get_hz+0x48>)
    a1ae:	1dfb      	adds	r3, r7, #7
    a1b0:	781b      	ldrb	r3, [r3, #0]
    a1b2:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    a1b4:	4b0c      	ldr	r3, [pc, #48]	; (a1e8 <system_gclk_chan_get_hz+0x4c>)
    a1b6:	885b      	ldrh	r3, [r3, #2]
    a1b8:	051b      	lsls	r3, r3, #20
    a1ba:	0f1b      	lsrs	r3, r3, #28
    a1bc:	b2da      	uxtb	r2, r3
    a1be:	230f      	movs	r3, #15
    a1c0:	18fb      	adds	r3, r7, r3
    a1c2:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    a1c4:	4b09      	ldr	r3, [pc, #36]	; (a1ec <system_gclk_chan_get_hz+0x50>)
    a1c6:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    a1c8:	230f      	movs	r3, #15
    a1ca:	18fb      	adds	r3, r7, r3
    a1cc:	781b      	ldrb	r3, [r3, #0]
    a1ce:	0018      	movs	r0, r3
    a1d0:	4b07      	ldr	r3, [pc, #28]	; (a1f0 <system_gclk_chan_get_hz+0x54>)
    a1d2:	4798      	blx	r3
    a1d4:	0003      	movs	r3, r0
}
    a1d6:	0018      	movs	r0, r3
    a1d8:	46bd      	mov	sp, r7
    a1da:	b004      	add	sp, #16
    a1dc:	bd80      	pop	{r7, pc}
    a1de:	46c0      	nop			; (mov r8, r8)
    a1e0:	00009da9 	.word	0x00009da9
    a1e4:	40000c02 	.word	0x40000c02
    a1e8:	40000c00 	.word	0x40000c00
    a1ec:	00009dbd 	.word	0x00009dbd
    a1f0:	00009fa1 	.word	0x00009fa1

0000a1f4 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    a1f4:	b580      	push	{r7, lr}
    a1f6:	b084      	sub	sp, #16
    a1f8:	af00      	add	r7, sp, #0
    a1fa:	0002      	movs	r2, r0
    a1fc:	1dfb      	adds	r3, r7, #7
    a1fe:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    a200:	230f      	movs	r3, #15
    a202:	18fb      	adds	r3, r7, r3
    a204:	1dfa      	adds	r2, r7, #7
    a206:	7812      	ldrb	r2, [r2, #0]
    a208:	09d2      	lsrs	r2, r2, #7
    a20a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    a20c:	230e      	movs	r3, #14
    a20e:	18fb      	adds	r3, r7, r3
    a210:	1dfa      	adds	r2, r7, #7
    a212:	7812      	ldrb	r2, [r2, #0]
    a214:	0952      	lsrs	r2, r2, #5
    a216:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    a218:	4b0d      	ldr	r3, [pc, #52]	; (a250 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    a21a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    a21c:	230f      	movs	r3, #15
    a21e:	18fb      	adds	r3, r7, r3
    a220:	781b      	ldrb	r3, [r3, #0]
    a222:	2b00      	cmp	r3, #0
    a224:	d10f      	bne.n	a246 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    a226:	230f      	movs	r3, #15
    a228:	18fb      	adds	r3, r7, r3
    a22a:	781b      	ldrb	r3, [r3, #0]
    a22c:	009b      	lsls	r3, r3, #2
    a22e:	2210      	movs	r2, #16
    a230:	4694      	mov	ip, r2
    a232:	44bc      	add	ip, r7
    a234:	4463      	add	r3, ip
    a236:	3b08      	subs	r3, #8
    a238:	681a      	ldr	r2, [r3, #0]
    a23a:	230e      	movs	r3, #14
    a23c:	18fb      	adds	r3, r7, r3
    a23e:	781b      	ldrb	r3, [r3, #0]
    a240:	01db      	lsls	r3, r3, #7
    a242:	18d3      	adds	r3, r2, r3
    a244:	e000      	b.n	a248 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    a246:	2300      	movs	r3, #0
	}
}
    a248:	0018      	movs	r0, r3
    a24a:	46bd      	mov	sp, r7
    a24c:	b004      	add	sp, #16
    a24e:	bd80      	pop	{r7, pc}
    a250:	41004400 	.word	0x41004400

0000a254 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    a254:	b580      	push	{r7, lr}
    a256:	b088      	sub	sp, #32
    a258:	af00      	add	r7, sp, #0
    a25a:	60f8      	str	r0, [r7, #12]
    a25c:	60b9      	str	r1, [r7, #8]
    a25e:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    a260:	2300      	movs	r3, #0
    a262:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    a264:	687b      	ldr	r3, [r7, #4]
    a266:	78db      	ldrb	r3, [r3, #3]
    a268:	2201      	movs	r2, #1
    a26a:	4053      	eors	r3, r2
    a26c:	b2db      	uxtb	r3, r3
    a26e:	2b00      	cmp	r3, #0
    a270:	d035      	beq.n	a2de <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    a272:	687b      	ldr	r3, [r7, #4]
    a274:	781b      	ldrb	r3, [r3, #0]
    a276:	2b80      	cmp	r3, #128	; 0x80
    a278:	d00b      	beq.n	a292 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    a27a:	69fb      	ldr	r3, [r7, #28]
    a27c:	2280      	movs	r2, #128	; 0x80
    a27e:	0252      	lsls	r2, r2, #9
    a280:	4313      	orrs	r3, r2
    a282:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    a284:	687b      	ldr	r3, [r7, #4]
    a286:	781b      	ldrb	r3, [r3, #0]
    a288:	061b      	lsls	r3, r3, #24
    a28a:	001a      	movs	r2, r3
    a28c:	69fb      	ldr	r3, [r7, #28]
    a28e:	4313      	orrs	r3, r2
    a290:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    a292:	687b      	ldr	r3, [r7, #4]
    a294:	785b      	ldrb	r3, [r3, #1]
    a296:	2b00      	cmp	r3, #0
    a298:	d003      	beq.n	a2a2 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    a29a:	687b      	ldr	r3, [r7, #4]
    a29c:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    a29e:	2b02      	cmp	r3, #2
    a2a0:	d110      	bne.n	a2c4 <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    a2a2:	69fb      	ldr	r3, [r7, #28]
    a2a4:	2280      	movs	r2, #128	; 0x80
    a2a6:	0292      	lsls	r2, r2, #10
    a2a8:	4313      	orrs	r3, r2
    a2aa:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    a2ac:	687b      	ldr	r3, [r7, #4]
    a2ae:	789b      	ldrb	r3, [r3, #2]
    a2b0:	2b00      	cmp	r3, #0
    a2b2:	d004      	beq.n	a2be <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    a2b4:	69fb      	ldr	r3, [r7, #28]
    a2b6:	2280      	movs	r2, #128	; 0x80
    a2b8:	02d2      	lsls	r2, r2, #11
    a2ba:	4313      	orrs	r3, r2
    a2bc:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    a2be:	68fb      	ldr	r3, [r7, #12]
    a2c0:	68ba      	ldr	r2, [r7, #8]
    a2c2:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a2c4:	687b      	ldr	r3, [r7, #4]
    a2c6:	785b      	ldrb	r3, [r3, #1]
    a2c8:	2b01      	cmp	r3, #1
    a2ca:	d003      	beq.n	a2d4 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    a2cc:	687b      	ldr	r3, [r7, #4]
    a2ce:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a2d0:	2b02      	cmp	r3, #2
    a2d2:	d107      	bne.n	a2e4 <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    a2d4:	69fb      	ldr	r3, [r7, #28]
    a2d6:	4a22      	ldr	r2, [pc, #136]	; (a360 <_system_pinmux_config+0x10c>)
    a2d8:	4013      	ands	r3, r2
    a2da:	61fb      	str	r3, [r7, #28]
    a2dc:	e002      	b.n	a2e4 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    a2de:	68fb      	ldr	r3, [r7, #12]
    a2e0:	68ba      	ldr	r2, [r7, #8]
    a2e2:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    a2e4:	68bb      	ldr	r3, [r7, #8]
    a2e6:	041b      	lsls	r3, r3, #16
    a2e8:	0c1b      	lsrs	r3, r3, #16
    a2ea:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    a2ec:	68bb      	ldr	r3, [r7, #8]
    a2ee:	0c1b      	lsrs	r3, r3, #16
    a2f0:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a2f2:	69ba      	ldr	r2, [r7, #24]
    a2f4:	69fb      	ldr	r3, [r7, #28]
    a2f6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    a2f8:	22a0      	movs	r2, #160	; 0xa0
    a2fa:	05d2      	lsls	r2, r2, #23
    a2fc:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a2fe:	68fb      	ldr	r3, [r7, #12]
    a300:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a302:	697a      	ldr	r2, [r7, #20]
    a304:	69fb      	ldr	r3, [r7, #28]
    a306:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    a308:	22d0      	movs	r2, #208	; 0xd0
    a30a:	0612      	lsls	r2, r2, #24
    a30c:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a30e:	68fb      	ldr	r3, [r7, #12]
    a310:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    a312:	687b      	ldr	r3, [r7, #4]
    a314:	78db      	ldrb	r3, [r3, #3]
    a316:	2201      	movs	r2, #1
    a318:	4053      	eors	r3, r2
    a31a:	b2db      	uxtb	r3, r3
    a31c:	2b00      	cmp	r3, #0
    a31e:	d01a      	beq.n	a356 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    a320:	69fa      	ldr	r2, [r7, #28]
    a322:	2380      	movs	r3, #128	; 0x80
    a324:	02db      	lsls	r3, r3, #11
    a326:	4013      	ands	r3, r2
    a328:	d00a      	beq.n	a340 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    a32a:	687b      	ldr	r3, [r7, #4]
    a32c:	789b      	ldrb	r3, [r3, #2]
    a32e:	2b01      	cmp	r3, #1
    a330:	d103      	bne.n	a33a <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    a332:	68fb      	ldr	r3, [r7, #12]
    a334:	68ba      	ldr	r2, [r7, #8]
    a336:	619a      	str	r2, [r3, #24]
    a338:	e002      	b.n	a340 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    a33a:	68fb      	ldr	r3, [r7, #12]
    a33c:	68ba      	ldr	r2, [r7, #8]
    a33e:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a340:	687b      	ldr	r3, [r7, #4]
    a342:	785b      	ldrb	r3, [r3, #1]
    a344:	2b01      	cmp	r3, #1
    a346:	d003      	beq.n	a350 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    a348:	687b      	ldr	r3, [r7, #4]
    a34a:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a34c:	2b02      	cmp	r3, #2
    a34e:	d102      	bne.n	a356 <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    a350:	68fb      	ldr	r3, [r7, #12]
    a352:	68ba      	ldr	r2, [r7, #8]
    a354:	609a      	str	r2, [r3, #8]
		}
	}
}
    a356:	46c0      	nop			; (mov r8, r8)
    a358:	46bd      	mov	sp, r7
    a35a:	b008      	add	sp, #32
    a35c:	bd80      	pop	{r7, pc}
    a35e:	46c0      	nop			; (mov r8, r8)
    a360:	fffbffff 	.word	0xfffbffff

0000a364 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    a364:	b580      	push	{r7, lr}
    a366:	b084      	sub	sp, #16
    a368:	af00      	add	r7, sp, #0
    a36a:	0002      	movs	r2, r0
    a36c:	6039      	str	r1, [r7, #0]
    a36e:	1dfb      	adds	r3, r7, #7
    a370:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    a372:	1dfb      	adds	r3, r7, #7
    a374:	781b      	ldrb	r3, [r3, #0]
    a376:	0018      	movs	r0, r3
    a378:	4b0a      	ldr	r3, [pc, #40]	; (a3a4 <system_pinmux_pin_set_config+0x40>)
    a37a:	4798      	blx	r3
    a37c:	0003      	movs	r3, r0
    a37e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    a380:	1dfb      	adds	r3, r7, #7
    a382:	781b      	ldrb	r3, [r3, #0]
    a384:	221f      	movs	r2, #31
    a386:	4013      	ands	r3, r2
    a388:	2201      	movs	r2, #1
    a38a:	409a      	lsls	r2, r3
    a38c:	0013      	movs	r3, r2
    a38e:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    a390:	683a      	ldr	r2, [r7, #0]
    a392:	68b9      	ldr	r1, [r7, #8]
    a394:	68fb      	ldr	r3, [r7, #12]
    a396:	0018      	movs	r0, r3
    a398:	4b03      	ldr	r3, [pc, #12]	; (a3a8 <system_pinmux_pin_set_config+0x44>)
    a39a:	4798      	blx	r3
}
    a39c:	46c0      	nop			; (mov r8, r8)
    a39e:	46bd      	mov	sp, r7
    a3a0:	b004      	add	sp, #16
    a3a2:	bd80      	pop	{r7, pc}
    a3a4:	0000a1f5 	.word	0x0000a1f5
    a3a8:	0000a255 	.word	0x0000a255

0000a3ac <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    a3ac:	b580      	push	{r7, lr}
    a3ae:	af00      	add	r7, sp, #0
	return;
    a3b0:	46c0      	nop			; (mov r8, r8)
}
    a3b2:	46bd      	mov	sp, r7
    a3b4:	bd80      	pop	{r7, pc}
    a3b6:	46c0      	nop			; (mov r8, r8)

0000a3b8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    a3b8:	b580      	push	{r7, lr}
    a3ba:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    a3bc:	4b06      	ldr	r3, [pc, #24]	; (a3d8 <system_init+0x20>)
    a3be:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    a3c0:	4b06      	ldr	r3, [pc, #24]	; (a3dc <system_init+0x24>)
    a3c2:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    a3c4:	4b06      	ldr	r3, [pc, #24]	; (a3e0 <system_init+0x28>)
    a3c6:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    a3c8:	4b06      	ldr	r3, [pc, #24]	; (a3e4 <system_init+0x2c>)
    a3ca:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    a3cc:	4b06      	ldr	r3, [pc, #24]	; (a3e8 <system_init+0x30>)
    a3ce:	4798      	blx	r3
}
    a3d0:	46c0      	nop			; (mov r8, r8)
    a3d2:	46bd      	mov	sp, r7
    a3d4:	bd80      	pop	{r7, pc}
    a3d6:	46c0      	nop			; (mov r8, r8)
    a3d8:	00009a59 	.word	0x00009a59
    a3dc:	00006aa5 	.word	0x00006aa5
    a3e0:	0000a3ad 	.word	0x0000a3ad
    a3e4:	00007059 	.word	0x00007059
    a3e8:	0000a3ad 	.word	0x0000a3ad

0000a3ec <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    a3ec:	b580      	push	{r7, lr}
    a3ee:	af00      	add	r7, sp, #0
    a3f0:	2000      	movs	r0, #0
    a3f2:	4b02      	ldr	r3, [pc, #8]	; (a3fc <TCC0_Handler+0x10>)
    a3f4:	4798      	blx	r3
    a3f6:	46c0      	nop			; (mov r8, r8)
    a3f8:	46bd      	mov	sp, r7
    a3fa:	bd80      	pop	{r7, pc}
    a3fc:	0000a429 	.word	0x0000a429

0000a400 <TCC1_Handler>:
    a400:	b580      	push	{r7, lr}
    a402:	af00      	add	r7, sp, #0
    a404:	2001      	movs	r0, #1
    a406:	4b02      	ldr	r3, [pc, #8]	; (a410 <TCC1_Handler+0x10>)
    a408:	4798      	blx	r3
    a40a:	46c0      	nop			; (mov r8, r8)
    a40c:	46bd      	mov	sp, r7
    a40e:	bd80      	pop	{r7, pc}
    a410:	0000a429 	.word	0x0000a429

0000a414 <TCC2_Handler>:
    a414:	b580      	push	{r7, lr}
    a416:	af00      	add	r7, sp, #0
    a418:	2002      	movs	r0, #2
    a41a:	4b02      	ldr	r3, [pc, #8]	; (a424 <TCC2_Handler+0x10>)
    a41c:	4798      	blx	r3
    a41e:	46c0      	nop			; (mov r8, r8)
    a420:	46bd      	mov	sp, r7
    a422:	bd80      	pop	{r7, pc}
    a424:	0000a429 	.word	0x0000a429

0000a428 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    a428:	b580      	push	{r7, lr}
    a42a:	b086      	sub	sp, #24
    a42c:	af00      	add	r7, sp, #0
    a42e:	0002      	movs	r2, r0
    a430:	1dfb      	adds	r3, r7, #7
    a432:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    a434:	1dfb      	adds	r3, r7, #7
    a436:	781a      	ldrb	r2, [r3, #0]
{
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    a438:	4b18      	ldr	r3, [pc, #96]	; (a49c <_tcc_interrupt_handler+0x74>)
    a43a:	0092      	lsls	r2, r2, #2
    a43c:	58d3      	ldr	r3, [r2, r3]
    a43e:	613b      	str	r3, [r7, #16]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    a440:	693b      	ldr	r3, [r7, #16]
    a442:	681b      	ldr	r3, [r3, #0]
    a444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    a446:	693b      	ldr	r3, [r7, #16]
    a448:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    a44a:	401a      	ands	r2, r3
			module->register_callback_mask &
			module->enable_callback_mask);
    a44c:	693b      	ldr	r3, [r7, #16]
    a44e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    a450:	4013      	ands	r3, r2
    a452:	60fb      	str	r3, [r7, #12]
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    a454:	2300      	movs	r3, #0
    a456:	617b      	str	r3, [r7, #20]
    a458:	e019      	b.n	a48e <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    a45a:	4b11      	ldr	r3, [pc, #68]	; (a4a0 <_tcc_interrupt_handler+0x78>)
    a45c:	697a      	ldr	r2, [r7, #20]
    a45e:	0092      	lsls	r2, r2, #2
    a460:	58d3      	ldr	r3, [r2, r3]
    a462:	68fa      	ldr	r2, [r7, #12]
    a464:	4013      	ands	r3, r2
    a466:	d00f      	beq.n	a488 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    a468:	693a      	ldr	r2, [r7, #16]
    a46a:	697b      	ldr	r3, [r7, #20]
    a46c:	009b      	lsls	r3, r3, #2
    a46e:	18d3      	adds	r3, r2, r3
    a470:	3304      	adds	r3, #4
    a472:	681b      	ldr	r3, [r3, #0]
    a474:	693a      	ldr	r2, [r7, #16]
    a476:	0010      	movs	r0, r2
    a478:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    a47a:	693b      	ldr	r3, [r7, #16]
    a47c:	681b      	ldr	r3, [r3, #0]
    a47e:	4a08      	ldr	r2, [pc, #32]	; (a4a0 <_tcc_interrupt_handler+0x78>)
    a480:	6979      	ldr	r1, [r7, #20]
    a482:	0089      	lsls	r1, r1, #2
    a484:	588a      	ldr	r2, [r1, r2]
    a486:	62da      	str	r2, [r3, #44]	; 0x2c
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    a488:	697b      	ldr	r3, [r7, #20]
    a48a:	3301      	adds	r3, #1
    a48c:	617b      	str	r3, [r7, #20]
    a48e:	697b      	ldr	r3, [r7, #20]
    a490:	2b0b      	cmp	r3, #11
    a492:	dde2      	ble.n	a45a <_tcc_interrupt_handler+0x32>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
    a494:	46c0      	nop			; (mov r8, r8)
    a496:	46bd      	mov	sp, r7
    a498:	b006      	add	sp, #24
    a49a:	bd80      	pop	{r7, pc}
    a49c:	20004668 	.word	0x20004668
    a4a0:	00011c14 	.word	0x00011c14

0000a4a4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    a4a4:	b580      	push	{r7, lr}
    a4a6:	b082      	sub	sp, #8
    a4a8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    a4aa:	4b2f      	ldr	r3, [pc, #188]	; (a568 <Reset_Handler+0xc4>)
    a4ac:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    a4ae:	4b2f      	ldr	r3, [pc, #188]	; (a56c <Reset_Handler+0xc8>)
    a4b0:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    a4b2:	687a      	ldr	r2, [r7, #4]
    a4b4:	683b      	ldr	r3, [r7, #0]
    a4b6:	429a      	cmp	r2, r3
    a4b8:	d00c      	beq.n	a4d4 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    a4ba:	e007      	b.n	a4cc <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    a4bc:	683b      	ldr	r3, [r7, #0]
    a4be:	1d1a      	adds	r2, r3, #4
    a4c0:	603a      	str	r2, [r7, #0]
    a4c2:	687a      	ldr	r2, [r7, #4]
    a4c4:	1d11      	adds	r1, r2, #4
    a4c6:	6079      	str	r1, [r7, #4]
    a4c8:	6812      	ldr	r2, [r2, #0]
    a4ca:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    a4cc:	683a      	ldr	r2, [r7, #0]
    a4ce:	4b28      	ldr	r3, [pc, #160]	; (a570 <Reset_Handler+0xcc>)
    a4d0:	429a      	cmp	r2, r3
    a4d2:	d3f3      	bcc.n	a4bc <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a4d4:	4b27      	ldr	r3, [pc, #156]	; (a574 <Reset_Handler+0xd0>)
    a4d6:	603b      	str	r3, [r7, #0]
    a4d8:	e004      	b.n	a4e4 <Reset_Handler+0x40>
                *pDest++ = 0;
    a4da:	683b      	ldr	r3, [r7, #0]
    a4dc:	1d1a      	adds	r2, r3, #4
    a4de:	603a      	str	r2, [r7, #0]
    a4e0:	2200      	movs	r2, #0
    a4e2:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a4e4:	683a      	ldr	r2, [r7, #0]
    a4e6:	4b24      	ldr	r3, [pc, #144]	; (a578 <Reset_Handler+0xd4>)
    a4e8:	429a      	cmp	r2, r3
    a4ea:	d3f6      	bcc.n	a4da <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    a4ec:	4b23      	ldr	r3, [pc, #140]	; (a57c <Reset_Handler+0xd8>)
    a4ee:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    a4f0:	4b23      	ldr	r3, [pc, #140]	; (a580 <Reset_Handler+0xdc>)
    a4f2:	687a      	ldr	r2, [r7, #4]
    a4f4:	21ff      	movs	r1, #255	; 0xff
    a4f6:	438a      	bics	r2, r1
    a4f8:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    a4fa:	4a22      	ldr	r2, [pc, #136]	; (a584 <Reset_Handler+0xe0>)
    a4fc:	2390      	movs	r3, #144	; 0x90
    a4fe:	005b      	lsls	r3, r3, #1
    a500:	2102      	movs	r1, #2
    a502:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    a504:	4a20      	ldr	r2, [pc, #128]	; (a588 <Reset_Handler+0xe4>)
    a506:	78d3      	ldrb	r3, [r2, #3]
    a508:	2103      	movs	r1, #3
    a50a:	438b      	bics	r3, r1
    a50c:	1c19      	adds	r1, r3, #0
    a50e:	2302      	movs	r3, #2
    a510:	430b      	orrs	r3, r1
    a512:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    a514:	4a1c      	ldr	r2, [pc, #112]	; (a588 <Reset_Handler+0xe4>)
    a516:	78d3      	ldrb	r3, [r2, #3]
    a518:	210c      	movs	r1, #12
    a51a:	438b      	bics	r3, r1
    a51c:	1c19      	adds	r1, r3, #0
    a51e:	2308      	movs	r3, #8
    a520:	430b      	orrs	r3, r1
    a522:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    a524:	4a19      	ldr	r2, [pc, #100]	; (a58c <Reset_Handler+0xe8>)
    a526:	7b93      	ldrb	r3, [r2, #14]
    a528:	2130      	movs	r1, #48	; 0x30
    a52a:	438b      	bics	r3, r1
    a52c:	1c19      	adds	r1, r3, #0
    a52e:	2320      	movs	r3, #32
    a530:	430b      	orrs	r3, r1
    a532:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    a534:	4a15      	ldr	r2, [pc, #84]	; (a58c <Reset_Handler+0xe8>)
    a536:	7b93      	ldrb	r3, [r2, #14]
    a538:	210c      	movs	r1, #12
    a53a:	438b      	bics	r3, r1
    a53c:	1c19      	adds	r1, r3, #0
    a53e:	2308      	movs	r3, #8
    a540:	430b      	orrs	r3, r1
    a542:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    a544:	4a11      	ldr	r2, [pc, #68]	; (a58c <Reset_Handler+0xe8>)
    a546:	7b93      	ldrb	r3, [r2, #14]
    a548:	2103      	movs	r1, #3
    a54a:	438b      	bics	r3, r1
    a54c:	1c19      	adds	r1, r3, #0
    a54e:	2302      	movs	r3, #2
    a550:	430b      	orrs	r3, r1
    a552:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    a554:	4a0e      	ldr	r2, [pc, #56]	; (a590 <Reset_Handler+0xec>)
    a556:	6853      	ldr	r3, [r2, #4]
    a558:	2180      	movs	r1, #128	; 0x80
    a55a:	430b      	orrs	r3, r1
    a55c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    a55e:	4b0d      	ldr	r3, [pc, #52]	; (a594 <Reset_Handler+0xf0>)
    a560:	4798      	blx	r3

        /* Branch to main function */
        main();
    a562:	4b0d      	ldr	r3, [pc, #52]	; (a598 <Reset_Handler+0xf4>)
    a564:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    a566:	e7fe      	b.n	a566 <Reset_Handler+0xc2>
    a568:	00012504 	.word	0x00012504
    a56c:	20000000 	.word	0x20000000
    a570:	20000098 	.word	0x20000098
    a574:	20000098 	.word	0x20000098
    a578:	200046dc 	.word	0x200046dc
    a57c:	00000000 	.word	0x00000000
    a580:	e000ed00 	.word	0xe000ed00
    a584:	41007000 	.word	0x41007000
    a588:	41005000 	.word	0x41005000
    a58c:	41004800 	.word	0x41004800
    a590:	41004000 	.word	0x41004000
    a594:	0000f3cd 	.word	0x0000f3cd
    a598:	0000d8f9 	.word	0x0000d8f9

0000a59c <Dummy_Handler>:
/**
 * \brief Default interrupt handler for unused IRQs.
 */
 uint32_t phantomISR = 9999;
void Dummy_Handler(void)
{
    a59c:	b580      	push	{r7, lr}
    a59e:	b082      	sub	sp, #8
    a5a0:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    a5a2:	f3ef 8305 	mrs	r3, IPSR
    a5a6:	607b      	str	r3, [r7, #4]
  return(result);
    a5a8:	687a      	ldr	r2, [r7, #4]
        while (1) {
            phantomISR = __get_IPSR();
    a5aa:	4b01      	ldr	r3, [pc, #4]	; (a5b0 <Dummy_Handler+0x14>)
    a5ac:	601a      	str	r2, [r3, #0]
        }
    a5ae:	e7f8      	b.n	a5a2 <Dummy_Handler+0x6>
    a5b0:	20000018 	.word	0x20000018

0000a5b4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    a5b4:	b580      	push	{r7, lr}
    a5b6:	b086      	sub	sp, #24
    a5b8:	af00      	add	r7, sp, #0
    a5ba:	60f8      	str	r0, [r7, #12]
    a5bc:	60b9      	str	r1, [r7, #8]
    a5be:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    a5c0:	2300      	movs	r3, #0
    a5c2:	617b      	str	r3, [r7, #20]

	if (file != 0) {
    a5c4:	68fb      	ldr	r3, [r7, #12]
    a5c6:	2b00      	cmp	r3, #0
    a5c8:	d012      	beq.n	a5f0 <_read+0x3c>
		return -1;
    a5ca:	2301      	movs	r3, #1
    a5cc:	425b      	negs	r3, r3
    a5ce:	e013      	b.n	a5f8 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    a5d0:	4b0b      	ldr	r3, [pc, #44]	; (a600 <_read+0x4c>)
    a5d2:	681a      	ldr	r2, [r3, #0]
    a5d4:	4b0b      	ldr	r3, [pc, #44]	; (a604 <_read+0x50>)
    a5d6:	681b      	ldr	r3, [r3, #0]
    a5d8:	68b9      	ldr	r1, [r7, #8]
    a5da:	0018      	movs	r0, r3
    a5dc:	4790      	blx	r2
		ptr++;
    a5de:	68bb      	ldr	r3, [r7, #8]
    a5e0:	3301      	adds	r3, #1
    a5e2:	60bb      	str	r3, [r7, #8]
		nChars++;
    a5e4:	697b      	ldr	r3, [r7, #20]
    a5e6:	3301      	adds	r3, #1
    a5e8:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    a5ea:	687b      	ldr	r3, [r7, #4]
    a5ec:	3b01      	subs	r3, #1
    a5ee:	607b      	str	r3, [r7, #4]
    a5f0:	687b      	ldr	r3, [r7, #4]
    a5f2:	2b00      	cmp	r3, #0
    a5f4:	dcec      	bgt.n	a5d0 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
    a5f6:	697b      	ldr	r3, [r7, #20]
}
    a5f8:	0018      	movs	r0, r3
    a5fa:	46bd      	mov	sp, r7
    a5fc:	b006      	add	sp, #24
    a5fe:	bd80      	pop	{r7, pc}
    a600:	20004674 	.word	0x20004674
    a604:	2000467c 	.word	0x2000467c

0000a608 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    a608:	b580      	push	{r7, lr}
    a60a:	b086      	sub	sp, #24
    a60c:	af00      	add	r7, sp, #0
    a60e:	60f8      	str	r0, [r7, #12]
    a610:	60b9      	str	r1, [r7, #8]
    a612:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    a614:	2300      	movs	r3, #0
    a616:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
    a618:	68fb      	ldr	r3, [r7, #12]
    a61a:	2b01      	cmp	r3, #1
    a61c:	d01d      	beq.n	a65a <_write+0x52>
    a61e:	68fb      	ldr	r3, [r7, #12]
    a620:	2b02      	cmp	r3, #2
    a622:	d01a      	beq.n	a65a <_write+0x52>
    a624:	68fb      	ldr	r3, [r7, #12]
    a626:	2b03      	cmp	r3, #3
    a628:	d017      	beq.n	a65a <_write+0x52>
		return -1;
    a62a:	2301      	movs	r3, #1
    a62c:	425b      	negs	r3, r3
    a62e:	e018      	b.n	a662 <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
    a630:	4b0e      	ldr	r3, [pc, #56]	; (a66c <_write+0x64>)
    a632:	681a      	ldr	r2, [r3, #0]
    a634:	4b0e      	ldr	r3, [pc, #56]	; (a670 <_write+0x68>)
    a636:	6818      	ldr	r0, [r3, #0]
    a638:	68bb      	ldr	r3, [r7, #8]
    a63a:	1c59      	adds	r1, r3, #1
    a63c:	60b9      	str	r1, [r7, #8]
    a63e:	781b      	ldrb	r3, [r3, #0]
    a640:	0019      	movs	r1, r3
    a642:	4790      	blx	r2
    a644:	1e03      	subs	r3, r0, #0
    a646:	da02      	bge.n	a64e <_write+0x46>
			return -1;
    a648:	2301      	movs	r3, #1
    a64a:	425b      	negs	r3, r3
    a64c:	e009      	b.n	a662 <_write+0x5a>
		}
		++nChars;
    a64e:	697b      	ldr	r3, [r7, #20]
    a650:	3301      	adds	r3, #1
    a652:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    a654:	687b      	ldr	r3, [r7, #4]
    a656:	3b01      	subs	r3, #1
    a658:	607b      	str	r3, [r7, #4]
    a65a:	687b      	ldr	r3, [r7, #4]
    a65c:	2b00      	cmp	r3, #0
    a65e:	d1e7      	bne.n	a630 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
    a660:	697b      	ldr	r3, [r7, #20]
}
    a662:	0018      	movs	r0, r3
    a664:	46bd      	mov	sp, r7
    a666:	b006      	add	sp, #24
    a668:	bd80      	pop	{r7, pc}
    a66a:	46c0      	nop			; (mov r8, r8)
    a66c:	20004678 	.word	0x20004678
    a670:	2000467c 	.word	0x2000467c

0000a674 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    a674:	b580      	push	{r7, lr}
    a676:	b084      	sub	sp, #16
    a678:	af00      	add	r7, sp, #0
    a67a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    a67c:	4b0a      	ldr	r3, [pc, #40]	; (a6a8 <_sbrk+0x34>)
    a67e:	681b      	ldr	r3, [r3, #0]
    a680:	2b00      	cmp	r3, #0
    a682:	d102      	bne.n	a68a <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    a684:	4b08      	ldr	r3, [pc, #32]	; (a6a8 <_sbrk+0x34>)
    a686:	4a09      	ldr	r2, [pc, #36]	; (a6ac <_sbrk+0x38>)
    a688:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    a68a:	4b07      	ldr	r3, [pc, #28]	; (a6a8 <_sbrk+0x34>)
    a68c:	681b      	ldr	r3, [r3, #0]
    a68e:	60fb      	str	r3, [r7, #12]

	heap += incr;
    a690:	4b05      	ldr	r3, [pc, #20]	; (a6a8 <_sbrk+0x34>)
    a692:	681a      	ldr	r2, [r3, #0]
    a694:	687b      	ldr	r3, [r7, #4]
    a696:	18d2      	adds	r2, r2, r3
    a698:	4b03      	ldr	r3, [pc, #12]	; (a6a8 <_sbrk+0x34>)
    a69a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    a69c:	68fb      	ldr	r3, [r7, #12]
}
    a69e:	0018      	movs	r0, r3
    a6a0:	46bd      	mov	sp, r7
    a6a2:	b004      	add	sp, #16
    a6a4:	bd80      	pop	{r7, pc}
    a6a6:	46c0      	nop			; (mov r8, r8)
    a6a8:	2000013c 	.word	0x2000013c
    a6ac:	200066e0 	.word	0x200066e0

0000a6b0 <_close>:
{
	return -1;
}

extern int _close(int file)
{
    a6b0:	b580      	push	{r7, lr}
    a6b2:	b082      	sub	sp, #8
    a6b4:	af00      	add	r7, sp, #0
    a6b6:	6078      	str	r0, [r7, #4]
	return -1;
    a6b8:	2301      	movs	r3, #1
    a6ba:	425b      	negs	r3, r3
}
    a6bc:	0018      	movs	r0, r3
    a6be:	46bd      	mov	sp, r7
    a6c0:	b002      	add	sp, #8
    a6c2:	bd80      	pop	{r7, pc}

0000a6c4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
    a6c4:	b580      	push	{r7, lr}
    a6c6:	b082      	sub	sp, #8
    a6c8:	af00      	add	r7, sp, #0
    a6ca:	6078      	str	r0, [r7, #4]
    a6cc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
    a6ce:	683b      	ldr	r3, [r7, #0]
    a6d0:	2280      	movs	r2, #128	; 0x80
    a6d2:	0192      	lsls	r2, r2, #6
    a6d4:	605a      	str	r2, [r3, #4]

	return 0;
    a6d6:	2300      	movs	r3, #0
}
    a6d8:	0018      	movs	r0, r3
    a6da:	46bd      	mov	sp, r7
    a6dc:	b002      	add	sp, #8
    a6de:	bd80      	pop	{r7, pc}

0000a6e0 <_isatty>:

extern int _isatty(int file)
{
    a6e0:	b580      	push	{r7, lr}
    a6e2:	b082      	sub	sp, #8
    a6e4:	af00      	add	r7, sp, #0
    a6e6:	6078      	str	r0, [r7, #4]
	return 1;
    a6e8:	2301      	movs	r3, #1
}
    a6ea:	0018      	movs	r0, r3
    a6ec:	46bd      	mov	sp, r7
    a6ee:	b002      	add	sp, #8
    a6f0:	bd80      	pop	{r7, pc}
    a6f2:	46c0      	nop			; (mov r8, r8)

0000a6f4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
    a6f4:	b580      	push	{r7, lr}
    a6f6:	b084      	sub	sp, #16
    a6f8:	af00      	add	r7, sp, #0
    a6fa:	60f8      	str	r0, [r7, #12]
    a6fc:	60b9      	str	r1, [r7, #8]
    a6fe:	607a      	str	r2, [r7, #4]
	return 0;
    a700:	2300      	movs	r3, #0
}
    a702:	0018      	movs	r0, r3
    a704:	46bd      	mov	sp, r7
    a706:	b004      	add	sp, #16
    a708:	bd80      	pop	{r7, pc}
    a70a:	46c0      	nop			; (mov r8, r8)

0000a70c <_exit>:

extern void _exit(int status)
{
    a70c:	b580      	push	{r7, lr}
    a70e:	b082      	sub	sp, #8
    a710:	af00      	add	r7, sp, #0
    a712:	6078      	str	r0, [r7, #4]
	asm("BKPT #0");
    a714:	be00      	bkpt	0x0000
}
    a716:	46c0      	nop			; (mov r8, r8)
    a718:	46bd      	mov	sp, r7
    a71a:	b002      	add	sp, #8
    a71c:	bd80      	pop	{r7, pc}
    a71e:	46c0      	nop			; (mov r8, r8)

0000a720 <_kill>:

extern void _kill(int pid, int sig)
{
    a720:	b580      	push	{r7, lr}
    a722:	b082      	sub	sp, #8
    a724:	af00      	add	r7, sp, #0
    a726:	6078      	str	r0, [r7, #4]
    a728:	6039      	str	r1, [r7, #0]
	return;
    a72a:	46c0      	nop			; (mov r8, r8)
}
    a72c:	46bd      	mov	sp, r7
    a72e:	b002      	add	sp, #8
    a730:	bd80      	pop	{r7, pc}
    a732:	46c0      	nop			; (mov r8, r8)

0000a734 <_getpid>:

extern int _getpid(void)
{
    a734:	b580      	push	{r7, lr}
    a736:	af00      	add	r7, sp, #0
	return -1;
    a738:	2301      	movs	r3, #1
    a73a:	425b      	negs	r3, r3
}
    a73c:	0018      	movs	r0, r3
    a73e:	46bd      	mov	sp, r7
    a740:	bd80      	pop	{r7, pc}
    a742:	46c0      	nop			; (mov r8, r8)

0000a744 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    a744:	b580      	push	{r7, lr}
    a746:	b082      	sub	sp, #8
    a748:	af00      	add	r7, sp, #0
    a74a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    a74c:	687b      	ldr	r3, [r7, #4]
    a74e:	3308      	adds	r3, #8
    a750:	001a      	movs	r2, r3
    a752:	687b      	ldr	r3, [r7, #4]
    a754:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    a756:	687b      	ldr	r3, [r7, #4]
    a758:	2201      	movs	r2, #1
    a75a:	4252      	negs	r2, r2
    a75c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    a75e:	687b      	ldr	r3, [r7, #4]
    a760:	3308      	adds	r3, #8
    a762:	001a      	movs	r2, r3
    a764:	687b      	ldr	r3, [r7, #4]
    a766:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    a768:	687b      	ldr	r3, [r7, #4]
    a76a:	3308      	adds	r3, #8
    a76c:	001a      	movs	r2, r3
    a76e:	687b      	ldr	r3, [r7, #4]
    a770:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    a772:	687b      	ldr	r3, [r7, #4]
    a774:	2200      	movs	r2, #0
    a776:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    a778:	46c0      	nop			; (mov r8, r8)
    a77a:	46bd      	mov	sp, r7
    a77c:	b002      	add	sp, #8
    a77e:	bd80      	pop	{r7, pc}

0000a780 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    a780:	b580      	push	{r7, lr}
    a782:	b082      	sub	sp, #8
    a784:	af00      	add	r7, sp, #0
    a786:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    a788:	687b      	ldr	r3, [r7, #4]
    a78a:	2200      	movs	r2, #0
    a78c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    a78e:	46c0      	nop			; (mov r8, r8)
    a790:	46bd      	mov	sp, r7
    a792:	b002      	add	sp, #8
    a794:	bd80      	pop	{r7, pc}
    a796:	46c0      	nop			; (mov r8, r8)

0000a798 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    a798:	b580      	push	{r7, lr}
    a79a:	b084      	sub	sp, #16
    a79c:	af00      	add	r7, sp, #0
    a79e:	6078      	str	r0, [r7, #4]
    a7a0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    a7a2:	687b      	ldr	r3, [r7, #4]
    a7a4:	685b      	ldr	r3, [r3, #4]
    a7a6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    a7a8:	683b      	ldr	r3, [r7, #0]
    a7aa:	68fa      	ldr	r2, [r7, #12]
    a7ac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    a7ae:	68fb      	ldr	r3, [r7, #12]
    a7b0:	689a      	ldr	r2, [r3, #8]
    a7b2:	683b      	ldr	r3, [r7, #0]
    a7b4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    a7b6:	68fb      	ldr	r3, [r7, #12]
    a7b8:	689b      	ldr	r3, [r3, #8]
    a7ba:	683a      	ldr	r2, [r7, #0]
    a7bc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    a7be:	68fb      	ldr	r3, [r7, #12]
    a7c0:	683a      	ldr	r2, [r7, #0]
    a7c2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    a7c4:	683b      	ldr	r3, [r7, #0]
    a7c6:	687a      	ldr	r2, [r7, #4]
    a7c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    a7ca:	687b      	ldr	r3, [r7, #4]
    a7cc:	681b      	ldr	r3, [r3, #0]
    a7ce:	1c5a      	adds	r2, r3, #1
    a7d0:	687b      	ldr	r3, [r7, #4]
    a7d2:	601a      	str	r2, [r3, #0]
}
    a7d4:	46c0      	nop			; (mov r8, r8)
    a7d6:	46bd      	mov	sp, r7
    a7d8:	b004      	add	sp, #16
    a7da:	bd80      	pop	{r7, pc}

0000a7dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    a7dc:	b580      	push	{r7, lr}
    a7de:	b084      	sub	sp, #16
    a7e0:	af00      	add	r7, sp, #0
    a7e2:	6078      	str	r0, [r7, #4]
    a7e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    a7e6:	683b      	ldr	r3, [r7, #0]
    a7e8:	681b      	ldr	r3, [r3, #0]
    a7ea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    a7ec:	68bb      	ldr	r3, [r7, #8]
    a7ee:	3301      	adds	r3, #1
    a7f0:	d103      	bne.n	a7fa <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    a7f2:	687b      	ldr	r3, [r7, #4]
    a7f4:	691b      	ldr	r3, [r3, #16]
    a7f6:	60fb      	str	r3, [r7, #12]
    a7f8:	e00c      	b.n	a814 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    a7fa:	687b      	ldr	r3, [r7, #4]
    a7fc:	3308      	adds	r3, #8
    a7fe:	60fb      	str	r3, [r7, #12]
    a800:	e002      	b.n	a808 <vListInsert+0x2c>
    a802:	68fb      	ldr	r3, [r7, #12]
    a804:	685b      	ldr	r3, [r3, #4]
    a806:	60fb      	str	r3, [r7, #12]
    a808:	68fb      	ldr	r3, [r7, #12]
    a80a:	685b      	ldr	r3, [r3, #4]
    a80c:	681a      	ldr	r2, [r3, #0]
    a80e:	68bb      	ldr	r3, [r7, #8]
    a810:	429a      	cmp	r2, r3
    a812:	d9f6      	bls.n	a802 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    a814:	68fb      	ldr	r3, [r7, #12]
    a816:	685a      	ldr	r2, [r3, #4]
    a818:	683b      	ldr	r3, [r7, #0]
    a81a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    a81c:	683b      	ldr	r3, [r7, #0]
    a81e:	685b      	ldr	r3, [r3, #4]
    a820:	683a      	ldr	r2, [r7, #0]
    a822:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    a824:	683b      	ldr	r3, [r7, #0]
    a826:	68fa      	ldr	r2, [r7, #12]
    a828:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    a82a:	68fb      	ldr	r3, [r7, #12]
    a82c:	683a      	ldr	r2, [r7, #0]
    a82e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    a830:	683b      	ldr	r3, [r7, #0]
    a832:	687a      	ldr	r2, [r7, #4]
    a834:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    a836:	687b      	ldr	r3, [r7, #4]
    a838:	681b      	ldr	r3, [r3, #0]
    a83a:	1c5a      	adds	r2, r3, #1
    a83c:	687b      	ldr	r3, [r7, #4]
    a83e:	601a      	str	r2, [r3, #0]
}
    a840:	46c0      	nop			; (mov r8, r8)
    a842:	46bd      	mov	sp, r7
    a844:	b004      	add	sp, #16
    a846:	bd80      	pop	{r7, pc}

0000a848 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    a848:	b580      	push	{r7, lr}
    a84a:	b084      	sub	sp, #16
    a84c:	af00      	add	r7, sp, #0
    a84e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    a850:	687b      	ldr	r3, [r7, #4]
    a852:	691b      	ldr	r3, [r3, #16]
    a854:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    a856:	687b      	ldr	r3, [r7, #4]
    a858:	685b      	ldr	r3, [r3, #4]
    a85a:	687a      	ldr	r2, [r7, #4]
    a85c:	6892      	ldr	r2, [r2, #8]
    a85e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    a860:	687b      	ldr	r3, [r7, #4]
    a862:	689b      	ldr	r3, [r3, #8]
    a864:	687a      	ldr	r2, [r7, #4]
    a866:	6852      	ldr	r2, [r2, #4]
    a868:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    a86a:	68fb      	ldr	r3, [r7, #12]
    a86c:	685a      	ldr	r2, [r3, #4]
    a86e:	687b      	ldr	r3, [r7, #4]
    a870:	429a      	cmp	r2, r3
    a872:	d103      	bne.n	a87c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    a874:	687b      	ldr	r3, [r7, #4]
    a876:	689a      	ldr	r2, [r3, #8]
    a878:	68fb      	ldr	r3, [r7, #12]
    a87a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    a87c:	687b      	ldr	r3, [r7, #4]
    a87e:	2200      	movs	r2, #0
    a880:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    a882:	68fb      	ldr	r3, [r7, #12]
    a884:	681b      	ldr	r3, [r3, #0]
    a886:	1e5a      	subs	r2, r3, #1
    a888:	68fb      	ldr	r3, [r7, #12]
    a88a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    a88c:	68fb      	ldr	r3, [r7, #12]
    a88e:	681b      	ldr	r3, [r3, #0]
}
    a890:	0018      	movs	r0, r3
    a892:	46bd      	mov	sp, r7
    a894:	b004      	add	sp, #16
    a896:	bd80      	pop	{r7, pc}

0000a898 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    a898:	b580      	push	{r7, lr}
    a89a:	b084      	sub	sp, #16
    a89c:	af00      	add	r7, sp, #0
    a89e:	60f8      	str	r0, [r7, #12]
    a8a0:	60b9      	str	r1, [r7, #8]
    a8a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    a8a4:	68fb      	ldr	r3, [r7, #12]
    a8a6:	3b04      	subs	r3, #4
    a8a8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    a8aa:	68fb      	ldr	r3, [r7, #12]
    a8ac:	2280      	movs	r2, #128	; 0x80
    a8ae:	0452      	lsls	r2, r2, #17
    a8b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    a8b2:	68fb      	ldr	r3, [r7, #12]
    a8b4:	3b04      	subs	r3, #4
    a8b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
    a8b8:	68ba      	ldr	r2, [r7, #8]
    a8ba:	68fb      	ldr	r3, [r7, #12]
    a8bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    a8be:	68fb      	ldr	r3, [r7, #12]
    a8c0:	3b04      	subs	r3, #4
    a8c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    a8c4:	4a08      	ldr	r2, [pc, #32]	; (a8e8 <pxPortInitialiseStack+0x50>)
    a8c6:	68fb      	ldr	r3, [r7, #12]
    a8c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    a8ca:	68fb      	ldr	r3, [r7, #12]
    a8cc:	3b14      	subs	r3, #20
    a8ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    a8d0:	687a      	ldr	r2, [r7, #4]
    a8d2:	68fb      	ldr	r3, [r7, #12]
    a8d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
    a8d6:	68fb      	ldr	r3, [r7, #12]
    a8d8:	3b20      	subs	r3, #32
    a8da:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    a8dc:	68fb      	ldr	r3, [r7, #12]
}
    a8de:	0018      	movs	r0, r3
    a8e0:	46bd      	mov	sp, r7
    a8e2:	b004      	add	sp, #16
    a8e4:	bd80      	pop	{r7, pc}
    a8e6:	46c0      	nop			; (mov r8, r8)
    a8e8:	0000a8ed 	.word	0x0000a8ed

0000a8ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    a8ec:	b580      	push	{r7, lr}
    a8ee:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
    a8f0:	4b03      	ldr	r3, [pc, #12]	; (a900 <prvTaskExitError+0x14>)
    a8f2:	681b      	ldr	r3, [r3, #0]
    a8f4:	3301      	adds	r3, #1
    a8f6:	d001      	beq.n	a8fc <prvTaskExitError+0x10>
    a8f8:	b672      	cpsid	i
    a8fa:	e7fe      	b.n	a8fa <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
    a8fc:	b672      	cpsid	i
	for( ;; );
    a8fe:	e7fe      	b.n	a8fe <prvTaskExitError+0x12>
    a900:	2000001c 	.word	0x2000001c

0000a904 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    a904:	b580      	push	{r7, lr}
    a906:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    a908:	46c0      	nop			; (mov r8, r8)
    a90a:	46bd      	mov	sp, r7
    a90c:	bd80      	pop	{r7, pc}
    a90e:	46c0      	nop			; (mov r8, r8)

0000a910 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
    a910:	4a0b      	ldr	r2, [pc, #44]	; (a940 <pxCurrentTCBConst2>)
    a912:	6813      	ldr	r3, [r2, #0]
    a914:	6818      	ldr	r0, [r3, #0]
    a916:	3020      	adds	r0, #32
    a918:	f380 8809 	msr	PSP, r0
    a91c:	2002      	movs	r0, #2
    a91e:	f380 8814 	msr	CONTROL, r0
    a922:	f3bf 8f6f 	isb	sy
    a926:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
    a928:	46ae      	mov	lr, r5
    a92a:	bc08      	pop	{r3}
    a92c:	bc04      	pop	{r2}
    a92e:	b662      	cpsie	i
    a930:	4718      	bx	r3
    a932:	46c0      	nop			; (mov r8, r8)
    a934:	46c0      	nop			; (mov r8, r8)
    a936:	46c0      	nop			; (mov r8, r8)
    a938:	46c0      	nop			; (mov r8, r8)
    a93a:	46c0      	nop			; (mov r8, r8)
    a93c:	46c0      	nop			; (mov r8, r8)
    a93e:	46c0      	nop			; (mov r8, r8)

0000a940 <pxCurrentTCBConst2>:
    a940:	20003be0 	.word	0x20003be0
	"	bx r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
    a944:	46c0      	nop			; (mov r8, r8)
    a946:	46c0      	nop			; (mov r8, r8)

0000a948 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    a948:	b580      	push	{r7, lr}
    a94a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    a94c:	4b0d      	ldr	r3, [pc, #52]	; (a984 <xPortStartScheduler+0x3c>)
    a94e:	4a0d      	ldr	r2, [pc, #52]	; (a984 <xPortStartScheduler+0x3c>)
    a950:	6812      	ldr	r2, [r2, #0]
    a952:	21ff      	movs	r1, #255	; 0xff
    a954:	0409      	lsls	r1, r1, #16
    a956:	430a      	orrs	r2, r1
    a958:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    a95a:	4b0a      	ldr	r3, [pc, #40]	; (a984 <xPortStartScheduler+0x3c>)
    a95c:	4a09      	ldr	r2, [pc, #36]	; (a984 <xPortStartScheduler+0x3c>)
    a95e:	6812      	ldr	r2, [r2, #0]
    a960:	21ff      	movs	r1, #255	; 0xff
    a962:	0609      	lsls	r1, r1, #24
    a964:	430a      	orrs	r2, r1
    a966:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    a968:	4b07      	ldr	r3, [pc, #28]	; (a988 <xPortStartScheduler+0x40>)
    a96a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    a96c:	4b07      	ldr	r3, [pc, #28]	; (a98c <xPortStartScheduler+0x44>)
    a96e:	2200      	movs	r2, #0
    a970:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
    a972:	4b07      	ldr	r3, [pc, #28]	; (a990 <xPortStartScheduler+0x48>)
    a974:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
    a976:	4b07      	ldr	r3, [pc, #28]	; (a994 <xPortStartScheduler+0x4c>)
    a978:	4798      	blx	r3

	/* Should not get here! */
	return 0;
    a97a:	2300      	movs	r3, #0
}
    a97c:	0018      	movs	r0, r3
    a97e:	46bd      	mov	sp, r7
    a980:	bd80      	pop	{r7, pc}
    a982:	46c0      	nop			; (mov r8, r8)
    a984:	e000ed20 	.word	0xe000ed20
    a988:	0000aaa9 	.word	0x0000aaa9
    a98c:	2000001c 	.word	0x2000001c
    a990:	0000a911 	.word	0x0000a911
    a994:	0000a8ed 	.word	0x0000a8ed

0000a998 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
    a998:	b580      	push	{r7, lr}
    a99a:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    a99c:	4b05      	ldr	r3, [pc, #20]	; (a9b4 <vPortYield+0x1c>)
    a99e:	2280      	movs	r2, #128	; 0x80
    a9a0:	0552      	lsls	r2, r2, #21
    a9a2:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
    a9a4:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    a9a8:	f3bf 8f6f 	isb	sy
}
    a9ac:	46c0      	nop			; (mov r8, r8)
    a9ae:	46bd      	mov	sp, r7
    a9b0:	bd80      	pop	{r7, pc}
    a9b2:	46c0      	nop			; (mov r8, r8)
    a9b4:	e000ed04 	.word	0xe000ed04

0000a9b8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    a9b8:	b580      	push	{r7, lr}
    a9ba:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
    a9bc:	b672      	cpsid	i
    uxCriticalNesting++;
    a9be:	4b06      	ldr	r3, [pc, #24]	; (a9d8 <vPortEnterCritical+0x20>)
    a9c0:	681b      	ldr	r3, [r3, #0]
    a9c2:	1c5a      	adds	r2, r3, #1
    a9c4:	4b04      	ldr	r3, [pc, #16]	; (a9d8 <vPortEnterCritical+0x20>)
    a9c6:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
    a9c8:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    a9cc:	f3bf 8f6f 	isb	sy
}
    a9d0:	46c0      	nop			; (mov r8, r8)
    a9d2:	46bd      	mov	sp, r7
    a9d4:	bd80      	pop	{r7, pc}
    a9d6:	46c0      	nop			; (mov r8, r8)
    a9d8:	2000001c 	.word	0x2000001c

0000a9dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    a9dc:	b580      	push	{r7, lr}
    a9de:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
    a9e0:	4b09      	ldr	r3, [pc, #36]	; (aa08 <vPortExitCritical+0x2c>)
    a9e2:	681b      	ldr	r3, [r3, #0]
    a9e4:	2b00      	cmp	r3, #0
    a9e6:	d101      	bne.n	a9ec <vPortExitCritical+0x10>
    a9e8:	b672      	cpsid	i
    a9ea:	e7fe      	b.n	a9ea <vPortExitCritical+0xe>
    uxCriticalNesting--;
    a9ec:	4b06      	ldr	r3, [pc, #24]	; (aa08 <vPortExitCritical+0x2c>)
    a9ee:	681b      	ldr	r3, [r3, #0]
    a9f0:	1e5a      	subs	r2, r3, #1
    a9f2:	4b05      	ldr	r3, [pc, #20]	; (aa08 <vPortExitCritical+0x2c>)
    a9f4:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
    a9f6:	4b04      	ldr	r3, [pc, #16]	; (aa08 <vPortExitCritical+0x2c>)
    a9f8:	681b      	ldr	r3, [r3, #0]
    a9fa:	2b00      	cmp	r3, #0
    a9fc:	d100      	bne.n	aa00 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
    a9fe:	b662      	cpsie	i
    }
}
    aa00:	46c0      	nop			; (mov r8, r8)
    aa02:	46bd      	mov	sp, r7
    aa04:	bd80      	pop	{r7, pc}
    aa06:	46c0      	nop			; (mov r8, r8)
    aa08:	2000001c 	.word	0x2000001c

0000aa0c <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    aa0c:	f3ef 8010 	mrs	r0, PRIMASK
    aa10:	b672      	cpsid	i
    aa12:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	//return 0;
}
    aa14:	46c0      	nop			; (mov r8, r8)
    aa16:	0018      	movs	r0, r3

0000aa18 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    aa18:	f380 8810 	msr	PRIMASK, r0
    aa1c:	4770      	bx	lr
					" bx lr				  "
				  );

	/* Just to avoid compiler warning. */
	//( void ) ulMask;
}
    aa1e:	46c0      	nop			; (mov r8, r8)

0000aa20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    aa20:	f3ef 8009 	mrs	r0, PSP
    aa24:	4b0e      	ldr	r3, [pc, #56]	; (aa60 <pxCurrentTCBConst>)
    aa26:	681a      	ldr	r2, [r3, #0]
    aa28:	3820      	subs	r0, #32
    aa2a:	6010      	str	r0, [r2, #0]
    aa2c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    aa2e:	4644      	mov	r4, r8
    aa30:	464d      	mov	r5, r9
    aa32:	4656      	mov	r6, sl
    aa34:	465f      	mov	r7, fp
    aa36:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    aa38:	b508      	push	{r3, lr}
    aa3a:	b672      	cpsid	i
    aa3c:	f001 f9d8 	bl	bdf0 <vTaskSwitchContext>
    aa40:	b662      	cpsie	i
    aa42:	bc0c      	pop	{r2, r3}
    aa44:	6811      	ldr	r1, [r2, #0]
    aa46:	6808      	ldr	r0, [r1, #0]
    aa48:	3010      	adds	r0, #16
    aa4a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    aa4c:	46a0      	mov	r8, r4
    aa4e:	46a9      	mov	r9, r5
    aa50:	46b2      	mov	sl, r6
    aa52:	46bb      	mov	fp, r7
    aa54:	f380 8809 	msr	PSP, r0
    aa58:	3820      	subs	r0, #32
    aa5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    aa5c:	4718      	bx	r3
    aa5e:	46c0      	nop			; (mov r8, r8)

0000aa60 <pxCurrentTCBConst>:
    aa60:	20003be0 	.word	0x20003be0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
    aa64:	46c0      	nop			; (mov r8, r8)
    aa66:	46c0      	nop			; (mov r8, r8)

0000aa68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    aa68:	b580      	push	{r7, lr}
    aa6a:	b082      	sub	sp, #8
    aa6c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    aa6e:	4b0a      	ldr	r3, [pc, #40]	; (aa98 <SysTick_Handler+0x30>)
    aa70:	4798      	blx	r3
    aa72:	0003      	movs	r3, r0
    aa74:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    aa76:	4b09      	ldr	r3, [pc, #36]	; (aa9c <SysTick_Handler+0x34>)
    aa78:	4798      	blx	r3
    aa7a:	1e03      	subs	r3, r0, #0
    aa7c:	d003      	beq.n	aa86 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    aa7e:	4b08      	ldr	r3, [pc, #32]	; (aaa0 <SysTick_Handler+0x38>)
    aa80:	2280      	movs	r2, #128	; 0x80
    aa82:	0552      	lsls	r2, r2, #21
    aa84:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    aa86:	687b      	ldr	r3, [r7, #4]
    aa88:	0018      	movs	r0, r3
    aa8a:	4b06      	ldr	r3, [pc, #24]	; (aaa4 <SysTick_Handler+0x3c>)
    aa8c:	4798      	blx	r3
}
    aa8e:	46c0      	nop			; (mov r8, r8)
    aa90:	46bd      	mov	sp, r7
    aa92:	b002      	add	sp, #8
    aa94:	bd80      	pop	{r7, pc}
    aa96:	46c0      	nop			; (mov r8, r8)
    aa98:	0000aa0d 	.word	0x0000aa0d
    aa9c:	0000bc99 	.word	0x0000bc99
    aaa0:	e000ed04 	.word	0xe000ed04
    aaa4:	0000aa19 	.word	0x0000aa19

0000aaa8 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    aaa8:	b580      	push	{r7, lr}
    aaaa:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    aaac:	4b04      	ldr	r3, [pc, #16]	; (aac0 <prvSetupTimerInterrupt+0x18>)
    aaae:	4a05      	ldr	r2, [pc, #20]	; (aac4 <prvSetupTimerInterrupt+0x1c>)
    aab0:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    aab2:	4b05      	ldr	r3, [pc, #20]	; (aac8 <prvSetupTimerInterrupt+0x20>)
    aab4:	2207      	movs	r2, #7
    aab6:	601a      	str	r2, [r3, #0]
}
    aab8:	46c0      	nop			; (mov r8, r8)
    aaba:	46bd      	mov	sp, r7
    aabc:	bd80      	pop	{r7, pc}
    aabe:	46c0      	nop			; (mov r8, r8)
    aac0:	e000e014 	.word	0xe000e014
    aac4:	0000bb7f 	.word	0x0000bb7f
    aac8:	e000e010 	.word	0xe000e010

0000aacc <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    aacc:	b580      	push	{r7, lr}
    aace:	b084      	sub	sp, #16
    aad0:	af00      	add	r7, sp, #0
    aad2:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
    aad4:	2300      	movs	r3, #0
    aad6:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    aad8:	687b      	ldr	r3, [r7, #4]
    aada:	2207      	movs	r2, #7
    aadc:	4013      	ands	r3, r2
    aade:	d004      	beq.n	aaea <pvPortMalloc+0x1e>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    aae0:	687b      	ldr	r3, [r7, #4]
    aae2:	2207      	movs	r2, #7
    aae4:	4393      	bics	r3, r2
    aae6:	3308      	adds	r3, #8
    aae8:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
    aaea:	4b17      	ldr	r3, [pc, #92]	; (ab48 <pvPortMalloc+0x7c>)
    aaec:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
    aaee:	4b17      	ldr	r3, [pc, #92]	; (ab4c <pvPortMalloc+0x80>)
    aaf0:	681b      	ldr	r3, [r3, #0]
    aaf2:	2b00      	cmp	r3, #0
    aaf4:	d105      	bne.n	ab02 <pvPortMalloc+0x36>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
    aaf6:	4b16      	ldr	r3, [pc, #88]	; (ab50 <pvPortMalloc+0x84>)
    aaf8:	2207      	movs	r2, #7
    aafa:	4393      	bics	r3, r2
    aafc:	001a      	movs	r2, r3
    aafe:	4b13      	ldr	r3, [pc, #76]	; (ab4c <pvPortMalloc+0x80>)
    ab00:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    ab02:	4b14      	ldr	r3, [pc, #80]	; (ab54 <pvPortMalloc+0x88>)
    ab04:	681a      	ldr	r2, [r3, #0]
    ab06:	687b      	ldr	r3, [r7, #4]
    ab08:	18d3      	adds	r3, r2, r3
    ab0a:	4a13      	ldr	r2, [pc, #76]	; (ab58 <pvPortMalloc+0x8c>)
    ab0c:	4293      	cmp	r3, r2
    ab0e:	d813      	bhi.n	ab38 <pvPortMalloc+0x6c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
    ab10:	4b10      	ldr	r3, [pc, #64]	; (ab54 <pvPortMalloc+0x88>)
    ab12:	681a      	ldr	r2, [r3, #0]
    ab14:	687b      	ldr	r3, [r7, #4]
    ab16:	18d2      	adds	r2, r2, r3
    ab18:	4b0e      	ldr	r3, [pc, #56]	; (ab54 <pvPortMalloc+0x88>)
    ab1a:	681b      	ldr	r3, [r3, #0]
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    ab1c:	429a      	cmp	r2, r3
    ab1e:	d90b      	bls.n	ab38 <pvPortMalloc+0x6c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
    ab20:	4b0a      	ldr	r3, [pc, #40]	; (ab4c <pvPortMalloc+0x80>)
    ab22:	681a      	ldr	r2, [r3, #0]
    ab24:	4b0b      	ldr	r3, [pc, #44]	; (ab54 <pvPortMalloc+0x88>)
    ab26:	681b      	ldr	r3, [r3, #0]
    ab28:	18d3      	adds	r3, r2, r3
    ab2a:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
    ab2c:	4b09      	ldr	r3, [pc, #36]	; (ab54 <pvPortMalloc+0x88>)
    ab2e:	681a      	ldr	r2, [r3, #0]
    ab30:	687b      	ldr	r3, [r7, #4]
    ab32:	18d2      	adds	r2, r2, r3
    ab34:	4b07      	ldr	r3, [pc, #28]	; (ab54 <pvPortMalloc+0x88>)
    ab36:	601a      	str	r2, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
    ab38:	4b08      	ldr	r3, [pc, #32]	; (ab5c <pvPortMalloc+0x90>)
    ab3a:	4798      	blx	r3
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
    ab3c:	68fb      	ldr	r3, [r7, #12]
}
    ab3e:	0018      	movs	r0, r3
    ab40:	46bd      	mov	sp, r7
    ab42:	b004      	add	sp, #16
    ab44:	bd80      	pop	{r7, pc}
    ab46:	46c0      	nop			; (mov r8, r8)
    ab48:	0000bb31 	.word	0x0000bb31
    ab4c:	20003bdc 	.word	0x20003bdc
    ab50:	20000148 	.word	0x20000148
    ab54:	20003bd8 	.word	0x20003bd8
    ab58:	00003a8f 	.word	0x00003a8f
    ab5c:	0000bb49 	.word	0x0000bb49

0000ab60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    ab60:	b580      	push	{r7, lr}
    ab62:	b082      	sub	sp, #8
    ab64:	af00      	add	r7, sp, #0
    ab66:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
    ab68:	687b      	ldr	r3, [r7, #4]
    ab6a:	2b00      	cmp	r3, #0
    ab6c:	d001      	beq.n	ab72 <vPortFree+0x12>
    ab6e:	b672      	cpsid	i
    ab70:	e7fe      	b.n	ab70 <vPortFree+0x10>
}
    ab72:	46c0      	nop			; (mov r8, r8)
    ab74:	46bd      	mov	sp, r7
    ab76:	b002      	add	sp, #8
    ab78:	bd80      	pop	{r7, pc}
    ab7a:	46c0      	nop			; (mov r8, r8)

0000ab7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    ab7c:	b580      	push	{r7, lr}
    ab7e:	b084      	sub	sp, #16
    ab80:	af00      	add	r7, sp, #0
    ab82:	6078      	str	r0, [r7, #4]
    ab84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    ab86:	687b      	ldr	r3, [r7, #4]
    ab88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
    ab8a:	68fb      	ldr	r3, [r7, #12]
    ab8c:	2b00      	cmp	r3, #0
    ab8e:	d101      	bne.n	ab94 <xQueueGenericReset+0x18>
    ab90:	b672      	cpsid	i
    ab92:	e7fe      	b.n	ab92 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
    ab94:	4b23      	ldr	r3, [pc, #140]	; (ac24 <xQueueGenericReset+0xa8>)
    ab96:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    ab98:	68fb      	ldr	r3, [r7, #12]
    ab9a:	681a      	ldr	r2, [r3, #0]
    ab9c:	68fb      	ldr	r3, [r7, #12]
    ab9e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    aba0:	68fb      	ldr	r3, [r7, #12]
    aba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    aba4:	434b      	muls	r3, r1
    aba6:	18d2      	adds	r2, r2, r3
    aba8:	68fb      	ldr	r3, [r7, #12]
    abaa:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    abac:	68fb      	ldr	r3, [r7, #12]
    abae:	2200      	movs	r2, #0
    abb0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    abb2:	68fb      	ldr	r3, [r7, #12]
    abb4:	681a      	ldr	r2, [r3, #0]
    abb6:	68fb      	ldr	r3, [r7, #12]
    abb8:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    abba:	68fb      	ldr	r3, [r7, #12]
    abbc:	681a      	ldr	r2, [r3, #0]
    abbe:	68fb      	ldr	r3, [r7, #12]
    abc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    abc2:	1e59      	subs	r1, r3, #1
    abc4:	68fb      	ldr	r3, [r7, #12]
    abc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    abc8:	434b      	muls	r3, r1
    abca:	18d2      	adds	r2, r2, r3
    abcc:	68fb      	ldr	r3, [r7, #12]
    abce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    abd0:	68fb      	ldr	r3, [r7, #12]
    abd2:	2244      	movs	r2, #68	; 0x44
    abd4:	21ff      	movs	r1, #255	; 0xff
    abd6:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
    abd8:	68fb      	ldr	r3, [r7, #12]
    abda:	2245      	movs	r2, #69	; 0x45
    abdc:	21ff      	movs	r1, #255	; 0xff
    abde:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
    abe0:	683b      	ldr	r3, [r7, #0]
    abe2:	2b00      	cmp	r3, #0
    abe4:	d10d      	bne.n	ac02 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    abe6:	68fb      	ldr	r3, [r7, #12]
    abe8:	691b      	ldr	r3, [r3, #16]
    abea:	2b00      	cmp	r3, #0
    abec:	d013      	beq.n	ac16 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    abee:	68fb      	ldr	r3, [r7, #12]
    abf0:	3310      	adds	r3, #16
    abf2:	0018      	movs	r0, r3
    abf4:	4b0c      	ldr	r3, [pc, #48]	; (ac28 <xQueueGenericReset+0xac>)
    abf6:	4798      	blx	r3
    abf8:	1e03      	subs	r3, r0, #0
    abfa:	d00c      	beq.n	ac16 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
    abfc:	4b0b      	ldr	r3, [pc, #44]	; (ac2c <xQueueGenericReset+0xb0>)
    abfe:	4798      	blx	r3
    ac00:	e009      	b.n	ac16 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    ac02:	68fb      	ldr	r3, [r7, #12]
    ac04:	3310      	adds	r3, #16
    ac06:	0018      	movs	r0, r3
    ac08:	4b09      	ldr	r3, [pc, #36]	; (ac30 <xQueueGenericReset+0xb4>)
    ac0a:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    ac0c:	68fb      	ldr	r3, [r7, #12]
    ac0e:	3324      	adds	r3, #36	; 0x24
    ac10:	0018      	movs	r0, r3
    ac12:	4b07      	ldr	r3, [pc, #28]	; (ac30 <xQueueGenericReset+0xb4>)
    ac14:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
    ac16:	4b07      	ldr	r3, [pc, #28]	; (ac34 <xQueueGenericReset+0xb8>)
    ac18:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    ac1a:	2301      	movs	r3, #1
}
    ac1c:	0018      	movs	r0, r3
    ac1e:	46bd      	mov	sp, r7
    ac20:	b004      	add	sp, #16
    ac22:	bd80      	pop	{r7, pc}
    ac24:	0000a9b9 	.word	0x0000a9b9
    ac28:	0000bf51 	.word	0x0000bf51
    ac2c:	0000a999 	.word	0x0000a999
    ac30:	0000a745 	.word	0x0000a745
    ac34:	0000a9dd 	.word	0x0000a9dd

0000ac38 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    ac38:	b590      	push	{r4, r7, lr}
    ac3a:	b08b      	sub	sp, #44	; 0x2c
    ac3c:	af02      	add	r7, sp, #8
    ac3e:	60f8      	str	r0, [r7, #12]
    ac40:	60b9      	str	r1, [r7, #8]
    ac42:	1dfb      	adds	r3, r7, #7
    ac44:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    ac46:	68fb      	ldr	r3, [r7, #12]
    ac48:	2b00      	cmp	r3, #0
    ac4a:	d101      	bne.n	ac50 <xQueueGenericCreate+0x18>
    ac4c:	b672      	cpsid	i
    ac4e:	e7fe      	b.n	ac4e <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
    ac50:	68bb      	ldr	r3, [r7, #8]
    ac52:	2b00      	cmp	r3, #0
    ac54:	d102      	bne.n	ac5c <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    ac56:	2300      	movs	r3, #0
    ac58:	61fb      	str	r3, [r7, #28]
    ac5a:	e003      	b.n	ac64 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    ac5c:	68fb      	ldr	r3, [r7, #12]
    ac5e:	68ba      	ldr	r2, [r7, #8]
    ac60:	4353      	muls	r3, r2
    ac62:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    ac64:	69fb      	ldr	r3, [r7, #28]
    ac66:	334c      	adds	r3, #76	; 0x4c
    ac68:	0018      	movs	r0, r3
    ac6a:	4b0c      	ldr	r3, [pc, #48]	; (ac9c <xQueueGenericCreate+0x64>)
    ac6c:	4798      	blx	r3
    ac6e:	0003      	movs	r3, r0
    ac70:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
    ac72:	69bb      	ldr	r3, [r7, #24]
    ac74:	2b00      	cmp	r3, #0
    ac76:	d00c      	beq.n	ac92 <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    ac78:	69bb      	ldr	r3, [r7, #24]
    ac7a:	334c      	adds	r3, #76	; 0x4c
    ac7c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    ac7e:	1dfb      	adds	r3, r7, #7
    ac80:	781c      	ldrb	r4, [r3, #0]
    ac82:	697a      	ldr	r2, [r7, #20]
    ac84:	68b9      	ldr	r1, [r7, #8]
    ac86:	68f8      	ldr	r0, [r7, #12]
    ac88:	69bb      	ldr	r3, [r7, #24]
    ac8a:	9300      	str	r3, [sp, #0]
    ac8c:	0023      	movs	r3, r4
    ac8e:	4c04      	ldr	r4, [pc, #16]	; (aca0 <xQueueGenericCreate+0x68>)
    ac90:	47a0      	blx	r4
		}

		return pxNewQueue;
    ac92:	69bb      	ldr	r3, [r7, #24]
	}
    ac94:	0018      	movs	r0, r3
    ac96:	46bd      	mov	sp, r7
    ac98:	b009      	add	sp, #36	; 0x24
    ac9a:	bd90      	pop	{r4, r7, pc}
    ac9c:	0000aacd 	.word	0x0000aacd
    aca0:	0000aca5 	.word	0x0000aca5

0000aca4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    aca4:	b580      	push	{r7, lr}
    aca6:	b084      	sub	sp, #16
    aca8:	af00      	add	r7, sp, #0
    acaa:	60f8      	str	r0, [r7, #12]
    acac:	60b9      	str	r1, [r7, #8]
    acae:	607a      	str	r2, [r7, #4]
    acb0:	001a      	movs	r2, r3
    acb2:	1cfb      	adds	r3, r7, #3
    acb4:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    acb6:	68bb      	ldr	r3, [r7, #8]
    acb8:	2b00      	cmp	r3, #0
    acba:	d103      	bne.n	acc4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    acbc:	69bb      	ldr	r3, [r7, #24]
    acbe:	69ba      	ldr	r2, [r7, #24]
    acc0:	601a      	str	r2, [r3, #0]
    acc2:	e002      	b.n	acca <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    acc4:	69bb      	ldr	r3, [r7, #24]
    acc6:	687a      	ldr	r2, [r7, #4]
    acc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    acca:	69bb      	ldr	r3, [r7, #24]
    accc:	68fa      	ldr	r2, [r7, #12]
    acce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    acd0:	69bb      	ldr	r3, [r7, #24]
    acd2:	68ba      	ldr	r2, [r7, #8]
    acd4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    acd6:	69bb      	ldr	r3, [r7, #24]
    acd8:	2101      	movs	r1, #1
    acda:	0018      	movs	r0, r3
    acdc:	4b04      	ldr	r3, [pc, #16]	; (acf0 <prvInitialiseNewQueue+0x4c>)
    acde:	4798      	blx	r3
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
    ace0:	69bb      	ldr	r3, [r7, #24]
    ace2:	2200      	movs	r2, #0
    ace4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    ace6:	46c0      	nop			; (mov r8, r8)
    ace8:	46bd      	mov	sp, r7
    acea:	b004      	add	sp, #16
    acec:	bd80      	pop	{r7, pc}
    acee:	46c0      	nop			; (mov r8, r8)
    acf0:	0000ab7d 	.word	0x0000ab7d

0000acf4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    acf4:	b590      	push	{r4, r7, lr}
    acf6:	b083      	sub	sp, #12
    acf8:	af00      	add	r7, sp, #0
    acfa:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    acfc:	687b      	ldr	r3, [r7, #4]
    acfe:	2b00      	cmp	r3, #0
    ad00:	d00e      	beq.n	ad20 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    ad02:	687b      	ldr	r3, [r7, #4]
    ad04:	2200      	movs	r2, #0
    ad06:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    ad08:	687b      	ldr	r3, [r7, #4]
    ad0a:	2200      	movs	r2, #0
    ad0c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
    ad0e:	687b      	ldr	r3, [r7, #4]
    ad10:	2200      	movs	r2, #0
    ad12:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    ad14:	6878      	ldr	r0, [r7, #4]
    ad16:	2300      	movs	r3, #0
    ad18:	2200      	movs	r2, #0
    ad1a:	2100      	movs	r1, #0
    ad1c:	4c02      	ldr	r4, [pc, #8]	; (ad28 <prvInitialiseMutex+0x34>)
    ad1e:	47a0      	blx	r4
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    ad20:	46c0      	nop			; (mov r8, r8)
    ad22:	46bd      	mov	sp, r7
    ad24:	b003      	add	sp, #12
    ad26:	bd90      	pop	{r4, r7, pc}
    ad28:	0000ad6d 	.word	0x0000ad6d

0000ad2c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    ad2c:	b580      	push	{r7, lr}
    ad2e:	b086      	sub	sp, #24
    ad30:	af00      	add	r7, sp, #0
    ad32:	0002      	movs	r2, r0
    ad34:	1dfb      	adds	r3, r7, #7
    ad36:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    ad38:	2301      	movs	r3, #1
    ad3a:	617b      	str	r3, [r7, #20]
    ad3c:	2300      	movs	r3, #0
    ad3e:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    ad40:	1dfb      	adds	r3, r7, #7
    ad42:	781a      	ldrb	r2, [r3, #0]
    ad44:	6939      	ldr	r1, [r7, #16]
    ad46:	697b      	ldr	r3, [r7, #20]
    ad48:	0018      	movs	r0, r3
    ad4a:	4b06      	ldr	r3, [pc, #24]	; (ad64 <xQueueCreateMutex+0x38>)
    ad4c:	4798      	blx	r3
    ad4e:	0003      	movs	r3, r0
    ad50:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
    ad52:	68fb      	ldr	r3, [r7, #12]
    ad54:	0018      	movs	r0, r3
    ad56:	4b04      	ldr	r3, [pc, #16]	; (ad68 <xQueueCreateMutex+0x3c>)
    ad58:	4798      	blx	r3

		return pxNewQueue;
    ad5a:	68fb      	ldr	r3, [r7, #12]
	}
    ad5c:	0018      	movs	r0, r3
    ad5e:	46bd      	mov	sp, r7
    ad60:	b006      	add	sp, #24
    ad62:	bd80      	pop	{r7, pc}
    ad64:	0000ac39 	.word	0x0000ac39
    ad68:	0000acf5 	.word	0x0000acf5

0000ad6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    ad6c:	b580      	push	{r7, lr}
    ad6e:	b08a      	sub	sp, #40	; 0x28
    ad70:	af00      	add	r7, sp, #0
    ad72:	60f8      	str	r0, [r7, #12]
    ad74:	60b9      	str	r1, [r7, #8]
    ad76:	607a      	str	r2, [r7, #4]
    ad78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    ad7a:	2300      	movs	r3, #0
    ad7c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    ad7e:	68fb      	ldr	r3, [r7, #12]
    ad80:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
    ad82:	6a3b      	ldr	r3, [r7, #32]
    ad84:	2b00      	cmp	r3, #0
    ad86:	d101      	bne.n	ad8c <xQueueGenericSend+0x20>
    ad88:	b672      	cpsid	i
    ad8a:	e7fe      	b.n	ad8a <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    ad8c:	68bb      	ldr	r3, [r7, #8]
    ad8e:	2b00      	cmp	r3, #0
    ad90:	d103      	bne.n	ad9a <xQueueGenericSend+0x2e>
    ad92:	6a3b      	ldr	r3, [r7, #32]
    ad94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ad96:	2b00      	cmp	r3, #0
    ad98:	d101      	bne.n	ad9e <xQueueGenericSend+0x32>
    ad9a:	2301      	movs	r3, #1
    ad9c:	e000      	b.n	ada0 <xQueueGenericSend+0x34>
    ad9e:	2300      	movs	r3, #0
    ada0:	2b00      	cmp	r3, #0
    ada2:	d101      	bne.n	ada8 <xQueueGenericSend+0x3c>
    ada4:	b672      	cpsid	i
    ada6:	e7fe      	b.n	ada6 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    ada8:	683b      	ldr	r3, [r7, #0]
    adaa:	2b02      	cmp	r3, #2
    adac:	d103      	bne.n	adb6 <xQueueGenericSend+0x4a>
    adae:	6a3b      	ldr	r3, [r7, #32]
    adb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    adb2:	2b01      	cmp	r3, #1
    adb4:	d101      	bne.n	adba <xQueueGenericSend+0x4e>
    adb6:	2301      	movs	r3, #1
    adb8:	e000      	b.n	adbc <xQueueGenericSend+0x50>
    adba:	2300      	movs	r3, #0
    adbc:	2b00      	cmp	r3, #0
    adbe:	d101      	bne.n	adc4 <xQueueGenericSend+0x58>
    adc0:	b672      	cpsid	i
    adc2:	e7fe      	b.n	adc2 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    adc4:	4b53      	ldr	r3, [pc, #332]	; (af14 <xQueueGenericSend+0x1a8>)
    adc6:	4798      	blx	r3
    adc8:	1e03      	subs	r3, r0, #0
    adca:	d102      	bne.n	add2 <xQueueGenericSend+0x66>
    adcc:	687b      	ldr	r3, [r7, #4]
    adce:	2b00      	cmp	r3, #0
    add0:	d101      	bne.n	add6 <xQueueGenericSend+0x6a>
    add2:	2301      	movs	r3, #1
    add4:	e000      	b.n	add8 <xQueueGenericSend+0x6c>
    add6:	2300      	movs	r3, #0
    add8:	2b00      	cmp	r3, #0
    adda:	d101      	bne.n	ade0 <xQueueGenericSend+0x74>
    addc:	b672      	cpsid	i
    adde:	e7fe      	b.n	adde <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    ade0:	4b4d      	ldr	r3, [pc, #308]	; (af18 <xQueueGenericSend+0x1ac>)
    ade2:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    ade4:	6a3b      	ldr	r3, [r7, #32]
    ade6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    ade8:	6a3b      	ldr	r3, [r7, #32]
    adea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    adec:	429a      	cmp	r2, r3
    adee:	d302      	bcc.n	adf6 <xQueueGenericSend+0x8a>
    adf0:	683b      	ldr	r3, [r7, #0]
    adf2:	2b02      	cmp	r3, #2
    adf4:	d12d      	bne.n	ae52 <xQueueGenericSend+0xe6>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    adf6:	683a      	ldr	r2, [r7, #0]
    adf8:	68b9      	ldr	r1, [r7, #8]
    adfa:	6a3b      	ldr	r3, [r7, #32]
    adfc:	0018      	movs	r0, r3
    adfe:	4b47      	ldr	r3, [pc, #284]	; (af1c <xQueueGenericSend+0x1b0>)
    ae00:	4798      	blx	r3
    ae02:	0003      	movs	r3, r0
    ae04:	61fb      	str	r3, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    ae06:	6a3b      	ldr	r3, [r7, #32]
    ae08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    ae0a:	2b00      	cmp	r3, #0
    ae0c:	d00a      	beq.n	ae24 <xQueueGenericSend+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    ae0e:	683a      	ldr	r2, [r7, #0]
    ae10:	6a3b      	ldr	r3, [r7, #32]
    ae12:	0011      	movs	r1, r2
    ae14:	0018      	movs	r0, r3
    ae16:	4b42      	ldr	r3, [pc, #264]	; (af20 <xQueueGenericSend+0x1b4>)
    ae18:	4798      	blx	r3
    ae1a:	1e03      	subs	r3, r0, #0
    ae1c:	d015      	beq.n	ae4a <xQueueGenericSend+0xde>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
    ae1e:	4b41      	ldr	r3, [pc, #260]	; (af24 <xQueueGenericSend+0x1b8>)
    ae20:	4798      	blx	r3
    ae22:	e012      	b.n	ae4a <xQueueGenericSend+0xde>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    ae24:	6a3b      	ldr	r3, [r7, #32]
    ae26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    ae28:	2b00      	cmp	r3, #0
    ae2a:	d009      	beq.n	ae40 <xQueueGenericSend+0xd4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    ae2c:	6a3b      	ldr	r3, [r7, #32]
    ae2e:	3324      	adds	r3, #36	; 0x24
    ae30:	0018      	movs	r0, r3
    ae32:	4b3d      	ldr	r3, [pc, #244]	; (af28 <xQueueGenericSend+0x1bc>)
    ae34:	4798      	blx	r3
    ae36:	1e03      	subs	r3, r0, #0
    ae38:	d007      	beq.n	ae4a <xQueueGenericSend+0xde>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
    ae3a:	4b3a      	ldr	r3, [pc, #232]	; (af24 <xQueueGenericSend+0x1b8>)
    ae3c:	4798      	blx	r3
    ae3e:	e004      	b.n	ae4a <xQueueGenericSend+0xde>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
    ae40:	69fb      	ldr	r3, [r7, #28]
    ae42:	2b00      	cmp	r3, #0
    ae44:	d001      	beq.n	ae4a <xQueueGenericSend+0xde>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
    ae46:	4b37      	ldr	r3, [pc, #220]	; (af24 <xQueueGenericSend+0x1b8>)
    ae48:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    ae4a:	4b38      	ldr	r3, [pc, #224]	; (af2c <xQueueGenericSend+0x1c0>)
    ae4c:	4798      	blx	r3
				return pdPASS;
    ae4e:	2301      	movs	r3, #1
    ae50:	e05c      	b.n	af0c <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    ae52:	687b      	ldr	r3, [r7, #4]
    ae54:	2b00      	cmp	r3, #0
    ae56:	d103      	bne.n	ae60 <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    ae58:	4b34      	ldr	r3, [pc, #208]	; (af2c <xQueueGenericSend+0x1c0>)
    ae5a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    ae5c:	2300      	movs	r3, #0
    ae5e:	e055      	b.n	af0c <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
    ae60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ae62:	2b00      	cmp	r3, #0
    ae64:	d106      	bne.n	ae74 <xQueueGenericSend+0x108>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    ae66:	2314      	movs	r3, #20
    ae68:	18fb      	adds	r3, r7, r3
    ae6a:	0018      	movs	r0, r3
    ae6c:	4b30      	ldr	r3, [pc, #192]	; (af30 <xQueueGenericSend+0x1c4>)
    ae6e:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    ae70:	2301      	movs	r3, #1
    ae72:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    ae74:	4b2d      	ldr	r3, [pc, #180]	; (af2c <xQueueGenericSend+0x1c0>)
    ae76:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    ae78:	4b2e      	ldr	r3, [pc, #184]	; (af34 <xQueueGenericSend+0x1c8>)
    ae7a:	4798      	blx	r3
		prvLockQueue( pxQueue );
    ae7c:	4b26      	ldr	r3, [pc, #152]	; (af18 <xQueueGenericSend+0x1ac>)
    ae7e:	4798      	blx	r3
    ae80:	6a3b      	ldr	r3, [r7, #32]
    ae82:	2244      	movs	r2, #68	; 0x44
    ae84:	5c9b      	ldrb	r3, [r3, r2]
    ae86:	b25b      	sxtb	r3, r3
    ae88:	3301      	adds	r3, #1
    ae8a:	d103      	bne.n	ae94 <xQueueGenericSend+0x128>
    ae8c:	6a3b      	ldr	r3, [r7, #32]
    ae8e:	2244      	movs	r2, #68	; 0x44
    ae90:	2100      	movs	r1, #0
    ae92:	5499      	strb	r1, [r3, r2]
    ae94:	6a3b      	ldr	r3, [r7, #32]
    ae96:	2245      	movs	r2, #69	; 0x45
    ae98:	5c9b      	ldrb	r3, [r3, r2]
    ae9a:	b25b      	sxtb	r3, r3
    ae9c:	3301      	adds	r3, #1
    ae9e:	d103      	bne.n	aea8 <xQueueGenericSend+0x13c>
    aea0:	6a3b      	ldr	r3, [r7, #32]
    aea2:	2245      	movs	r2, #69	; 0x45
    aea4:	2100      	movs	r1, #0
    aea6:	5499      	strb	r1, [r3, r2]
    aea8:	4b20      	ldr	r3, [pc, #128]	; (af2c <xQueueGenericSend+0x1c0>)
    aeaa:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    aeac:	1d3a      	adds	r2, r7, #4
    aeae:	2314      	movs	r3, #20
    aeb0:	18fb      	adds	r3, r7, r3
    aeb2:	0011      	movs	r1, r2
    aeb4:	0018      	movs	r0, r3
    aeb6:	4b20      	ldr	r3, [pc, #128]	; (af38 <xQueueGenericSend+0x1cc>)
    aeb8:	4798      	blx	r3
    aeba:	1e03      	subs	r3, r0, #0
    aebc:	d11f      	bne.n	aefe <xQueueGenericSend+0x192>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    aebe:	6a3b      	ldr	r3, [r7, #32]
    aec0:	0018      	movs	r0, r3
    aec2:	4b1e      	ldr	r3, [pc, #120]	; (af3c <xQueueGenericSend+0x1d0>)
    aec4:	4798      	blx	r3
    aec6:	1e03      	subs	r3, r0, #0
    aec8:	d012      	beq.n	aef0 <xQueueGenericSend+0x184>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    aeca:	6a3b      	ldr	r3, [r7, #32]
    aecc:	3310      	adds	r3, #16
    aece:	687a      	ldr	r2, [r7, #4]
    aed0:	0011      	movs	r1, r2
    aed2:	0018      	movs	r0, r3
    aed4:	4b1a      	ldr	r3, [pc, #104]	; (af40 <xQueueGenericSend+0x1d4>)
    aed6:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    aed8:	6a3b      	ldr	r3, [r7, #32]
    aeda:	0018      	movs	r0, r3
    aedc:	4b19      	ldr	r3, [pc, #100]	; (af44 <xQueueGenericSend+0x1d8>)
    aede:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    aee0:	4b19      	ldr	r3, [pc, #100]	; (af48 <xQueueGenericSend+0x1dc>)
    aee2:	4798      	blx	r3
    aee4:	1e03      	subs	r3, r0, #0
    aee6:	d000      	beq.n	aeea <xQueueGenericSend+0x17e>
    aee8:	e77a      	b.n	ade0 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
    aeea:	4b0e      	ldr	r3, [pc, #56]	; (af24 <xQueueGenericSend+0x1b8>)
    aeec:	4798      	blx	r3
    aeee:	e777      	b.n	ade0 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    aef0:	6a3b      	ldr	r3, [r7, #32]
    aef2:	0018      	movs	r0, r3
    aef4:	4b13      	ldr	r3, [pc, #76]	; (af44 <xQueueGenericSend+0x1d8>)
    aef6:	4798      	blx	r3
				( void ) xTaskResumeAll();
    aef8:	4b13      	ldr	r3, [pc, #76]	; (af48 <xQueueGenericSend+0x1dc>)
    aefa:	4798      	blx	r3
    aefc:	e770      	b.n	ade0 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    aefe:	6a3b      	ldr	r3, [r7, #32]
    af00:	0018      	movs	r0, r3
    af02:	4b10      	ldr	r3, [pc, #64]	; (af44 <xQueueGenericSend+0x1d8>)
    af04:	4798      	blx	r3
			( void ) xTaskResumeAll();
    af06:	4b10      	ldr	r3, [pc, #64]	; (af48 <xQueueGenericSend+0x1dc>)
    af08:	4798      	blx	r3

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    af0a:	2300      	movs	r3, #0
		}
	}
}
    af0c:	0018      	movs	r0, r3
    af0e:	46bd      	mov	sp, r7
    af10:	b00a      	add	sp, #40	; 0x28
    af12:	bd80      	pop	{r7, pc}
    af14:	0000c2a5 	.word	0x0000c2a5
    af18:	0000a9b9 	.word	0x0000a9b9
    af1c:	0000b371 	.word	0x0000b371
    af20:	0000b6c5 	.word	0x0000b6c5
    af24:	0000a999 	.word	0x0000a999
    af28:	0000bf51 	.word	0x0000bf51
    af2c:	0000a9dd 	.word	0x0000a9dd
    af30:	0000c011 	.word	0x0000c011
    af34:	0000bb31 	.word	0x0000bb31
    af38:	0000c045 	.word	0x0000c045
    af3c:	0000b5c5 	.word	0x0000b5c5
    af40:	0000beb9 	.word	0x0000beb9
    af44:	0000b4a1 	.word	0x0000b4a1
    af48:	0000bb49 	.word	0x0000bb49

0000af4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    af4c:	b580      	push	{r7, lr}
    af4e:	b088      	sub	sp, #32
    af50:	af00      	add	r7, sp, #0
    af52:	60f8      	str	r0, [r7, #12]
    af54:	60b9      	str	r1, [r7, #8]
    af56:	607a      	str	r2, [r7, #4]
    af58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    af5a:	68fb      	ldr	r3, [r7, #12]
    af5c:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    af5e:	69bb      	ldr	r3, [r7, #24]
    af60:	2b00      	cmp	r3, #0
    af62:	d101      	bne.n	af68 <xQueueGenericSendFromISR+0x1c>
    af64:	b672      	cpsid	i
    af66:	e7fe      	b.n	af66 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    af68:	68bb      	ldr	r3, [r7, #8]
    af6a:	2b00      	cmp	r3, #0
    af6c:	d103      	bne.n	af76 <xQueueGenericSendFromISR+0x2a>
    af6e:	69bb      	ldr	r3, [r7, #24]
    af70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    af72:	2b00      	cmp	r3, #0
    af74:	d101      	bne.n	af7a <xQueueGenericSendFromISR+0x2e>
    af76:	2301      	movs	r3, #1
    af78:	e000      	b.n	af7c <xQueueGenericSendFromISR+0x30>
    af7a:	2300      	movs	r3, #0
    af7c:	2b00      	cmp	r3, #0
    af7e:	d101      	bne.n	af84 <xQueueGenericSendFromISR+0x38>
    af80:	b672      	cpsid	i
    af82:	e7fe      	b.n	af82 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    af84:	683b      	ldr	r3, [r7, #0]
    af86:	2b02      	cmp	r3, #2
    af88:	d103      	bne.n	af92 <xQueueGenericSendFromISR+0x46>
    af8a:	69bb      	ldr	r3, [r7, #24]
    af8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    af8e:	2b01      	cmp	r3, #1
    af90:	d101      	bne.n	af96 <xQueueGenericSendFromISR+0x4a>
    af92:	2301      	movs	r3, #1
    af94:	e000      	b.n	af98 <xQueueGenericSendFromISR+0x4c>
    af96:	2300      	movs	r3, #0
    af98:	2b00      	cmp	r3, #0
    af9a:	d101      	bne.n	afa0 <xQueueGenericSendFromISR+0x54>
    af9c:	b672      	cpsid	i
    af9e:	e7fe      	b.n	af9e <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    afa0:	4b2d      	ldr	r3, [pc, #180]	; (b058 <xQueueGenericSendFromISR+0x10c>)
    afa2:	4798      	blx	r3
    afa4:	0003      	movs	r3, r0
    afa6:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    afa8:	69bb      	ldr	r3, [r7, #24]
    afaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    afac:	69bb      	ldr	r3, [r7, #24]
    afae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    afb0:	429a      	cmp	r2, r3
    afb2:	d302      	bcc.n	afba <xQueueGenericSendFromISR+0x6e>
    afb4:	683b      	ldr	r3, [r7, #0]
    afb6:	2b02      	cmp	r3, #2
    afb8:	d142      	bne.n	b040 <xQueueGenericSendFromISR+0xf4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    afba:	2313      	movs	r3, #19
    afbc:	18fb      	adds	r3, r7, r3
    afbe:	69ba      	ldr	r2, [r7, #24]
    afc0:	2145      	movs	r1, #69	; 0x45
    afc2:	5c52      	ldrb	r2, [r2, r1]
    afc4:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    afc6:	683a      	ldr	r2, [r7, #0]
    afc8:	68b9      	ldr	r1, [r7, #8]
    afca:	69bb      	ldr	r3, [r7, #24]
    afcc:	0018      	movs	r0, r3
    afce:	4b23      	ldr	r3, [pc, #140]	; (b05c <xQueueGenericSendFromISR+0x110>)
    afd0:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    afd2:	2313      	movs	r3, #19
    afd4:	18fb      	adds	r3, r7, r3
    afd6:	781b      	ldrb	r3, [r3, #0]
    afd8:	b25b      	sxtb	r3, r3
    afda:	3301      	adds	r3, #1
    afdc:	d124      	bne.n	b028 <xQueueGenericSendFromISR+0xdc>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    afde:	69bb      	ldr	r3, [r7, #24]
    afe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    afe2:	2b00      	cmp	r3, #0
    afe4:	d00e      	beq.n	b004 <xQueueGenericSendFromISR+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    afe6:	683a      	ldr	r2, [r7, #0]
    afe8:	69bb      	ldr	r3, [r7, #24]
    afea:	0011      	movs	r1, r2
    afec:	0018      	movs	r0, r3
    afee:	4b1c      	ldr	r3, [pc, #112]	; (b060 <xQueueGenericSendFromISR+0x114>)
    aff0:	4798      	blx	r3
    aff2:	1e03      	subs	r3, r0, #0
    aff4:	d021      	beq.n	b03a <xQueueGenericSendFromISR+0xee>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    aff6:	687b      	ldr	r3, [r7, #4]
    aff8:	2b00      	cmp	r3, #0
    affa:	d01e      	beq.n	b03a <xQueueGenericSendFromISR+0xee>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    affc:	687b      	ldr	r3, [r7, #4]
    affe:	2201      	movs	r2, #1
    b000:	601a      	str	r2, [r3, #0]
    b002:	e01a      	b.n	b03a <xQueueGenericSendFromISR+0xee>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    b004:	69bb      	ldr	r3, [r7, #24]
    b006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b008:	2b00      	cmp	r3, #0
    b00a:	d016      	beq.n	b03a <xQueueGenericSendFromISR+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    b00c:	69bb      	ldr	r3, [r7, #24]
    b00e:	3324      	adds	r3, #36	; 0x24
    b010:	0018      	movs	r0, r3
    b012:	4b14      	ldr	r3, [pc, #80]	; (b064 <xQueueGenericSendFromISR+0x118>)
    b014:	4798      	blx	r3
    b016:	1e03      	subs	r3, r0, #0
    b018:	d00f      	beq.n	b03a <xQueueGenericSendFromISR+0xee>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    b01a:	687b      	ldr	r3, [r7, #4]
    b01c:	2b00      	cmp	r3, #0
    b01e:	d00c      	beq.n	b03a <xQueueGenericSendFromISR+0xee>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    b020:	687b      	ldr	r3, [r7, #4]
    b022:	2201      	movs	r2, #1
    b024:	601a      	str	r2, [r3, #0]
    b026:	e008      	b.n	b03a <xQueueGenericSendFromISR+0xee>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    b028:	2313      	movs	r3, #19
    b02a:	18fb      	adds	r3, r7, r3
    b02c:	781b      	ldrb	r3, [r3, #0]
    b02e:	3301      	adds	r3, #1
    b030:	b2db      	uxtb	r3, r3
    b032:	b259      	sxtb	r1, r3
    b034:	69bb      	ldr	r3, [r7, #24]
    b036:	2245      	movs	r2, #69	; 0x45
    b038:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
    b03a:	2301      	movs	r3, #1
    b03c:	61fb      	str	r3, [r7, #28]
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
    b03e:	e001      	b.n	b044 <xQueueGenericSendFromISR+0xf8>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    b040:	2300      	movs	r3, #0
    b042:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    b044:	697b      	ldr	r3, [r7, #20]
    b046:	0018      	movs	r0, r3
    b048:	4b07      	ldr	r3, [pc, #28]	; (b068 <xQueueGenericSendFromISR+0x11c>)
    b04a:	4798      	blx	r3

	return xReturn;
    b04c:	69fb      	ldr	r3, [r7, #28]
}
    b04e:	0018      	movs	r0, r3
    b050:	46bd      	mov	sp, r7
    b052:	b008      	add	sp, #32
    b054:	bd80      	pop	{r7, pc}
    b056:	46c0      	nop			; (mov r8, r8)
    b058:	0000aa0d 	.word	0x0000aa0d
    b05c:	0000b371 	.word	0x0000b371
    b060:	0000b6c5 	.word	0x0000b6c5
    b064:	0000bf51 	.word	0x0000bf51
    b068:	0000aa19 	.word	0x0000aa19

0000b06c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    b06c:	b580      	push	{r7, lr}
    b06e:	b088      	sub	sp, #32
    b070:	af00      	add	r7, sp, #0
    b072:	6078      	str	r0, [r7, #4]
    b074:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    b076:	687b      	ldr	r3, [r7, #4]
    b078:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    b07a:	69bb      	ldr	r3, [r7, #24]
    b07c:	2b00      	cmp	r3, #0
    b07e:	d101      	bne.n	b084 <xQueueGiveFromISR+0x18>
    b080:	b672      	cpsid	i
    b082:	e7fe      	b.n	b082 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    b084:	69bb      	ldr	r3, [r7, #24]
    b086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b088:	2b00      	cmp	r3, #0
    b08a:	d001      	beq.n	b090 <xQueueGiveFromISR+0x24>
    b08c:	b672      	cpsid	i
    b08e:	e7fe      	b.n	b08e <xQueueGiveFromISR+0x22>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
    b090:	69bb      	ldr	r3, [r7, #24]
    b092:	681b      	ldr	r3, [r3, #0]
    b094:	2b00      	cmp	r3, #0
    b096:	d103      	bne.n	b0a0 <xQueueGiveFromISR+0x34>
    b098:	69bb      	ldr	r3, [r7, #24]
    b09a:	685b      	ldr	r3, [r3, #4]
    b09c:	2b00      	cmp	r3, #0
    b09e:	d101      	bne.n	b0a4 <xQueueGiveFromISR+0x38>
    b0a0:	2301      	movs	r3, #1
    b0a2:	e000      	b.n	b0a6 <xQueueGiveFromISR+0x3a>
    b0a4:	2300      	movs	r3, #0
    b0a6:	2b00      	cmp	r3, #0
    b0a8:	d101      	bne.n	b0ae <xQueueGiveFromISR+0x42>
    b0aa:	b672      	cpsid	i
    b0ac:	e7fe      	b.n	b0ac <xQueueGiveFromISR+0x40>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    b0ae:	4b2b      	ldr	r3, [pc, #172]	; (b15c <xQueueGiveFromISR+0xf0>)
    b0b0:	4798      	blx	r3
    b0b2:	0003      	movs	r3, r0
    b0b4:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    b0b6:	69bb      	ldr	r3, [r7, #24]
    b0b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    b0ba:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    b0bc:	69bb      	ldr	r3, [r7, #24]
    b0be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    b0c0:	693b      	ldr	r3, [r7, #16]
    b0c2:	429a      	cmp	r2, r3
    b0c4:	d93f      	bls.n	b146 <xQueueGiveFromISR+0xda>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    b0c6:	230f      	movs	r3, #15
    b0c8:	18fb      	adds	r3, r7, r3
    b0ca:	69ba      	ldr	r2, [r7, #24]
    b0cc:	2145      	movs	r1, #69	; 0x45
    b0ce:	5c52      	ldrb	r2, [r2, r1]
    b0d0:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
    b0d2:	693b      	ldr	r3, [r7, #16]
    b0d4:	1c5a      	adds	r2, r3, #1
    b0d6:	69bb      	ldr	r3, [r7, #24]
    b0d8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    b0da:	230f      	movs	r3, #15
    b0dc:	18fb      	adds	r3, r7, r3
    b0de:	781b      	ldrb	r3, [r3, #0]
    b0e0:	b25b      	sxtb	r3, r3
    b0e2:	3301      	adds	r3, #1
    b0e4:	d123      	bne.n	b12e <xQueueGiveFromISR+0xc2>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    b0e6:	69bb      	ldr	r3, [r7, #24]
    b0e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    b0ea:	2b00      	cmp	r3, #0
    b0ec:	d00d      	beq.n	b10a <xQueueGiveFromISR+0x9e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    b0ee:	69bb      	ldr	r3, [r7, #24]
    b0f0:	2100      	movs	r1, #0
    b0f2:	0018      	movs	r0, r3
    b0f4:	4b1a      	ldr	r3, [pc, #104]	; (b160 <xQueueGiveFromISR+0xf4>)
    b0f6:	4798      	blx	r3
    b0f8:	1e03      	subs	r3, r0, #0
    b0fa:	d021      	beq.n	b140 <xQueueGiveFromISR+0xd4>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    b0fc:	683b      	ldr	r3, [r7, #0]
    b0fe:	2b00      	cmp	r3, #0
    b100:	d01e      	beq.n	b140 <xQueueGiveFromISR+0xd4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    b102:	683b      	ldr	r3, [r7, #0]
    b104:	2201      	movs	r2, #1
    b106:	601a      	str	r2, [r3, #0]
    b108:	e01a      	b.n	b140 <xQueueGiveFromISR+0xd4>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    b10a:	69bb      	ldr	r3, [r7, #24]
    b10c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b10e:	2b00      	cmp	r3, #0
    b110:	d016      	beq.n	b140 <xQueueGiveFromISR+0xd4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    b112:	69bb      	ldr	r3, [r7, #24]
    b114:	3324      	adds	r3, #36	; 0x24
    b116:	0018      	movs	r0, r3
    b118:	4b12      	ldr	r3, [pc, #72]	; (b164 <xQueueGiveFromISR+0xf8>)
    b11a:	4798      	blx	r3
    b11c:	1e03      	subs	r3, r0, #0
    b11e:	d00f      	beq.n	b140 <xQueueGiveFromISR+0xd4>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    b120:	683b      	ldr	r3, [r7, #0]
    b122:	2b00      	cmp	r3, #0
    b124:	d00c      	beq.n	b140 <xQueueGiveFromISR+0xd4>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    b126:	683b      	ldr	r3, [r7, #0]
    b128:	2201      	movs	r2, #1
    b12a:	601a      	str	r2, [r3, #0]
    b12c:	e008      	b.n	b140 <xQueueGiveFromISR+0xd4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    b12e:	230f      	movs	r3, #15
    b130:	18fb      	adds	r3, r7, r3
    b132:	781b      	ldrb	r3, [r3, #0]
    b134:	3301      	adds	r3, #1
    b136:	b2db      	uxtb	r3, r3
    b138:	b259      	sxtb	r1, r3
    b13a:	69bb      	ldr	r3, [r7, #24]
    b13c:	2245      	movs	r2, #69	; 0x45
    b13e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
    b140:	2301      	movs	r3, #1
    b142:	61fb      	str	r3, [r7, #28]
    b144:	e001      	b.n	b14a <xQueueGiveFromISR+0xde>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    b146:	2300      	movs	r3, #0
    b148:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    b14a:	697b      	ldr	r3, [r7, #20]
    b14c:	0018      	movs	r0, r3
    b14e:	4b06      	ldr	r3, [pc, #24]	; (b168 <xQueueGiveFromISR+0xfc>)
    b150:	4798      	blx	r3

	return xReturn;
    b152:	69fb      	ldr	r3, [r7, #28]
}
    b154:	0018      	movs	r0, r3
    b156:	46bd      	mov	sp, r7
    b158:	b008      	add	sp, #32
    b15a:	bd80      	pop	{r7, pc}
    b15c:	0000aa0d 	.word	0x0000aa0d
    b160:	0000b6c5 	.word	0x0000b6c5
    b164:	0000bf51 	.word	0x0000bf51
    b168:	0000aa19 	.word	0x0000aa19

0000b16c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    b16c:	b580      	push	{r7, lr}
    b16e:	b08a      	sub	sp, #40	; 0x28
    b170:	af00      	add	r7, sp, #0
    b172:	60f8      	str	r0, [r7, #12]
    b174:	60b9      	str	r1, [r7, #8]
    b176:	607a      	str	r2, [r7, #4]
    b178:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    b17a:	2300      	movs	r3, #0
    b17c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    b17e:	68fb      	ldr	r3, [r7, #12]
    b180:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
    b182:	6a3b      	ldr	r3, [r7, #32]
    b184:	2b00      	cmp	r3, #0
    b186:	d101      	bne.n	b18c <xQueueGenericReceive+0x20>
    b188:	b672      	cpsid	i
    b18a:	e7fe      	b.n	b18a <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    b18c:	68bb      	ldr	r3, [r7, #8]
    b18e:	2b00      	cmp	r3, #0
    b190:	d103      	bne.n	b19a <xQueueGenericReceive+0x2e>
    b192:	6a3b      	ldr	r3, [r7, #32]
    b194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b196:	2b00      	cmp	r3, #0
    b198:	d101      	bne.n	b19e <xQueueGenericReceive+0x32>
    b19a:	2301      	movs	r3, #1
    b19c:	e000      	b.n	b1a0 <xQueueGenericReceive+0x34>
    b19e:	2300      	movs	r3, #0
    b1a0:	2b00      	cmp	r3, #0
    b1a2:	d101      	bne.n	b1a8 <xQueueGenericReceive+0x3c>
    b1a4:	b672      	cpsid	i
    b1a6:	e7fe      	b.n	b1a6 <xQueueGenericReceive+0x3a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    b1a8:	4b62      	ldr	r3, [pc, #392]	; (b334 <xQueueGenericReceive+0x1c8>)
    b1aa:	4798      	blx	r3
    b1ac:	1e03      	subs	r3, r0, #0
    b1ae:	d102      	bne.n	b1b6 <xQueueGenericReceive+0x4a>
    b1b0:	687b      	ldr	r3, [r7, #4]
    b1b2:	2b00      	cmp	r3, #0
    b1b4:	d101      	bne.n	b1ba <xQueueGenericReceive+0x4e>
    b1b6:	2301      	movs	r3, #1
    b1b8:	e000      	b.n	b1bc <xQueueGenericReceive+0x50>
    b1ba:	2300      	movs	r3, #0
    b1bc:	2b00      	cmp	r3, #0
    b1be:	d101      	bne.n	b1c4 <xQueueGenericReceive+0x58>
    b1c0:	b672      	cpsid	i
    b1c2:	e7fe      	b.n	b1c2 <xQueueGenericReceive+0x56>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    b1c4:	4b5c      	ldr	r3, [pc, #368]	; (b338 <xQueueGenericReceive+0x1cc>)
    b1c6:	4798      	blx	r3
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    b1c8:	6a3b      	ldr	r3, [r7, #32]
    b1ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    b1cc:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    b1ce:	69fb      	ldr	r3, [r7, #28]
    b1d0:	2b00      	cmp	r3, #0
    b1d2:	d03a      	beq.n	b24a <xQueueGenericReceive+0xde>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    b1d4:	6a3b      	ldr	r3, [r7, #32]
    b1d6:	68db      	ldr	r3, [r3, #12]
    b1d8:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    b1da:	68ba      	ldr	r2, [r7, #8]
    b1dc:	6a3b      	ldr	r3, [r7, #32]
    b1de:	0011      	movs	r1, r2
    b1e0:	0018      	movs	r0, r3
    b1e2:	4b56      	ldr	r3, [pc, #344]	; (b33c <xQueueGenericReceive+0x1d0>)
    b1e4:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
    b1e6:	683b      	ldr	r3, [r7, #0]
    b1e8:	2b00      	cmp	r3, #0
    b1ea:	d11a      	bne.n	b222 <xQueueGenericReceive+0xb6>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
    b1ec:	69fb      	ldr	r3, [r7, #28]
    b1ee:	1e5a      	subs	r2, r3, #1
    b1f0:	6a3b      	ldr	r3, [r7, #32]
    b1f2:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    b1f4:	6a3b      	ldr	r3, [r7, #32]
    b1f6:	681b      	ldr	r3, [r3, #0]
    b1f8:	2b00      	cmp	r3, #0
    b1fa:	d104      	bne.n	b206 <xQueueGenericReceive+0x9a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    b1fc:	4b50      	ldr	r3, [pc, #320]	; (b340 <xQueueGenericReceive+0x1d4>)
    b1fe:	4798      	blx	r3
    b200:	0002      	movs	r2, r0
    b202:	6a3b      	ldr	r3, [r7, #32]
    b204:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    b206:	6a3b      	ldr	r3, [r7, #32]
    b208:	691b      	ldr	r3, [r3, #16]
    b20a:	2b00      	cmp	r3, #0
    b20c:	d019      	beq.n	b242 <xQueueGenericReceive+0xd6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    b20e:	6a3b      	ldr	r3, [r7, #32]
    b210:	3310      	adds	r3, #16
    b212:	0018      	movs	r0, r3
    b214:	4b4b      	ldr	r3, [pc, #300]	; (b344 <xQueueGenericReceive+0x1d8>)
    b216:	4798      	blx	r3
    b218:	1e03      	subs	r3, r0, #0
    b21a:	d012      	beq.n	b242 <xQueueGenericReceive+0xd6>
						{
							queueYIELD_IF_USING_PREEMPTION();
    b21c:	4b4a      	ldr	r3, [pc, #296]	; (b348 <xQueueGenericReceive+0x1dc>)
    b21e:	4798      	blx	r3
    b220:	e00f      	b.n	b242 <xQueueGenericReceive+0xd6>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    b222:	6a3b      	ldr	r3, [r7, #32]
    b224:	69ba      	ldr	r2, [r7, #24]
    b226:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    b228:	6a3b      	ldr	r3, [r7, #32]
    b22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b22c:	2b00      	cmp	r3, #0
    b22e:	d008      	beq.n	b242 <xQueueGenericReceive+0xd6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    b230:	6a3b      	ldr	r3, [r7, #32]
    b232:	3324      	adds	r3, #36	; 0x24
    b234:	0018      	movs	r0, r3
    b236:	4b43      	ldr	r3, [pc, #268]	; (b344 <xQueueGenericReceive+0x1d8>)
    b238:	4798      	blx	r3
    b23a:	1e03      	subs	r3, r0, #0
    b23c:	d001      	beq.n	b242 <xQueueGenericReceive+0xd6>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    b23e:	4b42      	ldr	r3, [pc, #264]	; (b348 <xQueueGenericReceive+0x1dc>)
    b240:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    b242:	4b42      	ldr	r3, [pc, #264]	; (b34c <xQueueGenericReceive+0x1e0>)
    b244:	4798      	blx	r3
				return pdPASS;
    b246:	2301      	movs	r3, #1
    b248:	e070      	b.n	b32c <xQueueGenericReceive+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    b24a:	687b      	ldr	r3, [r7, #4]
    b24c:	2b00      	cmp	r3, #0
    b24e:	d103      	bne.n	b258 <xQueueGenericReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    b250:	4b3e      	ldr	r3, [pc, #248]	; (b34c <xQueueGenericReceive+0x1e0>)
    b252:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    b254:	2300      	movs	r3, #0
    b256:	e069      	b.n	b32c <xQueueGenericReceive+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
    b258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b25a:	2b00      	cmp	r3, #0
    b25c:	d106      	bne.n	b26c <xQueueGenericReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    b25e:	2310      	movs	r3, #16
    b260:	18fb      	adds	r3, r7, r3
    b262:	0018      	movs	r0, r3
    b264:	4b3a      	ldr	r3, [pc, #232]	; (b350 <xQueueGenericReceive+0x1e4>)
    b266:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    b268:	2301      	movs	r3, #1
    b26a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    b26c:	4b37      	ldr	r3, [pc, #220]	; (b34c <xQueueGenericReceive+0x1e0>)
    b26e:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    b270:	4b38      	ldr	r3, [pc, #224]	; (b354 <xQueueGenericReceive+0x1e8>)
    b272:	4798      	blx	r3
		prvLockQueue( pxQueue );
    b274:	4b30      	ldr	r3, [pc, #192]	; (b338 <xQueueGenericReceive+0x1cc>)
    b276:	4798      	blx	r3
    b278:	6a3b      	ldr	r3, [r7, #32]
    b27a:	2244      	movs	r2, #68	; 0x44
    b27c:	5c9b      	ldrb	r3, [r3, r2]
    b27e:	b25b      	sxtb	r3, r3
    b280:	3301      	adds	r3, #1
    b282:	d103      	bne.n	b28c <xQueueGenericReceive+0x120>
    b284:	6a3b      	ldr	r3, [r7, #32]
    b286:	2244      	movs	r2, #68	; 0x44
    b288:	2100      	movs	r1, #0
    b28a:	5499      	strb	r1, [r3, r2]
    b28c:	6a3b      	ldr	r3, [r7, #32]
    b28e:	2245      	movs	r2, #69	; 0x45
    b290:	5c9b      	ldrb	r3, [r3, r2]
    b292:	b25b      	sxtb	r3, r3
    b294:	3301      	adds	r3, #1
    b296:	d103      	bne.n	b2a0 <xQueueGenericReceive+0x134>
    b298:	6a3b      	ldr	r3, [r7, #32]
    b29a:	2245      	movs	r2, #69	; 0x45
    b29c:	2100      	movs	r1, #0
    b29e:	5499      	strb	r1, [r3, r2]
    b2a0:	4b2a      	ldr	r3, [pc, #168]	; (b34c <xQueueGenericReceive+0x1e0>)
    b2a2:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    b2a4:	1d3a      	adds	r2, r7, #4
    b2a6:	2310      	movs	r3, #16
    b2a8:	18fb      	adds	r3, r7, r3
    b2aa:	0011      	movs	r1, r2
    b2ac:	0018      	movs	r0, r3
    b2ae:	4b2a      	ldr	r3, [pc, #168]	; (b358 <xQueueGenericReceive+0x1ec>)
    b2b0:	4798      	blx	r3
    b2b2:	1e03      	subs	r3, r0, #0
    b2b4:	d12c      	bne.n	b310 <xQueueGenericReceive+0x1a4>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    b2b6:	6a3b      	ldr	r3, [r7, #32]
    b2b8:	0018      	movs	r0, r3
    b2ba:	4b28      	ldr	r3, [pc, #160]	; (b35c <xQueueGenericReceive+0x1f0>)
    b2bc:	4798      	blx	r3
    b2be:	1e03      	subs	r3, r0, #0
    b2c0:	d01f      	beq.n	b302 <xQueueGenericReceive+0x196>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    b2c2:	6a3b      	ldr	r3, [r7, #32]
    b2c4:	681b      	ldr	r3, [r3, #0]
    b2c6:	2b00      	cmp	r3, #0
    b2c8:	d108      	bne.n	b2dc <xQueueGenericReceive+0x170>
					{
						taskENTER_CRITICAL();
    b2ca:	4b1b      	ldr	r3, [pc, #108]	; (b338 <xQueueGenericReceive+0x1cc>)
    b2cc:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    b2ce:	6a3b      	ldr	r3, [r7, #32]
    b2d0:	685b      	ldr	r3, [r3, #4]
    b2d2:	0018      	movs	r0, r3
    b2d4:	4b22      	ldr	r3, [pc, #136]	; (b360 <xQueueGenericReceive+0x1f4>)
    b2d6:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
    b2d8:	4b1c      	ldr	r3, [pc, #112]	; (b34c <xQueueGenericReceive+0x1e0>)
    b2da:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    b2dc:	6a3b      	ldr	r3, [r7, #32]
    b2de:	3324      	adds	r3, #36	; 0x24
    b2e0:	687a      	ldr	r2, [r7, #4]
    b2e2:	0011      	movs	r1, r2
    b2e4:	0018      	movs	r0, r3
    b2e6:	4b1f      	ldr	r3, [pc, #124]	; (b364 <xQueueGenericReceive+0x1f8>)
    b2e8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    b2ea:	6a3b      	ldr	r3, [r7, #32]
    b2ec:	0018      	movs	r0, r3
    b2ee:	4b1e      	ldr	r3, [pc, #120]	; (b368 <xQueueGenericReceive+0x1fc>)
    b2f0:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    b2f2:	4b1e      	ldr	r3, [pc, #120]	; (b36c <xQueueGenericReceive+0x200>)
    b2f4:	4798      	blx	r3
    b2f6:	1e03      	subs	r3, r0, #0
    b2f8:	d000      	beq.n	b2fc <xQueueGenericReceive+0x190>
    b2fa:	e763      	b.n	b1c4 <xQueueGenericReceive+0x58>
				{
					portYIELD_WITHIN_API();
    b2fc:	4b12      	ldr	r3, [pc, #72]	; (b348 <xQueueGenericReceive+0x1dc>)
    b2fe:	4798      	blx	r3
    b300:	e760      	b.n	b1c4 <xQueueGenericReceive+0x58>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    b302:	6a3b      	ldr	r3, [r7, #32]
    b304:	0018      	movs	r0, r3
    b306:	4b18      	ldr	r3, [pc, #96]	; (b368 <xQueueGenericReceive+0x1fc>)
    b308:	4798      	blx	r3
				( void ) xTaskResumeAll();
    b30a:	4b18      	ldr	r3, [pc, #96]	; (b36c <xQueueGenericReceive+0x200>)
    b30c:	4798      	blx	r3
    b30e:	e759      	b.n	b1c4 <xQueueGenericReceive+0x58>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    b310:	6a3b      	ldr	r3, [r7, #32]
    b312:	0018      	movs	r0, r3
    b314:	4b14      	ldr	r3, [pc, #80]	; (b368 <xQueueGenericReceive+0x1fc>)
    b316:	4798      	blx	r3
			( void ) xTaskResumeAll();
    b318:	4b14      	ldr	r3, [pc, #80]	; (b36c <xQueueGenericReceive+0x200>)
    b31a:	4798      	blx	r3

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    b31c:	6a3b      	ldr	r3, [r7, #32]
    b31e:	0018      	movs	r0, r3
    b320:	4b0e      	ldr	r3, [pc, #56]	; (b35c <xQueueGenericReceive+0x1f0>)
    b322:	4798      	blx	r3
    b324:	1e03      	subs	r3, r0, #0
    b326:	d100      	bne.n	b32a <xQueueGenericReceive+0x1be>
    b328:	e74c      	b.n	b1c4 <xQueueGenericReceive+0x58>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    b32a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    b32c:	0018      	movs	r0, r3
    b32e:	46bd      	mov	sp, r7
    b330:	b00a      	add	sp, #40	; 0x28
    b332:	bd80      	pop	{r7, pc}
    b334:	0000c2a5 	.word	0x0000c2a5
    b338:	0000a9b9 	.word	0x0000a9b9
    b33c:	0000b451 	.word	0x0000b451
    b340:	0000c461 	.word	0x0000c461
    b344:	0000bf51 	.word	0x0000bf51
    b348:	0000a999 	.word	0x0000a999
    b34c:	0000a9dd 	.word	0x0000a9dd
    b350:	0000c011 	.word	0x0000c011
    b354:	0000bb31 	.word	0x0000bb31
    b358:	0000c045 	.word	0x0000c045
    b35c:	0000b591 	.word	0x0000b591
    b360:	0000c2dd 	.word	0x0000c2dd
    b364:	0000beb9 	.word	0x0000beb9
    b368:	0000b4a1 	.word	0x0000b4a1
    b36c:	0000bb49 	.word	0x0000bb49

0000b370 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    b370:	b580      	push	{r7, lr}
    b372:	b086      	sub	sp, #24
    b374:	af00      	add	r7, sp, #0
    b376:	60f8      	str	r0, [r7, #12]
    b378:	60b9      	str	r1, [r7, #8]
    b37a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
    b37c:	2300      	movs	r3, #0
    b37e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    b380:	68fb      	ldr	r3, [r7, #12]
    b382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    b384:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    b386:	68fb      	ldr	r3, [r7, #12]
    b388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b38a:	2b00      	cmp	r3, #0
    b38c:	d10e      	bne.n	b3ac <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    b38e:	68fb      	ldr	r3, [r7, #12]
    b390:	681b      	ldr	r3, [r3, #0]
    b392:	2b00      	cmp	r3, #0
    b394:	d14e      	bne.n	b434 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    b396:	68fb      	ldr	r3, [r7, #12]
    b398:	685b      	ldr	r3, [r3, #4]
    b39a:	0018      	movs	r0, r3
    b39c:	4b2a      	ldr	r3, [pc, #168]	; (b448 <prvCopyDataToQueue+0xd8>)
    b39e:	4798      	blx	r3
    b3a0:	0003      	movs	r3, r0
    b3a2:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
    b3a4:	68fb      	ldr	r3, [r7, #12]
    b3a6:	2200      	movs	r2, #0
    b3a8:	605a      	str	r2, [r3, #4]
    b3aa:	e043      	b.n	b434 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    b3ac:	687b      	ldr	r3, [r7, #4]
    b3ae:	2b00      	cmp	r3, #0
    b3b0:	d119      	bne.n	b3e6 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    b3b2:	68fb      	ldr	r3, [r7, #12]
    b3b4:	6898      	ldr	r0, [r3, #8]
    b3b6:	68fb      	ldr	r3, [r7, #12]
    b3b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    b3ba:	68bb      	ldr	r3, [r7, #8]
    b3bc:	0019      	movs	r1, r3
    b3be:	4b23      	ldr	r3, [pc, #140]	; (b44c <prvCopyDataToQueue+0xdc>)
    b3c0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    b3c2:	68fb      	ldr	r3, [r7, #12]
    b3c4:	689a      	ldr	r2, [r3, #8]
    b3c6:	68fb      	ldr	r3, [r7, #12]
    b3c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b3ca:	18d2      	adds	r2, r2, r3
    b3cc:	68fb      	ldr	r3, [r7, #12]
    b3ce:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    b3d0:	68fb      	ldr	r3, [r7, #12]
    b3d2:	689a      	ldr	r2, [r3, #8]
    b3d4:	68fb      	ldr	r3, [r7, #12]
    b3d6:	685b      	ldr	r3, [r3, #4]
    b3d8:	429a      	cmp	r2, r3
    b3da:	d32b      	bcc.n	b434 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    b3dc:	68fb      	ldr	r3, [r7, #12]
    b3de:	681a      	ldr	r2, [r3, #0]
    b3e0:	68fb      	ldr	r3, [r7, #12]
    b3e2:	609a      	str	r2, [r3, #8]
    b3e4:	e026      	b.n	b434 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    b3e6:	68fb      	ldr	r3, [r7, #12]
    b3e8:	68d8      	ldr	r0, [r3, #12]
    b3ea:	68fb      	ldr	r3, [r7, #12]
    b3ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    b3ee:	68bb      	ldr	r3, [r7, #8]
    b3f0:	0019      	movs	r1, r3
    b3f2:	4b16      	ldr	r3, [pc, #88]	; (b44c <prvCopyDataToQueue+0xdc>)
    b3f4:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    b3f6:	68fb      	ldr	r3, [r7, #12]
    b3f8:	68da      	ldr	r2, [r3, #12]
    b3fa:	68fb      	ldr	r3, [r7, #12]
    b3fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b3fe:	425b      	negs	r3, r3
    b400:	18d2      	adds	r2, r2, r3
    b402:	68fb      	ldr	r3, [r7, #12]
    b404:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    b406:	68fb      	ldr	r3, [r7, #12]
    b408:	68da      	ldr	r2, [r3, #12]
    b40a:	68fb      	ldr	r3, [r7, #12]
    b40c:	681b      	ldr	r3, [r3, #0]
    b40e:	429a      	cmp	r2, r3
    b410:	d207      	bcs.n	b422 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    b412:	68fb      	ldr	r3, [r7, #12]
    b414:	685a      	ldr	r2, [r3, #4]
    b416:	68fb      	ldr	r3, [r7, #12]
    b418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b41a:	425b      	negs	r3, r3
    b41c:	18d2      	adds	r2, r2, r3
    b41e:	68fb      	ldr	r3, [r7, #12]
    b420:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    b422:	687b      	ldr	r3, [r7, #4]
    b424:	2b02      	cmp	r3, #2
    b426:	d105      	bne.n	b434 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    b428:	693b      	ldr	r3, [r7, #16]
    b42a:	2b00      	cmp	r3, #0
    b42c:	d002      	beq.n	b434 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
    b42e:	693b      	ldr	r3, [r7, #16]
    b430:	3b01      	subs	r3, #1
    b432:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
    b434:	693b      	ldr	r3, [r7, #16]
    b436:	1c5a      	adds	r2, r3, #1
    b438:	68fb      	ldr	r3, [r7, #12]
    b43a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
    b43c:	697b      	ldr	r3, [r7, #20]
}
    b43e:	0018      	movs	r0, r3
    b440:	46bd      	mov	sp, r7
    b442:	b006      	add	sp, #24
    b444:	bd80      	pop	{r7, pc}
    b446:	46c0      	nop			; (mov r8, r8)
    b448:	0000c3a1 	.word	0x0000c3a1
    b44c:	0000f419 	.word	0x0000f419

0000b450 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    b450:	b580      	push	{r7, lr}
    b452:	b082      	sub	sp, #8
    b454:	af00      	add	r7, sp, #0
    b456:	6078      	str	r0, [r7, #4]
    b458:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    b45a:	687b      	ldr	r3, [r7, #4]
    b45c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b45e:	2b00      	cmp	r3, #0
    b460:	d018      	beq.n	b494 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    b462:	687b      	ldr	r3, [r7, #4]
    b464:	68da      	ldr	r2, [r3, #12]
    b466:	687b      	ldr	r3, [r7, #4]
    b468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b46a:	18d2      	adds	r2, r2, r3
    b46c:	687b      	ldr	r3, [r7, #4]
    b46e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    b470:	687b      	ldr	r3, [r7, #4]
    b472:	68da      	ldr	r2, [r3, #12]
    b474:	687b      	ldr	r3, [r7, #4]
    b476:	685b      	ldr	r3, [r3, #4]
    b478:	429a      	cmp	r2, r3
    b47a:	d303      	bcc.n	b484 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    b47c:	687b      	ldr	r3, [r7, #4]
    b47e:	681a      	ldr	r2, [r3, #0]
    b480:	687b      	ldr	r3, [r7, #4]
    b482:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    b484:	687b      	ldr	r3, [r7, #4]
    b486:	68d9      	ldr	r1, [r3, #12]
    b488:	687b      	ldr	r3, [r7, #4]
    b48a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    b48c:	683b      	ldr	r3, [r7, #0]
    b48e:	0018      	movs	r0, r3
    b490:	4b02      	ldr	r3, [pc, #8]	; (b49c <prvCopyDataFromQueue+0x4c>)
    b492:	4798      	blx	r3
	}
}
    b494:	46c0      	nop			; (mov r8, r8)
    b496:	46bd      	mov	sp, r7
    b498:	b002      	add	sp, #8
    b49a:	bd80      	pop	{r7, pc}
    b49c:	0000f419 	.word	0x0000f419

0000b4a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    b4a0:	b580      	push	{r7, lr}
    b4a2:	b084      	sub	sp, #16
    b4a4:	af00      	add	r7, sp, #0
    b4a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    b4a8:	4b34      	ldr	r3, [pc, #208]	; (b57c <prvUnlockQueue+0xdc>)
    b4aa:	4798      	blx	r3
	{
		int8_t cTxLock = pxQueue->cTxLock;
    b4ac:	230f      	movs	r3, #15
    b4ae:	18fb      	adds	r3, r7, r3
    b4b0:	687a      	ldr	r2, [r7, #4]
    b4b2:	2145      	movs	r1, #69	; 0x45
    b4b4:	5c52      	ldrb	r2, [r2, r1]
    b4b6:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    b4b8:	e022      	b.n	b500 <prvUnlockQueue+0x60>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
    b4ba:	687b      	ldr	r3, [r7, #4]
    b4bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    b4be:	2b00      	cmp	r3, #0
    b4c0:	d009      	beq.n	b4d6 <prvUnlockQueue+0x36>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    b4c2:	687b      	ldr	r3, [r7, #4]
    b4c4:	2100      	movs	r1, #0
    b4c6:	0018      	movs	r0, r3
    b4c8:	4b2d      	ldr	r3, [pc, #180]	; (b580 <prvUnlockQueue+0xe0>)
    b4ca:	4798      	blx	r3
    b4cc:	1e03      	subs	r3, r0, #0
    b4ce:	d00f      	beq.n	b4f0 <prvUnlockQueue+0x50>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
    b4d0:	4b2c      	ldr	r3, [pc, #176]	; (b584 <prvUnlockQueue+0xe4>)
    b4d2:	4798      	blx	r3
    b4d4:	e00c      	b.n	b4f0 <prvUnlockQueue+0x50>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    b4d6:	687b      	ldr	r3, [r7, #4]
    b4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b4da:	2b00      	cmp	r3, #0
    b4dc:	d017      	beq.n	b50e <prvUnlockQueue+0x6e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    b4de:	687b      	ldr	r3, [r7, #4]
    b4e0:	3324      	adds	r3, #36	; 0x24
    b4e2:	0018      	movs	r0, r3
    b4e4:	4b28      	ldr	r3, [pc, #160]	; (b588 <prvUnlockQueue+0xe8>)
    b4e6:	4798      	blx	r3
    b4e8:	1e03      	subs	r3, r0, #0
    b4ea:	d001      	beq.n	b4f0 <prvUnlockQueue+0x50>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
    b4ec:	4b25      	ldr	r3, [pc, #148]	; (b584 <prvUnlockQueue+0xe4>)
    b4ee:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
    b4f0:	230f      	movs	r3, #15
    b4f2:	18fb      	adds	r3, r7, r3
    b4f4:	781b      	ldrb	r3, [r3, #0]
    b4f6:	3b01      	subs	r3, #1
    b4f8:	b2da      	uxtb	r2, r3
    b4fa:	230f      	movs	r3, #15
    b4fc:	18fb      	adds	r3, r7, r3
    b4fe:	701a      	strb	r2, [r3, #0]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    b500:	230f      	movs	r3, #15
    b502:	18fb      	adds	r3, r7, r3
    b504:	781b      	ldrb	r3, [r3, #0]
    b506:	b25b      	sxtb	r3, r3
    b508:	2b00      	cmp	r3, #0
    b50a:	dcd6      	bgt.n	b4ba <prvUnlockQueue+0x1a>
    b50c:	e000      	b.n	b510 <prvUnlockQueue+0x70>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						break;
    b50e:	46c0      	nop			; (mov r8, r8)
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
    b510:	687b      	ldr	r3, [r7, #4]
    b512:	2245      	movs	r2, #69	; 0x45
    b514:	21ff      	movs	r1, #255	; 0xff
    b516:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    b518:	4b1c      	ldr	r3, [pc, #112]	; (b58c <prvUnlockQueue+0xec>)
    b51a:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    b51c:	4b17      	ldr	r3, [pc, #92]	; (b57c <prvUnlockQueue+0xdc>)
    b51e:	4798      	blx	r3
	{
		int8_t cRxLock = pxQueue->cRxLock;
    b520:	230e      	movs	r3, #14
    b522:	18fb      	adds	r3, r7, r3
    b524:	687a      	ldr	r2, [r7, #4]
    b526:	2144      	movs	r1, #68	; 0x44
    b528:	5c52      	ldrb	r2, [r2, r1]
    b52a:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
    b52c:	e014      	b.n	b558 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    b52e:	687b      	ldr	r3, [r7, #4]
    b530:	691b      	ldr	r3, [r3, #16]
    b532:	2b00      	cmp	r3, #0
    b534:	d017      	beq.n	b566 <prvUnlockQueue+0xc6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    b536:	687b      	ldr	r3, [r7, #4]
    b538:	3310      	adds	r3, #16
    b53a:	0018      	movs	r0, r3
    b53c:	4b12      	ldr	r3, [pc, #72]	; (b588 <prvUnlockQueue+0xe8>)
    b53e:	4798      	blx	r3
    b540:	1e03      	subs	r3, r0, #0
    b542:	d001      	beq.n	b548 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    b544:	4b0f      	ldr	r3, [pc, #60]	; (b584 <prvUnlockQueue+0xe4>)
    b546:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
    b548:	230e      	movs	r3, #14
    b54a:	18fb      	adds	r3, r7, r3
    b54c:	781b      	ldrb	r3, [r3, #0]
    b54e:	3b01      	subs	r3, #1
    b550:	b2da      	uxtb	r2, r3
    b552:	230e      	movs	r3, #14
    b554:	18fb      	adds	r3, r7, r3
    b556:	701a      	strb	r2, [r3, #0]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
    b558:	230e      	movs	r3, #14
    b55a:	18fb      	adds	r3, r7, r3
    b55c:	781b      	ldrb	r3, [r3, #0]
    b55e:	b25b      	sxtb	r3, r3
    b560:	2b00      	cmp	r3, #0
    b562:	dce4      	bgt.n	b52e <prvUnlockQueue+0x8e>
    b564:	e000      	b.n	b568 <prvUnlockQueue+0xc8>

				--cRxLock;
			}
			else
			{
				break;
    b566:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
    b568:	687b      	ldr	r3, [r7, #4]
    b56a:	2244      	movs	r2, #68	; 0x44
    b56c:	21ff      	movs	r1, #255	; 0xff
    b56e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    b570:	4b06      	ldr	r3, [pc, #24]	; (b58c <prvUnlockQueue+0xec>)
    b572:	4798      	blx	r3
}
    b574:	46c0      	nop			; (mov r8, r8)
    b576:	46bd      	mov	sp, r7
    b578:	b004      	add	sp, #16
    b57a:	bd80      	pop	{r7, pc}
    b57c:	0000a9b9 	.word	0x0000a9b9
    b580:	0000b6c5 	.word	0x0000b6c5
    b584:	0000c0ed 	.word	0x0000c0ed
    b588:	0000bf51 	.word	0x0000bf51
    b58c:	0000a9dd 	.word	0x0000a9dd

0000b590 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    b590:	b580      	push	{r7, lr}
    b592:	b084      	sub	sp, #16
    b594:	af00      	add	r7, sp, #0
    b596:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    b598:	4b08      	ldr	r3, [pc, #32]	; (b5bc <prvIsQueueEmpty+0x2c>)
    b59a:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    b59c:	687b      	ldr	r3, [r7, #4]
    b59e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    b5a0:	2b00      	cmp	r3, #0
    b5a2:	d102      	bne.n	b5aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
    b5a4:	2301      	movs	r3, #1
    b5a6:	60fb      	str	r3, [r7, #12]
    b5a8:	e001      	b.n	b5ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
    b5aa:	2300      	movs	r3, #0
    b5ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    b5ae:	4b04      	ldr	r3, [pc, #16]	; (b5c0 <prvIsQueueEmpty+0x30>)
    b5b0:	4798      	blx	r3

	return xReturn;
    b5b2:	68fb      	ldr	r3, [r7, #12]
}
    b5b4:	0018      	movs	r0, r3
    b5b6:	46bd      	mov	sp, r7
    b5b8:	b004      	add	sp, #16
    b5ba:	bd80      	pop	{r7, pc}
    b5bc:	0000a9b9 	.word	0x0000a9b9
    b5c0:	0000a9dd 	.word	0x0000a9dd

0000b5c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    b5c4:	b580      	push	{r7, lr}
    b5c6:	b084      	sub	sp, #16
    b5c8:	af00      	add	r7, sp, #0
    b5ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    b5cc:	4b09      	ldr	r3, [pc, #36]	; (b5f4 <prvIsQueueFull+0x30>)
    b5ce:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    b5d0:	687b      	ldr	r3, [r7, #4]
    b5d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    b5d4:	687b      	ldr	r3, [r7, #4]
    b5d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    b5d8:	429a      	cmp	r2, r3
    b5da:	d102      	bne.n	b5e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
    b5dc:	2301      	movs	r3, #1
    b5de:	60fb      	str	r3, [r7, #12]
    b5e0:	e001      	b.n	b5e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
    b5e2:	2300      	movs	r3, #0
    b5e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    b5e6:	4b04      	ldr	r3, [pc, #16]	; (b5f8 <prvIsQueueFull+0x34>)
    b5e8:	4798      	blx	r3

	return xReturn;
    b5ea:	68fb      	ldr	r3, [r7, #12]
}
    b5ec:	0018      	movs	r0, r3
    b5ee:	46bd      	mov	sp, r7
    b5f0:	b004      	add	sp, #16
    b5f2:	bd80      	pop	{r7, pc}
    b5f4:	0000a9b9 	.word	0x0000a9b9
    b5f8:	0000a9dd 	.word	0x0000a9dd

0000b5fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
    b5fc:	b580      	push	{r7, lr}
    b5fe:	b084      	sub	sp, #16
    b600:	af00      	add	r7, sp, #0
    b602:	6078      	str	r0, [r7, #4]
    b604:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    b606:	2300      	movs	r3, #0
    b608:	60fb      	str	r3, [r7, #12]
    b60a:	e015      	b.n	b638 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
    b60c:	4b0e      	ldr	r3, [pc, #56]	; (b648 <vQueueAddToRegistry+0x4c>)
    b60e:	68fa      	ldr	r2, [r7, #12]
    b610:	00d2      	lsls	r2, r2, #3
    b612:	58d3      	ldr	r3, [r2, r3]
    b614:	2b00      	cmp	r3, #0
    b616:	d10c      	bne.n	b632 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
    b618:	4b0b      	ldr	r3, [pc, #44]	; (b648 <vQueueAddToRegistry+0x4c>)
    b61a:	68fa      	ldr	r2, [r7, #12]
    b61c:	00d2      	lsls	r2, r2, #3
    b61e:	6839      	ldr	r1, [r7, #0]
    b620:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
    b622:	4a09      	ldr	r2, [pc, #36]	; (b648 <vQueueAddToRegistry+0x4c>)
    b624:	68fb      	ldr	r3, [r7, #12]
    b626:	00db      	lsls	r3, r3, #3
    b628:	18d3      	adds	r3, r2, r3
    b62a:	3304      	adds	r3, #4
    b62c:	687a      	ldr	r2, [r7, #4]
    b62e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
    b630:	e005      	b.n	b63e <vQueueAddToRegistry+0x42>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    b632:	68fb      	ldr	r3, [r7, #12]
    b634:	3301      	adds	r3, #1
    b636:	60fb      	str	r3, [r7, #12]
    b638:	68fb      	ldr	r3, [r7, #12]
    b63a:	2b04      	cmp	r3, #4
    b63c:	d9e6      	bls.n	b60c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    b63e:	46c0      	nop			; (mov r8, r8)
    b640:	46bd      	mov	sp, r7
    b642:	b004      	add	sp, #16
    b644:	bd80      	pop	{r7, pc}
    b646:	46c0      	nop			; (mov r8, r8)
    b648:	20004680 	.word	0x20004680

0000b64c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    b64c:	b580      	push	{r7, lr}
    b64e:	b086      	sub	sp, #24
    b650:	af00      	add	r7, sp, #0
    b652:	60f8      	str	r0, [r7, #12]
    b654:	60b9      	str	r1, [r7, #8]
    b656:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    b658:	68fb      	ldr	r3, [r7, #12]
    b65a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    b65c:	4b15      	ldr	r3, [pc, #84]	; (b6b4 <vQueueWaitForMessageRestricted+0x68>)
    b65e:	4798      	blx	r3
    b660:	697b      	ldr	r3, [r7, #20]
    b662:	2244      	movs	r2, #68	; 0x44
    b664:	5c9b      	ldrb	r3, [r3, r2]
    b666:	b25b      	sxtb	r3, r3
    b668:	3301      	adds	r3, #1
    b66a:	d103      	bne.n	b674 <vQueueWaitForMessageRestricted+0x28>
    b66c:	697b      	ldr	r3, [r7, #20]
    b66e:	2244      	movs	r2, #68	; 0x44
    b670:	2100      	movs	r1, #0
    b672:	5499      	strb	r1, [r3, r2]
    b674:	697b      	ldr	r3, [r7, #20]
    b676:	2245      	movs	r2, #69	; 0x45
    b678:	5c9b      	ldrb	r3, [r3, r2]
    b67a:	b25b      	sxtb	r3, r3
    b67c:	3301      	adds	r3, #1
    b67e:	d103      	bne.n	b688 <vQueueWaitForMessageRestricted+0x3c>
    b680:	697b      	ldr	r3, [r7, #20]
    b682:	2245      	movs	r2, #69	; 0x45
    b684:	2100      	movs	r1, #0
    b686:	5499      	strb	r1, [r3, r2]
    b688:	4b0b      	ldr	r3, [pc, #44]	; (b6b8 <vQueueWaitForMessageRestricted+0x6c>)
    b68a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    b68c:	697b      	ldr	r3, [r7, #20]
    b68e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    b690:	2b00      	cmp	r3, #0
    b692:	d106      	bne.n	b6a2 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    b694:	697b      	ldr	r3, [r7, #20]
    b696:	3324      	adds	r3, #36	; 0x24
    b698:	687a      	ldr	r2, [r7, #4]
    b69a:	68b9      	ldr	r1, [r7, #8]
    b69c:	0018      	movs	r0, r3
    b69e:	4b07      	ldr	r3, [pc, #28]	; (b6bc <vQueueWaitForMessageRestricted+0x70>)
    b6a0:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    b6a2:	697b      	ldr	r3, [r7, #20]
    b6a4:	0018      	movs	r0, r3
    b6a6:	4b06      	ldr	r3, [pc, #24]	; (b6c0 <vQueueWaitForMessageRestricted+0x74>)
    b6a8:	4798      	blx	r3
	}
    b6aa:	46c0      	nop			; (mov r8, r8)
    b6ac:	46bd      	mov	sp, r7
    b6ae:	b006      	add	sp, #24
    b6b0:	bd80      	pop	{r7, pc}
    b6b2:	46c0      	nop			; (mov r8, r8)
    b6b4:	0000a9b9 	.word	0x0000a9b9
    b6b8:	0000a9dd 	.word	0x0000a9dd
    b6bc:	0000befd 	.word	0x0000befd
    b6c0:	0000b4a1 	.word	0x0000b4a1

0000b6c4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    b6c4:	b580      	push	{r7, lr}
    b6c6:	b086      	sub	sp, #24
    b6c8:	af00      	add	r7, sp, #0
    b6ca:	6078      	str	r0, [r7, #4]
    b6cc:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    b6ce:	687b      	ldr	r3, [r7, #4]
    b6d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    b6d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
    b6d4:	2300      	movs	r3, #0
    b6d6:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    b6d8:	693b      	ldr	r3, [r7, #16]
    b6da:	2b00      	cmp	r3, #0
    b6dc:	d101      	bne.n	b6e2 <prvNotifyQueueSetContainer+0x1e>
    b6de:	b672      	cpsid	i
    b6e0:	e7fe      	b.n	b6e0 <prvNotifyQueueSetContainer+0x1c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    b6e2:	693b      	ldr	r3, [r7, #16]
    b6e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    b6e6:	693b      	ldr	r3, [r7, #16]
    b6e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    b6ea:	429a      	cmp	r2, r3
    b6ec:	d301      	bcc.n	b6f2 <prvNotifyQueueSetContainer+0x2e>
    b6ee:	b672      	cpsid	i
    b6f0:	e7fe      	b.n	b6f0 <prvNotifyQueueSetContainer+0x2c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    b6f2:	693b      	ldr	r3, [r7, #16]
    b6f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    b6f6:	693b      	ldr	r3, [r7, #16]
    b6f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    b6fa:	429a      	cmp	r2, r3
    b6fc:	d22a      	bcs.n	b754 <prvNotifyQueueSetContainer+0x90>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    b6fe:	230f      	movs	r3, #15
    b700:	18fb      	adds	r3, r7, r3
    b702:	693a      	ldr	r2, [r7, #16]
    b704:	2145      	movs	r1, #69	; 0x45
    b706:	5c52      	ldrb	r2, [r2, r1]
    b708:	701a      	strb	r2, [r3, #0]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    b70a:	683a      	ldr	r2, [r7, #0]
    b70c:	1d39      	adds	r1, r7, #4
    b70e:	693b      	ldr	r3, [r7, #16]
    b710:	0018      	movs	r0, r3
    b712:	4b13      	ldr	r3, [pc, #76]	; (b760 <prvNotifyQueueSetContainer+0x9c>)
    b714:	4798      	blx	r3
    b716:	0003      	movs	r3, r0
    b718:	617b      	str	r3, [r7, #20]

			if( cTxLock == queueUNLOCKED )
    b71a:	230f      	movs	r3, #15
    b71c:	18fb      	adds	r3, r7, r3
    b71e:	781b      	ldrb	r3, [r3, #0]
    b720:	b25b      	sxtb	r3, r3
    b722:	3301      	adds	r3, #1
    b724:	d10d      	bne.n	b742 <prvNotifyQueueSetContainer+0x7e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    b726:	693b      	ldr	r3, [r7, #16]
    b728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b72a:	2b00      	cmp	r3, #0
    b72c:	d012      	beq.n	b754 <prvNotifyQueueSetContainer+0x90>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    b72e:	693b      	ldr	r3, [r7, #16]
    b730:	3324      	adds	r3, #36	; 0x24
    b732:	0018      	movs	r0, r3
    b734:	4b0b      	ldr	r3, [pc, #44]	; (b764 <prvNotifyQueueSetContainer+0xa0>)
    b736:	4798      	blx	r3
    b738:	1e03      	subs	r3, r0, #0
    b73a:	d00b      	beq.n	b754 <prvNotifyQueueSetContainer+0x90>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
    b73c:	2301      	movs	r3, #1
    b73e:	617b      	str	r3, [r7, #20]
    b740:	e008      	b.n	b754 <prvNotifyQueueSetContainer+0x90>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
    b742:	230f      	movs	r3, #15
    b744:	18fb      	adds	r3, r7, r3
    b746:	781b      	ldrb	r3, [r3, #0]
    b748:	3301      	adds	r3, #1
    b74a:	b2db      	uxtb	r3, r3
    b74c:	b259      	sxtb	r1, r3
    b74e:	693b      	ldr	r3, [r7, #16]
    b750:	2245      	movs	r2, #69	; 0x45
    b752:	5499      	strb	r1, [r3, r2]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    b754:	697b      	ldr	r3, [r7, #20]
	}
    b756:	0018      	movs	r0, r3
    b758:	46bd      	mov	sp, r7
    b75a:	b006      	add	sp, #24
    b75c:	bd80      	pop	{r7, pc}
    b75e:	46c0      	nop			; (mov r8, r8)
    b760:	0000b371 	.word	0x0000b371
    b764:	0000bf51 	.word	0x0000bf51

0000b768 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
    b768:	b590      	push	{r4, r7, lr}
    b76a:	b08d      	sub	sp, #52	; 0x34
    b76c:	af04      	add	r7, sp, #16
    b76e:	60f8      	str	r0, [r7, #12]
    b770:	60b9      	str	r1, [r7, #8]
    b772:	603b      	str	r3, [r7, #0]
    b774:	1dbb      	adds	r3, r7, #6
    b776:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    b778:	1dbb      	adds	r3, r7, #6
    b77a:	881b      	ldrh	r3, [r3, #0]
    b77c:	009b      	lsls	r3, r3, #2
    b77e:	0018      	movs	r0, r3
    b780:	4b1d      	ldr	r3, [pc, #116]	; (b7f8 <xTaskCreate+0x90>)
    b782:	4798      	blx	r3
    b784:	0003      	movs	r3, r0
    b786:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
    b788:	697b      	ldr	r3, [r7, #20]
    b78a:	2b00      	cmp	r3, #0
    b78c:	d010      	beq.n	b7b0 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    b78e:	2050      	movs	r0, #80	; 0x50
    b790:	4b19      	ldr	r3, [pc, #100]	; (b7f8 <xTaskCreate+0x90>)
    b792:	4798      	blx	r3
    b794:	0003      	movs	r3, r0
    b796:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
    b798:	69fb      	ldr	r3, [r7, #28]
    b79a:	2b00      	cmp	r3, #0
    b79c:	d003      	beq.n	b7a6 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
    b79e:	69fb      	ldr	r3, [r7, #28]
    b7a0:	697a      	ldr	r2, [r7, #20]
    b7a2:	631a      	str	r2, [r3, #48]	; 0x30
    b7a4:	e006      	b.n	b7b4 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
    b7a6:	697b      	ldr	r3, [r7, #20]
    b7a8:	0018      	movs	r0, r3
    b7aa:	4b14      	ldr	r3, [pc, #80]	; (b7fc <xTaskCreate+0x94>)
    b7ac:	4798      	blx	r3
    b7ae:	e001      	b.n	b7b4 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
    b7b0:	2300      	movs	r3, #0
    b7b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
    b7b4:	69fb      	ldr	r3, [r7, #28]
    b7b6:	2b00      	cmp	r3, #0
    b7b8:	d016      	beq.n	b7e8 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    b7ba:	1dbb      	adds	r3, r7, #6
    b7bc:	881a      	ldrh	r2, [r3, #0]
    b7be:	683c      	ldr	r4, [r7, #0]
    b7c0:	68b9      	ldr	r1, [r7, #8]
    b7c2:	68f8      	ldr	r0, [r7, #12]
    b7c4:	2300      	movs	r3, #0
    b7c6:	9303      	str	r3, [sp, #12]
    b7c8:	69fb      	ldr	r3, [r7, #28]
    b7ca:	9302      	str	r3, [sp, #8]
    b7cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    b7ce:	9301      	str	r3, [sp, #4]
    b7d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    b7d2:	9300      	str	r3, [sp, #0]
    b7d4:	0023      	movs	r3, r4
    b7d6:	4c0a      	ldr	r4, [pc, #40]	; (b800 <xTaskCreate+0x98>)
    b7d8:	47a0      	blx	r4
			prvAddNewTaskToReadyList( pxNewTCB );
    b7da:	69fb      	ldr	r3, [r7, #28]
    b7dc:	0018      	movs	r0, r3
    b7de:	4b09      	ldr	r3, [pc, #36]	; (b804 <xTaskCreate+0x9c>)
    b7e0:	4798      	blx	r3
			xReturn = pdPASS;
    b7e2:	2301      	movs	r3, #1
    b7e4:	61bb      	str	r3, [r7, #24]
    b7e6:	e002      	b.n	b7ee <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    b7e8:	2301      	movs	r3, #1
    b7ea:	425b      	negs	r3, r3
    b7ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
    b7ee:	69bb      	ldr	r3, [r7, #24]
	}
    b7f0:	0018      	movs	r0, r3
    b7f2:	46bd      	mov	sp, r7
    b7f4:	b009      	add	sp, #36	; 0x24
    b7f6:	bd90      	pop	{r4, r7, pc}
    b7f8:	0000aacd 	.word	0x0000aacd
    b7fc:	0000ab61 	.word	0x0000ab61
    b800:	0000b809 	.word	0x0000b809
    b804:	0000b905 	.word	0x0000b905

0000b808 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    b808:	b580      	push	{r7, lr}
    b80a:	b086      	sub	sp, #24
    b80c:	af00      	add	r7, sp, #0
    b80e:	60f8      	str	r0, [r7, #12]
    b810:	60b9      	str	r1, [r7, #8]
    b812:	607a      	str	r2, [r7, #4]
    b814:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    b816:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    b81a:	687b      	ldr	r3, [r7, #4]
    b81c:	4936      	ldr	r1, [pc, #216]	; (b8f8 <prvInitialiseNewTask+0xf0>)
    b81e:	468c      	mov	ip, r1
    b820:	4463      	add	r3, ip
    b822:	009b      	lsls	r3, r3, #2
    b824:	18d3      	adds	r3, r2, r3
    b826:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    b828:	693b      	ldr	r3, [r7, #16]
    b82a:	2207      	movs	r2, #7
    b82c:	4393      	bics	r3, r2
    b82e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
    b830:	693b      	ldr	r3, [r7, #16]
    b832:	2207      	movs	r2, #7
    b834:	4013      	ands	r3, r2
    b836:	d001      	beq.n	b83c <prvInitialiseNewTask+0x34>
    b838:	b672      	cpsid	i
    b83a:	e7fe      	b.n	b83a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    b83c:	2300      	movs	r3, #0
    b83e:	617b      	str	r3, [r7, #20]
    b840:	e013      	b.n	b86a <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    b842:	68ba      	ldr	r2, [r7, #8]
    b844:	697b      	ldr	r3, [r7, #20]
    b846:	18d3      	adds	r3, r2, r3
    b848:	7818      	ldrb	r0, [r3, #0]
    b84a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    b84c:	2134      	movs	r1, #52	; 0x34
    b84e:	697b      	ldr	r3, [r7, #20]
    b850:	18d3      	adds	r3, r2, r3
    b852:	185b      	adds	r3, r3, r1
    b854:	1c02      	adds	r2, r0, #0
    b856:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    b858:	68ba      	ldr	r2, [r7, #8]
    b85a:	697b      	ldr	r3, [r7, #20]
    b85c:	18d3      	adds	r3, r2, r3
    b85e:	781b      	ldrb	r3, [r3, #0]
    b860:	2b00      	cmp	r3, #0
    b862:	d006      	beq.n	b872 <prvInitialiseNewTask+0x6a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    b864:	697b      	ldr	r3, [r7, #20]
    b866:	3301      	adds	r3, #1
    b868:	617b      	str	r3, [r7, #20]
    b86a:	697b      	ldr	r3, [r7, #20]
    b86c:	2b0b      	cmp	r3, #11
    b86e:	d9e8      	bls.n	b842 <prvInitialiseNewTask+0x3a>
    b870:	e000      	b.n	b874 <prvInitialiseNewTask+0x6c>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    b872:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    b874:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b876:	223f      	movs	r2, #63	; 0x3f
    b878:	2100      	movs	r1, #0
    b87a:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    b87c:	6a3b      	ldr	r3, [r7, #32]
    b87e:	2b04      	cmp	r3, #4
    b880:	d901      	bls.n	b886 <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    b882:	2304      	movs	r3, #4
    b884:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
    b886:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b888:	6a3a      	ldr	r2, [r7, #32]
    b88a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
    b88c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b88e:	6a3a      	ldr	r2, [r7, #32]
    b890:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
    b892:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b894:	2200      	movs	r2, #0
    b896:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    b898:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b89a:	3304      	adds	r3, #4
    b89c:	0018      	movs	r0, r3
    b89e:	4b17      	ldr	r3, [pc, #92]	; (b8fc <prvInitialiseNewTask+0xf4>)
    b8a0:	4798      	blx	r3
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    b8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b8a4:	3318      	adds	r3, #24
    b8a6:	0018      	movs	r0, r3
    b8a8:	4b14      	ldr	r3, [pc, #80]	; (b8fc <prvInitialiseNewTask+0xf4>)
    b8aa:	4798      	blx	r3

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    b8ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b8ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
    b8b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    b8b2:	6a3b      	ldr	r3, [r7, #32]
    b8b4:	2205      	movs	r2, #5
    b8b6:	1ad2      	subs	r2, r2, r3
    b8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b8ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    b8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b8be:	6aba      	ldr	r2, [r7, #40]	; 0x28
    b8c0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
    b8c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b8c4:	2200      	movs	r2, #0
    b8c6:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    b8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b8ca:	224c      	movs	r2, #76	; 0x4c
    b8cc:	2100      	movs	r1, #0
    b8ce:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    b8d0:	683a      	ldr	r2, [r7, #0]
    b8d2:	68f9      	ldr	r1, [r7, #12]
    b8d4:	693b      	ldr	r3, [r7, #16]
    b8d6:	0018      	movs	r0, r3
    b8d8:	4b09      	ldr	r3, [pc, #36]	; (b900 <prvInitialiseNewTask+0xf8>)
    b8da:	4798      	blx	r3
    b8dc:	0002      	movs	r2, r0
    b8de:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b8e0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
    b8e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b8e4:	2b00      	cmp	r3, #0
    b8e6:	d002      	beq.n	b8ee <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    b8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b8ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
    b8ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    b8ee:	46c0      	nop			; (mov r8, r8)
    b8f0:	46bd      	mov	sp, r7
    b8f2:	b006      	add	sp, #24
    b8f4:	bd80      	pop	{r7, pc}
    b8f6:	46c0      	nop			; (mov r8, r8)
    b8f8:	3fffffff 	.word	0x3fffffff
    b8fc:	0000a781 	.word	0x0000a781
    b900:	0000a899 	.word	0x0000a899

0000b904 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
    b904:	b580      	push	{r7, lr}
    b906:	b082      	sub	sp, #8
    b908:	af00      	add	r7, sp, #0
    b90a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
    b90c:	4b29      	ldr	r3, [pc, #164]	; (b9b4 <prvAddNewTaskToReadyList+0xb0>)
    b90e:	4798      	blx	r3
	{
		uxCurrentNumberOfTasks++;
    b910:	4b29      	ldr	r3, [pc, #164]	; (b9b8 <prvAddNewTaskToReadyList+0xb4>)
    b912:	681b      	ldr	r3, [r3, #0]
    b914:	1c5a      	adds	r2, r3, #1
    b916:	4b28      	ldr	r3, [pc, #160]	; (b9b8 <prvAddNewTaskToReadyList+0xb4>)
    b918:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
    b91a:	4b28      	ldr	r3, [pc, #160]	; (b9bc <prvAddNewTaskToReadyList+0xb8>)
    b91c:	681b      	ldr	r3, [r3, #0]
    b91e:	2b00      	cmp	r3, #0
    b920:	d109      	bne.n	b936 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
    b922:	4b26      	ldr	r3, [pc, #152]	; (b9bc <prvAddNewTaskToReadyList+0xb8>)
    b924:	687a      	ldr	r2, [r7, #4]
    b926:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    b928:	4b23      	ldr	r3, [pc, #140]	; (b9b8 <prvAddNewTaskToReadyList+0xb4>)
    b92a:	681b      	ldr	r3, [r3, #0]
    b92c:	2b01      	cmp	r3, #1
    b92e:	d110      	bne.n	b952 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
    b930:	4b23      	ldr	r3, [pc, #140]	; (b9c0 <prvAddNewTaskToReadyList+0xbc>)
    b932:	4798      	blx	r3
    b934:	e00d      	b.n	b952 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
    b936:	4b23      	ldr	r3, [pc, #140]	; (b9c4 <prvAddNewTaskToReadyList+0xc0>)
    b938:	681b      	ldr	r3, [r3, #0]
    b93a:	2b00      	cmp	r3, #0
    b93c:	d109      	bne.n	b952 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    b93e:	4b1f      	ldr	r3, [pc, #124]	; (b9bc <prvAddNewTaskToReadyList+0xb8>)
    b940:	681b      	ldr	r3, [r3, #0]
    b942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    b944:	687b      	ldr	r3, [r7, #4]
    b946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    b948:	429a      	cmp	r2, r3
    b94a:	d802      	bhi.n	b952 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
    b94c:	4b1b      	ldr	r3, [pc, #108]	; (b9bc <prvAddNewTaskToReadyList+0xb8>)
    b94e:	687a      	ldr	r2, [r7, #4]
    b950:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
    b952:	4b1d      	ldr	r3, [pc, #116]	; (b9c8 <prvAddNewTaskToReadyList+0xc4>)
    b954:	681b      	ldr	r3, [r3, #0]
    b956:	1c5a      	adds	r2, r3, #1
    b958:	4b1b      	ldr	r3, [pc, #108]	; (b9c8 <prvAddNewTaskToReadyList+0xc4>)
    b95a:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
    b95c:	687b      	ldr	r3, [r7, #4]
    b95e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    b960:	4b1a      	ldr	r3, [pc, #104]	; (b9cc <prvAddNewTaskToReadyList+0xc8>)
    b962:	681b      	ldr	r3, [r3, #0]
    b964:	429a      	cmp	r2, r3
    b966:	d903      	bls.n	b970 <prvAddNewTaskToReadyList+0x6c>
    b968:	687b      	ldr	r3, [r7, #4]
    b96a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    b96c:	4b17      	ldr	r3, [pc, #92]	; (b9cc <prvAddNewTaskToReadyList+0xc8>)
    b96e:	601a      	str	r2, [r3, #0]
    b970:	687b      	ldr	r3, [r7, #4]
    b972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    b974:	0013      	movs	r3, r2
    b976:	009b      	lsls	r3, r3, #2
    b978:	189b      	adds	r3, r3, r2
    b97a:	009b      	lsls	r3, r3, #2
    b97c:	4a14      	ldr	r2, [pc, #80]	; (b9d0 <prvAddNewTaskToReadyList+0xcc>)
    b97e:	189a      	adds	r2, r3, r2
    b980:	687b      	ldr	r3, [r7, #4]
    b982:	3304      	adds	r3, #4
    b984:	0019      	movs	r1, r3
    b986:	0010      	movs	r0, r2
    b988:	4b12      	ldr	r3, [pc, #72]	; (b9d4 <prvAddNewTaskToReadyList+0xd0>)
    b98a:	4798      	blx	r3

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
    b98c:	4b12      	ldr	r3, [pc, #72]	; (b9d8 <prvAddNewTaskToReadyList+0xd4>)
    b98e:	4798      	blx	r3

	if( xSchedulerRunning != pdFALSE )
    b990:	4b0c      	ldr	r3, [pc, #48]	; (b9c4 <prvAddNewTaskToReadyList+0xc0>)
    b992:	681b      	ldr	r3, [r3, #0]
    b994:	2b00      	cmp	r3, #0
    b996:	d008      	beq.n	b9aa <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    b998:	4b08      	ldr	r3, [pc, #32]	; (b9bc <prvAddNewTaskToReadyList+0xb8>)
    b99a:	681b      	ldr	r3, [r3, #0]
    b99c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    b99e:	687b      	ldr	r3, [r7, #4]
    b9a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    b9a2:	429a      	cmp	r2, r3
    b9a4:	d201      	bcs.n	b9aa <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
    b9a6:	4b0d      	ldr	r3, [pc, #52]	; (b9dc <prvAddNewTaskToReadyList+0xd8>)
    b9a8:	4798      	blx	r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    b9aa:	46c0      	nop			; (mov r8, r8)
    b9ac:	46bd      	mov	sp, r7
    b9ae:	b002      	add	sp, #8
    b9b0:	bd80      	pop	{r7, pc}
    b9b2:	46c0      	nop			; (mov r8, r8)
    b9b4:	0000a9b9 	.word	0x0000a9b9
    b9b8:	20003cb8 	.word	0x20003cb8
    b9bc:	20003be0 	.word	0x20003be0
    b9c0:	0000c11d 	.word	0x0000c11d
    b9c4:	20003cc4 	.word	0x20003cc4
    b9c8:	20003cd4 	.word	0x20003cd4
    b9cc:	20003cc0 	.word	0x20003cc0
    b9d0:	20003be4 	.word	0x20003be4
    b9d4:	0000a799 	.word	0x0000a799
    b9d8:	0000a9dd 	.word	0x0000a9dd
    b9dc:	0000a999 	.word	0x0000a999

0000b9e0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    b9e0:	b580      	push	{r7, lr}
    b9e2:	b086      	sub	sp, #24
    b9e4:	af00      	add	r7, sp, #0
    b9e6:	6078      	str	r0, [r7, #4]
    b9e8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    b9ea:	2300      	movs	r3, #0
    b9ec:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
    b9ee:	687b      	ldr	r3, [r7, #4]
    b9f0:	2b00      	cmp	r3, #0
    b9f2:	d101      	bne.n	b9f8 <vTaskDelayUntil+0x18>
    b9f4:	b672      	cpsid	i
    b9f6:	e7fe      	b.n	b9f6 <vTaskDelayUntil+0x16>
		configASSERT( ( xTimeIncrement > 0U ) );
    b9f8:	683b      	ldr	r3, [r7, #0]
    b9fa:	2b00      	cmp	r3, #0
    b9fc:	d101      	bne.n	ba02 <vTaskDelayUntil+0x22>
    b9fe:	b672      	cpsid	i
    ba00:	e7fe      	b.n	ba00 <vTaskDelayUntil+0x20>
		configASSERT( uxSchedulerSuspended == 0 );
    ba02:	4b23      	ldr	r3, [pc, #140]	; (ba90 <vTaskDelayUntil+0xb0>)
    ba04:	681b      	ldr	r3, [r3, #0]
    ba06:	2b00      	cmp	r3, #0
    ba08:	d001      	beq.n	ba0e <vTaskDelayUntil+0x2e>
    ba0a:	b672      	cpsid	i
    ba0c:	e7fe      	b.n	ba0c <vTaskDelayUntil+0x2c>

		vTaskSuspendAll();
    ba0e:	4b21      	ldr	r3, [pc, #132]	; (ba94 <vTaskDelayUntil+0xb4>)
    ba10:	4798      	blx	r3
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    ba12:	4b21      	ldr	r3, [pc, #132]	; (ba98 <vTaskDelayUntil+0xb8>)
    ba14:	681b      	ldr	r3, [r3, #0]
    ba16:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    ba18:	687b      	ldr	r3, [r7, #4]
    ba1a:	681a      	ldr	r2, [r3, #0]
    ba1c:	683b      	ldr	r3, [r7, #0]
    ba1e:	18d3      	adds	r3, r2, r3
    ba20:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
    ba22:	687b      	ldr	r3, [r7, #4]
    ba24:	681a      	ldr	r2, [r3, #0]
    ba26:	693b      	ldr	r3, [r7, #16]
    ba28:	429a      	cmp	r2, r3
    ba2a:	d90b      	bls.n	ba44 <vTaskDelayUntil+0x64>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    ba2c:	687b      	ldr	r3, [r7, #4]
    ba2e:	681a      	ldr	r2, [r3, #0]
    ba30:	68fb      	ldr	r3, [r7, #12]
    ba32:	429a      	cmp	r2, r3
    ba34:	d911      	bls.n	ba5a <vTaskDelayUntil+0x7a>
    ba36:	68fa      	ldr	r2, [r7, #12]
    ba38:	693b      	ldr	r3, [r7, #16]
    ba3a:	429a      	cmp	r2, r3
    ba3c:	d90d      	bls.n	ba5a <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
    ba3e:	2301      	movs	r3, #1
    ba40:	617b      	str	r3, [r7, #20]
    ba42:	e00a      	b.n	ba5a <vTaskDelayUntil+0x7a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    ba44:	687b      	ldr	r3, [r7, #4]
    ba46:	681a      	ldr	r2, [r3, #0]
    ba48:	68fb      	ldr	r3, [r7, #12]
    ba4a:	429a      	cmp	r2, r3
    ba4c:	d803      	bhi.n	ba56 <vTaskDelayUntil+0x76>
    ba4e:	68fa      	ldr	r2, [r7, #12]
    ba50:	693b      	ldr	r3, [r7, #16]
    ba52:	429a      	cmp	r2, r3
    ba54:	d901      	bls.n	ba5a <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
    ba56:	2301      	movs	r3, #1
    ba58:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    ba5a:	687b      	ldr	r3, [r7, #4]
    ba5c:	68fa      	ldr	r2, [r7, #12]
    ba5e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
    ba60:	697b      	ldr	r3, [r7, #20]
    ba62:	2b00      	cmp	r3, #0
    ba64:	d006      	beq.n	ba74 <vTaskDelayUntil+0x94>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
    ba66:	68fa      	ldr	r2, [r7, #12]
    ba68:	693b      	ldr	r3, [r7, #16]
    ba6a:	1ad3      	subs	r3, r2, r3
    ba6c:	2100      	movs	r1, #0
    ba6e:	0018      	movs	r0, r3
    ba70:	4b0a      	ldr	r3, [pc, #40]	; (ba9c <vTaskDelayUntil+0xbc>)
    ba72:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    ba74:	4b0a      	ldr	r3, [pc, #40]	; (baa0 <vTaskDelayUntil+0xc0>)
    ba76:	4798      	blx	r3
    ba78:	0003      	movs	r3, r0
    ba7a:	60bb      	str	r3, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    ba7c:	68bb      	ldr	r3, [r7, #8]
    ba7e:	2b00      	cmp	r3, #0
    ba80:	d101      	bne.n	ba86 <vTaskDelayUntil+0xa6>
		{
			portYIELD_WITHIN_API();
    ba82:	4b08      	ldr	r3, [pc, #32]	; (baa4 <vTaskDelayUntil+0xc4>)
    ba84:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    ba86:	46c0      	nop			; (mov r8, r8)
    ba88:	46bd      	mov	sp, r7
    ba8a:	b006      	add	sp, #24
    ba8c:	bd80      	pop	{r7, pc}
    ba8e:	46c0      	nop			; (mov r8, r8)
    ba90:	20003ce0 	.word	0x20003ce0
    ba94:	0000bb31 	.word	0x0000bb31
    ba98:	20003cbc 	.word	0x20003cbc
    ba9c:	0000c485 	.word	0x0000c485
    baa0:	0000bb49 	.word	0x0000bb49
    baa4:	0000a999 	.word	0x0000a999

0000baa8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    baa8:	b590      	push	{r4, r7, lr}
    baaa:	b085      	sub	sp, #20
    baac:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
    baae:	2380      	movs	r3, #128	; 0x80
    bab0:	005a      	lsls	r2, r3, #1
    bab2:	4916      	ldr	r1, [pc, #88]	; (bb0c <vTaskStartScheduler+0x64>)
    bab4:	4816      	ldr	r0, [pc, #88]	; (bb10 <vTaskStartScheduler+0x68>)
    bab6:	4b17      	ldr	r3, [pc, #92]	; (bb14 <vTaskStartScheduler+0x6c>)
    bab8:	9301      	str	r3, [sp, #4]
    baba:	2300      	movs	r3, #0
    babc:	9300      	str	r3, [sp, #0]
    babe:	2300      	movs	r3, #0
    bac0:	4c15      	ldr	r4, [pc, #84]	; (bb18 <vTaskStartScheduler+0x70>)
    bac2:	47a0      	blx	r4
    bac4:	0003      	movs	r3, r0
    bac6:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    bac8:	687b      	ldr	r3, [r7, #4]
    baca:	2b01      	cmp	r3, #1
    bacc:	d103      	bne.n	bad6 <vTaskStartScheduler+0x2e>
		{
			xReturn = xTimerCreateTimerTask();
    bace:	4b13      	ldr	r3, [pc, #76]	; (bb1c <vTaskStartScheduler+0x74>)
    bad0:	4798      	blx	r3
    bad2:	0003      	movs	r3, r0
    bad4:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    bad6:	687b      	ldr	r3, [r7, #4]
    bad8:	2b01      	cmp	r3, #1
    bada:	d10d      	bne.n	baf8 <vTaskStartScheduler+0x50>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
    badc:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
    bade:	4b10      	ldr	r3, [pc, #64]	; (bb20 <vTaskStartScheduler+0x78>)
    bae0:	2201      	movs	r2, #1
    bae2:	4252      	negs	r2, r2
    bae4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    bae6:	4b0f      	ldr	r3, [pc, #60]	; (bb24 <vTaskStartScheduler+0x7c>)
    bae8:	2201      	movs	r2, #1
    baea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    baec:	4b0e      	ldr	r3, [pc, #56]	; (bb28 <vTaskStartScheduler+0x80>)
    baee:	2200      	movs	r2, #0
    baf0:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    baf2:	4b0e      	ldr	r3, [pc, #56]	; (bb2c <vTaskStartScheduler+0x84>)
    baf4:	4798      	blx	r3
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    baf6:	e004      	b.n	bb02 <vTaskStartScheduler+0x5a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    baf8:	687b      	ldr	r3, [r7, #4]
    bafa:	3301      	adds	r3, #1
    bafc:	d101      	bne.n	bb02 <vTaskStartScheduler+0x5a>
    bafe:	b672      	cpsid	i
    bb00:	e7fe      	b.n	bb00 <vTaskStartScheduler+0x58>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    bb02:	46c0      	nop			; (mov r8, r8)
    bb04:	46bd      	mov	sp, r7
    bb06:	b003      	add	sp, #12
    bb08:	bd90      	pop	{r4, r7, pc}
    bb0a:	46c0      	nop			; (mov r8, r8)
    bb0c:	00011c44 	.word	0x00011c44
    bb10:	0000c101 	.word	0x0000c101
    bb14:	20003cdc 	.word	0x20003cdc
    bb18:	0000b769 	.word	0x0000b769
    bb1c:	0000c539 	.word	0x0000c539
    bb20:	20003cd8 	.word	0x20003cd8
    bb24:	20003cc4 	.word	0x20003cc4
    bb28:	20003cbc 	.word	0x20003cbc
    bb2c:	0000a949 	.word	0x0000a949

0000bb30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    bb30:	b580      	push	{r7, lr}
    bb32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    bb34:	4b03      	ldr	r3, [pc, #12]	; (bb44 <vTaskSuspendAll+0x14>)
    bb36:	681b      	ldr	r3, [r3, #0]
    bb38:	1c5a      	adds	r2, r3, #1
    bb3a:	4b02      	ldr	r3, [pc, #8]	; (bb44 <vTaskSuspendAll+0x14>)
    bb3c:	601a      	str	r2, [r3, #0]
}
    bb3e:	46c0      	nop			; (mov r8, r8)
    bb40:	46bd      	mov	sp, r7
    bb42:	bd80      	pop	{r7, pc}
    bb44:	20003ce0 	.word	0x20003ce0

0000bb48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    bb48:	b580      	push	{r7, lr}
    bb4a:	b084      	sub	sp, #16
    bb4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
    bb4e:	2300      	movs	r3, #0
    bb50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
    bb52:	2300      	movs	r3, #0
    bb54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    bb56:	4b3a      	ldr	r3, [pc, #232]	; (bc40 <xTaskResumeAll+0xf8>)
    bb58:	681b      	ldr	r3, [r3, #0]
    bb5a:	2b00      	cmp	r3, #0
    bb5c:	d101      	bne.n	bb62 <xTaskResumeAll+0x1a>
    bb5e:	b672      	cpsid	i
    bb60:	e7fe      	b.n	bb60 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    bb62:	4b38      	ldr	r3, [pc, #224]	; (bc44 <xTaskResumeAll+0xfc>)
    bb64:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    bb66:	4b36      	ldr	r3, [pc, #216]	; (bc40 <xTaskResumeAll+0xf8>)
    bb68:	681b      	ldr	r3, [r3, #0]
    bb6a:	1e5a      	subs	r2, r3, #1
    bb6c:	4b34      	ldr	r3, [pc, #208]	; (bc40 <xTaskResumeAll+0xf8>)
    bb6e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    bb70:	4b33      	ldr	r3, [pc, #204]	; (bc40 <xTaskResumeAll+0xf8>)
    bb72:	681b      	ldr	r3, [r3, #0]
    bb74:	2b00      	cmp	r3, #0
    bb76:	d15b      	bne.n	bc30 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    bb78:	4b33      	ldr	r3, [pc, #204]	; (bc48 <xTaskResumeAll+0x100>)
    bb7a:	681b      	ldr	r3, [r3, #0]
    bb7c:	2b00      	cmp	r3, #0
    bb7e:	d057      	beq.n	bc30 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    bb80:	e02f      	b.n	bbe2 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    bb82:	4b32      	ldr	r3, [pc, #200]	; (bc4c <xTaskResumeAll+0x104>)
    bb84:	68db      	ldr	r3, [r3, #12]
    bb86:	68db      	ldr	r3, [r3, #12]
    bb88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    bb8a:	68fb      	ldr	r3, [r7, #12]
    bb8c:	3318      	adds	r3, #24
    bb8e:	0018      	movs	r0, r3
    bb90:	4b2f      	ldr	r3, [pc, #188]	; (bc50 <xTaskResumeAll+0x108>)
    bb92:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    bb94:	68fb      	ldr	r3, [r7, #12]
    bb96:	3304      	adds	r3, #4
    bb98:	0018      	movs	r0, r3
    bb9a:	4b2d      	ldr	r3, [pc, #180]	; (bc50 <xTaskResumeAll+0x108>)
    bb9c:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    bb9e:	68fb      	ldr	r3, [r7, #12]
    bba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bba2:	4b2c      	ldr	r3, [pc, #176]	; (bc54 <xTaskResumeAll+0x10c>)
    bba4:	681b      	ldr	r3, [r3, #0]
    bba6:	429a      	cmp	r2, r3
    bba8:	d903      	bls.n	bbb2 <xTaskResumeAll+0x6a>
    bbaa:	68fb      	ldr	r3, [r7, #12]
    bbac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bbae:	4b29      	ldr	r3, [pc, #164]	; (bc54 <xTaskResumeAll+0x10c>)
    bbb0:	601a      	str	r2, [r3, #0]
    bbb2:	68fb      	ldr	r3, [r7, #12]
    bbb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bbb6:	0013      	movs	r3, r2
    bbb8:	009b      	lsls	r3, r3, #2
    bbba:	189b      	adds	r3, r3, r2
    bbbc:	009b      	lsls	r3, r3, #2
    bbbe:	4a26      	ldr	r2, [pc, #152]	; (bc58 <xTaskResumeAll+0x110>)
    bbc0:	189a      	adds	r2, r3, r2
    bbc2:	68fb      	ldr	r3, [r7, #12]
    bbc4:	3304      	adds	r3, #4
    bbc6:	0019      	movs	r1, r3
    bbc8:	0010      	movs	r0, r2
    bbca:	4b24      	ldr	r3, [pc, #144]	; (bc5c <xTaskResumeAll+0x114>)
    bbcc:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    bbce:	68fb      	ldr	r3, [r7, #12]
    bbd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bbd2:	4b23      	ldr	r3, [pc, #140]	; (bc60 <xTaskResumeAll+0x118>)
    bbd4:	681b      	ldr	r3, [r3, #0]
    bbd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    bbd8:	429a      	cmp	r2, r3
    bbda:	d302      	bcc.n	bbe2 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
    bbdc:	4b21      	ldr	r3, [pc, #132]	; (bc64 <xTaskResumeAll+0x11c>)
    bbde:	2201      	movs	r2, #1
    bbe0:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    bbe2:	4b1a      	ldr	r3, [pc, #104]	; (bc4c <xTaskResumeAll+0x104>)
    bbe4:	681b      	ldr	r3, [r3, #0]
    bbe6:	2b00      	cmp	r3, #0
    bbe8:	d1cb      	bne.n	bb82 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
    bbea:	68fb      	ldr	r3, [r7, #12]
    bbec:	2b00      	cmp	r3, #0
    bbee:	d001      	beq.n	bbf4 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
    bbf0:	4b1d      	ldr	r3, [pc, #116]	; (bc68 <xTaskResumeAll+0x120>)
    bbf2:	4798      	blx	r3
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    bbf4:	4b1d      	ldr	r3, [pc, #116]	; (bc6c <xTaskResumeAll+0x124>)
    bbf6:	681b      	ldr	r3, [r3, #0]
    bbf8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
    bbfa:	687b      	ldr	r3, [r7, #4]
    bbfc:	2b00      	cmp	r3, #0
    bbfe:	d00f      	beq.n	bc20 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
    bc00:	4b1b      	ldr	r3, [pc, #108]	; (bc70 <xTaskResumeAll+0x128>)
    bc02:	4798      	blx	r3
    bc04:	1e03      	subs	r3, r0, #0
    bc06:	d002      	beq.n	bc0e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
    bc08:	4b16      	ldr	r3, [pc, #88]	; (bc64 <xTaskResumeAll+0x11c>)
    bc0a:	2201      	movs	r2, #1
    bc0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
    bc0e:	687b      	ldr	r3, [r7, #4]
    bc10:	3b01      	subs	r3, #1
    bc12:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    bc14:	687b      	ldr	r3, [r7, #4]
    bc16:	2b00      	cmp	r3, #0
    bc18:	d1f2      	bne.n	bc00 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
    bc1a:	4b14      	ldr	r3, [pc, #80]	; (bc6c <xTaskResumeAll+0x124>)
    bc1c:	2200      	movs	r2, #0
    bc1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
    bc20:	4b10      	ldr	r3, [pc, #64]	; (bc64 <xTaskResumeAll+0x11c>)
    bc22:	681b      	ldr	r3, [r3, #0]
    bc24:	2b00      	cmp	r3, #0
    bc26:	d003      	beq.n	bc30 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    bc28:	2301      	movs	r3, #1
    bc2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    bc2c:	4b11      	ldr	r3, [pc, #68]	; (bc74 <xTaskResumeAll+0x12c>)
    bc2e:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    bc30:	4b11      	ldr	r3, [pc, #68]	; (bc78 <xTaskResumeAll+0x130>)
    bc32:	4798      	blx	r3

	return xAlreadyYielded;
    bc34:	68bb      	ldr	r3, [r7, #8]
}
    bc36:	0018      	movs	r0, r3
    bc38:	46bd      	mov	sp, r7
    bc3a:	b004      	add	sp, #16
    bc3c:	bd80      	pop	{r7, pc}
    bc3e:	46c0      	nop			; (mov r8, r8)
    bc40:	20003ce0 	.word	0x20003ce0
    bc44:	0000a9b9 	.word	0x0000a9b9
    bc48:	20003cb8 	.word	0x20003cb8
    bc4c:	20003c78 	.word	0x20003c78
    bc50:	0000a849 	.word	0x0000a849
    bc54:	20003cc0 	.word	0x20003cc0
    bc58:	20003be4 	.word	0x20003be4
    bc5c:	0000a799 	.word	0x0000a799
    bc60:	20003be0 	.word	0x20003be0
    bc64:	20003ccc 	.word	0x20003ccc
    bc68:	0000c25d 	.word	0x0000c25d
    bc6c:	20003cc8 	.word	0x20003cc8
    bc70:	0000bc99 	.word	0x0000bc99
    bc74:	0000a999 	.word	0x0000a999
    bc78:	0000a9dd 	.word	0x0000a9dd

0000bc7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    bc7c:	b580      	push	{r7, lr}
    bc7e:	b082      	sub	sp, #8
    bc80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    bc82:	4b04      	ldr	r3, [pc, #16]	; (bc94 <xTaskGetTickCount+0x18>)
    bc84:	681b      	ldr	r3, [r3, #0]
    bc86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    bc88:	687b      	ldr	r3, [r7, #4]
}
    bc8a:	0018      	movs	r0, r3
    bc8c:	46bd      	mov	sp, r7
    bc8e:	b002      	add	sp, #8
    bc90:	bd80      	pop	{r7, pc}
    bc92:	46c0      	nop			; (mov r8, r8)
    bc94:	20003cbc 	.word	0x20003cbc

0000bc98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    bc98:	b580      	push	{r7, lr}
    bc9a:	b086      	sub	sp, #24
    bc9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    bc9e:	2300      	movs	r3, #0
    bca0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    bca2:	4b45      	ldr	r3, [pc, #276]	; (bdb8 <xTaskIncrementTick+0x120>)
    bca4:	681b      	ldr	r3, [r3, #0]
    bca6:	2b00      	cmp	r3, #0
    bca8:	d000      	beq.n	bcac <xTaskIncrementTick+0x14>
    bcaa:	e075      	b.n	bd98 <xTaskIncrementTick+0x100>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
    bcac:	4b43      	ldr	r3, [pc, #268]	; (bdbc <xTaskIncrementTick+0x124>)
    bcae:	681b      	ldr	r3, [r3, #0]
    bcb0:	3301      	adds	r3, #1
    bcb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
    bcb4:	4b41      	ldr	r3, [pc, #260]	; (bdbc <xTaskIncrementTick+0x124>)
    bcb6:	693a      	ldr	r2, [r7, #16]
    bcb8:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
    bcba:	693b      	ldr	r3, [r7, #16]
    bcbc:	2b00      	cmp	r3, #0
    bcbe:	d117      	bne.n	bcf0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
    bcc0:	4b3f      	ldr	r3, [pc, #252]	; (bdc0 <xTaskIncrementTick+0x128>)
    bcc2:	681b      	ldr	r3, [r3, #0]
    bcc4:	681b      	ldr	r3, [r3, #0]
    bcc6:	2b00      	cmp	r3, #0
    bcc8:	d001      	beq.n	bcce <xTaskIncrementTick+0x36>
    bcca:	b672      	cpsid	i
    bccc:	e7fe      	b.n	bccc <xTaskIncrementTick+0x34>
    bcce:	4b3c      	ldr	r3, [pc, #240]	; (bdc0 <xTaskIncrementTick+0x128>)
    bcd0:	681b      	ldr	r3, [r3, #0]
    bcd2:	60fb      	str	r3, [r7, #12]
    bcd4:	4b3b      	ldr	r3, [pc, #236]	; (bdc4 <xTaskIncrementTick+0x12c>)
    bcd6:	681a      	ldr	r2, [r3, #0]
    bcd8:	4b39      	ldr	r3, [pc, #228]	; (bdc0 <xTaskIncrementTick+0x128>)
    bcda:	601a      	str	r2, [r3, #0]
    bcdc:	4b39      	ldr	r3, [pc, #228]	; (bdc4 <xTaskIncrementTick+0x12c>)
    bcde:	68fa      	ldr	r2, [r7, #12]
    bce0:	601a      	str	r2, [r3, #0]
    bce2:	4b39      	ldr	r3, [pc, #228]	; (bdc8 <xTaskIncrementTick+0x130>)
    bce4:	681b      	ldr	r3, [r3, #0]
    bce6:	1c5a      	adds	r2, r3, #1
    bce8:	4b37      	ldr	r3, [pc, #220]	; (bdc8 <xTaskIncrementTick+0x130>)
    bcea:	601a      	str	r2, [r3, #0]
    bcec:	4b37      	ldr	r3, [pc, #220]	; (bdcc <xTaskIncrementTick+0x134>)
    bcee:	4798      	blx	r3

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
    bcf0:	4b37      	ldr	r3, [pc, #220]	; (bdd0 <xTaskIncrementTick+0x138>)
    bcf2:	681b      	ldr	r3, [r3, #0]
    bcf4:	693a      	ldr	r2, [r7, #16]
    bcf6:	429a      	cmp	r2, r3
    bcf8:	d353      	bcc.n	bda2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    bcfa:	4b31      	ldr	r3, [pc, #196]	; (bdc0 <xTaskIncrementTick+0x128>)
    bcfc:	681b      	ldr	r3, [r3, #0]
    bcfe:	681b      	ldr	r3, [r3, #0]
    bd00:	2b00      	cmp	r3, #0
    bd02:	d101      	bne.n	bd08 <xTaskIncrementTick+0x70>
    bd04:	2301      	movs	r3, #1
    bd06:	e000      	b.n	bd0a <xTaskIncrementTick+0x72>
    bd08:	2300      	movs	r3, #0
    bd0a:	2b00      	cmp	r3, #0
    bd0c:	d004      	beq.n	bd18 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    bd0e:	4b30      	ldr	r3, [pc, #192]	; (bdd0 <xTaskIncrementTick+0x138>)
    bd10:	2201      	movs	r2, #1
    bd12:	4252      	negs	r2, r2
    bd14:	601a      	str	r2, [r3, #0]
					break;
    bd16:	e044      	b.n	bda2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    bd18:	4b29      	ldr	r3, [pc, #164]	; (bdc0 <xTaskIncrementTick+0x128>)
    bd1a:	681b      	ldr	r3, [r3, #0]
    bd1c:	68db      	ldr	r3, [r3, #12]
    bd1e:	68db      	ldr	r3, [r3, #12]
    bd20:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    bd22:	68bb      	ldr	r3, [r7, #8]
    bd24:	685b      	ldr	r3, [r3, #4]
    bd26:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
    bd28:	693a      	ldr	r2, [r7, #16]
    bd2a:	687b      	ldr	r3, [r7, #4]
    bd2c:	429a      	cmp	r2, r3
    bd2e:	d203      	bcs.n	bd38 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
    bd30:	4b27      	ldr	r3, [pc, #156]	; (bdd0 <xTaskIncrementTick+0x138>)
    bd32:	687a      	ldr	r2, [r7, #4]
    bd34:	601a      	str	r2, [r3, #0]
						break;
    bd36:	e034      	b.n	bda2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    bd38:	68bb      	ldr	r3, [r7, #8]
    bd3a:	3304      	adds	r3, #4
    bd3c:	0018      	movs	r0, r3
    bd3e:	4b25      	ldr	r3, [pc, #148]	; (bdd4 <xTaskIncrementTick+0x13c>)
    bd40:	4798      	blx	r3

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    bd42:	68bb      	ldr	r3, [r7, #8]
    bd44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    bd46:	2b00      	cmp	r3, #0
    bd48:	d004      	beq.n	bd54 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    bd4a:	68bb      	ldr	r3, [r7, #8]
    bd4c:	3318      	adds	r3, #24
    bd4e:	0018      	movs	r0, r3
    bd50:	4b20      	ldr	r3, [pc, #128]	; (bdd4 <xTaskIncrementTick+0x13c>)
    bd52:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
    bd54:	68bb      	ldr	r3, [r7, #8]
    bd56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bd58:	4b1f      	ldr	r3, [pc, #124]	; (bdd8 <xTaskIncrementTick+0x140>)
    bd5a:	681b      	ldr	r3, [r3, #0]
    bd5c:	429a      	cmp	r2, r3
    bd5e:	d903      	bls.n	bd68 <xTaskIncrementTick+0xd0>
    bd60:	68bb      	ldr	r3, [r7, #8]
    bd62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bd64:	4b1c      	ldr	r3, [pc, #112]	; (bdd8 <xTaskIncrementTick+0x140>)
    bd66:	601a      	str	r2, [r3, #0]
    bd68:	68bb      	ldr	r3, [r7, #8]
    bd6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bd6c:	0013      	movs	r3, r2
    bd6e:	009b      	lsls	r3, r3, #2
    bd70:	189b      	adds	r3, r3, r2
    bd72:	009b      	lsls	r3, r3, #2
    bd74:	4a19      	ldr	r2, [pc, #100]	; (bddc <xTaskIncrementTick+0x144>)
    bd76:	189a      	adds	r2, r3, r2
    bd78:	68bb      	ldr	r3, [r7, #8]
    bd7a:	3304      	adds	r3, #4
    bd7c:	0019      	movs	r1, r3
    bd7e:	0010      	movs	r0, r2
    bd80:	4b17      	ldr	r3, [pc, #92]	; (bde0 <xTaskIncrementTick+0x148>)
    bd82:	4798      	blx	r3
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    bd84:	68bb      	ldr	r3, [r7, #8]
    bd86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bd88:	4b16      	ldr	r3, [pc, #88]	; (bde4 <xTaskIncrementTick+0x14c>)
    bd8a:	681b      	ldr	r3, [r3, #0]
    bd8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    bd8e:	429a      	cmp	r2, r3
    bd90:	d3b3      	bcc.n	bcfa <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
    bd92:	2301      	movs	r3, #1
    bd94:	617b      	str	r3, [r7, #20]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
    bd96:	e7b0      	b.n	bcfa <xTaskIncrementTick+0x62>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    bd98:	4b13      	ldr	r3, [pc, #76]	; (bde8 <xTaskIncrementTick+0x150>)
    bd9a:	681b      	ldr	r3, [r3, #0]
    bd9c:	1c5a      	adds	r2, r3, #1
    bd9e:	4b12      	ldr	r3, [pc, #72]	; (bde8 <xTaskIncrementTick+0x150>)
    bda0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    bda2:	4b12      	ldr	r3, [pc, #72]	; (bdec <xTaskIncrementTick+0x154>)
    bda4:	681b      	ldr	r3, [r3, #0]
    bda6:	2b00      	cmp	r3, #0
    bda8:	d001      	beq.n	bdae <xTaskIncrementTick+0x116>
		{
			xSwitchRequired = pdTRUE;
    bdaa:	2301      	movs	r3, #1
    bdac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    bdae:	697b      	ldr	r3, [r7, #20]
}
    bdb0:	0018      	movs	r0, r3
    bdb2:	46bd      	mov	sp, r7
    bdb4:	b006      	add	sp, #24
    bdb6:	bd80      	pop	{r7, pc}
    bdb8:	20003ce0 	.word	0x20003ce0
    bdbc:	20003cbc 	.word	0x20003cbc
    bdc0:	20003c70 	.word	0x20003c70
    bdc4:	20003c74 	.word	0x20003c74
    bdc8:	20003cd0 	.word	0x20003cd0
    bdcc:	0000c25d 	.word	0x0000c25d
    bdd0:	20003cd8 	.word	0x20003cd8
    bdd4:	0000a849 	.word	0x0000a849
    bdd8:	20003cc0 	.word	0x20003cc0
    bddc:	20003be4 	.word	0x20003be4
    bde0:	0000a799 	.word	0x0000a799
    bde4:	20003be0 	.word	0x20003be0
    bde8:	20003cc8 	.word	0x20003cc8
    bdec:	20003ccc 	.word	0x20003ccc

0000bdf0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    bdf0:	b580      	push	{r7, lr}
    bdf2:	b082      	sub	sp, #8
    bdf4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    bdf6:	4b2a      	ldr	r3, [pc, #168]	; (bea0 <vTaskSwitchContext+0xb0>)
    bdf8:	681b      	ldr	r3, [r3, #0]
    bdfa:	2b00      	cmp	r3, #0
    bdfc:	d003      	beq.n	be06 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    bdfe:	4b29      	ldr	r3, [pc, #164]	; (bea4 <vTaskSwitchContext+0xb4>)
    be00:	2201      	movs	r2, #1
    be02:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    be04:	e048      	b.n	be98 <vTaskSwitchContext+0xa8>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    be06:	4b27      	ldr	r3, [pc, #156]	; (bea4 <vTaskSwitchContext+0xb4>)
    be08:	2200      	movs	r2, #0
    be0a:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
    be0c:	4b26      	ldr	r3, [pc, #152]	; (bea8 <vTaskSwitchContext+0xb8>)
    be0e:	681b      	ldr	r3, [r3, #0]
    be10:	681a      	ldr	r2, [r3, #0]
    be12:	4b25      	ldr	r3, [pc, #148]	; (bea8 <vTaskSwitchContext+0xb8>)
    be14:	681b      	ldr	r3, [r3, #0]
    be16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    be18:	429a      	cmp	r2, r3
    be1a:	d808      	bhi.n	be2e <vTaskSwitchContext+0x3e>
    be1c:	4b22      	ldr	r3, [pc, #136]	; (bea8 <vTaskSwitchContext+0xb8>)
    be1e:	681a      	ldr	r2, [r3, #0]
    be20:	4b21      	ldr	r3, [pc, #132]	; (bea8 <vTaskSwitchContext+0xb8>)
    be22:	681b      	ldr	r3, [r3, #0]
    be24:	3334      	adds	r3, #52	; 0x34
    be26:	0019      	movs	r1, r3
    be28:	0010      	movs	r0, r2
    be2a:	4b20      	ldr	r3, [pc, #128]	; (beac <vTaskSwitchContext+0xbc>)
    be2c:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    be2e:	4b20      	ldr	r3, [pc, #128]	; (beb0 <vTaskSwitchContext+0xc0>)
    be30:	681b      	ldr	r3, [r3, #0]
    be32:	607b      	str	r3, [r7, #4]
    be34:	e007      	b.n	be46 <vTaskSwitchContext+0x56>
    be36:	687b      	ldr	r3, [r7, #4]
    be38:	2b00      	cmp	r3, #0
    be3a:	d101      	bne.n	be40 <vTaskSwitchContext+0x50>
    be3c:	b672      	cpsid	i
    be3e:	e7fe      	b.n	be3e <vTaskSwitchContext+0x4e>
    be40:	687b      	ldr	r3, [r7, #4]
    be42:	3b01      	subs	r3, #1
    be44:	607b      	str	r3, [r7, #4]
    be46:	491b      	ldr	r1, [pc, #108]	; (beb4 <vTaskSwitchContext+0xc4>)
    be48:	687a      	ldr	r2, [r7, #4]
    be4a:	0013      	movs	r3, r2
    be4c:	009b      	lsls	r3, r3, #2
    be4e:	189b      	adds	r3, r3, r2
    be50:	009b      	lsls	r3, r3, #2
    be52:	585b      	ldr	r3, [r3, r1]
    be54:	2b00      	cmp	r3, #0
    be56:	d0ee      	beq.n	be36 <vTaskSwitchContext+0x46>
    be58:	687a      	ldr	r2, [r7, #4]
    be5a:	0013      	movs	r3, r2
    be5c:	009b      	lsls	r3, r3, #2
    be5e:	189b      	adds	r3, r3, r2
    be60:	009b      	lsls	r3, r3, #2
    be62:	4a14      	ldr	r2, [pc, #80]	; (beb4 <vTaskSwitchContext+0xc4>)
    be64:	189b      	adds	r3, r3, r2
    be66:	603b      	str	r3, [r7, #0]
    be68:	683b      	ldr	r3, [r7, #0]
    be6a:	685b      	ldr	r3, [r3, #4]
    be6c:	685a      	ldr	r2, [r3, #4]
    be6e:	683b      	ldr	r3, [r7, #0]
    be70:	605a      	str	r2, [r3, #4]
    be72:	683b      	ldr	r3, [r7, #0]
    be74:	685a      	ldr	r2, [r3, #4]
    be76:	683b      	ldr	r3, [r7, #0]
    be78:	3308      	adds	r3, #8
    be7a:	429a      	cmp	r2, r3
    be7c:	d104      	bne.n	be88 <vTaskSwitchContext+0x98>
    be7e:	683b      	ldr	r3, [r7, #0]
    be80:	685b      	ldr	r3, [r3, #4]
    be82:	685a      	ldr	r2, [r3, #4]
    be84:	683b      	ldr	r3, [r7, #0]
    be86:	605a      	str	r2, [r3, #4]
    be88:	683b      	ldr	r3, [r7, #0]
    be8a:	685b      	ldr	r3, [r3, #4]
    be8c:	68da      	ldr	r2, [r3, #12]
    be8e:	4b06      	ldr	r3, [pc, #24]	; (bea8 <vTaskSwitchContext+0xb8>)
    be90:	601a      	str	r2, [r3, #0]
    be92:	4b07      	ldr	r3, [pc, #28]	; (beb0 <vTaskSwitchContext+0xc0>)
    be94:	687a      	ldr	r2, [r7, #4]
    be96:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    be98:	46c0      	nop			; (mov r8, r8)
    be9a:	46bd      	mov	sp, r7
    be9c:	b002      	add	sp, #8
    be9e:	bd80      	pop	{r7, pc}
    bea0:	20003ce0 	.word	0x20003ce0
    bea4:	20003ccc 	.word	0x20003ccc
    bea8:	20003be0 	.word	0x20003be0
    beac:	0000d8d9 	.word	0x0000d8d9
    beb0:	20003cc0 	.word	0x20003cc0
    beb4:	20003be4 	.word	0x20003be4

0000beb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    beb8:	b580      	push	{r7, lr}
    beba:	b082      	sub	sp, #8
    bebc:	af00      	add	r7, sp, #0
    bebe:	6078      	str	r0, [r7, #4]
    bec0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
    bec2:	687b      	ldr	r3, [r7, #4]
    bec4:	2b00      	cmp	r3, #0
    bec6:	d101      	bne.n	becc <vTaskPlaceOnEventList+0x14>
    bec8:	b672      	cpsid	i
    beca:	e7fe      	b.n	beca <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    becc:	4b08      	ldr	r3, [pc, #32]	; (bef0 <vTaskPlaceOnEventList+0x38>)
    bece:	681b      	ldr	r3, [r3, #0]
    bed0:	3318      	adds	r3, #24
    bed2:	001a      	movs	r2, r3
    bed4:	687b      	ldr	r3, [r7, #4]
    bed6:	0011      	movs	r1, r2
    bed8:	0018      	movs	r0, r3
    beda:	4b06      	ldr	r3, [pc, #24]	; (bef4 <vTaskPlaceOnEventList+0x3c>)
    bedc:	4798      	blx	r3

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    bede:	683b      	ldr	r3, [r7, #0]
    bee0:	2101      	movs	r1, #1
    bee2:	0018      	movs	r0, r3
    bee4:	4b04      	ldr	r3, [pc, #16]	; (bef8 <vTaskPlaceOnEventList+0x40>)
    bee6:	4798      	blx	r3
}
    bee8:	46c0      	nop			; (mov r8, r8)
    beea:	46bd      	mov	sp, r7
    beec:	b002      	add	sp, #8
    beee:	bd80      	pop	{r7, pc}
    bef0:	20003be0 	.word	0x20003be0
    bef4:	0000a7dd 	.word	0x0000a7dd
    bef8:	0000c485 	.word	0x0000c485

0000befc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    befc:	b580      	push	{r7, lr}
    befe:	b084      	sub	sp, #16
    bf00:	af00      	add	r7, sp, #0
    bf02:	60f8      	str	r0, [r7, #12]
    bf04:	60b9      	str	r1, [r7, #8]
    bf06:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
    bf08:	68fb      	ldr	r3, [r7, #12]
    bf0a:	2b00      	cmp	r3, #0
    bf0c:	d101      	bne.n	bf12 <vTaskPlaceOnEventListRestricted+0x16>
    bf0e:	b672      	cpsid	i
    bf10:	e7fe      	b.n	bf10 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    bf12:	4b0c      	ldr	r3, [pc, #48]	; (bf44 <vTaskPlaceOnEventListRestricted+0x48>)
    bf14:	681b      	ldr	r3, [r3, #0]
    bf16:	3318      	adds	r3, #24
    bf18:	001a      	movs	r2, r3
    bf1a:	68fb      	ldr	r3, [r7, #12]
    bf1c:	0011      	movs	r1, r2
    bf1e:	0018      	movs	r0, r3
    bf20:	4b09      	ldr	r3, [pc, #36]	; (bf48 <vTaskPlaceOnEventListRestricted+0x4c>)
    bf22:	4798      	blx	r3

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
    bf24:	687b      	ldr	r3, [r7, #4]
    bf26:	2b00      	cmp	r3, #0
    bf28:	d002      	beq.n	bf30 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
    bf2a:	2301      	movs	r3, #1
    bf2c:	425b      	negs	r3, r3
    bf2e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    bf30:	687a      	ldr	r2, [r7, #4]
    bf32:	68bb      	ldr	r3, [r7, #8]
    bf34:	0011      	movs	r1, r2
    bf36:	0018      	movs	r0, r3
    bf38:	4b04      	ldr	r3, [pc, #16]	; (bf4c <vTaskPlaceOnEventListRestricted+0x50>)
    bf3a:	4798      	blx	r3
	}
    bf3c:	46c0      	nop			; (mov r8, r8)
    bf3e:	46bd      	mov	sp, r7
    bf40:	b004      	add	sp, #16
    bf42:	bd80      	pop	{r7, pc}
    bf44:	20003be0 	.word	0x20003be0
    bf48:	0000a799 	.word	0x0000a799
    bf4c:	0000c485 	.word	0x0000c485

0000bf50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    bf50:	b580      	push	{r7, lr}
    bf52:	b084      	sub	sp, #16
    bf54:	af00      	add	r7, sp, #0
    bf56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    bf58:	687b      	ldr	r3, [r7, #4]
    bf5a:	68db      	ldr	r3, [r3, #12]
    bf5c:	68db      	ldr	r3, [r3, #12]
    bf5e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
    bf60:	68bb      	ldr	r3, [r7, #8]
    bf62:	2b00      	cmp	r3, #0
    bf64:	d101      	bne.n	bf6a <xTaskRemoveFromEventList+0x1a>
    bf66:	b672      	cpsid	i
    bf68:	e7fe      	b.n	bf68 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    bf6a:	68bb      	ldr	r3, [r7, #8]
    bf6c:	3318      	adds	r3, #24
    bf6e:	0018      	movs	r0, r3
    bf70:	4b1f      	ldr	r3, [pc, #124]	; (bff0 <xTaskRemoveFromEventList+0xa0>)
    bf72:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    bf74:	4b1f      	ldr	r3, [pc, #124]	; (bff4 <xTaskRemoveFromEventList+0xa4>)
    bf76:	681b      	ldr	r3, [r3, #0]
    bf78:	2b00      	cmp	r3, #0
    bf7a:	d11d      	bne.n	bfb8 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    bf7c:	68bb      	ldr	r3, [r7, #8]
    bf7e:	3304      	adds	r3, #4
    bf80:	0018      	movs	r0, r3
    bf82:	4b1b      	ldr	r3, [pc, #108]	; (bff0 <xTaskRemoveFromEventList+0xa0>)
    bf84:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    bf86:	68bb      	ldr	r3, [r7, #8]
    bf88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bf8a:	4b1b      	ldr	r3, [pc, #108]	; (bff8 <xTaskRemoveFromEventList+0xa8>)
    bf8c:	681b      	ldr	r3, [r3, #0]
    bf8e:	429a      	cmp	r2, r3
    bf90:	d903      	bls.n	bf9a <xTaskRemoveFromEventList+0x4a>
    bf92:	68bb      	ldr	r3, [r7, #8]
    bf94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bf96:	4b18      	ldr	r3, [pc, #96]	; (bff8 <xTaskRemoveFromEventList+0xa8>)
    bf98:	601a      	str	r2, [r3, #0]
    bf9a:	68bb      	ldr	r3, [r7, #8]
    bf9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bf9e:	0013      	movs	r3, r2
    bfa0:	009b      	lsls	r3, r3, #2
    bfa2:	189b      	adds	r3, r3, r2
    bfa4:	009b      	lsls	r3, r3, #2
    bfa6:	4a15      	ldr	r2, [pc, #84]	; (bffc <xTaskRemoveFromEventList+0xac>)
    bfa8:	189a      	adds	r2, r3, r2
    bfaa:	68bb      	ldr	r3, [r7, #8]
    bfac:	3304      	adds	r3, #4
    bfae:	0019      	movs	r1, r3
    bfb0:	0010      	movs	r0, r2
    bfb2:	4b13      	ldr	r3, [pc, #76]	; (c000 <xTaskRemoveFromEventList+0xb0>)
    bfb4:	4798      	blx	r3
    bfb6:	e007      	b.n	bfc8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    bfb8:	68bb      	ldr	r3, [r7, #8]
    bfba:	3318      	adds	r3, #24
    bfbc:	001a      	movs	r2, r3
    bfbe:	4b11      	ldr	r3, [pc, #68]	; (c004 <xTaskRemoveFromEventList+0xb4>)
    bfc0:	0011      	movs	r1, r2
    bfc2:	0018      	movs	r0, r3
    bfc4:	4b0e      	ldr	r3, [pc, #56]	; (c000 <xTaskRemoveFromEventList+0xb0>)
    bfc6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    bfc8:	68bb      	ldr	r3, [r7, #8]
    bfca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    bfcc:	4b0e      	ldr	r3, [pc, #56]	; (c008 <xTaskRemoveFromEventList+0xb8>)
    bfce:	681b      	ldr	r3, [r3, #0]
    bfd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    bfd2:	429a      	cmp	r2, r3
    bfd4:	d905      	bls.n	bfe2 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    bfd6:	2301      	movs	r3, #1
    bfd8:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    bfda:	4b0c      	ldr	r3, [pc, #48]	; (c00c <xTaskRemoveFromEventList+0xbc>)
    bfdc:	2201      	movs	r2, #1
    bfde:	601a      	str	r2, [r3, #0]
    bfe0:	e001      	b.n	bfe6 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
    bfe2:	2300      	movs	r3, #0
    bfe4:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    bfe6:	68fb      	ldr	r3, [r7, #12]
}
    bfe8:	0018      	movs	r0, r3
    bfea:	46bd      	mov	sp, r7
    bfec:	b004      	add	sp, #16
    bfee:	bd80      	pop	{r7, pc}
    bff0:	0000a849 	.word	0x0000a849
    bff4:	20003ce0 	.word	0x20003ce0
    bff8:	20003cc0 	.word	0x20003cc0
    bffc:	20003be4 	.word	0x20003be4
    c000:	0000a799 	.word	0x0000a799
    c004:	20003c78 	.word	0x20003c78
    c008:	20003be0 	.word	0x20003be0
    c00c:	20003ccc 	.word	0x20003ccc

0000c010 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    c010:	b580      	push	{r7, lr}
    c012:	b082      	sub	sp, #8
    c014:	af00      	add	r7, sp, #0
    c016:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
    c018:	687b      	ldr	r3, [r7, #4]
    c01a:	2b00      	cmp	r3, #0
    c01c:	d101      	bne.n	c022 <vTaskSetTimeOutState+0x12>
    c01e:	b672      	cpsid	i
    c020:	e7fe      	b.n	c020 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    c022:	4b06      	ldr	r3, [pc, #24]	; (c03c <vTaskSetTimeOutState+0x2c>)
    c024:	681a      	ldr	r2, [r3, #0]
    c026:	687b      	ldr	r3, [r7, #4]
    c028:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    c02a:	4b05      	ldr	r3, [pc, #20]	; (c040 <vTaskSetTimeOutState+0x30>)
    c02c:	681a      	ldr	r2, [r3, #0]
    c02e:	687b      	ldr	r3, [r7, #4]
    c030:	605a      	str	r2, [r3, #4]
}
    c032:	46c0      	nop			; (mov r8, r8)
    c034:	46bd      	mov	sp, r7
    c036:	b002      	add	sp, #8
    c038:	bd80      	pop	{r7, pc}
    c03a:	46c0      	nop			; (mov r8, r8)
    c03c:	20003cd0 	.word	0x20003cd0
    c040:	20003cbc 	.word	0x20003cbc

0000c044 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    c044:	b580      	push	{r7, lr}
    c046:	b084      	sub	sp, #16
    c048:	af00      	add	r7, sp, #0
    c04a:	6078      	str	r0, [r7, #4]
    c04c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
    c04e:	687b      	ldr	r3, [r7, #4]
    c050:	2b00      	cmp	r3, #0
    c052:	d101      	bne.n	c058 <xTaskCheckForTimeOut+0x14>
    c054:	b672      	cpsid	i
    c056:	e7fe      	b.n	c056 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
    c058:	683b      	ldr	r3, [r7, #0]
    c05a:	2b00      	cmp	r3, #0
    c05c:	d101      	bne.n	c062 <xTaskCheckForTimeOut+0x1e>
    c05e:	b672      	cpsid	i
    c060:	e7fe      	b.n	c060 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
    c062:	4b1d      	ldr	r3, [pc, #116]	; (c0d8 <xTaskCheckForTimeOut+0x94>)
    c064:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    c066:	4b1d      	ldr	r3, [pc, #116]	; (c0dc <xTaskCheckForTimeOut+0x98>)
    c068:	681b      	ldr	r3, [r3, #0]
    c06a:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
    c06c:	683b      	ldr	r3, [r7, #0]
    c06e:	681b      	ldr	r3, [r3, #0]
    c070:	3301      	adds	r3, #1
    c072:	d102      	bne.n	c07a <xTaskCheckForTimeOut+0x36>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
    c074:	2300      	movs	r3, #0
    c076:	60fb      	str	r3, [r7, #12]
    c078:	e027      	b.n	c0ca <xTaskCheckForTimeOut+0x86>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    c07a:	687b      	ldr	r3, [r7, #4]
    c07c:	681a      	ldr	r2, [r3, #0]
    c07e:	4b18      	ldr	r3, [pc, #96]	; (c0e0 <xTaskCheckForTimeOut+0x9c>)
    c080:	681b      	ldr	r3, [r3, #0]
    c082:	429a      	cmp	r2, r3
    c084:	d007      	beq.n	c096 <xTaskCheckForTimeOut+0x52>
    c086:	687b      	ldr	r3, [r7, #4]
    c088:	685a      	ldr	r2, [r3, #4]
    c08a:	68bb      	ldr	r3, [r7, #8]
    c08c:	429a      	cmp	r2, r3
    c08e:	d802      	bhi.n	c096 <xTaskCheckForTimeOut+0x52>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
    c090:	2301      	movs	r3, #1
    c092:	60fb      	str	r3, [r7, #12]
    c094:	e019      	b.n	c0ca <xTaskCheckForTimeOut+0x86>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    c096:	687b      	ldr	r3, [r7, #4]
    c098:	685b      	ldr	r3, [r3, #4]
    c09a:	68ba      	ldr	r2, [r7, #8]
    c09c:	1ad2      	subs	r2, r2, r3
    c09e:	683b      	ldr	r3, [r7, #0]
    c0a0:	681b      	ldr	r3, [r3, #0]
    c0a2:	429a      	cmp	r2, r3
    c0a4:	d20f      	bcs.n	c0c6 <xTaskCheckForTimeOut+0x82>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
    c0a6:	683b      	ldr	r3, [r7, #0]
    c0a8:	681a      	ldr	r2, [r3, #0]
    c0aa:	687b      	ldr	r3, [r7, #4]
    c0ac:	6859      	ldr	r1, [r3, #4]
    c0ae:	68bb      	ldr	r3, [r7, #8]
    c0b0:	1acb      	subs	r3, r1, r3
    c0b2:	18d2      	adds	r2, r2, r3
    c0b4:	683b      	ldr	r3, [r7, #0]
    c0b6:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
    c0b8:	687b      	ldr	r3, [r7, #4]
    c0ba:	0018      	movs	r0, r3
    c0bc:	4b09      	ldr	r3, [pc, #36]	; (c0e4 <xTaskCheckForTimeOut+0xa0>)
    c0be:	4798      	blx	r3
			xReturn = pdFALSE;
    c0c0:	2300      	movs	r3, #0
    c0c2:	60fb      	str	r3, [r7, #12]
    c0c4:	e001      	b.n	c0ca <xTaskCheckForTimeOut+0x86>
		}
		else
		{
			xReturn = pdTRUE;
    c0c6:	2301      	movs	r3, #1
    c0c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    c0ca:	4b07      	ldr	r3, [pc, #28]	; (c0e8 <xTaskCheckForTimeOut+0xa4>)
    c0cc:	4798      	blx	r3

	return xReturn;
    c0ce:	68fb      	ldr	r3, [r7, #12]
}
    c0d0:	0018      	movs	r0, r3
    c0d2:	46bd      	mov	sp, r7
    c0d4:	b004      	add	sp, #16
    c0d6:	bd80      	pop	{r7, pc}
    c0d8:	0000a9b9 	.word	0x0000a9b9
    c0dc:	20003cbc 	.word	0x20003cbc
    c0e0:	20003cd0 	.word	0x20003cd0
    c0e4:	0000c011 	.word	0x0000c011
    c0e8:	0000a9dd 	.word	0x0000a9dd

0000c0ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    c0ec:	b580      	push	{r7, lr}
    c0ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
    c0f0:	4b02      	ldr	r3, [pc, #8]	; (c0fc <vTaskMissedYield+0x10>)
    c0f2:	2201      	movs	r2, #1
    c0f4:	601a      	str	r2, [r3, #0]
}
    c0f6:	46c0      	nop			; (mov r8, r8)
    c0f8:	46bd      	mov	sp, r7
    c0fa:	bd80      	pop	{r7, pc}
    c0fc:	20003ccc 	.word	0x20003ccc

0000c100 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    c100:	b580      	push	{r7, lr}
    c102:	b082      	sub	sp, #8
    c104:	af00      	add	r7, sp, #0
    c106:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
    c108:	4b02      	ldr	r3, [pc, #8]	; (c114 <prvIdleTask+0x14>)
    c10a:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
    c10c:	4b02      	ldr	r3, [pc, #8]	; (c118 <prvIdleTask+0x18>)
    c10e:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    c110:	e7fa      	b.n	c108 <prvIdleTask+0x8>
    c112:	46c0      	nop			; (mov r8, r8)
    c114:	0000c1a9 	.word	0x0000c1a9
    c118:	0000d8c5 	.word	0x0000d8c5

0000c11c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    c11c:	b580      	push	{r7, lr}
    c11e:	b082      	sub	sp, #8
    c120:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    c122:	2300      	movs	r3, #0
    c124:	607b      	str	r3, [r7, #4]
    c126:	e00c      	b.n	c142 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    c128:	687a      	ldr	r2, [r7, #4]
    c12a:	0013      	movs	r3, r2
    c12c:	009b      	lsls	r3, r3, #2
    c12e:	189b      	adds	r3, r3, r2
    c130:	009b      	lsls	r3, r3, #2
    c132:	4a14      	ldr	r2, [pc, #80]	; (c184 <prvInitialiseTaskLists+0x68>)
    c134:	189b      	adds	r3, r3, r2
    c136:	0018      	movs	r0, r3
    c138:	4b13      	ldr	r3, [pc, #76]	; (c188 <prvInitialiseTaskLists+0x6c>)
    c13a:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    c13c:	687b      	ldr	r3, [r7, #4]
    c13e:	3301      	adds	r3, #1
    c140:	607b      	str	r3, [r7, #4]
    c142:	687b      	ldr	r3, [r7, #4]
    c144:	2b04      	cmp	r3, #4
    c146:	d9ef      	bls.n	c128 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    c148:	4b10      	ldr	r3, [pc, #64]	; (c18c <prvInitialiseTaskLists+0x70>)
    c14a:	0018      	movs	r0, r3
    c14c:	4b0e      	ldr	r3, [pc, #56]	; (c188 <prvInitialiseTaskLists+0x6c>)
    c14e:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
    c150:	4b0f      	ldr	r3, [pc, #60]	; (c190 <prvInitialiseTaskLists+0x74>)
    c152:	0018      	movs	r0, r3
    c154:	4b0c      	ldr	r3, [pc, #48]	; (c188 <prvInitialiseTaskLists+0x6c>)
    c156:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
    c158:	4b0e      	ldr	r3, [pc, #56]	; (c194 <prvInitialiseTaskLists+0x78>)
    c15a:	0018      	movs	r0, r3
    c15c:	4b0a      	ldr	r3, [pc, #40]	; (c188 <prvInitialiseTaskLists+0x6c>)
    c15e:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    c160:	4b0d      	ldr	r3, [pc, #52]	; (c198 <prvInitialiseTaskLists+0x7c>)
    c162:	0018      	movs	r0, r3
    c164:	4b08      	ldr	r3, [pc, #32]	; (c188 <prvInitialiseTaskLists+0x6c>)
    c166:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    c168:	4b0c      	ldr	r3, [pc, #48]	; (c19c <prvInitialiseTaskLists+0x80>)
    c16a:	0018      	movs	r0, r3
    c16c:	4b06      	ldr	r3, [pc, #24]	; (c188 <prvInitialiseTaskLists+0x6c>)
    c16e:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    c170:	4b0b      	ldr	r3, [pc, #44]	; (c1a0 <prvInitialiseTaskLists+0x84>)
    c172:	4a06      	ldr	r2, [pc, #24]	; (c18c <prvInitialiseTaskLists+0x70>)
    c174:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    c176:	4b0b      	ldr	r3, [pc, #44]	; (c1a4 <prvInitialiseTaskLists+0x88>)
    c178:	4a05      	ldr	r2, [pc, #20]	; (c190 <prvInitialiseTaskLists+0x74>)
    c17a:	601a      	str	r2, [r3, #0]
}
    c17c:	46c0      	nop			; (mov r8, r8)
    c17e:	46bd      	mov	sp, r7
    c180:	b002      	add	sp, #8
    c182:	bd80      	pop	{r7, pc}
    c184:	20003be4 	.word	0x20003be4
    c188:	0000a745 	.word	0x0000a745
    c18c:	20003c48 	.word	0x20003c48
    c190:	20003c5c 	.word	0x20003c5c
    c194:	20003c78 	.word	0x20003c78
    c198:	20003c8c 	.word	0x20003c8c
    c19c:	20003ca4 	.word	0x20003ca4
    c1a0:	20003c70 	.word	0x20003c70
    c1a4:	20003c74 	.word	0x20003c74

0000c1a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    c1a8:	b580      	push	{r7, lr}
    c1aa:	b082      	sub	sp, #8
    c1ac:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    c1ae:	e027      	b.n	c200 <prvCheckTasksWaitingTermination+0x58>
		{
			vTaskSuspendAll();
    c1b0:	4b17      	ldr	r3, [pc, #92]	; (c210 <prvCheckTasksWaitingTermination+0x68>)
    c1b2:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    c1b4:	4b17      	ldr	r3, [pc, #92]	; (c214 <prvCheckTasksWaitingTermination+0x6c>)
    c1b6:	681b      	ldr	r3, [r3, #0]
    c1b8:	425a      	negs	r2, r3
    c1ba:	4153      	adcs	r3, r2
    c1bc:	b2db      	uxtb	r3, r3
    c1be:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
    c1c0:	4b15      	ldr	r3, [pc, #84]	; (c218 <prvCheckTasksWaitingTermination+0x70>)
    c1c2:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
    c1c4:	687b      	ldr	r3, [r7, #4]
    c1c6:	2b00      	cmp	r3, #0
    c1c8:	d11a      	bne.n	c200 <prvCheckTasksWaitingTermination+0x58>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    c1ca:	4b14      	ldr	r3, [pc, #80]	; (c21c <prvCheckTasksWaitingTermination+0x74>)
    c1cc:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    c1ce:	4b11      	ldr	r3, [pc, #68]	; (c214 <prvCheckTasksWaitingTermination+0x6c>)
    c1d0:	68db      	ldr	r3, [r3, #12]
    c1d2:	68db      	ldr	r3, [r3, #12]
    c1d4:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    c1d6:	683b      	ldr	r3, [r7, #0]
    c1d8:	3304      	adds	r3, #4
    c1da:	0018      	movs	r0, r3
    c1dc:	4b10      	ldr	r3, [pc, #64]	; (c220 <prvCheckTasksWaitingTermination+0x78>)
    c1de:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
    c1e0:	4b10      	ldr	r3, [pc, #64]	; (c224 <prvCheckTasksWaitingTermination+0x7c>)
    c1e2:	681b      	ldr	r3, [r3, #0]
    c1e4:	1e5a      	subs	r2, r3, #1
    c1e6:	4b0f      	ldr	r3, [pc, #60]	; (c224 <prvCheckTasksWaitingTermination+0x7c>)
    c1e8:	601a      	str	r2, [r3, #0]
					--uxDeletedTasksWaitingCleanUp;
    c1ea:	4b0f      	ldr	r3, [pc, #60]	; (c228 <prvCheckTasksWaitingTermination+0x80>)
    c1ec:	681b      	ldr	r3, [r3, #0]
    c1ee:	1e5a      	subs	r2, r3, #1
    c1f0:	4b0d      	ldr	r3, [pc, #52]	; (c228 <prvCheckTasksWaitingTermination+0x80>)
    c1f2:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
    c1f4:	4b0d      	ldr	r3, [pc, #52]	; (c22c <prvCheckTasksWaitingTermination+0x84>)
    c1f6:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
    c1f8:	683b      	ldr	r3, [r7, #0]
    c1fa:	0018      	movs	r0, r3
    c1fc:	4b0c      	ldr	r3, [pc, #48]	; (c230 <prvCheckTasksWaitingTermination+0x88>)
    c1fe:	4798      	blx	r3
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    c200:	4b09      	ldr	r3, [pc, #36]	; (c228 <prvCheckTasksWaitingTermination+0x80>)
    c202:	681b      	ldr	r3, [r3, #0]
    c204:	2b00      	cmp	r3, #0
    c206:	d1d3      	bne.n	c1b0 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
    c208:	46c0      	nop			; (mov r8, r8)
    c20a:	46bd      	mov	sp, r7
    c20c:	b002      	add	sp, #8
    c20e:	bd80      	pop	{r7, pc}
    c210:	0000bb31 	.word	0x0000bb31
    c214:	20003c8c 	.word	0x20003c8c
    c218:	0000bb49 	.word	0x0000bb49
    c21c:	0000a9b9 	.word	0x0000a9b9
    c220:	0000a849 	.word	0x0000a849
    c224:	20003cb8 	.word	0x20003cb8
    c228:	20003ca0 	.word	0x20003ca0
    c22c:	0000a9dd 	.word	0x0000a9dd
    c230:	0000c235 	.word	0x0000c235

0000c234 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    c234:	b580      	push	{r7, lr}
    c236:	b082      	sub	sp, #8
    c238:	af00      	add	r7, sp, #0
    c23a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
    c23c:	687b      	ldr	r3, [r7, #4]
    c23e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    c240:	0018      	movs	r0, r3
    c242:	4b05      	ldr	r3, [pc, #20]	; (c258 <prvDeleteTCB+0x24>)
    c244:	4798      	blx	r3
			vPortFree( pxTCB );
    c246:	687b      	ldr	r3, [r7, #4]
    c248:	0018      	movs	r0, r3
    c24a:	4b03      	ldr	r3, [pc, #12]	; (c258 <prvDeleteTCB+0x24>)
    c24c:	4798      	blx	r3
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
    c24e:	46c0      	nop			; (mov r8, r8)
    c250:	46bd      	mov	sp, r7
    c252:	b002      	add	sp, #8
    c254:	bd80      	pop	{r7, pc}
    c256:	46c0      	nop			; (mov r8, r8)
    c258:	0000ab61 	.word	0x0000ab61

0000c25c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    c25c:	b580      	push	{r7, lr}
    c25e:	b082      	sub	sp, #8
    c260:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    c262:	4b0e      	ldr	r3, [pc, #56]	; (c29c <prvResetNextTaskUnblockTime+0x40>)
    c264:	681b      	ldr	r3, [r3, #0]
    c266:	681b      	ldr	r3, [r3, #0]
    c268:	2b00      	cmp	r3, #0
    c26a:	d101      	bne.n	c270 <prvResetNextTaskUnblockTime+0x14>
    c26c:	2301      	movs	r3, #1
    c26e:	e000      	b.n	c272 <prvResetNextTaskUnblockTime+0x16>
    c270:	2300      	movs	r3, #0
    c272:	2b00      	cmp	r3, #0
    c274:	d004      	beq.n	c280 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    c276:	4b0a      	ldr	r3, [pc, #40]	; (c2a0 <prvResetNextTaskUnblockTime+0x44>)
    c278:	2201      	movs	r2, #1
    c27a:	4252      	negs	r2, r2
    c27c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
    c27e:	e008      	b.n	c292 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    c280:	4b06      	ldr	r3, [pc, #24]	; (c29c <prvResetNextTaskUnblockTime+0x40>)
    c282:	681b      	ldr	r3, [r3, #0]
    c284:	68db      	ldr	r3, [r3, #12]
    c286:	68db      	ldr	r3, [r3, #12]
    c288:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    c28a:	687b      	ldr	r3, [r7, #4]
    c28c:	685a      	ldr	r2, [r3, #4]
    c28e:	4b04      	ldr	r3, [pc, #16]	; (c2a0 <prvResetNextTaskUnblockTime+0x44>)
    c290:	601a      	str	r2, [r3, #0]
	}
}
    c292:	46c0      	nop			; (mov r8, r8)
    c294:	46bd      	mov	sp, r7
    c296:	b002      	add	sp, #8
    c298:	bd80      	pop	{r7, pc}
    c29a:	46c0      	nop			; (mov r8, r8)
    c29c:	20003c70 	.word	0x20003c70
    c2a0:	20003cd8 	.word	0x20003cd8

0000c2a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    c2a4:	b580      	push	{r7, lr}
    c2a6:	b082      	sub	sp, #8
    c2a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    c2aa:	4b0a      	ldr	r3, [pc, #40]	; (c2d4 <xTaskGetSchedulerState+0x30>)
    c2ac:	681b      	ldr	r3, [r3, #0]
    c2ae:	2b00      	cmp	r3, #0
    c2b0:	d102      	bne.n	c2b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    c2b2:	2301      	movs	r3, #1
    c2b4:	607b      	str	r3, [r7, #4]
    c2b6:	e008      	b.n	c2ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    c2b8:	4b07      	ldr	r3, [pc, #28]	; (c2d8 <xTaskGetSchedulerState+0x34>)
    c2ba:	681b      	ldr	r3, [r3, #0]
    c2bc:	2b00      	cmp	r3, #0
    c2be:	d102      	bne.n	c2c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
    c2c0:	2302      	movs	r3, #2
    c2c2:	607b      	str	r3, [r7, #4]
    c2c4:	e001      	b.n	c2ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    c2c6:	2300      	movs	r3, #0
    c2c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
    c2ca:	687b      	ldr	r3, [r7, #4]
	}
    c2cc:	0018      	movs	r0, r3
    c2ce:	46bd      	mov	sp, r7
    c2d0:	b002      	add	sp, #8
    c2d2:	bd80      	pop	{r7, pc}
    c2d4:	20003cc4 	.word	0x20003cc4
    c2d8:	20003ce0 	.word	0x20003ce0

0000c2dc <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    c2dc:	b580      	push	{r7, lr}
    c2de:	b084      	sub	sp, #16
    c2e0:	af00      	add	r7, sp, #0
    c2e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    c2e4:	687b      	ldr	r3, [r7, #4]
    c2e6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    c2e8:	687b      	ldr	r3, [r7, #4]
    c2ea:	2b00      	cmp	r3, #0
    c2ec:	d04a      	beq.n	c384 <vTaskPriorityInherit+0xa8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    c2ee:	68fb      	ldr	r3, [r7, #12]
    c2f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c2f2:	4b26      	ldr	r3, [pc, #152]	; (c38c <vTaskPriorityInherit+0xb0>)
    c2f4:	681b      	ldr	r3, [r3, #0]
    c2f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    c2f8:	429a      	cmp	r2, r3
    c2fa:	d243      	bcs.n	c384 <vTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    c2fc:	68fb      	ldr	r3, [r7, #12]
    c2fe:	699b      	ldr	r3, [r3, #24]
    c300:	2b00      	cmp	r3, #0
    c302:	db06      	blt.n	c312 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    c304:	4b21      	ldr	r3, [pc, #132]	; (c38c <vTaskPriorityInherit+0xb0>)
    c306:	681b      	ldr	r3, [r3, #0]
    c308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    c30a:	2205      	movs	r2, #5
    c30c:	1ad2      	subs	r2, r2, r3
    c30e:	68fb      	ldr	r3, [r7, #12]
    c310:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    c312:	68fb      	ldr	r3, [r7, #12]
    c314:	6959      	ldr	r1, [r3, #20]
    c316:	68fb      	ldr	r3, [r7, #12]
    c318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c31a:	0013      	movs	r3, r2
    c31c:	009b      	lsls	r3, r3, #2
    c31e:	189b      	adds	r3, r3, r2
    c320:	009b      	lsls	r3, r3, #2
    c322:	4a1b      	ldr	r2, [pc, #108]	; (c390 <vTaskPriorityInherit+0xb4>)
    c324:	189b      	adds	r3, r3, r2
    c326:	4299      	cmp	r1, r3
    c328:	d101      	bne.n	c32e <vTaskPriorityInherit+0x52>
    c32a:	2301      	movs	r3, #1
    c32c:	e000      	b.n	c330 <vTaskPriorityInherit+0x54>
    c32e:	2300      	movs	r3, #0
    c330:	2b00      	cmp	r3, #0
    c332:	d022      	beq.n	c37a <vTaskPriorityInherit+0x9e>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    c334:	68fb      	ldr	r3, [r7, #12]
    c336:	3304      	adds	r3, #4
    c338:	0018      	movs	r0, r3
    c33a:	4b16      	ldr	r3, [pc, #88]	; (c394 <vTaskPriorityInherit+0xb8>)
    c33c:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    c33e:	4b13      	ldr	r3, [pc, #76]	; (c38c <vTaskPriorityInherit+0xb0>)
    c340:	681b      	ldr	r3, [r3, #0]
    c342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c344:	68fb      	ldr	r3, [r7, #12]
    c346:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
    c348:	68fb      	ldr	r3, [r7, #12]
    c34a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c34c:	4b12      	ldr	r3, [pc, #72]	; (c398 <vTaskPriorityInherit+0xbc>)
    c34e:	681b      	ldr	r3, [r3, #0]
    c350:	429a      	cmp	r2, r3
    c352:	d903      	bls.n	c35c <vTaskPriorityInherit+0x80>
    c354:	68fb      	ldr	r3, [r7, #12]
    c356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c358:	4b0f      	ldr	r3, [pc, #60]	; (c398 <vTaskPriorityInherit+0xbc>)
    c35a:	601a      	str	r2, [r3, #0]
    c35c:	68fb      	ldr	r3, [r7, #12]
    c35e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c360:	0013      	movs	r3, r2
    c362:	009b      	lsls	r3, r3, #2
    c364:	189b      	adds	r3, r3, r2
    c366:	009b      	lsls	r3, r3, #2
    c368:	4a09      	ldr	r2, [pc, #36]	; (c390 <vTaskPriorityInherit+0xb4>)
    c36a:	189a      	adds	r2, r3, r2
    c36c:	68fb      	ldr	r3, [r7, #12]
    c36e:	3304      	adds	r3, #4
    c370:	0019      	movs	r1, r3
    c372:	0010      	movs	r0, r2
    c374:	4b09      	ldr	r3, [pc, #36]	; (c39c <vTaskPriorityInherit+0xc0>)
    c376:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    c378:	e004      	b.n	c384 <vTaskPriorityInherit+0xa8>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    c37a:	4b04      	ldr	r3, [pc, #16]	; (c38c <vTaskPriorityInherit+0xb0>)
    c37c:	681b      	ldr	r3, [r3, #0]
    c37e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c380:	68fb      	ldr	r3, [r7, #12]
    c382:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    c384:	46c0      	nop			; (mov r8, r8)
    c386:	46bd      	mov	sp, r7
    c388:	b004      	add	sp, #16
    c38a:	bd80      	pop	{r7, pc}
    c38c:	20003be0 	.word	0x20003be0
    c390:	20003be4 	.word	0x20003be4
    c394:	0000a849 	.word	0x0000a849
    c398:	20003cc0 	.word	0x20003cc0
    c39c:	0000a799 	.word	0x0000a799

0000c3a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    c3a0:	b580      	push	{r7, lr}
    c3a2:	b084      	sub	sp, #16
    c3a4:	af00      	add	r7, sp, #0
    c3a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    c3a8:	687b      	ldr	r3, [r7, #4]
    c3aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    c3ac:	2300      	movs	r3, #0
    c3ae:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    c3b0:	687b      	ldr	r3, [r7, #4]
    c3b2:	2b00      	cmp	r3, #0
    c3b4:	d044      	beq.n	c440 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
    c3b6:	4b25      	ldr	r3, [pc, #148]	; (c44c <xTaskPriorityDisinherit+0xac>)
    c3b8:	681b      	ldr	r3, [r3, #0]
    c3ba:	68ba      	ldr	r2, [r7, #8]
    c3bc:	429a      	cmp	r2, r3
    c3be:	d001      	beq.n	c3c4 <xTaskPriorityDisinherit+0x24>
    c3c0:	b672      	cpsid	i
    c3c2:	e7fe      	b.n	c3c2 <xTaskPriorityDisinherit+0x22>

			configASSERT( pxTCB->uxMutexesHeld );
    c3c4:	68bb      	ldr	r3, [r7, #8]
    c3c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    c3c8:	2b00      	cmp	r3, #0
    c3ca:	d101      	bne.n	c3d0 <xTaskPriorityDisinherit+0x30>
    c3cc:	b672      	cpsid	i
    c3ce:	e7fe      	b.n	c3ce <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
    c3d0:	68bb      	ldr	r3, [r7, #8]
    c3d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    c3d4:	1e5a      	subs	r2, r3, #1
    c3d6:	68bb      	ldr	r3, [r7, #8]
    c3d8:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    c3da:	68bb      	ldr	r3, [r7, #8]
    c3dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c3de:	68bb      	ldr	r3, [r7, #8]
    c3e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    c3e2:	429a      	cmp	r2, r3
    c3e4:	d02c      	beq.n	c440 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    c3e6:	68bb      	ldr	r3, [r7, #8]
    c3e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    c3ea:	2b00      	cmp	r3, #0
    c3ec:	d128      	bne.n	c440 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    c3ee:	68bb      	ldr	r3, [r7, #8]
    c3f0:	3304      	adds	r3, #4
    c3f2:	0018      	movs	r0, r3
    c3f4:	4b16      	ldr	r3, [pc, #88]	; (c450 <xTaskPriorityDisinherit+0xb0>)
    c3f6:	4798      	blx	r3
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    c3f8:	68bb      	ldr	r3, [r7, #8]
    c3fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    c3fc:	68bb      	ldr	r3, [r7, #8]
    c3fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    c400:	68bb      	ldr	r3, [r7, #8]
    c402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    c404:	2205      	movs	r2, #5
    c406:	1ad2      	subs	r2, r2, r3
    c408:	68bb      	ldr	r3, [r7, #8]
    c40a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
    c40c:	68bb      	ldr	r3, [r7, #8]
    c40e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c410:	4b10      	ldr	r3, [pc, #64]	; (c454 <xTaskPriorityDisinherit+0xb4>)
    c412:	681b      	ldr	r3, [r3, #0]
    c414:	429a      	cmp	r2, r3
    c416:	d903      	bls.n	c420 <xTaskPriorityDisinherit+0x80>
    c418:	68bb      	ldr	r3, [r7, #8]
    c41a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c41c:	4b0d      	ldr	r3, [pc, #52]	; (c454 <xTaskPriorityDisinherit+0xb4>)
    c41e:	601a      	str	r2, [r3, #0]
    c420:	68bb      	ldr	r3, [r7, #8]
    c422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    c424:	0013      	movs	r3, r2
    c426:	009b      	lsls	r3, r3, #2
    c428:	189b      	adds	r3, r3, r2
    c42a:	009b      	lsls	r3, r3, #2
    c42c:	4a0a      	ldr	r2, [pc, #40]	; (c458 <xTaskPriorityDisinherit+0xb8>)
    c42e:	189a      	adds	r2, r3, r2
    c430:	68bb      	ldr	r3, [r7, #8]
    c432:	3304      	adds	r3, #4
    c434:	0019      	movs	r1, r3
    c436:	0010      	movs	r0, r2
    c438:	4b08      	ldr	r3, [pc, #32]	; (c45c <xTaskPriorityDisinherit+0xbc>)
    c43a:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    c43c:	2301      	movs	r3, #1
    c43e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    c440:	68fb      	ldr	r3, [r7, #12]
	}
    c442:	0018      	movs	r0, r3
    c444:	46bd      	mov	sp, r7
    c446:	b004      	add	sp, #16
    c448:	bd80      	pop	{r7, pc}
    c44a:	46c0      	nop			; (mov r8, r8)
    c44c:	20003be0 	.word	0x20003be0
    c450:	0000a849 	.word	0x0000a849
    c454:	20003cc0 	.word	0x20003cc0
    c458:	20003be4 	.word	0x20003be4
    c45c:	0000a799 	.word	0x0000a799

0000c460 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    c460:	b580      	push	{r7, lr}
    c462:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    c464:	4b06      	ldr	r3, [pc, #24]	; (c480 <pvTaskIncrementMutexHeldCount+0x20>)
    c466:	681b      	ldr	r3, [r3, #0]
    c468:	2b00      	cmp	r3, #0
    c46a:	d004      	beq.n	c476 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    c46c:	4b04      	ldr	r3, [pc, #16]	; (c480 <pvTaskIncrementMutexHeldCount+0x20>)
    c46e:	681b      	ldr	r3, [r3, #0]
    c470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    c472:	3201      	adds	r2, #1
    c474:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
    c476:	4b02      	ldr	r3, [pc, #8]	; (c480 <pvTaskIncrementMutexHeldCount+0x20>)
    c478:	681b      	ldr	r3, [r3, #0]
	}
    c47a:	0018      	movs	r0, r3
    c47c:	46bd      	mov	sp, r7
    c47e:	bd80      	pop	{r7, pc}
    c480:	20003be0 	.word	0x20003be0

0000c484 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    c484:	b580      	push	{r7, lr}
    c486:	b084      	sub	sp, #16
    c488:	af00      	add	r7, sp, #0
    c48a:	6078      	str	r0, [r7, #4]
    c48c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    c48e:	4b21      	ldr	r3, [pc, #132]	; (c514 <prvAddCurrentTaskToDelayedList+0x90>)
    c490:	681b      	ldr	r3, [r3, #0]
    c492:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    c494:	4b20      	ldr	r3, [pc, #128]	; (c518 <prvAddCurrentTaskToDelayedList+0x94>)
    c496:	681b      	ldr	r3, [r3, #0]
    c498:	3304      	adds	r3, #4
    c49a:	0018      	movs	r0, r3
    c49c:	4b1f      	ldr	r3, [pc, #124]	; (c51c <prvAddCurrentTaskToDelayedList+0x98>)
    c49e:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    c4a0:	687b      	ldr	r3, [r7, #4]
    c4a2:	3301      	adds	r3, #1
    c4a4:	d10b      	bne.n	c4be <prvAddCurrentTaskToDelayedList+0x3a>
    c4a6:	683b      	ldr	r3, [r7, #0]
    c4a8:	2b00      	cmp	r3, #0
    c4aa:	d008      	beq.n	c4be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    c4ac:	4b1a      	ldr	r3, [pc, #104]	; (c518 <prvAddCurrentTaskToDelayedList+0x94>)
    c4ae:	681b      	ldr	r3, [r3, #0]
    c4b0:	1d1a      	adds	r2, r3, #4
    c4b2:	4b1b      	ldr	r3, [pc, #108]	; (c520 <prvAddCurrentTaskToDelayedList+0x9c>)
    c4b4:	0011      	movs	r1, r2
    c4b6:	0018      	movs	r0, r3
    c4b8:	4b1a      	ldr	r3, [pc, #104]	; (c524 <prvAddCurrentTaskToDelayedList+0xa0>)
    c4ba:	4798      	blx	r3

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    c4bc:	e026      	b.n	c50c <prvAddCurrentTaskToDelayedList+0x88>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    c4be:	68fa      	ldr	r2, [r7, #12]
    c4c0:	687b      	ldr	r3, [r7, #4]
    c4c2:	18d3      	adds	r3, r2, r3
    c4c4:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    c4c6:	4b14      	ldr	r3, [pc, #80]	; (c518 <prvAddCurrentTaskToDelayedList+0x94>)
    c4c8:	681b      	ldr	r3, [r3, #0]
    c4ca:	68ba      	ldr	r2, [r7, #8]
    c4cc:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
    c4ce:	68ba      	ldr	r2, [r7, #8]
    c4d0:	68fb      	ldr	r3, [r7, #12]
    c4d2:	429a      	cmp	r2, r3
    c4d4:	d209      	bcs.n	c4ea <prvAddCurrentTaskToDelayedList+0x66>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    c4d6:	4b14      	ldr	r3, [pc, #80]	; (c528 <prvAddCurrentTaskToDelayedList+0xa4>)
    c4d8:	681a      	ldr	r2, [r3, #0]
    c4da:	4b0f      	ldr	r3, [pc, #60]	; (c518 <prvAddCurrentTaskToDelayedList+0x94>)
    c4dc:	681b      	ldr	r3, [r3, #0]
    c4de:	3304      	adds	r3, #4
    c4e0:	0019      	movs	r1, r3
    c4e2:	0010      	movs	r0, r2
    c4e4:	4b11      	ldr	r3, [pc, #68]	; (c52c <prvAddCurrentTaskToDelayedList+0xa8>)
    c4e6:	4798      	blx	r3

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    c4e8:	e010      	b.n	c50c <prvAddCurrentTaskToDelayedList+0x88>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    c4ea:	4b11      	ldr	r3, [pc, #68]	; (c530 <prvAddCurrentTaskToDelayedList+0xac>)
    c4ec:	681a      	ldr	r2, [r3, #0]
    c4ee:	4b0a      	ldr	r3, [pc, #40]	; (c518 <prvAddCurrentTaskToDelayedList+0x94>)
    c4f0:	681b      	ldr	r3, [r3, #0]
    c4f2:	3304      	adds	r3, #4
    c4f4:	0019      	movs	r1, r3
    c4f6:	0010      	movs	r0, r2
    c4f8:	4b0c      	ldr	r3, [pc, #48]	; (c52c <prvAddCurrentTaskToDelayedList+0xa8>)
    c4fa:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
    c4fc:	4b0d      	ldr	r3, [pc, #52]	; (c534 <prvAddCurrentTaskToDelayedList+0xb0>)
    c4fe:	681b      	ldr	r3, [r3, #0]
    c500:	68ba      	ldr	r2, [r7, #8]
    c502:	429a      	cmp	r2, r3
    c504:	d202      	bcs.n	c50c <prvAddCurrentTaskToDelayedList+0x88>
				{
					xNextTaskUnblockTime = xTimeToWake;
    c506:	4b0b      	ldr	r3, [pc, #44]	; (c534 <prvAddCurrentTaskToDelayedList+0xb0>)
    c508:	68ba      	ldr	r2, [r7, #8]
    c50a:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    c50c:	46c0      	nop			; (mov r8, r8)
    c50e:	46bd      	mov	sp, r7
    c510:	b004      	add	sp, #16
    c512:	bd80      	pop	{r7, pc}
    c514:	20003cbc 	.word	0x20003cbc
    c518:	20003be0 	.word	0x20003be0
    c51c:	0000a849 	.word	0x0000a849
    c520:	20003ca4 	.word	0x20003ca4
    c524:	0000a799 	.word	0x0000a799
    c528:	20003c74 	.word	0x20003c74
    c52c:	0000a7dd 	.word	0x0000a7dd
    c530:	20003c70 	.word	0x20003c70
    c534:	20003cd8 	.word	0x20003cd8

0000c538 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    c538:	b590      	push	{r4, r7, lr}
    c53a:	b085      	sub	sp, #20
    c53c:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
    c53e:	2300      	movs	r3, #0
    c540:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    c542:	4b0e      	ldr	r3, [pc, #56]	; (c57c <xTimerCreateTimerTask+0x44>)
    c544:	4798      	blx	r3

	if( xTimerQueue != NULL )
    c546:	4b0e      	ldr	r3, [pc, #56]	; (c580 <xTimerCreateTimerTask+0x48>)
    c548:	681b      	ldr	r3, [r3, #0]
    c54a:	2b00      	cmp	r3, #0
    c54c:	d00b      	beq.n	c566 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
    c54e:	490d      	ldr	r1, [pc, #52]	; (c584 <xTimerCreateTimerTask+0x4c>)
    c550:	480d      	ldr	r0, [pc, #52]	; (c588 <xTimerCreateTimerTask+0x50>)
    c552:	4b0e      	ldr	r3, [pc, #56]	; (c58c <xTimerCreateTimerTask+0x54>)
    c554:	9301      	str	r3, [sp, #4]
    c556:	2302      	movs	r3, #2
    c558:	9300      	str	r3, [sp, #0]
    c55a:	2300      	movs	r3, #0
    c55c:	2250      	movs	r2, #80	; 0x50
    c55e:	4c0c      	ldr	r4, [pc, #48]	; (c590 <xTimerCreateTimerTask+0x58>)
    c560:	47a0      	blx	r4
    c562:	0003      	movs	r3, r0
    c564:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    c566:	687b      	ldr	r3, [r7, #4]
    c568:	2b00      	cmp	r3, #0
    c56a:	d101      	bne.n	c570 <xTimerCreateTimerTask+0x38>
    c56c:	b672      	cpsid	i
    c56e:	e7fe      	b.n	c56e <xTimerCreateTimerTask+0x36>
	return xReturn;
    c570:	687b      	ldr	r3, [r7, #4]
}
    c572:	0018      	movs	r0, r3
    c574:	46bd      	mov	sp, r7
    c576:	b003      	add	sp, #12
    c578:	bd90      	pop	{r4, r7, pc}
    c57a:	46c0      	nop			; (mov r8, r8)
    c57c:	0000ca79 	.word	0x0000ca79
    c580:	20003d14 	.word	0x20003d14
    c584:	00011c4c 	.word	0x00011c4c
    c588:	0000c6b9 	.word	0x0000c6b9
    c58c:	20003d18 	.word	0x20003d18
    c590:	0000b769 	.word	0x0000b769

0000c594 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    c594:	b590      	push	{r4, r7, lr}
    c596:	b089      	sub	sp, #36	; 0x24
    c598:	af00      	add	r7, sp, #0
    c59a:	60f8      	str	r0, [r7, #12]
    c59c:	60b9      	str	r1, [r7, #8]
    c59e:	607a      	str	r2, [r7, #4]
    c5a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
    c5a2:	2300      	movs	r3, #0
    c5a4:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
    c5a6:	68fb      	ldr	r3, [r7, #12]
    c5a8:	2b00      	cmp	r3, #0
    c5aa:	d101      	bne.n	c5b0 <xTimerGenericCommand+0x1c>
    c5ac:	b672      	cpsid	i
    c5ae:	e7fe      	b.n	c5ae <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    c5b0:	4b1e      	ldr	r3, [pc, #120]	; (c62c <xTimerGenericCommand+0x98>)
    c5b2:	681b      	ldr	r3, [r3, #0]
    c5b4:	2b00      	cmp	r3, #0
    c5b6:	d033      	beq.n	c620 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    c5b8:	2310      	movs	r3, #16
    c5ba:	18fb      	adds	r3, r7, r3
    c5bc:	68ba      	ldr	r2, [r7, #8]
    c5be:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    c5c0:	2310      	movs	r3, #16
    c5c2:	18fb      	adds	r3, r7, r3
    c5c4:	687a      	ldr	r2, [r7, #4]
    c5c6:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    c5c8:	2310      	movs	r3, #16
    c5ca:	18fb      	adds	r3, r7, r3
    c5cc:	68fa      	ldr	r2, [r7, #12]
    c5ce:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    c5d0:	68bb      	ldr	r3, [r7, #8]
    c5d2:	2b05      	cmp	r3, #5
    c5d4:	dc1a      	bgt.n	c60c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    c5d6:	4b16      	ldr	r3, [pc, #88]	; (c630 <xTimerGenericCommand+0x9c>)
    c5d8:	4798      	blx	r3
    c5da:	1e03      	subs	r3, r0, #0
    c5dc:	2b02      	cmp	r3, #2
    c5de:	d10a      	bne.n	c5f6 <xTimerGenericCommand+0x62>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    c5e0:	4b12      	ldr	r3, [pc, #72]	; (c62c <xTimerGenericCommand+0x98>)
    c5e2:	6818      	ldr	r0, [r3, #0]
    c5e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    c5e6:	2310      	movs	r3, #16
    c5e8:	18f9      	adds	r1, r7, r3
    c5ea:	2300      	movs	r3, #0
    c5ec:	4c11      	ldr	r4, [pc, #68]	; (c634 <xTimerGenericCommand+0xa0>)
    c5ee:	47a0      	blx	r4
    c5f0:	0003      	movs	r3, r0
    c5f2:	61fb      	str	r3, [r7, #28]
    c5f4:	e014      	b.n	c620 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    c5f6:	4b0d      	ldr	r3, [pc, #52]	; (c62c <xTimerGenericCommand+0x98>)
    c5f8:	6818      	ldr	r0, [r3, #0]
    c5fa:	2310      	movs	r3, #16
    c5fc:	18f9      	adds	r1, r7, r3
    c5fe:	2300      	movs	r3, #0
    c600:	2200      	movs	r2, #0
    c602:	4c0c      	ldr	r4, [pc, #48]	; (c634 <xTimerGenericCommand+0xa0>)
    c604:	47a0      	blx	r4
    c606:	0003      	movs	r3, r0
    c608:	61fb      	str	r3, [r7, #28]
    c60a:	e009      	b.n	c620 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    c60c:	4b07      	ldr	r3, [pc, #28]	; (c62c <xTimerGenericCommand+0x98>)
    c60e:	6818      	ldr	r0, [r3, #0]
    c610:	683a      	ldr	r2, [r7, #0]
    c612:	2310      	movs	r3, #16
    c614:	18f9      	adds	r1, r7, r3
    c616:	2300      	movs	r3, #0
    c618:	4c07      	ldr	r4, [pc, #28]	; (c638 <xTimerGenericCommand+0xa4>)
    c61a:	47a0      	blx	r4
    c61c:	0003      	movs	r3, r0
    c61e:	61fb      	str	r3, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    c620:	69fb      	ldr	r3, [r7, #28]
}
    c622:	0018      	movs	r0, r3
    c624:	46bd      	mov	sp, r7
    c626:	b009      	add	sp, #36	; 0x24
    c628:	bd90      	pop	{r4, r7, pc}
    c62a:	46c0      	nop			; (mov r8, r8)
    c62c:	20003d14 	.word	0x20003d14
    c630:	0000c2a5 	.word	0x0000c2a5
    c634:	0000ad6d 	.word	0x0000ad6d
    c638:	0000af4d 	.word	0x0000af4d

0000c63c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    c63c:	b590      	push	{r4, r7, lr}
    c63e:	b087      	sub	sp, #28
    c640:	af02      	add	r7, sp, #8
    c642:	6078      	str	r0, [r7, #4]
    c644:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    c646:	4b18      	ldr	r3, [pc, #96]	; (c6a8 <prvProcessExpiredTimer+0x6c>)
    c648:	681b      	ldr	r3, [r3, #0]
    c64a:	68db      	ldr	r3, [r3, #12]
    c64c:	68db      	ldr	r3, [r3, #12]
    c64e:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    c650:	68fb      	ldr	r3, [r7, #12]
    c652:	3304      	adds	r3, #4
    c654:	0018      	movs	r0, r3
    c656:	4b15      	ldr	r3, [pc, #84]	; (c6ac <prvProcessExpiredTimer+0x70>)
    c658:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    c65a:	68fb      	ldr	r3, [r7, #12]
    c65c:	69db      	ldr	r3, [r3, #28]
    c65e:	2b01      	cmp	r3, #1
    c660:	d119      	bne.n	c696 <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
    c662:	68fb      	ldr	r3, [r7, #12]
    c664:	699a      	ldr	r2, [r3, #24]
    c666:	687b      	ldr	r3, [r7, #4]
    c668:	18d1      	adds	r1, r2, r3
    c66a:	687b      	ldr	r3, [r7, #4]
    c66c:	683a      	ldr	r2, [r7, #0]
    c66e:	68f8      	ldr	r0, [r7, #12]
    c670:	4c0f      	ldr	r4, [pc, #60]	; (c6b0 <prvProcessExpiredTimer+0x74>)
    c672:	47a0      	blx	r4
    c674:	1e03      	subs	r3, r0, #0
    c676:	d00e      	beq.n	c696 <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    c678:	687a      	ldr	r2, [r7, #4]
    c67a:	68f8      	ldr	r0, [r7, #12]
    c67c:	2300      	movs	r3, #0
    c67e:	9300      	str	r3, [sp, #0]
    c680:	2300      	movs	r3, #0
    c682:	2100      	movs	r1, #0
    c684:	4c0b      	ldr	r4, [pc, #44]	; (c6b4 <prvProcessExpiredTimer+0x78>)
    c686:	47a0      	blx	r4
    c688:	0003      	movs	r3, r0
    c68a:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
    c68c:	68bb      	ldr	r3, [r7, #8]
    c68e:	2b00      	cmp	r3, #0
    c690:	d101      	bne.n	c696 <prvProcessExpiredTimer+0x5a>
    c692:	b672      	cpsid	i
    c694:	e7fe      	b.n	c694 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    c696:	68fb      	ldr	r3, [r7, #12]
    c698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c69a:	68fa      	ldr	r2, [r7, #12]
    c69c:	0010      	movs	r0, r2
    c69e:	4798      	blx	r3
}
    c6a0:	46c0      	nop			; (mov r8, r8)
    c6a2:	46bd      	mov	sp, r7
    c6a4:	b005      	add	sp, #20
    c6a6:	bd90      	pop	{r4, r7, pc}
    c6a8:	20003d0c 	.word	0x20003d0c
    c6ac:	0000a849 	.word	0x0000a849
    c6b0:	0000c819 	.word	0x0000c819
    c6b4:	0000c595 	.word	0x0000c595

0000c6b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    c6b8:	b580      	push	{r7, lr}
    c6ba:	b084      	sub	sp, #16
    c6bc:	af00      	add	r7, sp, #0
    c6be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    c6c0:	2308      	movs	r3, #8
    c6c2:	18fb      	adds	r3, r7, r3
    c6c4:	0018      	movs	r0, r3
    c6c6:	4b06      	ldr	r3, [pc, #24]	; (c6e0 <prvTimerTask+0x28>)
    c6c8:	4798      	blx	r3
    c6ca:	0003      	movs	r3, r0
    c6cc:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    c6ce:	68ba      	ldr	r2, [r7, #8]
    c6d0:	68fb      	ldr	r3, [r7, #12]
    c6d2:	0011      	movs	r1, r2
    c6d4:	0018      	movs	r0, r3
    c6d6:	4b03      	ldr	r3, [pc, #12]	; (c6e4 <prvTimerTask+0x2c>)
    c6d8:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    c6da:	4b03      	ldr	r3, [pc, #12]	; (c6e8 <prvTimerTask+0x30>)
    c6dc:	4798      	blx	r3
	}
    c6de:	e7ef      	b.n	c6c0 <prvTimerTask+0x8>
    c6e0:	0000c791 	.word	0x0000c791
    c6e4:	0000c6ed 	.word	0x0000c6ed
    c6e8:	0000c8a1 	.word	0x0000c8a1

0000c6ec <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
    c6ec:	b580      	push	{r7, lr}
    c6ee:	b084      	sub	sp, #16
    c6f0:	af00      	add	r7, sp, #0
    c6f2:	6078      	str	r0, [r7, #4]
    c6f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    c6f6:	4b1e      	ldr	r3, [pc, #120]	; (c770 <prvProcessTimerOrBlockTask+0x84>)
    c6f8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    c6fa:	2308      	movs	r3, #8
    c6fc:	18fb      	adds	r3, r7, r3
    c6fe:	0018      	movs	r0, r3
    c700:	4b1c      	ldr	r3, [pc, #112]	; (c774 <prvProcessTimerOrBlockTask+0x88>)
    c702:	4798      	blx	r3
    c704:	0003      	movs	r3, r0
    c706:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
    c708:	68bb      	ldr	r3, [r7, #8]
    c70a:	2b00      	cmp	r3, #0
    c70c:	d129      	bne.n	c762 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    c70e:	683b      	ldr	r3, [r7, #0]
    c710:	2b00      	cmp	r3, #0
    c712:	d10c      	bne.n	c72e <prvProcessTimerOrBlockTask+0x42>
    c714:	687a      	ldr	r2, [r7, #4]
    c716:	68fb      	ldr	r3, [r7, #12]
    c718:	429a      	cmp	r2, r3
    c71a:	d808      	bhi.n	c72e <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
    c71c:	4b16      	ldr	r3, [pc, #88]	; (c778 <prvProcessTimerOrBlockTask+0x8c>)
    c71e:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    c720:	68fa      	ldr	r2, [r7, #12]
    c722:	687b      	ldr	r3, [r7, #4]
    c724:	0011      	movs	r1, r2
    c726:	0018      	movs	r0, r3
    c728:	4b14      	ldr	r3, [pc, #80]	; (c77c <prvProcessTimerOrBlockTask+0x90>)
    c72a:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    c72c:	e01b      	b.n	c766 <prvProcessTimerOrBlockTask+0x7a>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
    c72e:	683b      	ldr	r3, [r7, #0]
    c730:	2b00      	cmp	r3, #0
    c732:	d006      	beq.n	c742 <prvProcessTimerOrBlockTask+0x56>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    c734:	4b12      	ldr	r3, [pc, #72]	; (c780 <prvProcessTimerOrBlockTask+0x94>)
    c736:	681b      	ldr	r3, [r3, #0]
    c738:	681b      	ldr	r3, [r3, #0]
    c73a:	425a      	negs	r2, r3
    c73c:	4153      	adcs	r3, r2
    c73e:	b2db      	uxtb	r3, r3
    c740:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    c742:	4b10      	ldr	r3, [pc, #64]	; (c784 <prvProcessTimerOrBlockTask+0x98>)
    c744:	6818      	ldr	r0, [r3, #0]
    c746:	687a      	ldr	r2, [r7, #4]
    c748:	68fb      	ldr	r3, [r7, #12]
    c74a:	1ad3      	subs	r3, r2, r3
    c74c:	683a      	ldr	r2, [r7, #0]
    c74e:	0019      	movs	r1, r3
    c750:	4b0d      	ldr	r3, [pc, #52]	; (c788 <prvProcessTimerOrBlockTask+0x9c>)
    c752:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
    c754:	4b08      	ldr	r3, [pc, #32]	; (c778 <prvProcessTimerOrBlockTask+0x8c>)
    c756:	4798      	blx	r3
    c758:	1e03      	subs	r3, r0, #0
    c75a:	d104      	bne.n	c766 <prvProcessTimerOrBlockTask+0x7a>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    c75c:	4b0b      	ldr	r3, [pc, #44]	; (c78c <prvProcessTimerOrBlockTask+0xa0>)
    c75e:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    c760:	e001      	b.n	c766 <prvProcessTimerOrBlockTask+0x7a>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    c762:	4b05      	ldr	r3, [pc, #20]	; (c778 <prvProcessTimerOrBlockTask+0x8c>)
    c764:	4798      	blx	r3
		}
	}
}
    c766:	46c0      	nop			; (mov r8, r8)
    c768:	46bd      	mov	sp, r7
    c76a:	b004      	add	sp, #16
    c76c:	bd80      	pop	{r7, pc}
    c76e:	46c0      	nop			; (mov r8, r8)
    c770:	0000bb31 	.word	0x0000bb31
    c774:	0000c7d1 	.word	0x0000c7d1
    c778:	0000bb49 	.word	0x0000bb49
    c77c:	0000c63d 	.word	0x0000c63d
    c780:	20003d10 	.word	0x20003d10
    c784:	20003d14 	.word	0x20003d14
    c788:	0000b64d 	.word	0x0000b64d
    c78c:	0000a999 	.word	0x0000a999

0000c790 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    c790:	b580      	push	{r7, lr}
    c792:	b084      	sub	sp, #16
    c794:	af00      	add	r7, sp, #0
    c796:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    c798:	4b0c      	ldr	r3, [pc, #48]	; (c7cc <prvGetNextExpireTime+0x3c>)
    c79a:	681b      	ldr	r3, [r3, #0]
    c79c:	681b      	ldr	r3, [r3, #0]
    c79e:	425a      	negs	r2, r3
    c7a0:	4153      	adcs	r3, r2
    c7a2:	b2db      	uxtb	r3, r3
    c7a4:	001a      	movs	r2, r3
    c7a6:	687b      	ldr	r3, [r7, #4]
    c7a8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    c7aa:	687b      	ldr	r3, [r7, #4]
    c7ac:	681b      	ldr	r3, [r3, #0]
    c7ae:	2b00      	cmp	r3, #0
    c7b0:	d105      	bne.n	c7be <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    c7b2:	4b06      	ldr	r3, [pc, #24]	; (c7cc <prvGetNextExpireTime+0x3c>)
    c7b4:	681b      	ldr	r3, [r3, #0]
    c7b6:	68db      	ldr	r3, [r3, #12]
    c7b8:	681b      	ldr	r3, [r3, #0]
    c7ba:	60fb      	str	r3, [r7, #12]
    c7bc:	e001      	b.n	c7c2 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    c7be:	2300      	movs	r3, #0
    c7c0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
    c7c2:	68fb      	ldr	r3, [r7, #12]
}
    c7c4:	0018      	movs	r0, r3
    c7c6:	46bd      	mov	sp, r7
    c7c8:	b004      	add	sp, #16
    c7ca:	bd80      	pop	{r7, pc}
    c7cc:	20003d0c 	.word	0x20003d0c

0000c7d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    c7d0:	b580      	push	{r7, lr}
    c7d2:	b084      	sub	sp, #16
    c7d4:	af00      	add	r7, sp, #0
    c7d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    c7d8:	4b0c      	ldr	r3, [pc, #48]	; (c80c <prvSampleTimeNow+0x3c>)
    c7da:	4798      	blx	r3
    c7dc:	0003      	movs	r3, r0
    c7de:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
    c7e0:	4b0b      	ldr	r3, [pc, #44]	; (c810 <prvSampleTimeNow+0x40>)
    c7e2:	681b      	ldr	r3, [r3, #0]
    c7e4:	68fa      	ldr	r2, [r7, #12]
    c7e6:	429a      	cmp	r2, r3
    c7e8:	d205      	bcs.n	c7f6 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
    c7ea:	4b0a      	ldr	r3, [pc, #40]	; (c814 <prvSampleTimeNow+0x44>)
    c7ec:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
    c7ee:	687b      	ldr	r3, [r7, #4]
    c7f0:	2201      	movs	r2, #1
    c7f2:	601a      	str	r2, [r3, #0]
    c7f4:	e002      	b.n	c7fc <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    c7f6:	687b      	ldr	r3, [r7, #4]
    c7f8:	2200      	movs	r2, #0
    c7fa:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
    c7fc:	4b04      	ldr	r3, [pc, #16]	; (c810 <prvSampleTimeNow+0x40>)
    c7fe:	68fa      	ldr	r2, [r7, #12]
    c800:	601a      	str	r2, [r3, #0]

	return xTimeNow;
    c802:	68fb      	ldr	r3, [r7, #12]
}
    c804:	0018      	movs	r0, r3
    c806:	46bd      	mov	sp, r7
    c808:	b004      	add	sp, #16
    c80a:	bd80      	pop	{r7, pc}
    c80c:	0000bc7d 	.word	0x0000bc7d
    c810:	20003d1c 	.word	0x20003d1c
    c814:	0000c9b9 	.word	0x0000c9b9

0000c818 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    c818:	b580      	push	{r7, lr}
    c81a:	b086      	sub	sp, #24
    c81c:	af00      	add	r7, sp, #0
    c81e:	60f8      	str	r0, [r7, #12]
    c820:	60b9      	str	r1, [r7, #8]
    c822:	607a      	str	r2, [r7, #4]
    c824:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
    c826:	2300      	movs	r3, #0
    c828:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    c82a:	68fb      	ldr	r3, [r7, #12]
    c82c:	68ba      	ldr	r2, [r7, #8]
    c82e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    c830:	68fb      	ldr	r3, [r7, #12]
    c832:	68fa      	ldr	r2, [r7, #12]
    c834:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
    c836:	68ba      	ldr	r2, [r7, #8]
    c838:	687b      	ldr	r3, [r7, #4]
    c83a:	429a      	cmp	r2, r3
    c83c:	d812      	bhi.n	c864 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    c83e:	687a      	ldr	r2, [r7, #4]
    c840:	683b      	ldr	r3, [r7, #0]
    c842:	1ad2      	subs	r2, r2, r3
    c844:	68fb      	ldr	r3, [r7, #12]
    c846:	699b      	ldr	r3, [r3, #24]
    c848:	429a      	cmp	r2, r3
    c84a:	d302      	bcc.n	c852 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    c84c:	2301      	movs	r3, #1
    c84e:	617b      	str	r3, [r7, #20]
    c850:	e01b      	b.n	c88a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    c852:	4b10      	ldr	r3, [pc, #64]	; (c894 <prvInsertTimerInActiveList+0x7c>)
    c854:	681a      	ldr	r2, [r3, #0]
    c856:	68fb      	ldr	r3, [r7, #12]
    c858:	3304      	adds	r3, #4
    c85a:	0019      	movs	r1, r3
    c85c:	0010      	movs	r0, r2
    c85e:	4b0e      	ldr	r3, [pc, #56]	; (c898 <prvInsertTimerInActiveList+0x80>)
    c860:	4798      	blx	r3
    c862:	e012      	b.n	c88a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    c864:	687a      	ldr	r2, [r7, #4]
    c866:	683b      	ldr	r3, [r7, #0]
    c868:	429a      	cmp	r2, r3
    c86a:	d206      	bcs.n	c87a <prvInsertTimerInActiveList+0x62>
    c86c:	68ba      	ldr	r2, [r7, #8]
    c86e:	683b      	ldr	r3, [r7, #0]
    c870:	429a      	cmp	r2, r3
    c872:	d302      	bcc.n	c87a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    c874:	2301      	movs	r3, #1
    c876:	617b      	str	r3, [r7, #20]
    c878:	e007      	b.n	c88a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    c87a:	4b08      	ldr	r3, [pc, #32]	; (c89c <prvInsertTimerInActiveList+0x84>)
    c87c:	681a      	ldr	r2, [r3, #0]
    c87e:	68fb      	ldr	r3, [r7, #12]
    c880:	3304      	adds	r3, #4
    c882:	0019      	movs	r1, r3
    c884:	0010      	movs	r0, r2
    c886:	4b04      	ldr	r3, [pc, #16]	; (c898 <prvInsertTimerInActiveList+0x80>)
    c888:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
    c88a:	697b      	ldr	r3, [r7, #20]
}
    c88c:	0018      	movs	r0, r3
    c88e:	46bd      	mov	sp, r7
    c890:	b006      	add	sp, #24
    c892:	bd80      	pop	{r7, pc}
    c894:	20003d10 	.word	0x20003d10
    c898:	0000a7dd 	.word	0x0000a7dd
    c89c:	20003d0c 	.word	0x20003d0c

0000c8a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    c8a0:	b590      	push	{r4, r7, lr}
    c8a2:	b08b      	sub	sp, #44	; 0x2c
    c8a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    c8a6:	e068      	b.n	c97a <prvProcessReceivedCommands+0xda>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    c8a8:	2308      	movs	r3, #8
    c8aa:	18fb      	adds	r3, r7, r3
    c8ac:	681b      	ldr	r3, [r3, #0]
    c8ae:	2b00      	cmp	r3, #0
    c8b0:	db63      	blt.n	c97a <prvProcessReceivedCommands+0xda>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    c8b2:	2308      	movs	r3, #8
    c8b4:	18fb      	adds	r3, r7, r3
    c8b6:	689b      	ldr	r3, [r3, #8]
    c8b8:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    c8ba:	69fb      	ldr	r3, [r7, #28]
    c8bc:	695b      	ldr	r3, [r3, #20]
    c8be:	2b00      	cmp	r3, #0
    c8c0:	d004      	beq.n	c8cc <prvProcessReceivedCommands+0x2c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    c8c2:	69fb      	ldr	r3, [r7, #28]
    c8c4:	3304      	adds	r3, #4
    c8c6:	0018      	movs	r0, r3
    c8c8:	4b33      	ldr	r3, [pc, #204]	; (c998 <prvProcessReceivedCommands+0xf8>)
    c8ca:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    c8cc:	1d3b      	adds	r3, r7, #4
    c8ce:	0018      	movs	r0, r3
    c8d0:	4b32      	ldr	r3, [pc, #200]	; (c99c <prvProcessReceivedCommands+0xfc>)
    c8d2:	4798      	blx	r3
    c8d4:	0003      	movs	r3, r0
    c8d6:	61bb      	str	r3, [r7, #24]

			switch( xMessage.xMessageID )
    c8d8:	2308      	movs	r3, #8
    c8da:	18fb      	adds	r3, r7, r3
    c8dc:	681b      	ldr	r3, [r3, #0]
    c8de:	2b09      	cmp	r3, #9
    c8e0:	d84a      	bhi.n	c978 <prvProcessReceivedCommands+0xd8>
    c8e2:	009a      	lsls	r2, r3, #2
    c8e4:	4b2e      	ldr	r3, [pc, #184]	; (c9a0 <prvProcessReceivedCommands+0x100>)
    c8e6:	18d3      	adds	r3, r2, r3
    c8e8:	681b      	ldr	r3, [r3, #0]
    c8ea:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    c8ec:	2308      	movs	r3, #8
    c8ee:	18fb      	adds	r3, r7, r3
    c8f0:	685a      	ldr	r2, [r3, #4]
    c8f2:	69fb      	ldr	r3, [r7, #28]
    c8f4:	699b      	ldr	r3, [r3, #24]
    c8f6:	18d1      	adds	r1, r2, r3
    c8f8:	2308      	movs	r3, #8
    c8fa:	18fb      	adds	r3, r7, r3
    c8fc:	685b      	ldr	r3, [r3, #4]
    c8fe:	69ba      	ldr	r2, [r7, #24]
    c900:	69f8      	ldr	r0, [r7, #28]
    c902:	4c28      	ldr	r4, [pc, #160]	; (c9a4 <prvProcessReceivedCommands+0x104>)
    c904:	47a0      	blx	r4
    c906:	1e03      	subs	r3, r0, #0
    c908:	d037      	beq.n	c97a <prvProcessReceivedCommands+0xda>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    c90a:	69fb      	ldr	r3, [r7, #28]
    c90c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c90e:	69fa      	ldr	r2, [r7, #28]
    c910:	0010      	movs	r0, r2
    c912:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    c914:	69fb      	ldr	r3, [r7, #28]
    c916:	69db      	ldr	r3, [r3, #28]
    c918:	2b01      	cmp	r3, #1
    c91a:	d12e      	bne.n	c97a <prvProcessReceivedCommands+0xda>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    c91c:	2308      	movs	r3, #8
    c91e:	18fb      	adds	r3, r7, r3
    c920:	685a      	ldr	r2, [r3, #4]
    c922:	69fb      	ldr	r3, [r7, #28]
    c924:	699b      	ldr	r3, [r3, #24]
    c926:	18d2      	adds	r2, r2, r3
    c928:	69f8      	ldr	r0, [r7, #28]
    c92a:	2300      	movs	r3, #0
    c92c:	9300      	str	r3, [sp, #0]
    c92e:	2300      	movs	r3, #0
    c930:	2100      	movs	r1, #0
    c932:	4c1d      	ldr	r4, [pc, #116]	; (c9a8 <prvProcessReceivedCommands+0x108>)
    c934:	47a0      	blx	r4
    c936:	0003      	movs	r3, r0
    c938:	617b      	str	r3, [r7, #20]
							configASSERT( xResult );
    c93a:	697b      	ldr	r3, [r7, #20]
    c93c:	2b00      	cmp	r3, #0
    c93e:	d11c      	bne.n	c97a <prvProcessReceivedCommands+0xda>
    c940:	b672      	cpsid	i
    c942:	e7fe      	b.n	c942 <prvProcessReceivedCommands+0xa2>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    c944:	2308      	movs	r3, #8
    c946:	18fb      	adds	r3, r7, r3
    c948:	685a      	ldr	r2, [r3, #4]
    c94a:	69fb      	ldr	r3, [r7, #28]
    c94c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    c94e:	69fb      	ldr	r3, [r7, #28]
    c950:	699b      	ldr	r3, [r3, #24]
    c952:	2b00      	cmp	r3, #0
    c954:	d101      	bne.n	c95a <prvProcessReceivedCommands+0xba>
    c956:	b672      	cpsid	i
    c958:	e7fe      	b.n	c958 <prvProcessReceivedCommands+0xb8>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    c95a:	69fb      	ldr	r3, [r7, #28]
    c95c:	699a      	ldr	r2, [r3, #24]
    c95e:	69bb      	ldr	r3, [r7, #24]
    c960:	18d1      	adds	r1, r2, r3
    c962:	69bb      	ldr	r3, [r7, #24]
    c964:	69ba      	ldr	r2, [r7, #24]
    c966:	69f8      	ldr	r0, [r7, #28]
    c968:	4c0e      	ldr	r4, [pc, #56]	; (c9a4 <prvProcessReceivedCommands+0x104>)
    c96a:	47a0      	blx	r4
					break;
    c96c:	e005      	b.n	c97a <prvProcessReceivedCommands+0xda>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
    c96e:	69fb      	ldr	r3, [r7, #28]
    c970:	0018      	movs	r0, r3
    c972:	4b0e      	ldr	r3, [pc, #56]	; (c9ac <prvProcessReceivedCommands+0x10c>)
    c974:	4798      	blx	r3
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
    c976:	e000      	b.n	c97a <prvProcessReceivedCommands+0xda>

				default	:
					/* Don't expect to get here. */
					break;
    c978:	46c0      	nop			; (mov r8, r8)
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    c97a:	4b0d      	ldr	r3, [pc, #52]	; (c9b0 <prvProcessReceivedCommands+0x110>)
    c97c:	6818      	ldr	r0, [r3, #0]
    c97e:	2308      	movs	r3, #8
    c980:	18f9      	adds	r1, r7, r3
    c982:	2300      	movs	r3, #0
    c984:	2200      	movs	r2, #0
    c986:	4c0b      	ldr	r4, [pc, #44]	; (c9b4 <prvProcessReceivedCommands+0x114>)
    c988:	47a0      	blx	r4
    c98a:	1e03      	subs	r3, r0, #0
    c98c:	d18c      	bne.n	c8a8 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    c98e:	46c0      	nop			; (mov r8, r8)
    c990:	46bd      	mov	sp, r7
    c992:	b009      	add	sp, #36	; 0x24
    c994:	bd90      	pop	{r4, r7, pc}
    c996:	46c0      	nop			; (mov r8, r8)
    c998:	0000a849 	.word	0x0000a849
    c99c:	0000c7d1 	.word	0x0000c7d1
    c9a0:	00011c5c 	.word	0x00011c5c
    c9a4:	0000c819 	.word	0x0000c819
    c9a8:	0000c595 	.word	0x0000c595
    c9ac:	0000ab61 	.word	0x0000ab61
    c9b0:	20003d14 	.word	0x20003d14
    c9b4:	0000b16d 	.word	0x0000b16d

0000c9b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    c9b8:	b590      	push	{r4, r7, lr}
    c9ba:	b089      	sub	sp, #36	; 0x24
    c9bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    c9be:	e03e      	b.n	ca3e <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    c9c0:	4b28      	ldr	r3, [pc, #160]	; (ca64 <prvSwitchTimerLists+0xac>)
    c9c2:	681b      	ldr	r3, [r3, #0]
    c9c4:	68db      	ldr	r3, [r3, #12]
    c9c6:	681b      	ldr	r3, [r3, #0]
    c9c8:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    c9ca:	4b26      	ldr	r3, [pc, #152]	; (ca64 <prvSwitchTimerLists+0xac>)
    c9cc:	681b      	ldr	r3, [r3, #0]
    c9ce:	68db      	ldr	r3, [r3, #12]
    c9d0:	68db      	ldr	r3, [r3, #12]
    c9d2:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    c9d4:	693b      	ldr	r3, [r7, #16]
    c9d6:	3304      	adds	r3, #4
    c9d8:	0018      	movs	r0, r3
    c9da:	4b23      	ldr	r3, [pc, #140]	; (ca68 <prvSwitchTimerLists+0xb0>)
    c9dc:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    c9de:	693b      	ldr	r3, [r7, #16]
    c9e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c9e2:	693a      	ldr	r2, [r7, #16]
    c9e4:	0010      	movs	r0, r2
    c9e6:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    c9e8:	693b      	ldr	r3, [r7, #16]
    c9ea:	69db      	ldr	r3, [r3, #28]
    c9ec:	2b01      	cmp	r3, #1
    c9ee:	d126      	bne.n	ca3e <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    c9f0:	693b      	ldr	r3, [r7, #16]
    c9f2:	699a      	ldr	r2, [r3, #24]
    c9f4:	697b      	ldr	r3, [r7, #20]
    c9f6:	18d3      	adds	r3, r2, r3
    c9f8:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
    c9fa:	68fa      	ldr	r2, [r7, #12]
    c9fc:	697b      	ldr	r3, [r7, #20]
    c9fe:	429a      	cmp	r2, r3
    ca00:	d90e      	bls.n	ca20 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    ca02:	693b      	ldr	r3, [r7, #16]
    ca04:	68fa      	ldr	r2, [r7, #12]
    ca06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    ca08:	693b      	ldr	r3, [r7, #16]
    ca0a:	693a      	ldr	r2, [r7, #16]
    ca0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    ca0e:	4b15      	ldr	r3, [pc, #84]	; (ca64 <prvSwitchTimerLists+0xac>)
    ca10:	681a      	ldr	r2, [r3, #0]
    ca12:	693b      	ldr	r3, [r7, #16]
    ca14:	3304      	adds	r3, #4
    ca16:	0019      	movs	r1, r3
    ca18:	0010      	movs	r0, r2
    ca1a:	4b14      	ldr	r3, [pc, #80]	; (ca6c <prvSwitchTimerLists+0xb4>)
    ca1c:	4798      	blx	r3
    ca1e:	e00e      	b.n	ca3e <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    ca20:	697a      	ldr	r2, [r7, #20]
    ca22:	6938      	ldr	r0, [r7, #16]
    ca24:	2300      	movs	r3, #0
    ca26:	9300      	str	r3, [sp, #0]
    ca28:	2300      	movs	r3, #0
    ca2a:	2100      	movs	r1, #0
    ca2c:	4c10      	ldr	r4, [pc, #64]	; (ca70 <prvSwitchTimerLists+0xb8>)
    ca2e:	47a0      	blx	r4
    ca30:	0003      	movs	r3, r0
    ca32:	60bb      	str	r3, [r7, #8]
				configASSERT( xResult );
    ca34:	68bb      	ldr	r3, [r7, #8]
    ca36:	2b00      	cmp	r3, #0
    ca38:	d101      	bne.n	ca3e <prvSwitchTimerLists+0x86>
    ca3a:	b672      	cpsid	i
    ca3c:	e7fe      	b.n	ca3c <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    ca3e:	4b09      	ldr	r3, [pc, #36]	; (ca64 <prvSwitchTimerLists+0xac>)
    ca40:	681b      	ldr	r3, [r3, #0]
    ca42:	681b      	ldr	r3, [r3, #0]
    ca44:	2b00      	cmp	r3, #0
    ca46:	d1bb      	bne.n	c9c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    ca48:	4b06      	ldr	r3, [pc, #24]	; (ca64 <prvSwitchTimerLists+0xac>)
    ca4a:	681b      	ldr	r3, [r3, #0]
    ca4c:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
    ca4e:	4b09      	ldr	r3, [pc, #36]	; (ca74 <prvSwitchTimerLists+0xbc>)
    ca50:	681a      	ldr	r2, [r3, #0]
    ca52:	4b04      	ldr	r3, [pc, #16]	; (ca64 <prvSwitchTimerLists+0xac>)
    ca54:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
    ca56:	4b07      	ldr	r3, [pc, #28]	; (ca74 <prvSwitchTimerLists+0xbc>)
    ca58:	687a      	ldr	r2, [r7, #4]
    ca5a:	601a      	str	r2, [r3, #0]
}
    ca5c:	46c0      	nop			; (mov r8, r8)
    ca5e:	46bd      	mov	sp, r7
    ca60:	b007      	add	sp, #28
    ca62:	bd90      	pop	{r4, r7, pc}
    ca64:	20003d0c 	.word	0x20003d0c
    ca68:	0000a849 	.word	0x0000a849
    ca6c:	0000a7dd 	.word	0x0000a7dd
    ca70:	0000c595 	.word	0x0000c595
    ca74:	20003d10 	.word	0x20003d10

0000ca78 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    ca78:	b580      	push	{r7, lr}
    ca7a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    ca7c:	4b15      	ldr	r3, [pc, #84]	; (cad4 <prvCheckForValidListAndQueue+0x5c>)
    ca7e:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    ca80:	4b15      	ldr	r3, [pc, #84]	; (cad8 <prvCheckForValidListAndQueue+0x60>)
    ca82:	681b      	ldr	r3, [r3, #0]
    ca84:	2b00      	cmp	r3, #0
    ca86:	d120      	bne.n	caca <prvCheckForValidListAndQueue+0x52>
		{
			vListInitialise( &xActiveTimerList1 );
    ca88:	4b14      	ldr	r3, [pc, #80]	; (cadc <prvCheckForValidListAndQueue+0x64>)
    ca8a:	0018      	movs	r0, r3
    ca8c:	4b14      	ldr	r3, [pc, #80]	; (cae0 <prvCheckForValidListAndQueue+0x68>)
    ca8e:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
    ca90:	4b14      	ldr	r3, [pc, #80]	; (cae4 <prvCheckForValidListAndQueue+0x6c>)
    ca92:	0018      	movs	r0, r3
    ca94:	4b12      	ldr	r3, [pc, #72]	; (cae0 <prvCheckForValidListAndQueue+0x68>)
    ca96:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
    ca98:	4b13      	ldr	r3, [pc, #76]	; (cae8 <prvCheckForValidListAndQueue+0x70>)
    ca9a:	4a10      	ldr	r2, [pc, #64]	; (cadc <prvCheckForValidListAndQueue+0x64>)
    ca9c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    ca9e:	4b13      	ldr	r3, [pc, #76]	; (caec <prvCheckForValidListAndQueue+0x74>)
    caa0:	4a10      	ldr	r2, [pc, #64]	; (cae4 <prvCheckForValidListAndQueue+0x6c>)
    caa2:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    caa4:	2200      	movs	r2, #0
    caa6:	210c      	movs	r1, #12
    caa8:	2002      	movs	r0, #2
    caaa:	4b11      	ldr	r3, [pc, #68]	; (caf0 <prvCheckForValidListAndQueue+0x78>)
    caac:	4798      	blx	r3
    caae:	0002      	movs	r2, r0
    cab0:	4b09      	ldr	r3, [pc, #36]	; (cad8 <prvCheckForValidListAndQueue+0x60>)
    cab2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
    cab4:	4b08      	ldr	r3, [pc, #32]	; (cad8 <prvCheckForValidListAndQueue+0x60>)
    cab6:	681b      	ldr	r3, [r3, #0]
    cab8:	2b00      	cmp	r3, #0
    caba:	d006      	beq.n	caca <prvCheckForValidListAndQueue+0x52>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
    cabc:	4b06      	ldr	r3, [pc, #24]	; (cad8 <prvCheckForValidListAndQueue+0x60>)
    cabe:	681b      	ldr	r3, [r3, #0]
    cac0:	4a0c      	ldr	r2, [pc, #48]	; (caf4 <prvCheckForValidListAndQueue+0x7c>)
    cac2:	0011      	movs	r1, r2
    cac4:	0018      	movs	r0, r3
    cac6:	4b0c      	ldr	r3, [pc, #48]	; (caf8 <prvCheckForValidListAndQueue+0x80>)
    cac8:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    caca:	4b0c      	ldr	r3, [pc, #48]	; (cafc <prvCheckForValidListAndQueue+0x84>)
    cacc:	4798      	blx	r3
}
    cace:	46c0      	nop			; (mov r8, r8)
    cad0:	46bd      	mov	sp, r7
    cad2:	bd80      	pop	{r7, pc}
    cad4:	0000a9b9 	.word	0x0000a9b9
    cad8:	20003d14 	.word	0x20003d14
    cadc:	20003ce4 	.word	0x20003ce4
    cae0:	0000a745 	.word	0x0000a745
    cae4:	20003cf8 	.word	0x20003cf8
    cae8:	20003d0c 	.word	0x20003d0c
    caec:	20003d10 	.word	0x20003d10
    caf0:	0000ac39 	.word	0x0000ac39
    caf4:	00011c54 	.word	0x00011c54
    caf8:	0000b5fd 	.word	0x0000b5fd
    cafc:	0000a9dd 	.word	0x0000a9dd

0000cb00 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    cb00:	b580      	push	{r7, lr}
    cb02:	b084      	sub	sp, #16
    cb04:	af00      	add	r7, sp, #0
    cb06:	0002      	movs	r2, r0
    cb08:	1dfb      	adds	r3, r7, #7
    cb0a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    cb0c:	230f      	movs	r3, #15
    cb0e:	18fb      	adds	r3, r7, r3
    cb10:	1dfa      	adds	r2, r7, #7
    cb12:	7812      	ldrb	r2, [r2, #0]
    cb14:	09d2      	lsrs	r2, r2, #7
    cb16:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    cb18:	230e      	movs	r3, #14
    cb1a:	18fb      	adds	r3, r7, r3
    cb1c:	1dfa      	adds	r2, r7, #7
    cb1e:	7812      	ldrb	r2, [r2, #0]
    cb20:	0952      	lsrs	r2, r2, #5
    cb22:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    cb24:	4b0d      	ldr	r3, [pc, #52]	; (cb5c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    cb26:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    cb28:	230f      	movs	r3, #15
    cb2a:	18fb      	adds	r3, r7, r3
    cb2c:	781b      	ldrb	r3, [r3, #0]
    cb2e:	2b00      	cmp	r3, #0
    cb30:	d10f      	bne.n	cb52 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    cb32:	230f      	movs	r3, #15
    cb34:	18fb      	adds	r3, r7, r3
    cb36:	781b      	ldrb	r3, [r3, #0]
    cb38:	009b      	lsls	r3, r3, #2
    cb3a:	2210      	movs	r2, #16
    cb3c:	4694      	mov	ip, r2
    cb3e:	44bc      	add	ip, r7
    cb40:	4463      	add	r3, ip
    cb42:	3b08      	subs	r3, #8
    cb44:	681a      	ldr	r2, [r3, #0]
    cb46:	230e      	movs	r3, #14
    cb48:	18fb      	adds	r3, r7, r3
    cb4a:	781b      	ldrb	r3, [r3, #0]
    cb4c:	01db      	lsls	r3, r3, #7
    cb4e:	18d3      	adds	r3, r2, r3
    cb50:	e000      	b.n	cb54 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    cb52:	2300      	movs	r3, #0
	}
}
    cb54:	0018      	movs	r0, r3
    cb56:	46bd      	mov	sp, r7
    cb58:	b004      	add	sp, #16
    cb5a:	bd80      	pop	{r7, pc}
    cb5c:	41004400 	.word	0x41004400

0000cb60 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    cb60:	b580      	push	{r7, lr}
    cb62:	b082      	sub	sp, #8
    cb64:	af00      	add	r7, sp, #0
    cb66:	0002      	movs	r2, r0
    cb68:	1dfb      	adds	r3, r7, #7
    cb6a:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    cb6c:	4b06      	ldr	r3, [pc, #24]	; (cb88 <system_interrupt_enable+0x28>)
    cb6e:	1dfa      	adds	r2, r7, #7
    cb70:	7812      	ldrb	r2, [r2, #0]
    cb72:	0011      	movs	r1, r2
    cb74:	221f      	movs	r2, #31
    cb76:	400a      	ands	r2, r1
    cb78:	2101      	movs	r1, #1
    cb7a:	4091      	lsls	r1, r2
    cb7c:	000a      	movs	r2, r1
    cb7e:	601a      	str	r2, [r3, #0]
}
    cb80:	46c0      	nop			; (mov r8, r8)
    cb82:	46bd      	mov	sp, r7
    cb84:	b002      	add	sp, #8
    cb86:	bd80      	pop	{r7, pc}
    cb88:	e000e100 	.word	0xe000e100

0000cb8c <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    cb8c:	b580      	push	{r7, lr}
    cb8e:	b084      	sub	sp, #16
    cb90:	af00      	add	r7, sp, #0
    cb92:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    cb94:	687b      	ldr	r3, [r7, #4]
    cb96:	681b      	ldr	r3, [r3, #0]
    cb98:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    cb9a:	68fb      	ldr	r3, [r7, #12]
    cb9c:	7e5b      	ldrb	r3, [r3, #25]
    cb9e:	b2db      	uxtb	r3, r3
    cba0:	b25b      	sxtb	r3, r3
    cba2:	2b00      	cmp	r3, #0
    cba4:	da01      	bge.n	cbaa <adc_is_syncing+0x1e>
		return true;
    cba6:	2301      	movs	r3, #1
    cba8:	e000      	b.n	cbac <adc_is_syncing+0x20>
	}

	return false;
    cbaa:	2300      	movs	r3, #0
}
    cbac:	0018      	movs	r0, r3
    cbae:	46bd      	mov	sp, r7
    cbb0:	b004      	add	sp, #16
    cbb2:	bd80      	pop	{r7, pc}

0000cbb4 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    cbb4:	b580      	push	{r7, lr}
    cbb6:	b086      	sub	sp, #24
    cbb8:	af00      	add	r7, sp, #0
    cbba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    cbbc:	687b      	ldr	r3, [r7, #4]
    cbbe:	681b      	ldr	r3, [r3, #0]
    cbc0:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    cbc2:	693b      	ldr	r3, [r7, #16]
    cbc4:	7e1b      	ldrb	r3, [r3, #24]
    cbc6:	b2db      	uxtb	r3, r3
    cbc8:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    cbca:	2300      	movs	r3, #0
    cbcc:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    cbce:	68fb      	ldr	r3, [r7, #12]
    cbd0:	2201      	movs	r2, #1
    cbd2:	4013      	ands	r3, r2
    cbd4:	d003      	beq.n	cbde <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    cbd6:	697b      	ldr	r3, [r7, #20]
    cbd8:	2201      	movs	r2, #1
    cbda:	4313      	orrs	r3, r2
    cbdc:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    cbde:	68fb      	ldr	r3, [r7, #12]
    cbe0:	2204      	movs	r2, #4
    cbe2:	4013      	ands	r3, r2
    cbe4:	d003      	beq.n	cbee <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    cbe6:	697b      	ldr	r3, [r7, #20]
    cbe8:	2202      	movs	r2, #2
    cbea:	4313      	orrs	r3, r2
    cbec:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    cbee:	68fb      	ldr	r3, [r7, #12]
    cbf0:	2202      	movs	r2, #2
    cbf2:	4013      	ands	r3, r2
    cbf4:	d003      	beq.n	cbfe <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    cbf6:	697b      	ldr	r3, [r7, #20]
    cbf8:	2204      	movs	r2, #4
    cbfa:	4313      	orrs	r3, r2
    cbfc:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    cbfe:	697b      	ldr	r3, [r7, #20]
}
    cc00:	0018      	movs	r0, r3
    cc02:	46bd      	mov	sp, r7
    cc04:	b006      	add	sp, #24
    cc06:	bd80      	pop	{r7, pc}

0000cc08 <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    cc08:	b580      	push	{r7, lr}
    cc0a:	b084      	sub	sp, #16
    cc0c:	af00      	add	r7, sp, #0
    cc0e:	6078      	str	r0, [r7, #4]
    cc10:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    cc12:	687b      	ldr	r3, [r7, #4]
    cc14:	681b      	ldr	r3, [r3, #0]
    cc16:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    cc18:	2300      	movs	r3, #0
    cc1a:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    cc1c:	683b      	ldr	r3, [r7, #0]
    cc1e:	2201      	movs	r2, #1
    cc20:	4013      	ands	r3, r2
    cc22:	d003      	beq.n	cc2c <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    cc24:	68fb      	ldr	r3, [r7, #12]
    cc26:	2201      	movs	r2, #1
    cc28:	4313      	orrs	r3, r2
    cc2a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    cc2c:	683b      	ldr	r3, [r7, #0]
    cc2e:	2202      	movs	r2, #2
    cc30:	4013      	ands	r3, r2
    cc32:	d003      	beq.n	cc3c <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    cc34:	68fb      	ldr	r3, [r7, #12]
    cc36:	2204      	movs	r2, #4
    cc38:	4313      	orrs	r3, r2
    cc3a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    cc3c:	683b      	ldr	r3, [r7, #0]
    cc3e:	2204      	movs	r2, #4
    cc40:	4013      	ands	r3, r2
    cc42:	d003      	beq.n	cc4c <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    cc44:	68fb      	ldr	r3, [r7, #12]
    cc46:	2202      	movs	r2, #2
    cc48:	4313      	orrs	r3, r2
    cc4a:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    cc4c:	68fb      	ldr	r3, [r7, #12]
    cc4e:	b2da      	uxtb	r2, r3
    cc50:	68bb      	ldr	r3, [r7, #8]
    cc52:	761a      	strb	r2, [r3, #24]
}
    cc54:	46c0      	nop			; (mov r8, r8)
    cc56:	46bd      	mov	sp, r7
    cc58:	b004      	add	sp, #16
    cc5a:	bd80      	pop	{r7, pc}

0000cc5c <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    cc5c:	b580      	push	{r7, lr}
    cc5e:	b084      	sub	sp, #16
    cc60:	af00      	add	r7, sp, #0
    cc62:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    cc64:	687b      	ldr	r3, [r7, #4]
    cc66:	681b      	ldr	r3, [r3, #0]
    cc68:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    cc6a:	46c0      	nop			; (mov r8, r8)
    cc6c:	687b      	ldr	r3, [r7, #4]
    cc6e:	0018      	movs	r0, r3
    cc70:	4b0b      	ldr	r3, [pc, #44]	; (cca0 <adc_start_conversion+0x44>)
    cc72:	4798      	blx	r3
    cc74:	1e03      	subs	r3, r0, #0
    cc76:	d1f9      	bne.n	cc6c <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    cc78:	68fb      	ldr	r3, [r7, #12]
    cc7a:	7b1b      	ldrb	r3, [r3, #12]
    cc7c:	b2db      	uxtb	r3, r3
    cc7e:	2202      	movs	r2, #2
    cc80:	4313      	orrs	r3, r2
    cc82:	b2da      	uxtb	r2, r3
    cc84:	68fb      	ldr	r3, [r7, #12]
    cc86:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    cc88:	46c0      	nop			; (mov r8, r8)
    cc8a:	687b      	ldr	r3, [r7, #4]
    cc8c:	0018      	movs	r0, r3
    cc8e:	4b04      	ldr	r3, [pc, #16]	; (cca0 <adc_start_conversion+0x44>)
    cc90:	4798      	blx	r3
    cc92:	1e03      	subs	r3, r0, #0
    cc94:	d1f9      	bne.n	cc8a <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    cc96:	46c0      	nop			; (mov r8, r8)
    cc98:	46bd      	mov	sp, r7
    cc9a:	b004      	add	sp, #16
    cc9c:	bd80      	pop	{r7, pc}
    cc9e:	46c0      	nop			; (mov r8, r8)
    cca0:	0000cb8d 	.word	0x0000cb8d

0000cca4 <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    cca4:	b580      	push	{r7, lr}
    cca6:	b084      	sub	sp, #16
    cca8:	af00      	add	r7, sp, #0
    ccaa:	6078      	str	r0, [r7, #4]
    ccac:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    ccae:	687b      	ldr	r3, [r7, #4]
    ccb0:	0018      	movs	r0, r3
    ccb2:	4b18      	ldr	r3, [pc, #96]	; (cd14 <adc_read+0x70>)
    ccb4:	4798      	blx	r3
    ccb6:	0002      	movs	r2, r0
    ccb8:	2301      	movs	r3, #1
    ccba:	4013      	ands	r3, r2
    ccbc:	d101      	bne.n	ccc2 <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    ccbe:	2305      	movs	r3, #5
    ccc0:	e023      	b.n	cd0a <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    ccc2:	687b      	ldr	r3, [r7, #4]
    ccc4:	681b      	ldr	r3, [r3, #0]
    ccc6:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    ccc8:	46c0      	nop			; (mov r8, r8)
    ccca:	687b      	ldr	r3, [r7, #4]
    cccc:	0018      	movs	r0, r3
    ccce:	4b12      	ldr	r3, [pc, #72]	; (cd18 <adc_read+0x74>)
    ccd0:	4798      	blx	r3
    ccd2:	1e03      	subs	r3, r0, #0
    ccd4:	d1f9      	bne.n	ccca <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    ccd6:	68fb      	ldr	r3, [r7, #12]
    ccd8:	8b5b      	ldrh	r3, [r3, #26]
    ccda:	b29a      	uxth	r2, r3
    ccdc:	683b      	ldr	r3, [r7, #0]
    ccde:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    cce0:	687b      	ldr	r3, [r7, #4]
    cce2:	2101      	movs	r1, #1
    cce4:	0018      	movs	r0, r3
    cce6:	4b0d      	ldr	r3, [pc, #52]	; (cd1c <adc_read+0x78>)
    cce8:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    ccea:	687b      	ldr	r3, [r7, #4]
    ccec:	0018      	movs	r0, r3
    ccee:	4b09      	ldr	r3, [pc, #36]	; (cd14 <adc_read+0x70>)
    ccf0:	4798      	blx	r3
    ccf2:	0002      	movs	r2, r0
    ccf4:	2304      	movs	r3, #4
    ccf6:	4013      	ands	r3, r2
    ccf8:	d006      	beq.n	cd08 <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    ccfa:	687b      	ldr	r3, [r7, #4]
    ccfc:	2104      	movs	r1, #4
    ccfe:	0018      	movs	r0, r3
    cd00:	4b06      	ldr	r3, [pc, #24]	; (cd1c <adc_read+0x78>)
    cd02:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    cd04:	231e      	movs	r3, #30
    cd06:	e000      	b.n	cd0a <adc_read+0x66>
	}

	return STATUS_OK;
    cd08:	2300      	movs	r3, #0
}
    cd0a:	0018      	movs	r0, r3
    cd0c:	46bd      	mov	sp, r7
    cd0e:	b004      	add	sp, #16
    cd10:	bd80      	pop	{r7, pc}
    cd12:	46c0      	nop			; (mov r8, r8)
    cd14:	0000cbb5 	.word	0x0000cbb5
    cd18:	0000cb8d 	.word	0x0000cb8d
    cd1c:	0000cc09 	.word	0x0000cc09

0000cd20 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    cd20:	b580      	push	{r7, lr}
    cd22:	b082      	sub	sp, #8
    cd24:	af00      	add	r7, sp, #0
    cd26:	0002      	movs	r2, r0
    cd28:	1dfb      	adds	r3, r7, #7
    cd2a:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    cd2c:	1dfb      	adds	r3, r7, #7
    cd2e:	781b      	ldrb	r3, [r3, #0]
    cd30:	0018      	movs	r0, r3
    cd32:	4b03      	ldr	r3, [pc, #12]	; (cd40 <port_get_group_from_gpio_pin+0x20>)
    cd34:	4798      	blx	r3
    cd36:	0003      	movs	r3, r0
}
    cd38:	0018      	movs	r0, r3
    cd3a:	46bd      	mov	sp, r7
    cd3c:	b002      	add	sp, #8
    cd3e:	bd80      	pop	{r7, pc}
    cd40:	0000cb01 	.word	0x0000cb01

0000cd44 <port_pin_get_output_level>:
 *
 *  \return Status of the port pin's output buffer.
 */
static inline bool port_pin_get_output_level(
		const uint8_t gpio_pin)
{
    cd44:	b580      	push	{r7, lr}
    cd46:	b084      	sub	sp, #16
    cd48:	af00      	add	r7, sp, #0
    cd4a:	0002      	movs	r2, r0
    cd4c:	1dfb      	adds	r3, r7, #7
    cd4e:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    cd50:	1dfb      	adds	r3, r7, #7
    cd52:	781b      	ldrb	r3, [r3, #0]
    cd54:	0018      	movs	r0, r3
    cd56:	4b0b      	ldr	r3, [pc, #44]	; (cd84 <port_pin_get_output_level+0x40>)
    cd58:	4798      	blx	r3
    cd5a:	0003      	movs	r3, r0
    cd5c:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    cd5e:	1dfb      	adds	r3, r7, #7
    cd60:	781b      	ldrb	r3, [r3, #0]
    cd62:	221f      	movs	r2, #31
    cd64:	4013      	ands	r3, r2
    cd66:	2201      	movs	r2, #1
    cd68:	409a      	lsls	r2, r3
    cd6a:	0013      	movs	r3, r2
    cd6c:	60bb      	str	r3, [r7, #8]

	return (port_base->OUT.reg & pin_mask);
    cd6e:	68fb      	ldr	r3, [r7, #12]
    cd70:	691b      	ldr	r3, [r3, #16]
    cd72:	68ba      	ldr	r2, [r7, #8]
    cd74:	4013      	ands	r3, r2
    cd76:	1e5a      	subs	r2, r3, #1
    cd78:	4193      	sbcs	r3, r2
    cd7a:	b2db      	uxtb	r3, r3
}
    cd7c:	0018      	movs	r0, r3
    cd7e:	46bd      	mov	sp, r7
    cd80:	b004      	add	sp, #16
    cd82:	bd80      	pop	{r7, pc}
    cd84:	0000cd21 	.word	0x0000cd21

0000cd88 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    cd88:	b580      	push	{r7, lr}
    cd8a:	b084      	sub	sp, #16
    cd8c:	af00      	add	r7, sp, #0
    cd8e:	0002      	movs	r2, r0
    cd90:	1dfb      	adds	r3, r7, #7
    cd92:	701a      	strb	r2, [r3, #0]
    cd94:	1dbb      	adds	r3, r7, #6
    cd96:	1c0a      	adds	r2, r1, #0
    cd98:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    cd9a:	1dfb      	adds	r3, r7, #7
    cd9c:	781b      	ldrb	r3, [r3, #0]
    cd9e:	0018      	movs	r0, r3
    cda0:	4b0d      	ldr	r3, [pc, #52]	; (cdd8 <port_pin_set_output_level+0x50>)
    cda2:	4798      	blx	r3
    cda4:	0003      	movs	r3, r0
    cda6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    cda8:	1dfb      	adds	r3, r7, #7
    cdaa:	781b      	ldrb	r3, [r3, #0]
    cdac:	221f      	movs	r2, #31
    cdae:	4013      	ands	r3, r2
    cdb0:	2201      	movs	r2, #1
    cdb2:	409a      	lsls	r2, r3
    cdb4:	0013      	movs	r3, r2
    cdb6:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    cdb8:	1dbb      	adds	r3, r7, #6
    cdba:	781b      	ldrb	r3, [r3, #0]
    cdbc:	2b00      	cmp	r3, #0
    cdbe:	d003      	beq.n	cdc8 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    cdc0:	68fb      	ldr	r3, [r7, #12]
    cdc2:	68ba      	ldr	r2, [r7, #8]
    cdc4:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    cdc6:	e002      	b.n	cdce <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    cdc8:	68fb      	ldr	r3, [r7, #12]
    cdca:	68ba      	ldr	r2, [r7, #8]
    cdcc:	615a      	str	r2, [r3, #20]
	}
}
    cdce:	46c0      	nop			; (mov r8, r8)
    cdd0:	46bd      	mov	sp, r7
    cdd2:	b004      	add	sp, #16
    cdd4:	bd80      	pop	{r7, pc}
    cdd6:	46c0      	nop			; (mov r8, r8)
    cdd8:	0000cd21 	.word	0x0000cd21

0000cddc <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    cddc:	b580      	push	{r7, lr}
    cdde:	b084      	sub	sp, #16
    cde0:	af00      	add	r7, sp, #0
    cde2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    cde4:	687b      	ldr	r3, [r7, #4]
    cde6:	681b      	ldr	r3, [r3, #0]
    cde8:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    cdea:	68fb      	ldr	r3, [r7, #12]
    cdec:	69db      	ldr	r3, [r3, #28]
    cdee:	1e5a      	subs	r2, r3, #1
    cdf0:	4193      	sbcs	r3, r2
    cdf2:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    cdf4:	0018      	movs	r0, r3
    cdf6:	46bd      	mov	sp, r7
    cdf8:	b004      	add	sp, #16
    cdfa:	bd80      	pop	{r7, pc}

0000cdfc <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    cdfc:	b580      	push	{r7, lr}
    cdfe:	b082      	sub	sp, #8
    ce00:	af00      	add	r7, sp, #0
    ce02:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    ce04:	46c0      	nop			; (mov r8, r8)
    ce06:	687b      	ldr	r3, [r7, #4]
    ce08:	0018      	movs	r0, r3
    ce0a:	4b04      	ldr	r3, [pc, #16]	; (ce1c <_usart_wait_for_sync+0x20>)
    ce0c:	4798      	blx	r3
    ce0e:	1e03      	subs	r3, r0, #0
    ce10:	d1f9      	bne.n	ce06 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    ce12:	46c0      	nop			; (mov r8, r8)
    ce14:	46bd      	mov	sp, r7
    ce16:	b002      	add	sp, #8
    ce18:	bd80      	pop	{r7, pc}
    ce1a:	46c0      	nop			; (mov r8, r8)
    ce1c:	0000cddd 	.word	0x0000cddd

0000ce20 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    ce20:	b580      	push	{r7, lr}
    ce22:	b082      	sub	sp, #8
    ce24:	af00      	add	r7, sp, #0
    ce26:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    ce28:	687b      	ldr	r3, [r7, #4]
    ce2a:	2280      	movs	r2, #128	; 0x80
    ce2c:	05d2      	lsls	r2, r2, #23
    ce2e:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    ce30:	687b      	ldr	r3, [r7, #4]
    ce32:	2200      	movs	r2, #0
    ce34:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    ce36:	687b      	ldr	r3, [r7, #4]
    ce38:	22ff      	movs	r2, #255	; 0xff
    ce3a:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    ce3c:	687b      	ldr	r3, [r7, #4]
    ce3e:	2200      	movs	r2, #0
    ce40:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    ce42:	687b      	ldr	r3, [r7, #4]
    ce44:	2200      	movs	r2, #0
    ce46:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    ce48:	687b      	ldr	r3, [r7, #4]
    ce4a:	2296      	movs	r2, #150	; 0x96
    ce4c:	0192      	lsls	r2, r2, #6
    ce4e:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    ce50:	687b      	ldr	r3, [r7, #4]
    ce52:	2224      	movs	r2, #36	; 0x24
    ce54:	2101      	movs	r1, #1
    ce56:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    ce58:	687b      	ldr	r3, [r7, #4]
    ce5a:	2225      	movs	r2, #37	; 0x25
    ce5c:	2101      	movs	r1, #1
    ce5e:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    ce60:	687b      	ldr	r3, [r7, #4]
    ce62:	2226      	movs	r2, #38	; 0x26
    ce64:	2100      	movs	r1, #0
    ce66:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    ce68:	687b      	ldr	r3, [r7, #4]
    ce6a:	2227      	movs	r2, #39	; 0x27
    ce6c:	2100      	movs	r1, #0
    ce6e:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    ce70:	687b      	ldr	r3, [r7, #4]
    ce72:	2200      	movs	r2, #0
    ce74:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    ce76:	687b      	ldr	r3, [r7, #4]
    ce78:	2288      	movs	r2, #136	; 0x88
    ce7a:	0352      	lsls	r2, r2, #13
    ce7c:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    ce7e:	687b      	ldr	r3, [r7, #4]
    ce80:	222c      	movs	r2, #44	; 0x2c
    ce82:	2100      	movs	r1, #0
    ce84:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    ce86:	687b      	ldr	r3, [r7, #4]
    ce88:	222d      	movs	r2, #45	; 0x2d
    ce8a:	2100      	movs	r1, #0
    ce8c:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    ce8e:	687b      	ldr	r3, [r7, #4]
    ce90:	2200      	movs	r2, #0
    ce92:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    ce94:	687b      	ldr	r3, [r7, #4]
    ce96:	2200      	movs	r2, #0
    ce98:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    ce9a:	687b      	ldr	r3, [r7, #4]
    ce9c:	2200      	movs	r2, #0
    ce9e:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    cea0:	687b      	ldr	r3, [r7, #4]
    cea2:	2200      	movs	r2, #0
    cea4:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    cea6:	687b      	ldr	r3, [r7, #4]
    cea8:	2200      	movs	r2, #0
    ceaa:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    ceac:	687b      	ldr	r3, [r7, #4]
    ceae:	2200      	movs	r2, #0
    ceb0:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    ceb2:	687b      	ldr	r3, [r7, #4]
    ceb4:	2200      	movs	r2, #0
    ceb6:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    ceb8:	687b      	ldr	r3, [r7, #4]
    ceba:	2200      	movs	r2, #0
    cebc:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    cebe:	687b      	ldr	r3, [r7, #4]
    cec0:	2200      	movs	r2, #0
    cec2:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    cec4:	687b      	ldr	r3, [r7, #4]
    cec6:	2200      	movs	r2, #0
    cec8:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    ceca:	687b      	ldr	r3, [r7, #4]
    cecc:	2213      	movs	r2, #19
    cece:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    ced0:	687b      	ldr	r3, [r7, #4]
    ced2:	2200      	movs	r2, #0
    ced4:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    ced6:	46c0      	nop			; (mov r8, r8)
    ced8:	46bd      	mov	sp, r7
    ceda:	b002      	add	sp, #8
    cedc:	bd80      	pop	{r7, pc}
    cede:	46c0      	nop			; (mov r8, r8)

0000cee0 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    cee0:	b580      	push	{r7, lr}
    cee2:	b084      	sub	sp, #16
    cee4:	af00      	add	r7, sp, #0
    cee6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    cee8:	687b      	ldr	r3, [r7, #4]
    ceea:	681b      	ldr	r3, [r3, #0]
    ceec:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    ceee:	687b      	ldr	r3, [r7, #4]
    cef0:	681b      	ldr	r3, [r3, #0]
    cef2:	0018      	movs	r0, r3
    cef4:	4b09      	ldr	r3, [pc, #36]	; (cf1c <usart_enable+0x3c>)
    cef6:	4798      	blx	r3
    cef8:	0003      	movs	r3, r0
    cefa:	0018      	movs	r0, r3
    cefc:	4b08      	ldr	r3, [pc, #32]	; (cf20 <usart_enable+0x40>)
    cefe:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    cf00:	687b      	ldr	r3, [r7, #4]
    cf02:	0018      	movs	r0, r3
    cf04:	4b07      	ldr	r3, [pc, #28]	; (cf24 <usart_enable+0x44>)
    cf06:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    cf08:	68fb      	ldr	r3, [r7, #12]
    cf0a:	681b      	ldr	r3, [r3, #0]
    cf0c:	2202      	movs	r2, #2
    cf0e:	431a      	orrs	r2, r3
    cf10:	68fb      	ldr	r3, [r7, #12]
    cf12:	601a      	str	r2, [r3, #0]
}
    cf14:	46c0      	nop			; (mov r8, r8)
    cf16:	46bd      	mov	sp, r7
    cf18:	b004      	add	sp, #16
    cf1a:	bd80      	pop	{r7, pc}
    cf1c:	00007a91 	.word	0x00007a91
    cf20:	0000cb61 	.word	0x0000cb61
    cf24:	0000cdfd 	.word	0x0000cdfd

0000cf28 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    cf28:	b580      	push	{r7, lr}
    cf2a:	b084      	sub	sp, #16
    cf2c:	af00      	add	r7, sp, #0
    cf2e:	60f8      	str	r0, [r7, #12]
    cf30:	60b9      	str	r1, [r7, #8]
    cf32:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
    cf34:	687a      	ldr	r2, [r7, #4]
    cf36:	68b9      	ldr	r1, [r7, #8]
    cf38:	68fb      	ldr	r3, [r7, #12]
    cf3a:	0018      	movs	r0, r3
    cf3c:	4b05      	ldr	r3, [pc, #20]	; (cf54 <usart_serial_init+0x2c>)
    cf3e:	4798      	blx	r3
    cf40:	1e03      	subs	r3, r0, #0
    cf42:	d101      	bne.n	cf48 <usart_serial_init+0x20>
		return true;
    cf44:	2301      	movs	r3, #1
    cf46:	e000      	b.n	cf4a <usart_serial_init+0x22>
	}
	else {
		return false;
    cf48:	2300      	movs	r3, #0
	}
}
    cf4a:	0018      	movs	r0, r3
    cf4c:	46bd      	mov	sp, r7
    cf4e:	b004      	add	sp, #16
    cf50:	bd80      	pop	{r7, pc}
    cf52:	46c0      	nop			; (mov r8, r8)
    cf54:	00008c75 	.word	0x00008c75

0000cf58 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    cf58:	b580      	push	{r7, lr}
    cf5a:	b082      	sub	sp, #8
    cf5c:	af00      	add	r7, sp, #0
    cf5e:	6078      	str	r0, [r7, #4]
    cf60:	000a      	movs	r2, r1
    cf62:	1cfb      	adds	r3, r7, #3
    cf64:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
    cf66:	46c0      	nop			; (mov r8, r8)
    cf68:	1cfb      	adds	r3, r7, #3
    cf6a:	781b      	ldrb	r3, [r3, #0]
    cf6c:	b29a      	uxth	r2, r3
    cf6e:	687b      	ldr	r3, [r7, #4]
    cf70:	0011      	movs	r1, r2
    cf72:	0018      	movs	r0, r3
    cf74:	4b04      	ldr	r3, [pc, #16]	; (cf88 <usart_serial_putchar+0x30>)
    cf76:	4798      	blx	r3
    cf78:	1e03      	subs	r3, r0, #0
    cf7a:	d1f5      	bne.n	cf68 <usart_serial_putchar+0x10>

	return STATUS_OK;
    cf7c:	2300      	movs	r3, #0
}
    cf7e:	0018      	movs	r0, r3
    cf80:	46bd      	mov	sp, r7
    cf82:	b002      	add	sp, #8
    cf84:	bd80      	pop	{r7, pc}
    cf86:	46c0      	nop			; (mov r8, r8)
    cf88:	00008ee9 	.word	0x00008ee9

0000cf8c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    cf8c:	b580      	push	{r7, lr}
    cf8e:	b084      	sub	sp, #16
    cf90:	af00      	add	r7, sp, #0
    cf92:	6078      	str	r0, [r7, #4]
    cf94:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
    cf96:	230e      	movs	r3, #14
    cf98:	18fb      	adds	r3, r7, r3
    cf9a:	2200      	movs	r2, #0
    cf9c:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
    cf9e:	46c0      	nop			; (mov r8, r8)
    cfa0:	230e      	movs	r3, #14
    cfa2:	18fa      	adds	r2, r7, r3
    cfa4:	687b      	ldr	r3, [r7, #4]
    cfa6:	0011      	movs	r1, r2
    cfa8:	0018      	movs	r0, r3
    cfaa:	4b07      	ldr	r3, [pc, #28]	; (cfc8 <usart_serial_getchar+0x3c>)
    cfac:	4798      	blx	r3
    cfae:	1e03      	subs	r3, r0, #0
    cfb0:	d1f6      	bne.n	cfa0 <usart_serial_getchar+0x14>

	*c = temp;
    cfb2:	230e      	movs	r3, #14
    cfb4:	18fb      	adds	r3, r7, r3
    cfb6:	881b      	ldrh	r3, [r3, #0]
    cfb8:	b2da      	uxtb	r2, r3
    cfba:	683b      	ldr	r3, [r7, #0]
    cfbc:	701a      	strb	r2, [r3, #0]
}
    cfbe:	46c0      	nop			; (mov r8, r8)
    cfc0:	46bd      	mov	sp, r7
    cfc2:	b004      	add	sp, #16
    cfc4:	bd80      	pop	{r7, pc}
    cfc6:	46c0      	nop			; (mov r8, r8)
    cfc8:	00008f4d 	.word	0x00008f4d

0000cfcc <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    cfcc:	b580      	push	{r7, lr}
    cfce:	b084      	sub	sp, #16
    cfd0:	af00      	add	r7, sp, #0
    cfd2:	60f8      	str	r0, [r7, #12]
    cfd4:	60b9      	str	r1, [r7, #8]
    cfd6:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
    cfd8:	4b10      	ldr	r3, [pc, #64]	; (d01c <stdio_serial_init+0x50>)
    cfda:	68fa      	ldr	r2, [r7, #12]
    cfdc:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    cfde:	4b10      	ldr	r3, [pc, #64]	; (d020 <stdio_serial_init+0x54>)
    cfe0:	4a10      	ldr	r2, [pc, #64]	; (d024 <stdio_serial_init+0x58>)
    cfe2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    cfe4:	4b10      	ldr	r3, [pc, #64]	; (d028 <stdio_serial_init+0x5c>)
    cfe6:	4a11      	ldr	r2, [pc, #68]	; (d02c <stdio_serial_init+0x60>)
    cfe8:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
    cfea:	687a      	ldr	r2, [r7, #4]
    cfec:	68b9      	ldr	r1, [r7, #8]
    cfee:	68fb      	ldr	r3, [r7, #12]
    cff0:	0018      	movs	r0, r3
    cff2:	4b0f      	ldr	r3, [pc, #60]	; (d030 <stdio_serial_init+0x64>)
    cff4:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    cff6:	4b0f      	ldr	r3, [pc, #60]	; (d034 <stdio_serial_init+0x68>)
    cff8:	681b      	ldr	r3, [r3, #0]
    cffa:	689b      	ldr	r3, [r3, #8]
    cffc:	2100      	movs	r1, #0
    cffe:	0018      	movs	r0, r3
    d000:	4b0d      	ldr	r3, [pc, #52]	; (d038 <stdio_serial_init+0x6c>)
    d002:	4798      	blx	r3
	setbuf(stdin, NULL);
    d004:	4b0b      	ldr	r3, [pc, #44]	; (d034 <stdio_serial_init+0x68>)
    d006:	681b      	ldr	r3, [r3, #0]
    d008:	685b      	ldr	r3, [r3, #4]
    d00a:	2100      	movs	r1, #0
    d00c:	0018      	movs	r0, r3
    d00e:	4b0a      	ldr	r3, [pc, #40]	; (d038 <stdio_serial_init+0x6c>)
    d010:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
    d012:	46c0      	nop			; (mov r8, r8)
    d014:	46bd      	mov	sp, r7
    d016:	b004      	add	sp, #16
    d018:	bd80      	pop	{r7, pc}
    d01a:	46c0      	nop			; (mov r8, r8)
    d01c:	2000467c 	.word	0x2000467c
    d020:	20004678 	.word	0x20004678
    d024:	0000cf59 	.word	0x0000cf59
    d028:	20004674 	.word	0x20004674
    d02c:	0000cf8d 	.word	0x0000cf8d
    d030:	0000cf29 	.word	0x0000cf29
    d034:	20000090 	.word	0x20000090
    d038:	0000fb15 	.word	0x0000fb15

0000d03c <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    d03c:	b580      	push	{r7, lr}
    d03e:	b084      	sub	sp, #16
    d040:	af00      	add	r7, sp, #0
    d042:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    d044:	687b      	ldr	r3, [r7, #4]
    d046:	681b      	ldr	r3, [r3, #0]
    d048:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    d04a:	68fb      	ldr	r3, [r7, #12]
    d04c:	7bdb      	ldrb	r3, [r3, #15]
    d04e:	b2db      	uxtb	r3, r3
    d050:	001a      	movs	r2, r3
    d052:	2380      	movs	r3, #128	; 0x80
    d054:	4013      	ands	r3, r2
    d056:	1e5a      	subs	r2, r3, #1
    d058:	4193      	sbcs	r3, r2
    d05a:	b2db      	uxtb	r3, r3
#endif
}
    d05c:	0018      	movs	r0, r3
    d05e:	46bd      	mov	sp, r7
    d060:	b004      	add	sp, #16
    d062:	bd80      	pop	{r7, pc}

0000d064 <tc_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TC module configuration structure to set
 */
static inline void tc_get_config_defaults(
		struct tc_config *const config)
{
    d064:	b580      	push	{r7, lr}
    d066:	b082      	sub	sp, #8
    d068:	af00      	add	r7, sp, #0
    d06a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    d06c:	687b      	ldr	r3, [r7, #4]
    d06e:	2200      	movs	r2, #0
    d070:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    d072:	687b      	ldr	r3, [r7, #4]
    d074:	2200      	movs	r2, #0
    d076:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    d078:	687b      	ldr	r3, [r7, #4]
    d07a:	2200      	movs	r2, #0
    d07c:	809a      	strh	r2, [r3, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    d07e:	687b      	ldr	r3, [r7, #4]
    d080:	2200      	movs	r2, #0
    d082:	719a      	strb	r2, [r3, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    d084:	687b      	ldr	r3, [r7, #4]
    d086:	2200      	movs	r2, #0
    d088:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    d08a:	687b      	ldr	r3, [r7, #4]
    d08c:	2200      	movs	r2, #0
    d08e:	705a      	strb	r2, [r3, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    d090:	687b      	ldr	r3, [r7, #4]
    d092:	2200      	movs	r2, #0
    d094:	729a      	strb	r2, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    d096:	687b      	ldr	r3, [r7, #4]
    d098:	2200      	movs	r2, #0
    d09a:	72da      	strb	r2, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    d09c:	687b      	ldr	r3, [r7, #4]
    d09e:	2200      	movs	r2, #0
    d0a0:	731a      	strb	r2, [r3, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    d0a2:	687b      	ldr	r3, [r7, #4]
    d0a4:	2200      	movs	r2, #0
    d0a6:	739a      	strb	r2, [r3, #14]
	config->oneshot                    = false;
    d0a8:	687b      	ldr	r3, [r7, #4]
    d0aa:	2200      	movs	r2, #0
    d0ac:	735a      	strb	r2, [r3, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    d0ae:	687b      	ldr	r3, [r7, #4]
    d0b0:	2200      	movs	r2, #0
    d0b2:	741a      	strb	r2, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    d0b4:	687b      	ldr	r3, [r7, #4]
    d0b6:	2200      	movs	r2, #0
    d0b8:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    d0ba:	687b      	ldr	r3, [r7, #4]
    d0bc:	2200      	movs	r2, #0
    d0be:	619a      	str	r2, [r3, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    d0c0:	687b      	ldr	r3, [r7, #4]
    d0c2:	2200      	movs	r2, #0
    d0c4:	771a      	strb	r2, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    d0c6:	687b      	ldr	r3, [r7, #4]
    d0c8:	2200      	movs	r2, #0
    d0ca:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    d0cc:	687b      	ldr	r3, [r7, #4]
    d0ce:	2200      	movs	r2, #0
    d0d0:	625a      	str	r2, [r3, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    d0d2:	687b      	ldr	r3, [r7, #4]
    d0d4:	2200      	movs	r2, #0
    d0d6:	851a      	strh	r2, [r3, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    d0d8:	687b      	ldr	r3, [r7, #4]
    d0da:	2200      	movs	r2, #0
    d0dc:	855a      	strh	r2, [r3, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    d0de:	687b      	ldr	r3, [r7, #4]
    d0e0:	2200      	movs	r2, #0
    d0e2:	859a      	strh	r2, [r3, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
#endif

}
    d0e4:	46c0      	nop			; (mov r8, r8)
    d0e6:	46bd      	mov	sp, r7
    d0e8:	b002      	add	sp, #8
    d0ea:	bd80      	pop	{r7, pc}

0000d0ec <tc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_enable(
		const struct tc_module *const module_inst)
{
    d0ec:	b580      	push	{r7, lr}
    d0ee:	b084      	sub	sp, #16
    d0f0:	af00      	add	r7, sp, #0
    d0f2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    d0f4:	687b      	ldr	r3, [r7, #4]
    d0f6:	681b      	ldr	r3, [r3, #0]
    d0f8:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    d0fa:	46c0      	nop			; (mov r8, r8)
    d0fc:	687b      	ldr	r3, [r7, #4]
    d0fe:	0018      	movs	r0, r3
    d100:	4b07      	ldr	r3, [pc, #28]	; (d120 <tc_enable+0x34>)
    d102:	4798      	blx	r3
    d104:	1e03      	subs	r3, r0, #0
    d106:	d1f9      	bne.n	d0fc <tc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    d108:	68fb      	ldr	r3, [r7, #12]
    d10a:	881b      	ldrh	r3, [r3, #0]
    d10c:	b29b      	uxth	r3, r3
    d10e:	2202      	movs	r2, #2
    d110:	4313      	orrs	r3, r2
    d112:	b29a      	uxth	r2, r3
    d114:	68fb      	ldr	r3, [r7, #12]
    d116:	801a      	strh	r2, [r3, #0]
}
    d118:	46c0      	nop			; (mov r8, r8)
    d11a:	46bd      	mov	sp, r7
    d11c:	b004      	add	sp, #16
    d11e:	bd80      	pop	{r7, pc}
    d120:	0000d03d 	.word	0x0000d03d

0000d124 <tc_disable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_disable(
		const struct tc_module *const module_inst)
{
    d124:	b580      	push	{r7, lr}
    d126:	b084      	sub	sp, #16
    d128:	af00      	add	r7, sp, #0
    d12a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    d12c:	687b      	ldr	r3, [r7, #4]
    d12e:	681b      	ldr	r3, [r3, #0]
    d130:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    d132:	46c0      	nop			; (mov r8, r8)
    d134:	687b      	ldr	r3, [r7, #4]
    d136:	0018      	movs	r0, r3
    d138:	4b0a      	ldr	r3, [pc, #40]	; (d164 <tc_disable+0x40>)
    d13a:	4798      	blx	r3
    d13c:	1e03      	subs	r3, r0, #0
    d13e:	d1f9      	bne.n	d134 <tc_disable+0x10>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    d140:	68fb      	ldr	r3, [r7, #12]
    d142:	223b      	movs	r2, #59	; 0x3b
    d144:	731a      	strb	r2, [r3, #12]
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    d146:	68fb      	ldr	r3, [r7, #12]
    d148:	223b      	movs	r2, #59	; 0x3b
    d14a:	739a      	strb	r2, [r3, #14]

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    d14c:	68fb      	ldr	r3, [r7, #12]
    d14e:	881b      	ldrh	r3, [r3, #0]
    d150:	b29b      	uxth	r3, r3
    d152:	2202      	movs	r2, #2
    d154:	4393      	bics	r3, r2
    d156:	b29a      	uxth	r2, r3
    d158:	68fb      	ldr	r3, [r7, #12]
    d15a:	801a      	strh	r2, [r3, #0]
}
    d15c:	46c0      	nop			; (mov r8, r8)
    d15e:	46bd      	mov	sp, r7
    d160:	b004      	add	sp, #16
    d162:	bd80      	pop	{r7, pc}
    d164:	0000d03d 	.word	0x0000d03d

0000d168 <m2m_tcp_socket_handler>:
 *  - [SOCKET_MSG_SENDTO](@ref SOCKET_MSG_SENDTO)
 *  - [SOCKET_MSG_RECVFROM](@ref SOCKET_MSG_RECVFROM)
 * \param[in] msg_data A structure contains notification informations.
 */
static void m2m_tcp_socket_handler(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    d168:	b580      	push	{r7, lr}
    d16a:	b082      	sub	sp, #8
    d16c:	af00      	add	r7, sp, #0
    d16e:	603a      	str	r2, [r7, #0]
    d170:	1dfb      	adds	r3, r7, #7
    d172:	1c02      	adds	r2, r0, #0
    d174:	701a      	strb	r2, [r3, #0]
    d176:	1dbb      	adds	r3, r7, #6
    d178:	1c0a      	adds	r2, r1, #0
    d17a:	701a      	strb	r2, [r3, #0]
	handle_tcpip(sock, u8Msg, pvMsg);
    d17c:	683a      	ldr	r2, [r7, #0]
    d17e:	1dbb      	adds	r3, r7, #6
    d180:	7819      	ldrb	r1, [r3, #0]
    d182:	1dfb      	adds	r3, r7, #7
    d184:	781b      	ldrb	r3, [r3, #0]
    d186:	b25b      	sxtb	r3, r3
    d188:	0018      	movs	r0, r3
    d18a:	4b03      	ldr	r3, [pc, #12]	; (d198 <m2m_tcp_socket_handler+0x30>)
    d18c:	4798      	blx	r3
}
    d18e:	46c0      	nop			; (mov r8, r8)
    d190:	46bd      	mov	sp, r7
    d192:	b002      	add	sp, #8
    d194:	bd80      	pop	{r7, pc}
    d196:	46c0      	nop			; (mov r8, r8)
    d198:	0000e30d 	.word	0x0000e30d

0000d19c <socket_resolve_cb>:
 *
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
    d19c:	b5b0      	push	{r4, r5, r7, lr}
    d19e:	b084      	sub	sp, #16
    d1a0:	af02      	add	r7, sp, #8
    d1a2:	6078      	str	r0, [r7, #4]
    d1a4:	6039      	str	r1, [r7, #0]
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
    d1a6:	683b      	ldr	r3, [r7, #0]
    d1a8:	22ff      	movs	r2, #255	; 0xff
    d1aa:	4013      	ands	r3, r2
    d1ac:	001c      	movs	r4, r3
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
    d1ae:	683b      	ldr	r3, [r7, #0]
    d1b0:	0a1b      	lsrs	r3, r3, #8
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
    d1b2:	001a      	movs	r2, r3
    d1b4:	23ff      	movs	r3, #255	; 0xff
    d1b6:	401a      	ands	r2, r3
    d1b8:	0015      	movs	r5, r2
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
    d1ba:	683b      	ldr	r3, [r7, #0]
    d1bc:	0c1b      	lsrs	r3, r3, #16
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
    d1be:	001a      	movs	r2, r3
    d1c0:	23ff      	movs	r3, #255	; 0xff
    d1c2:	4013      	ands	r3, r2
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
    d1c4:	683a      	ldr	r2, [r7, #0]
    d1c6:	0e12      	lsrs	r2, r2, #24
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
    d1c8:	6879      	ldr	r1, [r7, #4]
    d1ca:	4808      	ldr	r0, [pc, #32]	; (d1ec <socket_resolve_cb+0x50>)
    d1cc:	9201      	str	r2, [sp, #4]
    d1ce:	9300      	str	r3, [sp, #0]
    d1d0:	002b      	movs	r3, r5
    d1d2:	0022      	movs	r2, r4
    d1d4:	4c06      	ldr	r4, [pc, #24]	; (d1f0 <socket_resolve_cb+0x54>)
    d1d6:	47a0      	blx	r4
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
	handle_dns_found((char *)hostName, hostIp);
    d1d8:	683a      	ldr	r2, [r7, #0]
    d1da:	687b      	ldr	r3, [r7, #4]
    d1dc:	0011      	movs	r1, r2
    d1de:	0018      	movs	r0, r3
    d1e0:	4b04      	ldr	r3, [pc, #16]	; (d1f4 <socket_resolve_cb+0x58>)
    d1e2:	4798      	blx	r3
}
    d1e4:	46c0      	nop			; (mov r8, r8)
    d1e6:	46bd      	mov	sp, r7
    d1e8:	b002      	add	sp, #8
    d1ea:	bdb0      	pop	{r4, r5, r7, pc}
    d1ec:	00011c94 	.word	0x00011c94
    d1f0:	0000f9e1 	.word	0x0000f9e1
    d1f4:	0000e29d 	.word	0x0000e29d

0000d1f8 <m2m_wifi_state>:
 *  - tstrM2MAPResp
 *  - tstrM2mScanDone
 *  - tstrM2mWifiscanResult
 */
static void m2m_wifi_state(uint8_t u8MsgType, void *pvMsg)
{
    d1f8:	b590      	push	{r4, r7, lr}
    d1fa:	b087      	sub	sp, #28
    d1fc:	af02      	add	r7, sp, #8
    d1fe:	0002      	movs	r2, r0
    d200:	6039      	str	r1, [r7, #0]
    d202:	1dfb      	adds	r3, r7, #7
    d204:	701a      	strb	r2, [r3, #0]
	switch (u8MsgType) {
    d206:	1dfb      	adds	r3, r7, #7
    d208:	781b      	ldrb	r3, [r3, #0]
    d20a:	2b2c      	cmp	r3, #44	; 0x2c
    d20c:	d002      	beq.n	d214 <m2m_wifi_state+0x1c>
    d20e:	2b32      	cmp	r3, #50	; 0x32
    d210:	d025      	beq.n	d25e <m2m_wifi_state+0x66>
		break;
	}

	default:
	{
		break;
    d212:	e042      	b.n	d29a <m2m_wifi_state+0xa2>
static void m2m_wifi_state(uint8_t u8MsgType, void *pvMsg)
{
	switch (u8MsgType) {
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
	{
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
    d214:	683b      	ldr	r3, [r7, #0]
    d216:	60fb      	str	r3, [r7, #12]
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    d218:	68fb      	ldr	r3, [r7, #12]
    d21a:	781b      	ldrb	r3, [r3, #0]
    d21c:	2b01      	cmp	r3, #1
    d21e:	d104      	bne.n	d22a <m2m_wifi_state+0x32>
			printf("m2m_wifi_state: M2M_WIFI_RESP_CON_STATE_CHANGED: CONNECTED\r\n");
    d220:	4b20      	ldr	r3, [pc, #128]	; (d2a4 <m2m_wifi_state+0xac>)
    d222:	0018      	movs	r0, r3
    d224:	4b20      	ldr	r3, [pc, #128]	; (d2a8 <m2m_wifi_state+0xb0>)
    d226:	4798      	blx	r3
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
						MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}
		}

		break;
    d228:	e036      	b.n	d298 <m2m_wifi_state+0xa0>
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
	{
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
			printf("m2m_wifi_state: M2M_WIFI_RESP_CON_STATE_CHANGED: CONNECTED\r\n");
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    d22a:	68fb      	ldr	r3, [r7, #12]
    d22c:	781b      	ldrb	r3, [r3, #0]
    d22e:	2b00      	cmp	r3, #0
    d230:	d132      	bne.n	d298 <m2m_wifi_state+0xa0>
			printf("m2m_wifi_state: M2M_WIFI_RESP_CON_STATE_CHANGED: DISCONNECTED\r\n");
    d232:	4b1e      	ldr	r3, [pc, #120]	; (d2ac <m2m_wifi_state+0xb4>)
    d234:	0018      	movs	r0, r3
    d236:	4b1c      	ldr	r3, [pc, #112]	; (d2a8 <m2m_wifi_state+0xb0>)
    d238:	4798      	blx	r3
			if (WifiStateConnected == gWifiState) {
    d23a:	4b1d      	ldr	r3, [pc, #116]	; (d2b0 <m2m_wifi_state+0xb8>)
    d23c:	781b      	ldrb	r3, [r3, #0]
    d23e:	b2db      	uxtb	r3, r3
    d240:	2b03      	cmp	r3, #3
    d242:	d129      	bne.n	d298 <m2m_wifi_state+0xa0>
				gWifiState = WifiStateDisConnected;
    d244:	4b1a      	ldr	r3, [pc, #104]	; (d2b0 <m2m_wifi_state+0xb8>)
    d246:	2204      	movs	r2, #4
    d248:	701a      	strb	r2, [r3, #0]
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    d24a:	4a1a      	ldr	r2, [pc, #104]	; (d2b4 <m2m_wifi_state+0xbc>)
    d24c:	481a      	ldr	r0, [pc, #104]	; (d2b8 <m2m_wifi_state+0xc0>)
    d24e:	23ff      	movs	r3, #255	; 0xff
    d250:	9300      	str	r3, [sp, #0]
    d252:	0013      	movs	r3, r2
    d254:	2202      	movs	r2, #2
    d256:	211b      	movs	r1, #27
    d258:	4c18      	ldr	r4, [pc, #96]	; (d2bc <m2m_wifi_state+0xc4>)
    d25a:	47a0      	blx	r4
						MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}
		}

		break;
    d25c:	e01c      	b.n	d298 <m2m_wifi_state+0xa0>
	}

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
    d25e:	683b      	ldr	r3, [r7, #0]
    d260:	60bb      	str	r3, [r7, #8]
		gu32connectEndTime = gu32MsTicks;
    d262:	4b17      	ldr	r3, [pc, #92]	; (d2c0 <m2m_wifi_state+0xc8>)
    d264:	681a      	ldr	r2, [r3, #0]
    d266:	4b17      	ldr	r3, [pc, #92]	; (d2c4 <m2m_wifi_state+0xcc>)
    d268:	601a      	str	r2, [r3, #0]
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    d26a:	68bb      	ldr	r3, [r7, #8]
    d26c:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
    d26e:	0019      	movs	r1, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    d270:	68bb      	ldr	r3, [r7, #8]
    d272:	3301      	adds	r3, #1
    d274:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
    d276:	001a      	movs	r2, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    d278:	68bb      	ldr	r3, [r7, #8]
    d27a:	3302      	adds	r3, #2
    d27c:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
    d27e:	001c      	movs	r4, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
    d280:	68bb      	ldr	r3, [r7, #8]
    d282:	3303      	adds	r3, #3
    d284:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
    d286:	4810      	ldr	r0, [pc, #64]	; (d2c8 <m2m_wifi_state+0xd0>)
    d288:	9300      	str	r3, [sp, #0]
    d28a:	0023      	movs	r3, r4
    d28c:	4c0f      	ldr	r4, [pc, #60]	; (d2cc <m2m_wifi_state+0xd4>)
    d28e:	47a0      	blx	r4
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
		gWifiState = WifiStateConnected;
    d290:	4b07      	ldr	r3, [pc, #28]	; (d2b0 <m2m_wifi_state+0xb8>)
    d292:	2203      	movs	r2, #3
    d294:	701a      	strb	r2, [r3, #0]

		break;
    d296:	e000      	b.n	d29a <m2m_wifi_state+0xa2>
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
						MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}
		}

		break;
    d298:	46c0      	nop			; (mov r8, r8)
	default:
	{
		break;
	}
	}
}
    d29a:	46c0      	nop			; (mov r8, r8)
    d29c:	46bd      	mov	sp, r7
    d29e:	b005      	add	sp, #20
    d2a0:	bd90      	pop	{r4, r7, pc}
    d2a2:	46c0      	nop			; (mov r8, r8)
    d2a4:	00011ccc 	.word	0x00011ccc
    d2a8:	0000fb01 	.word	0x0000fb01
    d2ac:	00011d08 	.word	0x00011d08
    d2b0:	20003d20 	.word	0x20003d20
    d2b4:	00011d48 	.word	0x00011d48
    d2b8:	00011d54 	.word	0x00011d54
    d2bc:	000031e1 	.word	0x000031e1
    d2c0:	20003d24 	.word	0x20003d24
    d2c4:	20003d34 	.word	0x20003d34
    d2c8:	00011d70 	.word	0x00011d70
    d2cc:	0000f9e1 	.word	0x0000f9e1

0000d2d0 <configure_console>:

/**
 * \brief Configure UART console.
 */
static void configure_console(void)
{
    d2d0:	b580      	push	{r7, lr}
    d2d2:	b090      	sub	sp, #64	; 0x40
    d2d4:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
    d2d6:	003b      	movs	r3, r7
    d2d8:	0018      	movs	r0, r3
    d2da:	4b13      	ldr	r3, [pc, #76]	; (d328 <configure_console+0x58>)
    d2dc:	4798      	blx	r3
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    d2de:	003b      	movs	r3, r7
    d2e0:	2280      	movs	r2, #128	; 0x80
    d2e2:	0352      	lsls	r2, r2, #13
    d2e4:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    d2e6:	003b      	movs	r3, r7
    d2e8:	4a10      	ldr	r2, [pc, #64]	; (d32c <configure_console+0x5c>)
    d2ea:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    d2ec:	003b      	movs	r3, r7
    d2ee:	4a10      	ldr	r2, [pc, #64]	; (d330 <configure_console+0x60>)
    d2f0:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    d2f2:	003b      	movs	r3, r7
    d2f4:	2201      	movs	r2, #1
    d2f6:	4252      	negs	r2, r2
    d2f8:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    d2fa:	003b      	movs	r3, r7
    d2fc:	2201      	movs	r2, #1
    d2fe:	4252      	negs	r2, r2
    d300:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    d302:	003b      	movs	r3, r7
    d304:	22e1      	movs	r2, #225	; 0xe1
    d306:	0252      	lsls	r2, r2, #9
    d308:	621a      	str	r2, [r3, #32]

	stdio_serial_init(&cdc_uart_module, EDBG_CDC_MODULE, &usart_conf);
    d30a:	003a      	movs	r2, r7
    d30c:	4909      	ldr	r1, [pc, #36]	; (d334 <configure_console+0x64>)
    d30e:	4b0a      	ldr	r3, [pc, #40]	; (d338 <configure_console+0x68>)
    d310:	0018      	movs	r0, r3
    d312:	4b0a      	ldr	r3, [pc, #40]	; (d33c <configure_console+0x6c>)
    d314:	4798      	blx	r3
	usart_enable(&cdc_uart_module);
    d316:	4b08      	ldr	r3, [pc, #32]	; (d338 <configure_console+0x68>)
    d318:	0018      	movs	r0, r3
    d31a:	4b09      	ldr	r3, [pc, #36]	; (d340 <configure_console+0x70>)
    d31c:	4798      	blx	r3
}
    d31e:	46c0      	nop			; (mov r8, r8)
    d320:	46bd      	mov	sp, r7
    d322:	b010      	add	sp, #64	; 0x40
    d324:	bd80      	pop	{r7, pc}
    d326:	46c0      	nop			; (mov r8, r8)
    d328:	0000ce21 	.word	0x0000ce21
    d32c:	00100002 	.word	0x00100002
    d330:	00110002 	.word	0x00110002
    d334:	42000c00 	.word	0x42000c00
    d338:	20003d3c 	.word	0x20003d3c
    d33c:	0000cfcd 	.word	0x0000cfcd
    d340:	0000cee1 	.word	0x0000cee1

0000d344 <set_dev_name_to_mac>:

static void set_dev_name_to_mac(uint8 *name, uint8 *mac_addr)
{
    d344:	b590      	push	{r4, r7, lr}
    d346:	b085      	sub	sp, #20
    d348:	af00      	add	r7, sp, #0
    d34a:	6078      	str	r0, [r7, #4]
    d34c:	6039      	str	r1, [r7, #0]
	/* Name must be in the format WINC1500_00:00 */
	uint16 len;

	len = m2m_strlen(name);
    d34e:	230e      	movs	r3, #14
    d350:	18fc      	adds	r4, r7, r3
    d352:	687b      	ldr	r3, [r7, #4]
    d354:	0018      	movs	r0, r3
    d356:	4b47      	ldr	r3, [pc, #284]	; (d474 <set_dev_name_to_mac+0x130>)
    d358:	4798      	blx	r3
    d35a:	0003      	movs	r3, r0
    d35c:	8023      	strh	r3, [r4, #0]
	if (len >= 5) {
    d35e:	230e      	movs	r3, #14
    d360:	18fb      	adds	r3, r7, r3
    d362:	881b      	ldrh	r3, [r3, #0]
    d364:	2b04      	cmp	r3, #4
    d366:	d800      	bhi.n	d36a <set_dev_name_to_mac+0x26>
    d368:	e07f      	b.n	d46a <set_dev_name_to_mac+0x126>
		name[len - 1] = HEX2ASCII((mac_addr[5] >> 0) & 0x0f);
    d36a:	230e      	movs	r3, #14
    d36c:	18fb      	adds	r3, r7, r3
    d36e:	881b      	ldrh	r3, [r3, #0]
    d370:	3b01      	subs	r3, #1
    d372:	687a      	ldr	r2, [r7, #4]
    d374:	18d2      	adds	r2, r2, r3
    d376:	683b      	ldr	r3, [r7, #0]
    d378:	3305      	adds	r3, #5
    d37a:	781b      	ldrb	r3, [r3, #0]
    d37c:	0019      	movs	r1, r3
    d37e:	230f      	movs	r3, #15
    d380:	400b      	ands	r3, r1
    d382:	2b09      	cmp	r3, #9
    d384:	dd08      	ble.n	d398 <set_dev_name_to_mac+0x54>
    d386:	683b      	ldr	r3, [r7, #0]
    d388:	3305      	adds	r3, #5
    d38a:	781b      	ldrb	r3, [r3, #0]
    d38c:	210f      	movs	r1, #15
    d38e:	400b      	ands	r3, r1
    d390:	b2db      	uxtb	r3, r3
    d392:	3337      	adds	r3, #55	; 0x37
    d394:	b2db      	uxtb	r3, r3
    d396:	e007      	b.n	d3a8 <set_dev_name_to_mac+0x64>
    d398:	683b      	ldr	r3, [r7, #0]
    d39a:	3305      	adds	r3, #5
    d39c:	781b      	ldrb	r3, [r3, #0]
    d39e:	210f      	movs	r1, #15
    d3a0:	400b      	ands	r3, r1
    d3a2:	b2db      	uxtb	r3, r3
    d3a4:	3330      	adds	r3, #48	; 0x30
    d3a6:	b2db      	uxtb	r3, r3
    d3a8:	7013      	strb	r3, [r2, #0]
		name[len - 2] = HEX2ASCII((mac_addr[5] >> 4) & 0x0f);
    d3aa:	230e      	movs	r3, #14
    d3ac:	18fb      	adds	r3, r7, r3
    d3ae:	881b      	ldrh	r3, [r3, #0]
    d3b0:	3b02      	subs	r3, #2
    d3b2:	687a      	ldr	r2, [r7, #4]
    d3b4:	18d2      	adds	r2, r2, r3
    d3b6:	683b      	ldr	r3, [r7, #0]
    d3b8:	3305      	adds	r3, #5
    d3ba:	781b      	ldrb	r3, [r3, #0]
    d3bc:	091b      	lsrs	r3, r3, #4
    d3be:	b2db      	uxtb	r3, r3
    d3c0:	0019      	movs	r1, r3
    d3c2:	230f      	movs	r3, #15
    d3c4:	400b      	ands	r3, r1
    d3c6:	2b09      	cmp	r3, #9
    d3c8:	dd07      	ble.n	d3da <set_dev_name_to_mac+0x96>
    d3ca:	683b      	ldr	r3, [r7, #0]
    d3cc:	3305      	adds	r3, #5
    d3ce:	781b      	ldrb	r3, [r3, #0]
    d3d0:	091b      	lsrs	r3, r3, #4
    d3d2:	b2db      	uxtb	r3, r3
    d3d4:	3337      	adds	r3, #55	; 0x37
    d3d6:	b2db      	uxtb	r3, r3
    d3d8:	e006      	b.n	d3e8 <set_dev_name_to_mac+0xa4>
    d3da:	683b      	ldr	r3, [r7, #0]
    d3dc:	3305      	adds	r3, #5
    d3de:	781b      	ldrb	r3, [r3, #0]
    d3e0:	091b      	lsrs	r3, r3, #4
    d3e2:	b2db      	uxtb	r3, r3
    d3e4:	3330      	adds	r3, #48	; 0x30
    d3e6:	b2db      	uxtb	r3, r3
    d3e8:	7013      	strb	r3, [r2, #0]
		name[len - 4] = HEX2ASCII((mac_addr[4] >> 0) & 0x0f);
    d3ea:	230e      	movs	r3, #14
    d3ec:	18fb      	adds	r3, r7, r3
    d3ee:	881b      	ldrh	r3, [r3, #0]
    d3f0:	3b04      	subs	r3, #4
    d3f2:	687a      	ldr	r2, [r7, #4]
    d3f4:	18d2      	adds	r2, r2, r3
    d3f6:	683b      	ldr	r3, [r7, #0]
    d3f8:	3304      	adds	r3, #4
    d3fa:	781b      	ldrb	r3, [r3, #0]
    d3fc:	0019      	movs	r1, r3
    d3fe:	230f      	movs	r3, #15
    d400:	400b      	ands	r3, r1
    d402:	2b09      	cmp	r3, #9
    d404:	dd08      	ble.n	d418 <set_dev_name_to_mac+0xd4>
    d406:	683b      	ldr	r3, [r7, #0]
    d408:	3304      	adds	r3, #4
    d40a:	781b      	ldrb	r3, [r3, #0]
    d40c:	210f      	movs	r1, #15
    d40e:	400b      	ands	r3, r1
    d410:	b2db      	uxtb	r3, r3
    d412:	3337      	adds	r3, #55	; 0x37
    d414:	b2db      	uxtb	r3, r3
    d416:	e007      	b.n	d428 <set_dev_name_to_mac+0xe4>
    d418:	683b      	ldr	r3, [r7, #0]
    d41a:	3304      	adds	r3, #4
    d41c:	781b      	ldrb	r3, [r3, #0]
    d41e:	210f      	movs	r1, #15
    d420:	400b      	ands	r3, r1
    d422:	b2db      	uxtb	r3, r3
    d424:	3330      	adds	r3, #48	; 0x30
    d426:	b2db      	uxtb	r3, r3
    d428:	7013      	strb	r3, [r2, #0]
		name[len - 5] = HEX2ASCII((mac_addr[4] >> 4) & 0x0f);
    d42a:	230e      	movs	r3, #14
    d42c:	18fb      	adds	r3, r7, r3
    d42e:	881b      	ldrh	r3, [r3, #0]
    d430:	3b05      	subs	r3, #5
    d432:	687a      	ldr	r2, [r7, #4]
    d434:	18d2      	adds	r2, r2, r3
    d436:	683b      	ldr	r3, [r7, #0]
    d438:	3304      	adds	r3, #4
    d43a:	781b      	ldrb	r3, [r3, #0]
    d43c:	091b      	lsrs	r3, r3, #4
    d43e:	b2db      	uxtb	r3, r3
    d440:	0019      	movs	r1, r3
    d442:	230f      	movs	r3, #15
    d444:	400b      	ands	r3, r1
    d446:	2b09      	cmp	r3, #9
    d448:	dd07      	ble.n	d45a <set_dev_name_to_mac+0x116>
    d44a:	683b      	ldr	r3, [r7, #0]
    d44c:	3304      	adds	r3, #4
    d44e:	781b      	ldrb	r3, [r3, #0]
    d450:	091b      	lsrs	r3, r3, #4
    d452:	b2db      	uxtb	r3, r3
    d454:	3337      	adds	r3, #55	; 0x37
    d456:	b2db      	uxtb	r3, r3
    d458:	e006      	b.n	d468 <set_dev_name_to_mac+0x124>
    d45a:	683b      	ldr	r3, [r7, #0]
    d45c:	3304      	adds	r3, #4
    d45e:	781b      	ldrb	r3, [r3, #0]
    d460:	091b      	lsrs	r3, r3, #4
    d462:	b2db      	uxtb	r3, r3
    d464:	3330      	adds	r3, #48	; 0x30
    d466:	b2db      	uxtb	r3, r3
    d468:	7013      	strb	r3, [r2, #0]
	}
}
    d46a:	46c0      	nop			; (mov r8, r8)
    d46c:	46bd      	mov	sp, r7
    d46e:	b005      	add	sp, #20
    d470:	bd90      	pop	{r4, r7, pc}
    d472:	46c0      	nop			; (mov r8, r8)
    d474:	00001e41 	.word	0x00001e41

0000d478 <task_3s>:
	adc_enable(&adc_instance);
}


static void task_3s(void *args)
{
    d478:	b5f0      	push	{r4, r5, r6, r7, lr}
    d47a:	b0cd      	sub	sp, #308	; 0x134
    d47c:	af04      	add	r7, sp, #16
    d47e:	6078      	str	r0, [r7, #4]
    double temperature = 0;
    d480:	2300      	movs	r3, #0
    d482:	2400      	movs	r4, #0
    d484:	228c      	movs	r2, #140	; 0x8c
    d486:	0052      	lsls	r2, r2, #1
    d488:	18ba      	adds	r2, r7, r2
    d48a:	6013      	str	r3, [r2, #0]
    d48c:	6054      	str	r4, [r2, #4]
    uint16_t light = 0;
    d48e:	2389      	movs	r3, #137	; 0x89
    d490:	005b      	lsls	r3, r3, #1
    d492:	18fb      	adds	r3, r7, r3
    d494:	2200      	movs	r2, #0
    d496:	801a      	strh	r2, [r3, #0]
    char buf[256] = {0};
    d498:	4b4f      	ldr	r3, [pc, #316]	; (d5d8 <task_3s+0x160>)
    d49a:	2290      	movs	r2, #144	; 0x90
    d49c:	0052      	lsls	r2, r2, #1
    d49e:	4694      	mov	ip, r2
    d4a0:	44bc      	add	ip, r7
    d4a2:	4463      	add	r3, ip
    d4a4:	0018      	movs	r0, r3
    d4a6:	2380      	movs	r3, #128	; 0x80
    d4a8:	005b      	lsls	r3, r3, #1
    d4aa:	001a      	movs	r2, r3
    d4ac:	2100      	movs	r1, #0
    d4ae:	4b4b      	ldr	r3, [pc, #300]	; (d5dc <task_3s+0x164>)
    d4b0:	4798      	blx	r3
    TickType_t lastTimer;
    TickType_t delay_time = pdMS_TO_TICKS(3000);
    d4b2:	4b4b      	ldr	r3, [pc, #300]	; (d5e0 <task_3s+0x168>)
    d4b4:	228a      	movs	r2, #138	; 0x8a
    d4b6:	0052      	lsls	r2, r2, #1
    d4b8:	18ba      	adds	r2, r7, r2
    d4ba:	6013      	str	r3, [r2, #0]

    lastTimer = xTaskGetTickCount();
    d4bc:	4b49      	ldr	r3, [pc, #292]	; (d5e4 <task_3s+0x16c>)
    d4be:	4798      	blx	r3
    d4c0:	0003      	movs	r3, r0
    d4c2:	60fb      	str	r3, [r7, #12]
    for ( ;; )
    {
        vTaskDelayUntil(&lastTimer, delay_time);        
    d4c4:	238a      	movs	r3, #138	; 0x8a
    d4c6:	005b      	lsls	r3, r3, #1
    d4c8:	18fb      	adds	r3, r7, r3
    d4ca:	681a      	ldr	r2, [r3, #0]
    d4cc:	230c      	movs	r3, #12
    d4ce:	18fb      	adds	r3, r7, r3
    d4d0:	0011      	movs	r1, r2
    d4d2:	0018      	movs	r0, r3
    d4d4:	4b44      	ldr	r3, [pc, #272]	; (d5e8 <task_3s+0x170>)
    d4d6:	4798      	blx	r3

        if (gWifiState == WifiStateConnected) {
    d4d8:	4b44      	ldr	r3, [pc, #272]	; (d5ec <task_3s+0x174>)
    d4da:	781b      	ldrb	r3, [r3, #0]
    d4dc:	b2db      	uxtb	r3, r3
    d4de:	2b03      	cmp	r3, #3
    d4e0:	d1f0      	bne.n	d4c4 <task_3s+0x4c>
            gu32publishDelay = gu32MsTicks;
    d4e2:	4b43      	ldr	r3, [pc, #268]	; (d5f0 <task_3s+0x178>)
    d4e4:	681a      	ldr	r2, [r3, #0]
    d4e6:	4b43      	ldr	r3, [pc, #268]	; (d5f4 <task_3s+0x17c>)
    d4e8:	601a      	str	r2, [r3, #0]
            adc_start_conversion(&adc_instance);            
    d4ea:	4b43      	ldr	r3, [pc, #268]	; (d5f8 <task_3s+0x180>)
    d4ec:	0018      	movs	r0, r3
    d4ee:	4b43      	ldr	r3, [pc, #268]	; (d5fc <task_3s+0x184>)
    d4f0:	4798      	blx	r3
            temperature = 0;
    d4f2:	2300      	movs	r3, #0
    d4f4:	2400      	movs	r4, #0
    d4f6:	228c      	movs	r2, #140	; 0x8c
    d4f8:	0052      	lsls	r2, r2, #1
    d4fa:	18ba      	adds	r2, r7, r2
    d4fc:	6013      	str	r3, [r2, #0]
    d4fe:	6054      	str	r4, [r2, #4]
            adc_read(&adc_instance, &light);
    d500:	2389      	movs	r3, #137	; 0x89
    d502:	005b      	lsls	r3, r3, #1
    d504:	18fa      	adds	r2, r7, r3
    d506:	4b3c      	ldr	r3, [pc, #240]	; (d5f8 <task_3s+0x180>)
    d508:	0011      	movs	r1, r2
    d50a:	0018      	movs	r0, r3
    d50c:	4b3c      	ldr	r3, [pc, #240]	; (d600 <task_3s+0x188>)
    d50e:	4798      	blx	r3
            sprintf(buf, "{\"device\":\"%s\", \"temperature\":\"%d.%d\", \"light\":\"%d\", \"led\":\"%s\"}",
    d510:	4b3c      	ldr	r3, [pc, #240]	; (d604 <task_3s+0x18c>)
    d512:	228c      	movs	r2, #140	; 0x8c
    d514:	0052      	lsls	r2, r2, #1
    d516:	18ba      	adds	r2, r7, r2
    d518:	6810      	ldr	r0, [r2, #0]
    d51a:	6851      	ldr	r1, [r2, #4]
    d51c:	4798      	blx	r3
    d51e:	0006      	movs	r6, r0
            PubNubChannel,
            (int)temperature, (int)((int)(temperature * 100) % 100),
    d520:	4c39      	ldr	r4, [pc, #228]	; (d608 <task_3s+0x190>)
    d522:	2200      	movs	r2, #0
    d524:	4b39      	ldr	r3, [pc, #228]	; (d60c <task_3s+0x194>)
    d526:	218c      	movs	r1, #140	; 0x8c
    d528:	0049      	lsls	r1, r1, #1
    d52a:	1879      	adds	r1, r7, r1
    d52c:	6808      	ldr	r0, [r1, #0]
    d52e:	6849      	ldr	r1, [r1, #4]
    d530:	47a0      	blx	r4
    d532:	0003      	movs	r3, r0
    d534:	000c      	movs	r4, r1
    d536:	0019      	movs	r1, r3
    d538:	0022      	movs	r2, r4
    d53a:	4b32      	ldr	r3, [pc, #200]	; (d604 <task_3s+0x18c>)
    d53c:	0008      	movs	r0, r1
    d53e:	0011      	movs	r1, r2
    d540:	4798      	blx	r3
    d542:	0002      	movs	r2, r0
        if (gWifiState == WifiStateConnected) {
            gu32publishDelay = gu32MsTicks;
            adc_start_conversion(&adc_instance);            
            temperature = 0;
            adc_read(&adc_instance, &light);
            sprintf(buf, "{\"device\":\"%s\", \"temperature\":\"%d.%d\", \"light\":\"%d\", \"led\":\"%s\"}",
    d544:	4b32      	ldr	r3, [pc, #200]	; (d610 <task_3s+0x198>)
    d546:	2164      	movs	r1, #100	; 0x64
    d548:	0010      	movs	r0, r2
    d54a:	4798      	blx	r3
    d54c:	000b      	movs	r3, r1
    d54e:	001c      	movs	r4, r3
            PubNubChannel,
            (int)temperature, (int)((int)(temperature * 100) % 100),
            (((4096 - light) * 100) / 4096),
    d550:	2389      	movs	r3, #137	; 0x89
    d552:	005b      	lsls	r3, r3, #1
    d554:	18fb      	adds	r3, r7, r3
    d556:	881b      	ldrh	r3, [r3, #0]
    d558:	001a      	movs	r2, r3
    d55a:	2380      	movs	r3, #128	; 0x80
    d55c:	015b      	lsls	r3, r3, #5
    d55e:	1a9b      	subs	r3, r3, r2
    d560:	2264      	movs	r2, #100	; 0x64
    d562:	4353      	muls	r3, r2
        if (gWifiState == WifiStateConnected) {
            gu32publishDelay = gu32MsTicks;
            adc_start_conversion(&adc_instance);            
            temperature = 0;
            adc_read(&adc_instance, &light);
            sprintf(buf, "{\"device\":\"%s\", \"temperature\":\"%d.%d\", \"light\":\"%d\", \"led\":\"%s\"}",
    d564:	2b00      	cmp	r3, #0
    d566:	da02      	bge.n	d56e <task_3s+0xf6>
    d568:	4a2a      	ldr	r2, [pc, #168]	; (d614 <task_3s+0x19c>)
    d56a:	4694      	mov	ip, r2
    d56c:	4463      	add	r3, ip
    d56e:	131b      	asrs	r3, r3, #12
    d570:	001d      	movs	r5, r3
            PubNubChannel,
            (int)temperature, (int)((int)(temperature * 100) % 100),
            (((4096 - light) * 100) / 4096),
            port_pin_get_output_level(LED0_PIN) ? "0" : "1");
    d572:	2017      	movs	r0, #23
    d574:	4b28      	ldr	r3, [pc, #160]	; (d618 <task_3s+0x1a0>)
    d576:	4798      	blx	r3
    d578:	1e03      	subs	r3, r0, #0
        if (gWifiState == WifiStateConnected) {
            gu32publishDelay = gu32MsTicks;
            adc_start_conversion(&adc_instance);            
            temperature = 0;
            adc_read(&adc_instance, &light);
            sprintf(buf, "{\"device\":\"%s\", \"temperature\":\"%d.%d\", \"light\":\"%d\", \"led\":\"%s\"}",
    d57a:	d001      	beq.n	d580 <task_3s+0x108>
    d57c:	4b27      	ldr	r3, [pc, #156]	; (d61c <task_3s+0x1a4>)
    d57e:	e000      	b.n	d582 <task_3s+0x10a>
    d580:	4b27      	ldr	r3, [pc, #156]	; (d620 <task_3s+0x1a8>)
    d582:	4a28      	ldr	r2, [pc, #160]	; (d624 <task_3s+0x1ac>)
    d584:	4928      	ldr	r1, [pc, #160]	; (d628 <task_3s+0x1b0>)
    d586:	2010      	movs	r0, #16
    d588:	1838      	adds	r0, r7, r0
    d58a:	9302      	str	r3, [sp, #8]
    d58c:	9501      	str	r5, [sp, #4]
    d58e:	9400      	str	r4, [sp, #0]
    d590:	0033      	movs	r3, r6
    d592:	4c26      	ldr	r4, [pc, #152]	; (d62c <task_3s+0x1b4>)
    d594:	47a0      	blx	r4
            PubNubChannel,
            (int)temperature, (int)((int)(temperature * 100) % 100),
            (((4096 - light) * 100) / 4096),
            port_pin_get_output_level(LED0_PIN) ? "0" : "1");
            printf("main: publish event: {%s}\r\n", buf);
    d596:	2310      	movs	r3, #16
    d598:	18fa      	adds	r2, r7, r3
    d59a:	4b25      	ldr	r3, [pc, #148]	; (d630 <task_3s+0x1b8>)
    d59c:	0011      	movs	r1, r2
    d59e:	0018      	movs	r0, r3
    d5a0:	4b24      	ldr	r3, [pc, #144]	; (d634 <task_3s+0x1bc>)
    d5a2:	4798      	blx	r3
            close(pPubNubCfg->tcp_socket);
    d5a4:	4b24      	ldr	r3, [pc, #144]	; (d638 <task_3s+0x1c0>)
    d5a6:	681b      	ldr	r3, [r3, #0]
    d5a8:	2253      	movs	r2, #83	; 0x53
    d5aa:	569b      	ldrsb	r3, [r3, r2]
    d5ac:	0018      	movs	r0, r3
    d5ae:	4b23      	ldr	r3, [pc, #140]	; (d63c <task_3s+0x1c4>)
    d5b0:	4798      	blx	r3
            pPubNubCfg->state = PS_IDLE;
    d5b2:	4b21      	ldr	r3, [pc, #132]	; (d638 <task_3s+0x1c0>)
    d5b4:	681b      	ldr	r3, [r3, #0]
    d5b6:	2252      	movs	r2, #82	; 0x52
    d5b8:	2100      	movs	r1, #0
    d5ba:	5499      	strb	r1, [r3, r2]
            pPubNubCfg->last_result = PNR_IO_ERROR;
    d5bc:	4b1e      	ldr	r3, [pc, #120]	; (d638 <task_3s+0x1c0>)
    d5be:	681b      	ldr	r3, [r3, #0]
    d5c0:	2250      	movs	r2, #80	; 0x50
    d5c2:	2102      	movs	r1, #2
    d5c4:	5499      	strb	r1, [r3, r2]
            pubnub_publish(pPubNubCfg, PubNubChannel, buf);            
    d5c6:	4b1c      	ldr	r3, [pc, #112]	; (d638 <task_3s+0x1c0>)
    d5c8:	681b      	ldr	r3, [r3, #0]
    d5ca:	2210      	movs	r2, #16
    d5cc:	18ba      	adds	r2, r7, r2
    d5ce:	4915      	ldr	r1, [pc, #84]	; (d624 <task_3s+0x1ac>)
    d5d0:	0018      	movs	r0, r3
    d5d2:	4b1b      	ldr	r3, [pc, #108]	; (d640 <task_3s+0x1c8>)
    d5d4:	4798      	blx	r3
        }        
    }
    d5d6:	e775      	b.n	d4c4 <task_3s+0x4c>
    d5d8:	fffffef0 	.word	0xfffffef0
    d5dc:	0000f42b 	.word	0x0000f42b
    d5e0:	00000bb8 	.word	0x00000bb8
    d5e4:	0000bc7d 	.word	0x0000bc7d
    d5e8:	0000b9e1 	.word	0x0000b9e1
    d5ec:	20003d20 	.word	0x20003d20
    d5f0:	20003d24 	.word	0x20003d24
    d5f4:	20003d28 	.word	0x20003d28
    d5f8:	200046a8 	.word	0x200046a8
    d5fc:	0000cc5d 	.word	0x0000cc5d
    d600:	0000cca5 	.word	0x0000cca5
    d604:	0000f2a1 	.word	0x0000f2a1
    d608:	0000edad 	.word	0x0000edad
    d60c:	40590000 	.word	0x40590000
    d610:	0000eb89 	.word	0x0000eb89
    d614:	00000fff 	.word	0x00000fff
    d618:	0000cd45 	.word	0x0000cd45
    d61c:	00011dac 	.word	0x00011dac
    d620:	00011db0 	.word	0x00011db0
    d624:	20000020 	.word	0x20000020
    d628:	00011db4 	.word	0x00011db4
    d62c:	0000fced 	.word	0x0000fced
    d630:	00011df8 	.word	0x00011df8
    d634:	0000f9e1 	.word	0x0000f9e1
    d638:	20003d38 	.word	0x20003d38
    d63c:	000065b5 	.word	0x000065b5
    d640:	0000e489 	.word	0x0000e489

0000d644 <task_1s>:
}

static void task_1s(void *args)
{
    d644:	b580      	push	{r7, lr}
    d646:	b086      	sub	sp, #24
    d648:	af00      	add	r7, sp, #0
    d64a:	6078      	str	r0, [r7, #4]
    TickType_t lastTimer;

    lastTimer = xTaskGetTickCount();
    d64c:	4b45      	ldr	r3, [pc, #276]	; (d764 <task_1s+0x120>)
    d64e:	4798      	blx	r3
    d650:	0003      	movs	r3, r0
    d652:	60fb      	str	r3, [r7, #12]
    TickType_t delay_time = pdMS_TO_TICKS(1000);
    d654:	23fa      	movs	r3, #250	; 0xfa
    d656:	009b      	lsls	r3, r3, #2
    d658:	617b      	str	r3, [r7, #20]

    while (1) {
        vTaskDelayUntil(&lastTimer, delay_time);
    d65a:	697a      	ldr	r2, [r7, #20]
    d65c:	230c      	movs	r3, #12
    d65e:	18fb      	adds	r3, r7, r3
    d660:	0011      	movs	r1, r2
    d662:	0018      	movs	r0, r3
    d664:	4b40      	ldr	r3, [pc, #256]	; (d768 <task_1s+0x124>)
    d666:	4798      	blx	r3

        /* Device is connected to AP. */
        if (gWifiState == WifiStateConnected) {
    d668:	4b40      	ldr	r3, [pc, #256]	; (d76c <task_1s+0x128>)
    d66a:	781b      	ldrb	r3, [r3, #0]
    d66c:	b2db      	uxtb	r3, r3
    d66e:	2b03      	cmp	r3, #3
    d670:	d1f3      	bne.n	d65a <task_1s+0x16>
            /* PubNub: read event from the cloud. */
            if (pPubNubCfg->state == PS_IDLE) {
    d672:	4b3f      	ldr	r3, [pc, #252]	; (d770 <task_1s+0x12c>)
    d674:	681b      	ldr	r3, [r3, #0]
    d676:	2252      	movs	r2, #82	; 0x52
    d678:	5c9b      	ldrb	r3, [r3, r2]
    d67a:	2b00      	cmp	r3, #0
    d67c:	d1ed      	bne.n	d65a <task_1s+0x16>
                /* Subscribe at the beginning and re-subscribe after every publish. */
                if ((pPubNubCfg->trans == PBTT_NONE) ||
    d67e:	4b3c      	ldr	r3, [pc, #240]	; (d770 <task_1s+0x12c>)
    d680:	681b      	ldr	r3, [r3, #0]
    d682:	2251      	movs	r2, #81	; 0x51
    d684:	5c9b      	ldrb	r3, [r3, r2]
    d686:	2b00      	cmp	r3, #0
    d688:	d00b      	beq.n	d6a2 <task_1s+0x5e>
                (pPubNubCfg->trans == PBTT_PUBLISH && pPubNubCfg->last_result == PNR_OK)) {
    d68a:	4b39      	ldr	r3, [pc, #228]	; (d770 <task_1s+0x12c>)
    d68c:	681b      	ldr	r3, [r3, #0]
    d68e:	2251      	movs	r2, #81	; 0x51
    d690:	5c9b      	ldrb	r3, [r3, r2]
        /* Device is connected to AP. */
        if (gWifiState == WifiStateConnected) {
            /* PubNub: read event from the cloud. */
            if (pPubNubCfg->state == PS_IDLE) {
                /* Subscribe at the beginning and re-subscribe after every publish. */
                if ((pPubNubCfg->trans == PBTT_NONE) ||
    d692:	2b02      	cmp	r3, #2
    d694:	d110      	bne.n	d6b8 <task_1s+0x74>
                (pPubNubCfg->trans == PBTT_PUBLISH && pPubNubCfg->last_result == PNR_OK)) {
    d696:	4b36      	ldr	r3, [pc, #216]	; (d770 <task_1s+0x12c>)
    d698:	681b      	ldr	r3, [r3, #0]
    d69a:	2250      	movs	r2, #80	; 0x50
    d69c:	5c9b      	ldrb	r3, [r3, r2]
    d69e:	2b00      	cmp	r3, #0
    d6a0:	d10a      	bne.n	d6b8 <task_1s+0x74>
                    printf("main: subscribe event, PNR_OK\r\n");
    d6a2:	4b34      	ldr	r3, [pc, #208]	; (d774 <task_1s+0x130>)
    d6a4:	0018      	movs	r0, r3
    d6a6:	4b34      	ldr	r3, [pc, #208]	; (d778 <task_1s+0x134>)
    d6a8:	4798      	blx	r3
                    pubnub_subscribe(pPubNubCfg, PubNubChannel);
    d6aa:	4b31      	ldr	r3, [pc, #196]	; (d770 <task_1s+0x12c>)
    d6ac:	681b      	ldr	r3, [r3, #0]
    d6ae:	4a33      	ldr	r2, [pc, #204]	; (d77c <task_1s+0x138>)
    d6b0:	0011      	movs	r1, r2
    d6b2:	0018      	movs	r0, r3
    d6b4:	4b32      	ldr	r3, [pc, #200]	; (d780 <task_1s+0x13c>)
    d6b6:	4798      	blx	r3
                }

                /* Process any received messages from the channel we subscribed. */
                while (1) {
                    char const *msg = pubnub_get(pPubNubCfg);
    d6b8:	4b2d      	ldr	r3, [pc, #180]	; (d770 <task_1s+0x12c>)
    d6ba:	681b      	ldr	r3, [r3, #0]
    d6bc:	0018      	movs	r0, r3
    d6be:	4b31      	ldr	r3, [pc, #196]	; (d784 <task_1s+0x140>)
    d6c0:	4798      	blx	r3
    d6c2:	0003      	movs	r3, r0
    d6c4:	613b      	str	r3, [r7, #16]
                    if (NULL == msg) {
    d6c6:	693b      	ldr	r3, [r7, #16]
    d6c8:	2b00      	cmp	r3, #0
    d6ca:	d031      	beq.n	d730 <task_1s+0xec>
                        /* No more message to process. */
                        break;
                    }

                    if (0 == (strncmp(&msg[2], "led", strlen("led")))) {
    d6cc:	693b      	ldr	r3, [r7, #16]
    d6ce:	3302      	adds	r3, #2
    d6d0:	492d      	ldr	r1, [pc, #180]	; (d788 <task_1s+0x144>)
    d6d2:	2203      	movs	r2, #3
    d6d4:	0018      	movs	r0, r3
    d6d6:	4b2d      	ldr	r3, [pc, #180]	; (d78c <task_1s+0x148>)
    d6d8:	4798      	blx	r3
    d6da:	1e03      	subs	r3, r0, #0
    d6dc:	d121      	bne.n	d722 <task_1s+0xde>
                        /* LED control message. */
                        printf("main: received LED control message: %s\r\n", msg);
    d6de:	693a      	ldr	r2, [r7, #16]
    d6e0:	4b2b      	ldr	r3, [pc, #172]	; (d790 <task_1s+0x14c>)
    d6e2:	0011      	movs	r1, r2
    d6e4:	0018      	movs	r0, r3
    d6e6:	4b2b      	ldr	r3, [pc, #172]	; (d794 <task_1s+0x150>)
    d6e8:	4798      	blx	r3
                        if (0 == (strncmp(&msg[8], "on", strlen("on")))) {
    d6ea:	693b      	ldr	r3, [r7, #16]
    d6ec:	3308      	adds	r3, #8
    d6ee:	492a      	ldr	r1, [pc, #168]	; (d798 <task_1s+0x154>)
    d6f0:	2202      	movs	r2, #2
    d6f2:	0018      	movs	r0, r3
    d6f4:	4b25      	ldr	r3, [pc, #148]	; (d78c <task_1s+0x148>)
    d6f6:	4798      	blx	r3
    d6f8:	1e03      	subs	r3, r0, #0
    d6fa:	d104      	bne.n	d706 <task_1s+0xc2>
                            port_pin_set_output_level(LED0_PIN, LED0_ACTIVE);
    d6fc:	2100      	movs	r1, #0
    d6fe:	2017      	movs	r0, #23
    d700:	4b26      	ldr	r3, [pc, #152]	; (d79c <task_1s+0x158>)
    d702:	4798      	blx	r3
    d704:	e7d8      	b.n	d6b8 <task_1s+0x74>
                            } else if (0 == (strncmp(&msg[8], "off", strlen("off")))) {
    d706:	693b      	ldr	r3, [r7, #16]
    d708:	3308      	adds	r3, #8
    d70a:	4925      	ldr	r1, [pc, #148]	; (d7a0 <task_1s+0x15c>)
    d70c:	2203      	movs	r2, #3
    d70e:	0018      	movs	r0, r3
    d710:	4b1e      	ldr	r3, [pc, #120]	; (d78c <task_1s+0x148>)
    d712:	4798      	blx	r3
    d714:	1e03      	subs	r3, r0, #0
    d716:	d1cf      	bne.n	d6b8 <task_1s+0x74>
                            port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
    d718:	2101      	movs	r1, #1
    d71a:	2017      	movs	r0, #23
    d71c:	4b1f      	ldr	r3, [pc, #124]	; (d79c <task_1s+0x158>)
    d71e:	4798      	blx	r3
    d720:	e7ca      	b.n	d6b8 <task_1s+0x74>
                        }
                        } else {
                        /* Any other type of JSON message. */
                        printf("main: received message: %s\r\n", msg);
    d722:	693a      	ldr	r2, [r7, #16]
    d724:	4b1f      	ldr	r3, [pc, #124]	; (d7a4 <task_1s+0x160>)
    d726:	0011      	movs	r1, r2
    d728:	0018      	movs	r0, r3
    d72a:	4b1a      	ldr	r3, [pc, #104]	; (d794 <task_1s+0x150>)
    d72c:	4798      	blx	r3
                    }
                }
    d72e:	e7c3      	b.n	d6b8 <task_1s+0x74>
                /* Process any received messages from the channel we subscribed. */
                while (1) {
                    char const *msg = pubnub_get(pPubNubCfg);
                    if (NULL == msg) {
                        /* No more message to process. */
                        break;
    d730:	46c0      	nop			; (mov r8, r8)
                        printf("main: received message: %s\r\n", msg);
                    }
                }

                /* Subscribe to receive pending messages. */
                if (gu32MsTicks - gu32subscribeDelay > MAIN_PUBNUB_SUBSCRIBE_INTERVAL) {
    d732:	4b1d      	ldr	r3, [pc, #116]	; (d7a8 <task_1s+0x164>)
    d734:	681a      	ldr	r2, [r3, #0]
    d736:	4b1d      	ldr	r3, [pc, #116]	; (d7ac <task_1s+0x168>)
    d738:	681b      	ldr	r3, [r3, #0]
    d73a:	1ad2      	subs	r2, r2, r3
    d73c:	23fa      	movs	r3, #250	; 0xfa
    d73e:	009b      	lsls	r3, r3, #2
    d740:	429a      	cmp	r2, r3
    d742:	d98a      	bls.n	d65a <task_1s+0x16>
                    gu32subscribeDelay = gu32MsTicks;
    d744:	4b18      	ldr	r3, [pc, #96]	; (d7a8 <task_1s+0x164>)
    d746:	681a      	ldr	r2, [r3, #0]
    d748:	4b18      	ldr	r3, [pc, #96]	; (d7ac <task_1s+0x168>)
    d74a:	601a      	str	r2, [r3, #0]
                    printf("main: subscribe event, interval.\r\n");
    d74c:	4b18      	ldr	r3, [pc, #96]	; (d7b0 <task_1s+0x16c>)
    d74e:	0018      	movs	r0, r3
    d750:	4b09      	ldr	r3, [pc, #36]	; (d778 <task_1s+0x134>)
    d752:	4798      	blx	r3
                    pubnub_subscribe(pPubNubCfg, PubNubChannel);
    d754:	4b06      	ldr	r3, [pc, #24]	; (d770 <task_1s+0x12c>)
    d756:	681b      	ldr	r3, [r3, #0]
    d758:	4a08      	ldr	r2, [pc, #32]	; (d77c <task_1s+0x138>)
    d75a:	0011      	movs	r1, r2
    d75c:	0018      	movs	r0, r3
    d75e:	4b08      	ldr	r3, [pc, #32]	; (d780 <task_1s+0x13c>)
    d760:	4798      	blx	r3
                }
            }
        }    
        
       //display_led_test_1Hz();
    }
    d762:	e77a      	b.n	d65a <task_1s+0x16>
    d764:	0000bc7d 	.word	0x0000bc7d
    d768:	0000b9e1 	.word	0x0000b9e1
    d76c:	20003d20 	.word	0x20003d20
    d770:	20003d38 	.word	0x20003d38
    d774:	00011e14 	.word	0x00011e14
    d778:	0000fb01 	.word	0x0000fb01
    d77c:	20000020 	.word	0x20000020
    d780:	0000e681 	.word	0x0000e681
    d784:	0000e7fd 	.word	0x0000e7fd
    d788:	00011e34 	.word	0x00011e34
    d78c:	0000fd63 	.word	0x0000fd63
    d790:	00011e38 	.word	0x00011e38
    d794:	0000f9e1 	.word	0x0000f9e1
    d798:	00011e64 	.word	0x00011e64
    d79c:	0000cd89 	.word	0x0000cd89
    d7a0:	00011e68 	.word	0x00011e68
    d7a4:	00011e6c 	.word	0x00011e6c
    d7a8:	20003d24 	.word	0x20003d24
    d7ac:	20003d2c 	.word	0x20003d2c
    d7b0:	00011e8c 	.word	0x00011e8c

0000d7b4 <task_50Hz>:

}

static void task_50Hz(void *args)
{
    d7b4:	b580      	push	{r7, lr}
    d7b6:	b084      	sub	sp, #16
    d7b8:	af00      	add	r7, sp, #0
    d7ba:	6078      	str	r0, [r7, #4]
    TickType_t lastTimer;

    lastTimer = xTaskGetTickCount();
    d7bc:	4b07      	ldr	r3, [pc, #28]	; (d7dc <task_50Hz+0x28>)
    d7be:	4798      	blx	r3
    d7c0:	0003      	movs	r3, r0
    d7c2:	60bb      	str	r3, [r7, #8]
    TickType_t delay_time = pdMS_TO_TICKS(30);    
    d7c4:	231e      	movs	r3, #30
    d7c6:	60fb      	str	r3, [r7, #12]

    while(1) {
        vTaskDelayUntil(&lastTimer, delay_time);
    d7c8:	68fa      	ldr	r2, [r7, #12]
    d7ca:	2308      	movs	r3, #8
    d7cc:	18fb      	adds	r3, r7, r3
    d7ce:	0011      	movs	r1, r2
    d7d0:	0018      	movs	r0, r3
    d7d2:	4b03      	ldr	r3, [pc, #12]	; (d7e0 <task_50Hz+0x2c>)
    d7d4:	4798      	blx	r3

        display_update_50Hz();
    d7d6:	4b03      	ldr	r3, [pc, #12]	; (d7e4 <task_50Hz+0x30>)
    d7d8:	4798      	blx	r3

    }
    d7da:	e7f5      	b.n	d7c8 <task_50Hz+0x14>
    d7dc:	0000bc7d 	.word	0x0000bc7d
    d7e0:	0000b9e1 	.word	0x0000b9e1
    d7e4:	000007f9 	.word	0x000007f9

0000d7e8 <task_Buzzer>:
}

static void task_Buzzer(void *args)
{
    d7e8:	b590      	push	{r4, r7, lr}
    d7ea:	b099      	sub	sp, #100	; 0x64
    d7ec:	af00      	add	r7, sp, #0
    d7ee:	6078      	str	r0, [r7, #4]
    struct tc_module buzz_module;
    struct tc_config buzz_config;

    TickType_t lastTimer;

    tc_get_config_defaults(&buzz_config);
    d7f0:	2310      	movs	r3, #16
    d7f2:	18fb      	adds	r3, r7, r3
    d7f4:	0018      	movs	r0, r3
    d7f6:	4b28      	ldr	r3, [pc, #160]	; (d898 <task_Buzzer+0xb0>)
    d7f8:	4798      	blx	r3
    buzz_config.clock_source = GCLK_GENERATOR_5; // ~500kHz
    d7fa:	2310      	movs	r3, #16
    d7fc:	18fb      	adds	r3, r7, r3
    d7fe:	2205      	movs	r2, #5
    d800:	701a      	strb	r2, [r3, #0]
    buzz_config.run_in_standby = true;
    d802:	2310      	movs	r3, #16
    d804:	18fb      	adds	r3, r7, r3
    d806:	2201      	movs	r2, #1
    d808:	705a      	strb	r2, [r3, #1]
    buzz_config.counter_size = TC_COUNTER_SIZE_8BIT;
    d80a:	2310      	movs	r3, #16
    d80c:	18fb      	adds	r3, r7, r3
    d80e:	2204      	movs	r2, #4
    d810:	709a      	strb	r2, [r3, #2]
    buzz_config.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = true;
    d812:	2310      	movs	r3, #16
    d814:	18fb      	adds	r3, r7, r3
    d816:	2201      	movs	r2, #1
    d818:	771a      	strb	r2, [r3, #28]
    buzz_config.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = (PINMUX_PB11E_TC5_WO1) >> 16;
    d81a:	2310      	movs	r3, #16
    d81c:	18fb      	adds	r3, r7, r3
    d81e:	222b      	movs	r2, #43	; 0x2b
    d820:	621a      	str	r2, [r3, #32]
    buzz_config.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = PINMUX_PB11E_TC5_WO1;
    d822:	2310      	movs	r3, #16
    d824:	18fb      	adds	r3, r7, r3
    d826:	4a1d      	ldr	r2, [pc, #116]	; (d89c <task_Buzzer+0xb4>)
    d828:	625a      	str	r2, [r3, #36]	; 0x24
    buzz_config.counter_8_bit.period = (500000 / BUZZER_FREQUENCY) / 2;
    d82a:	2310      	movs	r3, #16
    d82c:	18fb      	adds	r3, r7, r3
    d82e:	2229      	movs	r2, #41	; 0x29
    d830:	213e      	movs	r1, #62	; 0x3e
    d832:	5499      	strb	r1, [r3, r2]
    buzz_config.counter_8_bit.value = 0;
    d834:	2310      	movs	r3, #16
    d836:	18fb      	adds	r3, r7, r3
    d838:	2228      	movs	r2, #40	; 0x28
    d83a:	2100      	movs	r1, #0
    d83c:	5499      	strb	r1, [r3, r2]

    tc_init(&buzz_module, TC5, &buzz_config);    
    d83e:	2310      	movs	r3, #16
    d840:	18fa      	adds	r2, r7, r3
    d842:	4917      	ldr	r1, [pc, #92]	; (d8a0 <task_Buzzer+0xb8>)
    d844:	2344      	movs	r3, #68	; 0x44
    d846:	18fb      	adds	r3, r7, r3
    d848:	0018      	movs	r0, r3
    d84a:	4b16      	ldr	r3, [pc, #88]	; (d8a4 <task_Buzzer+0xbc>)
    d84c:	4798      	blx	r3

    while(1) {
        xSemaphoreTake(buzzer_sem, portMAX_DELAY);
    d84e:	4b16      	ldr	r3, [pc, #88]	; (d8a8 <task_Buzzer+0xc0>)
    d850:	6818      	ldr	r0, [r3, #0]
    d852:	2301      	movs	r3, #1
    d854:	425a      	negs	r2, r3
    d856:	2300      	movs	r3, #0
    d858:	2100      	movs	r1, #0
    d85a:	4c14      	ldr	r4, [pc, #80]	; (d8ac <task_Buzzer+0xc4>)
    d85c:	47a0      	blx	r4

        // When another task gives up the semaphore, the buzzer will run 
        // for the set delay time.
        tc_set_count_value(&buzz_module, 0);
    d85e:	2344      	movs	r3, #68	; 0x44
    d860:	18fb      	adds	r3, r7, r3
    d862:	2100      	movs	r1, #0
    d864:	0018      	movs	r0, r3
    d866:	4b12      	ldr	r3, [pc, #72]	; (d8b0 <task_Buzzer+0xc8>)
    d868:	4798      	blx	r3
        tc_enable(&buzz_module);
    d86a:	2344      	movs	r3, #68	; 0x44
    d86c:	18fb      	adds	r3, r7, r3
    d86e:	0018      	movs	r0, r3
    d870:	4b10      	ldr	r3, [pc, #64]	; (d8b4 <task_Buzzer+0xcc>)
    d872:	4798      	blx	r3
        lastTimer = xTaskGetTickCount();
    d874:	4b10      	ldr	r3, [pc, #64]	; (d8b8 <task_Buzzer+0xd0>)
    d876:	4798      	blx	r3
    d878:	0003      	movs	r3, r0
    d87a:	60fb      	str	r3, [r7, #12]
        vTaskDelayUntil(&lastTimer, pdMS_TO_TICKS(BUZZER_ON_TIME));
    d87c:	23fa      	movs	r3, #250	; 0xfa
    d87e:	005a      	lsls	r2, r3, #1
    d880:	230c      	movs	r3, #12
    d882:	18fb      	adds	r3, r7, r3
    d884:	0011      	movs	r1, r2
    d886:	0018      	movs	r0, r3
    d888:	4b0c      	ldr	r3, [pc, #48]	; (d8bc <task_Buzzer+0xd4>)
    d88a:	4798      	blx	r3
        tc_disable(&buzz_module);
    d88c:	2344      	movs	r3, #68	; 0x44
    d88e:	18fb      	adds	r3, r7, r3
    d890:	0018      	movs	r0, r3
    d892:	4b0b      	ldr	r3, [pc, #44]	; (d8c0 <task_Buzzer+0xd8>)
    d894:	4798      	blx	r3
    }
    d896:	e7da      	b.n	d84e <task_Buzzer+0x66>
    d898:	0000d065 	.word	0x0000d065
    d89c:	002b0004 	.word	0x002b0004
    d8a0:	42003400 	.word	0x42003400
    d8a4:	00000321 	.word	0x00000321
    d8a8:	200044fc 	.word	0x200044fc
    d8ac:	0000b16d 	.word	0x0000b16d
    d8b0:	0000077d 	.word	0x0000077d
    d8b4:	0000d0ed 	.word	0x0000d0ed
    d8b8:	0000bc7d 	.word	0x0000bc7d
    d8bc:	0000b9e1 	.word	0x0000b9e1
    d8c0:	0000d125 	.word	0x0000d125

0000d8c4 <vApplicationIdleHook>:
}

void vApplicationIdleHook(void);
void vApplicationIdleHook(void)
{   
    d8c4:	b580      	push	{r7, lr}
    d8c6:	af00      	add	r7, sp, #0
   // NOTE: NO BLOCKING FUNCTIONS MAY GO IN THE IDLE HOOK
   m2m_wifi_handle_events(NULL);   
    d8c8:	2000      	movs	r0, #0
    d8ca:	4b02      	ldr	r3, [pc, #8]	; (d8d4 <vApplicationIdleHook+0x10>)
    d8cc:	4798      	blx	r3
}
    d8ce:	46c0      	nop			; (mov r8, r8)
    d8d0:	46bd      	mov	sp, r7
    d8d2:	bd80      	pop	{r7, pc}
    d8d4:	000031c5 	.word	0x000031c5

0000d8d8 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName );
void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName )
{
    d8d8:	b580      	push	{r7, lr}
    d8da:	b082      	sub	sp, #8
    d8dc:	af00      	add	r7, sp, #0
    d8de:	6078      	str	r0, [r7, #4]
    d8e0:	6039      	str	r1, [r7, #0]
    printf("Stack overflow!: %s\n\r", pcTaskName);
    d8e2:	683a      	ldr	r2, [r7, #0]
    d8e4:	4b02      	ldr	r3, [pc, #8]	; (d8f0 <vApplicationStackOverflowHook+0x18>)
    d8e6:	0011      	movs	r1, r2
    d8e8:	0018      	movs	r0, r3
    d8ea:	4b02      	ldr	r3, [pc, #8]	; (d8f4 <vApplicationStackOverflowHook+0x1c>)
    d8ec:	4798      	blx	r3
    while (1) {}
    d8ee:	e7fe      	b.n	d8ee <vApplicationStackOverflowHook+0x16>
    d8f0:	00011eb0 	.word	0x00011eb0
    d8f4:	0000f9e1 	.word	0x0000f9e1

0000d8f8 <main>:
 * Publish and subscribe event to pubnub.
 *
 * \return program return value.
 */
int main(void)
{
    d8f8:	b590      	push	{r4, r7, lr}
    d8fa:	b08d      	sub	sp, #52	; 0x34
    d8fc:	af02      	add	r7, sp, #8
	int8_t s8InitStatus;
	uint8 mac_addr[6];
	uint8 u8IsMacAddrValid;	

	/* Initialize the board. */
	system_init();
    d8fe:	4b5b      	ldr	r3, [pc, #364]	; (da6c <main+0x174>)
    d900:	4798      	blx	r3

	/* Initialize the UART console. */
	configure_console();
    d902:	4b5b      	ldr	r3, [pc, #364]	; (da70 <main+0x178>)
    d904:	4798      	blx	r3

	/* Output example information. */
	//printf(STRING_HEADER);

	/* Initialize the delay driver. */
	delay_init();	
    d906:	4b5b      	ldr	r3, [pc, #364]	; (da74 <main+0x17c>)
    d908:	4798      	blx	r3

    /* Initialize the display */
    display_init();
    d90a:	4b5b      	ldr	r3, [pc, #364]	; (da78 <main+0x180>)
    d90c:	4798      	blx	r3

	/* Initialize the Button/LED. */
	//configure_button_led();

	/* Initialize the Wi-Fi BSP. */
	nm_bsp_init();
    d90e:	4b5b      	ldr	r3, [pc, #364]	; (da7c <main+0x184>)
    d910:	4798      	blx	r3

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&wifiInitParam, 0, sizeof(tstrWifiInitParam));
    d912:	230c      	movs	r3, #12
    d914:	18fb      	adds	r3, r7, r3
    d916:	2218      	movs	r2, #24
    d918:	2100      	movs	r1, #0
    d91a:	0018      	movs	r0, r3
    d91c:	4b58      	ldr	r3, [pc, #352]	; (da80 <main+0x188>)
    d91e:	4798      	blx	r3
	wifiInitParam.pfAppWifiCb = m2m_wifi_state;
    d920:	230c      	movs	r3, #12
    d922:	18fb      	adds	r3, r7, r3
    d924:	4a57      	ldr	r2, [pc, #348]	; (da84 <main+0x18c>)
    d926:	601a      	str	r2, [r3, #0]

    gu32connectStartTime = gu32MsTicks;
    d928:	4b57      	ldr	r3, [pc, #348]	; (da88 <main+0x190>)
    d92a:	681a      	ldr	r2, [r3, #0]
    d92c:	4b57      	ldr	r3, [pc, #348]	; (da8c <main+0x194>)
    d92e:	601a      	str	r2, [r3, #0]
	/* Initialize WINC1500 Wi-Fi driver with data and status callbacks. */
	s8InitStatus = m2m_wifi_init(&wifiInitParam);
    d930:	2327      	movs	r3, #39	; 0x27
    d932:	18fc      	adds	r4, r7, r3
    d934:	230c      	movs	r3, #12
    d936:	18fb      	adds	r3, r7, r3
    d938:	0018      	movs	r0, r3
    d93a:	4b55      	ldr	r3, [pc, #340]	; (da90 <main+0x198>)
    d93c:	4798      	blx	r3
    d93e:	0003      	movs	r3, r0
    d940:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != s8InitStatus) {
    d942:	2327      	movs	r3, #39	; 0x27
    d944:	18fb      	adds	r3, r7, r3
    d946:	781b      	ldrb	r3, [r3, #0]
    d948:	b25b      	sxtb	r3, r3
    d94a:	2b00      	cmp	r3, #0
    d94c:	d004      	beq.n	d958 <main+0x60>
		printf("main: m2m_wifi_init call error!\r\n");
    d94e:	4b51      	ldr	r3, [pc, #324]	; (da94 <main+0x19c>)
    d950:	0018      	movs	r0, r3
    d952:	4b51      	ldr	r3, [pc, #324]	; (da98 <main+0x1a0>)
    d954:	4798      	blx	r3
		while (1) {
		}
    d956:	e7fe      	b.n	d956 <main+0x5e>
	}

	/* Initialize Socket API. */
	socketInit();
    d958:	4b50      	ldr	r3, [pc, #320]	; (da9c <main+0x1a4>)
    d95a:	4798      	blx	r3
	registerSocketCallback(m2m_tcp_socket_handler, socket_resolve_cb);
    d95c:	4a50      	ldr	r2, [pc, #320]	; (daa0 <main+0x1a8>)
    d95e:	4b51      	ldr	r3, [pc, #324]	; (daa4 <main+0x1ac>)
    d960:	0011      	movs	r1, r2
    d962:	0018      	movs	r0, r3
    d964:	4b50      	ldr	r3, [pc, #320]	; (daa8 <main+0x1b0>)
    d966:	4798      	blx	r3

	/* Read MAC address to customize device name and AP name if enabled. */
	m2m_wifi_get_otp_mac_address(mac_addr, &u8IsMacAddrValid);
    d968:	1cfa      	adds	r2, r7, #3
    d96a:	1d3b      	adds	r3, r7, #4
    d96c:	0011      	movs	r1, r2
    d96e:	0018      	movs	r0, r3
    d970:	4b4e      	ldr	r3, [pc, #312]	; (daac <main+0x1b4>)
    d972:	4798      	blx	r3
	if (!u8IsMacAddrValid) {
    d974:	1cfb      	adds	r3, r7, #3
    d976:	781b      	ldrb	r3, [r3, #0]
    d978:	2b00      	cmp	r3, #0
    d97a:	d108      	bne.n	d98e <main+0x96>
		printf("main: MAC address fuse bit has not been configured!\r\n");
    d97c:	4b4c      	ldr	r3, [pc, #304]	; (dab0 <main+0x1b8>)
    d97e:	0018      	movs	r0, r3
    d980:	4b45      	ldr	r3, [pc, #276]	; (da98 <main+0x1a0>)
    d982:	4798      	blx	r3
		printf("main: Use m2m_wifi_set_mac_address() API to set MAC address via software.\r\n");
    d984:	4b4b      	ldr	r3, [pc, #300]	; (dab4 <main+0x1bc>)
    d986:	0018      	movs	r0, r3
    d988:	4b43      	ldr	r3, [pc, #268]	; (da98 <main+0x1a0>)
    d98a:	4798      	blx	r3
		while (1) {
		}
    d98c:	e7fe      	b.n	d98c <main+0x94>
	}
	m2m_wifi_get_mac_address(mac_addr);
    d98e:	1d3b      	adds	r3, r7, #4
    d990:	0018      	movs	r0, r3
    d992:	4b49      	ldr	r3, [pc, #292]	; (dab8 <main+0x1c0>)
    d994:	4798      	blx	r3
	set_dev_name_to_mac((uint8 *)PubNubChannel, mac_addr);
    d996:	1d3a      	adds	r2, r7, #4
    d998:	4b48      	ldr	r3, [pc, #288]	; (dabc <main+0x1c4>)
    d99a:	0011      	movs	r1, r2
    d99c:	0018      	movs	r0, r3
    d99e:	4b48      	ldr	r3, [pc, #288]	; (dac0 <main+0x1c8>)
    d9a0:	4798      	blx	r3
	printf("\r\n");
    d9a2:	4b48      	ldr	r3, [pc, #288]	; (dac4 <main+0x1cc>)
    d9a4:	0018      	movs	r0, r3
    d9a6:	4b3c      	ldr	r3, [pc, #240]	; (da98 <main+0x1a0>)
    d9a8:	4798      	blx	r3

	/* Initialize PubNub API. */
	printf("main: PubNub configured with following settings:\r\n");
    d9aa:	4b47      	ldr	r3, [pc, #284]	; (dac8 <main+0x1d0>)
    d9ac:	0018      	movs	r0, r3
    d9ae:	4b3a      	ldr	r3, [pc, #232]	; (da98 <main+0x1a0>)
    d9b0:	4798      	blx	r3
	printf("main:  - Publish key: \"%s\", Subscribe key: \"%s\", Channel: \"%s\".\r\n\r\n",
    d9b2:	4b42      	ldr	r3, [pc, #264]	; (dabc <main+0x1c4>)
    d9b4:	4a45      	ldr	r2, [pc, #276]	; (dacc <main+0x1d4>)
    d9b6:	4946      	ldr	r1, [pc, #280]	; (dad0 <main+0x1d8>)
    d9b8:	4846      	ldr	r0, [pc, #280]	; (dad4 <main+0x1dc>)
    d9ba:	4c47      	ldr	r4, [pc, #284]	; (dad8 <main+0x1e0>)
    d9bc:	47a0      	blx	r4
	PubNubPublishKey, PubNubSubscribeKey, PubNubChannel);
	pPubNubCfg = pubnub_get_ctx(0);
    d9be:	2000      	movs	r0, #0
    d9c0:	4b46      	ldr	r3, [pc, #280]	; (dadc <main+0x1e4>)
    d9c2:	4798      	blx	r3
    d9c4:	0002      	movs	r2, r0
    d9c6:	4b46      	ldr	r3, [pc, #280]	; (dae0 <main+0x1e8>)
    d9c8:	601a      	str	r2, [r3, #0]
	pubnub_init(pPubNubCfg, PubNubPublishKey, PubNubSubscribeKey);
    d9ca:	4b45      	ldr	r3, [pc, #276]	; (dae0 <main+0x1e8>)
    d9cc:	681b      	ldr	r3, [r3, #0]
    d9ce:	4a3f      	ldr	r2, [pc, #252]	; (dacc <main+0x1d4>)
    d9d0:	493f      	ldr	r1, [pc, #252]	; (dad0 <main+0x1d8>)
    d9d2:	0018      	movs	r0, r3
    d9d4:	4b43      	ldr	r3, [pc, #268]	; (dae4 <main+0x1ec>)
    d9d6:	4798      	blx	r3

	/* Connect to AP using Wi-Fi settings from main.h. */
	printf("main: Wi-Fi connecting to AP using hardcoded credentials...\r\n");
    d9d8:	4b43      	ldr	r3, [pc, #268]	; (dae8 <main+0x1f0>)
    d9da:	0018      	movs	r0, r3
    d9dc:	4b2e      	ldr	r3, [pc, #184]	; (da98 <main+0x1a0>)
    d9de:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    d9e0:	4a42      	ldr	r2, [pc, #264]	; (daec <main+0x1f4>)
    d9e2:	4843      	ldr	r0, [pc, #268]	; (daf0 <main+0x1f8>)
    d9e4:	23ff      	movs	r3, #255	; 0xff
    d9e6:	9300      	str	r3, [sp, #0]
    d9e8:	0013      	movs	r3, r2
    d9ea:	2202      	movs	r2, #2
    d9ec:	211b      	movs	r1, #27
    d9ee:	4c41      	ldr	r4, [pc, #260]	; (daf4 <main+0x1fc>)
    d9f0:	47a0      	blx	r4
			MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);    

    xTaskCreate(task_3s, "task_3s", configMINIMAL_STACK_SIZE + 256, 0, TASK_3S_PRIORITY, NULL);
    d9f2:	2380      	movs	r3, #128	; 0x80
    d9f4:	009a      	lsls	r2, r3, #2
    d9f6:	4940      	ldr	r1, [pc, #256]	; (daf8 <main+0x200>)
    d9f8:	4840      	ldr	r0, [pc, #256]	; (dafc <main+0x204>)
    d9fa:	2300      	movs	r3, #0
    d9fc:	9301      	str	r3, [sp, #4]
    d9fe:	2301      	movs	r3, #1
    da00:	9300      	str	r3, [sp, #0]
    da02:	2300      	movs	r3, #0
    da04:	4c3e      	ldr	r4, [pc, #248]	; (db00 <main+0x208>)
    da06:	47a0      	blx	r4
    xTaskCreate(task_1s, "task_1s", configMINIMAL_STACK_SIZE + 256, 0, TASK_1S_PRIORITY, NULL);    
    da08:	2380      	movs	r3, #128	; 0x80
    da0a:	009a      	lsls	r2, r3, #2
    da0c:	493d      	ldr	r1, [pc, #244]	; (db04 <main+0x20c>)
    da0e:	483e      	ldr	r0, [pc, #248]	; (db08 <main+0x210>)
    da10:	2300      	movs	r3, #0
    da12:	9301      	str	r3, [sp, #4]
    da14:	2301      	movs	r3, #1
    da16:	9300      	str	r3, [sp, #0]
    da18:	2300      	movs	r3, #0
    da1a:	4c39      	ldr	r4, [pc, #228]	; (db00 <main+0x208>)
    da1c:	47a0      	blx	r4
    xTaskCreate(task_50Hz, "task_50Hz", configMINIMAL_STACK_SIZE + 256, 0, TASK_50HZ_PRIORITY, NULL); 
    da1e:	2380      	movs	r3, #128	; 0x80
    da20:	009a      	lsls	r2, r3, #2
    da22:	493a      	ldr	r1, [pc, #232]	; (db0c <main+0x214>)
    da24:	483a      	ldr	r0, [pc, #232]	; (db10 <main+0x218>)
    da26:	2300      	movs	r3, #0
    da28:	9301      	str	r3, [sp, #4]
    da2a:	2301      	movs	r3, #1
    da2c:	9300      	str	r3, [sp, #0]
    da2e:	2300      	movs	r3, #0
    da30:	4c33      	ldr	r4, [pc, #204]	; (db00 <main+0x208>)
    da32:	47a0      	blx	r4
    xTaskCreate(task_Buzzer, "task_Buzzer", 100, 0, tskIDLE_PRIORITY, NULL);
    da34:	4937      	ldr	r1, [pc, #220]	; (db14 <main+0x21c>)
    da36:	4838      	ldr	r0, [pc, #224]	; (db18 <main+0x220>)
    da38:	2300      	movs	r3, #0
    da3a:	9301      	str	r3, [sp, #4]
    da3c:	2300      	movs	r3, #0
    da3e:	9300      	str	r3, [sp, #0]
    da40:	2300      	movs	r3, #0
    da42:	2264      	movs	r2, #100	; 0x64
    da44:	4c2e      	ldr	r4, [pc, #184]	; (db00 <main+0x208>)
    da46:	47a0      	blx	r4
    display_mutex = xSemaphoreCreateMutex();
    da48:	2001      	movs	r0, #1
    da4a:	4b34      	ldr	r3, [pc, #208]	; (db1c <main+0x224>)
    da4c:	4798      	blx	r3
    da4e:	0002      	movs	r2, r0
    da50:	4b33      	ldr	r3, [pc, #204]	; (db20 <main+0x228>)
    da52:	601a      	str	r2, [r3, #0]
    buzzer_sem = xSemaphoreCreateBinary();
    da54:	2203      	movs	r2, #3
    da56:	2100      	movs	r1, #0
    da58:	2001      	movs	r0, #1
    da5a:	4b32      	ldr	r3, [pc, #200]	; (db24 <main+0x22c>)
    da5c:	4798      	blx	r3
    da5e:	0002      	movs	r2, r0
    da60:	4b31      	ldr	r3, [pc, #196]	; (db28 <main+0x230>)
    da62:	601a      	str	r2, [r3, #0]

    vTaskStartScheduler();
    da64:	4b31      	ldr	r3, [pc, #196]	; (db2c <main+0x234>)
    da66:	4798      	blx	r3

    while(1) {}
    da68:	e7fe      	b.n	da68 <main+0x170>
    da6a:	46c0      	nop			; (mov r8, r8)
    da6c:	0000a3b9 	.word	0x0000a3b9
    da70:	0000d2d1 	.word	0x0000d2d1
    da74:	00000115 	.word	0x00000115
    da78:	000007dd 	.word	0x000007dd
    da7c:	00001489 	.word	0x00001489
    da80:	0000f42b 	.word	0x0000f42b
    da84:	0000d1f9 	.word	0x0000d1f9
    da88:	20003d24 	.word	0x20003d24
    da8c:	20003d30 	.word	0x20003d30
    da90:	00003039 	.word	0x00003039
    da94:	00011ec8 	.word	0x00011ec8
    da98:	0000fb01 	.word	0x0000fb01
    da9c:	00005fed 	.word	0x00005fed
    daa0:	0000d19d 	.word	0x0000d19d
    daa4:	0000d169 	.word	0x0000d169
    daa8:	0000603d 	.word	0x0000603d
    daac:	0000369d 	.word	0x0000369d
    dab0:	00011eec 	.word	0x00011eec
    dab4:	00011f24 	.word	0x00011f24
    dab8:	00003711 	.word	0x00003711
    dabc:	20000020 	.word	0x20000020
    dac0:	0000d345 	.word	0x0000d345
    dac4:	00011f70 	.word	0x00011f70
    dac8:	00011f74 	.word	0x00011f74
    dacc:	00011c8c 	.word	0x00011c8c
    dad0:	00011c84 	.word	0x00011c84
    dad4:	00011fa8 	.word	0x00011fa8
    dad8:	0000f9e1 	.word	0x0000f9e1
    dadc:	0000e3b5 	.word	0x0000e3b5
    dae0:	20003d38 	.word	0x20003d38
    dae4:	0000e405 	.word	0x0000e405
    dae8:	00011fec 	.word	0x00011fec
    daec:	00011d48 	.word	0x00011d48
    daf0:	00011d54 	.word	0x00011d54
    daf4:	000031e1 	.word	0x000031e1
    daf8:	0001202c 	.word	0x0001202c
    dafc:	0000d479 	.word	0x0000d479
    db00:	0000b769 	.word	0x0000b769
    db04:	00012034 	.word	0x00012034
    db08:	0000d645 	.word	0x0000d645
    db0c:	0001203c 	.word	0x0001203c
    db10:	0000d7b5 	.word	0x0000d7b5
    db14:	00012048 	.word	0x00012048
    db18:	0000d7e9 	.word	0x0000d7e9
    db1c:	0000ad2d 	.word	0x0000ad2d
    db20:	200044f4 	.word	0x200044f4
    db24:	0000ac39 	.word	0x0000ac39
    db28:	200044fc 	.word	0x200044fc
    db2c:	0000baa9 	.word	0x0000baa9

0000db30 <handle_transaction>:

static struct pubnub m_aCtx[PUBNUB_CTX_MAX];
struct sockaddr_in pubnub_origin_addr;

static void handle_transaction(pubnub_t *pb)
{
    db30:	b590      	push	{r4, r7, lr}
    db32:	b0dd      	sub	sp, #372	; 0x174
    db34:	af00      	add	r7, sp, #0
    db36:	6078      	str	r0, [r7, #4]
	if (pb->state == PS_WAIT_SEND) {
    db38:	687b      	ldr	r3, [r7, #4]
    db3a:	2252      	movs	r2, #82	; 0x52
    db3c:	5c9b      	ldrb	r3, [r3, r2]
    db3e:	2b03      	cmp	r3, #3
    db40:	d126      	bne.n	db90 <handle_transaction+0x60>
		char buf[PUBNUB_BUF_MAXLEN + sizeof(PUBNUB_REQUEST) + sizeof(PUBNUB_ORIGIN)] = { 0, };
    db42:	4b1e      	ldr	r3, [pc, #120]	; (dbbc <handle_transaction+0x8c>)
    db44:	22b8      	movs	r2, #184	; 0xb8
    db46:	0052      	lsls	r2, r2, #1
    db48:	4694      	mov	ip, r2
    db4a:	44bc      	add	ip, r7
    db4c:	4463      	add	r3, ip
    db4e:	0018      	movs	r0, r3
    db50:	2366      	movs	r3, #102	; 0x66
    db52:	33ff      	adds	r3, #255	; 0xff
    db54:	001a      	movs	r2, r3
    db56:	2100      	movs	r1, #0
    db58:	4b19      	ldr	r3, [pc, #100]	; (dbc0 <handle_transaction+0x90>)
    db5a:	4798      	blx	r3
		sprintf( buf, PUBNUB_REQUEST, pb->http_buf.url, PUBNUB_ORIGIN );
    db5c:	687b      	ldr	r3, [r7, #4]
    db5e:	3354      	adds	r3, #84	; 0x54
    db60:	001a      	movs	r2, r3
    db62:	4b18      	ldr	r3, [pc, #96]	; (dbc4 <handle_transaction+0x94>)
    db64:	4918      	ldr	r1, [pc, #96]	; (dbc8 <handle_transaction+0x98>)
    db66:	2008      	movs	r0, #8
    db68:	1838      	adds	r0, r7, r0
    db6a:	4c18      	ldr	r4, [pc, #96]	; (dbcc <handle_transaction+0x9c>)
    db6c:	47a0      	blx	r4
		send(pb->tcp_socket, buf, strlen(buf), 0);
    db6e:	687b      	ldr	r3, [r7, #4]
    db70:	2253      	movs	r2, #83	; 0x53
    db72:	569c      	ldrsb	r4, [r3, r2]
    db74:	2308      	movs	r3, #8
    db76:	18fb      	adds	r3, r7, r3
    db78:	0018      	movs	r0, r3
    db7a:	4b15      	ldr	r3, [pc, #84]	; (dbd0 <handle_transaction+0xa0>)
    db7c:	4798      	blx	r3
    db7e:	0003      	movs	r3, r0
    db80:	b29a      	uxth	r2, r3
    db82:	2308      	movs	r3, #8
    db84:	18f9      	adds	r1, r7, r3
    db86:	2300      	movs	r3, #0
    db88:	0020      	movs	r0, r4
    db8a:	4c12      	ldr	r4, [pc, #72]	; (dbd4 <handle_transaction+0xa4>)
    db8c:	47a0      	blx	r4
	} else if (pb->state == PS_WAIT_RECV) {
		PUBNUB_PRINTF(("handle_transaction: wait recv\r\n"));
		recv(pb->tcp_socket, pb->http_buf.url, PUBNUB_BUF_MAXLEN, 30 * 1000);
	} else if (pb->state == PS_RECV) {
	}
}
    db8e:	e010      	b.n	dbb2 <handle_transaction+0x82>
	if (pb->state == PS_WAIT_SEND) {
		char buf[PUBNUB_BUF_MAXLEN + sizeof(PUBNUB_REQUEST) + sizeof(PUBNUB_ORIGIN)] = { 0, };
		sprintf( buf, PUBNUB_REQUEST, pb->http_buf.url, PUBNUB_ORIGIN );
		send(pb->tcp_socket, buf, strlen(buf), 0);
		PUBNUB_PRINTF(("handle_transaction: buf = %s", buf));
	} else if (pb->state == PS_WAIT_RECV) {
    db90:	687b      	ldr	r3, [r7, #4]
    db92:	2252      	movs	r2, #82	; 0x52
    db94:	5c9b      	ldrb	r3, [r3, r2]
    db96:	2b04      	cmp	r3, #4
    db98:	d10b      	bne.n	dbb2 <handle_transaction+0x82>
		PUBNUB_PRINTF(("handle_transaction: wait recv\r\n"));
		recv(pb->tcp_socket, pb->http_buf.url, PUBNUB_BUF_MAXLEN, 30 * 1000);
    db9a:	687b      	ldr	r3, [r7, #4]
    db9c:	2253      	movs	r2, #83	; 0x53
    db9e:	5698      	ldrsb	r0, [r3, r2]
    dba0:	687b      	ldr	r3, [r7, #4]
    dba2:	3354      	adds	r3, #84	; 0x54
    dba4:	0019      	movs	r1, r3
    dba6:	4c0c      	ldr	r4, [pc, #48]	; (dbd8 <handle_transaction+0xa8>)
    dba8:	2380      	movs	r3, #128	; 0x80
    dbaa:	005a      	lsls	r2, r3, #1
    dbac:	0023      	movs	r3, r4
    dbae:	4c0b      	ldr	r4, [pc, #44]	; (dbdc <handle_transaction+0xac>)
    dbb0:	47a0      	blx	r4
	} else if (pb->state == PS_RECV) {
	}
}
    dbb2:	46c0      	nop			; (mov r8, r8)
    dbb4:	46bd      	mov	sp, r7
    dbb6:	b05d      	add	sp, #372	; 0x174
    dbb8:	bd90      	pop	{r4, r7, pc}
    dbba:	46c0      	nop			; (mov r8, r8)
    dbbc:	fffffe98 	.word	0xfffffe98
    dbc0:	0000f42b 	.word	0x0000f42b
    dbc4:	00012054 	.word	0x00012054
    dbc8:	00012068 	.word	0x00012068
    dbcc:	0000fced 	.word	0x0000fced
    dbd0:	0000fd55 	.word	0x0000fd55
    dbd4:	000062d1 	.word	0x000062d1
    dbd8:	00007530 	.word	0x00007530
    dbdc:	00006435 	.word	0x00006435

0000dbe0 <valid_ctx_prt>:

static bool valid_ctx_prt(pubnub_t const *pb)
{
    dbe0:	b580      	push	{r7, lr}
    dbe2:	b082      	sub	sp, #8
    dbe4:	af00      	add	r7, sp, #0
    dbe6:	6078      	str	r0, [r7, #4]
	return ((pb >= m_aCtx) && (pb < m_aCtx + PUBNUB_CTX_MAX));
    dbe8:	687a      	ldr	r2, [r7, #4]
    dbea:	4b09      	ldr	r3, [pc, #36]	; (dc10 <valid_ctx_prt+0x30>)
    dbec:	429a      	cmp	r2, r3
    dbee:	d305      	bcc.n	dbfc <valid_ctx_prt+0x1c>
    dbf0:	4b08      	ldr	r3, [pc, #32]	; (dc14 <valid_ctx_prt+0x34>)
    dbf2:	687a      	ldr	r2, [r7, #4]
    dbf4:	429a      	cmp	r2, r3
    dbf6:	d201      	bcs.n	dbfc <valid_ctx_prt+0x1c>
    dbf8:	2301      	movs	r3, #1
    dbfa:	e000      	b.n	dbfe <valid_ctx_prt+0x1e>
    dbfc:	2300      	movs	r3, #0
    dbfe:	1c1a      	adds	r2, r3, #0
    dc00:	2301      	movs	r3, #1
    dc02:	4013      	ands	r3, r2
    dc04:	b2db      	uxtb	r3, r3
}
    dc06:	0018      	movs	r0, r3
    dc08:	46bd      	mov	sp, r7
    dc0a:	b002      	add	sp, #8
    dc0c:	bd80      	pop	{r7, pc}
    dc0e:	46c0      	nop			; (mov r8, r8)
    dc10:	20003d70 	.word	0x20003d70
    dc14:	20004450 	.word	0x20004450

0000dc18 <pubnub_find_ctx>:

static pubnub_t *pubnub_find_ctx(SOCKET sock, enum pubnub_state state)
{
    dc18:	b580      	push	{r7, lr}
    dc1a:	b084      	sub	sp, #16
    dc1c:	af00      	add	r7, sp, #0
    dc1e:	0002      	movs	r2, r0
    dc20:	1dfb      	adds	r3, r7, #7
    dc22:	701a      	strb	r2, [r3, #0]
    dc24:	1dbb      	adds	r3, r7, #6
    dc26:	1c0a      	adds	r2, r1, #0
    dc28:	701a      	strb	r2, [r3, #0]
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    dc2a:	4b11      	ldr	r3, [pc, #68]	; (dc70 <pubnub_find_ctx+0x58>)
    dc2c:	60fb      	str	r3, [r7, #12]
    dc2e:	e016      	b.n	dc5e <pubnub_find_ctx+0x46>
		if (pb->state == state && pb->tcp_socket == sock) {
    dc30:	68fb      	ldr	r3, [r7, #12]
    dc32:	2252      	movs	r2, #82	; 0x52
    dc34:	5c9b      	ldrb	r3, [r3, r2]
    dc36:	1dba      	adds	r2, r7, #6
    dc38:	7812      	ldrb	r2, [r2, #0]
    dc3a:	429a      	cmp	r2, r3
    dc3c:	d109      	bne.n	dc52 <pubnub_find_ctx+0x3a>
    dc3e:	68fb      	ldr	r3, [r7, #12]
    dc40:	2253      	movs	r2, #83	; 0x53
    dc42:	569b      	ldrsb	r3, [r3, r2]
    dc44:	1dfa      	adds	r2, r7, #7
    dc46:	7812      	ldrb	r2, [r2, #0]
    dc48:	b252      	sxtb	r2, r2
    dc4a:	429a      	cmp	r2, r3
    dc4c:	d101      	bne.n	dc52 <pubnub_find_ctx+0x3a>
			return pb;
    dc4e:	68fb      	ldr	r3, [r7, #12]
    dc50:	e00a      	b.n	dc68 <pubnub_find_ctx+0x50>

static pubnub_t *pubnub_find_ctx(SOCKET sock, enum pubnub_state state)
{
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    dc52:	68fb      	ldr	r3, [r7, #12]
    dc54:	22dc      	movs	r2, #220	; 0xdc
    dc56:	0092      	lsls	r2, r2, #2
    dc58:	4694      	mov	ip, r2
    dc5a:	4463      	add	r3, ip
    dc5c:	60fb      	str	r3, [r7, #12]
    dc5e:	4b05      	ldr	r3, [pc, #20]	; (dc74 <pubnub_find_ctx+0x5c>)
    dc60:	68fa      	ldr	r2, [r7, #12]
    dc62:	429a      	cmp	r2, r3
    dc64:	d1e4      	bne.n	dc30 <pubnub_find_ctx+0x18>
		if (pb->state == state && pb->tcp_socket == sock) {
			return pb;
		}
	}

	return NULL;
    dc66:	2300      	movs	r3, #0
}
    dc68:	0018      	movs	r0, r3
    dc6a:	46bd      	mov	sp, r7
    dc6c:	b004      	add	sp, #16
    dc6e:	bd80      	pop	{r7, pc}
    dc70:	20003d70 	.word	0x20003d70
    dc74:	20004450 	.word	0x20004450

0000dc78 <handle_start_connect>:

/** Handles start of a TCP(HTTP) connection. */
static void handle_start_connect(pubnub_t *pb)
{
    dc78:	b590      	push	{r4, r7, lr}
    dc7a:	b083      	sub	sp, #12
    dc7c:	af00      	add	r7, sp, #0
    dc7e:	6078      	str	r0, [r7, #4]
	assert(valid_ctx_prt(pb));
    dc80:	687b      	ldr	r3, [r7, #4]
    dc82:	0018      	movs	r0, r3
    dc84:	4b2f      	ldr	r3, [pc, #188]	; (dd44 <handle_start_connect+0xcc>)
    dc86:	4798      	blx	r3
    dc88:	1e03      	subs	r3, r0, #0
    dc8a:	d105      	bne.n	dc98 <handle_start_connect+0x20>
    dc8c:	4b2e      	ldr	r3, [pc, #184]	; (dd48 <handle_start_connect+0xd0>)
    dc8e:	4a2f      	ldr	r2, [pc, #188]	; (dd4c <handle_start_connect+0xd4>)
    dc90:	482f      	ldr	r0, [pc, #188]	; (dd50 <handle_start_connect+0xd8>)
    dc92:	2154      	movs	r1, #84	; 0x54
    dc94:	4c2f      	ldr	r4, [pc, #188]	; (dd54 <handle_start_connect+0xdc>)
    dc96:	47a0      	blx	r4
	assert((pb->state == PS_IDLE) || (pb->state == PS_WAIT_DNS) || (pb->state == PS_WAIT_CONNECT));
    dc98:	687b      	ldr	r3, [r7, #4]
    dc9a:	2252      	movs	r2, #82	; 0x52
    dc9c:	5c9b      	ldrb	r3, [r3, r2]
    dc9e:	2b00      	cmp	r3, #0
    dca0:	d00f      	beq.n	dcc2 <handle_start_connect+0x4a>
    dca2:	687b      	ldr	r3, [r7, #4]
    dca4:	2252      	movs	r2, #82	; 0x52
    dca6:	5c9b      	ldrb	r3, [r3, r2]
    dca8:	2b01      	cmp	r3, #1
    dcaa:	d00a      	beq.n	dcc2 <handle_start_connect+0x4a>
    dcac:	687b      	ldr	r3, [r7, #4]
    dcae:	2252      	movs	r2, #82	; 0x52
    dcb0:	5c9b      	ldrb	r3, [r3, r2]
    dcb2:	2b02      	cmp	r3, #2
    dcb4:	d005      	beq.n	dcc2 <handle_start_connect+0x4a>
    dcb6:	4b28      	ldr	r3, [pc, #160]	; (dd58 <handle_start_connect+0xe0>)
    dcb8:	4a24      	ldr	r2, [pc, #144]	; (dd4c <handle_start_connect+0xd4>)
    dcba:	4825      	ldr	r0, [pc, #148]	; (dd50 <handle_start_connect+0xd8>)
    dcbc:	2155      	movs	r1, #85	; 0x55
    dcbe:	4c25      	ldr	r4, [pc, #148]	; (dd54 <handle_start_connect+0xdc>)
    dcc0:	47a0      	blx	r4

	if (pb->state == PS_IDLE && pb->tcp_socket <= 0) {
    dcc2:	687b      	ldr	r3, [r7, #4]
    dcc4:	2252      	movs	r2, #82	; 0x52
    dcc6:	5c9b      	ldrb	r3, [r3, r2]
    dcc8:	2b00      	cmp	r3, #0
    dcca:	d12c      	bne.n	dd26 <handle_start_connect+0xae>
    dccc:	687b      	ldr	r3, [r7, #4]
    dcce:	2253      	movs	r2, #83	; 0x53
    dcd0:	569b      	ldrsb	r3, [r3, r2]
    dcd2:	2b00      	cmp	r3, #0
    dcd4:	dc27      	bgt.n	dd26 <handle_start_connect+0xae>
		if ((pb->tcp_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
    dcd6:	2200      	movs	r2, #0
    dcd8:	2101      	movs	r1, #1
    dcda:	2002      	movs	r0, #2
    dcdc:	4b1f      	ldr	r3, [pc, #124]	; (dd5c <handle_start_connect+0xe4>)
    dcde:	4798      	blx	r3
    dce0:	0003      	movs	r3, r0
    dce2:	0019      	movs	r1, r3
    dce4:	687b      	ldr	r3, [r7, #4]
    dce6:	2253      	movs	r2, #83	; 0x53
    dce8:	5499      	strb	r1, [r3, r2]
    dcea:	687b      	ldr	r3, [r7, #4]
    dcec:	2253      	movs	r2, #83	; 0x53
    dcee:	569b      	ldrsb	r3, [r3, r2]
    dcf0:	2b00      	cmp	r3, #0
    dcf2:	da04      	bge.n	dcfe <handle_start_connect+0x86>
			CONF_WINC_PRINTF("failed to create TCP client socket error!\r\n");
    dcf4:	4b1a      	ldr	r3, [pc, #104]	; (dd60 <handle_start_connect+0xe8>)
    dcf6:	0018      	movs	r0, r3
    dcf8:	4b1a      	ldr	r3, [pc, #104]	; (dd64 <handle_start_connect+0xec>)
    dcfa:	4798      	blx	r3
			return;
    dcfc:	e01f      	b.n	dd3e <handle_start_connect+0xc6>
		}

		if (pubnub_origin_addr.sin_addr.s_addr <= 0) {
    dcfe:	4b1a      	ldr	r3, [pc, #104]	; (dd68 <handle_start_connect+0xf0>)
    dd00:	685b      	ldr	r3, [r3, #4]
    dd02:	2b00      	cmp	r3, #0
    dd04:	d10f      	bne.n	dd26 <handle_start_connect+0xae>
			pubnub_origin_addr.sin_family = AF_INET;
    dd06:	4b18      	ldr	r3, [pc, #96]	; (dd68 <handle_start_connect+0xf0>)
    dd08:	2202      	movs	r2, #2
    dd0a:	801a      	strh	r2, [r3, #0]
			pubnub_origin_addr.sin_port = _htons(PUBNUB_ORIGIN_PORT);
    dd0c:	4b16      	ldr	r3, [pc, #88]	; (dd68 <handle_start_connect+0xf0>)
    dd0e:	22a0      	movs	r2, #160	; 0xa0
    dd10:	01d2      	lsls	r2, r2, #7
    dd12:	805a      	strh	r2, [r3, #2]

			pb->state = PS_WAIT_DNS;
    dd14:	687b      	ldr	r3, [r7, #4]
    dd16:	2252      	movs	r2, #82	; 0x52
    dd18:	2101      	movs	r1, #1
    dd1a:	5499      	strb	r1, [r3, r2]
			gethostbyname((uint8 *)PUBNUB_ORIGIN);
    dd1c:	4b13      	ldr	r3, [pc, #76]	; (dd6c <handle_start_connect+0xf4>)
    dd1e:	0018      	movs	r0, r3
    dd20:	4b13      	ldr	r3, [pc, #76]	; (dd70 <handle_start_connect+0xf8>)
    dd22:	4798      	blx	r3
			return;
    dd24:	e00b      	b.n	dd3e <handle_start_connect+0xc6>
		}
	}

	connect(pb->tcp_socket, (struct sockaddr *)&pubnub_origin_addr, sizeof(struct sockaddr_in));
    dd26:	687b      	ldr	r3, [r7, #4]
    dd28:	2253      	movs	r2, #83	; 0x53
    dd2a:	569b      	ldrsb	r3, [r3, r2]
    dd2c:	490e      	ldr	r1, [pc, #56]	; (dd68 <handle_start_connect+0xf0>)
    dd2e:	2210      	movs	r2, #16
    dd30:	0018      	movs	r0, r3
    dd32:	4b10      	ldr	r3, [pc, #64]	; (dd74 <handle_start_connect+0xfc>)
    dd34:	4798      	blx	r3
	pb->state = PS_WAIT_CONNECT;
    dd36:	687b      	ldr	r3, [r7, #4]
    dd38:	2252      	movs	r2, #82	; 0x52
    dd3a:	2102      	movs	r1, #2
    dd3c:	5499      	strb	r1, [r3, r2]
}
    dd3e:	46bd      	mov	sp, r7
    dd40:	b003      	add	sp, #12
    dd42:	bd90      	pop	{r4, r7, pc}
    dd44:	0000dbe1 	.word	0x0000dbe1
    dd48:	000120bc 	.word	0x000120bc
    dd4c:	00012260 	.word	0x00012260
    dd50:	000120d0 	.word	0x000120d0
    dd54:	0000f361 	.word	0x0000f361
    dd58:	000120e0 	.word	0x000120e0
    dd5c:	00006065 	.word	0x00006065
    dd60:	00012138 	.word	0x00012138
    dd64:	0000fb01 	.word	0x0000fb01
    dd68:	200046c8 	.word	0x200046c8
    dd6c:	00012054 	.word	0x00012054
    dd70:	000066c5 	.word	0x000066c5
    dd74:	000061bd 	.word	0x000061bd

0000dd78 <find_string_start>:

/* Find the beginning of a JSON string that comes after comma and ends
 * at @c &buf[len].
 * @return position (index) of the found start or -1 on error. */
static int find_string_start(char const *buf, int len)
{
    dd78:	b580      	push	{r7, lr}
    dd7a:	b084      	sub	sp, #16
    dd7c:	af00      	add	r7, sp, #0
    dd7e:	6078      	str	r0, [r7, #4]
    dd80:	6039      	str	r1, [r7, #0]
	int i;
	for (i = len - 1; i > 0; i--) {
    dd82:	683b      	ldr	r3, [r7, #0]
    dd84:	3b01      	subs	r3, #1
    dd86:	60fb      	str	r3, [r7, #12]
    dd88:	e014      	b.n	ddb4 <find_string_start+0x3c>
		if (buf[i] == '"') {
    dd8a:	68fb      	ldr	r3, [r7, #12]
    dd8c:	687a      	ldr	r2, [r7, #4]
    dd8e:	18d3      	adds	r3, r2, r3
    dd90:	781b      	ldrb	r3, [r3, #0]
    dd92:	2b22      	cmp	r3, #34	; 0x22
    dd94:	d10b      	bne.n	ddae <find_string_start+0x36>
			return (buf[i - 1] == ',') ? i : -1;
    dd96:	68fb      	ldr	r3, [r7, #12]
    dd98:	3b01      	subs	r3, #1
    dd9a:	687a      	ldr	r2, [r7, #4]
    dd9c:	18d3      	adds	r3, r2, r3
    dd9e:	781b      	ldrb	r3, [r3, #0]
    dda0:	2b2c      	cmp	r3, #44	; 0x2c
    dda2:	d101      	bne.n	dda8 <find_string_start+0x30>
    dda4:	68fb      	ldr	r3, [r7, #12]
    dda6:	e00a      	b.n	ddbe <find_string_start+0x46>
    dda8:	2301      	movs	r3, #1
    ddaa:	425b      	negs	r3, r3
    ddac:	e007      	b.n	ddbe <find_string_start+0x46>
 * at @c &buf[len].
 * @return position (index) of the found start or -1 on error. */
static int find_string_start(char const *buf, int len)
{
	int i;
	for (i = len - 1; i > 0; i--) {
    ddae:	68fb      	ldr	r3, [r7, #12]
    ddb0:	3b01      	subs	r3, #1
    ddb2:	60fb      	str	r3, [r7, #12]
    ddb4:	68fb      	ldr	r3, [r7, #12]
    ddb6:	2b00      	cmp	r3, #0
    ddb8:	dce7      	bgt.n	dd8a <find_string_start+0x12>
		if (buf[i] == '"') {
			return (buf[i - 1] == ',') ? i : -1;
		}
	}
	return -1;
    ddba:	2301      	movs	r3, #1
    ddbc:	425b      	negs	r3, r3
}
    ddbe:	0018      	movs	r0, r3
    ddc0:	46bd      	mov	sp, r7
    ddc2:	b004      	add	sp, #16
    ddc4:	bd80      	pop	{r7, pc}
    ddc6:	46c0      	nop			; (mov r8, r8)

0000ddc8 <split_array>:

/** Split @p buf string containing a JSON array (with arbitrary
 * contents) to multiple NUL-terminated C strings, in-place.
 */
static bool split_array(char *buf)
{
    ddc8:	b580      	push	{r7, lr}
    ddca:	b084      	sub	sp, #16
    ddcc:	af00      	add	r7, sp, #0
    ddce:	6078      	str	r0, [r7, #4]
	bool escaped = false;
    ddd0:	230f      	movs	r3, #15
    ddd2:	18fb      	adds	r3, r7, r3
    ddd4:	2200      	movs	r2, #0
    ddd6:	701a      	strb	r2, [r3, #0]
	bool in_string = false;
    ddd8:	230e      	movs	r3, #14
    ddda:	18fb      	adds	r3, r7, r3
    dddc:	2200      	movs	r2, #0
    ddde:	701a      	strb	r2, [r3, #0]
	int bracket_level = 0;
    dde0:	2300      	movs	r3, #0
    dde2:	60bb      	str	r3, [r7, #8]

	for (; *buf != '\0'; ++buf) {
    dde4:	e04e      	b.n	de84 <split_array+0xbc>
		if (escaped) {
    dde6:	230f      	movs	r3, #15
    dde8:	18fb      	adds	r3, r7, r3
    ddea:	781b      	ldrb	r3, [r3, #0]
    ddec:	2b00      	cmp	r3, #0
    ddee:	d004      	beq.n	ddfa <split_array+0x32>
			escaped = false;
    ddf0:	230f      	movs	r3, #15
    ddf2:	18fb      	adds	r3, r7, r3
    ddf4:	2200      	movs	r2, #0
    ddf6:	701a      	strb	r2, [r3, #0]
    ddf8:	e041      	b.n	de7e <split_array+0xb6>
		} else if ('"' == *buf) {
    ddfa:	687b      	ldr	r3, [r7, #4]
    ddfc:	781b      	ldrb	r3, [r3, #0]
    ddfe:	2b22      	cmp	r3, #34	; 0x22
    de00:	d111      	bne.n	de26 <split_array+0x5e>
			in_string = !in_string;
    de02:	230e      	movs	r3, #14
    de04:	18fb      	adds	r3, r7, r3
    de06:	781b      	ldrb	r3, [r3, #0]
    de08:	1e5a      	subs	r2, r3, #1
    de0a:	4193      	sbcs	r3, r2
    de0c:	b2db      	uxtb	r3, r3
    de0e:	2201      	movs	r2, #1
    de10:	4053      	eors	r3, r2
    de12:	b2db      	uxtb	r3, r3
    de14:	001a      	movs	r2, r3
    de16:	230e      	movs	r3, #14
    de18:	18fb      	adds	r3, r7, r3
    de1a:	701a      	strb	r2, [r3, #0]
    de1c:	781a      	ldrb	r2, [r3, #0]
    de1e:	2101      	movs	r1, #1
    de20:	400a      	ands	r2, r1
    de22:	701a      	strb	r2, [r3, #0]
    de24:	e02b      	b.n	de7e <split_array+0xb6>
		} else if (in_string) {
    de26:	230e      	movs	r3, #14
    de28:	18fb      	adds	r3, r7, r3
    de2a:	781b      	ldrb	r3, [r3, #0]
    de2c:	2b00      	cmp	r3, #0
    de2e:	d008      	beq.n	de42 <split_array+0x7a>
			escaped = ('\\' == *buf);
    de30:	687b      	ldr	r3, [r7, #4]
    de32:	781a      	ldrb	r2, [r3, #0]
    de34:	230f      	movs	r3, #15
    de36:	18fb      	adds	r3, r7, r3
    de38:	3a5c      	subs	r2, #92	; 0x5c
    de3a:	4251      	negs	r1, r2
    de3c:	414a      	adcs	r2, r1
    de3e:	701a      	strb	r2, [r3, #0]
    de40:	e01d      	b.n	de7e <split_array+0xb6>
		} else {
			switch (*buf) {
    de42:	687b      	ldr	r3, [r7, #4]
    de44:	781b      	ldrb	r3, [r3, #0]
    de46:	2b5d      	cmp	r3, #93	; 0x5d
    de48:	d00e      	beq.n	de68 <split_array+0xa0>
    de4a:	dc04      	bgt.n	de56 <split_array+0x8e>
    de4c:	2b2c      	cmp	r3, #44	; 0x2c
    de4e:	d00f      	beq.n	de70 <split_array+0xa8>
    de50:	2b5b      	cmp	r3, #91	; 0x5b
    de52:	d005      	beq.n	de60 <split_array+0x98>
				}

				break;

			default:
				break;
    de54:	e013      	b.n	de7e <split_array+0xb6>
		} else if ('"' == *buf) {
			in_string = !in_string;
		} else if (in_string) {
			escaped = ('\\' == *buf);
		} else {
			switch (*buf) {
    de56:	2b7b      	cmp	r3, #123	; 0x7b
    de58:	d002      	beq.n	de60 <split_array+0x98>
    de5a:	2b7d      	cmp	r3, #125	; 0x7d
    de5c:	d004      	beq.n	de68 <split_array+0xa0>
				}

				break;

			default:
				break;
    de5e:	e00e      	b.n	de7e <split_array+0xb6>
			escaped = ('\\' == *buf);
		} else {
			switch (*buf) {
			case '[':
			case '{':
				bracket_level++; break;
    de60:	68bb      	ldr	r3, [r7, #8]
    de62:	3301      	adds	r3, #1
    de64:	60bb      	str	r3, [r7, #8]
    de66:	e00a      	b.n	de7e <split_array+0xb6>

			case ']':
			case '}':
				bracket_level--; break;
    de68:	68bb      	ldr	r3, [r7, #8]
    de6a:	3b01      	subs	r3, #1
    de6c:	60bb      	str	r3, [r7, #8]
    de6e:	e006      	b.n	de7e <split_array+0xb6>

			/* if at root, split! */
			case ',':
				if (bracket_level == 0) {
    de70:	68bb      	ldr	r3, [r7, #8]
    de72:	2b00      	cmp	r3, #0
    de74:	d102      	bne.n	de7c <split_array+0xb4>
					*buf = '\0';
    de76:	687b      	ldr	r3, [r7, #4]
    de78:	2200      	movs	r2, #0
    de7a:	701a      	strb	r2, [r3, #0]
				}

				break;
    de7c:	46c0      	nop			; (mov r8, r8)
{
	bool escaped = false;
	bool in_string = false;
	int bracket_level = 0;

	for (; *buf != '\0'; ++buf) {
    de7e:	687b      	ldr	r3, [r7, #4]
    de80:	3301      	adds	r3, #1
    de82:	607b      	str	r3, [r7, #4]
    de84:	687b      	ldr	r3, [r7, #4]
    de86:	781b      	ldrb	r3, [r3, #0]
    de88:	2b00      	cmp	r3, #0
    de8a:	d1ac      	bne.n	dde6 <split_array+0x1e>
				break;
			}
		}
	}

	return !(escaped || in_string || (bracket_level > 0));
    de8c:	230f      	movs	r3, #15
    de8e:	18fb      	adds	r3, r7, r3
    de90:	781b      	ldrb	r3, [r3, #0]
    de92:	2201      	movs	r2, #1
    de94:	4053      	eors	r3, r2
    de96:	b2db      	uxtb	r3, r3
    de98:	2b00      	cmp	r3, #0
    de9a:	d00c      	beq.n	deb6 <split_array+0xee>
    de9c:	230e      	movs	r3, #14
    de9e:	18fb      	adds	r3, r7, r3
    dea0:	781b      	ldrb	r3, [r3, #0]
    dea2:	2201      	movs	r2, #1
    dea4:	4053      	eors	r3, r2
    dea6:	b2db      	uxtb	r3, r3
    dea8:	2b00      	cmp	r3, #0
    deaa:	d004      	beq.n	deb6 <split_array+0xee>
    deac:	68bb      	ldr	r3, [r7, #8]
    deae:	2b00      	cmp	r3, #0
    deb0:	dc01      	bgt.n	deb6 <split_array+0xee>
    deb2:	2301      	movs	r3, #1
    deb4:	e000      	b.n	deb8 <split_array+0xf0>
    deb6:	2300      	movs	r3, #0
    deb8:	1c1a      	adds	r2, r3, #0
    deba:	2301      	movs	r3, #1
    debc:	4013      	ands	r3, r2
    debe:	b2db      	uxtb	r3, r3
}
    dec0:	0018      	movs	r0, r3
    dec2:	46bd      	mov	sp, r7
    dec4:	b004      	add	sp, #16
    dec6:	bd80      	pop	{r7, pc}

0000dec8 <parse_subscribe_response>:

static int parse_subscribe_response(pubnub_t *p)
{
    dec8:	b580      	push	{r7, lr}
    deca:	b086      	sub	sp, #24
    decc:	af00      	add	r7, sp, #0
    dece:	6078      	str	r0, [r7, #4]
	char *reply = p->http_reply;
    ded0:	687b      	ldr	r3, [r7, #4]
    ded2:	3366      	adds	r3, #102	; 0x66
    ded4:	33ff      	adds	r3, #255	; 0xff
    ded6:	60bb      	str	r3, [r7, #8]
	unsigned int replylen = strlen(reply);
    ded8:	68bb      	ldr	r3, [r7, #8]
    deda:	0018      	movs	r0, r3
    dedc:	4b62      	ldr	r3, [pc, #392]	; (e068 <parse_subscribe_response+0x1a0>)
    dede:	4798      	blx	r3
    dee0:	0003      	movs	r3, r0
    dee2:	617b      	str	r3, [r7, #20]
	if (reply[replylen - 1] != ']' && replylen > 2) {
    dee4:	697b      	ldr	r3, [r7, #20]
    dee6:	3b01      	subs	r3, #1
    dee8:	68ba      	ldr	r2, [r7, #8]
    deea:	18d3      	adds	r3, r2, r3
    deec:	781b      	ldrb	r3, [r3, #0]
    deee:	2b5d      	cmp	r3, #93	; 0x5d
    def0:	d005      	beq.n	defe <parse_subscribe_response+0x36>
    def2:	697b      	ldr	r3, [r7, #20]
    def4:	2b02      	cmp	r3, #2
    def6:	d902      	bls.n	defe <parse_subscribe_response+0x36>
		replylen -= 2; /* XXX: this seems required by Manxiang */
    def8:	697b      	ldr	r3, [r7, #20]
    defa:	3b02      	subs	r3, #2
    defc:	617b      	str	r3, [r7, #20]
	}

	if ((reply[0] != '[') || (reply[replylen - 1] != ']') || (reply[replylen - 2] != '"')) {
    defe:	68bb      	ldr	r3, [r7, #8]
    df00:	781b      	ldrb	r3, [r3, #0]
    df02:	2b5b      	cmp	r3, #91	; 0x5b
    df04:	d10d      	bne.n	df22 <parse_subscribe_response+0x5a>
    df06:	697b      	ldr	r3, [r7, #20]
    df08:	3b01      	subs	r3, #1
    df0a:	68ba      	ldr	r2, [r7, #8]
    df0c:	18d3      	adds	r3, r2, r3
    df0e:	781b      	ldrb	r3, [r3, #0]
    df10:	2b5d      	cmp	r3, #93	; 0x5d
    df12:	d106      	bne.n	df22 <parse_subscribe_response+0x5a>
    df14:	697b      	ldr	r3, [r7, #20]
    df16:	3b02      	subs	r3, #2
    df18:	68ba      	ldr	r2, [r7, #8]
    df1a:	18d3      	adds	r3, r2, r3
    df1c:	781b      	ldrb	r3, [r3, #0]
    df1e:	2b22      	cmp	r3, #34	; 0x22
    df20:	d002      	beq.n	df28 <parse_subscribe_response+0x60>
		return -1;
    df22:	2301      	movs	r3, #1
    df24:	425b      	negs	r3, r3
    df26:	e09a      	b.n	e05e <parse_subscribe_response+0x196>
	}

	/* Extract the last argument. */
	int i = find_string_start(reply, replylen - 2);
    df28:	697b      	ldr	r3, [r7, #20]
    df2a:	3b02      	subs	r3, #2
    df2c:	001a      	movs	r2, r3
    df2e:	68bb      	ldr	r3, [r7, #8]
    df30:	0011      	movs	r1, r2
    df32:	0018      	movs	r0, r3
    df34:	4b4d      	ldr	r3, [pc, #308]	; (e06c <parse_subscribe_response+0x1a4>)
    df36:	4798      	blx	r3
    df38:	0003      	movs	r3, r0
    df3a:	613b      	str	r3, [r7, #16]
	if (i < 0) {
    df3c:	693b      	ldr	r3, [r7, #16]
    df3e:	2b00      	cmp	r3, #0
    df40:	da02      	bge.n	df48 <parse_subscribe_response+0x80>
		return -1;
    df42:	2301      	movs	r3, #1
    df44:	425b      	negs	r3, r3
    df46:	e08a      	b.n	e05e <parse_subscribe_response+0x196>
	}

	reply[replylen - 2] = 0;
    df48:	697b      	ldr	r3, [r7, #20]
    df4a:	3b02      	subs	r3, #2
    df4c:	68ba      	ldr	r2, [r7, #8]
    df4e:	18d3      	adds	r3, r2, r3
    df50:	2200      	movs	r2, #0
    df52:	701a      	strb	r2, [r3, #0]

	/* Now, the last argument may either be a timetoken or a channel list. */
	if (reply[i - 2] == '"') {
    df54:	693b      	ldr	r3, [r7, #16]
    df56:	3b02      	subs	r3, #2
    df58:	68ba      	ldr	r2, [r7, #8]
    df5a:	18d3      	adds	r3, r2, r3
    df5c:	781b      	ldrb	r3, [r3, #0]
    df5e:	2b22      	cmp	r3, #34	; 0x22
    df60:	d13f      	bne.n	dfe2 <parse_subscribe_response+0x11a>
		int k;

		/* It is a channel list, there is another string argument in front
         * of us. Process the channel list ... */
		p->chan_ofs = i + 1;
    df62:	693b      	ldr	r3, [r7, #16]
    df64:	b29b      	uxth	r3, r3
    df66:	3301      	adds	r3, #1
    df68:	b299      	uxth	r1, r3
    df6a:	687b      	ldr	r3, [r7, #4]
    df6c:	4a40      	ldr	r2, [pc, #256]	; (e070 <parse_subscribe_response+0x1a8>)
    df6e:	5299      	strh	r1, [r3, r2]
		p->chan_end = replylen - 1;
    df70:	697b      	ldr	r3, [r7, #20]
    df72:	b29b      	uxth	r3, r3
    df74:	3b01      	subs	r3, #1
    df76:	b299      	uxth	r1, r3
    df78:	687a      	ldr	r2, [r7, #4]
    df7a:	23db      	movs	r3, #219	; 0xdb
    df7c:	009b      	lsls	r3, r3, #2
    df7e:	52d1      	strh	r1, [r2, r3]
		for (k = p->chan_end - 1; k > p->chan_ofs; --k) {
    df80:	687a      	ldr	r2, [r7, #4]
    df82:	23db      	movs	r3, #219	; 0xdb
    df84:	009b      	lsls	r3, r3, #2
    df86:	5ad3      	ldrh	r3, [r2, r3]
    df88:	3b01      	subs	r3, #1
    df8a:	60fb      	str	r3, [r7, #12]
    df8c:	e00d      	b.n	dfaa <parse_subscribe_response+0xe2>
			if (reply[k] == ',') {
    df8e:	68fb      	ldr	r3, [r7, #12]
    df90:	68ba      	ldr	r2, [r7, #8]
    df92:	18d3      	adds	r3, r2, r3
    df94:	781b      	ldrb	r3, [r3, #0]
    df96:	2b2c      	cmp	r3, #44	; 0x2c
    df98:	d104      	bne.n	dfa4 <parse_subscribe_response+0xdc>
				reply[k] = 0;
    df9a:	68fb      	ldr	r3, [r7, #12]
    df9c:	68ba      	ldr	r2, [r7, #8]
    df9e:	18d3      	adds	r3, r2, r3
    dfa0:	2200      	movs	r2, #0
    dfa2:	701a      	strb	r2, [r3, #0]

		/* It is a channel list, there is another string argument in front
         * of us. Process the channel list ... */
		p->chan_ofs = i + 1;
		p->chan_end = replylen - 1;
		for (k = p->chan_end - 1; k > p->chan_ofs; --k) {
    dfa4:	68fb      	ldr	r3, [r7, #12]
    dfa6:	3b01      	subs	r3, #1
    dfa8:	60fb      	str	r3, [r7, #12]
    dfaa:	687b      	ldr	r3, [r7, #4]
    dfac:	4a30      	ldr	r2, [pc, #192]	; (e070 <parse_subscribe_response+0x1a8>)
    dfae:	5a9b      	ldrh	r3, [r3, r2]
    dfb0:	1e1a      	subs	r2, r3, #0
    dfb2:	68fb      	ldr	r3, [r7, #12]
    dfb4:	429a      	cmp	r2, r3
    dfb6:	dbea      	blt.n	df8e <parse_subscribe_response+0xc6>
				reply[k] = 0;
			}
		}

		/* ... and look for timetoken again. */
		reply[i - 2] = 0;
    dfb8:	693b      	ldr	r3, [r7, #16]
    dfba:	3b02      	subs	r3, #2
    dfbc:	68ba      	ldr	r2, [r7, #8]
    dfbe:	18d3      	adds	r3, r2, r3
    dfc0:	2200      	movs	r2, #0
    dfc2:	701a      	strb	r2, [r3, #0]
		i = find_string_start(reply, i - 2);
    dfc4:	693b      	ldr	r3, [r7, #16]
    dfc6:	1e9a      	subs	r2, r3, #2
    dfc8:	68bb      	ldr	r3, [r7, #8]
    dfca:	0011      	movs	r1, r2
    dfcc:	0018      	movs	r0, r3
    dfce:	4b27      	ldr	r3, [pc, #156]	; (e06c <parse_subscribe_response+0x1a4>)
    dfd0:	4798      	blx	r3
    dfd2:	0003      	movs	r3, r0
    dfd4:	613b      	str	r3, [r7, #16]
		if (i < 0) {
    dfd6:	693b      	ldr	r3, [r7, #16]
    dfd8:	2b00      	cmp	r3, #0
    dfda:	da0b      	bge.n	dff4 <parse_subscribe_response+0x12c>
			return -1;
    dfdc:	2301      	movs	r3, #1
    dfde:	425b      	negs	r3, r3
    dfe0:	e03d      	b.n	e05e <parse_subscribe_response+0x196>
		}
	} else {
		p->chan_ofs = 0;
    dfe2:	687b      	ldr	r3, [r7, #4]
    dfe4:	4a22      	ldr	r2, [pc, #136]	; (e070 <parse_subscribe_response+0x1a8>)
    dfe6:	2100      	movs	r1, #0
    dfe8:	5299      	strh	r1, [r3, r2]
		p->chan_end = 0;
    dfea:	687a      	ldr	r2, [r7, #4]
    dfec:	23db      	movs	r3, #219	; 0xdb
    dfee:	009b      	lsls	r3, r3, #2
    dff0:	2100      	movs	r1, #0
    dff2:	52d1      	strh	r1, [r2, r3]
	 * [[1,2,3],"5678"]
	 * [[1,2,3],"5678","a,b,c"]
	 *          ^-- here */

	/* Setup timetoken. */
	if (replylen >= sizeof(p->timetoken) + 2 + (i + 1)) {
    dff4:	693b      	ldr	r3, [r7, #16]
    dff6:	3343      	adds	r3, #67	; 0x43
    dff8:	1e1a      	subs	r2, r3, #0
    dffa:	697b      	ldr	r3, [r7, #20]
    dffc:	429a      	cmp	r2, r3
    dffe:	d802      	bhi.n	e006 <parse_subscribe_response+0x13e>
		return -1;
    e000:	2301      	movs	r3, #1
    e002:	425b      	negs	r3, r3
    e004:	e02b      	b.n	e05e <parse_subscribe_response+0x196>
	}

	strcpy(p->timetoken, reply + i + 1);
    e006:	687b      	ldr	r3, [r7, #4]
    e008:	3310      	adds	r3, #16
    e00a:	0018      	movs	r0, r3
    e00c:	693b      	ldr	r3, [r7, #16]
    e00e:	3301      	adds	r3, #1
    e010:	68ba      	ldr	r2, [r7, #8]
    e012:	18d3      	adds	r3, r2, r3
    e014:	0019      	movs	r1, r3
    e016:	4b17      	ldr	r3, [pc, #92]	; (e074 <parse_subscribe_response+0x1ac>)
    e018:	4798      	blx	r3
	reply[i - 2] = 0; /* terminate the [] message array (before the ]!) */
    e01a:	693b      	ldr	r3, [r7, #16]
    e01c:	3b02      	subs	r3, #2
    e01e:	68ba      	ldr	r2, [r7, #8]
    e020:	18d3      	adds	r3, r2, r3
    e022:	2200      	movs	r2, #0
    e024:	701a      	strb	r2, [r3, #0]

	/* Set up the message list - offset, length and NUL-characters splitting the messages. */
	p->msg_ofs = 2;
    e026:	687b      	ldr	r3, [r7, #4]
    e028:	4a13      	ldr	r2, [pc, #76]	; (e078 <parse_subscribe_response+0x1b0>)
    e02a:	2102      	movs	r1, #2
    e02c:	5299      	strh	r1, [r3, r2]
	p->msg_end = i - 2;
    e02e:	693b      	ldr	r3, [r7, #16]
    e030:	b29b      	uxth	r3, r3
    e032:	3b02      	subs	r3, #2
    e034:	b299      	uxth	r1, r3
    e036:	687a      	ldr	r2, [r7, #4]
    e038:	23da      	movs	r3, #218	; 0xda
    e03a:	009b      	lsls	r3, r3, #2
    e03c:	52d1      	strh	r1, [r2, r3]

	return split_array(reply + p->msg_ofs) ? 0 : -1;
    e03e:	687b      	ldr	r3, [r7, #4]
    e040:	4a0d      	ldr	r2, [pc, #52]	; (e078 <parse_subscribe_response+0x1b0>)
    e042:	5a9b      	ldrh	r3, [r3, r2]
    e044:	001a      	movs	r2, r3
    e046:	68bb      	ldr	r3, [r7, #8]
    e048:	189b      	adds	r3, r3, r2
    e04a:	0018      	movs	r0, r3
    e04c:	4b0b      	ldr	r3, [pc, #44]	; (e07c <parse_subscribe_response+0x1b4>)
    e04e:	4798      	blx	r3
    e050:	1e03      	subs	r3, r0, #0
    e052:	d001      	beq.n	e058 <parse_subscribe_response+0x190>
    e054:	2300      	movs	r3, #0
    e056:	e001      	b.n	e05c <parse_subscribe_response+0x194>
    e058:	2301      	movs	r3, #1
    e05a:	425b      	negs	r3, r3
    e05c:	46c0      	nop			; (mov r8, r8)
}
    e05e:	0018      	movs	r0, r3
    e060:	46bd      	mov	sp, r7
    e062:	b006      	add	sp, #24
    e064:	bd80      	pop	{r7, pc}
    e066:	46c0      	nop			; (mov r8, r8)
    e068:	0000fd55 	.word	0x0000fd55
    e06c:	0000dd79 	.word	0x0000dd79
    e070:	0000036a 	.word	0x0000036a
    e074:	0000fd45 	.word	0x0000fd45
    e078:	00000366 	.word	0x00000366
    e07c:	0000ddc9 	.word	0x0000ddc9

0000e080 <handle_tcpip_connect>:

static void handle_tcpip_connect(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    e080:	b580      	push	{r7, lr}
    e082:	b084      	sub	sp, #16
    e084:	af00      	add	r7, sp, #0
    e086:	603a      	str	r2, [r7, #0]
    e088:	1dfb      	adds	r3, r7, #7
    e08a:	1c02      	adds	r2, r0, #0
    e08c:	701a      	strb	r2, [r3, #0]
    e08e:	1dbb      	adds	r3, r7, #6
    e090:	1c0a      	adds	r2, r1, #0
    e092:	701a      	strb	r2, [r3, #0]
	pubnub_t *pb = pubnub_find_ctx(sock, PS_WAIT_CONNECT);
    e094:	1dfb      	adds	r3, r7, #7
    e096:	781b      	ldrb	r3, [r3, #0]
    e098:	b25b      	sxtb	r3, r3
    e09a:	2102      	movs	r1, #2
    e09c:	0018      	movs	r0, r3
    e09e:	4b16      	ldr	r3, [pc, #88]	; (e0f8 <handle_tcpip_connect+0x78>)
    e0a0:	4798      	blx	r3
    e0a2:	0003      	movs	r3, r0
    e0a4:	60fb      	str	r3, [r7, #12]

	if (pb != NULL) {
    e0a6:	68fb      	ldr	r3, [r7, #12]
    e0a8:	2b00      	cmp	r3, #0
    e0aa:	d020      	beq.n	e0ee <handle_tcpip_connect+0x6e>
		tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
    e0ac:	683b      	ldr	r3, [r7, #0]
    e0ae:	60bb      	str	r3, [r7, #8]
		if (pstrConnect && pstrConnect->s8Error >= 0) {
    e0b0:	68bb      	ldr	r3, [r7, #8]
    e0b2:	2b00      	cmp	r3, #0
    e0b4:	d00d      	beq.n	e0d2 <handle_tcpip_connect+0x52>
    e0b6:	68bb      	ldr	r3, [r7, #8]
    e0b8:	785b      	ldrb	r3, [r3, #1]
    e0ba:	b25b      	sxtb	r3, r3
    e0bc:	2b00      	cmp	r3, #0
    e0be:	db08      	blt.n	e0d2 <handle_tcpip_connect+0x52>
			PUBNUB_PRINTF("handle_tcpip_connect : connect success!\r\n");
			pb->state = PS_WAIT_SEND;
    e0c0:	68fb      	ldr	r3, [r7, #12]
    e0c2:	2252      	movs	r2, #82	; 0x52
    e0c4:	2103      	movs	r1, #3
    e0c6:	5499      	strb	r1, [r3, r2]

			handle_transaction(pb);
    e0c8:	68fb      	ldr	r3, [r7, #12]
    e0ca:	0018      	movs	r0, r3
    e0cc:	4b0b      	ldr	r3, [pc, #44]	; (e0fc <handle_tcpip_connect+0x7c>)
    e0ce:	4798      	blx	r3

			pb->state = PS_IDLE;
			pb->last_result = PNR_IO_ERROR;
		}
	}
}
    e0d0:	e00d      	b.n	e0ee <handle_tcpip_connect+0x6e>
			pb->state = PS_WAIT_SEND;

			handle_transaction(pb);
		} else {
			PUBNUB_PRINTF("handle_tcpip_connect : connect error!\r\n");
			close(pb->tcp_socket);
    e0d2:	68fb      	ldr	r3, [r7, #12]
    e0d4:	2253      	movs	r2, #83	; 0x53
    e0d6:	569b      	ldrsb	r3, [r3, r2]
    e0d8:	0018      	movs	r0, r3
    e0da:	4b09      	ldr	r3, [pc, #36]	; (e100 <handle_tcpip_connect+0x80>)
    e0dc:	4798      	blx	r3

			pb->state = PS_IDLE;
    e0de:	68fb      	ldr	r3, [r7, #12]
    e0e0:	2252      	movs	r2, #82	; 0x52
    e0e2:	2100      	movs	r1, #0
    e0e4:	5499      	strb	r1, [r3, r2]
			pb->last_result = PNR_IO_ERROR;
    e0e6:	68fb      	ldr	r3, [r7, #12]
    e0e8:	2250      	movs	r2, #80	; 0x50
    e0ea:	2102      	movs	r1, #2
    e0ec:	5499      	strb	r1, [r3, r2]
		}
	}
}
    e0ee:	46c0      	nop			; (mov r8, r8)
    e0f0:	46bd      	mov	sp, r7
    e0f2:	b004      	add	sp, #16
    e0f4:	bd80      	pop	{r7, pc}
    e0f6:	46c0      	nop			; (mov r8, r8)
    e0f8:	0000dc19 	.word	0x0000dc19
    e0fc:	0000db31 	.word	0x0000db31
    e100:	000065b5 	.word	0x000065b5

0000e104 <handle_tcpip_recv>:

static void handle_tcpip_recv(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    e104:	b580      	push	{r7, lr}
    e106:	b086      	sub	sp, #24
    e108:	af00      	add	r7, sp, #0
    e10a:	603a      	str	r2, [r7, #0]
    e10c:	1dfb      	adds	r3, r7, #7
    e10e:	1c02      	adds	r2, r0, #0
    e110:	701a      	strb	r2, [r3, #0]
    e112:	1dbb      	adds	r3, r7, #6
    e114:	1c0a      	adds	r2, r1, #0
    e116:	701a      	strb	r2, [r3, #0]
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    e118:	4b57      	ldr	r3, [pc, #348]	; (e278 <handle_tcpip_recv+0x174>)
    e11a:	617b      	str	r3, [r7, #20]
    e11c:	e012      	b.n	e144 <handle_tcpip_recv+0x40>
		if (pb->state == PS_WAIT_RECV && pb->tcp_socket == sock) {
    e11e:	697b      	ldr	r3, [r7, #20]
    e120:	2252      	movs	r2, #82	; 0x52
    e122:	5c9b      	ldrb	r3, [r3, r2]
    e124:	2b04      	cmp	r3, #4
    e126:	d107      	bne.n	e138 <handle_tcpip_recv+0x34>
    e128:	697b      	ldr	r3, [r7, #20]
    e12a:	2253      	movs	r2, #83	; 0x53
    e12c:	569b      	ldrsb	r3, [r3, r2]
    e12e:	1dfa      	adds	r2, r7, #7
    e130:	7812      	ldrb	r2, [r2, #0]
    e132:	b252      	sxtb	r2, r2
    e134:	429a      	cmp	r2, r3
    e136:	d00a      	beq.n	e14e <handle_tcpip_recv+0x4a>

static void handle_tcpip_recv(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    e138:	697b      	ldr	r3, [r7, #20]
    e13a:	22dc      	movs	r2, #220	; 0xdc
    e13c:	0092      	lsls	r2, r2, #2
    e13e:	4694      	mov	ip, r2
    e140:	4463      	add	r3, ip
    e142:	617b      	str	r3, [r7, #20]
    e144:	4b4d      	ldr	r3, [pc, #308]	; (e27c <handle_tcpip_recv+0x178>)
    e146:	697a      	ldr	r2, [r7, #20]
    e148:	429a      	cmp	r2, r3
    e14a:	d1e8      	bne.n	e11e <handle_tcpip_recv+0x1a>
    e14c:	e000      	b.n	e150 <handle_tcpip_recv+0x4c>
		if (pb->state == PS_WAIT_RECV && pb->tcp_socket == sock) {
			break;
    e14e:	46c0      	nop			; (mov r8, r8)
		}
	}

	if (pb != NULL) {
    e150:	697b      	ldr	r3, [r7, #20]
    e152:	2b00      	cmp	r3, #0
    e154:	d100      	bne.n	e158 <handle_tcpip_recv+0x54>
    e156:	e08b      	b.n	e270 <handle_tcpip_recv+0x16c>
		tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
    e158:	683b      	ldr	r3, [r7, #0]
    e15a:	613b      	str	r3, [r7, #16]

		if (pstrRecv->s16BufferSize <= 0) {
    e15c:	693b      	ldr	r3, [r7, #16]
    e15e:	2204      	movs	r2, #4
    e160:	5e9b      	ldrsh	r3, [r3, r2]
    e162:	2b00      	cmp	r3, #0
    e164:	dc0e      	bgt.n	e184 <handle_tcpip_recv+0x80>
			close(pb->tcp_socket);
    e166:	697b      	ldr	r3, [r7, #20]
    e168:	2253      	movs	r2, #83	; 0x53
    e16a:	569b      	ldrsb	r3, [r3, r2]
    e16c:	0018      	movs	r0, r3
    e16e:	4b44      	ldr	r3, [pc, #272]	; (e280 <handle_tcpip_recv+0x17c>)
    e170:	4798      	blx	r3

			pb->state = PS_IDLE;
    e172:	697b      	ldr	r3, [r7, #20]
    e174:	2252      	movs	r2, #82	; 0x52
    e176:	2100      	movs	r1, #0
    e178:	5499      	strb	r1, [r3, r2]
			pb->last_result = PNR_IO_ERROR;
    e17a:	697b      	ldr	r3, [r7, #20]
    e17c:	2250      	movs	r2, #80	; 0x50
    e17e:	2102      	movs	r1, #2
    e180:	5499      	strb	r1, [r3, r2]
			return;
    e182:	e075      	b.n	e270 <handle_tcpip_recv+0x16c>
		}

		if (pb->trans == PBTT_PUBLISH) {
    e184:	697b      	ldr	r3, [r7, #20]
    e186:	2251      	movs	r2, #81	; 0x51
    e188:	5c9b      	ldrb	r3, [r3, r2]
    e18a:	2b02      	cmp	r3, #2
    e18c:	d10c      	bne.n	e1a8 <handle_tcpip_recv+0xa4>
			PUBNUB_PRINTF(("handle_tcpip_recv: PBTT_PUBLISH msg: %s\n", pstrRecv->pu8Buffer));

			if (pstrRecv->u16RemainingSize == 0) {
    e18e:	693b      	ldr	r3, [r7, #16]
    e190:	88db      	ldrh	r3, [r3, #6]
    e192:	2b00      	cmp	r3, #0
    e194:	d16b      	bne.n	e26e <handle_tcpip_recv+0x16a>
				pb->last_result = PNR_OK;
    e196:	697b      	ldr	r3, [r7, #20]
    e198:	2250      	movs	r2, #80	; 0x50
    e19a:	2100      	movs	r1, #0
    e19c:	5499      	strb	r1, [r3, r2]
				pb->state = PS_IDLE;
    e19e:	697b      	ldr	r3, [r7, #20]
    e1a0:	2252      	movs	r2, #82	; 0x52
    e1a2:	2100      	movs	r1, #0
    e1a4:	5499      	strb	r1, [r3, r2]
			}

			return;
    e1a6:	e062      	b.n	e26e <handle_tcpip_recv+0x16a>
		}

		if (pstrRecv->u16RemainingSize > 0) {
    e1a8:	693b      	ldr	r3, [r7, #16]
    e1aa:	88db      	ldrh	r3, [r3, #6]
    e1ac:	2b00      	cmp	r3, #0
    e1ae:	d037      	beq.n	e220 <handle_tcpip_recv+0x11c>
			pb->state = PS_WAIT_RECV;
    e1b0:	697b      	ldr	r3, [r7, #20]
    e1b2:	2252      	movs	r2, #82	; 0x52
    e1b4:	2104      	movs	r1, #4
    e1b6:	5499      	strb	r1, [r3, r2]

			uint8_t *length = m2m_strstr(pstrRecv->pu8Buffer, (uint8 *)"Content-Length: ") + 16;
    e1b8:	693b      	ldr	r3, [r7, #16]
    e1ba:	681b      	ldr	r3, [r3, #0]
    e1bc:	4a31      	ldr	r2, [pc, #196]	; (e284 <handle_tcpip_recv+0x180>)
    e1be:	0011      	movs	r1, r2
    e1c0:	0018      	movs	r0, r3
    e1c2:	4b31      	ldr	r3, [pc, #196]	; (e288 <handle_tcpip_recv+0x184>)
    e1c4:	4798      	blx	r3
    e1c6:	0003      	movs	r3, r0
    e1c8:	3310      	adds	r3, #16
    e1ca:	60fb      	str	r3, [r7, #12]
			pb->http_content_len = atoi((const char *)length);
    e1cc:	68fb      	ldr	r3, [r7, #12]
    e1ce:	0018      	movs	r0, r3
    e1d0:	4b2e      	ldr	r3, [pc, #184]	; (e28c <handle_tcpip_recv+0x188>)
    e1d2:	4798      	blx	r3
    e1d4:	0003      	movs	r3, r0
    e1d6:	0019      	movs	r1, r3
    e1d8:	697a      	ldr	r2, [r7, #20]
    e1da:	23ae      	movs	r3, #174	; 0xae
    e1dc:	005b      	lsls	r3, r3, #1
    e1de:	50d1      	str	r1, [r2, r3]
			pb->http_content_remaining_len = pstrRecv->u16RemainingSize;
    e1e0:	693b      	ldr	r3, [r7, #16]
    e1e2:	88db      	ldrh	r3, [r3, #6]
    e1e4:	0019      	movs	r1, r3
    e1e6:	697a      	ldr	r2, [r7, #20]
    e1e8:	23b0      	movs	r3, #176	; 0xb0
    e1ea:	005b      	lsls	r3, r3, #1
    e1ec:	50d1      	str	r1, [r2, r3]
			PUBNUB_PRINTF(("Content-Length = %d\r\n", (int)pb->http_content_len));

			uint8_t *content = m2m_strstr(pstrRecv->pu8Buffer, (uint8 *)"[");
    e1ee:	693b      	ldr	r3, [r7, #16]
    e1f0:	681b      	ldr	r3, [r3, #0]
    e1f2:	4a27      	ldr	r2, [pc, #156]	; (e290 <handle_tcpip_recv+0x18c>)
    e1f4:	0011      	movs	r1, r2
    e1f6:	0018      	movs	r0, r3
    e1f8:	4b23      	ldr	r3, [pc, #140]	; (e288 <handle_tcpip_recv+0x184>)
    e1fa:	4798      	blx	r3
    e1fc:	0003      	movs	r3, r0
    e1fe:	60bb      	str	r3, [r7, #8]
			memcpy(pb->http_reply, content, pb->http_content_len - pstrRecv->u16RemainingSize);
    e200:	697b      	ldr	r3, [r7, #20]
    e202:	3366      	adds	r3, #102	; 0x66
    e204:	33ff      	adds	r3, #255	; 0xff
    e206:	0018      	movs	r0, r3
    e208:	697a      	ldr	r2, [r7, #20]
    e20a:	23ae      	movs	r3, #174	; 0xae
    e20c:	005b      	lsls	r3, r3, #1
    e20e:	58d3      	ldr	r3, [r2, r3]
    e210:	693a      	ldr	r2, [r7, #16]
    e212:	88d2      	ldrh	r2, [r2, #6]
    e214:	1a9a      	subs	r2, r3, r2
    e216:	68bb      	ldr	r3, [r7, #8]
    e218:	0019      	movs	r1, r3
    e21a:	4b1e      	ldr	r3, [pc, #120]	; (e294 <handle_tcpip_recv+0x190>)
    e21c:	4798      	blx	r3
    e21e:	e027      	b.n	e270 <handle_tcpip_recv+0x16c>
			PUBNUB_PRINTF(("http_reply = %s\r\n", pb->http_reply));
		} else if (pstrRecv->u16RemainingSize == 0) {
    e220:	693b      	ldr	r3, [r7, #16]
    e222:	88db      	ldrh	r3, [r3, #6]
    e224:	2b00      	cmp	r3, #0
    e226:	d123      	bne.n	e270 <handle_tcpip_recv+0x16c>
			PUBNUB_PRINTF(("http_content_remaining_len = %d\r\n", (int)pb->http_content_remaining_len));

			memcpy(pb->http_reply + (pb->http_content_len - pb->http_content_remaining_len), pstrRecv->pu8Buffer, pstrRecv->s16BufferSize);
    e228:	697b      	ldr	r3, [r7, #20]
    e22a:	3366      	adds	r3, #102	; 0x66
    e22c:	33ff      	adds	r3, #255	; 0xff
    e22e:	001a      	movs	r2, r3
    e230:	6979      	ldr	r1, [r7, #20]
    e232:	23ae      	movs	r3, #174	; 0xae
    e234:	005b      	lsls	r3, r3, #1
    e236:	58c9      	ldr	r1, [r1, r3]
    e238:	6978      	ldr	r0, [r7, #20]
    e23a:	23b0      	movs	r3, #176	; 0xb0
    e23c:	005b      	lsls	r3, r3, #1
    e23e:	58c3      	ldr	r3, [r0, r3]
    e240:	1acb      	subs	r3, r1, r3
    e242:	18d0      	adds	r0, r2, r3
    e244:	693b      	ldr	r3, [r7, #16]
    e246:	6819      	ldr	r1, [r3, #0]
    e248:	693b      	ldr	r3, [r7, #16]
    e24a:	2204      	movs	r2, #4
    e24c:	5e9b      	ldrsh	r3, [r3, r2]
    e24e:	001a      	movs	r2, r3
    e250:	4b10      	ldr	r3, [pc, #64]	; (e294 <handle_tcpip_recv+0x190>)
    e252:	4798      	blx	r3
			PUBNUB_PRINTF(("http_reply = %s\r\n", pb->http_reply));

			parse_subscribe_response(pb);
    e254:	697b      	ldr	r3, [r7, #20]
    e256:	0018      	movs	r0, r3
    e258:	4b0f      	ldr	r3, [pc, #60]	; (e298 <handle_tcpip_recv+0x194>)
    e25a:	4798      	blx	r3

			PUBNUB_PRINTF(("timetoken = %s\r\n", pb->timetoken));
			pb->last_result = PNR_OK;
    e25c:	697b      	ldr	r3, [r7, #20]
    e25e:	2250      	movs	r2, #80	; 0x50
    e260:	2100      	movs	r1, #0
    e262:	5499      	strb	r1, [r3, r2]
			pb->state = PS_IDLE;
    e264:	697b      	ldr	r3, [r7, #20]
    e266:	2252      	movs	r2, #82	; 0x52
    e268:	2100      	movs	r1, #0
    e26a:	5499      	strb	r1, [r3, r2]
    e26c:	e000      	b.n	e270 <handle_tcpip_recv+0x16c>
			if (pstrRecv->u16RemainingSize == 0) {
				pb->last_result = PNR_OK;
				pb->state = PS_IDLE;
			}

			return;
    e26e:	46c0      	nop			; (mov r8, r8)
			PUBNUB_PRINTF(("timetoken = %s\r\n", pb->timetoken));
			pb->last_result = PNR_OK;
			pb->state = PS_IDLE;
		}
	}
}
    e270:	46bd      	mov	sp, r7
    e272:	b006      	add	sp, #24
    e274:	bd80      	pop	{r7, pc}
    e276:	46c0      	nop			; (mov r8, r8)
    e278:	20003d70 	.word	0x20003d70
    e27c:	20004450 	.word	0x20004450
    e280:	000065b5 	.word	0x000065b5
    e284:	00012164 	.word	0x00012164
    e288:	00001ee1 	.word	0x00001ee1
    e28c:	0000f3a1 	.word	0x0000f3a1
    e290:	00012178 	.word	0x00012178
    e294:	0000f419 	.word	0x0000f419
    e298:	0000dec9 	.word	0x0000dec9

0000e29c <handle_dns_found>:

void handle_dns_found(char const *name, uint32_t hostip)
{
    e29c:	b580      	push	{r7, lr}
    e29e:	b084      	sub	sp, #16
    e2a0:	af00      	add	r7, sp, #0
    e2a2:	6078      	str	r0, [r7, #4]
    e2a4:	6039      	str	r1, [r7, #0]
	pubnub_t *pb;

	if (0 != strcmp(name, PUBNUB_ORIGIN)) {
    e2a6:	4a13      	ldr	r2, [pc, #76]	; (e2f4 <handle_dns_found+0x58>)
    e2a8:	687b      	ldr	r3, [r7, #4]
    e2aa:	0011      	movs	r1, r2
    e2ac:	0018      	movs	r0, r3
    e2ae:	4b12      	ldr	r3, [pc, #72]	; (e2f8 <handle_dns_found+0x5c>)
    e2b0:	4798      	blx	r3
    e2b2:	1e03      	subs	r3, r0, #0
    e2b4:	d119      	bne.n	e2ea <handle_dns_found+0x4e>
		return;
	}

	pubnub_origin_addr.sin_addr.s_addr = hostip;
    e2b6:	4b11      	ldr	r3, [pc, #68]	; (e2fc <handle_dns_found+0x60>)
    e2b8:	683a      	ldr	r2, [r7, #0]
    e2ba:	605a      	str	r2, [r3, #4]

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    e2bc:	4b10      	ldr	r3, [pc, #64]	; (e300 <handle_dns_found+0x64>)
    e2be:	60fb      	str	r3, [r7, #12]
    e2c0:	e00e      	b.n	e2e0 <handle_dns_found+0x44>
		if (pb->state == PS_WAIT_DNS) {
    e2c2:	68fb      	ldr	r3, [r7, #12]
    e2c4:	2252      	movs	r2, #82	; 0x52
    e2c6:	5c9b      	ldrb	r3, [r3, r2]
    e2c8:	2b01      	cmp	r3, #1
    e2ca:	d103      	bne.n	e2d4 <handle_dns_found+0x38>
			handle_start_connect(pb);
    e2cc:	68fb      	ldr	r3, [r7, #12]
    e2ce:	0018      	movs	r0, r3
    e2d0:	4b0c      	ldr	r3, [pc, #48]	; (e304 <handle_dns_found+0x68>)
    e2d2:	4798      	blx	r3
		return;
	}

	pubnub_origin_addr.sin_addr.s_addr = hostip;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    e2d4:	68fb      	ldr	r3, [r7, #12]
    e2d6:	22dc      	movs	r2, #220	; 0xdc
    e2d8:	0092      	lsls	r2, r2, #2
    e2da:	4694      	mov	ip, r2
    e2dc:	4463      	add	r3, ip
    e2de:	60fb      	str	r3, [r7, #12]
    e2e0:	4b09      	ldr	r3, [pc, #36]	; (e308 <handle_dns_found+0x6c>)
    e2e2:	68fa      	ldr	r2, [r7, #12]
    e2e4:	429a      	cmp	r2, r3
    e2e6:	d1ec      	bne.n	e2c2 <handle_dns_found+0x26>
    e2e8:	e000      	b.n	e2ec <handle_dns_found+0x50>
void handle_dns_found(char const *name, uint32_t hostip)
{
	pubnub_t *pb;

	if (0 != strcmp(name, PUBNUB_ORIGIN)) {
		return;
    e2ea:	46c0      	nop			; (mov r8, r8)
	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
		if (pb->state == PS_WAIT_DNS) {
			handle_start_connect(pb);
		}
	}
}
    e2ec:	46bd      	mov	sp, r7
    e2ee:	b004      	add	sp, #16
    e2f0:	bd80      	pop	{r7, pc}
    e2f2:	46c0      	nop			; (mov r8, r8)
    e2f4:	00012054 	.word	0x00012054
    e2f8:	0000fd31 	.word	0x0000fd31
    e2fc:	200046c8 	.word	0x200046c8
    e300:	20003d70 	.word	0x20003d70
    e304:	0000dc79 	.word	0x0000dc79
    e308:	20004450 	.word	0x20004450

0000e30c <handle_tcpip>:

void handle_tcpip(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    e30c:	b580      	push	{r7, lr}
    e30e:	b086      	sub	sp, #24
    e310:	af00      	add	r7, sp, #0
    e312:	603a      	str	r2, [r7, #0]
    e314:	1dfb      	adds	r3, r7, #7
    e316:	1c02      	adds	r2, r0, #0
    e318:	701a      	strb	r2, [r3, #0]
    e31a:	1dbb      	adds	r3, r7, #6
    e31c:	1c0a      	adds	r2, r1, #0
    e31e:	701a      	strb	r2, [r3, #0]
	switch (u8Msg) {
    e320:	1dbb      	adds	r3, r7, #6
    e322:	781b      	ldrb	r3, [r3, #0]
    e324:	2b06      	cmp	r3, #6
    e326:	d023      	beq.n	e370 <handle_tcpip+0x64>
    e328:	2b07      	cmp	r3, #7
    e32a:	d00c      	beq.n	e346 <handle_tcpip+0x3a>
    e32c:	2b05      	cmp	r3, #5
    e32e:	d000      	beq.n	e332 <handle_tcpip+0x26>
		handle_tcpip_recv(sock, u8Msg, pvMsg);
	}
	break;

	default:
		break;
    e330:	e034      	b.n	e39c <handle_tcpip+0x90>
void handle_tcpip(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
	switch (u8Msg) {
	case SOCKET_MSG_CONNECT:
	{
		handle_tcpip_connect(sock, u8Msg, pvMsg);
    e332:	683a      	ldr	r2, [r7, #0]
    e334:	1dbb      	adds	r3, r7, #6
    e336:	7819      	ldrb	r1, [r3, #0]
    e338:	1dfb      	adds	r3, r7, #7
    e33a:	781b      	ldrb	r3, [r3, #0]
    e33c:	b25b      	sxtb	r3, r3
    e33e:	0018      	movs	r0, r3
    e340:	4b18      	ldr	r3, [pc, #96]	; (e3a4 <handle_tcpip+0x98>)
    e342:	4798      	blx	r3
	}
	break;
    e344:	e02a      	b.n	e39c <handle_tcpip+0x90>

	case SOCKET_MSG_SEND:
	{
		pubnub_t *pb = pubnub_find_ctx(sock, PS_WAIT_SEND);
    e346:	1dfb      	adds	r3, r7, #7
    e348:	781b      	ldrb	r3, [r3, #0]
    e34a:	b25b      	sxtb	r3, r3
    e34c:	2103      	movs	r1, #3
    e34e:	0018      	movs	r0, r3
    e350:	4b15      	ldr	r3, [pc, #84]	; (e3a8 <handle_tcpip+0x9c>)
    e352:	4798      	blx	r3
    e354:	0003      	movs	r3, r0
    e356:	617b      	str	r3, [r7, #20]

		if (pb != NULL) {
    e358:	697b      	ldr	r3, [r7, #20]
    e35a:	2b00      	cmp	r3, #0
    e35c:	d01d      	beq.n	e39a <handle_tcpip+0x8e>
			pb->state = PS_WAIT_RECV;
    e35e:	697b      	ldr	r3, [r7, #20]
    e360:	2252      	movs	r2, #82	; 0x52
    e362:	2104      	movs	r1, #4
    e364:	5499      	strb	r1, [r3, r2]
			handle_transaction(pb);
    e366:	697b      	ldr	r3, [r7, #20]
    e368:	0018      	movs	r0, r3
    e36a:	4b10      	ldr	r3, [pc, #64]	; (e3ac <handle_tcpip+0xa0>)
    e36c:	4798      	blx	r3
		}
	}
	break;
    e36e:	e014      	b.n	e39a <handle_tcpip+0x8e>

	case SOCKET_MSG_RECV:
	{
		tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
    e370:	683b      	ldr	r3, [r7, #0]
    e372:	613b      	str	r3, [r7, #16]
			PUBNUB_PRINTF(("handle_tcpip: msg: %s\r\n", pstrRecv->pu8Buffer));
		} else {
			PUBNUB_PRINTF(("handle_tcpip: recv error!\r\n"));
		}

		pubnub_t *pb = pubnub_find_ctx(sock, PS_WAIT_RECV);
    e374:	1dfb      	adds	r3, r7, #7
    e376:	781b      	ldrb	r3, [r3, #0]
    e378:	b25b      	sxtb	r3, r3
    e37a:	2104      	movs	r1, #4
    e37c:	0018      	movs	r0, r3
    e37e:	4b0a      	ldr	r3, [pc, #40]	; (e3a8 <handle_tcpip+0x9c>)
    e380:	4798      	blx	r3
    e382:	0003      	movs	r3, r0
    e384:	60fb      	str	r3, [r7, #12]

		if (pb != NULL) {
		}

		handle_tcpip_recv(sock, u8Msg, pvMsg);
    e386:	683a      	ldr	r2, [r7, #0]
    e388:	1dbb      	adds	r3, r7, #6
    e38a:	7819      	ldrb	r1, [r3, #0]
    e38c:	1dfb      	adds	r3, r7, #7
    e38e:	781b      	ldrb	r3, [r3, #0]
    e390:	b25b      	sxtb	r3, r3
    e392:	0018      	movs	r0, r3
    e394:	4b06      	ldr	r3, [pc, #24]	; (e3b0 <handle_tcpip+0xa4>)
    e396:	4798      	blx	r3
	}
	break;
    e398:	e000      	b.n	e39c <handle_tcpip+0x90>
		if (pb != NULL) {
			pb->state = PS_WAIT_RECV;
			handle_transaction(pb);
		}
	}
	break;
    e39a:	46c0      	nop			; (mov r8, r8)
	break;

	default:
		break;
	}
}
    e39c:	46c0      	nop			; (mov r8, r8)
    e39e:	46bd      	mov	sp, r7
    e3a0:	b006      	add	sp, #24
    e3a2:	bd80      	pop	{r7, pc}
    e3a4:	0000e081 	.word	0x0000e081
    e3a8:	0000dc19 	.word	0x0000dc19
    e3ac:	0000db31 	.word	0x0000db31
    e3b0:	0000e105 	.word	0x0000e105

0000e3b4 <pubnub_get_ctx>:

pubnub_t *pubnub_get_ctx(uint8_t index)
{
    e3b4:	b590      	push	{r4, r7, lr}
    e3b6:	b083      	sub	sp, #12
    e3b8:	af00      	add	r7, sp, #0
    e3ba:	0002      	movs	r2, r0
    e3bc:	1dfb      	adds	r3, r7, #7
    e3be:	701a      	strb	r2, [r3, #0]
	assert(index < PUBNUB_CTX_MAX);
    e3c0:	1dfb      	adds	r3, r7, #7
    e3c2:	781b      	ldrb	r3, [r3, #0]
    e3c4:	2b01      	cmp	r3, #1
    e3c6:	d908      	bls.n	e3da <pubnub_get_ctx+0x26>
    e3c8:	4c09      	ldr	r4, [pc, #36]	; (e3f0 <pubnub_get_ctx+0x3c>)
    e3ca:	4a0a      	ldr	r2, [pc, #40]	; (e3f4 <pubnub_get_ctx+0x40>)
    e3cc:	2376      	movs	r3, #118	; 0x76
    e3ce:	33ff      	adds	r3, #255	; 0xff
    e3d0:	0019      	movs	r1, r3
    e3d2:	4809      	ldr	r0, [pc, #36]	; (e3f8 <pubnub_get_ctx+0x44>)
    e3d4:	0023      	movs	r3, r4
    e3d6:	4c09      	ldr	r4, [pc, #36]	; (e3fc <pubnub_get_ctx+0x48>)
    e3d8:	47a0      	blx	r4
	return m_aCtx + index;
    e3da:	1dfb      	adds	r3, r7, #7
    e3dc:	781b      	ldrb	r3, [r3, #0]
    e3de:	22dc      	movs	r2, #220	; 0xdc
    e3e0:	0092      	lsls	r2, r2, #2
    e3e2:	435a      	muls	r2, r3
    e3e4:	4b06      	ldr	r3, [pc, #24]	; (e400 <pubnub_get_ctx+0x4c>)
    e3e6:	18d3      	adds	r3, r2, r3
}
    e3e8:	0018      	movs	r0, r3
    e3ea:	46bd      	mov	sp, r7
    e3ec:	b003      	add	sp, #12
    e3ee:	bd90      	pop	{r4, r7, pc}
    e3f0:	0001217c 	.word	0x0001217c
    e3f4:	00012278 	.word	0x00012278
    e3f8:	000120d0 	.word	0x000120d0
    e3fc:	0000f361 	.word	0x0000f361
    e400:	20003d70 	.word	0x20003d70

0000e404 <pubnub_init>:

void pubnub_init(pubnub_t *pb, const char *publish_key, const char *subscribe_key)
{
    e404:	b590      	push	{r4, r7, lr}
    e406:	b085      	sub	sp, #20
    e408:	af00      	add	r7, sp, #0
    e40a:	60f8      	str	r0, [r7, #12]
    e40c:	60b9      	str	r1, [r7, #8]
    e40e:	607a      	str	r2, [r7, #4]
	assert(valid_ctx_prt(pb));
    e410:	68fb      	ldr	r3, [r7, #12]
    e412:	0018      	movs	r0, r3
    e414:	4b17      	ldr	r3, [pc, #92]	; (e474 <pubnub_init+0x70>)
    e416:	4798      	blx	r3
    e418:	1e03      	subs	r3, r0, #0
    e41a:	d108      	bne.n	e42e <pubnub_init+0x2a>
    e41c:	4c16      	ldr	r4, [pc, #88]	; (e478 <pubnub_init+0x74>)
    e41e:	4a17      	ldr	r2, [pc, #92]	; (e47c <pubnub_init+0x78>)
    e420:	237c      	movs	r3, #124	; 0x7c
    e422:	33ff      	adds	r3, #255	; 0xff
    e424:	0019      	movs	r1, r3
    e426:	4816      	ldr	r0, [pc, #88]	; (e480 <pubnub_init+0x7c>)
    e428:	0023      	movs	r3, r4
    e42a:	4c16      	ldr	r4, [pc, #88]	; (e484 <pubnub_init+0x80>)
    e42c:	47a0      	blx	r4

	pb->publish_key = publish_key;
    e42e:	68fb      	ldr	r3, [r7, #12]
    e430:	68ba      	ldr	r2, [r7, #8]
    e432:	601a      	str	r2, [r3, #0]
	pb->subscribe_key = subscribe_key;
    e434:	68fb      	ldr	r3, [r7, #12]
    e436:	687a      	ldr	r2, [r7, #4]
    e438:	605a      	str	r2, [r3, #4]
	pb->timetoken[0] = '0';
    e43a:	68fb      	ldr	r3, [r7, #12]
    e43c:	2230      	movs	r2, #48	; 0x30
    e43e:	741a      	strb	r2, [r3, #16]
	pb->timetoken[1] = '\0';
    e440:	68fb      	ldr	r3, [r7, #12]
    e442:	2200      	movs	r2, #0
    e444:	745a      	strb	r2, [r3, #17]
	pb->uuid = pb->auth = NULL;
    e446:	68fb      	ldr	r3, [r7, #12]
    e448:	2200      	movs	r2, #0
    e44a:	60da      	str	r2, [r3, #12]
    e44c:	68fb      	ldr	r3, [r7, #12]
    e44e:	68da      	ldr	r2, [r3, #12]
    e450:	68fb      	ldr	r3, [r7, #12]
    e452:	609a      	str	r2, [r3, #8]
	pb->tcp_socket = -1;
    e454:	68fb      	ldr	r3, [r7, #12]
    e456:	2253      	movs	r2, #83	; 0x53
    e458:	21ff      	movs	r1, #255	; 0xff
    e45a:	5499      	strb	r1, [r3, r2]
	pb->state = PS_IDLE;
    e45c:	68fb      	ldr	r3, [r7, #12]
    e45e:	2252      	movs	r2, #82	; 0x52
    e460:	2100      	movs	r1, #0
    e462:	5499      	strb	r1, [r3, r2]
	pb->last_result = PNR_IO_ERROR;
    e464:	68fb      	ldr	r3, [r7, #12]
    e466:	2250      	movs	r2, #80	; 0x50
    e468:	2102      	movs	r1, #2
    e46a:	5499      	strb	r1, [r3, r2]
}
    e46c:	46c0      	nop			; (mov r8, r8)
    e46e:	46bd      	mov	sp, r7
    e470:	b005      	add	sp, #20
    e472:	bd90      	pop	{r4, r7, pc}
    e474:	0000dbe1 	.word	0x0000dbe1
    e478:	000120bc 	.word	0x000120bc
    e47c:	00012288 	.word	0x00012288
    e480:	000120d0 	.word	0x000120d0
    e484:	0000f361 	.word	0x0000f361

0000e488 <pubnub_publish>:

bool pubnub_publish(pubnub_t *pb, const char *channel, const char *message)
{
    e488:	b5b0      	push	{r4, r5, r7, lr}
    e48a:	b08a      	sub	sp, #40	; 0x28
    e48c:	af02      	add	r7, sp, #8
    e48e:	60f8      	str	r0, [r7, #12]
    e490:	60b9      	str	r1, [r7, #8]
    e492:	607a      	str	r2, [r7, #4]
	assert(valid_ctx_prt(pb));
    e494:	68fb      	ldr	r3, [r7, #12]
    e496:	0018      	movs	r0, r3
    e498:	4b6c      	ldr	r3, [pc, #432]	; (e64c <pubnub_publish+0x1c4>)
    e49a:	4798      	blx	r3
    e49c:	1e03      	subs	r3, r0, #0
    e49e:	d108      	bne.n	e4b2 <pubnub_publish+0x2a>
    e4a0:	4c6b      	ldr	r4, [pc, #428]	; (e650 <pubnub_publish+0x1c8>)
    e4a2:	4a6c      	ldr	r2, [pc, #432]	; (e654 <pubnub_publish+0x1cc>)
    e4a4:	238a      	movs	r3, #138	; 0x8a
    e4a6:	33ff      	adds	r3, #255	; 0xff
    e4a8:	0019      	movs	r1, r3
    e4aa:	486b      	ldr	r0, [pc, #428]	; (e658 <pubnub_publish+0x1d0>)
    e4ac:	0023      	movs	r3, r4
    e4ae:	4c6b      	ldr	r4, [pc, #428]	; (e65c <pubnub_publish+0x1d4>)
    e4b0:	47a0      	blx	r4

	if (pb->state != PS_IDLE) {
    e4b2:	68fb      	ldr	r3, [r7, #12]
    e4b4:	2252      	movs	r2, #82	; 0x52
    e4b6:	5c9b      	ldrb	r3, [r3, r2]
    e4b8:	2b00      	cmp	r3, #0
    e4ba:	d001      	beq.n	e4c0 <pubnub_publish+0x38>
		return false;
    e4bc:	2300      	movs	r3, #0
    e4be:	e0c0      	b.n	e642 <pubnub_publish+0x1ba>
	}

	pb->trans = PBTT_PUBLISH;
    e4c0:	68fb      	ldr	r3, [r7, #12]
    e4c2:	2251      	movs	r2, #81	; 0x51
    e4c4:	2102      	movs	r1, #2
    e4c6:	5499      	strb	r1, [r3, r2]
	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url), "/publish/%s/%s/0/%s/0/", pb->publish_key, pb->subscribe_key, channel);
    e4c8:	68fb      	ldr	r3, [r7, #12]
    e4ca:	3354      	adds	r3, #84	; 0x54
    e4cc:	0018      	movs	r0, r3
    e4ce:	68fb      	ldr	r3, [r7, #12]
    e4d0:	681d      	ldr	r5, [r3, #0]
    e4d2:	68fb      	ldr	r3, [r7, #12]
    e4d4:	685b      	ldr	r3, [r3, #4]
    e4d6:	4c62      	ldr	r4, [pc, #392]	; (e660 <pubnub_publish+0x1d8>)
    e4d8:	2280      	movs	r2, #128	; 0x80
    e4da:	0051      	lsls	r1, r2, #1
    e4dc:	68ba      	ldr	r2, [r7, #8]
    e4de:	9201      	str	r2, [sp, #4]
    e4e0:	9300      	str	r3, [sp, #0]
    e4e2:	002b      	movs	r3, r5
    e4e4:	0022      	movs	r2, r4
    e4e6:	4c5f      	ldr	r4, [pc, #380]	; (e664 <pubnub_publish+0x1dc>)
    e4e8:	47a0      	blx	r4
    e4ea:	0003      	movs	r3, r0
    e4ec:	0019      	movs	r1, r3
    e4ee:	68fa      	ldr	r2, [r7, #12]
    e4f0:	23ac      	movs	r3, #172	; 0xac
    e4f2:	005b      	lsls	r3, r3, #1
    e4f4:	50d1      	str	r1, [r2, r3]

	const char *pmessage = message;
    e4f6:	687b      	ldr	r3, [r7, #4]
    e4f8:	61fb      	str	r3, [r7, #28]

	while (pmessage[0]) {
    e4fa:	e08a      	b.n	e612 <pubnub_publish+0x18a>
		/* RFC 3986 Unreserved characters plus few safe reserved ones. */
		size_t okspan = strspn(pmessage, "abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789-_.~" ",=:;@[]");
    e4fc:	4a5a      	ldr	r2, [pc, #360]	; (e668 <pubnub_publish+0x1e0>)
    e4fe:	69fb      	ldr	r3, [r7, #28]
    e500:	0011      	movs	r1, r2
    e502:	0018      	movs	r0, r3
    e504:	4b59      	ldr	r3, [pc, #356]	; (e66c <pubnub_publish+0x1e4>)
    e506:	4798      	blx	r3
    e508:	0003      	movs	r3, r0
    e50a:	61bb      	str	r3, [r7, #24]
		if (okspan > 0) {
    e50c:	69bb      	ldr	r3, [r7, #24]
    e50e:	2b00      	cmp	r3, #0
    e510:	d034      	beq.n	e57c <pubnub_publish+0xf4>
			if (okspan > sizeof(pb->http_buf.url) - 1 - pb->http_buf_len) {
    e512:	68fa      	ldr	r2, [r7, #12]
    e514:	23ac      	movs	r3, #172	; 0xac
    e516:	005b      	lsls	r3, r3, #1
    e518:	58d3      	ldr	r3, [r2, r3]
    e51a:	22ff      	movs	r2, #255	; 0xff
    e51c:	1ad2      	subs	r2, r2, r3
    e51e:	69bb      	ldr	r3, [r7, #24]
    e520:	429a      	cmp	r2, r3
    e522:	d206      	bcs.n	e532 <pubnub_publish+0xaa>
				PUBNUB_PRINTF("Not enough buffer! Reduce the message or modify the PUBNUB_BUF_MAXLEN\r\n");
				pb->http_buf_len = 0;
    e524:	68fa      	ldr	r2, [r7, #12]
    e526:	23ac      	movs	r3, #172	; 0xac
    e528:	005b      	lsls	r3, r3, #1
    e52a:	2100      	movs	r1, #0
    e52c:	50d1      	str	r1, [r2, r3]
				return false;
    e52e:	2300      	movs	r3, #0
    e530:	e087      	b.n	e642 <pubnub_publish+0x1ba>
			}

			memcpy(pb->http_buf.url + pb->http_buf_len, pmessage, okspan);
    e532:	68fb      	ldr	r3, [r7, #12]
    e534:	3354      	adds	r3, #84	; 0x54
    e536:	001a      	movs	r2, r3
    e538:	68f9      	ldr	r1, [r7, #12]
    e53a:	23ac      	movs	r3, #172	; 0xac
    e53c:	005b      	lsls	r3, r3, #1
    e53e:	58cb      	ldr	r3, [r1, r3]
    e540:	18d3      	adds	r3, r2, r3
    e542:	69ba      	ldr	r2, [r7, #24]
    e544:	69f9      	ldr	r1, [r7, #28]
    e546:	0018      	movs	r0, r3
    e548:	4b49      	ldr	r3, [pc, #292]	; (e670 <pubnub_publish+0x1e8>)
    e54a:	4798      	blx	r3
			pb->http_buf_len += okspan;
    e54c:	68fa      	ldr	r2, [r7, #12]
    e54e:	23ac      	movs	r3, #172	; 0xac
    e550:	005b      	lsls	r3, r3, #1
    e552:	58d2      	ldr	r2, [r2, r3]
    e554:	69bb      	ldr	r3, [r7, #24]
    e556:	18d1      	adds	r1, r2, r3
    e558:	68fa      	ldr	r2, [r7, #12]
    e55a:	23ac      	movs	r3, #172	; 0xac
    e55c:	005b      	lsls	r3, r3, #1
    e55e:	50d1      	str	r1, [r2, r3]
			pb->http_buf.url[pb->http_buf_len] = 0;
    e560:	68fa      	ldr	r2, [r7, #12]
    e562:	23ac      	movs	r3, #172	; 0xac
    e564:	005b      	lsls	r3, r3, #1
    e566:	58d3      	ldr	r3, [r2, r3]
    e568:	68fa      	ldr	r2, [r7, #12]
    e56a:	2154      	movs	r1, #84	; 0x54
    e56c:	18d3      	adds	r3, r2, r3
    e56e:	185b      	adds	r3, r3, r1
    e570:	2200      	movs	r2, #0
    e572:	701a      	strb	r2, [r3, #0]
			pmessage += okspan;
    e574:	69fa      	ldr	r2, [r7, #28]
    e576:	69bb      	ldr	r3, [r7, #24]
    e578:	18d3      	adds	r3, r2, r3
    e57a:	61fb      	str	r3, [r7, #28]
		}

		if (pmessage[0]) {
    e57c:	69fb      	ldr	r3, [r7, #28]
    e57e:	781b      	ldrb	r3, [r3, #0]
    e580:	2b00      	cmp	r3, #0
    e582:	d046      	beq.n	e612 <pubnub_publish+0x18a>
			/* %-encode a non-ok character. */
			char enc[4] = {'%', };
    e584:	2314      	movs	r3, #20
    e586:	18fb      	adds	r3, r7, r3
    e588:	2200      	movs	r2, #0
    e58a:	601a      	str	r2, [r3, #0]
    e58c:	2314      	movs	r3, #20
    e58e:	18fb      	adds	r3, r7, r3
    e590:	2225      	movs	r2, #37	; 0x25
    e592:	701a      	strb	r2, [r3, #0]
			enc[1] = "0123456789ABCDEF"[pmessage[0] / 16];
    e594:	69fb      	ldr	r3, [r7, #28]
    e596:	781b      	ldrb	r3, [r3, #0]
    e598:	091b      	lsrs	r3, r3, #4
    e59a:	b2db      	uxtb	r3, r3
    e59c:	001a      	movs	r2, r3
    e59e:	4b35      	ldr	r3, [pc, #212]	; (e674 <pubnub_publish+0x1ec>)
    e5a0:	5c9a      	ldrb	r2, [r3, r2]
    e5a2:	2314      	movs	r3, #20
    e5a4:	18fb      	adds	r3, r7, r3
    e5a6:	705a      	strb	r2, [r3, #1]
			enc[2] = "0123456789ABCDEF"[pmessage[0] % 16];
    e5a8:	69fb      	ldr	r3, [r7, #28]
    e5aa:	781b      	ldrb	r3, [r3, #0]
    e5ac:	001a      	movs	r2, r3
    e5ae:	230f      	movs	r3, #15
    e5b0:	4013      	ands	r3, r2
    e5b2:	4a30      	ldr	r2, [pc, #192]	; (e674 <pubnub_publish+0x1ec>)
    e5b4:	5cd2      	ldrb	r2, [r2, r3]
    e5b6:	2314      	movs	r3, #20
    e5b8:	18fb      	adds	r3, r7, r3
    e5ba:	709a      	strb	r2, [r3, #2]
			if (3 > sizeof(pb->http_buf.url) - 1 - pb->http_buf_len) {
    e5bc:	68fa      	ldr	r2, [r7, #12]
    e5be:	23ac      	movs	r3, #172	; 0xac
    e5c0:	005b      	lsls	r3, r3, #1
    e5c2:	58d3      	ldr	r3, [r2, r3]
    e5c4:	22ff      	movs	r2, #255	; 0xff
    e5c6:	1ad3      	subs	r3, r2, r3
    e5c8:	2b02      	cmp	r3, #2
    e5ca:	d806      	bhi.n	e5da <pubnub_publish+0x152>
				PUBNUB_PRINTF("Not enough buffer! Reduce the message or modify the PUBNUB_BUF_MAXLEN\r\n");
				pb->http_buf_len = 0;
    e5cc:	68fa      	ldr	r2, [r7, #12]
    e5ce:	23ac      	movs	r3, #172	; 0xac
    e5d0:	005b      	lsls	r3, r3, #1
    e5d2:	2100      	movs	r1, #0
    e5d4:	50d1      	str	r1, [r2, r3]
				return false;
    e5d6:	2300      	movs	r3, #0
    e5d8:	e033      	b.n	e642 <pubnub_publish+0x1ba>
			}

			memcpy(pb->http_buf.url + pb->http_buf_len, enc, 4);
    e5da:	68fb      	ldr	r3, [r7, #12]
    e5dc:	3354      	adds	r3, #84	; 0x54
    e5de:	001a      	movs	r2, r3
    e5e0:	68f9      	ldr	r1, [r7, #12]
    e5e2:	23ac      	movs	r3, #172	; 0xac
    e5e4:	005b      	lsls	r3, r3, #1
    e5e6:	58cb      	ldr	r3, [r1, r3]
    e5e8:	18d2      	adds	r2, r2, r3
    e5ea:	2314      	movs	r3, #20
    e5ec:	18fb      	adds	r3, r7, r3
    e5ee:	0010      	movs	r0, r2
    e5f0:	0019      	movs	r1, r3
    e5f2:	2304      	movs	r3, #4
    e5f4:	001a      	movs	r2, r3
    e5f6:	4b1e      	ldr	r3, [pc, #120]	; (e670 <pubnub_publish+0x1e8>)
    e5f8:	4798      	blx	r3
			pb->http_buf_len += 3;
    e5fa:	68fa      	ldr	r2, [r7, #12]
    e5fc:	23ac      	movs	r3, #172	; 0xac
    e5fe:	005b      	lsls	r3, r3, #1
    e600:	58d3      	ldr	r3, [r2, r3]
    e602:	1cd9      	adds	r1, r3, #3
    e604:	68fa      	ldr	r2, [r7, #12]
    e606:	23ac      	movs	r3, #172	; 0xac
    e608:	005b      	lsls	r3, r3, #1
    e60a:	50d1      	str	r1, [r2, r3]
			++pmessage;
    e60c:	69fb      	ldr	r3, [r7, #28]
    e60e:	3301      	adds	r3, #1
    e610:	61fb      	str	r3, [r7, #28]
	pb->trans = PBTT_PUBLISH;
	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url), "/publish/%s/%s/0/%s/0/", pb->publish_key, pb->subscribe_key, channel);

	const char *pmessage = message;

	while (pmessage[0]) {
    e612:	69fb      	ldr	r3, [r7, #28]
    e614:	781b      	ldrb	r3, [r3, #0]
    e616:	2b00      	cmp	r3, #0
    e618:	d000      	beq.n	e61c <pubnub_publish+0x194>
    e61a:	e76f      	b.n	e4fc <pubnub_publish+0x74>
			pb->http_buf_len += 3;
			++pmessage;
		}
	}

	if (pb->last_result == PNR_OK) {
    e61c:	68fb      	ldr	r3, [r7, #12]
    e61e:	2250      	movs	r2, #80	; 0x50
    e620:	5c9b      	ldrb	r3, [r3, r2]
    e622:	2b00      	cmp	r3, #0
    e624:	d108      	bne.n	e638 <pubnub_publish+0x1b0>
		pb->state = PS_WAIT_SEND;
    e626:	68fb      	ldr	r3, [r7, #12]
    e628:	2252      	movs	r2, #82	; 0x52
    e62a:	2103      	movs	r1, #3
    e62c:	5499      	strb	r1, [r3, r2]
		handle_transaction(pb);
    e62e:	68fb      	ldr	r3, [r7, #12]
    e630:	0018      	movs	r0, r3
    e632:	4b11      	ldr	r3, [pc, #68]	; (e678 <pubnub_publish+0x1f0>)
    e634:	4798      	blx	r3
    e636:	e003      	b.n	e640 <pubnub_publish+0x1b8>
	} else {
		handle_start_connect(pb);
    e638:	68fb      	ldr	r3, [r7, #12]
    e63a:	0018      	movs	r0, r3
    e63c:	4b0f      	ldr	r3, [pc, #60]	; (e67c <pubnub_publish+0x1f4>)
    e63e:	4798      	blx	r3
	}

	return true;
    e640:	2301      	movs	r3, #1
}
    e642:	0018      	movs	r0, r3
    e644:	46bd      	mov	sp, r7
    e646:	b008      	add	sp, #32
    e648:	bdb0      	pop	{r4, r5, r7, pc}
    e64a:	46c0      	nop			; (mov r8, r8)
    e64c:	0000dbe1 	.word	0x0000dbe1
    e650:	000120bc 	.word	0x000120bc
    e654:	00012294 	.word	0x00012294
    e658:	000120d0 	.word	0x000120d0
    e65c:	0000f361 	.word	0x0000f361
    e660:	00012194 	.word	0x00012194
    e664:	0000fc89 	.word	0x0000fc89
    e668:	000121ac 	.word	0x000121ac
    e66c:	0000fd87 	.word	0x0000fd87
    e670:	0000f419 	.word	0x0000f419
    e674:	000121f8 	.word	0x000121f8
    e678:	0000db31 	.word	0x0000db31
    e67c:	0000dc79 	.word	0x0000dc79

0000e680 <pubnub_subscribe>:

bool pubnub_subscribe(pubnub_t *pb, const char *channel)
{
    e680:	b5f0      	push	{r4, r5, r6, r7, lr}
    e682:	4657      	mov	r7, sl
    e684:	464e      	mov	r6, r9
    e686:	4645      	mov	r5, r8
    e688:	b4e0      	push	{r5, r6, r7}
    e68a:	b08c      	sub	sp, #48	; 0x30
    e68c:	af0a      	add	r7, sp, #40	; 0x28
    e68e:	6078      	str	r0, [r7, #4]
    e690:	6039      	str	r1, [r7, #0]
	assert(valid_ctx_prt(pb));
    e692:	687b      	ldr	r3, [r7, #4]
    e694:	0018      	movs	r0, r3
    e696:	4b4a      	ldr	r3, [pc, #296]	; (e7c0 <pubnub_subscribe+0x140>)
    e698:	4798      	blx	r3
    e69a:	1e03      	subs	r3, r0, #0
    e69c:	d108      	bne.n	e6b0 <pubnub_subscribe+0x30>
    e69e:	4c49      	ldr	r4, [pc, #292]	; (e7c4 <pubnub_subscribe+0x144>)
    e6a0:	4a49      	ldr	r2, [pc, #292]	; (e7c8 <pubnub_subscribe+0x148>)
    e6a2:	23c2      	movs	r3, #194	; 0xc2
    e6a4:	33ff      	adds	r3, #255	; 0xff
    e6a6:	0019      	movs	r1, r3
    e6a8:	4848      	ldr	r0, [pc, #288]	; (e7cc <pubnub_subscribe+0x14c>)
    e6aa:	0023      	movs	r3, r4
    e6ac:	4c48      	ldr	r4, [pc, #288]	; (e7d0 <pubnub_subscribe+0x150>)
    e6ae:	47a0      	blx	r4

	if (pb->state != PS_IDLE) {
    e6b0:	687b      	ldr	r3, [r7, #4]
    e6b2:	2252      	movs	r2, #82	; 0x52
    e6b4:	5c9b      	ldrb	r3, [r3, r2]
    e6b6:	2b00      	cmp	r3, #0
    e6b8:	d001      	beq.n	e6be <pubnub_subscribe+0x3e>
		return false;
    e6ba:	2300      	movs	r3, #0
    e6bc:	e078      	b.n	e7b0 <pubnub_subscribe+0x130>
	}

	pb->trans = PBTT_SUBSCRIBE;
    e6be:	687b      	ldr	r3, [r7, #4]
    e6c0:	2251      	movs	r2, #81	; 0x51
    e6c2:	2101      	movs	r1, #1
    e6c4:	5499      	strb	r1, [r3, r2]

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);
    e6c6:	687b      	ldr	r3, [r7, #4]
    e6c8:	3366      	adds	r3, #102	; 0x66
    e6ca:	33ff      	adds	r3, #255	; 0xff
    e6cc:	0018      	movs	r0, r3
    e6ce:	2380      	movs	r3, #128	; 0x80
    e6d0:	009b      	lsls	r3, r3, #2
    e6d2:	001a      	movs	r2, r3
    e6d4:	2100      	movs	r1, #0
    e6d6:	4b3f      	ldr	r3, [pc, #252]	; (e7d4 <pubnub_subscribe+0x154>)
    e6d8:	4798      	blx	r3

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e6da:	687b      	ldr	r3, [r7, #4]
    e6dc:	2254      	movs	r2, #84	; 0x54
    e6de:	4694      	mov	ip, r2
    e6e0:	449c      	add	ip, r3
    e6e2:	687b      	ldr	r3, [r7, #4]
    e6e4:	685b      	ldr	r3, [r3, #4]
    e6e6:	469a      	mov	sl, r3
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
    e6e8:	687b      	ldr	r3, [r7, #4]
    e6ea:	3310      	adds	r3, #16
    e6ec:	001d      	movs	r5, r3
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
    e6ee:	687b      	ldr	r3, [r7, #4]
    e6f0:	689b      	ldr	r3, [r3, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e6f2:	2b00      	cmp	r3, #0
    e6f4:	d001      	beq.n	e6fa <pubnub_subscribe+0x7a>
    e6f6:	4b38      	ldr	r3, [pc, #224]	; (e7d8 <pubnub_subscribe+0x158>)
    e6f8:	e000      	b.n	e6fc <pubnub_subscribe+0x7c>
    e6fa:	4b38      	ldr	r3, [pc, #224]	; (e7dc <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
    e6fc:	687a      	ldr	r2, [r7, #4]
    e6fe:	6892      	ldr	r2, [r2, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e700:	2a00      	cmp	r2, #0
    e702:	d002      	beq.n	e70a <pubnub_subscribe+0x8a>
    e704:	687a      	ldr	r2, [r7, #4]
    e706:	6892      	ldr	r2, [r2, #8]
    e708:	e000      	b.n	e70c <pubnub_subscribe+0x8c>
    e70a:	4a34      	ldr	r2, [pc, #208]	; (e7dc <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
    e70c:	6879      	ldr	r1, [r7, #4]
    e70e:	6889      	ldr	r1, [r1, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e710:	2900      	cmp	r1, #0
    e712:	d005      	beq.n	e720 <pubnub_subscribe+0xa0>
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
    e714:	6879      	ldr	r1, [r7, #4]
    e716:	68c9      	ldr	r1, [r1, #12]
    e718:	2900      	cmp	r1, #0
    e71a:	d001      	beq.n	e720 <pubnub_subscribe+0xa0>

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e71c:	4930      	ldr	r1, [pc, #192]	; (e7e0 <pubnub_subscribe+0x160>)
    e71e:	e000      	b.n	e722 <pubnub_subscribe+0xa2>
    e720:	492e      	ldr	r1, [pc, #184]	; (e7dc <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
    e722:	6878      	ldr	r0, [r7, #4]
    e724:	6880      	ldr	r0, [r0, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e726:	2800      	cmp	r0, #0
    e728:	d005      	beq.n	e736 <pubnub_subscribe+0xb6>
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
    e72a:	6878      	ldr	r0, [r7, #4]
    e72c:	68c0      	ldr	r0, [r0, #12]
    e72e:	2800      	cmp	r0, #0
    e730:	d001      	beq.n	e736 <pubnub_subscribe+0xb6>

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e732:	482c      	ldr	r0, [pc, #176]	; (e7e4 <pubnub_subscribe+0x164>)
    e734:	e000      	b.n	e738 <pubnub_subscribe+0xb8>
    e736:	4829      	ldr	r0, [pc, #164]	; (e7dc <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
    e738:	687c      	ldr	r4, [r7, #4]
    e73a:	68a4      	ldr	r4, [r4, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e73c:	2c00      	cmp	r4, #0
    e73e:	d006      	beq.n	e74e <pubnub_subscribe+0xce>
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
    e740:	687c      	ldr	r4, [r7, #4]
    e742:	68e4      	ldr	r4, [r4, #12]
    e744:	2c00      	cmp	r4, #0
    e746:	d002      	beq.n	e74e <pubnub_subscribe+0xce>

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
    e748:	687c      	ldr	r4, [r7, #4]
    e74a:	68e4      	ldr	r4, [r4, #12]
    e74c:	e000      	b.n	e750 <pubnub_subscribe+0xd0>
    e74e:	4c23      	ldr	r4, [pc, #140]	; (e7dc <pubnub_subscribe+0x15c>)
    e750:	4e25      	ldr	r6, [pc, #148]	; (e7e8 <pubnub_subscribe+0x168>)
    e752:	46b1      	mov	r9, r6
    e754:	2680      	movs	r6, #128	; 0x80
    e756:	0076      	lsls	r6, r6, #1
    e758:	46b0      	mov	r8, r6
    e75a:	4e24      	ldr	r6, [pc, #144]	; (e7ec <pubnub_subscribe+0x16c>)
    e75c:	9608      	str	r6, [sp, #32]
    e75e:	4e1f      	ldr	r6, [pc, #124]	; (e7dc <pubnub_subscribe+0x15c>)
    e760:	9607      	str	r6, [sp, #28]
    e762:	9406      	str	r4, [sp, #24]
    e764:	9005      	str	r0, [sp, #20]
    e766:	9104      	str	r1, [sp, #16]
    e768:	9203      	str	r2, [sp, #12]
    e76a:	9302      	str	r3, [sp, #8]
    e76c:	9501      	str	r5, [sp, #4]
    e76e:	683b      	ldr	r3, [r7, #0]
    e770:	9300      	str	r3, [sp, #0]
    e772:	4653      	mov	r3, sl
    e774:	464a      	mov	r2, r9
    e776:	4641      	mov	r1, r8
    e778:	4660      	mov	r0, ip
    e77a:	4c1d      	ldr	r4, [pc, #116]	; (e7f0 <pubnub_subscribe+0x170>)
    e77c:	47a0      	blx	r4
    e77e:	0003      	movs	r3, r0
    e780:	0019      	movs	r1, r3
    e782:	687a      	ldr	r2, [r7, #4]
    e784:	23ac      	movs	r3, #172	; 0xac
    e786:	005b      	lsls	r3, r3, #1
    e788:	50d1      	str	r1, [r2, r3]
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
			"", "0.1");

	if (pb->last_result == PNR_OK) {
    e78a:	687b      	ldr	r3, [r7, #4]
    e78c:	2250      	movs	r2, #80	; 0x50
    e78e:	5c9b      	ldrb	r3, [r3, r2]
    e790:	2b00      	cmp	r3, #0
    e792:	d108      	bne.n	e7a6 <pubnub_subscribe+0x126>
		pb->state = PS_WAIT_SEND;
    e794:	687b      	ldr	r3, [r7, #4]
    e796:	2252      	movs	r2, #82	; 0x52
    e798:	2103      	movs	r1, #3
    e79a:	5499      	strb	r1, [r3, r2]
		handle_transaction(pb);
    e79c:	687b      	ldr	r3, [r7, #4]
    e79e:	0018      	movs	r0, r3
    e7a0:	4b14      	ldr	r3, [pc, #80]	; (e7f4 <pubnub_subscribe+0x174>)
    e7a2:	4798      	blx	r3
    e7a4:	e003      	b.n	e7ae <pubnub_subscribe+0x12e>
	} else {
		handle_start_connect(pb);
    e7a6:	687b      	ldr	r3, [r7, #4]
    e7a8:	0018      	movs	r0, r3
    e7aa:	4b13      	ldr	r3, [pc, #76]	; (e7f8 <pubnub_subscribe+0x178>)
    e7ac:	4798      	blx	r3
	}

	return true;
    e7ae:	2301      	movs	r3, #1
}
    e7b0:	0018      	movs	r0, r3
    e7b2:	46bd      	mov	sp, r7
    e7b4:	b002      	add	sp, #8
    e7b6:	bc1c      	pop	{r2, r3, r4}
    e7b8:	4690      	mov	r8, r2
    e7ba:	4699      	mov	r9, r3
    e7bc:	46a2      	mov	sl, r4
    e7be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e7c0:	0000dbe1 	.word	0x0000dbe1
    e7c4:	000120bc 	.word	0x000120bc
    e7c8:	000122a4 	.word	0x000122a4
    e7cc:	000120d0 	.word	0x000120d0
    e7d0:	0000f361 	.word	0x0000f361
    e7d4:	0000f42b 	.word	0x0000f42b
    e7d8:	0001220c 	.word	0x0001220c
    e7dc:	00012214 	.word	0x00012214
    e7e0:	00012218 	.word	0x00012218
    e7e4:	0001221c 	.word	0x0001221c
    e7e8:	00012224 	.word	0x00012224
    e7ec:	0001225c 	.word	0x0001225c
    e7f0:	0000fc89 	.word	0x0000fc89
    e7f4:	0000db31 	.word	0x0000db31
    e7f8:	0000dc79 	.word	0x0000dc79

0000e7fc <pubnub_get>:

char const *pubnub_get(pubnub_t *pb)
{
    e7fc:	b590      	push	{r4, r7, lr}
    e7fe:	b085      	sub	sp, #20
    e800:	af00      	add	r7, sp, #0
    e802:	6078      	str	r0, [r7, #4]
	assert(valid_ctx_prt(pb));
    e804:	687b      	ldr	r3, [r7, #4]
    e806:	0018      	movs	r0, r3
    e808:	4b20      	ldr	r3, [pc, #128]	; (e88c <pubnub_get+0x90>)
    e80a:	4798      	blx	r3
    e80c:	1e03      	subs	r3, r0, #0
    e80e:	d108      	bne.n	e822 <pubnub_get+0x26>
    e810:	4c1f      	ldr	r4, [pc, #124]	; (e890 <pubnub_get+0x94>)
    e812:	4a20      	ldr	r2, [pc, #128]	; (e894 <pubnub_get+0x98>)
    e814:	23e0      	movs	r3, #224	; 0xe0
    e816:	33ff      	adds	r3, #255	; 0xff
    e818:	0019      	movs	r1, r3
    e81a:	481f      	ldr	r0, [pc, #124]	; (e898 <pubnub_get+0x9c>)
    e81c:	0023      	movs	r3, r4
    e81e:	4c1f      	ldr	r4, [pc, #124]	; (e89c <pubnub_get+0xa0>)
    e820:	47a0      	blx	r4

	if (pb->msg_ofs < pb->msg_end) {
    e822:	687b      	ldr	r3, [r7, #4]
    e824:	4a1e      	ldr	r2, [pc, #120]	; (e8a0 <pubnub_get+0xa4>)
    e826:	5a9a      	ldrh	r2, [r3, r2]
    e828:	6879      	ldr	r1, [r7, #4]
    e82a:	23da      	movs	r3, #218	; 0xda
    e82c:	009b      	lsls	r3, r3, #2
    e82e:	5acb      	ldrh	r3, [r1, r3]
    e830:	429a      	cmp	r2, r3
    e832:	d225      	bcs.n	e880 <pubnub_get+0x84>
		char const *rslt = pb->http_reply + pb->msg_ofs;
    e834:	687b      	ldr	r3, [r7, #4]
    e836:	3366      	adds	r3, #102	; 0x66
    e838:	33ff      	adds	r3, #255	; 0xff
    e83a:	687a      	ldr	r2, [r7, #4]
    e83c:	4918      	ldr	r1, [pc, #96]	; (e8a0 <pubnub_get+0xa4>)
    e83e:	5a52      	ldrh	r2, [r2, r1]
    e840:	189b      	adds	r3, r3, r2
    e842:	60fb      	str	r3, [r7, #12]
		pb->msg_ofs += strlen(rslt);
    e844:	687b      	ldr	r3, [r7, #4]
    e846:	4a16      	ldr	r2, [pc, #88]	; (e8a0 <pubnub_get+0xa4>)
    e848:	5a9c      	ldrh	r4, [r3, r2]
    e84a:	68fb      	ldr	r3, [r7, #12]
    e84c:	0018      	movs	r0, r3
    e84e:	4b15      	ldr	r3, [pc, #84]	; (e8a4 <pubnub_get+0xa8>)
    e850:	4798      	blx	r3
    e852:	0003      	movs	r3, r0
    e854:	b29b      	uxth	r3, r3
    e856:	18e3      	adds	r3, r4, r3
    e858:	b299      	uxth	r1, r3
    e85a:	687b      	ldr	r3, [r7, #4]
    e85c:	4a10      	ldr	r2, [pc, #64]	; (e8a0 <pubnub_get+0xa4>)
    e85e:	5299      	strh	r1, [r3, r2]

		if (pb->msg_ofs++ <= pb->msg_end) {
    e860:	687b      	ldr	r3, [r7, #4]
    e862:	4a0f      	ldr	r2, [pc, #60]	; (e8a0 <pubnub_get+0xa4>)
    e864:	5a9b      	ldrh	r3, [r3, r2]
    e866:	1c5a      	adds	r2, r3, #1
    e868:	b290      	uxth	r0, r2
    e86a:	687a      	ldr	r2, [r7, #4]
    e86c:	490c      	ldr	r1, [pc, #48]	; (e8a0 <pubnub_get+0xa4>)
    e86e:	5250      	strh	r0, [r2, r1]
    e870:	6879      	ldr	r1, [r7, #4]
    e872:	22da      	movs	r2, #218	; 0xda
    e874:	0092      	lsls	r2, r2, #2
    e876:	5a8a      	ldrh	r2, [r1, r2]
    e878:	4293      	cmp	r3, r2
    e87a:	d801      	bhi.n	e880 <pubnub_get+0x84>
			return rslt;
    e87c:	68fb      	ldr	r3, [r7, #12]
    e87e:	e000      	b.n	e882 <pubnub_get+0x86>
		}
	}

	return NULL;
    e880:	2300      	movs	r3, #0
}
    e882:	0018      	movs	r0, r3
    e884:	46bd      	mov	sp, r7
    e886:	b005      	add	sp, #20
    e888:	bd90      	pop	{r4, r7, pc}
    e88a:	46c0      	nop			; (mov r8, r8)
    e88c:	0000dbe1 	.word	0x0000dbe1
    e890:	000120bc 	.word	0x000120bc
    e894:	000122b8 	.word	0x000122b8
    e898:	000120d0 	.word	0x000120d0
    e89c:	0000f361 	.word	0x0000f361
    e8a0:	00000366 	.word	0x00000366
    e8a4:	0000fd55 	.word	0x0000fd55

0000e8a8 <__aeabi_uidiv>:
    e8a8:	2200      	movs	r2, #0
    e8aa:	0843      	lsrs	r3, r0, #1
    e8ac:	428b      	cmp	r3, r1
    e8ae:	d374      	bcc.n	e99a <__aeabi_uidiv+0xf2>
    e8b0:	0903      	lsrs	r3, r0, #4
    e8b2:	428b      	cmp	r3, r1
    e8b4:	d35f      	bcc.n	e976 <__aeabi_uidiv+0xce>
    e8b6:	0a03      	lsrs	r3, r0, #8
    e8b8:	428b      	cmp	r3, r1
    e8ba:	d344      	bcc.n	e946 <__aeabi_uidiv+0x9e>
    e8bc:	0b03      	lsrs	r3, r0, #12
    e8be:	428b      	cmp	r3, r1
    e8c0:	d328      	bcc.n	e914 <__aeabi_uidiv+0x6c>
    e8c2:	0c03      	lsrs	r3, r0, #16
    e8c4:	428b      	cmp	r3, r1
    e8c6:	d30d      	bcc.n	e8e4 <__aeabi_uidiv+0x3c>
    e8c8:	22ff      	movs	r2, #255	; 0xff
    e8ca:	0209      	lsls	r1, r1, #8
    e8cc:	ba12      	rev	r2, r2
    e8ce:	0c03      	lsrs	r3, r0, #16
    e8d0:	428b      	cmp	r3, r1
    e8d2:	d302      	bcc.n	e8da <__aeabi_uidiv+0x32>
    e8d4:	1212      	asrs	r2, r2, #8
    e8d6:	0209      	lsls	r1, r1, #8
    e8d8:	d065      	beq.n	e9a6 <__aeabi_uidiv+0xfe>
    e8da:	0b03      	lsrs	r3, r0, #12
    e8dc:	428b      	cmp	r3, r1
    e8de:	d319      	bcc.n	e914 <__aeabi_uidiv+0x6c>
    e8e0:	e000      	b.n	e8e4 <__aeabi_uidiv+0x3c>
    e8e2:	0a09      	lsrs	r1, r1, #8
    e8e4:	0bc3      	lsrs	r3, r0, #15
    e8e6:	428b      	cmp	r3, r1
    e8e8:	d301      	bcc.n	e8ee <__aeabi_uidiv+0x46>
    e8ea:	03cb      	lsls	r3, r1, #15
    e8ec:	1ac0      	subs	r0, r0, r3
    e8ee:	4152      	adcs	r2, r2
    e8f0:	0b83      	lsrs	r3, r0, #14
    e8f2:	428b      	cmp	r3, r1
    e8f4:	d301      	bcc.n	e8fa <__aeabi_uidiv+0x52>
    e8f6:	038b      	lsls	r3, r1, #14
    e8f8:	1ac0      	subs	r0, r0, r3
    e8fa:	4152      	adcs	r2, r2
    e8fc:	0b43      	lsrs	r3, r0, #13
    e8fe:	428b      	cmp	r3, r1
    e900:	d301      	bcc.n	e906 <__aeabi_uidiv+0x5e>
    e902:	034b      	lsls	r3, r1, #13
    e904:	1ac0      	subs	r0, r0, r3
    e906:	4152      	adcs	r2, r2
    e908:	0b03      	lsrs	r3, r0, #12
    e90a:	428b      	cmp	r3, r1
    e90c:	d301      	bcc.n	e912 <__aeabi_uidiv+0x6a>
    e90e:	030b      	lsls	r3, r1, #12
    e910:	1ac0      	subs	r0, r0, r3
    e912:	4152      	adcs	r2, r2
    e914:	0ac3      	lsrs	r3, r0, #11
    e916:	428b      	cmp	r3, r1
    e918:	d301      	bcc.n	e91e <__aeabi_uidiv+0x76>
    e91a:	02cb      	lsls	r3, r1, #11
    e91c:	1ac0      	subs	r0, r0, r3
    e91e:	4152      	adcs	r2, r2
    e920:	0a83      	lsrs	r3, r0, #10
    e922:	428b      	cmp	r3, r1
    e924:	d301      	bcc.n	e92a <__aeabi_uidiv+0x82>
    e926:	028b      	lsls	r3, r1, #10
    e928:	1ac0      	subs	r0, r0, r3
    e92a:	4152      	adcs	r2, r2
    e92c:	0a43      	lsrs	r3, r0, #9
    e92e:	428b      	cmp	r3, r1
    e930:	d301      	bcc.n	e936 <__aeabi_uidiv+0x8e>
    e932:	024b      	lsls	r3, r1, #9
    e934:	1ac0      	subs	r0, r0, r3
    e936:	4152      	adcs	r2, r2
    e938:	0a03      	lsrs	r3, r0, #8
    e93a:	428b      	cmp	r3, r1
    e93c:	d301      	bcc.n	e942 <__aeabi_uidiv+0x9a>
    e93e:	020b      	lsls	r3, r1, #8
    e940:	1ac0      	subs	r0, r0, r3
    e942:	4152      	adcs	r2, r2
    e944:	d2cd      	bcs.n	e8e2 <__aeabi_uidiv+0x3a>
    e946:	09c3      	lsrs	r3, r0, #7
    e948:	428b      	cmp	r3, r1
    e94a:	d301      	bcc.n	e950 <__aeabi_uidiv+0xa8>
    e94c:	01cb      	lsls	r3, r1, #7
    e94e:	1ac0      	subs	r0, r0, r3
    e950:	4152      	adcs	r2, r2
    e952:	0983      	lsrs	r3, r0, #6
    e954:	428b      	cmp	r3, r1
    e956:	d301      	bcc.n	e95c <__aeabi_uidiv+0xb4>
    e958:	018b      	lsls	r3, r1, #6
    e95a:	1ac0      	subs	r0, r0, r3
    e95c:	4152      	adcs	r2, r2
    e95e:	0943      	lsrs	r3, r0, #5
    e960:	428b      	cmp	r3, r1
    e962:	d301      	bcc.n	e968 <__aeabi_uidiv+0xc0>
    e964:	014b      	lsls	r3, r1, #5
    e966:	1ac0      	subs	r0, r0, r3
    e968:	4152      	adcs	r2, r2
    e96a:	0903      	lsrs	r3, r0, #4
    e96c:	428b      	cmp	r3, r1
    e96e:	d301      	bcc.n	e974 <__aeabi_uidiv+0xcc>
    e970:	010b      	lsls	r3, r1, #4
    e972:	1ac0      	subs	r0, r0, r3
    e974:	4152      	adcs	r2, r2
    e976:	08c3      	lsrs	r3, r0, #3
    e978:	428b      	cmp	r3, r1
    e97a:	d301      	bcc.n	e980 <__aeabi_uidiv+0xd8>
    e97c:	00cb      	lsls	r3, r1, #3
    e97e:	1ac0      	subs	r0, r0, r3
    e980:	4152      	adcs	r2, r2
    e982:	0883      	lsrs	r3, r0, #2
    e984:	428b      	cmp	r3, r1
    e986:	d301      	bcc.n	e98c <__aeabi_uidiv+0xe4>
    e988:	008b      	lsls	r3, r1, #2
    e98a:	1ac0      	subs	r0, r0, r3
    e98c:	4152      	adcs	r2, r2
    e98e:	0843      	lsrs	r3, r0, #1
    e990:	428b      	cmp	r3, r1
    e992:	d301      	bcc.n	e998 <__aeabi_uidiv+0xf0>
    e994:	004b      	lsls	r3, r1, #1
    e996:	1ac0      	subs	r0, r0, r3
    e998:	4152      	adcs	r2, r2
    e99a:	1a41      	subs	r1, r0, r1
    e99c:	d200      	bcs.n	e9a0 <__aeabi_uidiv+0xf8>
    e99e:	4601      	mov	r1, r0
    e9a0:	4152      	adcs	r2, r2
    e9a2:	4610      	mov	r0, r2
    e9a4:	4770      	bx	lr
    e9a6:	e7ff      	b.n	e9a8 <__aeabi_uidiv+0x100>
    e9a8:	b501      	push	{r0, lr}
    e9aa:	2000      	movs	r0, #0
    e9ac:	f000 f8f0 	bl	eb90 <__aeabi_idiv0>
    e9b0:	bd02      	pop	{r1, pc}
    e9b2:	46c0      	nop			; (mov r8, r8)

0000e9b4 <__aeabi_uidivmod>:
    e9b4:	2900      	cmp	r1, #0
    e9b6:	d0f7      	beq.n	e9a8 <__aeabi_uidiv+0x100>
    e9b8:	e776      	b.n	e8a8 <__aeabi_uidiv>
    e9ba:	4770      	bx	lr

0000e9bc <__aeabi_idiv>:
    e9bc:	4603      	mov	r3, r0
    e9be:	430b      	orrs	r3, r1
    e9c0:	d47f      	bmi.n	eac2 <__aeabi_idiv+0x106>
    e9c2:	2200      	movs	r2, #0
    e9c4:	0843      	lsrs	r3, r0, #1
    e9c6:	428b      	cmp	r3, r1
    e9c8:	d374      	bcc.n	eab4 <__aeabi_idiv+0xf8>
    e9ca:	0903      	lsrs	r3, r0, #4
    e9cc:	428b      	cmp	r3, r1
    e9ce:	d35f      	bcc.n	ea90 <__aeabi_idiv+0xd4>
    e9d0:	0a03      	lsrs	r3, r0, #8
    e9d2:	428b      	cmp	r3, r1
    e9d4:	d344      	bcc.n	ea60 <__aeabi_idiv+0xa4>
    e9d6:	0b03      	lsrs	r3, r0, #12
    e9d8:	428b      	cmp	r3, r1
    e9da:	d328      	bcc.n	ea2e <__aeabi_idiv+0x72>
    e9dc:	0c03      	lsrs	r3, r0, #16
    e9de:	428b      	cmp	r3, r1
    e9e0:	d30d      	bcc.n	e9fe <__aeabi_idiv+0x42>
    e9e2:	22ff      	movs	r2, #255	; 0xff
    e9e4:	0209      	lsls	r1, r1, #8
    e9e6:	ba12      	rev	r2, r2
    e9e8:	0c03      	lsrs	r3, r0, #16
    e9ea:	428b      	cmp	r3, r1
    e9ec:	d302      	bcc.n	e9f4 <__aeabi_idiv+0x38>
    e9ee:	1212      	asrs	r2, r2, #8
    e9f0:	0209      	lsls	r1, r1, #8
    e9f2:	d065      	beq.n	eac0 <__aeabi_idiv+0x104>
    e9f4:	0b03      	lsrs	r3, r0, #12
    e9f6:	428b      	cmp	r3, r1
    e9f8:	d319      	bcc.n	ea2e <__aeabi_idiv+0x72>
    e9fa:	e000      	b.n	e9fe <__aeabi_idiv+0x42>
    e9fc:	0a09      	lsrs	r1, r1, #8
    e9fe:	0bc3      	lsrs	r3, r0, #15
    ea00:	428b      	cmp	r3, r1
    ea02:	d301      	bcc.n	ea08 <__aeabi_idiv+0x4c>
    ea04:	03cb      	lsls	r3, r1, #15
    ea06:	1ac0      	subs	r0, r0, r3
    ea08:	4152      	adcs	r2, r2
    ea0a:	0b83      	lsrs	r3, r0, #14
    ea0c:	428b      	cmp	r3, r1
    ea0e:	d301      	bcc.n	ea14 <__aeabi_idiv+0x58>
    ea10:	038b      	lsls	r3, r1, #14
    ea12:	1ac0      	subs	r0, r0, r3
    ea14:	4152      	adcs	r2, r2
    ea16:	0b43      	lsrs	r3, r0, #13
    ea18:	428b      	cmp	r3, r1
    ea1a:	d301      	bcc.n	ea20 <__aeabi_idiv+0x64>
    ea1c:	034b      	lsls	r3, r1, #13
    ea1e:	1ac0      	subs	r0, r0, r3
    ea20:	4152      	adcs	r2, r2
    ea22:	0b03      	lsrs	r3, r0, #12
    ea24:	428b      	cmp	r3, r1
    ea26:	d301      	bcc.n	ea2c <__aeabi_idiv+0x70>
    ea28:	030b      	lsls	r3, r1, #12
    ea2a:	1ac0      	subs	r0, r0, r3
    ea2c:	4152      	adcs	r2, r2
    ea2e:	0ac3      	lsrs	r3, r0, #11
    ea30:	428b      	cmp	r3, r1
    ea32:	d301      	bcc.n	ea38 <__aeabi_idiv+0x7c>
    ea34:	02cb      	lsls	r3, r1, #11
    ea36:	1ac0      	subs	r0, r0, r3
    ea38:	4152      	adcs	r2, r2
    ea3a:	0a83      	lsrs	r3, r0, #10
    ea3c:	428b      	cmp	r3, r1
    ea3e:	d301      	bcc.n	ea44 <__aeabi_idiv+0x88>
    ea40:	028b      	lsls	r3, r1, #10
    ea42:	1ac0      	subs	r0, r0, r3
    ea44:	4152      	adcs	r2, r2
    ea46:	0a43      	lsrs	r3, r0, #9
    ea48:	428b      	cmp	r3, r1
    ea4a:	d301      	bcc.n	ea50 <__aeabi_idiv+0x94>
    ea4c:	024b      	lsls	r3, r1, #9
    ea4e:	1ac0      	subs	r0, r0, r3
    ea50:	4152      	adcs	r2, r2
    ea52:	0a03      	lsrs	r3, r0, #8
    ea54:	428b      	cmp	r3, r1
    ea56:	d301      	bcc.n	ea5c <__aeabi_idiv+0xa0>
    ea58:	020b      	lsls	r3, r1, #8
    ea5a:	1ac0      	subs	r0, r0, r3
    ea5c:	4152      	adcs	r2, r2
    ea5e:	d2cd      	bcs.n	e9fc <__aeabi_idiv+0x40>
    ea60:	09c3      	lsrs	r3, r0, #7
    ea62:	428b      	cmp	r3, r1
    ea64:	d301      	bcc.n	ea6a <__aeabi_idiv+0xae>
    ea66:	01cb      	lsls	r3, r1, #7
    ea68:	1ac0      	subs	r0, r0, r3
    ea6a:	4152      	adcs	r2, r2
    ea6c:	0983      	lsrs	r3, r0, #6
    ea6e:	428b      	cmp	r3, r1
    ea70:	d301      	bcc.n	ea76 <__aeabi_idiv+0xba>
    ea72:	018b      	lsls	r3, r1, #6
    ea74:	1ac0      	subs	r0, r0, r3
    ea76:	4152      	adcs	r2, r2
    ea78:	0943      	lsrs	r3, r0, #5
    ea7a:	428b      	cmp	r3, r1
    ea7c:	d301      	bcc.n	ea82 <__aeabi_idiv+0xc6>
    ea7e:	014b      	lsls	r3, r1, #5
    ea80:	1ac0      	subs	r0, r0, r3
    ea82:	4152      	adcs	r2, r2
    ea84:	0903      	lsrs	r3, r0, #4
    ea86:	428b      	cmp	r3, r1
    ea88:	d301      	bcc.n	ea8e <__aeabi_idiv+0xd2>
    ea8a:	010b      	lsls	r3, r1, #4
    ea8c:	1ac0      	subs	r0, r0, r3
    ea8e:	4152      	adcs	r2, r2
    ea90:	08c3      	lsrs	r3, r0, #3
    ea92:	428b      	cmp	r3, r1
    ea94:	d301      	bcc.n	ea9a <__aeabi_idiv+0xde>
    ea96:	00cb      	lsls	r3, r1, #3
    ea98:	1ac0      	subs	r0, r0, r3
    ea9a:	4152      	adcs	r2, r2
    ea9c:	0883      	lsrs	r3, r0, #2
    ea9e:	428b      	cmp	r3, r1
    eaa0:	d301      	bcc.n	eaa6 <__aeabi_idiv+0xea>
    eaa2:	008b      	lsls	r3, r1, #2
    eaa4:	1ac0      	subs	r0, r0, r3
    eaa6:	4152      	adcs	r2, r2
    eaa8:	0843      	lsrs	r3, r0, #1
    eaaa:	428b      	cmp	r3, r1
    eaac:	d301      	bcc.n	eab2 <__aeabi_idiv+0xf6>
    eaae:	004b      	lsls	r3, r1, #1
    eab0:	1ac0      	subs	r0, r0, r3
    eab2:	4152      	adcs	r2, r2
    eab4:	1a41      	subs	r1, r0, r1
    eab6:	d200      	bcs.n	eaba <__aeabi_idiv+0xfe>
    eab8:	4601      	mov	r1, r0
    eaba:	4152      	adcs	r2, r2
    eabc:	4610      	mov	r0, r2
    eabe:	4770      	bx	lr
    eac0:	e05d      	b.n	eb7e <__aeabi_idiv+0x1c2>
    eac2:	0fca      	lsrs	r2, r1, #31
    eac4:	d000      	beq.n	eac8 <__aeabi_idiv+0x10c>
    eac6:	4249      	negs	r1, r1
    eac8:	1003      	asrs	r3, r0, #32
    eaca:	d300      	bcc.n	eace <__aeabi_idiv+0x112>
    eacc:	4240      	negs	r0, r0
    eace:	4053      	eors	r3, r2
    ead0:	2200      	movs	r2, #0
    ead2:	469c      	mov	ip, r3
    ead4:	0903      	lsrs	r3, r0, #4
    ead6:	428b      	cmp	r3, r1
    ead8:	d32d      	bcc.n	eb36 <__aeabi_idiv+0x17a>
    eada:	0a03      	lsrs	r3, r0, #8
    eadc:	428b      	cmp	r3, r1
    eade:	d312      	bcc.n	eb06 <__aeabi_idiv+0x14a>
    eae0:	22fc      	movs	r2, #252	; 0xfc
    eae2:	0189      	lsls	r1, r1, #6
    eae4:	ba12      	rev	r2, r2
    eae6:	0a03      	lsrs	r3, r0, #8
    eae8:	428b      	cmp	r3, r1
    eaea:	d30c      	bcc.n	eb06 <__aeabi_idiv+0x14a>
    eaec:	0189      	lsls	r1, r1, #6
    eaee:	1192      	asrs	r2, r2, #6
    eaf0:	428b      	cmp	r3, r1
    eaf2:	d308      	bcc.n	eb06 <__aeabi_idiv+0x14a>
    eaf4:	0189      	lsls	r1, r1, #6
    eaf6:	1192      	asrs	r2, r2, #6
    eaf8:	428b      	cmp	r3, r1
    eafa:	d304      	bcc.n	eb06 <__aeabi_idiv+0x14a>
    eafc:	0189      	lsls	r1, r1, #6
    eafe:	d03a      	beq.n	eb76 <__aeabi_idiv+0x1ba>
    eb00:	1192      	asrs	r2, r2, #6
    eb02:	e000      	b.n	eb06 <__aeabi_idiv+0x14a>
    eb04:	0989      	lsrs	r1, r1, #6
    eb06:	09c3      	lsrs	r3, r0, #7
    eb08:	428b      	cmp	r3, r1
    eb0a:	d301      	bcc.n	eb10 <__aeabi_idiv+0x154>
    eb0c:	01cb      	lsls	r3, r1, #7
    eb0e:	1ac0      	subs	r0, r0, r3
    eb10:	4152      	adcs	r2, r2
    eb12:	0983      	lsrs	r3, r0, #6
    eb14:	428b      	cmp	r3, r1
    eb16:	d301      	bcc.n	eb1c <__aeabi_idiv+0x160>
    eb18:	018b      	lsls	r3, r1, #6
    eb1a:	1ac0      	subs	r0, r0, r3
    eb1c:	4152      	adcs	r2, r2
    eb1e:	0943      	lsrs	r3, r0, #5
    eb20:	428b      	cmp	r3, r1
    eb22:	d301      	bcc.n	eb28 <__aeabi_idiv+0x16c>
    eb24:	014b      	lsls	r3, r1, #5
    eb26:	1ac0      	subs	r0, r0, r3
    eb28:	4152      	adcs	r2, r2
    eb2a:	0903      	lsrs	r3, r0, #4
    eb2c:	428b      	cmp	r3, r1
    eb2e:	d301      	bcc.n	eb34 <__aeabi_idiv+0x178>
    eb30:	010b      	lsls	r3, r1, #4
    eb32:	1ac0      	subs	r0, r0, r3
    eb34:	4152      	adcs	r2, r2
    eb36:	08c3      	lsrs	r3, r0, #3
    eb38:	428b      	cmp	r3, r1
    eb3a:	d301      	bcc.n	eb40 <__aeabi_idiv+0x184>
    eb3c:	00cb      	lsls	r3, r1, #3
    eb3e:	1ac0      	subs	r0, r0, r3
    eb40:	4152      	adcs	r2, r2
    eb42:	0883      	lsrs	r3, r0, #2
    eb44:	428b      	cmp	r3, r1
    eb46:	d301      	bcc.n	eb4c <__aeabi_idiv+0x190>
    eb48:	008b      	lsls	r3, r1, #2
    eb4a:	1ac0      	subs	r0, r0, r3
    eb4c:	4152      	adcs	r2, r2
    eb4e:	d2d9      	bcs.n	eb04 <__aeabi_idiv+0x148>
    eb50:	0843      	lsrs	r3, r0, #1
    eb52:	428b      	cmp	r3, r1
    eb54:	d301      	bcc.n	eb5a <__aeabi_idiv+0x19e>
    eb56:	004b      	lsls	r3, r1, #1
    eb58:	1ac0      	subs	r0, r0, r3
    eb5a:	4152      	adcs	r2, r2
    eb5c:	1a41      	subs	r1, r0, r1
    eb5e:	d200      	bcs.n	eb62 <__aeabi_idiv+0x1a6>
    eb60:	4601      	mov	r1, r0
    eb62:	4663      	mov	r3, ip
    eb64:	4152      	adcs	r2, r2
    eb66:	105b      	asrs	r3, r3, #1
    eb68:	4610      	mov	r0, r2
    eb6a:	d301      	bcc.n	eb70 <__aeabi_idiv+0x1b4>
    eb6c:	4240      	negs	r0, r0
    eb6e:	2b00      	cmp	r3, #0
    eb70:	d500      	bpl.n	eb74 <__aeabi_idiv+0x1b8>
    eb72:	4249      	negs	r1, r1
    eb74:	4770      	bx	lr
    eb76:	4663      	mov	r3, ip
    eb78:	105b      	asrs	r3, r3, #1
    eb7a:	d300      	bcc.n	eb7e <__aeabi_idiv+0x1c2>
    eb7c:	4240      	negs	r0, r0
    eb7e:	b501      	push	{r0, lr}
    eb80:	2000      	movs	r0, #0
    eb82:	f000 f805 	bl	eb90 <__aeabi_idiv0>
    eb86:	bd02      	pop	{r1, pc}

0000eb88 <__aeabi_idivmod>:
    eb88:	2900      	cmp	r1, #0
    eb8a:	d0f8      	beq.n	eb7e <__aeabi_idiv+0x1c2>
    eb8c:	e716      	b.n	e9bc <__aeabi_idiv>
    eb8e:	4770      	bx	lr

0000eb90 <__aeabi_idiv0>:
    eb90:	4770      	bx	lr
    eb92:	46c0      	nop			; (mov r8, r8)

0000eb94 <__aeabi_uldivmod>:
    eb94:	2b00      	cmp	r3, #0
    eb96:	d111      	bne.n	ebbc <__aeabi_uldivmod+0x28>
    eb98:	2a00      	cmp	r2, #0
    eb9a:	d10f      	bne.n	ebbc <__aeabi_uldivmod+0x28>
    eb9c:	2900      	cmp	r1, #0
    eb9e:	d100      	bne.n	eba2 <__aeabi_uldivmod+0xe>
    eba0:	2800      	cmp	r0, #0
    eba2:	d002      	beq.n	ebaa <__aeabi_uldivmod+0x16>
    eba4:	2100      	movs	r1, #0
    eba6:	43c9      	mvns	r1, r1
    eba8:	1c08      	adds	r0, r1, #0
    ebaa:	b407      	push	{r0, r1, r2}
    ebac:	4802      	ldr	r0, [pc, #8]	; (ebb8 <__aeabi_uldivmod+0x24>)
    ebae:	a102      	add	r1, pc, #8	; (adr r1, ebb8 <__aeabi_uldivmod+0x24>)
    ebb0:	1840      	adds	r0, r0, r1
    ebb2:	9002      	str	r0, [sp, #8]
    ebb4:	bd03      	pop	{r0, r1, pc}
    ebb6:	46c0      	nop			; (mov r8, r8)
    ebb8:	ffffffd9 	.word	0xffffffd9
    ebbc:	b403      	push	{r0, r1}
    ebbe:	4668      	mov	r0, sp
    ebc0:	b501      	push	{r0, lr}
    ebc2:	9802      	ldr	r0, [sp, #8]
    ebc4:	f000 f832 	bl	ec2c <__udivmoddi4>
    ebc8:	9b01      	ldr	r3, [sp, #4]
    ebca:	469e      	mov	lr, r3
    ebcc:	b002      	add	sp, #8
    ebce:	bc0c      	pop	{r2, r3}
    ebd0:	4770      	bx	lr
    ebd2:	46c0      	nop			; (mov r8, r8)

0000ebd4 <__aeabi_lmul>:
    ebd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ebd6:	464f      	mov	r7, r9
    ebd8:	4646      	mov	r6, r8
    ebda:	b4c0      	push	{r6, r7}
    ebdc:	0416      	lsls	r6, r2, #16
    ebde:	0c36      	lsrs	r6, r6, #16
    ebe0:	4699      	mov	r9, r3
    ebe2:	0033      	movs	r3, r6
    ebe4:	0405      	lsls	r5, r0, #16
    ebe6:	0c2c      	lsrs	r4, r5, #16
    ebe8:	0c07      	lsrs	r7, r0, #16
    ebea:	0c15      	lsrs	r5, r2, #16
    ebec:	4363      	muls	r3, r4
    ebee:	437e      	muls	r6, r7
    ebf0:	436f      	muls	r7, r5
    ebf2:	4365      	muls	r5, r4
    ebf4:	0c1c      	lsrs	r4, r3, #16
    ebf6:	19ad      	adds	r5, r5, r6
    ebf8:	1964      	adds	r4, r4, r5
    ebfa:	469c      	mov	ip, r3
    ebfc:	42a6      	cmp	r6, r4
    ebfe:	d903      	bls.n	ec08 <__aeabi_lmul+0x34>
    ec00:	2380      	movs	r3, #128	; 0x80
    ec02:	025b      	lsls	r3, r3, #9
    ec04:	4698      	mov	r8, r3
    ec06:	4447      	add	r7, r8
    ec08:	4663      	mov	r3, ip
    ec0a:	0c25      	lsrs	r5, r4, #16
    ec0c:	19ef      	adds	r7, r5, r7
    ec0e:	041d      	lsls	r5, r3, #16
    ec10:	464b      	mov	r3, r9
    ec12:	434a      	muls	r2, r1
    ec14:	4343      	muls	r3, r0
    ec16:	0c2d      	lsrs	r5, r5, #16
    ec18:	0424      	lsls	r4, r4, #16
    ec1a:	1964      	adds	r4, r4, r5
    ec1c:	1899      	adds	r1, r3, r2
    ec1e:	19c9      	adds	r1, r1, r7
    ec20:	0020      	movs	r0, r4
    ec22:	bc0c      	pop	{r2, r3}
    ec24:	4690      	mov	r8, r2
    ec26:	4699      	mov	r9, r3
    ec28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ec2a:	46c0      	nop			; (mov r8, r8)

0000ec2c <__udivmoddi4>:
    ec2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ec2e:	464d      	mov	r5, r9
    ec30:	4656      	mov	r6, sl
    ec32:	4644      	mov	r4, r8
    ec34:	465f      	mov	r7, fp
    ec36:	b4f0      	push	{r4, r5, r6, r7}
    ec38:	4692      	mov	sl, r2
    ec3a:	b083      	sub	sp, #12
    ec3c:	0004      	movs	r4, r0
    ec3e:	000d      	movs	r5, r1
    ec40:	4699      	mov	r9, r3
    ec42:	428b      	cmp	r3, r1
    ec44:	d82f      	bhi.n	eca6 <__udivmoddi4+0x7a>
    ec46:	d02c      	beq.n	eca2 <__udivmoddi4+0x76>
    ec48:	4649      	mov	r1, r9
    ec4a:	4650      	mov	r0, sl
    ec4c:	f000 fb7c 	bl	f348 <__clzdi2>
    ec50:	0029      	movs	r1, r5
    ec52:	0006      	movs	r6, r0
    ec54:	0020      	movs	r0, r4
    ec56:	f000 fb77 	bl	f348 <__clzdi2>
    ec5a:	1a33      	subs	r3, r6, r0
    ec5c:	4698      	mov	r8, r3
    ec5e:	3b20      	subs	r3, #32
    ec60:	469b      	mov	fp, r3
    ec62:	d500      	bpl.n	ec66 <__udivmoddi4+0x3a>
    ec64:	e074      	b.n	ed50 <__udivmoddi4+0x124>
    ec66:	4653      	mov	r3, sl
    ec68:	465a      	mov	r2, fp
    ec6a:	4093      	lsls	r3, r2
    ec6c:	001f      	movs	r7, r3
    ec6e:	4653      	mov	r3, sl
    ec70:	4642      	mov	r2, r8
    ec72:	4093      	lsls	r3, r2
    ec74:	001e      	movs	r6, r3
    ec76:	42af      	cmp	r7, r5
    ec78:	d829      	bhi.n	ecce <__udivmoddi4+0xa2>
    ec7a:	d026      	beq.n	ecca <__udivmoddi4+0x9e>
    ec7c:	465b      	mov	r3, fp
    ec7e:	1ba4      	subs	r4, r4, r6
    ec80:	41bd      	sbcs	r5, r7
    ec82:	2b00      	cmp	r3, #0
    ec84:	da00      	bge.n	ec88 <__udivmoddi4+0x5c>
    ec86:	e079      	b.n	ed7c <__udivmoddi4+0x150>
    ec88:	2200      	movs	r2, #0
    ec8a:	2300      	movs	r3, #0
    ec8c:	9200      	str	r2, [sp, #0]
    ec8e:	9301      	str	r3, [sp, #4]
    ec90:	2301      	movs	r3, #1
    ec92:	465a      	mov	r2, fp
    ec94:	4093      	lsls	r3, r2
    ec96:	9301      	str	r3, [sp, #4]
    ec98:	2301      	movs	r3, #1
    ec9a:	4642      	mov	r2, r8
    ec9c:	4093      	lsls	r3, r2
    ec9e:	9300      	str	r3, [sp, #0]
    eca0:	e019      	b.n	ecd6 <__udivmoddi4+0xaa>
    eca2:	4282      	cmp	r2, r0
    eca4:	d9d0      	bls.n	ec48 <__udivmoddi4+0x1c>
    eca6:	2200      	movs	r2, #0
    eca8:	2300      	movs	r3, #0
    ecaa:	9200      	str	r2, [sp, #0]
    ecac:	9301      	str	r3, [sp, #4]
    ecae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    ecb0:	2b00      	cmp	r3, #0
    ecb2:	d001      	beq.n	ecb8 <__udivmoddi4+0x8c>
    ecb4:	601c      	str	r4, [r3, #0]
    ecb6:	605d      	str	r5, [r3, #4]
    ecb8:	9800      	ldr	r0, [sp, #0]
    ecba:	9901      	ldr	r1, [sp, #4]
    ecbc:	b003      	add	sp, #12
    ecbe:	bc3c      	pop	{r2, r3, r4, r5}
    ecc0:	4690      	mov	r8, r2
    ecc2:	4699      	mov	r9, r3
    ecc4:	46a2      	mov	sl, r4
    ecc6:	46ab      	mov	fp, r5
    ecc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ecca:	42a3      	cmp	r3, r4
    eccc:	d9d6      	bls.n	ec7c <__udivmoddi4+0x50>
    ecce:	2200      	movs	r2, #0
    ecd0:	2300      	movs	r3, #0
    ecd2:	9200      	str	r2, [sp, #0]
    ecd4:	9301      	str	r3, [sp, #4]
    ecd6:	4643      	mov	r3, r8
    ecd8:	2b00      	cmp	r3, #0
    ecda:	d0e8      	beq.n	ecae <__udivmoddi4+0x82>
    ecdc:	07fb      	lsls	r3, r7, #31
    ecde:	0872      	lsrs	r2, r6, #1
    ece0:	431a      	orrs	r2, r3
    ece2:	4646      	mov	r6, r8
    ece4:	087b      	lsrs	r3, r7, #1
    ece6:	e00e      	b.n	ed06 <__udivmoddi4+0xda>
    ece8:	42ab      	cmp	r3, r5
    ecea:	d101      	bne.n	ecf0 <__udivmoddi4+0xc4>
    ecec:	42a2      	cmp	r2, r4
    ecee:	d80c      	bhi.n	ed0a <__udivmoddi4+0xde>
    ecf0:	1aa4      	subs	r4, r4, r2
    ecf2:	419d      	sbcs	r5, r3
    ecf4:	2001      	movs	r0, #1
    ecf6:	1924      	adds	r4, r4, r4
    ecf8:	416d      	adcs	r5, r5
    ecfa:	2100      	movs	r1, #0
    ecfc:	3e01      	subs	r6, #1
    ecfe:	1824      	adds	r4, r4, r0
    ed00:	414d      	adcs	r5, r1
    ed02:	2e00      	cmp	r6, #0
    ed04:	d006      	beq.n	ed14 <__udivmoddi4+0xe8>
    ed06:	42ab      	cmp	r3, r5
    ed08:	d9ee      	bls.n	ece8 <__udivmoddi4+0xbc>
    ed0a:	3e01      	subs	r6, #1
    ed0c:	1924      	adds	r4, r4, r4
    ed0e:	416d      	adcs	r5, r5
    ed10:	2e00      	cmp	r6, #0
    ed12:	d1f8      	bne.n	ed06 <__udivmoddi4+0xda>
    ed14:	465b      	mov	r3, fp
    ed16:	9800      	ldr	r0, [sp, #0]
    ed18:	9901      	ldr	r1, [sp, #4]
    ed1a:	1900      	adds	r0, r0, r4
    ed1c:	4169      	adcs	r1, r5
    ed1e:	2b00      	cmp	r3, #0
    ed20:	db22      	blt.n	ed68 <__udivmoddi4+0x13c>
    ed22:	002b      	movs	r3, r5
    ed24:	465a      	mov	r2, fp
    ed26:	40d3      	lsrs	r3, r2
    ed28:	002a      	movs	r2, r5
    ed2a:	4644      	mov	r4, r8
    ed2c:	40e2      	lsrs	r2, r4
    ed2e:	001c      	movs	r4, r3
    ed30:	465b      	mov	r3, fp
    ed32:	0015      	movs	r5, r2
    ed34:	2b00      	cmp	r3, #0
    ed36:	db2c      	blt.n	ed92 <__udivmoddi4+0x166>
    ed38:	0026      	movs	r6, r4
    ed3a:	409e      	lsls	r6, r3
    ed3c:	0033      	movs	r3, r6
    ed3e:	0026      	movs	r6, r4
    ed40:	4647      	mov	r7, r8
    ed42:	40be      	lsls	r6, r7
    ed44:	0032      	movs	r2, r6
    ed46:	1a80      	subs	r0, r0, r2
    ed48:	4199      	sbcs	r1, r3
    ed4a:	9000      	str	r0, [sp, #0]
    ed4c:	9101      	str	r1, [sp, #4]
    ed4e:	e7ae      	b.n	ecae <__udivmoddi4+0x82>
    ed50:	4642      	mov	r2, r8
    ed52:	2320      	movs	r3, #32
    ed54:	1a9b      	subs	r3, r3, r2
    ed56:	4652      	mov	r2, sl
    ed58:	40da      	lsrs	r2, r3
    ed5a:	4641      	mov	r1, r8
    ed5c:	0013      	movs	r3, r2
    ed5e:	464a      	mov	r2, r9
    ed60:	408a      	lsls	r2, r1
    ed62:	0017      	movs	r7, r2
    ed64:	431f      	orrs	r7, r3
    ed66:	e782      	b.n	ec6e <__udivmoddi4+0x42>
    ed68:	4642      	mov	r2, r8
    ed6a:	2320      	movs	r3, #32
    ed6c:	1a9b      	subs	r3, r3, r2
    ed6e:	002a      	movs	r2, r5
    ed70:	4646      	mov	r6, r8
    ed72:	409a      	lsls	r2, r3
    ed74:	0023      	movs	r3, r4
    ed76:	40f3      	lsrs	r3, r6
    ed78:	4313      	orrs	r3, r2
    ed7a:	e7d5      	b.n	ed28 <__udivmoddi4+0xfc>
    ed7c:	4642      	mov	r2, r8
    ed7e:	2320      	movs	r3, #32
    ed80:	2100      	movs	r1, #0
    ed82:	1a9b      	subs	r3, r3, r2
    ed84:	2200      	movs	r2, #0
    ed86:	9100      	str	r1, [sp, #0]
    ed88:	9201      	str	r2, [sp, #4]
    ed8a:	2201      	movs	r2, #1
    ed8c:	40da      	lsrs	r2, r3
    ed8e:	9201      	str	r2, [sp, #4]
    ed90:	e782      	b.n	ec98 <__udivmoddi4+0x6c>
    ed92:	4642      	mov	r2, r8
    ed94:	2320      	movs	r3, #32
    ed96:	0026      	movs	r6, r4
    ed98:	1a9b      	subs	r3, r3, r2
    ed9a:	40de      	lsrs	r6, r3
    ed9c:	002f      	movs	r7, r5
    ed9e:	46b4      	mov	ip, r6
    eda0:	4097      	lsls	r7, r2
    eda2:	4666      	mov	r6, ip
    eda4:	003b      	movs	r3, r7
    eda6:	4333      	orrs	r3, r6
    eda8:	e7c9      	b.n	ed3e <__udivmoddi4+0x112>
    edaa:	46c0      	nop			; (mov r8, r8)

0000edac <__aeabi_dmul>:
    edac:	b5f0      	push	{r4, r5, r6, r7, lr}
    edae:	465f      	mov	r7, fp
    edb0:	4656      	mov	r6, sl
    edb2:	464d      	mov	r5, r9
    edb4:	4644      	mov	r4, r8
    edb6:	b4f0      	push	{r4, r5, r6, r7}
    edb8:	030d      	lsls	r5, r1, #12
    edba:	4699      	mov	r9, r3
    edbc:	004e      	lsls	r6, r1, #1
    edbe:	0b2b      	lsrs	r3, r5, #12
    edc0:	b087      	sub	sp, #28
    edc2:	0007      	movs	r7, r0
    edc4:	4692      	mov	sl, r2
    edc6:	4680      	mov	r8, r0
    edc8:	469b      	mov	fp, r3
    edca:	0d76      	lsrs	r6, r6, #21
    edcc:	0fcc      	lsrs	r4, r1, #31
    edce:	2e00      	cmp	r6, #0
    edd0:	d069      	beq.n	eea6 <__aeabi_dmul+0xfa>
    edd2:	4b6d      	ldr	r3, [pc, #436]	; (ef88 <__aeabi_dmul+0x1dc>)
    edd4:	429e      	cmp	r6, r3
    edd6:	d035      	beq.n	ee44 <__aeabi_dmul+0x98>
    edd8:	465b      	mov	r3, fp
    edda:	2280      	movs	r2, #128	; 0x80
    eddc:	00dd      	lsls	r5, r3, #3
    edde:	0412      	lsls	r2, r2, #16
    ede0:	0f43      	lsrs	r3, r0, #29
    ede2:	4313      	orrs	r3, r2
    ede4:	432b      	orrs	r3, r5
    ede6:	469b      	mov	fp, r3
    ede8:	00c3      	lsls	r3, r0, #3
    edea:	4698      	mov	r8, r3
    edec:	4b67      	ldr	r3, [pc, #412]	; (ef8c <__aeabi_dmul+0x1e0>)
    edee:	2700      	movs	r7, #0
    edf0:	469c      	mov	ip, r3
    edf2:	2300      	movs	r3, #0
    edf4:	4466      	add	r6, ip
    edf6:	9301      	str	r3, [sp, #4]
    edf8:	464a      	mov	r2, r9
    edfa:	0315      	lsls	r5, r2, #12
    edfc:	0050      	lsls	r0, r2, #1
    edfe:	0fd2      	lsrs	r2, r2, #31
    ee00:	4653      	mov	r3, sl
    ee02:	0b2d      	lsrs	r5, r5, #12
    ee04:	0d40      	lsrs	r0, r0, #21
    ee06:	4691      	mov	r9, r2
    ee08:	d100      	bne.n	ee0c <__aeabi_dmul+0x60>
    ee0a:	e076      	b.n	eefa <__aeabi_dmul+0x14e>
    ee0c:	4a5e      	ldr	r2, [pc, #376]	; (ef88 <__aeabi_dmul+0x1dc>)
    ee0e:	4290      	cmp	r0, r2
    ee10:	d06c      	beq.n	eeec <__aeabi_dmul+0x140>
    ee12:	2280      	movs	r2, #128	; 0x80
    ee14:	0f5b      	lsrs	r3, r3, #29
    ee16:	0412      	lsls	r2, r2, #16
    ee18:	4313      	orrs	r3, r2
    ee1a:	4a5c      	ldr	r2, [pc, #368]	; (ef8c <__aeabi_dmul+0x1e0>)
    ee1c:	00ed      	lsls	r5, r5, #3
    ee1e:	4694      	mov	ip, r2
    ee20:	431d      	orrs	r5, r3
    ee22:	4653      	mov	r3, sl
    ee24:	2200      	movs	r2, #0
    ee26:	00db      	lsls	r3, r3, #3
    ee28:	4460      	add	r0, ip
    ee2a:	4649      	mov	r1, r9
    ee2c:	1836      	adds	r6, r6, r0
    ee2e:	1c70      	adds	r0, r6, #1
    ee30:	4061      	eors	r1, r4
    ee32:	9002      	str	r0, [sp, #8]
    ee34:	4317      	orrs	r7, r2
    ee36:	2f0f      	cmp	r7, #15
    ee38:	d900      	bls.n	ee3c <__aeabi_dmul+0x90>
    ee3a:	e0af      	b.n	ef9c <__aeabi_dmul+0x1f0>
    ee3c:	4854      	ldr	r0, [pc, #336]	; (ef90 <__aeabi_dmul+0x1e4>)
    ee3e:	00bf      	lsls	r7, r7, #2
    ee40:	59c7      	ldr	r7, [r0, r7]
    ee42:	46bf      	mov	pc, r7
    ee44:	465b      	mov	r3, fp
    ee46:	431f      	orrs	r7, r3
    ee48:	d000      	beq.n	ee4c <__aeabi_dmul+0xa0>
    ee4a:	e088      	b.n	ef5e <__aeabi_dmul+0x1b2>
    ee4c:	2300      	movs	r3, #0
    ee4e:	469b      	mov	fp, r3
    ee50:	4698      	mov	r8, r3
    ee52:	3302      	adds	r3, #2
    ee54:	2708      	movs	r7, #8
    ee56:	9301      	str	r3, [sp, #4]
    ee58:	e7ce      	b.n	edf8 <__aeabi_dmul+0x4c>
    ee5a:	4649      	mov	r1, r9
    ee5c:	2a02      	cmp	r2, #2
    ee5e:	d06a      	beq.n	ef36 <__aeabi_dmul+0x18a>
    ee60:	2a03      	cmp	r2, #3
    ee62:	d100      	bne.n	ee66 <__aeabi_dmul+0xba>
    ee64:	e209      	b.n	f27a <__aeabi_dmul+0x4ce>
    ee66:	2a01      	cmp	r2, #1
    ee68:	d000      	beq.n	ee6c <__aeabi_dmul+0xc0>
    ee6a:	e1bb      	b.n	f1e4 <__aeabi_dmul+0x438>
    ee6c:	4011      	ands	r1, r2
    ee6e:	2200      	movs	r2, #0
    ee70:	2300      	movs	r3, #0
    ee72:	2500      	movs	r5, #0
    ee74:	4690      	mov	r8, r2
    ee76:	b2cc      	uxtb	r4, r1
    ee78:	2100      	movs	r1, #0
    ee7a:	032d      	lsls	r5, r5, #12
    ee7c:	0d0a      	lsrs	r2, r1, #20
    ee7e:	0512      	lsls	r2, r2, #20
    ee80:	0b2d      	lsrs	r5, r5, #12
    ee82:	4315      	orrs	r5, r2
    ee84:	4a43      	ldr	r2, [pc, #268]	; (ef94 <__aeabi_dmul+0x1e8>)
    ee86:	051b      	lsls	r3, r3, #20
    ee88:	4015      	ands	r5, r2
    ee8a:	431d      	orrs	r5, r3
    ee8c:	006d      	lsls	r5, r5, #1
    ee8e:	07e4      	lsls	r4, r4, #31
    ee90:	086d      	lsrs	r5, r5, #1
    ee92:	4325      	orrs	r5, r4
    ee94:	4640      	mov	r0, r8
    ee96:	0029      	movs	r1, r5
    ee98:	b007      	add	sp, #28
    ee9a:	bc3c      	pop	{r2, r3, r4, r5}
    ee9c:	4690      	mov	r8, r2
    ee9e:	4699      	mov	r9, r3
    eea0:	46a2      	mov	sl, r4
    eea2:	46ab      	mov	fp, r5
    eea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    eea6:	4303      	orrs	r3, r0
    eea8:	d052      	beq.n	ef50 <__aeabi_dmul+0x1a4>
    eeaa:	465b      	mov	r3, fp
    eeac:	2b00      	cmp	r3, #0
    eeae:	d100      	bne.n	eeb2 <__aeabi_dmul+0x106>
    eeb0:	e18a      	b.n	f1c8 <__aeabi_dmul+0x41c>
    eeb2:	4658      	mov	r0, fp
    eeb4:	f000 fa2a 	bl	f30c <__clzsi2>
    eeb8:	0003      	movs	r3, r0
    eeba:	3b0b      	subs	r3, #11
    eebc:	2b1c      	cmp	r3, #28
    eebe:	dd00      	ble.n	eec2 <__aeabi_dmul+0x116>
    eec0:	e17b      	b.n	f1ba <__aeabi_dmul+0x40e>
    eec2:	221d      	movs	r2, #29
    eec4:	1ad3      	subs	r3, r2, r3
    eec6:	003a      	movs	r2, r7
    eec8:	0001      	movs	r1, r0
    eeca:	465d      	mov	r5, fp
    eecc:	40da      	lsrs	r2, r3
    eece:	3908      	subs	r1, #8
    eed0:	408d      	lsls	r5, r1
    eed2:	0013      	movs	r3, r2
    eed4:	408f      	lsls	r7, r1
    eed6:	432b      	orrs	r3, r5
    eed8:	469b      	mov	fp, r3
    eeda:	46b8      	mov	r8, r7
    eedc:	4b2e      	ldr	r3, [pc, #184]	; (ef98 <__aeabi_dmul+0x1ec>)
    eede:	2700      	movs	r7, #0
    eee0:	469c      	mov	ip, r3
    eee2:	2300      	movs	r3, #0
    eee4:	4460      	add	r0, ip
    eee6:	4246      	negs	r6, r0
    eee8:	9301      	str	r3, [sp, #4]
    eeea:	e785      	b.n	edf8 <__aeabi_dmul+0x4c>
    eeec:	4652      	mov	r2, sl
    eeee:	432a      	orrs	r2, r5
    eef0:	d12c      	bne.n	ef4c <__aeabi_dmul+0x1a0>
    eef2:	2500      	movs	r5, #0
    eef4:	2300      	movs	r3, #0
    eef6:	2202      	movs	r2, #2
    eef8:	e797      	b.n	ee2a <__aeabi_dmul+0x7e>
    eefa:	4652      	mov	r2, sl
    eefc:	432a      	orrs	r2, r5
    eefe:	d021      	beq.n	ef44 <__aeabi_dmul+0x198>
    ef00:	2d00      	cmp	r5, #0
    ef02:	d100      	bne.n	ef06 <__aeabi_dmul+0x15a>
    ef04:	e154      	b.n	f1b0 <__aeabi_dmul+0x404>
    ef06:	0028      	movs	r0, r5
    ef08:	f000 fa00 	bl	f30c <__clzsi2>
    ef0c:	0003      	movs	r3, r0
    ef0e:	3b0b      	subs	r3, #11
    ef10:	2b1c      	cmp	r3, #28
    ef12:	dd00      	ble.n	ef16 <__aeabi_dmul+0x16a>
    ef14:	e146      	b.n	f1a4 <__aeabi_dmul+0x3f8>
    ef16:	211d      	movs	r1, #29
    ef18:	1acb      	subs	r3, r1, r3
    ef1a:	4651      	mov	r1, sl
    ef1c:	0002      	movs	r2, r0
    ef1e:	40d9      	lsrs	r1, r3
    ef20:	4653      	mov	r3, sl
    ef22:	3a08      	subs	r2, #8
    ef24:	4095      	lsls	r5, r2
    ef26:	4093      	lsls	r3, r2
    ef28:	430d      	orrs	r5, r1
    ef2a:	4a1b      	ldr	r2, [pc, #108]	; (ef98 <__aeabi_dmul+0x1ec>)
    ef2c:	4694      	mov	ip, r2
    ef2e:	4460      	add	r0, ip
    ef30:	4240      	negs	r0, r0
    ef32:	2200      	movs	r2, #0
    ef34:	e779      	b.n	ee2a <__aeabi_dmul+0x7e>
    ef36:	2401      	movs	r4, #1
    ef38:	2200      	movs	r2, #0
    ef3a:	400c      	ands	r4, r1
    ef3c:	4b12      	ldr	r3, [pc, #72]	; (ef88 <__aeabi_dmul+0x1dc>)
    ef3e:	2500      	movs	r5, #0
    ef40:	4690      	mov	r8, r2
    ef42:	e799      	b.n	ee78 <__aeabi_dmul+0xcc>
    ef44:	2500      	movs	r5, #0
    ef46:	2300      	movs	r3, #0
    ef48:	2201      	movs	r2, #1
    ef4a:	e76e      	b.n	ee2a <__aeabi_dmul+0x7e>
    ef4c:	2203      	movs	r2, #3
    ef4e:	e76c      	b.n	ee2a <__aeabi_dmul+0x7e>
    ef50:	2300      	movs	r3, #0
    ef52:	469b      	mov	fp, r3
    ef54:	4698      	mov	r8, r3
    ef56:	3301      	adds	r3, #1
    ef58:	2704      	movs	r7, #4
    ef5a:	9301      	str	r3, [sp, #4]
    ef5c:	e74c      	b.n	edf8 <__aeabi_dmul+0x4c>
    ef5e:	2303      	movs	r3, #3
    ef60:	270c      	movs	r7, #12
    ef62:	9301      	str	r3, [sp, #4]
    ef64:	e748      	b.n	edf8 <__aeabi_dmul+0x4c>
    ef66:	2300      	movs	r3, #0
    ef68:	2580      	movs	r5, #128	; 0x80
    ef6a:	4698      	mov	r8, r3
    ef6c:	2400      	movs	r4, #0
    ef6e:	032d      	lsls	r5, r5, #12
    ef70:	4b05      	ldr	r3, [pc, #20]	; (ef88 <__aeabi_dmul+0x1dc>)
    ef72:	e781      	b.n	ee78 <__aeabi_dmul+0xcc>
    ef74:	465d      	mov	r5, fp
    ef76:	4643      	mov	r3, r8
    ef78:	9a01      	ldr	r2, [sp, #4]
    ef7a:	e76f      	b.n	ee5c <__aeabi_dmul+0xb0>
    ef7c:	465d      	mov	r5, fp
    ef7e:	4643      	mov	r3, r8
    ef80:	0021      	movs	r1, r4
    ef82:	9a01      	ldr	r2, [sp, #4]
    ef84:	e76a      	b.n	ee5c <__aeabi_dmul+0xb0>
    ef86:	46c0      	nop			; (mov r8, r8)
    ef88:	000007ff 	.word	0x000007ff
    ef8c:	fffffc01 	.word	0xfffffc01
    ef90:	000122c4 	.word	0x000122c4
    ef94:	800fffff 	.word	0x800fffff
    ef98:	000003f3 	.word	0x000003f3
    ef9c:	4642      	mov	r2, r8
    ef9e:	0c12      	lsrs	r2, r2, #16
    efa0:	4691      	mov	r9, r2
    efa2:	0c1a      	lsrs	r2, r3, #16
    efa4:	4694      	mov	ip, r2
    efa6:	4642      	mov	r2, r8
    efa8:	0417      	lsls	r7, r2, #16
    efaa:	464a      	mov	r2, r9
    efac:	041b      	lsls	r3, r3, #16
    efae:	0c1b      	lsrs	r3, r3, #16
    efb0:	435a      	muls	r2, r3
    efb2:	4660      	mov	r0, ip
    efb4:	4690      	mov	r8, r2
    efb6:	464a      	mov	r2, r9
    efb8:	4342      	muls	r2, r0
    efba:	0010      	movs	r0, r2
    efbc:	9203      	str	r2, [sp, #12]
    efbe:	4662      	mov	r2, ip
    efc0:	001c      	movs	r4, r3
    efc2:	0c3f      	lsrs	r7, r7, #16
    efc4:	437a      	muls	r2, r7
    efc6:	437c      	muls	r4, r7
    efc8:	4442      	add	r2, r8
    efca:	9201      	str	r2, [sp, #4]
    efcc:	0c22      	lsrs	r2, r4, #16
    efce:	4692      	mov	sl, r2
    efd0:	9a01      	ldr	r2, [sp, #4]
    efd2:	4452      	add	r2, sl
    efd4:	4590      	cmp	r8, r2
    efd6:	d906      	bls.n	efe6 <__aeabi_dmul+0x23a>
    efd8:	4682      	mov	sl, r0
    efda:	2080      	movs	r0, #128	; 0x80
    efdc:	0240      	lsls	r0, r0, #9
    efde:	4680      	mov	r8, r0
    efe0:	44c2      	add	sl, r8
    efe2:	4650      	mov	r0, sl
    efe4:	9003      	str	r0, [sp, #12]
    efe6:	0c10      	lsrs	r0, r2, #16
    efe8:	9004      	str	r0, [sp, #16]
    efea:	4648      	mov	r0, r9
    efec:	0424      	lsls	r4, r4, #16
    efee:	0c24      	lsrs	r4, r4, #16
    eff0:	0412      	lsls	r2, r2, #16
    eff2:	1912      	adds	r2, r2, r4
    eff4:	9205      	str	r2, [sp, #20]
    eff6:	0c2a      	lsrs	r2, r5, #16
    eff8:	042d      	lsls	r5, r5, #16
    effa:	0c2d      	lsrs	r5, r5, #16
    effc:	4368      	muls	r0, r5
    effe:	002c      	movs	r4, r5
    f000:	4682      	mov	sl, r0
    f002:	4648      	mov	r0, r9
    f004:	437c      	muls	r4, r7
    f006:	4350      	muls	r0, r2
    f008:	4681      	mov	r9, r0
    f00a:	0c20      	lsrs	r0, r4, #16
    f00c:	4680      	mov	r8, r0
    f00e:	4357      	muls	r7, r2
    f010:	4457      	add	r7, sl
    f012:	4447      	add	r7, r8
    f014:	45ba      	cmp	sl, r7
    f016:	d903      	bls.n	f020 <__aeabi_dmul+0x274>
    f018:	2080      	movs	r0, #128	; 0x80
    f01a:	0240      	lsls	r0, r0, #9
    f01c:	4680      	mov	r8, r0
    f01e:	44c1      	add	r9, r8
    f020:	0c38      	lsrs	r0, r7, #16
    f022:	043f      	lsls	r7, r7, #16
    f024:	46b8      	mov	r8, r7
    f026:	4448      	add	r0, r9
    f028:	0424      	lsls	r4, r4, #16
    f02a:	0c24      	lsrs	r4, r4, #16
    f02c:	9001      	str	r0, [sp, #4]
    f02e:	9804      	ldr	r0, [sp, #16]
    f030:	44a0      	add	r8, r4
    f032:	4440      	add	r0, r8
    f034:	9004      	str	r0, [sp, #16]
    f036:	4658      	mov	r0, fp
    f038:	0c00      	lsrs	r0, r0, #16
    f03a:	4681      	mov	r9, r0
    f03c:	4658      	mov	r0, fp
    f03e:	0404      	lsls	r4, r0, #16
    f040:	0c20      	lsrs	r0, r4, #16
    f042:	4682      	mov	sl, r0
    f044:	0007      	movs	r7, r0
    f046:	4648      	mov	r0, r9
    f048:	435f      	muls	r7, r3
    f04a:	464c      	mov	r4, r9
    f04c:	4343      	muls	r3, r0
    f04e:	4660      	mov	r0, ip
    f050:	4360      	muls	r0, r4
    f052:	4664      	mov	r4, ip
    f054:	4683      	mov	fp, r0
    f056:	4650      	mov	r0, sl
    f058:	4344      	muls	r4, r0
    f05a:	0c38      	lsrs	r0, r7, #16
    f05c:	4684      	mov	ip, r0
    f05e:	18e4      	adds	r4, r4, r3
    f060:	4464      	add	r4, ip
    f062:	42a3      	cmp	r3, r4
    f064:	d903      	bls.n	f06e <__aeabi_dmul+0x2c2>
    f066:	2380      	movs	r3, #128	; 0x80
    f068:	025b      	lsls	r3, r3, #9
    f06a:	469c      	mov	ip, r3
    f06c:	44e3      	add	fp, ip
    f06e:	4648      	mov	r0, r9
    f070:	043f      	lsls	r7, r7, #16
    f072:	0c23      	lsrs	r3, r4, #16
    f074:	0c3f      	lsrs	r7, r7, #16
    f076:	0424      	lsls	r4, r4, #16
    f078:	19e4      	adds	r4, r4, r7
    f07a:	4657      	mov	r7, sl
    f07c:	4368      	muls	r0, r5
    f07e:	436f      	muls	r7, r5
    f080:	4684      	mov	ip, r0
    f082:	464d      	mov	r5, r9
    f084:	4650      	mov	r0, sl
    f086:	4355      	muls	r5, r2
    f088:	4342      	muls	r2, r0
    f08a:	0c38      	lsrs	r0, r7, #16
    f08c:	4681      	mov	r9, r0
    f08e:	4462      	add	r2, ip
    f090:	444a      	add	r2, r9
    f092:	445b      	add	r3, fp
    f094:	4594      	cmp	ip, r2
    f096:	d903      	bls.n	f0a0 <__aeabi_dmul+0x2f4>
    f098:	2080      	movs	r0, #128	; 0x80
    f09a:	0240      	lsls	r0, r0, #9
    f09c:	4684      	mov	ip, r0
    f09e:	4465      	add	r5, ip
    f0a0:	9803      	ldr	r0, [sp, #12]
    f0a2:	043f      	lsls	r7, r7, #16
    f0a4:	4683      	mov	fp, r0
    f0a6:	9804      	ldr	r0, [sp, #16]
    f0a8:	0c3f      	lsrs	r7, r7, #16
    f0aa:	4684      	mov	ip, r0
    f0ac:	44e3      	add	fp, ip
    f0ae:	45c3      	cmp	fp, r8
    f0b0:	4180      	sbcs	r0, r0
    f0b2:	4240      	negs	r0, r0
    f0b4:	4682      	mov	sl, r0
    f0b6:	0410      	lsls	r0, r2, #16
    f0b8:	4684      	mov	ip, r0
    f0ba:	9801      	ldr	r0, [sp, #4]
    f0bc:	4467      	add	r7, ip
    f0be:	4684      	mov	ip, r0
    f0c0:	4467      	add	r7, ip
    f0c2:	44a3      	add	fp, r4
    f0c4:	46bc      	mov	ip, r7
    f0c6:	45a3      	cmp	fp, r4
    f0c8:	41a4      	sbcs	r4, r4
    f0ca:	4699      	mov	r9, r3
    f0cc:	44d4      	add	ip, sl
    f0ce:	4264      	negs	r4, r4
    f0d0:	4287      	cmp	r7, r0
    f0d2:	41bf      	sbcs	r7, r7
    f0d4:	45d4      	cmp	ip, sl
    f0d6:	4180      	sbcs	r0, r0
    f0d8:	44e1      	add	r9, ip
    f0da:	46a0      	mov	r8, r4
    f0dc:	4599      	cmp	r9, r3
    f0de:	419b      	sbcs	r3, r3
    f0e0:	427f      	negs	r7, r7
    f0e2:	4240      	negs	r0, r0
    f0e4:	44c8      	add	r8, r9
    f0e6:	4307      	orrs	r7, r0
    f0e8:	0c12      	lsrs	r2, r2, #16
    f0ea:	18ba      	adds	r2, r7, r2
    f0ec:	45a0      	cmp	r8, r4
    f0ee:	41a4      	sbcs	r4, r4
    f0f0:	425f      	negs	r7, r3
    f0f2:	003b      	movs	r3, r7
    f0f4:	4264      	negs	r4, r4
    f0f6:	4323      	orrs	r3, r4
    f0f8:	18d7      	adds	r7, r2, r3
    f0fa:	4643      	mov	r3, r8
    f0fc:	197d      	adds	r5, r7, r5
    f0fe:	0ddb      	lsrs	r3, r3, #23
    f100:	026d      	lsls	r5, r5, #9
    f102:	431d      	orrs	r5, r3
    f104:	465b      	mov	r3, fp
    f106:	025a      	lsls	r2, r3, #9
    f108:	9b05      	ldr	r3, [sp, #20]
    f10a:	431a      	orrs	r2, r3
    f10c:	1e53      	subs	r3, r2, #1
    f10e:	419a      	sbcs	r2, r3
    f110:	465b      	mov	r3, fp
    f112:	0ddb      	lsrs	r3, r3, #23
    f114:	431a      	orrs	r2, r3
    f116:	4643      	mov	r3, r8
    f118:	025b      	lsls	r3, r3, #9
    f11a:	4313      	orrs	r3, r2
    f11c:	01ea      	lsls	r2, r5, #7
    f11e:	d507      	bpl.n	f130 <__aeabi_dmul+0x384>
    f120:	2201      	movs	r2, #1
    f122:	085c      	lsrs	r4, r3, #1
    f124:	4013      	ands	r3, r2
    f126:	4323      	orrs	r3, r4
    f128:	07ea      	lsls	r2, r5, #31
    f12a:	9e02      	ldr	r6, [sp, #8]
    f12c:	4313      	orrs	r3, r2
    f12e:	086d      	lsrs	r5, r5, #1
    f130:	4a57      	ldr	r2, [pc, #348]	; (f290 <__aeabi_dmul+0x4e4>)
    f132:	18b2      	adds	r2, r6, r2
    f134:	2a00      	cmp	r2, #0
    f136:	dd4b      	ble.n	f1d0 <__aeabi_dmul+0x424>
    f138:	0758      	lsls	r0, r3, #29
    f13a:	d009      	beq.n	f150 <__aeabi_dmul+0x3a4>
    f13c:	200f      	movs	r0, #15
    f13e:	4018      	ands	r0, r3
    f140:	2804      	cmp	r0, #4
    f142:	d005      	beq.n	f150 <__aeabi_dmul+0x3a4>
    f144:	1d18      	adds	r0, r3, #4
    f146:	4298      	cmp	r0, r3
    f148:	419b      	sbcs	r3, r3
    f14a:	425b      	negs	r3, r3
    f14c:	18ed      	adds	r5, r5, r3
    f14e:	0003      	movs	r3, r0
    f150:	01e8      	lsls	r0, r5, #7
    f152:	d504      	bpl.n	f15e <__aeabi_dmul+0x3b2>
    f154:	4a4f      	ldr	r2, [pc, #316]	; (f294 <__aeabi_dmul+0x4e8>)
    f156:	4015      	ands	r5, r2
    f158:	2280      	movs	r2, #128	; 0x80
    f15a:	00d2      	lsls	r2, r2, #3
    f15c:	18b2      	adds	r2, r6, r2
    f15e:	484e      	ldr	r0, [pc, #312]	; (f298 <__aeabi_dmul+0x4ec>)
    f160:	4282      	cmp	r2, r0
    f162:	dd00      	ble.n	f166 <__aeabi_dmul+0x3ba>
    f164:	e6e7      	b.n	ef36 <__aeabi_dmul+0x18a>
    f166:	2401      	movs	r4, #1
    f168:	08db      	lsrs	r3, r3, #3
    f16a:	0768      	lsls	r0, r5, #29
    f16c:	4318      	orrs	r0, r3
    f16e:	026d      	lsls	r5, r5, #9
    f170:	0553      	lsls	r3, r2, #21
    f172:	4680      	mov	r8, r0
    f174:	0b2d      	lsrs	r5, r5, #12
    f176:	0d5b      	lsrs	r3, r3, #21
    f178:	400c      	ands	r4, r1
    f17a:	e67d      	b.n	ee78 <__aeabi_dmul+0xcc>
    f17c:	2280      	movs	r2, #128	; 0x80
    f17e:	4659      	mov	r1, fp
    f180:	0312      	lsls	r2, r2, #12
    f182:	4211      	tst	r1, r2
    f184:	d008      	beq.n	f198 <__aeabi_dmul+0x3ec>
    f186:	4215      	tst	r5, r2
    f188:	d106      	bne.n	f198 <__aeabi_dmul+0x3ec>
    f18a:	4315      	orrs	r5, r2
    f18c:	032d      	lsls	r5, r5, #12
    f18e:	4698      	mov	r8, r3
    f190:	0b2d      	lsrs	r5, r5, #12
    f192:	464c      	mov	r4, r9
    f194:	4b41      	ldr	r3, [pc, #260]	; (f29c <__aeabi_dmul+0x4f0>)
    f196:	e66f      	b.n	ee78 <__aeabi_dmul+0xcc>
    f198:	465d      	mov	r5, fp
    f19a:	4315      	orrs	r5, r2
    f19c:	032d      	lsls	r5, r5, #12
    f19e:	0b2d      	lsrs	r5, r5, #12
    f1a0:	4b3e      	ldr	r3, [pc, #248]	; (f29c <__aeabi_dmul+0x4f0>)
    f1a2:	e669      	b.n	ee78 <__aeabi_dmul+0xcc>
    f1a4:	0003      	movs	r3, r0
    f1a6:	4655      	mov	r5, sl
    f1a8:	3b28      	subs	r3, #40	; 0x28
    f1aa:	409d      	lsls	r5, r3
    f1ac:	2300      	movs	r3, #0
    f1ae:	e6bc      	b.n	ef2a <__aeabi_dmul+0x17e>
    f1b0:	4650      	mov	r0, sl
    f1b2:	f000 f8ab 	bl	f30c <__clzsi2>
    f1b6:	3020      	adds	r0, #32
    f1b8:	e6a8      	b.n	ef0c <__aeabi_dmul+0x160>
    f1ba:	0003      	movs	r3, r0
    f1bc:	3b28      	subs	r3, #40	; 0x28
    f1be:	409f      	lsls	r7, r3
    f1c0:	2300      	movs	r3, #0
    f1c2:	46bb      	mov	fp, r7
    f1c4:	4698      	mov	r8, r3
    f1c6:	e689      	b.n	eedc <__aeabi_dmul+0x130>
    f1c8:	f000 f8a0 	bl	f30c <__clzsi2>
    f1cc:	3020      	adds	r0, #32
    f1ce:	e673      	b.n	eeb8 <__aeabi_dmul+0x10c>
    f1d0:	2401      	movs	r4, #1
    f1d2:	1aa6      	subs	r6, r4, r2
    f1d4:	2e38      	cmp	r6, #56	; 0x38
    f1d6:	dd07      	ble.n	f1e8 <__aeabi_dmul+0x43c>
    f1d8:	2200      	movs	r2, #0
    f1da:	400c      	ands	r4, r1
    f1dc:	2300      	movs	r3, #0
    f1de:	2500      	movs	r5, #0
    f1e0:	4690      	mov	r8, r2
    f1e2:	e649      	b.n	ee78 <__aeabi_dmul+0xcc>
    f1e4:	9e02      	ldr	r6, [sp, #8]
    f1e6:	e7a3      	b.n	f130 <__aeabi_dmul+0x384>
    f1e8:	2e1f      	cmp	r6, #31
    f1ea:	dc20      	bgt.n	f22e <__aeabi_dmul+0x482>
    f1ec:	2220      	movs	r2, #32
    f1ee:	002c      	movs	r4, r5
    f1f0:	0018      	movs	r0, r3
    f1f2:	1b92      	subs	r2, r2, r6
    f1f4:	40f0      	lsrs	r0, r6
    f1f6:	4094      	lsls	r4, r2
    f1f8:	4093      	lsls	r3, r2
    f1fa:	4304      	orrs	r4, r0
    f1fc:	1e58      	subs	r0, r3, #1
    f1fe:	4183      	sbcs	r3, r0
    f200:	431c      	orrs	r4, r3
    f202:	40f5      	lsrs	r5, r6
    f204:	0763      	lsls	r3, r4, #29
    f206:	d009      	beq.n	f21c <__aeabi_dmul+0x470>
    f208:	230f      	movs	r3, #15
    f20a:	4023      	ands	r3, r4
    f20c:	2b04      	cmp	r3, #4
    f20e:	d005      	beq.n	f21c <__aeabi_dmul+0x470>
    f210:	0023      	movs	r3, r4
    f212:	1d1c      	adds	r4, r3, #4
    f214:	429c      	cmp	r4, r3
    f216:	4192      	sbcs	r2, r2
    f218:	4252      	negs	r2, r2
    f21a:	18ad      	adds	r5, r5, r2
    f21c:	022b      	lsls	r3, r5, #8
    f21e:	d51f      	bpl.n	f260 <__aeabi_dmul+0x4b4>
    f220:	2401      	movs	r4, #1
    f222:	2200      	movs	r2, #0
    f224:	400c      	ands	r4, r1
    f226:	2301      	movs	r3, #1
    f228:	2500      	movs	r5, #0
    f22a:	4690      	mov	r8, r2
    f22c:	e624      	b.n	ee78 <__aeabi_dmul+0xcc>
    f22e:	201f      	movs	r0, #31
    f230:	002c      	movs	r4, r5
    f232:	4240      	negs	r0, r0
    f234:	1a82      	subs	r2, r0, r2
    f236:	40d4      	lsrs	r4, r2
    f238:	2e20      	cmp	r6, #32
    f23a:	d01c      	beq.n	f276 <__aeabi_dmul+0x4ca>
    f23c:	2240      	movs	r2, #64	; 0x40
    f23e:	1b96      	subs	r6, r2, r6
    f240:	40b5      	lsls	r5, r6
    f242:	432b      	orrs	r3, r5
    f244:	1e58      	subs	r0, r3, #1
    f246:	4183      	sbcs	r3, r0
    f248:	2007      	movs	r0, #7
    f24a:	4323      	orrs	r3, r4
    f24c:	4018      	ands	r0, r3
    f24e:	2500      	movs	r5, #0
    f250:	2800      	cmp	r0, #0
    f252:	d009      	beq.n	f268 <__aeabi_dmul+0x4bc>
    f254:	220f      	movs	r2, #15
    f256:	2500      	movs	r5, #0
    f258:	401a      	ands	r2, r3
    f25a:	001c      	movs	r4, r3
    f25c:	2a04      	cmp	r2, #4
    f25e:	d1d8      	bne.n	f212 <__aeabi_dmul+0x466>
    f260:	0023      	movs	r3, r4
    f262:	0768      	lsls	r0, r5, #29
    f264:	026d      	lsls	r5, r5, #9
    f266:	0b2d      	lsrs	r5, r5, #12
    f268:	2401      	movs	r4, #1
    f26a:	08db      	lsrs	r3, r3, #3
    f26c:	4303      	orrs	r3, r0
    f26e:	4698      	mov	r8, r3
    f270:	400c      	ands	r4, r1
    f272:	2300      	movs	r3, #0
    f274:	e600      	b.n	ee78 <__aeabi_dmul+0xcc>
    f276:	2500      	movs	r5, #0
    f278:	e7e3      	b.n	f242 <__aeabi_dmul+0x496>
    f27a:	2280      	movs	r2, #128	; 0x80
    f27c:	2401      	movs	r4, #1
    f27e:	0312      	lsls	r2, r2, #12
    f280:	4315      	orrs	r5, r2
    f282:	032d      	lsls	r5, r5, #12
    f284:	4698      	mov	r8, r3
    f286:	0b2d      	lsrs	r5, r5, #12
    f288:	400c      	ands	r4, r1
    f28a:	4b04      	ldr	r3, [pc, #16]	; (f29c <__aeabi_dmul+0x4f0>)
    f28c:	e5f4      	b.n	ee78 <__aeabi_dmul+0xcc>
    f28e:	46c0      	nop			; (mov r8, r8)
    f290:	000003ff 	.word	0x000003ff
    f294:	feffffff 	.word	0xfeffffff
    f298:	000007fe 	.word	0x000007fe
    f29c:	000007ff 	.word	0x000007ff

0000f2a0 <__aeabi_d2iz>:
    f2a0:	030b      	lsls	r3, r1, #12
    f2a2:	b530      	push	{r4, r5, lr}
    f2a4:	4d13      	ldr	r5, [pc, #76]	; (f2f4 <__aeabi_d2iz+0x54>)
    f2a6:	0b1a      	lsrs	r2, r3, #12
    f2a8:	004b      	lsls	r3, r1, #1
    f2aa:	0d5b      	lsrs	r3, r3, #21
    f2ac:	0fc9      	lsrs	r1, r1, #31
    f2ae:	2400      	movs	r4, #0
    f2b0:	42ab      	cmp	r3, r5
    f2b2:	dd11      	ble.n	f2d8 <__aeabi_d2iz+0x38>
    f2b4:	4c10      	ldr	r4, [pc, #64]	; (f2f8 <__aeabi_d2iz+0x58>)
    f2b6:	42a3      	cmp	r3, r4
    f2b8:	dc10      	bgt.n	f2dc <__aeabi_d2iz+0x3c>
    f2ba:	2480      	movs	r4, #128	; 0x80
    f2bc:	0364      	lsls	r4, r4, #13
    f2be:	4322      	orrs	r2, r4
    f2c0:	4c0e      	ldr	r4, [pc, #56]	; (f2fc <__aeabi_d2iz+0x5c>)
    f2c2:	1ae4      	subs	r4, r4, r3
    f2c4:	2c1f      	cmp	r4, #31
    f2c6:	dd0c      	ble.n	f2e2 <__aeabi_d2iz+0x42>
    f2c8:	480d      	ldr	r0, [pc, #52]	; (f300 <__aeabi_d2iz+0x60>)
    f2ca:	1ac3      	subs	r3, r0, r3
    f2cc:	40da      	lsrs	r2, r3
    f2ce:	0013      	movs	r3, r2
    f2d0:	425c      	negs	r4, r3
    f2d2:	2900      	cmp	r1, #0
    f2d4:	d100      	bne.n	f2d8 <__aeabi_d2iz+0x38>
    f2d6:	001c      	movs	r4, r3
    f2d8:	0020      	movs	r0, r4
    f2da:	bd30      	pop	{r4, r5, pc}
    f2dc:	4b09      	ldr	r3, [pc, #36]	; (f304 <__aeabi_d2iz+0x64>)
    f2de:	18cc      	adds	r4, r1, r3
    f2e0:	e7fa      	b.n	f2d8 <__aeabi_d2iz+0x38>
    f2e2:	40e0      	lsrs	r0, r4
    f2e4:	4c08      	ldr	r4, [pc, #32]	; (f308 <__aeabi_d2iz+0x68>)
    f2e6:	46a4      	mov	ip, r4
    f2e8:	4463      	add	r3, ip
    f2ea:	409a      	lsls	r2, r3
    f2ec:	0013      	movs	r3, r2
    f2ee:	4303      	orrs	r3, r0
    f2f0:	e7ee      	b.n	f2d0 <__aeabi_d2iz+0x30>
    f2f2:	46c0      	nop			; (mov r8, r8)
    f2f4:	000003fe 	.word	0x000003fe
    f2f8:	0000041d 	.word	0x0000041d
    f2fc:	00000433 	.word	0x00000433
    f300:	00000413 	.word	0x00000413
    f304:	7fffffff 	.word	0x7fffffff
    f308:	fffffbed 	.word	0xfffffbed

0000f30c <__clzsi2>:
    f30c:	211c      	movs	r1, #28
    f30e:	2301      	movs	r3, #1
    f310:	041b      	lsls	r3, r3, #16
    f312:	4298      	cmp	r0, r3
    f314:	d301      	bcc.n	f31a <__clzsi2+0xe>
    f316:	0c00      	lsrs	r0, r0, #16
    f318:	3910      	subs	r1, #16
    f31a:	0a1b      	lsrs	r3, r3, #8
    f31c:	4298      	cmp	r0, r3
    f31e:	d301      	bcc.n	f324 <__clzsi2+0x18>
    f320:	0a00      	lsrs	r0, r0, #8
    f322:	3908      	subs	r1, #8
    f324:	091b      	lsrs	r3, r3, #4
    f326:	4298      	cmp	r0, r3
    f328:	d301      	bcc.n	f32e <__clzsi2+0x22>
    f32a:	0900      	lsrs	r0, r0, #4
    f32c:	3904      	subs	r1, #4
    f32e:	a202      	add	r2, pc, #8	; (adr r2, f338 <__clzsi2+0x2c>)
    f330:	5c10      	ldrb	r0, [r2, r0]
    f332:	1840      	adds	r0, r0, r1
    f334:	4770      	bx	lr
    f336:	46c0      	nop			; (mov r8, r8)
    f338:	02020304 	.word	0x02020304
    f33c:	01010101 	.word	0x01010101
	...

0000f348 <__clzdi2>:
    f348:	b510      	push	{r4, lr}
    f34a:	2900      	cmp	r1, #0
    f34c:	d103      	bne.n	f356 <__clzdi2+0xe>
    f34e:	f7ff ffdd 	bl	f30c <__clzsi2>
    f352:	3020      	adds	r0, #32
    f354:	e002      	b.n	f35c <__clzdi2+0x14>
    f356:	1c08      	adds	r0, r1, #0
    f358:	f7ff ffd8 	bl	f30c <__clzsi2>
    f35c:	bd10      	pop	{r4, pc}
    f35e:	46c0      	nop			; (mov r8, r8)

0000f360 <__assert_func>:
    f360:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    f362:	001d      	movs	r5, r3
    f364:	4b0a      	ldr	r3, [pc, #40]	; (f390 <__assert_func+0x30>)
    f366:	0006      	movs	r6, r0
    f368:	681b      	ldr	r3, [r3, #0]
    f36a:	68d8      	ldr	r0, [r3, #12]
    f36c:	2a00      	cmp	r2, #0
    f36e:	d102      	bne.n	f376 <__assert_func+0x16>
    f370:	4c08      	ldr	r4, [pc, #32]	; (f394 <__assert_func+0x34>)
    f372:	0023      	movs	r3, r4
    f374:	e001      	b.n	f37a <__assert_func+0x1a>
    f376:	0013      	movs	r3, r2
    f378:	4c07      	ldr	r4, [pc, #28]	; (f398 <__assert_func+0x38>)
    f37a:	9302      	str	r3, [sp, #8]
    f37c:	9100      	str	r1, [sp, #0]
    f37e:	0033      	movs	r3, r6
    f380:	002a      	movs	r2, r5
    f382:	4906      	ldr	r1, [pc, #24]	; (f39c <__assert_func+0x3c>)
    f384:	9401      	str	r4, [sp, #4]
    f386:	f000 f811 	bl	f3ac <fiprintf>
    f38a:	f000 fe79 	bl	10080 <abort>
    f38e:	46c0      	nop			; (mov r8, r8)
    f390:	20000090 	.word	0x20000090
    f394:	0001233f 	.word	0x0001233f
    f398:	00012304 	.word	0x00012304
    f39c:	00012311 	.word	0x00012311

0000f3a0 <atoi>:
    f3a0:	b510      	push	{r4, lr}
    f3a2:	220a      	movs	r2, #10
    f3a4:	2100      	movs	r1, #0
    f3a6:	f000 fd91 	bl	fecc <strtol>
    f3aa:	bd10      	pop	{r4, pc}

0000f3ac <fiprintf>:
    f3ac:	b40e      	push	{r1, r2, r3}
    f3ae:	b503      	push	{r0, r1, lr}
    f3b0:	0001      	movs	r1, r0
    f3b2:	ab03      	add	r3, sp, #12
    f3b4:	4804      	ldr	r0, [pc, #16]	; (f3c8 <fiprintf+0x1c>)
    f3b6:	cb04      	ldmia	r3!, {r2}
    f3b8:	6800      	ldr	r0, [r0, #0]
    f3ba:	9301      	str	r3, [sp, #4]
    f3bc:	f000 f864 	bl	f488 <_vfiprintf_r>
    f3c0:	b002      	add	sp, #8
    f3c2:	bc08      	pop	{r3}
    f3c4:	b003      	add	sp, #12
    f3c6:	4718      	bx	r3
    f3c8:	20000090 	.word	0x20000090

0000f3cc <__libc_init_array>:
    f3cc:	4b0e      	ldr	r3, [pc, #56]	; (f408 <__libc_init_array+0x3c>)
    f3ce:	b570      	push	{r4, r5, r6, lr}
    f3d0:	2500      	movs	r5, #0
    f3d2:	001e      	movs	r6, r3
    f3d4:	4c0d      	ldr	r4, [pc, #52]	; (f40c <__libc_init_array+0x40>)
    f3d6:	1ae4      	subs	r4, r4, r3
    f3d8:	10a4      	asrs	r4, r4, #2
    f3da:	42a5      	cmp	r5, r4
    f3dc:	d004      	beq.n	f3e8 <__libc_init_array+0x1c>
    f3de:	00ab      	lsls	r3, r5, #2
    f3e0:	58f3      	ldr	r3, [r6, r3]
    f3e2:	4798      	blx	r3
    f3e4:	3501      	adds	r5, #1
    f3e6:	e7f8      	b.n	f3da <__libc_init_array+0xe>
    f3e8:	f003 f878 	bl	124dc <_init>
    f3ec:	4b08      	ldr	r3, [pc, #32]	; (f410 <__libc_init_array+0x44>)
    f3ee:	2500      	movs	r5, #0
    f3f0:	001e      	movs	r6, r3
    f3f2:	4c08      	ldr	r4, [pc, #32]	; (f414 <__libc_init_array+0x48>)
    f3f4:	1ae4      	subs	r4, r4, r3
    f3f6:	10a4      	asrs	r4, r4, #2
    f3f8:	42a5      	cmp	r5, r4
    f3fa:	d004      	beq.n	f406 <__libc_init_array+0x3a>
    f3fc:	00ab      	lsls	r3, r5, #2
    f3fe:	58f3      	ldr	r3, [r6, r3]
    f400:	4798      	blx	r3
    f402:	3501      	adds	r5, #1
    f404:	e7f8      	b.n	f3f8 <__libc_init_array+0x2c>
    f406:	bd70      	pop	{r4, r5, r6, pc}
    f408:	000124e8 	.word	0x000124e8
    f40c:	000124e8 	.word	0x000124e8
    f410:	000124e8 	.word	0x000124e8
    f414:	000124ec 	.word	0x000124ec

0000f418 <memcpy>:
    f418:	2300      	movs	r3, #0
    f41a:	b510      	push	{r4, lr}
    f41c:	429a      	cmp	r2, r3
    f41e:	d003      	beq.n	f428 <memcpy+0x10>
    f420:	5ccc      	ldrb	r4, [r1, r3]
    f422:	54c4      	strb	r4, [r0, r3]
    f424:	3301      	adds	r3, #1
    f426:	e7f9      	b.n	f41c <memcpy+0x4>
    f428:	bd10      	pop	{r4, pc}

0000f42a <memset>:
    f42a:	0003      	movs	r3, r0
    f42c:	1882      	adds	r2, r0, r2
    f42e:	4293      	cmp	r3, r2
    f430:	d002      	beq.n	f438 <memset+0xe>
    f432:	7019      	strb	r1, [r3, #0]
    f434:	3301      	adds	r3, #1
    f436:	e7fa      	b.n	f42e <memset+0x4>
    f438:	4770      	bx	lr

0000f43a <__sfputc_r>:
    f43a:	6893      	ldr	r3, [r2, #8]
    f43c:	b510      	push	{r4, lr}
    f43e:	3b01      	subs	r3, #1
    f440:	6093      	str	r3, [r2, #8]
    f442:	2b00      	cmp	r3, #0
    f444:	da05      	bge.n	f452 <__sfputc_r+0x18>
    f446:	6994      	ldr	r4, [r2, #24]
    f448:	42a3      	cmp	r3, r4
    f44a:	db08      	blt.n	f45e <__sfputc_r+0x24>
    f44c:	b2cb      	uxtb	r3, r1
    f44e:	2b0a      	cmp	r3, #10
    f450:	d005      	beq.n	f45e <__sfputc_r+0x24>
    f452:	6813      	ldr	r3, [r2, #0]
    f454:	1c58      	adds	r0, r3, #1
    f456:	6010      	str	r0, [r2, #0]
    f458:	7019      	strb	r1, [r3, #0]
    f45a:	b2c8      	uxtb	r0, r1
    f45c:	e001      	b.n	f462 <__sfputc_r+0x28>
    f45e:	f000 fd41 	bl	fee4 <__swbuf_r>
    f462:	bd10      	pop	{r4, pc}

0000f464 <__sfputs_r>:
    f464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f466:	0006      	movs	r6, r0
    f468:	000f      	movs	r7, r1
    f46a:	0014      	movs	r4, r2
    f46c:	18d5      	adds	r5, r2, r3
    f46e:	42ac      	cmp	r4, r5
    f470:	d008      	beq.n	f484 <__sfputs_r+0x20>
    f472:	7821      	ldrb	r1, [r4, #0]
    f474:	003a      	movs	r2, r7
    f476:	0030      	movs	r0, r6
    f478:	f7ff ffdf 	bl	f43a <__sfputc_r>
    f47c:	3401      	adds	r4, #1
    f47e:	1c43      	adds	r3, r0, #1
    f480:	d1f5      	bne.n	f46e <__sfputs_r+0xa>
    f482:	e000      	b.n	f486 <__sfputs_r+0x22>
    f484:	2000      	movs	r0, #0
    f486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f488 <_vfiprintf_r>:
    f488:	b5f0      	push	{r4, r5, r6, r7, lr}
    f48a:	b09f      	sub	sp, #124	; 0x7c
    f48c:	0006      	movs	r6, r0
    f48e:	000f      	movs	r7, r1
    f490:	9202      	str	r2, [sp, #8]
    f492:	9305      	str	r3, [sp, #20]
    f494:	2800      	cmp	r0, #0
    f496:	d004      	beq.n	f4a2 <_vfiprintf_r+0x1a>
    f498:	6983      	ldr	r3, [r0, #24]
    f49a:	2b00      	cmp	r3, #0
    f49c:	d101      	bne.n	f4a2 <_vfiprintf_r+0x1a>
    f49e:	f000 feeb 	bl	10278 <__sinit>
    f4a2:	4b7f      	ldr	r3, [pc, #508]	; (f6a0 <_vfiprintf_r+0x218>)
    f4a4:	429f      	cmp	r7, r3
    f4a6:	d101      	bne.n	f4ac <_vfiprintf_r+0x24>
    f4a8:	6877      	ldr	r7, [r6, #4]
    f4aa:	e008      	b.n	f4be <_vfiprintf_r+0x36>
    f4ac:	4b7d      	ldr	r3, [pc, #500]	; (f6a4 <_vfiprintf_r+0x21c>)
    f4ae:	429f      	cmp	r7, r3
    f4b0:	d101      	bne.n	f4b6 <_vfiprintf_r+0x2e>
    f4b2:	68b7      	ldr	r7, [r6, #8]
    f4b4:	e003      	b.n	f4be <_vfiprintf_r+0x36>
    f4b6:	4b7c      	ldr	r3, [pc, #496]	; (f6a8 <_vfiprintf_r+0x220>)
    f4b8:	429f      	cmp	r7, r3
    f4ba:	d100      	bne.n	f4be <_vfiprintf_r+0x36>
    f4bc:	68f7      	ldr	r7, [r6, #12]
    f4be:	89bb      	ldrh	r3, [r7, #12]
    f4c0:	071b      	lsls	r3, r3, #28
    f4c2:	d50a      	bpl.n	f4da <_vfiprintf_r+0x52>
    f4c4:	693b      	ldr	r3, [r7, #16]
    f4c6:	2b00      	cmp	r3, #0
    f4c8:	d007      	beq.n	f4da <_vfiprintf_r+0x52>
    f4ca:	2300      	movs	r3, #0
    f4cc:	ad06      	add	r5, sp, #24
    f4ce:	616b      	str	r3, [r5, #20]
    f4d0:	3320      	adds	r3, #32
    f4d2:	766b      	strb	r3, [r5, #25]
    f4d4:	3310      	adds	r3, #16
    f4d6:	76ab      	strb	r3, [r5, #26]
    f4d8:	e03d      	b.n	f556 <_vfiprintf_r+0xce>
    f4da:	0039      	movs	r1, r7
    f4dc:	0030      	movs	r0, r6
    f4de:	f000 fd59 	bl	ff94 <__swsetup_r>
    f4e2:	2800      	cmp	r0, #0
    f4e4:	d0f1      	beq.n	f4ca <_vfiprintf_r+0x42>
    f4e6:	2001      	movs	r0, #1
    f4e8:	4240      	negs	r0, r0
    f4ea:	e0d6      	b.n	f69a <_vfiprintf_r+0x212>
    f4ec:	9a05      	ldr	r2, [sp, #20]
    f4ee:	1d11      	adds	r1, r2, #4
    f4f0:	6812      	ldr	r2, [r2, #0]
    f4f2:	9105      	str	r1, [sp, #20]
    f4f4:	2a00      	cmp	r2, #0
    f4f6:	da00      	bge.n	f4fa <_vfiprintf_r+0x72>
    f4f8:	e07f      	b.n	f5fa <_vfiprintf_r+0x172>
    f4fa:	9209      	str	r2, [sp, #36]	; 0x24
    f4fc:	3401      	adds	r4, #1
    f4fe:	7823      	ldrb	r3, [r4, #0]
    f500:	2b2e      	cmp	r3, #46	; 0x2e
    f502:	d100      	bne.n	f506 <_vfiprintf_r+0x7e>
    f504:	e08d      	b.n	f622 <_vfiprintf_r+0x19a>
    f506:	7821      	ldrb	r1, [r4, #0]
    f508:	2203      	movs	r2, #3
    f50a:	4868      	ldr	r0, [pc, #416]	; (f6ac <_vfiprintf_r+0x224>)
    f50c:	f000 ffb6 	bl	1047c <memchr>
    f510:	2800      	cmp	r0, #0
    f512:	d007      	beq.n	f524 <_vfiprintf_r+0x9c>
    f514:	4b65      	ldr	r3, [pc, #404]	; (f6ac <_vfiprintf_r+0x224>)
    f516:	682a      	ldr	r2, [r5, #0]
    f518:	1ac0      	subs	r0, r0, r3
    f51a:	2340      	movs	r3, #64	; 0x40
    f51c:	4083      	lsls	r3, r0
    f51e:	4313      	orrs	r3, r2
    f520:	602b      	str	r3, [r5, #0]
    f522:	3401      	adds	r4, #1
    f524:	7821      	ldrb	r1, [r4, #0]
    f526:	1c63      	adds	r3, r4, #1
    f528:	2206      	movs	r2, #6
    f52a:	4861      	ldr	r0, [pc, #388]	; (f6b0 <_vfiprintf_r+0x228>)
    f52c:	9302      	str	r3, [sp, #8]
    f52e:	7629      	strb	r1, [r5, #24]
    f530:	f000 ffa4 	bl	1047c <memchr>
    f534:	2800      	cmp	r0, #0
    f536:	d100      	bne.n	f53a <_vfiprintf_r+0xb2>
    f538:	e09d      	b.n	f676 <_vfiprintf_r+0x1ee>
    f53a:	4b5e      	ldr	r3, [pc, #376]	; (f6b4 <_vfiprintf_r+0x22c>)
    f53c:	2b00      	cmp	r3, #0
    f53e:	d000      	beq.n	f542 <_vfiprintf_r+0xba>
    f540:	e090      	b.n	f664 <_vfiprintf_r+0x1dc>
    f542:	2207      	movs	r2, #7
    f544:	9b05      	ldr	r3, [sp, #20]
    f546:	3307      	adds	r3, #7
    f548:	4393      	bics	r3, r2
    f54a:	3308      	adds	r3, #8
    f54c:	9305      	str	r3, [sp, #20]
    f54e:	696b      	ldr	r3, [r5, #20]
    f550:	9a03      	ldr	r2, [sp, #12]
    f552:	189b      	adds	r3, r3, r2
    f554:	616b      	str	r3, [r5, #20]
    f556:	9c02      	ldr	r4, [sp, #8]
    f558:	7823      	ldrb	r3, [r4, #0]
    f55a:	2b00      	cmp	r3, #0
    f55c:	d104      	bne.n	f568 <_vfiprintf_r+0xe0>
    f55e:	9b02      	ldr	r3, [sp, #8]
    f560:	1ae3      	subs	r3, r4, r3
    f562:	9304      	str	r3, [sp, #16]
    f564:	d012      	beq.n	f58c <_vfiprintf_r+0x104>
    f566:	e003      	b.n	f570 <_vfiprintf_r+0xe8>
    f568:	2b25      	cmp	r3, #37	; 0x25
    f56a:	d0f8      	beq.n	f55e <_vfiprintf_r+0xd6>
    f56c:	3401      	adds	r4, #1
    f56e:	e7f3      	b.n	f558 <_vfiprintf_r+0xd0>
    f570:	9b04      	ldr	r3, [sp, #16]
    f572:	9a02      	ldr	r2, [sp, #8]
    f574:	0039      	movs	r1, r7
    f576:	0030      	movs	r0, r6
    f578:	f7ff ff74 	bl	f464 <__sfputs_r>
    f57c:	1c43      	adds	r3, r0, #1
    f57e:	d100      	bne.n	f582 <_vfiprintf_r+0xfa>
    f580:	e086      	b.n	f690 <_vfiprintf_r+0x208>
    f582:	696a      	ldr	r2, [r5, #20]
    f584:	9b04      	ldr	r3, [sp, #16]
    f586:	4694      	mov	ip, r2
    f588:	4463      	add	r3, ip
    f58a:	616b      	str	r3, [r5, #20]
    f58c:	7823      	ldrb	r3, [r4, #0]
    f58e:	2b00      	cmp	r3, #0
    f590:	d07e      	beq.n	f690 <_vfiprintf_r+0x208>
    f592:	2201      	movs	r2, #1
    f594:	2300      	movs	r3, #0
    f596:	4252      	negs	r2, r2
    f598:	606a      	str	r2, [r5, #4]
    f59a:	a902      	add	r1, sp, #8
    f59c:	3254      	adds	r2, #84	; 0x54
    f59e:	1852      	adds	r2, r2, r1
    f5a0:	3401      	adds	r4, #1
    f5a2:	602b      	str	r3, [r5, #0]
    f5a4:	60eb      	str	r3, [r5, #12]
    f5a6:	60ab      	str	r3, [r5, #8]
    f5a8:	7013      	strb	r3, [r2, #0]
    f5aa:	65ab      	str	r3, [r5, #88]	; 0x58
    f5ac:	7821      	ldrb	r1, [r4, #0]
    f5ae:	2205      	movs	r2, #5
    f5b0:	4841      	ldr	r0, [pc, #260]	; (f6b8 <_vfiprintf_r+0x230>)
    f5b2:	f000 ff63 	bl	1047c <memchr>
    f5b6:	2800      	cmp	r0, #0
    f5b8:	d008      	beq.n	f5cc <_vfiprintf_r+0x144>
    f5ba:	4b3f      	ldr	r3, [pc, #252]	; (f6b8 <_vfiprintf_r+0x230>)
    f5bc:	682a      	ldr	r2, [r5, #0]
    f5be:	1ac0      	subs	r0, r0, r3
    f5c0:	2301      	movs	r3, #1
    f5c2:	4083      	lsls	r3, r0
    f5c4:	4313      	orrs	r3, r2
    f5c6:	602b      	str	r3, [r5, #0]
    f5c8:	3401      	adds	r4, #1
    f5ca:	e7ef      	b.n	f5ac <_vfiprintf_r+0x124>
    f5cc:	682b      	ldr	r3, [r5, #0]
    f5ce:	06da      	lsls	r2, r3, #27
    f5d0:	d504      	bpl.n	f5dc <_vfiprintf_r+0x154>
    f5d2:	2253      	movs	r2, #83	; 0x53
    f5d4:	2120      	movs	r1, #32
    f5d6:	a802      	add	r0, sp, #8
    f5d8:	1812      	adds	r2, r2, r0
    f5da:	7011      	strb	r1, [r2, #0]
    f5dc:	071a      	lsls	r2, r3, #28
    f5de:	d504      	bpl.n	f5ea <_vfiprintf_r+0x162>
    f5e0:	2253      	movs	r2, #83	; 0x53
    f5e2:	212b      	movs	r1, #43	; 0x2b
    f5e4:	a802      	add	r0, sp, #8
    f5e6:	1812      	adds	r2, r2, r0
    f5e8:	7011      	strb	r1, [r2, #0]
    f5ea:	7822      	ldrb	r2, [r4, #0]
    f5ec:	2a2a      	cmp	r2, #42	; 0x2a
    f5ee:	d100      	bne.n	f5f2 <_vfiprintf_r+0x16a>
    f5f0:	e77c      	b.n	f4ec <_vfiprintf_r+0x64>
    f5f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f5f4:	2000      	movs	r0, #0
    f5f6:	210a      	movs	r1, #10
    f5f8:	e005      	b.n	f606 <_vfiprintf_r+0x17e>
    f5fa:	4252      	negs	r2, r2
    f5fc:	60ea      	str	r2, [r5, #12]
    f5fe:	2202      	movs	r2, #2
    f600:	4313      	orrs	r3, r2
    f602:	602b      	str	r3, [r5, #0]
    f604:	e77a      	b.n	f4fc <_vfiprintf_r+0x74>
    f606:	7822      	ldrb	r2, [r4, #0]
    f608:	3a30      	subs	r2, #48	; 0x30
    f60a:	2a09      	cmp	r2, #9
    f60c:	d804      	bhi.n	f618 <_vfiprintf_r+0x190>
    f60e:	434b      	muls	r3, r1
    f610:	3401      	adds	r4, #1
    f612:	189b      	adds	r3, r3, r2
    f614:	2001      	movs	r0, #1
    f616:	e7f6      	b.n	f606 <_vfiprintf_r+0x17e>
    f618:	2800      	cmp	r0, #0
    f61a:	d100      	bne.n	f61e <_vfiprintf_r+0x196>
    f61c:	e76f      	b.n	f4fe <_vfiprintf_r+0x76>
    f61e:	9309      	str	r3, [sp, #36]	; 0x24
    f620:	e76d      	b.n	f4fe <_vfiprintf_r+0x76>
    f622:	7863      	ldrb	r3, [r4, #1]
    f624:	2b2a      	cmp	r3, #42	; 0x2a
    f626:	d10a      	bne.n	f63e <_vfiprintf_r+0x1b6>
    f628:	9b05      	ldr	r3, [sp, #20]
    f62a:	3402      	adds	r4, #2
    f62c:	1d1a      	adds	r2, r3, #4
    f62e:	681b      	ldr	r3, [r3, #0]
    f630:	9205      	str	r2, [sp, #20]
    f632:	2b00      	cmp	r3, #0
    f634:	da01      	bge.n	f63a <_vfiprintf_r+0x1b2>
    f636:	2301      	movs	r3, #1
    f638:	425b      	negs	r3, r3
    f63a:	9307      	str	r3, [sp, #28]
    f63c:	e763      	b.n	f506 <_vfiprintf_r+0x7e>
    f63e:	2300      	movs	r3, #0
    f640:	200a      	movs	r0, #10
    f642:	001a      	movs	r2, r3
    f644:	3401      	adds	r4, #1
    f646:	606b      	str	r3, [r5, #4]
    f648:	7821      	ldrb	r1, [r4, #0]
    f64a:	3930      	subs	r1, #48	; 0x30
    f64c:	2909      	cmp	r1, #9
    f64e:	d804      	bhi.n	f65a <_vfiprintf_r+0x1d2>
    f650:	4342      	muls	r2, r0
    f652:	3401      	adds	r4, #1
    f654:	1852      	adds	r2, r2, r1
    f656:	2301      	movs	r3, #1
    f658:	e7f6      	b.n	f648 <_vfiprintf_r+0x1c0>
    f65a:	2b00      	cmp	r3, #0
    f65c:	d100      	bne.n	f660 <_vfiprintf_r+0x1d8>
    f65e:	e752      	b.n	f506 <_vfiprintf_r+0x7e>
    f660:	9207      	str	r2, [sp, #28]
    f662:	e750      	b.n	f506 <_vfiprintf_r+0x7e>
    f664:	ab05      	add	r3, sp, #20
    f666:	9300      	str	r3, [sp, #0]
    f668:	003a      	movs	r2, r7
    f66a:	4b14      	ldr	r3, [pc, #80]	; (f6bc <_vfiprintf_r+0x234>)
    f66c:	0029      	movs	r1, r5
    f66e:	0030      	movs	r0, r6
    f670:	e000      	b.n	f674 <_vfiprintf_r+0x1ec>
    f672:	bf00      	nop
    f674:	e007      	b.n	f686 <_vfiprintf_r+0x1fe>
    f676:	ab05      	add	r3, sp, #20
    f678:	9300      	str	r3, [sp, #0]
    f67a:	003a      	movs	r2, r7
    f67c:	4b0f      	ldr	r3, [pc, #60]	; (f6bc <_vfiprintf_r+0x234>)
    f67e:	0029      	movs	r1, r5
    f680:	0030      	movs	r0, r6
    f682:	f000 f88b 	bl	f79c <_printf_i>
    f686:	9003      	str	r0, [sp, #12]
    f688:	9b03      	ldr	r3, [sp, #12]
    f68a:	3301      	adds	r3, #1
    f68c:	d000      	beq.n	f690 <_vfiprintf_r+0x208>
    f68e:	e75e      	b.n	f54e <_vfiprintf_r+0xc6>
    f690:	89bb      	ldrh	r3, [r7, #12]
    f692:	065b      	lsls	r3, r3, #25
    f694:	d500      	bpl.n	f698 <_vfiprintf_r+0x210>
    f696:	e726      	b.n	f4e6 <_vfiprintf_r+0x5e>
    f698:	980b      	ldr	r0, [sp, #44]	; 0x2c
    f69a:	b01f      	add	sp, #124	; 0x7c
    f69c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f69e:	46c0      	nop			; (mov r8, r8)
    f6a0:	0001247c 	.word	0x0001247c
    f6a4:	0001249c 	.word	0x0001249c
    f6a8:	000124bc 	.word	0x000124bc
    f6ac:	0001234e 	.word	0x0001234e
    f6b0:	00012352 	.word	0x00012352
    f6b4:	00000000 	.word	0x00000000
    f6b8:	00012348 	.word	0x00012348
    f6bc:	0000f465 	.word	0x0000f465

0000f6c0 <_printf_common>:
    f6c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f6c2:	0017      	movs	r7, r2
    f6c4:	9301      	str	r3, [sp, #4]
    f6c6:	688a      	ldr	r2, [r1, #8]
    f6c8:	690b      	ldr	r3, [r1, #16]
    f6ca:	9000      	str	r0, [sp, #0]
    f6cc:	000c      	movs	r4, r1
    f6ce:	4293      	cmp	r3, r2
    f6d0:	da00      	bge.n	f6d4 <_printf_common+0x14>
    f6d2:	0013      	movs	r3, r2
    f6d4:	0022      	movs	r2, r4
    f6d6:	603b      	str	r3, [r7, #0]
    f6d8:	3243      	adds	r2, #67	; 0x43
    f6da:	7812      	ldrb	r2, [r2, #0]
    f6dc:	2a00      	cmp	r2, #0
    f6de:	d001      	beq.n	f6e4 <_printf_common+0x24>
    f6e0:	3301      	adds	r3, #1
    f6e2:	603b      	str	r3, [r7, #0]
    f6e4:	6823      	ldr	r3, [r4, #0]
    f6e6:	069b      	lsls	r3, r3, #26
    f6e8:	d502      	bpl.n	f6f0 <_printf_common+0x30>
    f6ea:	683b      	ldr	r3, [r7, #0]
    f6ec:	3302      	adds	r3, #2
    f6ee:	603b      	str	r3, [r7, #0]
    f6f0:	2506      	movs	r5, #6
    f6f2:	6823      	ldr	r3, [r4, #0]
    f6f4:	401d      	ands	r5, r3
    f6f6:	d01e      	beq.n	f736 <_printf_common+0x76>
    f6f8:	0023      	movs	r3, r4
    f6fa:	3343      	adds	r3, #67	; 0x43
    f6fc:	781b      	ldrb	r3, [r3, #0]
    f6fe:	1e5a      	subs	r2, r3, #1
    f700:	4193      	sbcs	r3, r2
    f702:	6822      	ldr	r2, [r4, #0]
    f704:	0692      	lsls	r2, r2, #26
    f706:	d51c      	bpl.n	f742 <_printf_common+0x82>
    f708:	2030      	movs	r0, #48	; 0x30
    f70a:	18e1      	adds	r1, r4, r3
    f70c:	3143      	adds	r1, #67	; 0x43
    f70e:	7008      	strb	r0, [r1, #0]
    f710:	0021      	movs	r1, r4
    f712:	1c5a      	adds	r2, r3, #1
    f714:	3145      	adds	r1, #69	; 0x45
    f716:	7809      	ldrb	r1, [r1, #0]
    f718:	18a2      	adds	r2, r4, r2
    f71a:	3243      	adds	r2, #67	; 0x43
    f71c:	3302      	adds	r3, #2
    f71e:	7011      	strb	r1, [r2, #0]
    f720:	e00f      	b.n	f742 <_printf_common+0x82>
    f722:	0022      	movs	r2, r4
    f724:	2301      	movs	r3, #1
    f726:	3219      	adds	r2, #25
    f728:	9901      	ldr	r1, [sp, #4]
    f72a:	9800      	ldr	r0, [sp, #0]
    f72c:	9e08      	ldr	r6, [sp, #32]
    f72e:	47b0      	blx	r6
    f730:	1c43      	adds	r3, r0, #1
    f732:	d00e      	beq.n	f752 <_printf_common+0x92>
    f734:	3501      	adds	r5, #1
    f736:	68e3      	ldr	r3, [r4, #12]
    f738:	683a      	ldr	r2, [r7, #0]
    f73a:	1a9b      	subs	r3, r3, r2
    f73c:	429d      	cmp	r5, r3
    f73e:	dbf0      	blt.n	f722 <_printf_common+0x62>
    f740:	e7da      	b.n	f6f8 <_printf_common+0x38>
    f742:	0022      	movs	r2, r4
    f744:	9901      	ldr	r1, [sp, #4]
    f746:	3243      	adds	r2, #67	; 0x43
    f748:	9800      	ldr	r0, [sp, #0]
    f74a:	9d08      	ldr	r5, [sp, #32]
    f74c:	47a8      	blx	r5
    f74e:	1c43      	adds	r3, r0, #1
    f750:	d102      	bne.n	f758 <_printf_common+0x98>
    f752:	2001      	movs	r0, #1
    f754:	4240      	negs	r0, r0
    f756:	e020      	b.n	f79a <_printf_common+0xda>
    f758:	2306      	movs	r3, #6
    f75a:	6820      	ldr	r0, [r4, #0]
    f75c:	68e1      	ldr	r1, [r4, #12]
    f75e:	683a      	ldr	r2, [r7, #0]
    f760:	4003      	ands	r3, r0
    f762:	2500      	movs	r5, #0
    f764:	2b04      	cmp	r3, #4
    f766:	d103      	bne.n	f770 <_printf_common+0xb0>
    f768:	1a8d      	subs	r5, r1, r2
    f76a:	43eb      	mvns	r3, r5
    f76c:	17db      	asrs	r3, r3, #31
    f76e:	401d      	ands	r5, r3
    f770:	68a3      	ldr	r3, [r4, #8]
    f772:	6922      	ldr	r2, [r4, #16]
    f774:	4293      	cmp	r3, r2
    f776:	dd01      	ble.n	f77c <_printf_common+0xbc>
    f778:	1a9b      	subs	r3, r3, r2
    f77a:	18ed      	adds	r5, r5, r3
    f77c:	2700      	movs	r7, #0
    f77e:	42bd      	cmp	r5, r7
    f780:	d00a      	beq.n	f798 <_printf_common+0xd8>
    f782:	0022      	movs	r2, r4
    f784:	2301      	movs	r3, #1
    f786:	321a      	adds	r2, #26
    f788:	9901      	ldr	r1, [sp, #4]
    f78a:	9800      	ldr	r0, [sp, #0]
    f78c:	9e08      	ldr	r6, [sp, #32]
    f78e:	47b0      	blx	r6
    f790:	1c43      	adds	r3, r0, #1
    f792:	d0de      	beq.n	f752 <_printf_common+0x92>
    f794:	3701      	adds	r7, #1
    f796:	e7f2      	b.n	f77e <_printf_common+0xbe>
    f798:	2000      	movs	r0, #0
    f79a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000f79c <_printf_i>:
    f79c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f79e:	b08b      	sub	sp, #44	; 0x2c
    f7a0:	9206      	str	r2, [sp, #24]
    f7a2:	000a      	movs	r2, r1
    f7a4:	3243      	adds	r2, #67	; 0x43
    f7a6:	9307      	str	r3, [sp, #28]
    f7a8:	9005      	str	r0, [sp, #20]
    f7aa:	9204      	str	r2, [sp, #16]
    f7ac:	7e0a      	ldrb	r2, [r1, #24]
    f7ae:	000c      	movs	r4, r1
    f7b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f7b2:	2a6e      	cmp	r2, #110	; 0x6e
    f7b4:	d100      	bne.n	f7b8 <_printf_i+0x1c>
    f7b6:	e0ab      	b.n	f910 <_printf_i+0x174>
    f7b8:	d811      	bhi.n	f7de <_printf_i+0x42>
    f7ba:	2a63      	cmp	r2, #99	; 0x63
    f7bc:	d022      	beq.n	f804 <_printf_i+0x68>
    f7be:	d809      	bhi.n	f7d4 <_printf_i+0x38>
    f7c0:	2a00      	cmp	r2, #0
    f7c2:	d100      	bne.n	f7c6 <_printf_i+0x2a>
    f7c4:	e0b5      	b.n	f932 <_printf_i+0x196>
    f7c6:	2a58      	cmp	r2, #88	; 0x58
    f7c8:	d000      	beq.n	f7cc <_printf_i+0x30>
    f7ca:	e0c5      	b.n	f958 <_printf_i+0x1bc>
    f7cc:	3145      	adds	r1, #69	; 0x45
    f7ce:	700a      	strb	r2, [r1, #0]
    f7d0:	4a81      	ldr	r2, [pc, #516]	; (f9d8 <_printf_i+0x23c>)
    f7d2:	e04f      	b.n	f874 <_printf_i+0xd8>
    f7d4:	2a64      	cmp	r2, #100	; 0x64
    f7d6:	d01d      	beq.n	f814 <_printf_i+0x78>
    f7d8:	2a69      	cmp	r2, #105	; 0x69
    f7da:	d01b      	beq.n	f814 <_printf_i+0x78>
    f7dc:	e0bc      	b.n	f958 <_printf_i+0x1bc>
    f7de:	2a73      	cmp	r2, #115	; 0x73
    f7e0:	d100      	bne.n	f7e4 <_printf_i+0x48>
    f7e2:	e0aa      	b.n	f93a <_printf_i+0x19e>
    f7e4:	d809      	bhi.n	f7fa <_printf_i+0x5e>
    f7e6:	2a6f      	cmp	r2, #111	; 0x6f
    f7e8:	d029      	beq.n	f83e <_printf_i+0xa2>
    f7ea:	2a70      	cmp	r2, #112	; 0x70
    f7ec:	d000      	beq.n	f7f0 <_printf_i+0x54>
    f7ee:	e0b3      	b.n	f958 <_printf_i+0x1bc>
    f7f0:	2220      	movs	r2, #32
    f7f2:	6809      	ldr	r1, [r1, #0]
    f7f4:	430a      	orrs	r2, r1
    f7f6:	6022      	str	r2, [r4, #0]
    f7f8:	e037      	b.n	f86a <_printf_i+0xce>
    f7fa:	2a75      	cmp	r2, #117	; 0x75
    f7fc:	d01f      	beq.n	f83e <_printf_i+0xa2>
    f7fe:	2a78      	cmp	r2, #120	; 0x78
    f800:	d033      	beq.n	f86a <_printf_i+0xce>
    f802:	e0a9      	b.n	f958 <_printf_i+0x1bc>
    f804:	000e      	movs	r6, r1
    f806:	681a      	ldr	r2, [r3, #0]
    f808:	3642      	adds	r6, #66	; 0x42
    f80a:	1d11      	adds	r1, r2, #4
    f80c:	6019      	str	r1, [r3, #0]
    f80e:	6813      	ldr	r3, [r2, #0]
    f810:	7033      	strb	r3, [r6, #0]
    f812:	e0a4      	b.n	f95e <_printf_i+0x1c2>
    f814:	6821      	ldr	r1, [r4, #0]
    f816:	681a      	ldr	r2, [r3, #0]
    f818:	0608      	lsls	r0, r1, #24
    f81a:	d406      	bmi.n	f82a <_printf_i+0x8e>
    f81c:	0649      	lsls	r1, r1, #25
    f81e:	d504      	bpl.n	f82a <_printf_i+0x8e>
    f820:	1d11      	adds	r1, r2, #4
    f822:	6019      	str	r1, [r3, #0]
    f824:	2300      	movs	r3, #0
    f826:	5ed5      	ldrsh	r5, [r2, r3]
    f828:	e002      	b.n	f830 <_printf_i+0x94>
    f82a:	1d11      	adds	r1, r2, #4
    f82c:	6019      	str	r1, [r3, #0]
    f82e:	6815      	ldr	r5, [r2, #0]
    f830:	2d00      	cmp	r5, #0
    f832:	da3b      	bge.n	f8ac <_printf_i+0x110>
    f834:	232d      	movs	r3, #45	; 0x2d
    f836:	9a04      	ldr	r2, [sp, #16]
    f838:	426d      	negs	r5, r5
    f83a:	7013      	strb	r3, [r2, #0]
    f83c:	e036      	b.n	f8ac <_printf_i+0x110>
    f83e:	6821      	ldr	r1, [r4, #0]
    f840:	681a      	ldr	r2, [r3, #0]
    f842:	0608      	lsls	r0, r1, #24
    f844:	d406      	bmi.n	f854 <_printf_i+0xb8>
    f846:	0649      	lsls	r1, r1, #25
    f848:	d504      	bpl.n	f854 <_printf_i+0xb8>
    f84a:	6815      	ldr	r5, [r2, #0]
    f84c:	1d11      	adds	r1, r2, #4
    f84e:	6019      	str	r1, [r3, #0]
    f850:	b2ad      	uxth	r5, r5
    f852:	e002      	b.n	f85a <_printf_i+0xbe>
    f854:	1d11      	adds	r1, r2, #4
    f856:	6019      	str	r1, [r3, #0]
    f858:	6815      	ldr	r5, [r2, #0]
    f85a:	4b5f      	ldr	r3, [pc, #380]	; (f9d8 <_printf_i+0x23c>)
    f85c:	7e22      	ldrb	r2, [r4, #24]
    f85e:	9303      	str	r3, [sp, #12]
    f860:	2708      	movs	r7, #8
    f862:	2a6f      	cmp	r2, #111	; 0x6f
    f864:	d01d      	beq.n	f8a2 <_printf_i+0x106>
    f866:	270a      	movs	r7, #10
    f868:	e01b      	b.n	f8a2 <_printf_i+0x106>
    f86a:	0022      	movs	r2, r4
    f86c:	2178      	movs	r1, #120	; 0x78
    f86e:	3245      	adds	r2, #69	; 0x45
    f870:	7011      	strb	r1, [r2, #0]
    f872:	4a5a      	ldr	r2, [pc, #360]	; (f9dc <_printf_i+0x240>)
    f874:	6819      	ldr	r1, [r3, #0]
    f876:	9203      	str	r2, [sp, #12]
    f878:	1d08      	adds	r0, r1, #4
    f87a:	6822      	ldr	r2, [r4, #0]
    f87c:	6018      	str	r0, [r3, #0]
    f87e:	680d      	ldr	r5, [r1, #0]
    f880:	0610      	lsls	r0, r2, #24
    f882:	d402      	bmi.n	f88a <_printf_i+0xee>
    f884:	0650      	lsls	r0, r2, #25
    f886:	d500      	bpl.n	f88a <_printf_i+0xee>
    f888:	b2ad      	uxth	r5, r5
    f88a:	07d3      	lsls	r3, r2, #31
    f88c:	d502      	bpl.n	f894 <_printf_i+0xf8>
    f88e:	2320      	movs	r3, #32
    f890:	431a      	orrs	r2, r3
    f892:	6022      	str	r2, [r4, #0]
    f894:	2710      	movs	r7, #16
    f896:	2d00      	cmp	r5, #0
    f898:	d103      	bne.n	f8a2 <_printf_i+0x106>
    f89a:	2320      	movs	r3, #32
    f89c:	6822      	ldr	r2, [r4, #0]
    f89e:	439a      	bics	r2, r3
    f8a0:	6022      	str	r2, [r4, #0]
    f8a2:	0023      	movs	r3, r4
    f8a4:	2200      	movs	r2, #0
    f8a6:	3343      	adds	r3, #67	; 0x43
    f8a8:	701a      	strb	r2, [r3, #0]
    f8aa:	e002      	b.n	f8b2 <_printf_i+0x116>
    f8ac:	270a      	movs	r7, #10
    f8ae:	4b4a      	ldr	r3, [pc, #296]	; (f9d8 <_printf_i+0x23c>)
    f8b0:	9303      	str	r3, [sp, #12]
    f8b2:	6863      	ldr	r3, [r4, #4]
    f8b4:	60a3      	str	r3, [r4, #8]
    f8b6:	2b00      	cmp	r3, #0
    f8b8:	db09      	blt.n	f8ce <_printf_i+0x132>
    f8ba:	2204      	movs	r2, #4
    f8bc:	6821      	ldr	r1, [r4, #0]
    f8be:	4391      	bics	r1, r2
    f8c0:	6021      	str	r1, [r4, #0]
    f8c2:	2d00      	cmp	r5, #0
    f8c4:	d105      	bne.n	f8d2 <_printf_i+0x136>
    f8c6:	9e04      	ldr	r6, [sp, #16]
    f8c8:	2b00      	cmp	r3, #0
    f8ca:	d011      	beq.n	f8f0 <_printf_i+0x154>
    f8cc:	e07b      	b.n	f9c6 <_printf_i+0x22a>
    f8ce:	2d00      	cmp	r5, #0
    f8d0:	d079      	beq.n	f9c6 <_printf_i+0x22a>
    f8d2:	9e04      	ldr	r6, [sp, #16]
    f8d4:	0028      	movs	r0, r5
    f8d6:	0039      	movs	r1, r7
    f8d8:	f7ff f86c 	bl	e9b4 <__aeabi_uidivmod>
    f8dc:	9b03      	ldr	r3, [sp, #12]
    f8de:	3e01      	subs	r6, #1
    f8e0:	5c5b      	ldrb	r3, [r3, r1]
    f8e2:	0028      	movs	r0, r5
    f8e4:	7033      	strb	r3, [r6, #0]
    f8e6:	0039      	movs	r1, r7
    f8e8:	f7fe ffde 	bl	e8a8 <__aeabi_uidiv>
    f8ec:	1e05      	subs	r5, r0, #0
    f8ee:	d1f1      	bne.n	f8d4 <_printf_i+0x138>
    f8f0:	2f08      	cmp	r7, #8
    f8f2:	d109      	bne.n	f908 <_printf_i+0x16c>
    f8f4:	6823      	ldr	r3, [r4, #0]
    f8f6:	07db      	lsls	r3, r3, #31
    f8f8:	d506      	bpl.n	f908 <_printf_i+0x16c>
    f8fa:	6863      	ldr	r3, [r4, #4]
    f8fc:	6922      	ldr	r2, [r4, #16]
    f8fe:	4293      	cmp	r3, r2
    f900:	dc02      	bgt.n	f908 <_printf_i+0x16c>
    f902:	2330      	movs	r3, #48	; 0x30
    f904:	3e01      	subs	r6, #1
    f906:	7033      	strb	r3, [r6, #0]
    f908:	9b04      	ldr	r3, [sp, #16]
    f90a:	1b9b      	subs	r3, r3, r6
    f90c:	6123      	str	r3, [r4, #16]
    f90e:	e02b      	b.n	f968 <_printf_i+0x1cc>
    f910:	6809      	ldr	r1, [r1, #0]
    f912:	681a      	ldr	r2, [r3, #0]
    f914:	0608      	lsls	r0, r1, #24
    f916:	d407      	bmi.n	f928 <_printf_i+0x18c>
    f918:	0649      	lsls	r1, r1, #25
    f91a:	d505      	bpl.n	f928 <_printf_i+0x18c>
    f91c:	1d11      	adds	r1, r2, #4
    f91e:	6019      	str	r1, [r3, #0]
    f920:	6813      	ldr	r3, [r2, #0]
    f922:	8aa2      	ldrh	r2, [r4, #20]
    f924:	801a      	strh	r2, [r3, #0]
    f926:	e004      	b.n	f932 <_printf_i+0x196>
    f928:	1d11      	adds	r1, r2, #4
    f92a:	6019      	str	r1, [r3, #0]
    f92c:	6813      	ldr	r3, [r2, #0]
    f92e:	6962      	ldr	r2, [r4, #20]
    f930:	601a      	str	r2, [r3, #0]
    f932:	2300      	movs	r3, #0
    f934:	9e04      	ldr	r6, [sp, #16]
    f936:	6123      	str	r3, [r4, #16]
    f938:	e016      	b.n	f968 <_printf_i+0x1cc>
    f93a:	681a      	ldr	r2, [r3, #0]
    f93c:	1d11      	adds	r1, r2, #4
    f93e:	6019      	str	r1, [r3, #0]
    f940:	6816      	ldr	r6, [r2, #0]
    f942:	2100      	movs	r1, #0
    f944:	6862      	ldr	r2, [r4, #4]
    f946:	0030      	movs	r0, r6
    f948:	f000 fd98 	bl	1047c <memchr>
    f94c:	2800      	cmp	r0, #0
    f94e:	d001      	beq.n	f954 <_printf_i+0x1b8>
    f950:	1b80      	subs	r0, r0, r6
    f952:	6060      	str	r0, [r4, #4]
    f954:	6863      	ldr	r3, [r4, #4]
    f956:	e003      	b.n	f960 <_printf_i+0x1c4>
    f958:	0026      	movs	r6, r4
    f95a:	3642      	adds	r6, #66	; 0x42
    f95c:	7032      	strb	r2, [r6, #0]
    f95e:	2301      	movs	r3, #1
    f960:	6123      	str	r3, [r4, #16]
    f962:	2300      	movs	r3, #0
    f964:	9a04      	ldr	r2, [sp, #16]
    f966:	7013      	strb	r3, [r2, #0]
    f968:	9b07      	ldr	r3, [sp, #28]
    f96a:	aa09      	add	r2, sp, #36	; 0x24
    f96c:	9300      	str	r3, [sp, #0]
    f96e:	0021      	movs	r1, r4
    f970:	9b06      	ldr	r3, [sp, #24]
    f972:	9805      	ldr	r0, [sp, #20]
    f974:	f7ff fea4 	bl	f6c0 <_printf_common>
    f978:	1c43      	adds	r3, r0, #1
    f97a:	d102      	bne.n	f982 <_printf_i+0x1e6>
    f97c:	2001      	movs	r0, #1
    f97e:	4240      	negs	r0, r0
    f980:	e027      	b.n	f9d2 <_printf_i+0x236>
    f982:	6923      	ldr	r3, [r4, #16]
    f984:	0032      	movs	r2, r6
    f986:	9906      	ldr	r1, [sp, #24]
    f988:	9805      	ldr	r0, [sp, #20]
    f98a:	9d07      	ldr	r5, [sp, #28]
    f98c:	47a8      	blx	r5
    f98e:	1c43      	adds	r3, r0, #1
    f990:	d0f4      	beq.n	f97c <_printf_i+0x1e0>
    f992:	6823      	ldr	r3, [r4, #0]
    f994:	2500      	movs	r5, #0
    f996:	079b      	lsls	r3, r3, #30
    f998:	d40f      	bmi.n	f9ba <_printf_i+0x21e>
    f99a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f99c:	68e0      	ldr	r0, [r4, #12]
    f99e:	4298      	cmp	r0, r3
    f9a0:	da17      	bge.n	f9d2 <_printf_i+0x236>
    f9a2:	0018      	movs	r0, r3
    f9a4:	e015      	b.n	f9d2 <_printf_i+0x236>
    f9a6:	0022      	movs	r2, r4
    f9a8:	2301      	movs	r3, #1
    f9aa:	3219      	adds	r2, #25
    f9ac:	9906      	ldr	r1, [sp, #24]
    f9ae:	9805      	ldr	r0, [sp, #20]
    f9b0:	9e07      	ldr	r6, [sp, #28]
    f9b2:	47b0      	blx	r6
    f9b4:	1c43      	adds	r3, r0, #1
    f9b6:	d0e1      	beq.n	f97c <_printf_i+0x1e0>
    f9b8:	3501      	adds	r5, #1
    f9ba:	68e3      	ldr	r3, [r4, #12]
    f9bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f9be:	1a9b      	subs	r3, r3, r2
    f9c0:	429d      	cmp	r5, r3
    f9c2:	dbf0      	blt.n	f9a6 <_printf_i+0x20a>
    f9c4:	e7e9      	b.n	f99a <_printf_i+0x1fe>
    f9c6:	0026      	movs	r6, r4
    f9c8:	9b03      	ldr	r3, [sp, #12]
    f9ca:	3642      	adds	r6, #66	; 0x42
    f9cc:	781b      	ldrb	r3, [r3, #0]
    f9ce:	7033      	strb	r3, [r6, #0]
    f9d0:	e78e      	b.n	f8f0 <_printf_i+0x154>
    f9d2:	b00b      	add	sp, #44	; 0x2c
    f9d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f9d6:	46c0      	nop			; (mov r8, r8)
    f9d8:	00012359 	.word	0x00012359
    f9dc:	0001236a 	.word	0x0001236a

0000f9e0 <iprintf>:
    f9e0:	b40f      	push	{r0, r1, r2, r3}
    f9e2:	4b0b      	ldr	r3, [pc, #44]	; (fa10 <iprintf+0x30>)
    f9e4:	b513      	push	{r0, r1, r4, lr}
    f9e6:	681c      	ldr	r4, [r3, #0]
    f9e8:	2c00      	cmp	r4, #0
    f9ea:	d005      	beq.n	f9f8 <iprintf+0x18>
    f9ec:	69a3      	ldr	r3, [r4, #24]
    f9ee:	2b00      	cmp	r3, #0
    f9f0:	d102      	bne.n	f9f8 <iprintf+0x18>
    f9f2:	0020      	movs	r0, r4
    f9f4:	f000 fc40 	bl	10278 <__sinit>
    f9f8:	ab05      	add	r3, sp, #20
    f9fa:	9a04      	ldr	r2, [sp, #16]
    f9fc:	68a1      	ldr	r1, [r4, #8]
    f9fe:	0020      	movs	r0, r4
    fa00:	9301      	str	r3, [sp, #4]
    fa02:	f7ff fd41 	bl	f488 <_vfiprintf_r>
    fa06:	bc16      	pop	{r1, r2, r4}
    fa08:	bc08      	pop	{r3}
    fa0a:	b004      	add	sp, #16
    fa0c:	4718      	bx	r3
    fa0e:	46c0      	nop			; (mov r8, r8)
    fa10:	20000090 	.word	0x20000090

0000fa14 <putchar>:
    fa14:	4b08      	ldr	r3, [pc, #32]	; (fa38 <putchar+0x24>)
    fa16:	b570      	push	{r4, r5, r6, lr}
    fa18:	681c      	ldr	r4, [r3, #0]
    fa1a:	0005      	movs	r5, r0
    fa1c:	2c00      	cmp	r4, #0
    fa1e:	d005      	beq.n	fa2c <putchar+0x18>
    fa20:	69a3      	ldr	r3, [r4, #24]
    fa22:	2b00      	cmp	r3, #0
    fa24:	d102      	bne.n	fa2c <putchar+0x18>
    fa26:	0020      	movs	r0, r4
    fa28:	f000 fc26 	bl	10278 <__sinit>
    fa2c:	0029      	movs	r1, r5
    fa2e:	68a2      	ldr	r2, [r4, #8]
    fa30:	0020      	movs	r0, r4
    fa32:	f000 ff65 	bl	10900 <_putc_r>
    fa36:	bd70      	pop	{r4, r5, r6, pc}
    fa38:	20000090 	.word	0x20000090

0000fa3c <_puts_r>:
    fa3c:	b570      	push	{r4, r5, r6, lr}
    fa3e:	0005      	movs	r5, r0
    fa40:	000e      	movs	r6, r1
    fa42:	2800      	cmp	r0, #0
    fa44:	d004      	beq.n	fa50 <_puts_r+0x14>
    fa46:	6983      	ldr	r3, [r0, #24]
    fa48:	2b00      	cmp	r3, #0
    fa4a:	d101      	bne.n	fa50 <_puts_r+0x14>
    fa4c:	f000 fc14 	bl	10278 <__sinit>
    fa50:	69ab      	ldr	r3, [r5, #24]
    fa52:	68ac      	ldr	r4, [r5, #8]
    fa54:	2b00      	cmp	r3, #0
    fa56:	d102      	bne.n	fa5e <_puts_r+0x22>
    fa58:	0028      	movs	r0, r5
    fa5a:	f000 fc0d 	bl	10278 <__sinit>
    fa5e:	4b25      	ldr	r3, [pc, #148]	; (faf4 <_puts_r+0xb8>)
    fa60:	429c      	cmp	r4, r3
    fa62:	d101      	bne.n	fa68 <_puts_r+0x2c>
    fa64:	686c      	ldr	r4, [r5, #4]
    fa66:	e008      	b.n	fa7a <_puts_r+0x3e>
    fa68:	4b23      	ldr	r3, [pc, #140]	; (faf8 <_puts_r+0xbc>)
    fa6a:	429c      	cmp	r4, r3
    fa6c:	d101      	bne.n	fa72 <_puts_r+0x36>
    fa6e:	68ac      	ldr	r4, [r5, #8]
    fa70:	e003      	b.n	fa7a <_puts_r+0x3e>
    fa72:	4b22      	ldr	r3, [pc, #136]	; (fafc <_puts_r+0xc0>)
    fa74:	429c      	cmp	r4, r3
    fa76:	d100      	bne.n	fa7a <_puts_r+0x3e>
    fa78:	68ec      	ldr	r4, [r5, #12]
    fa7a:	89a3      	ldrh	r3, [r4, #12]
    fa7c:	071b      	lsls	r3, r3, #28
    fa7e:	d502      	bpl.n	fa86 <_puts_r+0x4a>
    fa80:	6923      	ldr	r3, [r4, #16]
    fa82:	2b00      	cmp	r3, #0
    fa84:	d111      	bne.n	faaa <_puts_r+0x6e>
    fa86:	0021      	movs	r1, r4
    fa88:	0028      	movs	r0, r5
    fa8a:	f000 fa83 	bl	ff94 <__swsetup_r>
    fa8e:	2800      	cmp	r0, #0
    fa90:	d00b      	beq.n	faaa <_puts_r+0x6e>
    fa92:	2001      	movs	r0, #1
    fa94:	4240      	negs	r0, r0
    fa96:	e02b      	b.n	faf0 <_puts_r+0xb4>
    fa98:	3b01      	subs	r3, #1
    fa9a:	3601      	adds	r6, #1
    fa9c:	60a3      	str	r3, [r4, #8]
    fa9e:	2b00      	cmp	r3, #0
    faa0:	db08      	blt.n	fab4 <_puts_r+0x78>
    faa2:	6823      	ldr	r3, [r4, #0]
    faa4:	1c5a      	adds	r2, r3, #1
    faa6:	6022      	str	r2, [r4, #0]
    faa8:	7019      	strb	r1, [r3, #0]
    faaa:	7831      	ldrb	r1, [r6, #0]
    faac:	68a3      	ldr	r3, [r4, #8]
    faae:	2900      	cmp	r1, #0
    fab0:	d1f2      	bne.n	fa98 <_puts_r+0x5c>
    fab2:	e00b      	b.n	facc <_puts_r+0x90>
    fab4:	69a2      	ldr	r2, [r4, #24]
    fab6:	4293      	cmp	r3, r2
    fab8:	db01      	blt.n	fabe <_puts_r+0x82>
    faba:	290a      	cmp	r1, #10
    fabc:	d1f1      	bne.n	faa2 <_puts_r+0x66>
    fabe:	0022      	movs	r2, r4
    fac0:	0028      	movs	r0, r5
    fac2:	f000 fa0f 	bl	fee4 <__swbuf_r>
    fac6:	1c43      	adds	r3, r0, #1
    fac8:	d1ef      	bne.n	faaa <_puts_r+0x6e>
    faca:	e7e2      	b.n	fa92 <_puts_r+0x56>
    facc:	3b01      	subs	r3, #1
    face:	60a3      	str	r3, [r4, #8]
    fad0:	2b00      	cmp	r3, #0
    fad2:	da08      	bge.n	fae6 <_puts_r+0xaa>
    fad4:	0022      	movs	r2, r4
    fad6:	310a      	adds	r1, #10
    fad8:	0028      	movs	r0, r5
    fada:	f000 fa03 	bl	fee4 <__swbuf_r>
    fade:	1c43      	adds	r3, r0, #1
    fae0:	d0d7      	beq.n	fa92 <_puts_r+0x56>
    fae2:	200a      	movs	r0, #10
    fae4:	e004      	b.n	faf0 <_puts_r+0xb4>
    fae6:	200a      	movs	r0, #10
    fae8:	6823      	ldr	r3, [r4, #0]
    faea:	1c5a      	adds	r2, r3, #1
    faec:	6022      	str	r2, [r4, #0]
    faee:	7018      	strb	r0, [r3, #0]
    faf0:	bd70      	pop	{r4, r5, r6, pc}
    faf2:	46c0      	nop			; (mov r8, r8)
    faf4:	0001247c 	.word	0x0001247c
    faf8:	0001249c 	.word	0x0001249c
    fafc:	000124bc 	.word	0x000124bc

0000fb00 <puts>:
    fb00:	b510      	push	{r4, lr}
    fb02:	4b03      	ldr	r3, [pc, #12]	; (fb10 <puts+0x10>)
    fb04:	0001      	movs	r1, r0
    fb06:	6818      	ldr	r0, [r3, #0]
    fb08:	f7ff ff98 	bl	fa3c <_puts_r>
    fb0c:	bd10      	pop	{r4, pc}
    fb0e:	46c0      	nop			; (mov r8, r8)
    fb10:	20000090 	.word	0x20000090

0000fb14 <setbuf>:
    fb14:	424a      	negs	r2, r1
    fb16:	414a      	adcs	r2, r1
    fb18:	2380      	movs	r3, #128	; 0x80
    fb1a:	b510      	push	{r4, lr}
    fb1c:	0052      	lsls	r2, r2, #1
    fb1e:	00db      	lsls	r3, r3, #3
    fb20:	f000 f802 	bl	fb28 <setvbuf>
    fb24:	bd10      	pop	{r4, pc}
	...

0000fb28 <setvbuf>:
    fb28:	b5f0      	push	{r4, r5, r6, r7, lr}
    fb2a:	001d      	movs	r5, r3
    fb2c:	4b51      	ldr	r3, [pc, #324]	; (fc74 <setvbuf+0x14c>)
    fb2e:	b085      	sub	sp, #20
    fb30:	681e      	ldr	r6, [r3, #0]
    fb32:	0004      	movs	r4, r0
    fb34:	000f      	movs	r7, r1
    fb36:	9200      	str	r2, [sp, #0]
    fb38:	2e00      	cmp	r6, #0
    fb3a:	d005      	beq.n	fb48 <setvbuf+0x20>
    fb3c:	69b3      	ldr	r3, [r6, #24]
    fb3e:	2b00      	cmp	r3, #0
    fb40:	d102      	bne.n	fb48 <setvbuf+0x20>
    fb42:	0030      	movs	r0, r6
    fb44:	f000 fb98 	bl	10278 <__sinit>
    fb48:	4b4b      	ldr	r3, [pc, #300]	; (fc78 <setvbuf+0x150>)
    fb4a:	429c      	cmp	r4, r3
    fb4c:	d101      	bne.n	fb52 <setvbuf+0x2a>
    fb4e:	6874      	ldr	r4, [r6, #4]
    fb50:	e008      	b.n	fb64 <setvbuf+0x3c>
    fb52:	4b4a      	ldr	r3, [pc, #296]	; (fc7c <setvbuf+0x154>)
    fb54:	429c      	cmp	r4, r3
    fb56:	d101      	bne.n	fb5c <setvbuf+0x34>
    fb58:	68b4      	ldr	r4, [r6, #8]
    fb5a:	e003      	b.n	fb64 <setvbuf+0x3c>
    fb5c:	4b48      	ldr	r3, [pc, #288]	; (fc80 <setvbuf+0x158>)
    fb5e:	429c      	cmp	r4, r3
    fb60:	d100      	bne.n	fb64 <setvbuf+0x3c>
    fb62:	68f4      	ldr	r4, [r6, #12]
    fb64:	9b00      	ldr	r3, [sp, #0]
    fb66:	2b02      	cmp	r3, #2
    fb68:	d005      	beq.n	fb76 <setvbuf+0x4e>
    fb6a:	2b01      	cmp	r3, #1
    fb6c:	d900      	bls.n	fb70 <setvbuf+0x48>
    fb6e:	e07c      	b.n	fc6a <setvbuf+0x142>
    fb70:	2d00      	cmp	r5, #0
    fb72:	da00      	bge.n	fb76 <setvbuf+0x4e>
    fb74:	e079      	b.n	fc6a <setvbuf+0x142>
    fb76:	0021      	movs	r1, r4
    fb78:	0030      	movs	r0, r6
    fb7a:	f000 fb0f 	bl	1019c <_fflush_r>
    fb7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    fb80:	2900      	cmp	r1, #0
    fb82:	d008      	beq.n	fb96 <setvbuf+0x6e>
    fb84:	0023      	movs	r3, r4
    fb86:	3344      	adds	r3, #68	; 0x44
    fb88:	4299      	cmp	r1, r3
    fb8a:	d002      	beq.n	fb92 <setvbuf+0x6a>
    fb8c:	0030      	movs	r0, r6
    fb8e:	f000 fc95 	bl	104bc <_free_r>
    fb92:	2300      	movs	r3, #0
    fb94:	6363      	str	r3, [r4, #52]	; 0x34
    fb96:	2300      	movs	r3, #0
    fb98:	61a3      	str	r3, [r4, #24]
    fb9a:	6063      	str	r3, [r4, #4]
    fb9c:	89a3      	ldrh	r3, [r4, #12]
    fb9e:	061b      	lsls	r3, r3, #24
    fba0:	d503      	bpl.n	fbaa <setvbuf+0x82>
    fba2:	6921      	ldr	r1, [r4, #16]
    fba4:	0030      	movs	r0, r6
    fba6:	f000 fc89 	bl	104bc <_free_r>
    fbaa:	89a2      	ldrh	r2, [r4, #12]
    fbac:	4b35      	ldr	r3, [pc, #212]	; (fc84 <setvbuf+0x15c>)
    fbae:	4013      	ands	r3, r2
    fbb0:	81a3      	strh	r3, [r4, #12]
    fbb2:	9b00      	ldr	r3, [sp, #0]
    fbb4:	2b02      	cmp	r3, #2
    fbb6:	d021      	beq.n	fbfc <setvbuf+0xd4>
    fbb8:	ab03      	add	r3, sp, #12
    fbba:	aa02      	add	r2, sp, #8
    fbbc:	0021      	movs	r1, r4
    fbbe:	0030      	movs	r0, r6
    fbc0:	f000 fbee 	bl	103a0 <__swhatbuf_r>
    fbc4:	89a3      	ldrh	r3, [r4, #12]
    fbc6:	4318      	orrs	r0, r3
    fbc8:	81a0      	strh	r0, [r4, #12]
    fbca:	2d00      	cmp	r5, #0
    fbcc:	d101      	bne.n	fbd2 <setvbuf+0xaa>
    fbce:	9d02      	ldr	r5, [sp, #8]
    fbd0:	e001      	b.n	fbd6 <setvbuf+0xae>
    fbd2:	2f00      	cmp	r7, #0
    fbd4:	d125      	bne.n	fc22 <setvbuf+0xfa>
    fbd6:	0028      	movs	r0, r5
    fbd8:	f000 fc46 	bl	10468 <malloc>
    fbdc:	9501      	str	r5, [sp, #4]
    fbde:	1e07      	subs	r7, r0, #0
    fbe0:	d11a      	bne.n	fc18 <setvbuf+0xf0>
    fbe2:	9b02      	ldr	r3, [sp, #8]
    fbe4:	9301      	str	r3, [sp, #4]
    fbe6:	42ab      	cmp	r3, r5
    fbe8:	d102      	bne.n	fbf0 <setvbuf+0xc8>
    fbea:	2001      	movs	r0, #1
    fbec:	4240      	negs	r0, r0
    fbee:	e006      	b.n	fbfe <setvbuf+0xd6>
    fbf0:	9801      	ldr	r0, [sp, #4]
    fbf2:	f000 fc39 	bl	10468 <malloc>
    fbf6:	1e07      	subs	r7, r0, #0
    fbf8:	d10e      	bne.n	fc18 <setvbuf+0xf0>
    fbfa:	e7f6      	b.n	fbea <setvbuf+0xc2>
    fbfc:	2000      	movs	r0, #0
    fbfe:	2202      	movs	r2, #2
    fc00:	89a3      	ldrh	r3, [r4, #12]
    fc02:	4313      	orrs	r3, r2
    fc04:	81a3      	strh	r3, [r4, #12]
    fc06:	2300      	movs	r3, #0
    fc08:	60a3      	str	r3, [r4, #8]
    fc0a:	0023      	movs	r3, r4
    fc0c:	3347      	adds	r3, #71	; 0x47
    fc0e:	6023      	str	r3, [r4, #0]
    fc10:	6123      	str	r3, [r4, #16]
    fc12:	2301      	movs	r3, #1
    fc14:	6163      	str	r3, [r4, #20]
    fc16:	e02a      	b.n	fc6e <setvbuf+0x146>
    fc18:	2280      	movs	r2, #128	; 0x80
    fc1a:	89a3      	ldrh	r3, [r4, #12]
    fc1c:	9d01      	ldr	r5, [sp, #4]
    fc1e:	4313      	orrs	r3, r2
    fc20:	81a3      	strh	r3, [r4, #12]
    fc22:	69b3      	ldr	r3, [r6, #24]
    fc24:	2b00      	cmp	r3, #0
    fc26:	d102      	bne.n	fc2e <setvbuf+0x106>
    fc28:	0030      	movs	r0, r6
    fc2a:	f000 fb25 	bl	10278 <__sinit>
    fc2e:	9b00      	ldr	r3, [sp, #0]
    fc30:	2b01      	cmp	r3, #1
    fc32:	d103      	bne.n	fc3c <setvbuf+0x114>
    fc34:	89a3      	ldrh	r3, [r4, #12]
    fc36:	9a00      	ldr	r2, [sp, #0]
    fc38:	431a      	orrs	r2, r3
    fc3a:	81a2      	strh	r2, [r4, #12]
    fc3c:	2308      	movs	r3, #8
    fc3e:	89a2      	ldrh	r2, [r4, #12]
    fc40:	6027      	str	r7, [r4, #0]
    fc42:	4013      	ands	r3, r2
    fc44:	6127      	str	r7, [r4, #16]
    fc46:	6165      	str	r5, [r4, #20]
    fc48:	1e18      	subs	r0, r3, #0
    fc4a:	d00c      	beq.n	fc66 <setvbuf+0x13e>
    fc4c:	2301      	movs	r3, #1
    fc4e:	401a      	ands	r2, r3
    fc50:	2300      	movs	r3, #0
    fc52:	1e10      	subs	r0, r2, #0
    fc54:	4298      	cmp	r0, r3
    fc56:	d004      	beq.n	fc62 <setvbuf+0x13a>
    fc58:	426d      	negs	r5, r5
    fc5a:	60a3      	str	r3, [r4, #8]
    fc5c:	61a5      	str	r5, [r4, #24]
    fc5e:	0018      	movs	r0, r3
    fc60:	e005      	b.n	fc6e <setvbuf+0x146>
    fc62:	60a5      	str	r5, [r4, #8]
    fc64:	e003      	b.n	fc6e <setvbuf+0x146>
    fc66:	60a3      	str	r3, [r4, #8]
    fc68:	e001      	b.n	fc6e <setvbuf+0x146>
    fc6a:	2001      	movs	r0, #1
    fc6c:	4240      	negs	r0, r0
    fc6e:	b005      	add	sp, #20
    fc70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fc72:	46c0      	nop			; (mov r8, r8)
    fc74:	20000090 	.word	0x20000090
    fc78:	0001247c 	.word	0x0001247c
    fc7c:	0001249c 	.word	0x0001249c
    fc80:	000124bc 	.word	0x000124bc
    fc84:	fffff35c 	.word	0xfffff35c

0000fc88 <sniprintf>:
    fc88:	b40c      	push	{r2, r3}
    fc8a:	b530      	push	{r4, r5, lr}
    fc8c:	4b16      	ldr	r3, [pc, #88]	; (fce8 <sniprintf+0x60>)
    fc8e:	b09d      	sub	sp, #116	; 0x74
    fc90:	1e0c      	subs	r4, r1, #0
    fc92:	681d      	ldr	r5, [r3, #0]
    fc94:	da04      	bge.n	fca0 <sniprintf+0x18>
    fc96:	238b      	movs	r3, #139	; 0x8b
    fc98:	2001      	movs	r0, #1
    fc9a:	602b      	str	r3, [r5, #0]
    fc9c:	4240      	negs	r0, r0
    fc9e:	e01d      	b.n	fcdc <sniprintf+0x54>
    fca0:	2382      	movs	r3, #130	; 0x82
    fca2:	a902      	add	r1, sp, #8
    fca4:	009b      	lsls	r3, r3, #2
    fca6:	818b      	strh	r3, [r1, #12]
    fca8:	2300      	movs	r3, #0
    fcaa:	9002      	str	r0, [sp, #8]
    fcac:	6108      	str	r0, [r1, #16]
    fcae:	429c      	cmp	r4, r3
    fcb0:	d000      	beq.n	fcb4 <sniprintf+0x2c>
    fcb2:	1e63      	subs	r3, r4, #1
    fcb4:	608b      	str	r3, [r1, #8]
    fcb6:	614b      	str	r3, [r1, #20]
    fcb8:	2301      	movs	r3, #1
    fcba:	425b      	negs	r3, r3
    fcbc:	81cb      	strh	r3, [r1, #14]
    fcbe:	9a20      	ldr	r2, [sp, #128]	; 0x80
    fcc0:	ab21      	add	r3, sp, #132	; 0x84
    fcc2:	0028      	movs	r0, r5
    fcc4:	9301      	str	r3, [sp, #4]
    fcc6:	f000 fd1d 	bl	10704 <_svfiprintf_r>
    fcca:	1c43      	adds	r3, r0, #1
    fccc:	da01      	bge.n	fcd2 <sniprintf+0x4a>
    fcce:	238b      	movs	r3, #139	; 0x8b
    fcd0:	602b      	str	r3, [r5, #0]
    fcd2:	2c00      	cmp	r4, #0
    fcd4:	d002      	beq.n	fcdc <sniprintf+0x54>
    fcd6:	2300      	movs	r3, #0
    fcd8:	9a02      	ldr	r2, [sp, #8]
    fcda:	7013      	strb	r3, [r2, #0]
    fcdc:	b01d      	add	sp, #116	; 0x74
    fcde:	bc30      	pop	{r4, r5}
    fce0:	bc08      	pop	{r3}
    fce2:	b002      	add	sp, #8
    fce4:	4718      	bx	r3
    fce6:	46c0      	nop			; (mov r8, r8)
    fce8:	20000090 	.word	0x20000090

0000fcec <siprintf>:
    fcec:	b40e      	push	{r1, r2, r3}
    fcee:	b510      	push	{r4, lr}
    fcf0:	b09d      	sub	sp, #116	; 0x74
    fcf2:	a902      	add	r1, sp, #8
    fcf4:	9002      	str	r0, [sp, #8]
    fcf6:	6108      	str	r0, [r1, #16]
    fcf8:	480b      	ldr	r0, [pc, #44]	; (fd28 <siprintf+0x3c>)
    fcfa:	2482      	movs	r4, #130	; 0x82
    fcfc:	6088      	str	r0, [r1, #8]
    fcfe:	6148      	str	r0, [r1, #20]
    fd00:	2001      	movs	r0, #1
    fd02:	4240      	negs	r0, r0
    fd04:	ab1f      	add	r3, sp, #124	; 0x7c
    fd06:	81c8      	strh	r0, [r1, #14]
    fd08:	4808      	ldr	r0, [pc, #32]	; (fd2c <siprintf+0x40>)
    fd0a:	cb04      	ldmia	r3!, {r2}
    fd0c:	00a4      	lsls	r4, r4, #2
    fd0e:	6800      	ldr	r0, [r0, #0]
    fd10:	9301      	str	r3, [sp, #4]
    fd12:	818c      	strh	r4, [r1, #12]
    fd14:	f000 fcf6 	bl	10704 <_svfiprintf_r>
    fd18:	2300      	movs	r3, #0
    fd1a:	9a02      	ldr	r2, [sp, #8]
    fd1c:	7013      	strb	r3, [r2, #0]
    fd1e:	b01d      	add	sp, #116	; 0x74
    fd20:	bc10      	pop	{r4}
    fd22:	bc08      	pop	{r3}
    fd24:	b003      	add	sp, #12
    fd26:	4718      	bx	r3
    fd28:	7fffffff 	.word	0x7fffffff
    fd2c:	20000090 	.word	0x20000090

0000fd30 <strcmp>:
    fd30:	7802      	ldrb	r2, [r0, #0]
    fd32:	780b      	ldrb	r3, [r1, #0]
    fd34:	2a00      	cmp	r2, #0
    fd36:	d003      	beq.n	fd40 <strcmp+0x10>
    fd38:	3001      	adds	r0, #1
    fd3a:	3101      	adds	r1, #1
    fd3c:	429a      	cmp	r2, r3
    fd3e:	d0f7      	beq.n	fd30 <strcmp>
    fd40:	1ad0      	subs	r0, r2, r3
    fd42:	4770      	bx	lr

0000fd44 <strcpy>:
    fd44:	1c03      	adds	r3, r0, #0
    fd46:	780a      	ldrb	r2, [r1, #0]
    fd48:	3101      	adds	r1, #1
    fd4a:	701a      	strb	r2, [r3, #0]
    fd4c:	3301      	adds	r3, #1
    fd4e:	2a00      	cmp	r2, #0
    fd50:	d1f9      	bne.n	fd46 <strcpy+0x2>
    fd52:	4770      	bx	lr

0000fd54 <strlen>:
    fd54:	2300      	movs	r3, #0
    fd56:	5cc2      	ldrb	r2, [r0, r3]
    fd58:	3301      	adds	r3, #1
    fd5a:	2a00      	cmp	r2, #0
    fd5c:	d1fb      	bne.n	fd56 <strlen+0x2>
    fd5e:	1e58      	subs	r0, r3, #1
    fd60:	4770      	bx	lr

0000fd62 <strncmp>:
    fd62:	2300      	movs	r3, #0
    fd64:	b530      	push	{r4, r5, lr}
    fd66:	429a      	cmp	r2, r3
    fd68:	d00b      	beq.n	fd82 <strncmp+0x20>
    fd6a:	3a01      	subs	r2, #1
    fd6c:	5cc4      	ldrb	r4, [r0, r3]
    fd6e:	5ccd      	ldrb	r5, [r1, r3]
    fd70:	42ac      	cmp	r4, r5
    fd72:	d105      	bne.n	fd80 <strncmp+0x1e>
    fd74:	429a      	cmp	r2, r3
    fd76:	d002      	beq.n	fd7e <strncmp+0x1c>
    fd78:	3301      	adds	r3, #1
    fd7a:	2c00      	cmp	r4, #0
    fd7c:	d1f6      	bne.n	fd6c <strncmp+0xa>
    fd7e:	0025      	movs	r5, r4
    fd80:	1b63      	subs	r3, r4, r5
    fd82:	0018      	movs	r0, r3
    fd84:	bd30      	pop	{r4, r5, pc}

0000fd86 <strspn>:
    fd86:	0003      	movs	r3, r0
    fd88:	b530      	push	{r4, r5, lr}
    fd8a:	781c      	ldrb	r4, [r3, #0]
    fd8c:	2c00      	cmp	r4, #0
    fd8e:	d009      	beq.n	fda4 <strspn+0x1e>
    fd90:	000a      	movs	r2, r1
    fd92:	7815      	ldrb	r5, [r2, #0]
    fd94:	2d00      	cmp	r5, #0
    fd96:	d005      	beq.n	fda4 <strspn+0x1e>
    fd98:	42ac      	cmp	r4, r5
    fd9a:	d001      	beq.n	fda0 <strspn+0x1a>
    fd9c:	3201      	adds	r2, #1
    fd9e:	e7f8      	b.n	fd92 <strspn+0xc>
    fda0:	3301      	adds	r3, #1
    fda2:	e7f2      	b.n	fd8a <strspn+0x4>
    fda4:	1a18      	subs	r0, r3, r0
    fda6:	bd30      	pop	{r4, r5, pc}

0000fda8 <_strtol_r>:
    fda8:	b5f0      	push	{r4, r5, r6, r7, lr}
    fdaa:	001e      	movs	r6, r3
    fdac:	4b45      	ldr	r3, [pc, #276]	; (fec4 <_strtol_r+0x11c>)
    fdae:	b087      	sub	sp, #28
    fdb0:	681b      	ldr	r3, [r3, #0]
    fdb2:	9201      	str	r2, [sp, #4]
    fdb4:	9302      	str	r3, [sp, #8]
    fdb6:	2208      	movs	r2, #8
    fdb8:	000b      	movs	r3, r1
    fdba:	9005      	str	r0, [sp, #20]
    fdbc:	9103      	str	r1, [sp, #12]
    fdbe:	781c      	ldrb	r4, [r3, #0]
    fdc0:	9902      	ldr	r1, [sp, #8]
    fdc2:	1c5d      	adds	r5, r3, #1
    fdc4:	1909      	adds	r1, r1, r4
    fdc6:	7848      	ldrb	r0, [r1, #1]
    fdc8:	4010      	ands	r0, r2
    fdca:	d001      	beq.n	fdd0 <_strtol_r+0x28>
    fdcc:	002b      	movs	r3, r5
    fdce:	e7f6      	b.n	fdbe <_strtol_r+0x16>
    fdd0:	2c2d      	cmp	r4, #45	; 0x2d
    fdd2:	d104      	bne.n	fdde <_strtol_r+0x36>
    fdd4:	1c9d      	adds	r5, r3, #2
    fdd6:	785c      	ldrb	r4, [r3, #1]
    fdd8:	2301      	movs	r3, #1
    fdda:	9300      	str	r3, [sp, #0]
    fddc:	e004      	b.n	fde8 <_strtol_r+0x40>
    fdde:	9000      	str	r0, [sp, #0]
    fde0:	2c2b      	cmp	r4, #43	; 0x2b
    fde2:	d101      	bne.n	fde8 <_strtol_r+0x40>
    fde4:	785c      	ldrb	r4, [r3, #1]
    fde6:	1c9d      	adds	r5, r3, #2
    fde8:	2e00      	cmp	r6, #0
    fdea:	d002      	beq.n	fdf2 <_strtol_r+0x4a>
    fdec:	2e10      	cmp	r6, #16
    fdee:	d10a      	bne.n	fe06 <_strtol_r+0x5e>
    fdf0:	e062      	b.n	feb8 <_strtol_r+0x110>
    fdf2:	2c30      	cmp	r4, #48	; 0x30
    fdf4:	d15e      	bne.n	feb4 <_strtol_r+0x10c>
    fdf6:	2220      	movs	r2, #32
    fdf8:	782b      	ldrb	r3, [r5, #0]
    fdfa:	4393      	bics	r3, r2
    fdfc:	2b58      	cmp	r3, #88	; 0x58
    fdfe:	d154      	bne.n	feaa <_strtol_r+0x102>
    fe00:	2610      	movs	r6, #16
    fe02:	786c      	ldrb	r4, [r5, #1]
    fe04:	3502      	adds	r5, #2
    fe06:	9f00      	ldr	r7, [sp, #0]
    fe08:	0031      	movs	r1, r6
    fe0a:	1e7b      	subs	r3, r7, #1
    fe0c:	419f      	sbcs	r7, r3
    fe0e:	4b2e      	ldr	r3, [pc, #184]	; (fec8 <_strtol_r+0x120>)
    fe10:	18ff      	adds	r7, r7, r3
    fe12:	0038      	movs	r0, r7
    fe14:	f7fe fdce 	bl	e9b4 <__aeabi_uidivmod>
    fe18:	0038      	movs	r0, r7
    fe1a:	9104      	str	r1, [sp, #16]
    fe1c:	0031      	movs	r1, r6
    fe1e:	f7fe fd43 	bl	e8a8 <__aeabi_uidiv>
    fe22:	2300      	movs	r3, #0
    fe24:	2203      	movs	r2, #3
    fe26:	0007      	movs	r7, r0
    fe28:	4694      	mov	ip, r2
    fe2a:	0018      	movs	r0, r3
    fe2c:	9a02      	ldr	r2, [sp, #8]
    fe2e:	1912      	adds	r2, r2, r4
    fe30:	7851      	ldrb	r1, [r2, #1]
    fe32:	2204      	movs	r2, #4
    fe34:	4211      	tst	r1, r2
    fe36:	d001      	beq.n	fe3c <_strtol_r+0x94>
    fe38:	3c30      	subs	r4, #48	; 0x30
    fe3a:	e007      	b.n	fe4c <_strtol_r+0xa4>
    fe3c:	4662      	mov	r2, ip
    fe3e:	4011      	ands	r1, r2
    fe40:	d017      	beq.n	fe72 <_strtol_r+0xca>
    fe42:	2237      	movs	r2, #55	; 0x37
    fe44:	2901      	cmp	r1, #1
    fe46:	d000      	beq.n	fe4a <_strtol_r+0xa2>
    fe48:	3220      	adds	r2, #32
    fe4a:	1aa4      	subs	r4, r4, r2
    fe4c:	42a6      	cmp	r6, r4
    fe4e:	dd10      	ble.n	fe72 <_strtol_r+0xca>
    fe50:	1c5a      	adds	r2, r3, #1
    fe52:	d00b      	beq.n	fe6c <_strtol_r+0xc4>
    fe54:	42b8      	cmp	r0, r7
    fe56:	d807      	bhi.n	fe68 <_strtol_r+0xc0>
    fe58:	d102      	bne.n	fe60 <_strtol_r+0xb8>
    fe5a:	9b04      	ldr	r3, [sp, #16]
    fe5c:	429c      	cmp	r4, r3
    fe5e:	dc03      	bgt.n	fe68 <_strtol_r+0xc0>
    fe60:	4370      	muls	r0, r6
    fe62:	2301      	movs	r3, #1
    fe64:	1820      	adds	r0, r4, r0
    fe66:	e001      	b.n	fe6c <_strtol_r+0xc4>
    fe68:	2301      	movs	r3, #1
    fe6a:	425b      	negs	r3, r3
    fe6c:	782c      	ldrb	r4, [r5, #0]
    fe6e:	3501      	adds	r5, #1
    fe70:	e7dc      	b.n	fe2c <_strtol_r+0x84>
    fe72:	1c5a      	adds	r2, r3, #1
    fe74:	d10b      	bne.n	fe8e <_strtol_r+0xe6>
    fe76:	9800      	ldr	r0, [sp, #0]
    fe78:	9a05      	ldr	r2, [sp, #20]
    fe7a:	1e43      	subs	r3, r0, #1
    fe7c:	4198      	sbcs	r0, r3
    fe7e:	4b12      	ldr	r3, [pc, #72]	; (fec8 <_strtol_r+0x120>)
    fe80:	18c0      	adds	r0, r0, r3
    fe82:	2322      	movs	r3, #34	; 0x22
    fe84:	6013      	str	r3, [r2, #0]
    fe86:	9b01      	ldr	r3, [sp, #4]
    fe88:	2b00      	cmp	r3, #0
    fe8a:	d10a      	bne.n	fea2 <_strtol_r+0xfa>
    fe8c:	e017      	b.n	febe <_strtol_r+0x116>
    fe8e:	9a00      	ldr	r2, [sp, #0]
    fe90:	2a00      	cmp	r2, #0
    fe92:	d000      	beq.n	fe96 <_strtol_r+0xee>
    fe94:	4240      	negs	r0, r0
    fe96:	9a01      	ldr	r2, [sp, #4]
    fe98:	2a00      	cmp	r2, #0
    fe9a:	d010      	beq.n	febe <_strtol_r+0x116>
    fe9c:	9a03      	ldr	r2, [sp, #12]
    fe9e:	2b00      	cmp	r3, #0
    fea0:	d000      	beq.n	fea4 <_strtol_r+0xfc>
    fea2:	1e6a      	subs	r2, r5, #1
    fea4:	9b01      	ldr	r3, [sp, #4]
    fea6:	601a      	str	r2, [r3, #0]
    fea8:	e009      	b.n	febe <_strtol_r+0x116>
    feaa:	2430      	movs	r4, #48	; 0x30
    feac:	2e00      	cmp	r6, #0
    feae:	d1aa      	bne.n	fe06 <_strtol_r+0x5e>
    feb0:	2608      	movs	r6, #8
    feb2:	e7a8      	b.n	fe06 <_strtol_r+0x5e>
    feb4:	260a      	movs	r6, #10
    feb6:	e7a6      	b.n	fe06 <_strtol_r+0x5e>
    feb8:	2c30      	cmp	r4, #48	; 0x30
    feba:	d09c      	beq.n	fdf6 <_strtol_r+0x4e>
    febc:	e7a3      	b.n	fe06 <_strtol_r+0x5e>
    febe:	b007      	add	sp, #28
    fec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fec2:	46c0      	nop			; (mov r8, r8)
    fec4:	20000094 	.word	0x20000094
    fec8:	7fffffff 	.word	0x7fffffff

0000fecc <strtol>:
    fecc:	b510      	push	{r4, lr}
    fece:	0013      	movs	r3, r2
    fed0:	000a      	movs	r2, r1
    fed2:	0001      	movs	r1, r0
    fed4:	4802      	ldr	r0, [pc, #8]	; (fee0 <strtol+0x14>)
    fed6:	6800      	ldr	r0, [r0, #0]
    fed8:	f7ff ff66 	bl	fda8 <_strtol_r>
    fedc:	bd10      	pop	{r4, pc}
    fede:	46c0      	nop			; (mov r8, r8)
    fee0:	20000090 	.word	0x20000090

0000fee4 <__swbuf_r>:
    fee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fee6:	0005      	movs	r5, r0
    fee8:	000f      	movs	r7, r1
    feea:	0014      	movs	r4, r2
    feec:	2800      	cmp	r0, #0
    feee:	d004      	beq.n	fefa <__swbuf_r+0x16>
    fef0:	6983      	ldr	r3, [r0, #24]
    fef2:	2b00      	cmp	r3, #0
    fef4:	d101      	bne.n	fefa <__swbuf_r+0x16>
    fef6:	f000 f9bf 	bl	10278 <__sinit>
    fefa:	4b23      	ldr	r3, [pc, #140]	; (ff88 <__swbuf_r+0xa4>)
    fefc:	429c      	cmp	r4, r3
    fefe:	d101      	bne.n	ff04 <__swbuf_r+0x20>
    ff00:	686c      	ldr	r4, [r5, #4]
    ff02:	e008      	b.n	ff16 <__swbuf_r+0x32>
    ff04:	4b21      	ldr	r3, [pc, #132]	; (ff8c <__swbuf_r+0xa8>)
    ff06:	429c      	cmp	r4, r3
    ff08:	d101      	bne.n	ff0e <__swbuf_r+0x2a>
    ff0a:	68ac      	ldr	r4, [r5, #8]
    ff0c:	e003      	b.n	ff16 <__swbuf_r+0x32>
    ff0e:	4b20      	ldr	r3, [pc, #128]	; (ff90 <__swbuf_r+0xac>)
    ff10:	429c      	cmp	r4, r3
    ff12:	d100      	bne.n	ff16 <__swbuf_r+0x32>
    ff14:	68ec      	ldr	r4, [r5, #12]
    ff16:	69a3      	ldr	r3, [r4, #24]
    ff18:	60a3      	str	r3, [r4, #8]
    ff1a:	89a3      	ldrh	r3, [r4, #12]
    ff1c:	071b      	lsls	r3, r3, #28
    ff1e:	d50a      	bpl.n	ff36 <__swbuf_r+0x52>
    ff20:	6923      	ldr	r3, [r4, #16]
    ff22:	2b00      	cmp	r3, #0
    ff24:	d007      	beq.n	ff36 <__swbuf_r+0x52>
    ff26:	6823      	ldr	r3, [r4, #0]
    ff28:	6922      	ldr	r2, [r4, #16]
    ff2a:	b2fe      	uxtb	r6, r7
    ff2c:	1a98      	subs	r0, r3, r2
    ff2e:	6963      	ldr	r3, [r4, #20]
    ff30:	4298      	cmp	r0, r3
    ff32:	db0f      	blt.n	ff54 <__swbuf_r+0x70>
    ff34:	e008      	b.n	ff48 <__swbuf_r+0x64>
    ff36:	0021      	movs	r1, r4
    ff38:	0028      	movs	r0, r5
    ff3a:	f000 f82b 	bl	ff94 <__swsetup_r>
    ff3e:	2800      	cmp	r0, #0
    ff40:	d0f1      	beq.n	ff26 <__swbuf_r+0x42>
    ff42:	2001      	movs	r0, #1
    ff44:	4240      	negs	r0, r0
    ff46:	e01d      	b.n	ff84 <__swbuf_r+0xa0>
    ff48:	0021      	movs	r1, r4
    ff4a:	0028      	movs	r0, r5
    ff4c:	f000 f926 	bl	1019c <_fflush_r>
    ff50:	2800      	cmp	r0, #0
    ff52:	d1f6      	bne.n	ff42 <__swbuf_r+0x5e>
    ff54:	68a3      	ldr	r3, [r4, #8]
    ff56:	3001      	adds	r0, #1
    ff58:	3b01      	subs	r3, #1
    ff5a:	60a3      	str	r3, [r4, #8]
    ff5c:	6823      	ldr	r3, [r4, #0]
    ff5e:	1c5a      	adds	r2, r3, #1
    ff60:	6022      	str	r2, [r4, #0]
    ff62:	701f      	strb	r7, [r3, #0]
    ff64:	6963      	ldr	r3, [r4, #20]
    ff66:	4298      	cmp	r0, r3
    ff68:	d005      	beq.n	ff76 <__swbuf_r+0x92>
    ff6a:	89a3      	ldrh	r3, [r4, #12]
    ff6c:	0030      	movs	r0, r6
    ff6e:	07db      	lsls	r3, r3, #31
    ff70:	d508      	bpl.n	ff84 <__swbuf_r+0xa0>
    ff72:	2e0a      	cmp	r6, #10
    ff74:	d106      	bne.n	ff84 <__swbuf_r+0xa0>
    ff76:	0021      	movs	r1, r4
    ff78:	0028      	movs	r0, r5
    ff7a:	f000 f90f 	bl	1019c <_fflush_r>
    ff7e:	2800      	cmp	r0, #0
    ff80:	d1df      	bne.n	ff42 <__swbuf_r+0x5e>
    ff82:	0030      	movs	r0, r6
    ff84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ff86:	46c0      	nop			; (mov r8, r8)
    ff88:	0001247c 	.word	0x0001247c
    ff8c:	0001249c 	.word	0x0001249c
    ff90:	000124bc 	.word	0x000124bc

0000ff94 <__swsetup_r>:
    ff94:	4b36      	ldr	r3, [pc, #216]	; (10070 <__swsetup_r+0xdc>)
    ff96:	b570      	push	{r4, r5, r6, lr}
    ff98:	681d      	ldr	r5, [r3, #0]
    ff9a:	0006      	movs	r6, r0
    ff9c:	000c      	movs	r4, r1
    ff9e:	2d00      	cmp	r5, #0
    ffa0:	d005      	beq.n	ffae <__swsetup_r+0x1a>
    ffa2:	69ab      	ldr	r3, [r5, #24]
    ffa4:	2b00      	cmp	r3, #0
    ffa6:	d102      	bne.n	ffae <__swsetup_r+0x1a>
    ffa8:	0028      	movs	r0, r5
    ffaa:	f000 f965 	bl	10278 <__sinit>
    ffae:	4b31      	ldr	r3, [pc, #196]	; (10074 <__swsetup_r+0xe0>)
    ffb0:	429c      	cmp	r4, r3
    ffb2:	d101      	bne.n	ffb8 <__swsetup_r+0x24>
    ffb4:	686c      	ldr	r4, [r5, #4]
    ffb6:	e008      	b.n	ffca <__swsetup_r+0x36>
    ffb8:	4b2f      	ldr	r3, [pc, #188]	; (10078 <__swsetup_r+0xe4>)
    ffba:	429c      	cmp	r4, r3
    ffbc:	d101      	bne.n	ffc2 <__swsetup_r+0x2e>
    ffbe:	68ac      	ldr	r4, [r5, #8]
    ffc0:	e003      	b.n	ffca <__swsetup_r+0x36>
    ffc2:	4b2e      	ldr	r3, [pc, #184]	; (1007c <__swsetup_r+0xe8>)
    ffc4:	429c      	cmp	r4, r3
    ffc6:	d100      	bne.n	ffca <__swsetup_r+0x36>
    ffc8:	68ec      	ldr	r4, [r5, #12]
    ffca:	220c      	movs	r2, #12
    ffcc:	5ea3      	ldrsh	r3, [r4, r2]
    ffce:	b29a      	uxth	r2, r3
    ffd0:	0711      	lsls	r1, r2, #28
    ffd2:	d423      	bmi.n	1001c <__swsetup_r+0x88>
    ffd4:	06d1      	lsls	r1, r2, #27
    ffd6:	d407      	bmi.n	ffe8 <__swsetup_r+0x54>
    ffd8:	2209      	movs	r2, #9
    ffda:	2001      	movs	r0, #1
    ffdc:	6032      	str	r2, [r6, #0]
    ffde:	3237      	adds	r2, #55	; 0x37
    ffe0:	4313      	orrs	r3, r2
    ffe2:	81a3      	strh	r3, [r4, #12]
    ffe4:	4240      	negs	r0, r0
    ffe6:	e042      	b.n	1006e <__swsetup_r+0xda>
    ffe8:	0753      	lsls	r3, r2, #29
    ffea:	d513      	bpl.n	10014 <__swsetup_r+0x80>
    ffec:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ffee:	2900      	cmp	r1, #0
    fff0:	d008      	beq.n	10004 <__swsetup_r+0x70>
    fff2:	0023      	movs	r3, r4
    fff4:	3344      	adds	r3, #68	; 0x44
    fff6:	4299      	cmp	r1, r3
    fff8:	d002      	beq.n	10000 <__swsetup_r+0x6c>
    fffa:	0030      	movs	r0, r6
    fffc:	f000 fa5e 	bl	104bc <_free_r>
   10000:	2300      	movs	r3, #0
   10002:	6363      	str	r3, [r4, #52]	; 0x34
   10004:	2224      	movs	r2, #36	; 0x24
   10006:	89a3      	ldrh	r3, [r4, #12]
   10008:	4393      	bics	r3, r2
   1000a:	81a3      	strh	r3, [r4, #12]
   1000c:	2300      	movs	r3, #0
   1000e:	6063      	str	r3, [r4, #4]
   10010:	6923      	ldr	r3, [r4, #16]
   10012:	6023      	str	r3, [r4, #0]
   10014:	2208      	movs	r2, #8
   10016:	89a3      	ldrh	r3, [r4, #12]
   10018:	4313      	orrs	r3, r2
   1001a:	81a3      	strh	r3, [r4, #12]
   1001c:	6923      	ldr	r3, [r4, #16]
   1001e:	2b00      	cmp	r3, #0
   10020:	d10b      	bne.n	1003a <__swsetup_r+0xa6>
   10022:	23a0      	movs	r3, #160	; 0xa0
   10024:	89a2      	ldrh	r2, [r4, #12]
   10026:	009b      	lsls	r3, r3, #2
   10028:	4013      	ands	r3, r2
   1002a:	2280      	movs	r2, #128	; 0x80
   1002c:	0092      	lsls	r2, r2, #2
   1002e:	4293      	cmp	r3, r2
   10030:	d003      	beq.n	1003a <__swsetup_r+0xa6>
   10032:	0021      	movs	r1, r4
   10034:	0030      	movs	r0, r6
   10036:	f000 f9d9 	bl	103ec <__smakebuf_r>
   1003a:	2301      	movs	r3, #1
   1003c:	89a2      	ldrh	r2, [r4, #12]
   1003e:	4013      	ands	r3, r2
   10040:	d005      	beq.n	1004e <__swsetup_r+0xba>
   10042:	2300      	movs	r3, #0
   10044:	60a3      	str	r3, [r4, #8]
   10046:	6963      	ldr	r3, [r4, #20]
   10048:	425b      	negs	r3, r3
   1004a:	61a3      	str	r3, [r4, #24]
   1004c:	e003      	b.n	10056 <__swsetup_r+0xc2>
   1004e:	0792      	lsls	r2, r2, #30
   10050:	d400      	bmi.n	10054 <__swsetup_r+0xc0>
   10052:	6963      	ldr	r3, [r4, #20]
   10054:	60a3      	str	r3, [r4, #8]
   10056:	2000      	movs	r0, #0
   10058:	6923      	ldr	r3, [r4, #16]
   1005a:	4283      	cmp	r3, r0
   1005c:	d107      	bne.n	1006e <__swsetup_r+0xda>
   1005e:	220c      	movs	r2, #12
   10060:	5ea3      	ldrsh	r3, [r4, r2]
   10062:	061a      	lsls	r2, r3, #24
   10064:	d503      	bpl.n	1006e <__swsetup_r+0xda>
   10066:	2240      	movs	r2, #64	; 0x40
   10068:	4313      	orrs	r3, r2
   1006a:	81a3      	strh	r3, [r4, #12]
   1006c:	3801      	subs	r0, #1
   1006e:	bd70      	pop	{r4, r5, r6, pc}
   10070:	20000090 	.word	0x20000090
   10074:	0001247c 	.word	0x0001247c
   10078:	0001249c 	.word	0x0001249c
   1007c:	000124bc 	.word	0x000124bc

00010080 <abort>:
   10080:	b510      	push	{r4, lr}
   10082:	2006      	movs	r0, #6
   10084:	f000 fcae 	bl	109e4 <raise>
   10088:	2001      	movs	r0, #1
   1008a:	f7fa fb3f 	bl	a70c <_exit>
	...

00010090 <__sflush_r>:
   10090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10092:	898a      	ldrh	r2, [r1, #12]
   10094:	0005      	movs	r5, r0
   10096:	000c      	movs	r4, r1
   10098:	0713      	lsls	r3, r2, #28
   1009a:	d45a      	bmi.n	10152 <__sflush_r+0xc2>
   1009c:	684b      	ldr	r3, [r1, #4]
   1009e:	2b00      	cmp	r3, #0
   100a0:	dc02      	bgt.n	100a8 <__sflush_r+0x18>
   100a2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   100a4:	2b00      	cmp	r3, #0
   100a6:	dd19      	ble.n	100dc <__sflush_r+0x4c>
   100a8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   100aa:	2f00      	cmp	r7, #0
   100ac:	d016      	beq.n	100dc <__sflush_r+0x4c>
   100ae:	2300      	movs	r3, #0
   100b0:	682e      	ldr	r6, [r5, #0]
   100b2:	602b      	str	r3, [r5, #0]
   100b4:	2380      	movs	r3, #128	; 0x80
   100b6:	015b      	lsls	r3, r3, #5
   100b8:	401a      	ands	r2, r3
   100ba:	d001      	beq.n	100c0 <__sflush_r+0x30>
   100bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
   100be:	e014      	b.n	100ea <__sflush_r+0x5a>
   100c0:	2301      	movs	r3, #1
   100c2:	6a21      	ldr	r1, [r4, #32]
   100c4:	0028      	movs	r0, r5
   100c6:	47b8      	blx	r7
   100c8:	1c43      	adds	r3, r0, #1
   100ca:	d10e      	bne.n	100ea <__sflush_r+0x5a>
   100cc:	682b      	ldr	r3, [r5, #0]
   100ce:	2b00      	cmp	r3, #0
   100d0:	d00b      	beq.n	100ea <__sflush_r+0x5a>
   100d2:	2b1d      	cmp	r3, #29
   100d4:	d001      	beq.n	100da <__sflush_r+0x4a>
   100d6:	2b16      	cmp	r3, #22
   100d8:	d102      	bne.n	100e0 <__sflush_r+0x50>
   100da:	602e      	str	r6, [r5, #0]
   100dc:	2000      	movs	r0, #0
   100de:	e05a      	b.n	10196 <__sflush_r+0x106>
   100e0:	2240      	movs	r2, #64	; 0x40
   100e2:	89a3      	ldrh	r3, [r4, #12]
   100e4:	4313      	orrs	r3, r2
   100e6:	81a3      	strh	r3, [r4, #12]
   100e8:	e055      	b.n	10196 <__sflush_r+0x106>
   100ea:	89a3      	ldrh	r3, [r4, #12]
   100ec:	075b      	lsls	r3, r3, #29
   100ee:	d506      	bpl.n	100fe <__sflush_r+0x6e>
   100f0:	6863      	ldr	r3, [r4, #4]
   100f2:	1ac0      	subs	r0, r0, r3
   100f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
   100f6:	2b00      	cmp	r3, #0
   100f8:	d001      	beq.n	100fe <__sflush_r+0x6e>
   100fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
   100fc:	1ac0      	subs	r0, r0, r3
   100fe:	2300      	movs	r3, #0
   10100:	0002      	movs	r2, r0
   10102:	6a21      	ldr	r1, [r4, #32]
   10104:	0028      	movs	r0, r5
   10106:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   10108:	47b8      	blx	r7
   1010a:	89a3      	ldrh	r3, [r4, #12]
   1010c:	1c42      	adds	r2, r0, #1
   1010e:	d106      	bne.n	1011e <__sflush_r+0x8e>
   10110:	6829      	ldr	r1, [r5, #0]
   10112:	291d      	cmp	r1, #29
   10114:	d83a      	bhi.n	1018c <__sflush_r+0xfc>
   10116:	4a20      	ldr	r2, [pc, #128]	; (10198 <__sflush_r+0x108>)
   10118:	40ca      	lsrs	r2, r1
   1011a:	07d2      	lsls	r2, r2, #31
   1011c:	d536      	bpl.n	1018c <__sflush_r+0xfc>
   1011e:	2200      	movs	r2, #0
   10120:	6062      	str	r2, [r4, #4]
   10122:	6922      	ldr	r2, [r4, #16]
   10124:	6022      	str	r2, [r4, #0]
   10126:	04db      	lsls	r3, r3, #19
   10128:	d505      	bpl.n	10136 <__sflush_r+0xa6>
   1012a:	1c43      	adds	r3, r0, #1
   1012c:	d102      	bne.n	10134 <__sflush_r+0xa4>
   1012e:	682b      	ldr	r3, [r5, #0]
   10130:	2b00      	cmp	r3, #0
   10132:	d100      	bne.n	10136 <__sflush_r+0xa6>
   10134:	6560      	str	r0, [r4, #84]	; 0x54
   10136:	6b61      	ldr	r1, [r4, #52]	; 0x34
   10138:	602e      	str	r6, [r5, #0]
   1013a:	2900      	cmp	r1, #0
   1013c:	d0ce      	beq.n	100dc <__sflush_r+0x4c>
   1013e:	0023      	movs	r3, r4
   10140:	3344      	adds	r3, #68	; 0x44
   10142:	4299      	cmp	r1, r3
   10144:	d002      	beq.n	1014c <__sflush_r+0xbc>
   10146:	0028      	movs	r0, r5
   10148:	f000 f9b8 	bl	104bc <_free_r>
   1014c:	2000      	movs	r0, #0
   1014e:	6360      	str	r0, [r4, #52]	; 0x34
   10150:	e021      	b.n	10196 <__sflush_r+0x106>
   10152:	690f      	ldr	r7, [r1, #16]
   10154:	2f00      	cmp	r7, #0
   10156:	d0c1      	beq.n	100dc <__sflush_r+0x4c>
   10158:	680b      	ldr	r3, [r1, #0]
   1015a:	600f      	str	r7, [r1, #0]
   1015c:	1bdb      	subs	r3, r3, r7
   1015e:	9301      	str	r3, [sp, #4]
   10160:	2300      	movs	r3, #0
   10162:	0792      	lsls	r2, r2, #30
   10164:	d100      	bne.n	10168 <__sflush_r+0xd8>
   10166:	694b      	ldr	r3, [r1, #20]
   10168:	60a3      	str	r3, [r4, #8]
   1016a:	e003      	b.n	10174 <__sflush_r+0xe4>
   1016c:	9b01      	ldr	r3, [sp, #4]
   1016e:	183f      	adds	r7, r7, r0
   10170:	1a1b      	subs	r3, r3, r0
   10172:	9301      	str	r3, [sp, #4]
   10174:	9b01      	ldr	r3, [sp, #4]
   10176:	2b00      	cmp	r3, #0
   10178:	ddb0      	ble.n	100dc <__sflush_r+0x4c>
   1017a:	9b01      	ldr	r3, [sp, #4]
   1017c:	003a      	movs	r2, r7
   1017e:	6a21      	ldr	r1, [r4, #32]
   10180:	0028      	movs	r0, r5
   10182:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   10184:	47b0      	blx	r6
   10186:	2800      	cmp	r0, #0
   10188:	dcf0      	bgt.n	1016c <__sflush_r+0xdc>
   1018a:	89a3      	ldrh	r3, [r4, #12]
   1018c:	2240      	movs	r2, #64	; 0x40
   1018e:	2001      	movs	r0, #1
   10190:	4313      	orrs	r3, r2
   10192:	81a3      	strh	r3, [r4, #12]
   10194:	4240      	negs	r0, r0
   10196:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10198:	20400001 	.word	0x20400001

0001019c <_fflush_r>:
   1019c:	690b      	ldr	r3, [r1, #16]
   1019e:	b570      	push	{r4, r5, r6, lr}
   101a0:	0005      	movs	r5, r0
   101a2:	000c      	movs	r4, r1
   101a4:	2b00      	cmp	r3, #0
   101a6:	d101      	bne.n	101ac <_fflush_r+0x10>
   101a8:	2000      	movs	r0, #0
   101aa:	e01c      	b.n	101e6 <_fflush_r+0x4a>
   101ac:	2800      	cmp	r0, #0
   101ae:	d004      	beq.n	101ba <_fflush_r+0x1e>
   101b0:	6983      	ldr	r3, [r0, #24]
   101b2:	2b00      	cmp	r3, #0
   101b4:	d101      	bne.n	101ba <_fflush_r+0x1e>
   101b6:	f000 f85f 	bl	10278 <__sinit>
   101ba:	4b0b      	ldr	r3, [pc, #44]	; (101e8 <_fflush_r+0x4c>)
   101bc:	429c      	cmp	r4, r3
   101be:	d101      	bne.n	101c4 <_fflush_r+0x28>
   101c0:	686c      	ldr	r4, [r5, #4]
   101c2:	e008      	b.n	101d6 <_fflush_r+0x3a>
   101c4:	4b09      	ldr	r3, [pc, #36]	; (101ec <_fflush_r+0x50>)
   101c6:	429c      	cmp	r4, r3
   101c8:	d101      	bne.n	101ce <_fflush_r+0x32>
   101ca:	68ac      	ldr	r4, [r5, #8]
   101cc:	e003      	b.n	101d6 <_fflush_r+0x3a>
   101ce:	4b08      	ldr	r3, [pc, #32]	; (101f0 <_fflush_r+0x54>)
   101d0:	429c      	cmp	r4, r3
   101d2:	d100      	bne.n	101d6 <_fflush_r+0x3a>
   101d4:	68ec      	ldr	r4, [r5, #12]
   101d6:	220c      	movs	r2, #12
   101d8:	5ea3      	ldrsh	r3, [r4, r2]
   101da:	2b00      	cmp	r3, #0
   101dc:	d0e4      	beq.n	101a8 <_fflush_r+0xc>
   101de:	0021      	movs	r1, r4
   101e0:	0028      	movs	r0, r5
   101e2:	f7ff ff55 	bl	10090 <__sflush_r>
   101e6:	bd70      	pop	{r4, r5, r6, pc}
   101e8:	0001247c 	.word	0x0001247c
   101ec:	0001249c 	.word	0x0001249c
   101f0:	000124bc 	.word	0x000124bc

000101f4 <_cleanup_r>:
   101f4:	b510      	push	{r4, lr}
   101f6:	4902      	ldr	r1, [pc, #8]	; (10200 <_cleanup_r+0xc>)
   101f8:	f000 f8b0 	bl	1035c <_fwalk_reent>
   101fc:	bd10      	pop	{r4, pc}
   101fe:	46c0      	nop			; (mov r8, r8)
   10200:	0001019d 	.word	0x0001019d

00010204 <std.isra.0>:
   10204:	2300      	movs	r3, #0
   10206:	b510      	push	{r4, lr}
   10208:	0004      	movs	r4, r0
   1020a:	6003      	str	r3, [r0, #0]
   1020c:	6043      	str	r3, [r0, #4]
   1020e:	6083      	str	r3, [r0, #8]
   10210:	8181      	strh	r1, [r0, #12]
   10212:	6643      	str	r3, [r0, #100]	; 0x64
   10214:	81c2      	strh	r2, [r0, #14]
   10216:	6103      	str	r3, [r0, #16]
   10218:	6143      	str	r3, [r0, #20]
   1021a:	6183      	str	r3, [r0, #24]
   1021c:	0019      	movs	r1, r3
   1021e:	2208      	movs	r2, #8
   10220:	305c      	adds	r0, #92	; 0x5c
   10222:	f7ff f902 	bl	f42a <memset>
   10226:	4b05      	ldr	r3, [pc, #20]	; (1023c <std.isra.0+0x38>)
   10228:	6224      	str	r4, [r4, #32]
   1022a:	6263      	str	r3, [r4, #36]	; 0x24
   1022c:	4b04      	ldr	r3, [pc, #16]	; (10240 <std.isra.0+0x3c>)
   1022e:	62a3      	str	r3, [r4, #40]	; 0x28
   10230:	4b04      	ldr	r3, [pc, #16]	; (10244 <std.isra.0+0x40>)
   10232:	62e3      	str	r3, [r4, #44]	; 0x2c
   10234:	4b04      	ldr	r3, [pc, #16]	; (10248 <std.isra.0+0x44>)
   10236:	6323      	str	r3, [r4, #48]	; 0x30
   10238:	bd10      	pop	{r4, pc}
   1023a:	46c0      	nop			; (mov r8, r8)
   1023c:	00010a25 	.word	0x00010a25
   10240:	00010a4d 	.word	0x00010a4d
   10244:	00010a85 	.word	0x00010a85
   10248:	00010ab1 	.word	0x00010ab1

0001024c <__sfmoreglue>:
   1024c:	b570      	push	{r4, r5, r6, lr}
   1024e:	2568      	movs	r5, #104	; 0x68
   10250:	1e4b      	subs	r3, r1, #1
   10252:	435d      	muls	r5, r3
   10254:	000e      	movs	r6, r1
   10256:	0029      	movs	r1, r5
   10258:	3174      	adds	r1, #116	; 0x74
   1025a:	f000 f975 	bl	10548 <_malloc_r>
   1025e:	1e04      	subs	r4, r0, #0
   10260:	d008      	beq.n	10274 <__sfmoreglue+0x28>
   10262:	2100      	movs	r1, #0
   10264:	002a      	movs	r2, r5
   10266:	6001      	str	r1, [r0, #0]
   10268:	6046      	str	r6, [r0, #4]
   1026a:	300c      	adds	r0, #12
   1026c:	60a0      	str	r0, [r4, #8]
   1026e:	3268      	adds	r2, #104	; 0x68
   10270:	f7ff f8db 	bl	f42a <memset>
   10274:	0020      	movs	r0, r4
   10276:	bd70      	pop	{r4, r5, r6, pc}

00010278 <__sinit>:
   10278:	6983      	ldr	r3, [r0, #24]
   1027a:	b513      	push	{r0, r1, r4, lr}
   1027c:	0004      	movs	r4, r0
   1027e:	2b00      	cmp	r3, #0
   10280:	d128      	bne.n	102d4 <__sinit+0x5c>
   10282:	6483      	str	r3, [r0, #72]	; 0x48
   10284:	64c3      	str	r3, [r0, #76]	; 0x4c
   10286:	6503      	str	r3, [r0, #80]	; 0x50
   10288:	4b13      	ldr	r3, [pc, #76]	; (102d8 <__sinit+0x60>)
   1028a:	4a14      	ldr	r2, [pc, #80]	; (102dc <__sinit+0x64>)
   1028c:	681b      	ldr	r3, [r3, #0]
   1028e:	6282      	str	r2, [r0, #40]	; 0x28
   10290:	9301      	str	r3, [sp, #4]
   10292:	4298      	cmp	r0, r3
   10294:	d101      	bne.n	1029a <__sinit+0x22>
   10296:	2301      	movs	r3, #1
   10298:	6183      	str	r3, [r0, #24]
   1029a:	0020      	movs	r0, r4
   1029c:	f000 f820 	bl	102e0 <__sfp>
   102a0:	6060      	str	r0, [r4, #4]
   102a2:	0020      	movs	r0, r4
   102a4:	f000 f81c 	bl	102e0 <__sfp>
   102a8:	60a0      	str	r0, [r4, #8]
   102aa:	0020      	movs	r0, r4
   102ac:	f000 f818 	bl	102e0 <__sfp>
   102b0:	2200      	movs	r2, #0
   102b2:	60e0      	str	r0, [r4, #12]
   102b4:	2104      	movs	r1, #4
   102b6:	6860      	ldr	r0, [r4, #4]
   102b8:	f7ff ffa4 	bl	10204 <std.isra.0>
   102bc:	2201      	movs	r2, #1
   102be:	2109      	movs	r1, #9
   102c0:	68a0      	ldr	r0, [r4, #8]
   102c2:	f7ff ff9f 	bl	10204 <std.isra.0>
   102c6:	2202      	movs	r2, #2
   102c8:	2112      	movs	r1, #18
   102ca:	68e0      	ldr	r0, [r4, #12]
   102cc:	f7ff ff9a 	bl	10204 <std.isra.0>
   102d0:	2301      	movs	r3, #1
   102d2:	61a3      	str	r3, [r4, #24]
   102d4:	bd13      	pop	{r0, r1, r4, pc}
   102d6:	46c0      	nop			; (mov r8, r8)
   102d8:	00012344 	.word	0x00012344
   102dc:	000101f5 	.word	0x000101f5

000102e0 <__sfp>:
   102e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   102e2:	4b1d      	ldr	r3, [pc, #116]	; (10358 <__sfp+0x78>)
   102e4:	0006      	movs	r6, r0
   102e6:	681d      	ldr	r5, [r3, #0]
   102e8:	69ab      	ldr	r3, [r5, #24]
   102ea:	2b00      	cmp	r3, #0
   102ec:	d102      	bne.n	102f4 <__sfp+0x14>
   102ee:	0028      	movs	r0, r5
   102f0:	f7ff ffc2 	bl	10278 <__sinit>
   102f4:	3548      	adds	r5, #72	; 0x48
   102f6:	68ac      	ldr	r4, [r5, #8]
   102f8:	686b      	ldr	r3, [r5, #4]
   102fa:	3b01      	subs	r3, #1
   102fc:	d405      	bmi.n	1030a <__sfp+0x2a>
   102fe:	220c      	movs	r2, #12
   10300:	5ea7      	ldrsh	r7, [r4, r2]
   10302:	2f00      	cmp	r7, #0
   10304:	d010      	beq.n	10328 <__sfp+0x48>
   10306:	3468      	adds	r4, #104	; 0x68
   10308:	e7f7      	b.n	102fa <__sfp+0x1a>
   1030a:	682b      	ldr	r3, [r5, #0]
   1030c:	2b00      	cmp	r3, #0
   1030e:	d001      	beq.n	10314 <__sfp+0x34>
   10310:	682d      	ldr	r5, [r5, #0]
   10312:	e7f0      	b.n	102f6 <__sfp+0x16>
   10314:	2104      	movs	r1, #4
   10316:	0030      	movs	r0, r6
   10318:	f7ff ff98 	bl	1024c <__sfmoreglue>
   1031c:	6028      	str	r0, [r5, #0]
   1031e:	2800      	cmp	r0, #0
   10320:	d1f6      	bne.n	10310 <__sfp+0x30>
   10322:	230c      	movs	r3, #12
   10324:	6033      	str	r3, [r6, #0]
   10326:	e016      	b.n	10356 <__sfp+0x76>
   10328:	2301      	movs	r3, #1
   1032a:	0020      	movs	r0, r4
   1032c:	425b      	negs	r3, r3
   1032e:	81e3      	strh	r3, [r4, #14]
   10330:	3302      	adds	r3, #2
   10332:	81a3      	strh	r3, [r4, #12]
   10334:	6667      	str	r7, [r4, #100]	; 0x64
   10336:	6027      	str	r7, [r4, #0]
   10338:	60a7      	str	r7, [r4, #8]
   1033a:	6067      	str	r7, [r4, #4]
   1033c:	6127      	str	r7, [r4, #16]
   1033e:	6167      	str	r7, [r4, #20]
   10340:	61a7      	str	r7, [r4, #24]
   10342:	305c      	adds	r0, #92	; 0x5c
   10344:	2208      	movs	r2, #8
   10346:	0039      	movs	r1, r7
   10348:	f7ff f86f 	bl	f42a <memset>
   1034c:	0020      	movs	r0, r4
   1034e:	6367      	str	r7, [r4, #52]	; 0x34
   10350:	63a7      	str	r7, [r4, #56]	; 0x38
   10352:	64a7      	str	r7, [r4, #72]	; 0x48
   10354:	64e7      	str	r7, [r4, #76]	; 0x4c
   10356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10358:	00012344 	.word	0x00012344

0001035c <_fwalk_reent>:
   1035c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1035e:	0004      	movs	r4, r0
   10360:	0007      	movs	r7, r0
   10362:	2600      	movs	r6, #0
   10364:	9101      	str	r1, [sp, #4]
   10366:	3448      	adds	r4, #72	; 0x48
   10368:	2c00      	cmp	r4, #0
   1036a:	d016      	beq.n	1039a <_fwalk_reent+0x3e>
   1036c:	6863      	ldr	r3, [r4, #4]
   1036e:	68a5      	ldr	r5, [r4, #8]
   10370:	9300      	str	r3, [sp, #0]
   10372:	9b00      	ldr	r3, [sp, #0]
   10374:	3b01      	subs	r3, #1
   10376:	9300      	str	r3, [sp, #0]
   10378:	d40d      	bmi.n	10396 <_fwalk_reent+0x3a>
   1037a:	89ab      	ldrh	r3, [r5, #12]
   1037c:	2b01      	cmp	r3, #1
   1037e:	d908      	bls.n	10392 <_fwalk_reent+0x36>
   10380:	220e      	movs	r2, #14
   10382:	5eab      	ldrsh	r3, [r5, r2]
   10384:	3301      	adds	r3, #1
   10386:	d004      	beq.n	10392 <_fwalk_reent+0x36>
   10388:	0029      	movs	r1, r5
   1038a:	0038      	movs	r0, r7
   1038c:	9b01      	ldr	r3, [sp, #4]
   1038e:	4798      	blx	r3
   10390:	4306      	orrs	r6, r0
   10392:	3568      	adds	r5, #104	; 0x68
   10394:	e7ed      	b.n	10372 <_fwalk_reent+0x16>
   10396:	6824      	ldr	r4, [r4, #0]
   10398:	e7e6      	b.n	10368 <_fwalk_reent+0xc>
   1039a:	0030      	movs	r0, r6
   1039c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000103a0 <__swhatbuf_r>:
   103a0:	b570      	push	{r4, r5, r6, lr}
   103a2:	000e      	movs	r6, r1
   103a4:	001d      	movs	r5, r3
   103a6:	230e      	movs	r3, #14
   103a8:	5ec9      	ldrsh	r1, [r1, r3]
   103aa:	b090      	sub	sp, #64	; 0x40
   103ac:	0014      	movs	r4, r2
   103ae:	2900      	cmp	r1, #0
   103b0:	da06      	bge.n	103c0 <__swhatbuf_r+0x20>
   103b2:	2300      	movs	r3, #0
   103b4:	602b      	str	r3, [r5, #0]
   103b6:	89b3      	ldrh	r3, [r6, #12]
   103b8:	061b      	lsls	r3, r3, #24
   103ba:	d50f      	bpl.n	103dc <__swhatbuf_r+0x3c>
   103bc:	2340      	movs	r3, #64	; 0x40
   103be:	e00f      	b.n	103e0 <__swhatbuf_r+0x40>
   103c0:	aa01      	add	r2, sp, #4
   103c2:	f000 fba1 	bl	10b08 <_fstat_r>
   103c6:	2800      	cmp	r0, #0
   103c8:	dbf3      	blt.n	103b2 <__swhatbuf_r+0x12>
   103ca:	23f0      	movs	r3, #240	; 0xf0
   103cc:	9a02      	ldr	r2, [sp, #8]
   103ce:	021b      	lsls	r3, r3, #8
   103d0:	4013      	ands	r3, r2
   103d2:	4a05      	ldr	r2, [pc, #20]	; (103e8 <__swhatbuf_r+0x48>)
   103d4:	189b      	adds	r3, r3, r2
   103d6:	425a      	negs	r2, r3
   103d8:	4153      	adcs	r3, r2
   103da:	602b      	str	r3, [r5, #0]
   103dc:	2380      	movs	r3, #128	; 0x80
   103de:	00db      	lsls	r3, r3, #3
   103e0:	2000      	movs	r0, #0
   103e2:	6023      	str	r3, [r4, #0]
   103e4:	b010      	add	sp, #64	; 0x40
   103e6:	bd70      	pop	{r4, r5, r6, pc}
   103e8:	ffffe000 	.word	0xffffe000

000103ec <__smakebuf_r>:
   103ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   103ee:	2602      	movs	r6, #2
   103f0:	898b      	ldrh	r3, [r1, #12]
   103f2:	0005      	movs	r5, r0
   103f4:	000c      	movs	r4, r1
   103f6:	4233      	tst	r3, r6
   103f8:	d110      	bne.n	1041c <__smakebuf_r+0x30>
   103fa:	ab01      	add	r3, sp, #4
   103fc:	466a      	mov	r2, sp
   103fe:	f7ff ffcf 	bl	103a0 <__swhatbuf_r>
   10402:	9900      	ldr	r1, [sp, #0]
   10404:	0007      	movs	r7, r0
   10406:	0028      	movs	r0, r5
   10408:	f000 f89e 	bl	10548 <_malloc_r>
   1040c:	2800      	cmp	r0, #0
   1040e:	d10c      	bne.n	1042a <__smakebuf_r+0x3e>
   10410:	220c      	movs	r2, #12
   10412:	5ea3      	ldrsh	r3, [r4, r2]
   10414:	059a      	lsls	r2, r3, #22
   10416:	d423      	bmi.n	10460 <__smakebuf_r+0x74>
   10418:	4333      	orrs	r3, r6
   1041a:	81a3      	strh	r3, [r4, #12]
   1041c:	0023      	movs	r3, r4
   1041e:	3347      	adds	r3, #71	; 0x47
   10420:	6023      	str	r3, [r4, #0]
   10422:	6123      	str	r3, [r4, #16]
   10424:	2301      	movs	r3, #1
   10426:	6163      	str	r3, [r4, #20]
   10428:	e01a      	b.n	10460 <__smakebuf_r+0x74>
   1042a:	2280      	movs	r2, #128	; 0x80
   1042c:	4b0d      	ldr	r3, [pc, #52]	; (10464 <__smakebuf_r+0x78>)
   1042e:	62ab      	str	r3, [r5, #40]	; 0x28
   10430:	89a3      	ldrh	r3, [r4, #12]
   10432:	6020      	str	r0, [r4, #0]
   10434:	4313      	orrs	r3, r2
   10436:	81a3      	strh	r3, [r4, #12]
   10438:	9b00      	ldr	r3, [sp, #0]
   1043a:	6120      	str	r0, [r4, #16]
   1043c:	6163      	str	r3, [r4, #20]
   1043e:	9b01      	ldr	r3, [sp, #4]
   10440:	2b00      	cmp	r3, #0
   10442:	d00a      	beq.n	1045a <__smakebuf_r+0x6e>
   10444:	230e      	movs	r3, #14
   10446:	5ee1      	ldrsh	r1, [r4, r3]
   10448:	0028      	movs	r0, r5
   1044a:	f000 fb6f 	bl	10b2c <_isatty_r>
   1044e:	2800      	cmp	r0, #0
   10450:	d003      	beq.n	1045a <__smakebuf_r+0x6e>
   10452:	2201      	movs	r2, #1
   10454:	89a3      	ldrh	r3, [r4, #12]
   10456:	4313      	orrs	r3, r2
   10458:	81a3      	strh	r3, [r4, #12]
   1045a:	89a3      	ldrh	r3, [r4, #12]
   1045c:	431f      	orrs	r7, r3
   1045e:	81a7      	strh	r7, [r4, #12]
   10460:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   10462:	46c0      	nop			; (mov r8, r8)
   10464:	000101f5 	.word	0x000101f5

00010468 <malloc>:
   10468:	b510      	push	{r4, lr}
   1046a:	4b03      	ldr	r3, [pc, #12]	; (10478 <malloc+0x10>)
   1046c:	0001      	movs	r1, r0
   1046e:	6818      	ldr	r0, [r3, #0]
   10470:	f000 f86a 	bl	10548 <_malloc_r>
   10474:	bd10      	pop	{r4, pc}
   10476:	46c0      	nop			; (mov r8, r8)
   10478:	20000090 	.word	0x20000090

0001047c <memchr>:
   1047c:	b2c9      	uxtb	r1, r1
   1047e:	1882      	adds	r2, r0, r2
   10480:	4290      	cmp	r0, r2
   10482:	d004      	beq.n	1048e <memchr+0x12>
   10484:	7803      	ldrb	r3, [r0, #0]
   10486:	428b      	cmp	r3, r1
   10488:	d002      	beq.n	10490 <memchr+0x14>
   1048a:	3001      	adds	r0, #1
   1048c:	e7f8      	b.n	10480 <memchr+0x4>
   1048e:	2000      	movs	r0, #0
   10490:	4770      	bx	lr

00010492 <memmove>:
   10492:	b510      	push	{r4, lr}
   10494:	4288      	cmp	r0, r1
   10496:	d902      	bls.n	1049e <memmove+0xc>
   10498:	188b      	adds	r3, r1, r2
   1049a:	4298      	cmp	r0, r3
   1049c:	d301      	bcc.n	104a2 <memmove+0x10>
   1049e:	2300      	movs	r3, #0
   104a0:	e005      	b.n	104ae <memmove+0x1c>
   104a2:	1a9b      	subs	r3, r3, r2
   104a4:	3a01      	subs	r2, #1
   104a6:	d308      	bcc.n	104ba <memmove+0x28>
   104a8:	5c99      	ldrb	r1, [r3, r2]
   104aa:	5481      	strb	r1, [r0, r2]
   104ac:	e7fa      	b.n	104a4 <memmove+0x12>
   104ae:	4293      	cmp	r3, r2
   104b0:	d003      	beq.n	104ba <memmove+0x28>
   104b2:	5ccc      	ldrb	r4, [r1, r3]
   104b4:	54c4      	strb	r4, [r0, r3]
   104b6:	3301      	adds	r3, #1
   104b8:	e7f9      	b.n	104ae <memmove+0x1c>
   104ba:	bd10      	pop	{r4, pc}

000104bc <_free_r>:
   104bc:	b530      	push	{r4, r5, lr}
   104be:	2900      	cmp	r1, #0
   104c0:	d03e      	beq.n	10540 <_free_r+0x84>
   104c2:	3904      	subs	r1, #4
   104c4:	680b      	ldr	r3, [r1, #0]
   104c6:	2b00      	cmp	r3, #0
   104c8:	da00      	bge.n	104cc <_free_r+0x10>
   104ca:	18c9      	adds	r1, r1, r3
   104cc:	4a1d      	ldr	r2, [pc, #116]	; (10544 <_free_r+0x88>)
   104ce:	6813      	ldr	r3, [r2, #0]
   104d0:	0014      	movs	r4, r2
   104d2:	2b00      	cmp	r3, #0
   104d4:	d102      	bne.n	104dc <_free_r+0x20>
   104d6:	604b      	str	r3, [r1, #4]
   104d8:	6011      	str	r1, [r2, #0]
   104da:	e031      	b.n	10540 <_free_r+0x84>
   104dc:	428b      	cmp	r3, r1
   104de:	d90d      	bls.n	104fc <_free_r+0x40>
   104e0:	680a      	ldr	r2, [r1, #0]
   104e2:	1888      	adds	r0, r1, r2
   104e4:	4283      	cmp	r3, r0
   104e6:	d103      	bne.n	104f0 <_free_r+0x34>
   104e8:	6818      	ldr	r0, [r3, #0]
   104ea:	685b      	ldr	r3, [r3, #4]
   104ec:	1882      	adds	r2, r0, r2
   104ee:	600a      	str	r2, [r1, #0]
   104f0:	604b      	str	r3, [r1, #4]
   104f2:	6021      	str	r1, [r4, #0]
   104f4:	e024      	b.n	10540 <_free_r+0x84>
   104f6:	428a      	cmp	r2, r1
   104f8:	d803      	bhi.n	10502 <_free_r+0x46>
   104fa:	0013      	movs	r3, r2
   104fc:	685a      	ldr	r2, [r3, #4]
   104fe:	2a00      	cmp	r2, #0
   10500:	d1f9      	bne.n	104f6 <_free_r+0x3a>
   10502:	681d      	ldr	r5, [r3, #0]
   10504:	195c      	adds	r4, r3, r5
   10506:	428c      	cmp	r4, r1
   10508:	d10b      	bne.n	10522 <_free_r+0x66>
   1050a:	6809      	ldr	r1, [r1, #0]
   1050c:	1869      	adds	r1, r5, r1
   1050e:	1858      	adds	r0, r3, r1
   10510:	6019      	str	r1, [r3, #0]
   10512:	4282      	cmp	r2, r0
   10514:	d114      	bne.n	10540 <_free_r+0x84>
   10516:	6810      	ldr	r0, [r2, #0]
   10518:	6852      	ldr	r2, [r2, #4]
   1051a:	1841      	adds	r1, r0, r1
   1051c:	6019      	str	r1, [r3, #0]
   1051e:	605a      	str	r2, [r3, #4]
   10520:	e00e      	b.n	10540 <_free_r+0x84>
   10522:	428c      	cmp	r4, r1
   10524:	d902      	bls.n	1052c <_free_r+0x70>
   10526:	230c      	movs	r3, #12
   10528:	6003      	str	r3, [r0, #0]
   1052a:	e009      	b.n	10540 <_free_r+0x84>
   1052c:	6808      	ldr	r0, [r1, #0]
   1052e:	180c      	adds	r4, r1, r0
   10530:	42a2      	cmp	r2, r4
   10532:	d103      	bne.n	1053c <_free_r+0x80>
   10534:	6814      	ldr	r4, [r2, #0]
   10536:	6852      	ldr	r2, [r2, #4]
   10538:	1820      	adds	r0, r4, r0
   1053a:	6008      	str	r0, [r1, #0]
   1053c:	604a      	str	r2, [r1, #4]
   1053e:	6059      	str	r1, [r3, #4]
   10540:	bd30      	pop	{r4, r5, pc}
   10542:	46c0      	nop			; (mov r8, r8)
   10544:	20004454 	.word	0x20004454

00010548 <_malloc_r>:
   10548:	2303      	movs	r3, #3
   1054a:	b570      	push	{r4, r5, r6, lr}
   1054c:	1ccd      	adds	r5, r1, #3
   1054e:	439d      	bics	r5, r3
   10550:	3508      	adds	r5, #8
   10552:	0006      	movs	r6, r0
   10554:	2d0c      	cmp	r5, #12
   10556:	d201      	bcs.n	1055c <_malloc_r+0x14>
   10558:	250c      	movs	r5, #12
   1055a:	e005      	b.n	10568 <_malloc_r+0x20>
   1055c:	2d00      	cmp	r5, #0
   1055e:	da03      	bge.n	10568 <_malloc_r+0x20>
   10560:	230c      	movs	r3, #12
   10562:	2000      	movs	r0, #0
   10564:	6033      	str	r3, [r6, #0]
   10566:	e040      	b.n	105ea <_malloc_r+0xa2>
   10568:	42a9      	cmp	r1, r5
   1056a:	d8f9      	bhi.n	10560 <_malloc_r+0x18>
   1056c:	4b1f      	ldr	r3, [pc, #124]	; (105ec <_malloc_r+0xa4>)
   1056e:	681c      	ldr	r4, [r3, #0]
   10570:	001a      	movs	r2, r3
   10572:	0021      	movs	r1, r4
   10574:	2900      	cmp	r1, #0
   10576:	d013      	beq.n	105a0 <_malloc_r+0x58>
   10578:	680b      	ldr	r3, [r1, #0]
   1057a:	1b5b      	subs	r3, r3, r5
   1057c:	d40d      	bmi.n	1059a <_malloc_r+0x52>
   1057e:	2b0b      	cmp	r3, #11
   10580:	d902      	bls.n	10588 <_malloc_r+0x40>
   10582:	600b      	str	r3, [r1, #0]
   10584:	18cc      	adds	r4, r1, r3
   10586:	e01e      	b.n	105c6 <_malloc_r+0x7e>
   10588:	428c      	cmp	r4, r1
   1058a:	d102      	bne.n	10592 <_malloc_r+0x4a>
   1058c:	6863      	ldr	r3, [r4, #4]
   1058e:	6013      	str	r3, [r2, #0]
   10590:	e01a      	b.n	105c8 <_malloc_r+0x80>
   10592:	684b      	ldr	r3, [r1, #4]
   10594:	6063      	str	r3, [r4, #4]
   10596:	000c      	movs	r4, r1
   10598:	e016      	b.n	105c8 <_malloc_r+0x80>
   1059a:	000c      	movs	r4, r1
   1059c:	6849      	ldr	r1, [r1, #4]
   1059e:	e7e9      	b.n	10574 <_malloc_r+0x2c>
   105a0:	4c13      	ldr	r4, [pc, #76]	; (105f0 <_malloc_r+0xa8>)
   105a2:	6823      	ldr	r3, [r4, #0]
   105a4:	2b00      	cmp	r3, #0
   105a6:	d103      	bne.n	105b0 <_malloc_r+0x68>
   105a8:	0030      	movs	r0, r6
   105aa:	f000 f9df 	bl	1096c <_sbrk_r>
   105ae:	6020      	str	r0, [r4, #0]
   105b0:	0029      	movs	r1, r5
   105b2:	0030      	movs	r0, r6
   105b4:	f000 f9da 	bl	1096c <_sbrk_r>
   105b8:	1c43      	adds	r3, r0, #1
   105ba:	d0d1      	beq.n	10560 <_malloc_r+0x18>
   105bc:	2303      	movs	r3, #3
   105be:	1cc4      	adds	r4, r0, #3
   105c0:	439c      	bics	r4, r3
   105c2:	42a0      	cmp	r0, r4
   105c4:	d10a      	bne.n	105dc <_malloc_r+0x94>
   105c6:	6025      	str	r5, [r4, #0]
   105c8:	0020      	movs	r0, r4
   105ca:	2207      	movs	r2, #7
   105cc:	300b      	adds	r0, #11
   105ce:	1d23      	adds	r3, r4, #4
   105d0:	4390      	bics	r0, r2
   105d2:	1ac3      	subs	r3, r0, r3
   105d4:	d009      	beq.n	105ea <_malloc_r+0xa2>
   105d6:	425a      	negs	r2, r3
   105d8:	50e2      	str	r2, [r4, r3]
   105da:	e006      	b.n	105ea <_malloc_r+0xa2>
   105dc:	1a21      	subs	r1, r4, r0
   105de:	0030      	movs	r0, r6
   105e0:	f000 f9c4 	bl	1096c <_sbrk_r>
   105e4:	1c43      	adds	r3, r0, #1
   105e6:	d1ee      	bne.n	105c6 <_malloc_r+0x7e>
   105e8:	e7ba      	b.n	10560 <_malloc_r+0x18>
   105ea:	bd70      	pop	{r4, r5, r6, pc}
   105ec:	20004454 	.word	0x20004454
   105f0:	20004450 	.word	0x20004450

000105f4 <_realloc_r>:
   105f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   105f6:	0006      	movs	r6, r0
   105f8:	000c      	movs	r4, r1
   105fa:	0015      	movs	r5, r2
   105fc:	2900      	cmp	r1, #0
   105fe:	d104      	bne.n	1060a <_realloc_r+0x16>
   10600:	0011      	movs	r1, r2
   10602:	f7ff ffa1 	bl	10548 <_malloc_r>
   10606:	0004      	movs	r4, r0
   10608:	e018      	b.n	1063c <_realloc_r+0x48>
   1060a:	2a00      	cmp	r2, #0
   1060c:	d103      	bne.n	10616 <_realloc_r+0x22>
   1060e:	f7ff ff55 	bl	104bc <_free_r>
   10612:	002c      	movs	r4, r5
   10614:	e012      	b.n	1063c <_realloc_r+0x48>
   10616:	f000 faaf 	bl	10b78 <_malloc_usable_size_r>
   1061a:	4285      	cmp	r5, r0
   1061c:	d90e      	bls.n	1063c <_realloc_r+0x48>
   1061e:	0029      	movs	r1, r5
   10620:	0030      	movs	r0, r6
   10622:	f7ff ff91 	bl	10548 <_malloc_r>
   10626:	1e07      	subs	r7, r0, #0
   10628:	d007      	beq.n	1063a <_realloc_r+0x46>
   1062a:	0021      	movs	r1, r4
   1062c:	002a      	movs	r2, r5
   1062e:	f7fe fef3 	bl	f418 <memcpy>
   10632:	0021      	movs	r1, r4
   10634:	0030      	movs	r0, r6
   10636:	f7ff ff41 	bl	104bc <_free_r>
   1063a:	003c      	movs	r4, r7
   1063c:	0020      	movs	r0, r4
   1063e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00010640 <__ssputs_r>:
   10640:	b5f0      	push	{r4, r5, r6, r7, lr}
   10642:	688e      	ldr	r6, [r1, #8]
   10644:	b085      	sub	sp, #20
   10646:	0007      	movs	r7, r0
   10648:	000c      	movs	r4, r1
   1064a:	9203      	str	r2, [sp, #12]
   1064c:	9301      	str	r3, [sp, #4]
   1064e:	429e      	cmp	r6, r3
   10650:	d843      	bhi.n	106da <__ssputs_r+0x9a>
   10652:	2390      	movs	r3, #144	; 0x90
   10654:	898a      	ldrh	r2, [r1, #12]
   10656:	00db      	lsls	r3, r3, #3
   10658:	421a      	tst	r2, r3
   1065a:	d03e      	beq.n	106da <__ssputs_r+0x9a>
   1065c:	2503      	movs	r5, #3
   1065e:	6909      	ldr	r1, [r1, #16]
   10660:	6823      	ldr	r3, [r4, #0]
   10662:	9801      	ldr	r0, [sp, #4]
   10664:	1a5b      	subs	r3, r3, r1
   10666:	9302      	str	r3, [sp, #8]
   10668:	6963      	ldr	r3, [r4, #20]
   1066a:	435d      	muls	r5, r3
   1066c:	0feb      	lsrs	r3, r5, #31
   1066e:	195d      	adds	r5, r3, r5
   10670:	9b02      	ldr	r3, [sp, #8]
   10672:	106d      	asrs	r5, r5, #1
   10674:	3301      	adds	r3, #1
   10676:	181b      	adds	r3, r3, r0
   10678:	42ab      	cmp	r3, r5
   1067a:	d900      	bls.n	1067e <__ssputs_r+0x3e>
   1067c:	001d      	movs	r5, r3
   1067e:	0553      	lsls	r3, r2, #21
   10680:	d510      	bpl.n	106a4 <__ssputs_r+0x64>
   10682:	0029      	movs	r1, r5
   10684:	0038      	movs	r0, r7
   10686:	f7ff ff5f 	bl	10548 <_malloc_r>
   1068a:	1e06      	subs	r6, r0, #0
   1068c:	d014      	beq.n	106b8 <__ssputs_r+0x78>
   1068e:	9a02      	ldr	r2, [sp, #8]
   10690:	6921      	ldr	r1, [r4, #16]
   10692:	f7fe fec1 	bl	f418 <memcpy>
   10696:	89a2      	ldrh	r2, [r4, #12]
   10698:	4b19      	ldr	r3, [pc, #100]	; (10700 <__ssputs_r+0xc0>)
   1069a:	4013      	ands	r3, r2
   1069c:	2280      	movs	r2, #128	; 0x80
   1069e:	4313      	orrs	r3, r2
   106a0:	81a3      	strh	r3, [r4, #12]
   106a2:	e012      	b.n	106ca <__ssputs_r+0x8a>
   106a4:	002a      	movs	r2, r5
   106a6:	0038      	movs	r0, r7
   106a8:	f7ff ffa4 	bl	105f4 <_realloc_r>
   106ac:	1e06      	subs	r6, r0, #0
   106ae:	d10c      	bne.n	106ca <__ssputs_r+0x8a>
   106b0:	6921      	ldr	r1, [r4, #16]
   106b2:	0038      	movs	r0, r7
   106b4:	f7ff ff02 	bl	104bc <_free_r>
   106b8:	230c      	movs	r3, #12
   106ba:	2240      	movs	r2, #64	; 0x40
   106bc:	2001      	movs	r0, #1
   106be:	603b      	str	r3, [r7, #0]
   106c0:	89a3      	ldrh	r3, [r4, #12]
   106c2:	4240      	negs	r0, r0
   106c4:	4313      	orrs	r3, r2
   106c6:	81a3      	strh	r3, [r4, #12]
   106c8:	e017      	b.n	106fa <__ssputs_r+0xba>
   106ca:	9b02      	ldr	r3, [sp, #8]
   106cc:	6126      	str	r6, [r4, #16]
   106ce:	18f6      	adds	r6, r6, r3
   106d0:	6026      	str	r6, [r4, #0]
   106d2:	6165      	str	r5, [r4, #20]
   106d4:	9e01      	ldr	r6, [sp, #4]
   106d6:	1aed      	subs	r5, r5, r3
   106d8:	60a5      	str	r5, [r4, #8]
   106da:	9b01      	ldr	r3, [sp, #4]
   106dc:	42b3      	cmp	r3, r6
   106de:	d200      	bcs.n	106e2 <__ssputs_r+0xa2>
   106e0:	001e      	movs	r6, r3
   106e2:	0032      	movs	r2, r6
   106e4:	9903      	ldr	r1, [sp, #12]
   106e6:	6820      	ldr	r0, [r4, #0]
   106e8:	f7ff fed3 	bl	10492 <memmove>
   106ec:	2000      	movs	r0, #0
   106ee:	68a3      	ldr	r3, [r4, #8]
   106f0:	1b9b      	subs	r3, r3, r6
   106f2:	60a3      	str	r3, [r4, #8]
   106f4:	6823      	ldr	r3, [r4, #0]
   106f6:	199e      	adds	r6, r3, r6
   106f8:	6026      	str	r6, [r4, #0]
   106fa:	b005      	add	sp, #20
   106fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   106fe:	46c0      	nop			; (mov r8, r8)
   10700:	fffffb7f 	.word	0xfffffb7f

00010704 <_svfiprintf_r>:
   10704:	b5f0      	push	{r4, r5, r6, r7, lr}
   10706:	b09f      	sub	sp, #124	; 0x7c
   10708:	9002      	str	r0, [sp, #8]
   1070a:	9305      	str	r3, [sp, #20]
   1070c:	898b      	ldrh	r3, [r1, #12]
   1070e:	000f      	movs	r7, r1
   10710:	0016      	movs	r6, r2
   10712:	061b      	lsls	r3, r3, #24
   10714:	d510      	bpl.n	10738 <_svfiprintf_r+0x34>
   10716:	690b      	ldr	r3, [r1, #16]
   10718:	2b00      	cmp	r3, #0
   1071a:	d10d      	bne.n	10738 <_svfiprintf_r+0x34>
   1071c:	2140      	movs	r1, #64	; 0x40
   1071e:	f7ff ff13 	bl	10548 <_malloc_r>
   10722:	6038      	str	r0, [r7, #0]
   10724:	6138      	str	r0, [r7, #16]
   10726:	2800      	cmp	r0, #0
   10728:	d104      	bne.n	10734 <_svfiprintf_r+0x30>
   1072a:	230c      	movs	r3, #12
   1072c:	9a02      	ldr	r2, [sp, #8]
   1072e:	3801      	subs	r0, #1
   10730:	6013      	str	r3, [r2, #0]
   10732:	e0d8      	b.n	108e6 <_svfiprintf_r+0x1e2>
   10734:	2340      	movs	r3, #64	; 0x40
   10736:	617b      	str	r3, [r7, #20]
   10738:	2300      	movs	r3, #0
   1073a:	ad06      	add	r5, sp, #24
   1073c:	616b      	str	r3, [r5, #20]
   1073e:	3320      	adds	r3, #32
   10740:	766b      	strb	r3, [r5, #25]
   10742:	3310      	adds	r3, #16
   10744:	76ab      	strb	r3, [r5, #26]
   10746:	0034      	movs	r4, r6
   10748:	7823      	ldrb	r3, [r4, #0]
   1074a:	2b00      	cmp	r3, #0
   1074c:	d103      	bne.n	10756 <_svfiprintf_r+0x52>
   1074e:	1ba3      	subs	r3, r4, r6
   10750:	9304      	str	r3, [sp, #16]
   10752:	d012      	beq.n	1077a <_svfiprintf_r+0x76>
   10754:	e003      	b.n	1075e <_svfiprintf_r+0x5a>
   10756:	2b25      	cmp	r3, #37	; 0x25
   10758:	d0f9      	beq.n	1074e <_svfiprintf_r+0x4a>
   1075a:	3401      	adds	r4, #1
   1075c:	e7f4      	b.n	10748 <_svfiprintf_r+0x44>
   1075e:	1ba3      	subs	r3, r4, r6
   10760:	0032      	movs	r2, r6
   10762:	0039      	movs	r1, r7
   10764:	9802      	ldr	r0, [sp, #8]
   10766:	f7ff ff6b 	bl	10640 <__ssputs_r>
   1076a:	1c43      	adds	r3, r0, #1
   1076c:	d100      	bne.n	10770 <_svfiprintf_r+0x6c>
   1076e:	e0b4      	b.n	108da <_svfiprintf_r+0x1d6>
   10770:	696a      	ldr	r2, [r5, #20]
   10772:	9b04      	ldr	r3, [sp, #16]
   10774:	4694      	mov	ip, r2
   10776:	4463      	add	r3, ip
   10778:	616b      	str	r3, [r5, #20]
   1077a:	7823      	ldrb	r3, [r4, #0]
   1077c:	2b00      	cmp	r3, #0
   1077e:	d100      	bne.n	10782 <_svfiprintf_r+0x7e>
   10780:	e0ab      	b.n	108da <_svfiprintf_r+0x1d6>
   10782:	2201      	movs	r2, #1
   10784:	2300      	movs	r3, #0
   10786:	4252      	negs	r2, r2
   10788:	606a      	str	r2, [r5, #4]
   1078a:	a902      	add	r1, sp, #8
   1078c:	3254      	adds	r2, #84	; 0x54
   1078e:	1852      	adds	r2, r2, r1
   10790:	3401      	adds	r4, #1
   10792:	602b      	str	r3, [r5, #0]
   10794:	60eb      	str	r3, [r5, #12]
   10796:	60ab      	str	r3, [r5, #8]
   10798:	7013      	strb	r3, [r2, #0]
   1079a:	65ab      	str	r3, [r5, #88]	; 0x58
   1079c:	4e53      	ldr	r6, [pc, #332]	; (108ec <_svfiprintf_r+0x1e8>)
   1079e:	7821      	ldrb	r1, [r4, #0]
   107a0:	2205      	movs	r2, #5
   107a2:	0030      	movs	r0, r6
   107a4:	f7ff fe6a 	bl	1047c <memchr>
   107a8:	2800      	cmp	r0, #0
   107aa:	d007      	beq.n	107bc <_svfiprintf_r+0xb8>
   107ac:	2301      	movs	r3, #1
   107ae:	1b80      	subs	r0, r0, r6
   107b0:	4083      	lsls	r3, r0
   107b2:	682a      	ldr	r2, [r5, #0]
   107b4:	3401      	adds	r4, #1
   107b6:	4313      	orrs	r3, r2
   107b8:	602b      	str	r3, [r5, #0]
   107ba:	e7ef      	b.n	1079c <_svfiprintf_r+0x98>
   107bc:	682b      	ldr	r3, [r5, #0]
   107be:	06da      	lsls	r2, r3, #27
   107c0:	d504      	bpl.n	107cc <_svfiprintf_r+0xc8>
   107c2:	2253      	movs	r2, #83	; 0x53
   107c4:	2120      	movs	r1, #32
   107c6:	a802      	add	r0, sp, #8
   107c8:	1812      	adds	r2, r2, r0
   107ca:	7011      	strb	r1, [r2, #0]
   107cc:	071a      	lsls	r2, r3, #28
   107ce:	d504      	bpl.n	107da <_svfiprintf_r+0xd6>
   107d0:	2253      	movs	r2, #83	; 0x53
   107d2:	212b      	movs	r1, #43	; 0x2b
   107d4:	a802      	add	r0, sp, #8
   107d6:	1812      	adds	r2, r2, r0
   107d8:	7011      	strb	r1, [r2, #0]
   107da:	7822      	ldrb	r2, [r4, #0]
   107dc:	2a2a      	cmp	r2, #42	; 0x2a
   107de:	d003      	beq.n	107e8 <_svfiprintf_r+0xe4>
   107e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   107e2:	2000      	movs	r0, #0
   107e4:	210a      	movs	r1, #10
   107e6:	e00e      	b.n	10806 <_svfiprintf_r+0x102>
   107e8:	9a05      	ldr	r2, [sp, #20]
   107ea:	1d11      	adds	r1, r2, #4
   107ec:	6812      	ldr	r2, [r2, #0]
   107ee:	9105      	str	r1, [sp, #20]
   107f0:	2a00      	cmp	r2, #0
   107f2:	db01      	blt.n	107f8 <_svfiprintf_r+0xf4>
   107f4:	9209      	str	r2, [sp, #36]	; 0x24
   107f6:	e004      	b.n	10802 <_svfiprintf_r+0xfe>
   107f8:	4252      	negs	r2, r2
   107fa:	60ea      	str	r2, [r5, #12]
   107fc:	2202      	movs	r2, #2
   107fe:	4313      	orrs	r3, r2
   10800:	602b      	str	r3, [r5, #0]
   10802:	3401      	adds	r4, #1
   10804:	e00b      	b.n	1081e <_svfiprintf_r+0x11a>
   10806:	7822      	ldrb	r2, [r4, #0]
   10808:	3a30      	subs	r2, #48	; 0x30
   1080a:	2a09      	cmp	r2, #9
   1080c:	d804      	bhi.n	10818 <_svfiprintf_r+0x114>
   1080e:	434b      	muls	r3, r1
   10810:	3401      	adds	r4, #1
   10812:	189b      	adds	r3, r3, r2
   10814:	2001      	movs	r0, #1
   10816:	e7f6      	b.n	10806 <_svfiprintf_r+0x102>
   10818:	2800      	cmp	r0, #0
   1081a:	d000      	beq.n	1081e <_svfiprintf_r+0x11a>
   1081c:	9309      	str	r3, [sp, #36]	; 0x24
   1081e:	7823      	ldrb	r3, [r4, #0]
   10820:	2b2e      	cmp	r3, #46	; 0x2e
   10822:	d11e      	bne.n	10862 <_svfiprintf_r+0x15e>
   10824:	7863      	ldrb	r3, [r4, #1]
   10826:	2b2a      	cmp	r3, #42	; 0x2a
   10828:	d10a      	bne.n	10840 <_svfiprintf_r+0x13c>
   1082a:	9b05      	ldr	r3, [sp, #20]
   1082c:	3402      	adds	r4, #2
   1082e:	1d1a      	adds	r2, r3, #4
   10830:	681b      	ldr	r3, [r3, #0]
   10832:	9205      	str	r2, [sp, #20]
   10834:	2b00      	cmp	r3, #0
   10836:	da01      	bge.n	1083c <_svfiprintf_r+0x138>
   10838:	2301      	movs	r3, #1
   1083a:	425b      	negs	r3, r3
   1083c:	9307      	str	r3, [sp, #28]
   1083e:	e010      	b.n	10862 <_svfiprintf_r+0x15e>
   10840:	2300      	movs	r3, #0
   10842:	200a      	movs	r0, #10
   10844:	001a      	movs	r2, r3
   10846:	3401      	adds	r4, #1
   10848:	606b      	str	r3, [r5, #4]
   1084a:	7821      	ldrb	r1, [r4, #0]
   1084c:	3930      	subs	r1, #48	; 0x30
   1084e:	2909      	cmp	r1, #9
   10850:	d804      	bhi.n	1085c <_svfiprintf_r+0x158>
   10852:	4342      	muls	r2, r0
   10854:	3401      	adds	r4, #1
   10856:	1852      	adds	r2, r2, r1
   10858:	2301      	movs	r3, #1
   1085a:	e7f6      	b.n	1084a <_svfiprintf_r+0x146>
   1085c:	2b00      	cmp	r3, #0
   1085e:	d000      	beq.n	10862 <_svfiprintf_r+0x15e>
   10860:	9207      	str	r2, [sp, #28]
   10862:	4e23      	ldr	r6, [pc, #140]	; (108f0 <_svfiprintf_r+0x1ec>)
   10864:	7821      	ldrb	r1, [r4, #0]
   10866:	2203      	movs	r2, #3
   10868:	0030      	movs	r0, r6
   1086a:	f7ff fe07 	bl	1047c <memchr>
   1086e:	2800      	cmp	r0, #0
   10870:	d006      	beq.n	10880 <_svfiprintf_r+0x17c>
   10872:	2340      	movs	r3, #64	; 0x40
   10874:	1b80      	subs	r0, r0, r6
   10876:	4083      	lsls	r3, r0
   10878:	682a      	ldr	r2, [r5, #0]
   1087a:	3401      	adds	r4, #1
   1087c:	4313      	orrs	r3, r2
   1087e:	602b      	str	r3, [r5, #0]
   10880:	7821      	ldrb	r1, [r4, #0]
   10882:	2206      	movs	r2, #6
   10884:	481b      	ldr	r0, [pc, #108]	; (108f4 <_svfiprintf_r+0x1f0>)
   10886:	1c66      	adds	r6, r4, #1
   10888:	7629      	strb	r1, [r5, #24]
   1088a:	f7ff fdf7 	bl	1047c <memchr>
   1088e:	2800      	cmp	r0, #0
   10890:	d012      	beq.n	108b8 <_svfiprintf_r+0x1b4>
   10892:	4b19      	ldr	r3, [pc, #100]	; (108f8 <_svfiprintf_r+0x1f4>)
   10894:	2b00      	cmp	r3, #0
   10896:	d106      	bne.n	108a6 <_svfiprintf_r+0x1a2>
   10898:	2207      	movs	r2, #7
   1089a:	9b05      	ldr	r3, [sp, #20]
   1089c:	3307      	adds	r3, #7
   1089e:	4393      	bics	r3, r2
   108a0:	3308      	adds	r3, #8
   108a2:	9305      	str	r3, [sp, #20]
   108a4:	e014      	b.n	108d0 <_svfiprintf_r+0x1cc>
   108a6:	ab05      	add	r3, sp, #20
   108a8:	9300      	str	r3, [sp, #0]
   108aa:	003a      	movs	r2, r7
   108ac:	4b13      	ldr	r3, [pc, #76]	; (108fc <_svfiprintf_r+0x1f8>)
   108ae:	0029      	movs	r1, r5
   108b0:	9802      	ldr	r0, [sp, #8]
   108b2:	e000      	b.n	108b6 <_svfiprintf_r+0x1b2>
   108b4:	bf00      	nop
   108b6:	e007      	b.n	108c8 <_svfiprintf_r+0x1c4>
   108b8:	ab05      	add	r3, sp, #20
   108ba:	9300      	str	r3, [sp, #0]
   108bc:	003a      	movs	r2, r7
   108be:	4b0f      	ldr	r3, [pc, #60]	; (108fc <_svfiprintf_r+0x1f8>)
   108c0:	0029      	movs	r1, r5
   108c2:	9802      	ldr	r0, [sp, #8]
   108c4:	f7fe ff6a 	bl	f79c <_printf_i>
   108c8:	9003      	str	r0, [sp, #12]
   108ca:	9b03      	ldr	r3, [sp, #12]
   108cc:	3301      	adds	r3, #1
   108ce:	d004      	beq.n	108da <_svfiprintf_r+0x1d6>
   108d0:	696b      	ldr	r3, [r5, #20]
   108d2:	9a03      	ldr	r2, [sp, #12]
   108d4:	189b      	adds	r3, r3, r2
   108d6:	616b      	str	r3, [r5, #20]
   108d8:	e735      	b.n	10746 <_svfiprintf_r+0x42>
   108da:	89bb      	ldrh	r3, [r7, #12]
   108dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
   108de:	065b      	lsls	r3, r3, #25
   108e0:	d501      	bpl.n	108e6 <_svfiprintf_r+0x1e2>
   108e2:	2001      	movs	r0, #1
   108e4:	4240      	negs	r0, r0
   108e6:	b01f      	add	sp, #124	; 0x7c
   108e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   108ea:	46c0      	nop			; (mov r8, r8)
   108ec:	00012348 	.word	0x00012348
   108f0:	0001234e 	.word	0x0001234e
   108f4:	00012352 	.word	0x00012352
   108f8:	00000000 	.word	0x00000000
   108fc:	00010641 	.word	0x00010641

00010900 <_putc_r>:
   10900:	b570      	push	{r4, r5, r6, lr}
   10902:	0006      	movs	r6, r0
   10904:	000d      	movs	r5, r1
   10906:	0014      	movs	r4, r2
   10908:	2800      	cmp	r0, #0
   1090a:	d004      	beq.n	10916 <_putc_r+0x16>
   1090c:	6983      	ldr	r3, [r0, #24]
   1090e:	2b00      	cmp	r3, #0
   10910:	d101      	bne.n	10916 <_putc_r+0x16>
   10912:	f7ff fcb1 	bl	10278 <__sinit>
   10916:	4b12      	ldr	r3, [pc, #72]	; (10960 <_putc_r+0x60>)
   10918:	429c      	cmp	r4, r3
   1091a:	d101      	bne.n	10920 <_putc_r+0x20>
   1091c:	6874      	ldr	r4, [r6, #4]
   1091e:	e008      	b.n	10932 <_putc_r+0x32>
   10920:	4b10      	ldr	r3, [pc, #64]	; (10964 <_putc_r+0x64>)
   10922:	429c      	cmp	r4, r3
   10924:	d101      	bne.n	1092a <_putc_r+0x2a>
   10926:	68b4      	ldr	r4, [r6, #8]
   10928:	e003      	b.n	10932 <_putc_r+0x32>
   1092a:	4b0f      	ldr	r3, [pc, #60]	; (10968 <_putc_r+0x68>)
   1092c:	429c      	cmp	r4, r3
   1092e:	d100      	bne.n	10932 <_putc_r+0x32>
   10930:	68f4      	ldr	r4, [r6, #12]
   10932:	68a3      	ldr	r3, [r4, #8]
   10934:	3b01      	subs	r3, #1
   10936:	60a3      	str	r3, [r4, #8]
   10938:	2b00      	cmp	r3, #0
   1093a:	da05      	bge.n	10948 <_putc_r+0x48>
   1093c:	69a2      	ldr	r2, [r4, #24]
   1093e:	4293      	cmp	r3, r2
   10940:	db08      	blt.n	10954 <_putc_r+0x54>
   10942:	b2eb      	uxtb	r3, r5
   10944:	2b0a      	cmp	r3, #10
   10946:	d005      	beq.n	10954 <_putc_r+0x54>
   10948:	6823      	ldr	r3, [r4, #0]
   1094a:	b2e8      	uxtb	r0, r5
   1094c:	1c5a      	adds	r2, r3, #1
   1094e:	6022      	str	r2, [r4, #0]
   10950:	701d      	strb	r5, [r3, #0]
   10952:	e004      	b.n	1095e <_putc_r+0x5e>
   10954:	0022      	movs	r2, r4
   10956:	0029      	movs	r1, r5
   10958:	0030      	movs	r0, r6
   1095a:	f7ff fac3 	bl	fee4 <__swbuf_r>
   1095e:	bd70      	pop	{r4, r5, r6, pc}
   10960:	0001247c 	.word	0x0001247c
   10964:	0001249c 	.word	0x0001249c
   10968:	000124bc 	.word	0x000124bc

0001096c <_sbrk_r>:
   1096c:	2300      	movs	r3, #0
   1096e:	b570      	push	{r4, r5, r6, lr}
   10970:	4c06      	ldr	r4, [pc, #24]	; (1098c <_sbrk_r+0x20>)
   10972:	0005      	movs	r5, r0
   10974:	0008      	movs	r0, r1
   10976:	6023      	str	r3, [r4, #0]
   10978:	f7f9 fe7c 	bl	a674 <_sbrk>
   1097c:	1c43      	adds	r3, r0, #1
   1097e:	d103      	bne.n	10988 <_sbrk_r+0x1c>
   10980:	6823      	ldr	r3, [r4, #0]
   10982:	2b00      	cmp	r3, #0
   10984:	d000      	beq.n	10988 <_sbrk_r+0x1c>
   10986:	602b      	str	r3, [r5, #0]
   10988:	bd70      	pop	{r4, r5, r6, pc}
   1098a:	46c0      	nop			; (mov r8, r8)
   1098c:	200046d8 	.word	0x200046d8

00010990 <_raise_r>:
   10990:	b570      	push	{r4, r5, r6, lr}
   10992:	0004      	movs	r4, r0
   10994:	1e0d      	subs	r5, r1, #0
   10996:	2d1f      	cmp	r5, #31
   10998:	d904      	bls.n	109a4 <_raise_r+0x14>
   1099a:	2316      	movs	r3, #22
   1099c:	6003      	str	r3, [r0, #0]
   1099e:	2001      	movs	r0, #1
   109a0:	4240      	negs	r0, r0
   109a2:	e01e      	b.n	109e2 <_raise_r+0x52>
   109a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
   109a6:	2a00      	cmp	r2, #0
   109a8:	d004      	beq.n	109b4 <_raise_r+0x24>
   109aa:	008b      	lsls	r3, r1, #2
   109ac:	18d2      	adds	r2, r2, r3
   109ae:	6813      	ldr	r3, [r2, #0]
   109b0:	2b00      	cmp	r3, #0
   109b2:	d108      	bne.n	109c6 <_raise_r+0x36>
   109b4:	0020      	movs	r0, r4
   109b6:	f000 f831 	bl	10a1c <_getpid_r>
   109ba:	002a      	movs	r2, r5
   109bc:	0001      	movs	r1, r0
   109be:	0020      	movs	r0, r4
   109c0:	f000 f81a 	bl	109f8 <_kill_r>
   109c4:	e00d      	b.n	109e2 <_raise_r+0x52>
   109c6:	2000      	movs	r0, #0
   109c8:	2b01      	cmp	r3, #1
   109ca:	d00a      	beq.n	109e2 <_raise_r+0x52>
   109cc:	1c59      	adds	r1, r3, #1
   109ce:	d103      	bne.n	109d8 <_raise_r+0x48>
   109d0:	3317      	adds	r3, #23
   109d2:	6023      	str	r3, [r4, #0]
   109d4:	3001      	adds	r0, #1
   109d6:	e004      	b.n	109e2 <_raise_r+0x52>
   109d8:	2400      	movs	r4, #0
   109da:	0028      	movs	r0, r5
   109dc:	6014      	str	r4, [r2, #0]
   109de:	4798      	blx	r3
   109e0:	0020      	movs	r0, r4
   109e2:	bd70      	pop	{r4, r5, r6, pc}

000109e4 <raise>:
   109e4:	b510      	push	{r4, lr}
   109e6:	4b03      	ldr	r3, [pc, #12]	; (109f4 <raise+0x10>)
   109e8:	0001      	movs	r1, r0
   109ea:	6818      	ldr	r0, [r3, #0]
   109ec:	f7ff ffd0 	bl	10990 <_raise_r>
   109f0:	bd10      	pop	{r4, pc}
   109f2:	46c0      	nop			; (mov r8, r8)
   109f4:	20000090 	.word	0x20000090

000109f8 <_kill_r>:
   109f8:	2300      	movs	r3, #0
   109fa:	b570      	push	{r4, r5, r6, lr}
   109fc:	4c06      	ldr	r4, [pc, #24]	; (10a18 <_kill_r+0x20>)
   109fe:	0005      	movs	r5, r0
   10a00:	0008      	movs	r0, r1
   10a02:	0011      	movs	r1, r2
   10a04:	6023      	str	r3, [r4, #0]
   10a06:	f7f9 fe8b 	bl	a720 <_kill>
   10a0a:	1c43      	adds	r3, r0, #1
   10a0c:	d103      	bne.n	10a16 <_kill_r+0x1e>
   10a0e:	6823      	ldr	r3, [r4, #0]
   10a10:	2b00      	cmp	r3, #0
   10a12:	d000      	beq.n	10a16 <_kill_r+0x1e>
   10a14:	602b      	str	r3, [r5, #0]
   10a16:	bd70      	pop	{r4, r5, r6, pc}
   10a18:	200046d8 	.word	0x200046d8

00010a1c <_getpid_r>:
   10a1c:	b510      	push	{r4, lr}
   10a1e:	f7f9 fe89 	bl	a734 <_getpid>
   10a22:	bd10      	pop	{r4, pc}

00010a24 <__sread>:
   10a24:	b570      	push	{r4, r5, r6, lr}
   10a26:	000c      	movs	r4, r1
   10a28:	250e      	movs	r5, #14
   10a2a:	5f49      	ldrsh	r1, [r1, r5]
   10a2c:	f000 f8b0 	bl	10b90 <_read_r>
   10a30:	2800      	cmp	r0, #0
   10a32:	db03      	blt.n	10a3c <__sread+0x18>
   10a34:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10a36:	181b      	adds	r3, r3, r0
   10a38:	6563      	str	r3, [r4, #84]	; 0x54
   10a3a:	e003      	b.n	10a44 <__sread+0x20>
   10a3c:	89a2      	ldrh	r2, [r4, #12]
   10a3e:	4b02      	ldr	r3, [pc, #8]	; (10a48 <__sread+0x24>)
   10a40:	4013      	ands	r3, r2
   10a42:	81a3      	strh	r3, [r4, #12]
   10a44:	bd70      	pop	{r4, r5, r6, pc}
   10a46:	46c0      	nop			; (mov r8, r8)
   10a48:	ffffefff 	.word	0xffffefff

00010a4c <__swrite>:
   10a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10a4e:	001f      	movs	r7, r3
   10a50:	898b      	ldrh	r3, [r1, #12]
   10a52:	0005      	movs	r5, r0
   10a54:	000c      	movs	r4, r1
   10a56:	0016      	movs	r6, r2
   10a58:	05db      	lsls	r3, r3, #23
   10a5a:	d505      	bpl.n	10a68 <__swrite+0x1c>
   10a5c:	230e      	movs	r3, #14
   10a5e:	5ec9      	ldrsh	r1, [r1, r3]
   10a60:	2200      	movs	r2, #0
   10a62:	2302      	movs	r3, #2
   10a64:	f000 f874 	bl	10b50 <_lseek_r>
   10a68:	89a2      	ldrh	r2, [r4, #12]
   10a6a:	4b05      	ldr	r3, [pc, #20]	; (10a80 <__swrite+0x34>)
   10a6c:	0028      	movs	r0, r5
   10a6e:	4013      	ands	r3, r2
   10a70:	81a3      	strh	r3, [r4, #12]
   10a72:	0032      	movs	r2, r6
   10a74:	230e      	movs	r3, #14
   10a76:	5ee1      	ldrsh	r1, [r4, r3]
   10a78:	003b      	movs	r3, r7
   10a7a:	f000 f81f 	bl	10abc <_write_r>
   10a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10a80:	ffffefff 	.word	0xffffefff

00010a84 <__sseek>:
   10a84:	b570      	push	{r4, r5, r6, lr}
   10a86:	000c      	movs	r4, r1
   10a88:	250e      	movs	r5, #14
   10a8a:	5f49      	ldrsh	r1, [r1, r5]
   10a8c:	f000 f860 	bl	10b50 <_lseek_r>
   10a90:	89a3      	ldrh	r3, [r4, #12]
   10a92:	1c42      	adds	r2, r0, #1
   10a94:	d103      	bne.n	10a9e <__sseek+0x1a>
   10a96:	4a05      	ldr	r2, [pc, #20]	; (10aac <__sseek+0x28>)
   10a98:	4013      	ands	r3, r2
   10a9a:	81a3      	strh	r3, [r4, #12]
   10a9c:	e004      	b.n	10aa8 <__sseek+0x24>
   10a9e:	2280      	movs	r2, #128	; 0x80
   10aa0:	0152      	lsls	r2, r2, #5
   10aa2:	4313      	orrs	r3, r2
   10aa4:	81a3      	strh	r3, [r4, #12]
   10aa6:	6560      	str	r0, [r4, #84]	; 0x54
   10aa8:	bd70      	pop	{r4, r5, r6, pc}
   10aaa:	46c0      	nop			; (mov r8, r8)
   10aac:	ffffefff 	.word	0xffffefff

00010ab0 <__sclose>:
   10ab0:	b510      	push	{r4, lr}
   10ab2:	230e      	movs	r3, #14
   10ab4:	5ec9      	ldrsh	r1, [r1, r3]
   10ab6:	f000 f815 	bl	10ae4 <_close_r>
   10aba:	bd10      	pop	{r4, pc}

00010abc <_write_r>:
   10abc:	b570      	push	{r4, r5, r6, lr}
   10abe:	0005      	movs	r5, r0
   10ac0:	0008      	movs	r0, r1
   10ac2:	0011      	movs	r1, r2
   10ac4:	2200      	movs	r2, #0
   10ac6:	4c06      	ldr	r4, [pc, #24]	; (10ae0 <_write_r+0x24>)
   10ac8:	6022      	str	r2, [r4, #0]
   10aca:	001a      	movs	r2, r3
   10acc:	f7f9 fd9c 	bl	a608 <_write>
   10ad0:	1c43      	adds	r3, r0, #1
   10ad2:	d103      	bne.n	10adc <_write_r+0x20>
   10ad4:	6823      	ldr	r3, [r4, #0]
   10ad6:	2b00      	cmp	r3, #0
   10ad8:	d000      	beq.n	10adc <_write_r+0x20>
   10ada:	602b      	str	r3, [r5, #0]
   10adc:	bd70      	pop	{r4, r5, r6, pc}
   10ade:	46c0      	nop			; (mov r8, r8)
   10ae0:	200046d8 	.word	0x200046d8

00010ae4 <_close_r>:
   10ae4:	2300      	movs	r3, #0
   10ae6:	b570      	push	{r4, r5, r6, lr}
   10ae8:	4c06      	ldr	r4, [pc, #24]	; (10b04 <_close_r+0x20>)
   10aea:	0005      	movs	r5, r0
   10aec:	0008      	movs	r0, r1
   10aee:	6023      	str	r3, [r4, #0]
   10af0:	f7f9 fdde 	bl	a6b0 <_close>
   10af4:	1c43      	adds	r3, r0, #1
   10af6:	d103      	bne.n	10b00 <_close_r+0x1c>
   10af8:	6823      	ldr	r3, [r4, #0]
   10afa:	2b00      	cmp	r3, #0
   10afc:	d000      	beq.n	10b00 <_close_r+0x1c>
   10afe:	602b      	str	r3, [r5, #0]
   10b00:	bd70      	pop	{r4, r5, r6, pc}
   10b02:	46c0      	nop			; (mov r8, r8)
   10b04:	200046d8 	.word	0x200046d8

00010b08 <_fstat_r>:
   10b08:	2300      	movs	r3, #0
   10b0a:	b570      	push	{r4, r5, r6, lr}
   10b0c:	4c06      	ldr	r4, [pc, #24]	; (10b28 <_fstat_r+0x20>)
   10b0e:	0005      	movs	r5, r0
   10b10:	0008      	movs	r0, r1
   10b12:	0011      	movs	r1, r2
   10b14:	6023      	str	r3, [r4, #0]
   10b16:	f7f9 fdd5 	bl	a6c4 <_fstat>
   10b1a:	1c43      	adds	r3, r0, #1
   10b1c:	d103      	bne.n	10b26 <_fstat_r+0x1e>
   10b1e:	6823      	ldr	r3, [r4, #0]
   10b20:	2b00      	cmp	r3, #0
   10b22:	d000      	beq.n	10b26 <_fstat_r+0x1e>
   10b24:	602b      	str	r3, [r5, #0]
   10b26:	bd70      	pop	{r4, r5, r6, pc}
   10b28:	200046d8 	.word	0x200046d8

00010b2c <_isatty_r>:
   10b2c:	2300      	movs	r3, #0
   10b2e:	b570      	push	{r4, r5, r6, lr}
   10b30:	4c06      	ldr	r4, [pc, #24]	; (10b4c <_isatty_r+0x20>)
   10b32:	0005      	movs	r5, r0
   10b34:	0008      	movs	r0, r1
   10b36:	6023      	str	r3, [r4, #0]
   10b38:	f7f9 fdd2 	bl	a6e0 <_isatty>
   10b3c:	1c43      	adds	r3, r0, #1
   10b3e:	d103      	bne.n	10b48 <_isatty_r+0x1c>
   10b40:	6823      	ldr	r3, [r4, #0]
   10b42:	2b00      	cmp	r3, #0
   10b44:	d000      	beq.n	10b48 <_isatty_r+0x1c>
   10b46:	602b      	str	r3, [r5, #0]
   10b48:	bd70      	pop	{r4, r5, r6, pc}
   10b4a:	46c0      	nop			; (mov r8, r8)
   10b4c:	200046d8 	.word	0x200046d8

00010b50 <_lseek_r>:
   10b50:	b570      	push	{r4, r5, r6, lr}
   10b52:	0005      	movs	r5, r0
   10b54:	0008      	movs	r0, r1
   10b56:	0011      	movs	r1, r2
   10b58:	2200      	movs	r2, #0
   10b5a:	4c06      	ldr	r4, [pc, #24]	; (10b74 <_lseek_r+0x24>)
   10b5c:	6022      	str	r2, [r4, #0]
   10b5e:	001a      	movs	r2, r3
   10b60:	f7f9 fdc8 	bl	a6f4 <_lseek>
   10b64:	1c43      	adds	r3, r0, #1
   10b66:	d103      	bne.n	10b70 <_lseek_r+0x20>
   10b68:	6823      	ldr	r3, [r4, #0]
   10b6a:	2b00      	cmp	r3, #0
   10b6c:	d000      	beq.n	10b70 <_lseek_r+0x20>
   10b6e:	602b      	str	r3, [r5, #0]
   10b70:	bd70      	pop	{r4, r5, r6, pc}
   10b72:	46c0      	nop			; (mov r8, r8)
   10b74:	200046d8 	.word	0x200046d8

00010b78 <_malloc_usable_size_r>:
   10b78:	1f0b      	subs	r3, r1, #4
   10b7a:	681a      	ldr	r2, [r3, #0]
   10b7c:	1f10      	subs	r0, r2, #4
   10b7e:	2a00      	cmp	r2, #0
   10b80:	da04      	bge.n	10b8c <_malloc_usable_size_r+0x14>
   10b82:	1889      	adds	r1, r1, r2
   10b84:	3904      	subs	r1, #4
   10b86:	680b      	ldr	r3, [r1, #0]
   10b88:	18d0      	adds	r0, r2, r3
   10b8a:	3804      	subs	r0, #4
   10b8c:	4770      	bx	lr
	...

00010b90 <_read_r>:
   10b90:	b570      	push	{r4, r5, r6, lr}
   10b92:	0005      	movs	r5, r0
   10b94:	0008      	movs	r0, r1
   10b96:	0011      	movs	r1, r2
   10b98:	2200      	movs	r2, #0
   10b9a:	4c06      	ldr	r4, [pc, #24]	; (10bb4 <_read_r+0x24>)
   10b9c:	6022      	str	r2, [r4, #0]
   10b9e:	001a      	movs	r2, r3
   10ba0:	f7f9 fd08 	bl	a5b4 <_read>
   10ba4:	1c43      	adds	r3, r0, #1
   10ba6:	d103      	bne.n	10bb0 <_read_r+0x20>
   10ba8:	6823      	ldr	r3, [r4, #0]
   10baa:	2b00      	cmp	r3, #0
   10bac:	d000      	beq.n	10bb0 <_read_r+0x20>
   10bae:	602b      	str	r3, [r5, #0]
   10bb0:	bd70      	pop	{r4, r5, r6, pc}
   10bb2:	46c0      	nop			; (mov r8, r8)
   10bb4:	200046d8 	.word	0x200046d8
   10bb8:	42002c00 	.word	0x42002c00
   10bbc:	42003000 	.word	0x42003000
   10bc0:	42003400 	.word	0x42003400
   10bc4:	001c1c1b 	.word	0x001c1c1b
   10bc8:	10000800 	.word	0x10000800
   10bcc:	00002000 	.word	0x00002000
   10bd0:	6f727245 	.word	0x6f727245
   10bd4:	55202172 	.word	0x55202172
   10bd8:	6c62616e 	.word	0x6c62616e
   10bdc:	6f742065 	.word	0x6f742065
   10be0:	61657220 	.word	0x61657220
   10be4:	75622064 	.word	0x75622064
   10be8:	6e6f7474 	.word	0x6e6f7474
   10bec:	61747320 	.word	0x61747320
   10bf0:	00737574 	.word	0x00737574
   10bf4:	20697053 	.word	0x20697053
   10bf8:	6f727265 	.word	0x6f727265
   10bfc:	00002172 	.word	0x00002172
   10c00:	6c696146 	.word	0x6c696146
   10c04:	74206465 	.word	0x74206465
   10c08:	6e69206f 	.word	0x6e69206f
   10c0c:	61697469 	.word	0x61697469
   10c10:	657a696c 	.word	0x657a696c
   10c14:	314d5420 	.word	0x314d5420
   10c18:	5f303436 	.word	0x5f303436
   10c1c:	43524553 	.word	0x43524553
   10c20:	00214d4f 	.word	0x00214d4f
   10c24:	6c696166 	.word	0x6c696166
   10c28:	74206465 	.word	0x74206465
   10c2c:	6e69206f 	.word	0x6e69206f
   10c30:	61697469 	.word	0x61697469
   10c34:	657a696c 	.word	0x657a696c
   10c38:	43545720 	.word	0x43545720
   10c3c:	38303536 	.word	0x38303536
   10c40:	00000021 	.word	0x00000021
   10c44:	50504128 	.word	0x50504128
   10c48:	52452829 	.word	0x52452829
   10c4c:	255b2952 	.word	0x255b2952
   10c50:	255b5d73 	.word	0x255b5d73
   10c54:	00005d64 	.word	0x00005d64
   10c58:	61766e69 	.word	0x61766e69
   10c5c:	6564696c 	.word	0x6564696c
   10c60:	636f6920 	.word	0x636f6920
   10c64:	6320746c 	.word	0x6320746c
   10c68:	0000646d 	.word	0x0000646d

00010c6c <__FUNCTION__.14905>:
   10c6c:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
   10c7c:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   10c8c:	00005d64 46494828 69614629 6f74206c     d]..(HIF)Fail to
   10c9c:	6b617720 74207075 63206568 00706968      wakup the chip.
   10cac:	66696828 49572029 485f4946 5f54534f     (hif) WIFI_HOST_
   10cbc:	5f564352 4c525443 6220315f 66207375     RCV_CTRL_1 bus f
   10ccc:	006c6961 66696828 64612029 73657264     ail.(hif) addres
   10cdc:	75622073 61662073 00006c69 66696828     s bus fail..(hif
   10cec:	6f432029 70757272 20646574 6b636170     ) Corrupted pack
   10cfc:	53207465 20657a69 7525203d 204c3c20     et Size = %u <L 
   10d0c:	7525203d 2047202c 7525203d 504f202c     = %u, G = %u, OP
   10d1c:	25203d20 3e583230 0000000a 66696828      = %02X>....(hif
   10d2c:	6e692029 696c6176 72672064 2070756f     ) invalid group 
   10d3c:	00004449 66696828 6f682029 61207473     ID..(hif) host a
   10d4c:	64207070 276e6469 65732074 58522074     pp didn't set RX
   10d5c:	6e6f4420 00000065 66696828 72572029      Done...(hif) Wr
   10d6c:	20676e6f 657a6953 00000000 66696828     ong Size....(hif
   10d7c:	61462029 2065736c 65746e69 70757272     ) False interrup
   10d8c:	6c252074 00000078 66696828 61462029     t %lx...(hif) Fa
   10d9c:	74206c69 6552206f 69206461 7265746e     il to Read inter
   10dac:	74707572 67657220 00000000 66696828     rupt reg....(hif
   10dbc:	41462029 74204c49 6177206f 7075656b     ) FAIL to wakeup
   10dcc:	65687420 69686320 00000070 46494828      the chip...(HIF
   10ddc:	61462029 74206c69 6168206f 656c646e     ) Fail to handle
   10dec:	746e6920 75727265 25207470 72742064      interrupt %d tr
   10dfc:	67412079 2e6e6961 00000a2e 66696820     y Again..... hif
   10e0c:	6365725f 65766965 6e49203a 696c6176     _receive: Invali
   10e1c:	72612064 656d7567 0000746e 20505041     d argument..APP 
   10e2c:	75716552 65747365 69532064 6920657a     Requested Size i
   10e3c:	616c2073 72656772 61687420 6874206e     s larger than th
   10e4c:	65722065 65766963 75622064 72656666     e recived buffer
   10e5c:	7a697320 253c2065 253c3e64 000a3e64      size <%d><%d>..
   10e6c:	20505041 75716552 65747365 64412064     APP Requested Ad
   10e7c:	73657264 65622073 646e6f79 65687420     dress beyond the
   10e8c:	63657220 64657669 66756220 20726566      recived buffer 
   10e9c:	72646461 20737365 20646e61 676e656c     address and leng
   10eac:	00006874 20705247 6425203f 0000000a     th..GRp ? %d....
   10ebc:	00002c0c 00002be4 00002bdc 00002bf4     .,...+...+...+..
   10ecc:	00002bec 00002c0c 00002bfc 00002c04     .+...,...+...,..

00010edc <__FUNCTION__.12480>:
   10edc:	5f666968 646e6573 00000000              hif_send....

00010ee8 <__FUNCTION__.12490>:
   10ee8:	5f666968 00727369                       hif_isr.

00010ef0 <__FUNCTION__.12496>:
   10ef0:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

00010f00 <__FUNCTION__.12511>:
   10f00:	5f666968 65636572 00657669              hif_receive.

00010f0c <__FUNCTION__.12526>:
   10f0c:	5f666968 69676572 72657473 0062635f     hif_register_cb.
   10f1c:	50504128 4e492829 00294f46 666e6f43     (APP)(INFO).Conf
   10f2c:	7463696c 49206465 20222050 252e7525     licted IP " %u.%
   10f3c:	75252e75 2075252e 000a2022 50504128     u.%u.%u " ..(APP
   10f4c:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   10f5c:	20514552 20746f4e 69666564 2064656e     REQ Not defined 
   10f6c:	000a6425 41564e49 2044494c 4e494f50     %d..INVALID POIN
   10f7c:	00524554 41564e49 2044494c 44495353     TER.INVALID SSID
   10f8c:	00000000 41564e49 2044494c 00004843     ....INVALID CH..
   10f9c:	41564e49 2044494c 50434844 52455320     INVALID DHCP SER
   10fac:	20524556 00005049 41564e49 2044494c     VER IP..INVALID 
   10fbc:	2059454b 45444e49 00000058 41564e49     KEY INDEX...INVA
   10fcc:	2044494c 2059454b 455a4953 00000000     LID KEY SIZE....
   10fdc:	41564e49 2044494c 20504557 0059454b     INVALID WEP KEY.
   10fec:	41564e49 2044494c 48545541 49544e45     INVALID AUTHENTI
   10ffc:	49544143 4d204e4f 0045444f 41564e49     CATION MODE.INVA
   1100c:	2044494c 6f206f4e 63732066 73206e61     LID No of scan s
   1101c:	73746f6c 00000021 41564e49 2044494c     lots!...INVALID 
   1102c:	6e616373 6f6c7320 69742074 0021656d     scan slot time!.
   1103c:	41564e49 2044494c 6f206f4e 72702066     INVALID No of pr
   1104c:	2065626f 75716572 73747365 72657020     obe requests per
   1105c:	61637320 6c73206e 0000746f 41564e49      scan slot..INVA
   1106c:	2044494c 49535352 72687420 6f687365     LID RSSI thresho
   1107c:	2520646c 000a2064 6d726946 65726177     ld %d ..Firmware
   1108c:	72657620 3a202020 2e752520 252e7525      ver   : %u.%u.%
   1109c:	00000a75 206e694d 76697264 76207265     u...Min driver v
   110ac:	3a207265 2e752520 252e7525 00000a75     er : %u.%u.%u...
   110bc:	72727543 69726420 20726576 3a726576     Curr driver ver:
   110cc:	2e752520 252e7525 00000a75 6d73694d      %u.%u.%u...Mism
   110dc:	68637461 72694620 7277616d 65562065     atch Firmawre Ve
   110ec:	6f697372 0000006e 2079654b 6e207369     rsion...Key is n
   110fc:	7620746f 64696c61 00000000 61766e49     ot valid....Inva
   1110c:	2064696c 0079654b 44495353 4e454c20     lid Key.SSID LEN
   1111c:	564e4920 44494c41 00000000 49204843      INVALID....CH I
   1112c:	4c41564e 00004449 61766e49 2064696c     NVALID..Invalid 
   1113c:	20706557 2079656b 65646e69 64252078     Wep key index %d
   1114c:	0000000a 61766e49 2064696c 20706557     ....Invalid Wep 
   1115c:	2079656b 676e656c 25206874 00000a64     key length %d...
   1116c:	6f636e49 63657272 53502074 656b204b     Incorrect PSK ke
   1117c:	656c2079 6874676e 00000000 65646e75     y length....unde
   1118c:	656e6966 65732064 79742063 00006570     fined sec type..
   1119c:	5f53505f 56524553 205f5245 6e207369     _PS_SERVER_ is n
   111ac:	6420746f 6e696665 00006465 7473694c     ot defined..List
   111bc:	63206e65 6e6e6168 73206c65 6c756f68     en channel shoul
   111cc:	6e6f2064 6220796c 2c312065 6f203620     d only be 1, 6 o
   111dc:	31312072 00000000 45574f50 41532052     r 11....POWER SA
   111ec:	25204556 00000a64 41564e49 2044494c     VE %d...INVALID 
   111fc:	414d4f44 4e204e49 00454d41 474e5250     DOMAIN NAME.PRNG
   1120c:	66754220 20726566 65637865 64656465      Buffer exceeded
   1121c:	78616d20 6d756d69 7a697320 64252065      maximum size %d
   1122c:	20726f20 4c4c554e 66754220 0a726566      or NULL Buffer.
   1123c:	00000000                                ....

00011240 <__FUNCTION__.12453>:
   11240:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

0001124c <__FUNCTION__.12477>:
   1124c:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

0001125c <__FUNCTION__.12505>:
   1125c:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
   1126c:	0063735f 50504128 52452829 255b2952     _sc.(APP)(ERR)[%
   1127c:	255b5d73 00005d64 20737542 6f727265     s][%d]..Bus erro
   1128c:	31282072 57202e29 20656b61 66207075     r (1). Wake up f
   1129c:	656c6961 00000064 20737542 6f727265     ailed...Bus erro
   112ac:	32282072 57202e29 20656b61 66207075     r (2). Wake up f
   112bc:	656c6961 00000064 636f6c63 7320736b     ailed...clocks s
   112cc:	6c6c6974 46464f20 6157202e 7520656b     till OFF. Wake u
   112dc:	61662070 64656c69 00000000 696d6e5b     p failed....[nmi
   112ec:	61747320 3a5d7472 69616620 6572206c      start]: fail re
   112fc:	72206461 30206765 31313178 2e2e2038     ad reg 0x1118 ..
   1130c:	0000002e 6c696166 74206465 6564206f     ....failed to de
   1131c:	696e692d 6c616974 00657a69 6f727245     -initialize.Erro
   1132c:	68772072 20656c69 74697277 20676e69     r while writing 
   1133c:	00676572 6f727245 68772072 20656c69     reg.Error while 
   1134c:	64616572 20676e69 00676572 6c75705b     reading reg.[pul
   1135c:	5f70756c 6c727463 66203a5d 656c6961     lup_ctrl]: faile
   1136c:	6f742064 61657220 00000064 6c75705b     d to read...[pul
   1137c:	5f70756c 6c727463 66203a5d 656c6961     lup_ctrl]: faile
   1138c:	6f742064 69727720 00006574              d to write..

00011398 <__FUNCTION__.12290>:
   11398:	635f6d6e 656c6b6c 775f7373 00656b61     nm_clkless_wake.

000113a8 <__FUNCTION__.12384>:
   113a8:	70696863 6965645f 0074696e 50504128     chip_deinit.(APP
   113b8:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   113c8:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
   113d8:	6e69206c 62207469 00007375 50504128     l init bus..(APP
   113e8:	4e492829 00294f46 70696843 20444920     )(INFO).Chip ID 
   113f8:	0a786c25 00000000 6c696166 74206465     %lx.....failed t
   11408:	6e65206f 656c6261 746e6920 75727265     o enable interru
   11418:	2e737470 0000002e 696d6e5b 6f747320     pts.....[nmi sto
   11428:	203a5d70 70696863 6965645f 2074696e     p]: chip_deinit 
   11438:	6c696166 00000000 696d6e5b 6f747320     fail....[nmi sto
   11448:	203a5d70 20495053 73616c66 69642068     p]: SPI flash di
   11458:	6c626173 61662065 00006c69 696d6e5b     sable fail..[nmi
   11468:	6f747320 203a5d70 6c696166 696e6920      stop]: fail ini
   11478:	75622074 00000073                       t bus...

00011480 <__FUNCTION__.12371>:
   11480:	645f6d6e 695f7672 0074696e              nm_drv_init.

0001148c <__FUNCTION__.12378>:
   1148c:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...

0001149c <crc7_syndrome_table>:
   1149c:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
   114ac:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
   114bc:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
   114cc:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
   114dc:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
   114ec:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
   114fc:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
   1150c:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
   1151c:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
   1152c:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
   1153c:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
   1154c:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
   1155c:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
   1156c:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
   1157c:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
   1158c:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
   1159c:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   115ac:	00005d64 696d6e5b 69707320 46203a5d     d]..[nmi spi]: F
   115bc:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
   115cc:	73756220 72726520 2e2e726f 0000002e      bus error......
   115dc:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   115ec:	6d632064 65722064 6e6f7073 72206573     d cmd response r
   115fc:	2c646165 73756220 72726520 2e2e726f     ead, bus error..
   1160c:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   1161c:	656c6961 61642064 72206174 6f707365     ailed data respo
   1162c:	2065736e 64616572 7562202c 72652073     nse read, bus er
   1163c:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
   1164c:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
   1165c:	6f707365 2065736e 64616572 282e2e2e     esponse read...(
   1166c:	78323025 00000a29 696d6e5b 69707320     %02x)...[nmi spi
   1167c:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   1168c:	6b636f6c 61657220 62202c64 65207375     lock read, bus e
   1169c:	726f7272 002e2e2e 696d6e5b 69707320     rror....[nmi spi
   116ac:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   116bc:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
   116cc:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
   116dc:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   116ec:	62206174 6b636f6c 646d6320 69727720     ta block cmd wri
   116fc:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
   1170c:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   1171c:	656c6961 61642064 62206174 6b636f6c     ailed data block
   1172c:	69727720 202c6574 20737562 6f727265      write, bus erro
   1173c:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
   1174c:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   1175c:	6b636f6c 63726320 69727720 202c6574     lock crc write, 
   1176c:	20737562 6f727265 2e2e2e72 00000000     bus error.......
   1177c:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   1178c:	6d632064 77202c64 65746972 67657220     d cmd, write reg
   1179c:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   117ac:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   117bc:	65722064 6e6f7073 202c6573 74697277     d response, writ
   117cc:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
   117dc:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   117ec:	656c6961 6d632064 77202c64 65746972     ailed cmd, write
   117fc:	6f6c6220 28206b63 78383025 2e2e2e29      block (%08x)...
   1180c:	0000000a 696d6e5b 69707320 203a5d20     ....[nmi spi ]: 
   1181c:	6c696146 63206465 7220646d 6f707365     Failed cmd respo
   1182c:	2c65736e 69727720 62206574 6b636f6c     nse, write block
   1183c:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   1184c:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
   1185c:	206b636f 61746164 69727720 2e2e6574     ock data write..
   1186c:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   1187c:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   1188c:	20676572 38302528 2e2e2978 00000a2e     reg (%08x)......
   1189c:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   118ac:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
   118bc:	64616572 67657220 30252820 2e297838     read reg (%08x).
   118cc:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   118dc:	656c6961 61642064 72206174 2e646165     ailed data read.
   118ec:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   118fc:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   1190c:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
   1191c:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   1192c:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
   1193c:	202c6573 64616572 6f6c6220 28206b63     se, read block (
   1194c:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
   1195c:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
   1196c:	206b636f 61746164 61657220 2e2e2e64     ock data read...
   1197c:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   1198c:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   1199c:	20646165 746f7270 6c6f636f 74697720     ead protocol wit
   119ac:	52432068 6e6f2043 6572202c 69727974     h CRC on, retyri
   119bc:	7720676e 20687469 20435243 2e66666f     ng with CRC off.
   119cc:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   119dc:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   119ec:	20646165 746f7270 6c6f636f 002e2e2e     ead protocol....
   119fc:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   11a0c:	6e692064 6e726574 77206c61 65746972     d internal write
   11a1c:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
   11a2c:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   11a3c:	206c6961 20646d63 64616572 69686320     ail cmd read chi
   11a4c:	64692070 002e2e2e 00004968 00004968     p id....hI..hI..
   11a5c:	000049f8 000048bc 00004902 00004924     .I...H...I..$I..
   11a6c:	000049aa 000049aa 00004a64 00004890     .I...I..dJ...H..
   11a7c:	00004abe 00004abe 00004abe 00004abe     .J...J...J...J..
   11a8c:	00004946                                FI..

00011a90 <__FUNCTION__.11755>:
   11a90:	5f697073 00646d63                       spi_cmd.

00011a98 <__FUNCTION__.11763>:
   11a98:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00011aa4 <__FUNCTION__.11779>:
   11aa4:	5f697073 61746164 6165725f 00000064     spi_data_read...

00011ab4 <__FUNCTION__.11794>:
   11ab4:	5f697073 61746164 6972775f 00006574     spi_data_write..

00011ac4 <__FUNCTION__.11804>:
   11ac4:	5f697073 74697277 65725f65 00000067     spi_write_reg...

00011ad4 <__FUNCTION__.11812>:
   11ad4:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

00011ae4 <__FUNCTION__.11821>:
   11ae4:	5f697073 64616572 6765725f 00000000     spi_read_reg....

00011af4 <__FUNCTION__.11829>:
   11af4:	735f6d6e 725f6970 00646165              nm_spi_read.

00011b00 <__FUNCTION__.11846>:
   11b00:	735f6d6e 695f6970 0074696e 50504128     nm_spi_init.(APP
   11b10:	4e492829 00294f46 52524528 75432952     )(INFO).(ERRR)Cu
   11b20:	6e657272 253c2074 000a3e64 50504128     rrent <%d>..(APP
   11b30:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   11b40:	20494e53 65637845 20736465 2078614d     SNI Exceeds Max 
   11b50:	676e654c 00006874 6e6b6e55 206e776f     Length..Unknown 
   11b60:	204c5353 6b636f53 4f207465 6f697470     SSL Socket Optio
   11b70:	6425206e 0000000a 20746f4e 204c5353     n %d....Not SSL 
   11b80:	6b636f53 00007465 42000800 42000c00     Socket.....B...B
   11b90:	42001000 42001400 42001800 42001c00     ...B...B...B...B
   11ba0:	0c0b0a09 00000e0d 000095ea 00009662     ............b...
   11bb0:	00009662 00009608 00009602 0000960e     b...............
   11bc0:	000095f0 00009614 00009648 0000992c     ........H...,...
   11bd0:	0000997c 0000997c 00009978 0000991e     |...|...x.......
   11be0:	0000993e 0000990e 00009950 00009962     >.......P...b...
   11bf0:	000099ca 000099f8 000099f8 000099f4     ................
   11c00:	000099c4 000099d0 000099be 000099d6     ................
   11c10:	000099dc                                ....

00011c14 <_tcc_intflag>:
   11c14:	00000001 00000002 00000004 00000008     ................
   11c24:	00001000 00002000 00004000 00008000     ..... ...@......
   11c34:	00010000 00020000 00040000 00080000     ................
   11c44:	454c4449 00000000 20726d54 00637653     IDLE....Tmr Svc.
   11c54:	51726d54 00000000 0000c8ec 0000c8ec     TmrQ............
   11c64:	0000c8ec 0000c97a 0000c944 0000c96e     ....z...D...n...
   11c74:	0000c8ec 0000c8ec 0000c97a 0000c944     ........z...D...

00011c84 <PubNubPublishKey>:
   11c84:	6f6d6564 00000000                       demo....

00011c8c <PubNubSubscribeKey>:
   11c8c:	6f6d6564 00000000 6b636f73 725f7465     demo....socket_r
   11c9c:	6c6f7365 635f6576 25203a62 65722073     esolve_cb: %s re
   11cac:	766c6f73 77206465 20687469 25205049     solved with IP %
   11cbc:	64252e64 2e64252e 0a0d6425 00000000     d.%d.%d.%d......
   11ccc:	5f6d326d 69666977 6174735f 203a6574     m2m_wifi_state: 
   11cdc:	5f4d324d 49464957 5345525f 4f435f50     M2M_WIFI_RESP_CO
   11cec:	54535f4e 5f455441 4e414843 3a444547     N_STATE_CHANGED:
   11cfc:	4e4f4320 5443454e 000d4445 5f6d326d      CONNECTED..m2m_
   11d0c:	69666977 6174735f 203a6574 5f4d324d     wifi_state: M2M_
   11d1c:	49464957 5345525f 4f435f50 54535f4e     WIFI_RESP_CON_ST
   11d2c:	5f455441 4e414843 3a444547 53494420     ATE_CHANGED: DIS
   11d3c:	4e4e4f43 45544345 00000d44 74616869     CONNECTED...ihat
   11d4c:	6d696b65 00000000 73696f4d 206e6574     ekim....Moisten 
   11d5c:	72756f59 72684320 75626d69 75422073     Your Chrimbus Bu
   11d6c:	00006873 5f6d326d 69666977 6174735f     sh..m2m_wifi_sta
   11d7c:	203a6574 5f4d324d 49464957 5145525f     te: M2M_WIFI_REQ
   11d8c:	4348445f 4f435f50 203a464e 69205049     _DHCP_CONF: IP i
   11d9c:	75252073 2e75252e 252e7525 000a0d75     s %u.%u.%u.%u...
   11dac:	00000030 00000031 6564227b 65636976     0...1...{"device
   11dbc:	25223a22 202c2273 6d657422 61726570     ":"%s", "tempera
   11dcc:	65727574 25223a22 64252e64 22202c22     ture":"%d.%d", "
   11ddc:	6867696c 223a2274 2c226425 656c2220     light":"%d", "le
   11dec:	223a2264 7d227325 00000000 6e69616d     d":"%s"}....main
   11dfc:	7570203a 73696c62 76652068 3a746e65     : publish event:
   11e0c:	73257b20 000a0d7d 6e69616d 7573203a      {%s}...main: su
   11e1c:	72637362 20656269 6e657665 50202c74     bscribe event, P
   11e2c:	4f5f524e 00000d4b 0064656c 6e69616d     NR_OK...led.main
   11e3c:	6572203a 76696563 4c206465 63204445     : received LED c
   11e4c:	72746e6f 6d206c6f 61737365 203a6567     ontrol message: 
   11e5c:	0a0d7325 00000000 00006e6f 0066666f     %s......on..off.
   11e6c:	6e69616d 6572203a 76696563 6d206465     main: received m
   11e7c:	61737365 203a6567 0a0d7325 00000000     essage: %s......
   11e8c:	6e69616d 7573203a 72637362 20656269     main: subscribe 
   11e9c:	6e657665 69202c74 7265746e 2e6c6176     event, interval.
   11eac:	0000000d 63617453 766f206b 6c667265     ....Stack overfl
   11ebc:	3a21776f 0a732520 0000000d 6e69616d     ow!: %s.....main
   11ecc:	326d203a 69775f6d 695f6966 2074696e     : m2m_wifi_init 
   11edc:	6c6c6163 72726520 0d21726f 00000000     call error!.....
   11eec:	6e69616d 414d203a 64612043 73657264     main: MAC addres
   11efc:	75662073 62206573 68207469 6e207361     s fuse bit has n
   11f0c:	6220746f 206e6565 666e6f63 72756769     ot been configur
   11f1c:	0d216465 00000000 6e69616d 7355203a     ed!.....main: Us
   11f2c:	326d2065 69775f6d 735f6966 6d5f7465     e m2m_wifi_set_m
   11f3c:	615f6361 65726464 29287373 49504120     ac_address() API
   11f4c:	206f7420 20746573 2043414d 72646461      to set MAC addr
   11f5c:	20737365 20616976 74666f73 65726177     ess via software
   11f6c:	00000d2e 0000000d 6e69616d 7550203a     ........main: Pu
   11f7c:	62754e62 6e6f6320 75676966 20646572     bNub configured 
   11f8c:	68746977 6c6f6620 69776f6c 7320676e     with following s
   11f9c:	69747465 3a73676e 0000000d 6e69616d     ettings:....main
   11fac:	2d20203a 62755020 6873696c 79656b20     :  - Publish key
   11fbc:	2522203a 202c2273 73627553 62697263     : "%s", Subscrib
   11fcc:	656b2065 22203a79 2c227325 61684320     e key: "%s", Cha
   11fdc:	6c656e6e 2522203a 0d2e2273 000a0d0a     nnel: "%s"......
   11fec:	6e69616d 6957203a 2069462d 6e6e6f63     main: Wi-Fi conn
   11ffc:	69746365 7420676e 5041206f 69737520     ecting to AP usi
   1200c:	6820676e 63647261 6465646f 65726320     ng hardcoded cre
   1201c:	746e6564 736c6169 0d2e2e2e 00000000     dentials........
   1202c:	6b736174 0073335f 6b736174 0073315f     task_3s.task_1s.
   1203c:	6b736174 4830355f 0000007a 6b736174     task_50Hz...task
   1204c:	7a75425f 0072657a 73627570 702e6275     _Buzzer.pubsub.p
   1205c:	756e6275 6f632e62 0000006d 20544547     ubnub.com...GET 
   1206c:	48207325 2f505454 0d312e31 736f480a     %s HTTP/1.1..Hos
   1207c:	25203a74 550a0d73 2d726573 6e656741     t: %s..User-Agen
   1208c:	50203a74 754e6275 49572d62 3531434e     t: PubNub-WINC15
   1209c:	0a0d3030 6e6e6f43 69746365 203a6e6f     00..Connection: 
   120ac:	7065654b 696c412d 0a0d6576 00000a0d     Keep-Alive......
   120bc:	696c6176 74635f64 72705f78 62702874     valid_ctx_prt(pb
   120cc:	00000029 732f2e2e 502f6372 754e6275     )...../src/PubNu
   120dc:	00632e62 2d627028 6174733e 3d206574     b.c.(pb->state =
   120ec:	5350203d 4c44495f 7c202945 7028207c     = PS_IDLE) || (p
   120fc:	733e2d62 65746174 203d3d20 575f5350     b->state == PS_W
   1210c:	5f544941 29534e44 207c7c20 2d627028     AIT_DNS) || (pb-
   1211c:	6174733e 3d206574 5350203d 4941575f     >state == PS_WAI
   1212c:	4f435f54 43454e4e 00002954 6c696166     T_CONNECT)..fail
   1213c:	74206465 7263206f 65746165 50435420     ed to create TCP
   1214c:	696c6320 20746e65 6b636f73 65207465      client socket e
   1215c:	726f7272 00000d21 746e6f43 2d746e65     rror!...Content-
   1216c:	676e654c 203a6874 00000000 0000005b     Length: ....[...
   1217c:	65646e69 203c2078 4e425550 435f4255     index < PUBNUB_C
   1218c:	4d5f5854 00005841 6275702f 6873696c     TX_MAX../publish
   1219c:	2f73252f 302f7325 2f73252f 00002f30     /%s/%s/0/%s/0/..
   121ac:	64636261 68676665 6c6b6a69 706f6e6d     abcdefghijklmnop
   121bc:	74737271 78777675 42417a79 46454443     qrstuvwxyzABCDEF
   121cc:	4a494847 4e4d4c4b 5251504f 56555453     GHIJKLMNOPQRSTUV
   121dc:	5a595857 33323130 37363534 5f2d3938     WXYZ0123456789-_
   121ec:	3d2c7e2e 5b403b3a 0000005d 33323130     .~,=:;@[]...0123
   121fc:	37363534 42413938 46454443 00000000     456789ABCDEF....
   1220c:	64697575 0000003d 00000000 00000026     uuid=.......&...
   1221c:	68747561 0000003d 6275732f 69726373     auth=.../subscri
   1222c:	252f6562 73252f73 252f302f 73253f73     be/%s/%s/0/%s?%s
   1223c:	73257325 73257325 736e7026 573d6b64     %s%s%s%s&pnsdk=W
   1224c:	31434e49 25303035 32252573 00732546     INC1500%s%%2F%s.
   1225c:	00312e30                                0.1.

00012260 <__func__.12046>:
   12260:	646e6168 735f656c 74726174 6e6f635f     handle_start_con
   12270:	7463656e 00000000                       nect....

00012278 <__func__.12124>:
   12278:	6e627570 675f6275 635f7465 00007874     pubnub_get_ctx..

00012288 <__func__.12130>:
   12288:	6e627570 695f6275 0074696e              pubnub_init.

00012294 <__func__.12136>:
   12294:	6e627570 705f6275 696c6275 00006873     pubnub_publish..

000122a4 <__func__.12147>:
   122a4:	6e627570 735f6275 63736275 65626972     pubnub_subscribe
   122b4:	00000000                                ....

000122b8 <__func__.12151>:
   122b8:	6e627570 675f6275 00007465 0000ef9c     pubnub_get......
   122c8:	0000ee5c 0000ee5c 0000ee5a 0000ef74     \...\...Z...t...
   122d8:	0000ef74 0000ef66 0000ee5a 0000ef74     t...f...Z...t...
   122e8:	0000ef66 0000ef74 0000ee5a 0000ef7c     f...t...Z...|...
   122f8:	0000ef7c 0000ef7c 0000f17c 7566202c     |...|...|..., fu
   12308:	6974636e 203a6e6f 73736100 69747265     nction: .asserti
   12318:	22206e6f 20227325 6c696166 203a6465     on "%s" failed: 
   12328:	656c6966 73252220 6c202c22 20656e69     file "%s", line 
   12338:	73256425 000a7325 00000043              %d%s%s..C...

00012344 <_global_impure_ptr>:
   12344:	20000030 2b302d23 6c680020 6665004c     0.. #-0+ .hlL.ef
   12354:	47464567 32313000 36353433 41393837     gEFG.0123456789A
   12364:	45444342 31300046 35343332 39383736     BCDEF.0123456789
   12374:	64636261 00006665                                abcdef.

0001237b <_ctype_>:
   1237b:	20202000 20202020 28282020 20282828     .         ((((( 
   1238b:	20202020 20202020 20202020 20202020                     
   1239b:	10108820 10101010 10101010 10101010      ...............
   123ab:	04040410 04040404 10040404 10101010     ................
   123bb:	41411010 41414141 01010101 01010101     ..AAAAAA........
   123cb:	01010101 01010101 01010101 10101010     ................
   123db:	42421010 42424242 02020202 02020202     ..BBBBBB........
   123eb:	02020202 02020202 02020202 10101010     ................
   123fb:	00000020 00000000 00000000 00000000      ...............
	...

0001247c <__sf_fake_stdin>:
	...

0001249c <__sf_fake_stdout>:
	...

000124bc <__sf_fake_stderr>:
	...

000124dc <_init>:
   124dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   124de:	46c0      	nop			; (mov r8, r8)
   124e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   124e2:	bc08      	pop	{r3}
   124e4:	469e      	mov	lr, r3
   124e6:	4770      	bx	lr

000124e8 <__init_array_start>:
   124e8:	000000dd 	.word	0x000000dd

000124ec <_fini>:
   124ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   124ee:	46c0      	nop			; (mov r8, r8)
   124f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   124f2:	bc08      	pop	{r3}
   124f4:	469e      	mov	lr, r3
   124f6:	4770      	bx	lr

000124f8 <__fini_array_start>:
   124f8:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <egstrNmBusCapabilities>:
2000000c:	0100 0000                                   ....

20000010 <clk_status_reg_adr>:
20000010:	000f 0000                                   ....

20000014 <g_interrupt_enabled>:
20000014:	0001 0000                                   ....

20000018 <phantomISR>:
20000018:	270f 0000                                   .'..

2000001c <uxCriticalNesting>:
2000001c:	aaaa aaaa                                   ....

20000020 <PubNubChannel>:
20000020:	4957 434e 3531 3030 305f 3a30 3030 0000     WINC1500_00:00..

20000030 <impure_data>:
20000030:	0000 0000 247c 0001 249c 0001 24bc 0001     ....|$...$...$..
	...
20000050:	2340 0001 0000 0000 0000 0000 0000 0000     @#..............
	...

20000090 <_impure_ptr>:
20000090:	0030 2000                                   0.. 

20000094 <__ctype_ptr__>:
20000094:	237b 0001                                   {#..
