m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vpartII
Z0 !s110 1704972893
!i10b 1
!s100 7]Vz30GFQA0dNz>0CC4[62
Ik^:g21:MkKAQXOSD=T;U<2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Tao Wang/Desktop/EEC180/lab1/test/tb_partII
w1704969704
8C:/Users/Tao Wang/Desktop/EEC180/lab1/synthesis/partII/partII.v
FC:/Users/Tao Wang/Desktop/EEC180/lab1/synthesis/partII/partII.v
L0 6
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1704972893.000000
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab1/synthesis/partII/partII.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab1/synthesis/partII/partII.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
npart@i@i
vtb_partII
R0
!i10b 1
!s100 z7FS]_NhUkkoJ[z0PQk8T3
IH@egDL2_7j3eKc2_Jg:E]1
R1
R2
w1704972794
8C:/Users/Tao Wang/Desktop/EEC180/lab1/test/tb_partII/tb_partII.v
FC:/Users/Tao Wang/Desktop/EEC180/lab1/test/tb_partII/tb_partII.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab1/test/tb_partII/tb_partII.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab1/test/tb_partII/tb_partII.v|
!i113 1
R5
R6
ntb_part@i@i
