Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module tb_cpu_top.uut.ifetch.urom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_cpu_top.uut.dataMem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
