{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670111032160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670111032161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  3 15:43:51 2022 " "Processing started: Sat Dec  3 15:43:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670111032161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111032161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inst_fetch -c inst_fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off inst_fetch -c inst_fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111032161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670111033863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670111033863 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rs.sv(107) " "Verilog HDL warning at rs.sv(107): extended using \"x\" or \"z\"" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670111055948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs.sv 1 1 " "Found 1 design units, including 1 entities, in source file rs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs " "Found entity 1: rs" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111055959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111055959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_fetch " "Found entity 1: inst_fetch" {  } { { "inst_fetch.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111055976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111055976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111055992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111055992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/regFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111055996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111055996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111056015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111056015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111056033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111056033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "alu_controller.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111056052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111056052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode " "Found entity 1: inst_decode" {  } { { "inst_decode.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111056067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111056067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/immGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111056087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111056087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rename.sv 1 1 " "Found 1 design units, including 1 entities, in source file rename.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rename " "Found entity 1: rename" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111056107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111056107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670111056113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111056113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regFWData2 processor.sv(139) " "Verilog HDL Implicit Net warning at processor.sv(139): created implicit net for \"regFWData2\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regFWData3 processor.sv(139) " "Verilog HDL Implicit Net warning at processor.sv(139): created implicit net for \"regFWData3\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_d1 processor.sv(148) " "Verilog HDL Implicit Net warning at processor.sv(148): created implicit net for \"wr_d1\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_d2 processor.sv(148) " "Verilog HDL Implicit Net warning at processor.sv(148): created implicit net for \"wr_d2\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_d3 processor.sv(148) " "Verilog HDL Implicit Net warning at processor.sv(148): created implicit net for \"wr_d3\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu1_d1 processor.sv(164) " "Verilog HDL Implicit Net warning at processor.sv(164): created implicit net for \"alu1_d1\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu1_d2 processor.sv(166) " "Verilog HDL Implicit Net warning at processor.sv(166): created implicit net for \"alu1_d2\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu2_d1 processor.sv(168) " "Verilog HDL Implicit Net warning at processor.sv(168): created implicit net for \"alu2_d1\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu2_d2 processor.sv(170) " "Verilog HDL Implicit Net warning at processor.sv(170): created implicit net for \"alu2_d2\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_d1 processor.sv(172) " "Verilog HDL Implicit Net warning at processor.sv(172): created implicit net for \"mem_d1\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_d2 processor.sv(174) " "Verilog HDL Implicit Net warning at processor.sv(174): created implicit net for \"mem_d2\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670111056257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.sv(164) " "Verilog HDL assignment warning at processor.sv(164): truncated value with size 32 to match size of target (1)" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056279 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.sv(166) " "Verilog HDL assignment warning at processor.sv(166): truncated value with size 32 to match size of target (1)" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056279 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.sv(168) " "Verilog HDL assignment warning at processor.sv(168): truncated value with size 32 to match size of target (1)" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056280 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.sv(170) " "Verilog HDL assignment warning at processor.sv(170): truncated value with size 32 to match size of target (1)" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056280 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.sv(172) " "Verilog HDL assignment warning at processor.sv(172): truncated value with size 32 to match size of target (1)" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056280 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.sv(174) " "Verilog HDL assignment warning at processor.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056281 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regFw1 0 processor.sv(109) " "Net \"regFw1\" at processor.sv(109) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 109 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670111056288 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regFw2 0 processor.sv(109) " "Net \"regFw2\" at processor.sv(109) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 109 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670111056288 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regFw3 0 processor.sv(109) " "Net \"regFw3\" at processor.sv(109) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 109 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670111056288 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regFWData1 0 processor.sv(110) " "Net \"regFWData1\" at processor.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670111056288 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regFWData2 0 processor.sv(139) " "Net \"regFWData2\" at processor.sv(139) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 139 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670111056288 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regFWData3 0 processor.sv(139) " "Net \"regFWData3\" at processor.sv(139) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 139 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670111056289 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_fetch inst_fetch:fetch " "Elaborating entity \"inst_fetch\" for hierarchy \"inst_fetch:fetch\"" {  } { { "processor.sv" "fetch" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_decode inst_decode:decode " "Elaborating entity \"inst_decode\" for hierarchy \"inst_decode:decode\"" {  } { { "processor.sv" "decode" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller inst_decode:decode\|controller:inst1_ctrl " "Elaborating entity \"controller\" for hierarchy \"inst_decode:decode\|controller:inst1_ctrl\"" {  } { { "inst_decode.sv" "inst1_ctrl" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen inst_decode:decode\|immGen:inst1_immGen " "Elaborating entity \"immGen\" for hierarchy \"inst_decode:decode\|immGen:inst1_immGen\"" {  } { { "inst_decode.sv" "inst1_immGen" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller inst_decode:decode\|alu_controller:inst1_aluctrl " "Elaborating entity \"alu_controller\" for hierarchy \"inst_decode:decode\|alu_controller:inst1_aluctrl\"" {  } { { "inst_decode.sv" "inst1_aluctrl" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rename rename:rn " "Elaborating entity \"rename\" for hierarchy \"rename:rn\"" {  } { { "processor.sv" "rn" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(23) " "Verilog HDL assignment warning at rename.sv(23): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056554 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(45) " "Verilog HDL assignment warning at rename.sv(45): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056554 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(47) " "Verilog HDL assignment warning at rename.sv(47): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056554 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(58) " "Verilog HDL assignment warning at rename.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056554 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(60) " "Verilog HDL assignment warning at rename.sv(60): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111056554 "|processor|rename:rn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs rs:reservationStation " "Elaborating entity \"rs\" for hierarchy \"rs:reservationStation\"" {  } { { "processor.sv" "reservationStation" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111056556 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "rs.sv(104) " "Verilog HDL warning at rs.sv(104): ignoring unsupported system task" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 104 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1670111057254 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs.sv(111) " "Verilog HDL assignment warning at rs.sv(111): truncated value with size 32 to match size of target (4)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111057255 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs.sv(119) " "Verilog HDL assignment warning at rs.sv(119): truncated value with size 32 to match size of target (4)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111057438 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs.sv(129) " "Verilog HDL assignment warning at rs.sv(129): truncated value with size 32 to match size of target (4)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111057674 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rs.sv(130) " "Verilog HDL assignment warning at rs.sv(130): truncated value with size 32 to match size of target (2)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111057675 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs.sv(144) " "Verilog HDL assignment warning at rs.sv(144): truncated value with size 32 to match size of target (4)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111057680 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "rs.sv(145) " "Verilog HDL or VHDL warning at the rs.sv(145): index expression is not wide enough to address all of the elements in the array" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 145 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1670111057680 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rs.sv(145) " "Verilog HDL assignment warning at rs.sv(145): truncated value with size 32 to match size of target (2)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670111057681 "|processor|rs:reservationStation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "rs.sv(157) " "Verilog HDL warning at rs.sv(157): ignoring unsupported system task" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 157 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1670111057684 "|processor|rs:reservationStation"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[31\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[31\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "rs.sv(47) " "Constant driver at rs.sv(47)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 47 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[30\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[30\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[29\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[29\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[28\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[28\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[27\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[27\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[26\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[26\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[25\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[25\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[24\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[24\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[23\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[23\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[22\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[22\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[21\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[21\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[20\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[20\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[19\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[19\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[18\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[18\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[17\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[17\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[16\]\[0\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[16\]\[0\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[15\]\[133\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[15\]\[133\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "resStation\[15\]\[132\] rs.sv(103) " "Can't resolve multiple constant drivers for net \"resStation\[15\]\[132\]\" at rs.sv(103)" {  } { { "rs.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111060791 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rs:reservationStation " "Can't elaborate user hierarchy \"rs:reservationStation\"" {  } { { "processor.sv" "reservationStation" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 139 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670111060940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/output_files/inst_fetch.map.smsg " "Generated suppressed messages file C:/Users/tim/Documents/Quartus/M116C/inst_fetch/output_files/inst_fetch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111061011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670111061164 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec  3 15:44:21 2022 " "Processing ended: Sat Dec  3 15:44:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670111061164 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670111061164 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670111061164 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670111061164 ""}
