Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rf_data' [C:/Users/86138/project_3/project_3.srcs/sim_1/new/cpu_tb.v:62]
WARNING: [VRFC 10-5021] port 'lopt' is not connected on this instance [C:/Users/86138/project_3/project_3.srcs/sources_1/new/cpu.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.rge32
Compiling module xil_defaultlib.alu32
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_gen
Compiling module simprims_ver.RAMD64E
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RAM128X1D_UNIQ_BASE_
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.RAM128X1D_HD1
Compiling module xil_defaultlib.RAM128X1D_HD2
Compiling module xil_defaultlib.RAM128X1D_HD3
Compiling module xil_defaultlib.RAM128X1D_HD4
Compiling module xil_defaultlib.RAM128X1D_HD5
Compiling module xil_defaultlib.RAM128X1D_HD6
Compiling module xil_defaultlib.RAM128X1D_HD7
Compiling module xil_defaultlib.RAM128X1D_HD8
Compiling module xil_defaultlib.RAM128X1D_HD9
Compiling module xil_defaultlib.RAM128X1D_HD10
Compiling module xil_defaultlib.RAM128X1D_HD11
Compiling module xil_defaultlib.RAM128X1D_HD12
Compiling module xil_defaultlib.RAM128X1D_HD13
Compiling module xil_defaultlib.RAM128X1D_HD14
Compiling module xil_defaultlib.RAM128X1D_HD15
Compiling module xil_defaultlib.RAM128X1D_HD16
Compiling module xil_defaultlib.RAM128X1D_HD17
Compiling module xil_defaultlib.RAM128X1D_HD18
Compiling module xil_defaultlib.RAM128X1D_HD19
Compiling module xil_defaultlib.RAM128X1D_HD20
Compiling module xil_defaultlib.RAM128X1D_HD21
Compiling module xil_defaultlib.RAM128X1D_HD22
Compiling module xil_defaultlib.RAM128X1D_HD23
Compiling module xil_defaultlib.RAM128X1D_HD24
Compiling module xil_defaultlib.RAM128X1D_HD25
Compiling module xil_defaultlib.RAM128X1D_HD26
Compiling module xil_defaultlib.RAM128X1D_HD27
Compiling module xil_defaultlib.RAM128X1D_HD28
Compiling module xil_defaultlib.RAM128X1D_HD29
Compiling module xil_defaultlib.RAM128X1D_HD30
Compiling module xil_defaultlib.RAM128X1D_HD31
Compiling module xil_defaultlib.RAM128X1D_HD32
Compiling module xil_defaultlib.RAM128X1D_HD33
Compiling module xil_defaultlib.RAM128X1D_HD34
Compiling module xil_defaultlib.RAM128X1D_HD35
Compiling module xil_defaultlib.RAM128X1D_HD36
Compiling module xil_defaultlib.RAM128X1D_HD37
Compiling module xil_defaultlib.RAM128X1D_HD38
Compiling module xil_defaultlib.RAM128X1D_HD39
Compiling module xil_defaultlib.RAM128X1D_HD40
Compiling module xil_defaultlib.RAM128X1D_HD41
Compiling module xil_defaultlib.RAM128X1D_HD42
Compiling module xil_defaultlib.RAM128X1D_HD43
Compiling module xil_defaultlib.RAM128X1D_HD44
Compiling module xil_defaultlib.RAM128X1D_HD45
Compiling module xil_defaultlib.RAM128X1D_HD46
Compiling module xil_defaultlib.RAM128X1D_HD47
Compiling module xil_defaultlib.RAM128X1D_HD48
Compiling module xil_defaultlib.RAM128X1D_HD49
Compiling module xil_defaultlib.RAM128X1D_HD50
Compiling module xil_defaultlib.RAM128X1D_HD51
Compiling module xil_defaultlib.RAM128X1D_HD52
Compiling module xil_defaultlib.RAM128X1D_HD53
Compiling module xil_defaultlib.RAM128X1D_HD54
Compiling module xil_defaultlib.RAM128X1D_HD55
Compiling module xil_defaultlib.RAM128X1D_HD56
Compiling module xil_defaultlib.RAM128X1D_HD57
Compiling module xil_defaultlib.RAM128X1D_HD58
Compiling module xil_defaultlib.RAM128X1D_HD59
Compiling module xil_defaultlib.RAM128X1D_HD60
Compiling module xil_defaultlib.RAM128X1D_HD61
Compiling module xil_defaultlib.RAM128X1D_HD62
Compiling module xil_defaultlib.RAM128X1D_HD63
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_time_impl
