Detected [rhel7.4i] setup

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Loading Design Compiler Setup
Initializing gui preferences from file  /home/msc18h28/.synopsys_dv_prefs.tcl
dc_shell> source scripts/fast_synth_tree.tcl 
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv
Opening include file /home/msc18h28/ma/sourcecode/tree_serializer/parameters.vh
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv:25: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine toplevel_tree_serializer line 32 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dataOut_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'toplevel_tree_serializer'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 13 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_div_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel_tree_serializer' with
	the parameters "32'h00000004,32'h00000002,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000004_00000002_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000004". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000002,32'h00000002,32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000002_00000001 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000002_00000002_00000001' with
	the parameters "32'h00000002". (HDL-193)
Presto compilation completed successfully.
Writing ddc file 'DDC/Serializer__elab.ddc'.
Removing design 'toplevel_tree_serializer'
Removing design 'Clock_divider'
Removing design 'Serializer_00000004_00000002_0'
Removing design 'mux_00000004'
Removing design 'Serializer_00000002_00000002_00000001'
Removing design 'mux_00000002'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/Serializer__elab.ddc'.
Loaded 1 design.
Current design is 'toplevel_tree_serializer'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 13 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_div_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel_tree_serializer' with
	the parameters "32'h00000004,32'h00000002,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000004_00000002_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000004". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000002,32'h00000002,32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000002_00000001 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000002_00000002_00000001' with
	the parameters "32'h00000002". (HDL-193)
Presto compilation completed successfully.
dc_shell> start_gui 
dc_shell> Current design is 'toplevel_tree_serializer'.
4.1
Current design is 'toplevel_tree_serializer'.
dc_shell> Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/sdb/sc9_soi12s0_base_hvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/sdb/sc9_soi12s0_base_svt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/sdb/sc9_soi12s0_base_uvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/sdb/io_gppr_soi12s0_t18_mv10_mv18_avt_pl.sdb'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/generic.sdb'
dc_shell> source scripts/fast_synth_tree.tcl 
Removing design 'toplevel_tree_serializer'
Removing design 'Clock_divider'
Removing design 'Serializer_00000004_00000002_0'
Removing design 'mux_00000004'
Removing design 'Serializer_00000002_00000002_00000001'
Removing design 'mux_00000002'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'gtech'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv
Opening include file /home/msc18h28/ma/sourcecode/tree_serializer/parameters.vh
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv:25: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine toplevel_tree_serializer line 32 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dataOut_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'toplevel_tree_serializer'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 13 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_div_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel_tree_serializer' with
	the parameters "32'h00000004,32'h00000002,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000004_00000002_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000004". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000002,32'h00000002,32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000002_00000001 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000002_00000002_00000001' with
	the parameters "32'h00000002". (HDL-193)
Presto compilation completed successfully.
Writing ddc file 'DDC/Serializer__elab.ddc'.
Removing design 'toplevel_tree_serializer'
Removing design 'Clock_divider'
Removing design 'Serializer_00000004_00000002_0'
Removing design 'mux_00000004'
Removing design 'Serializer_00000002_00000002_00000001'
Removing design 'mux_00000002'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/Serializer__elab.ddc'.
Loaded 1 design.
Current design is 'toplevel_tree_serializer'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 13 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_div_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel_tree_serializer' with
	the parameters "32'h00000004,32'h00000002,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000004_00000002_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000004". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'Serializer_00000004_00000002_0' with
	the parameters "32'h00000002,32'h00000002,32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000002_00000001 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_recursive.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000002_00000002_00000001' with
	the parameters "32'h00000002". (HDL-193)
Presto compilation completed successfully.
dc_shell> set_fix_hold CLK_DIV_4
1
dc_shell> set_fix_hold CLK_DIV_4[1@$C
Error: can't read "CLK_DIV_4": no such variable
	Use error_info for more info. (CMD-013)
dc_shell> create_generated_clock -name CLK_DIV_4 -divide_by 4 -source CLK_DIV_2 [get_pin clk_[2].clock_divider/clk_div_o ]
Warning: Can't find object 'CLK_DIV_2' in design 'toplevel_tree_serializer'. (UID-95)
Error: Value for list '-source' must have 1 elements. (CMD-036)
0
dc_shell> create_generated_clock -name CLK_DIV_4 -divide_by 4 -source clk_[1].clock_divider/clk_div_o [get_pin clk_[2].c lock_divider/clk_div_o]
1
dc_shell> comp
compare_collections                    compile                                compile_partitions                     compile_ultra                          
compare_delay_calculation              compile_inplace_changed_list_file_name compile_prefer_runtime                 compute_polygons                       
compare_lib                            compile_mcl                            compile_test                           
dc_shell> compil
compile                                compile_mcl                            compile_prefer_runtime                 compile_ultra                          
compile_inplace_changed_list_file_name compile_partitions                     compile_test                           
dc_shell> compile_ultra r[K-no
no_autoungroup           no_boundary_optimization no_design_rule           no_seq_output_inversion  
_autdc_shell> compile_ultra -no_autoungroup 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.0 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Uniquified 2 instances of design 'Clock_divider'. (OPT-1056)
  Simplifying Design 'toplevel_tree_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel_tree_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Serializer_00000004_00000002_0'
  Processing 'toplevel_tree_serializer'
  Processing 'Serializer_00000002_00000002_00000001'
  Processing 'Clock_divider_0'
  Processing 'mux_00000004'
  Processing 'mux_00000002'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08      49.6      0.08       0.2       0.0                              1.8800      0.00  
    0:00:08      55.1      0.07       0.2       0.0                              2.2568      0.00  
    0:00:08      55.1      0.07       0.2       0.0                              2.2568      0.00  
    0:00:09      55.1      0.07       0.2       0.0                              2.2568      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09      55.1      0.07       0.2       0.0                              2.2568      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      55.5      0.07       0.2       0.0                              2.3018      0.00  
    0:00:09      63.0      0.07       0.2       0.0                              2.8034      0.00  
    0:00:09      63.0      0.07       0.2       0.0                              2.8034      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09      63.0      0.07       0.2       0.0                              2.8034      0.00  
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
    0:00:09      62.2      0.07       0.2       0.0                              2.7287      0.00  
    0:00:09      62.2      0.07       0.2       0.0                              2.7287      0.00  
    0:00:09      62.2      0.07       0.2       0.0                              2.7287      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7723      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10      62.7      0.07       0.2       0.0                              2.7730      0.00  
    0:00:10      63.0      0.07       0.2       0.0                              2.7948      0.00  
    0:00:10      63.0      0.07       0.2       0.0                              2.7948      0.00  
    0:00:10      63.0      0.07       0.2       0.0                              2.7948      0.00  
    0:00:10      63.0      0.07       0.2       0.0                              2.7951      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7733      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7733      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7733      0.00  
    0:00:10      62.7      0.07       0.2       0.0                              2.7733      0.00  
    0:00:11      62.5      0.07       0.2       0.0                              2.7508      0.00  
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
dc_shell> start_gui 
dc_shell> Current design is 'toplevel_tree_serializer'.
Current design is 'toplevel_tree_serializer'.
dc_shell> repot[Krt+t[K[K_tim
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel_tree_serializer
Version: N-2017.09
Date   : Tue Jan 15 12:24:52 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_DIV_4)
  Endpoint: Serializer/recursive.serializer/reg_SP_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_DIV_2)
  Path Group: CLK_DIV_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV_4 (rise edge)                           0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg[3]/CK (DFFRPQN_X3M_A9TS)        0.0000     0.0000 r
  Serializer/reg_SP_reg[3]/QN (DFFRPQN_X3M_A9TS)        0.0449     0.0449 f
  Serializer/U6/Y (INV_X1P7M_A9TS)                      0.0090     0.0539 r
  Serializer/mux/mux_i[3] (mux_00000004)                0.0000     0.0539 r
  Serializer/mux/U2/Y (AO22_X1P4M_A9TS)                 0.0361     0.0899 r
  Serializer/mux/mux_o[1] (mux_00000004)                0.0000     0.0899 r
  Serializer/recursive.serializer/io_dataIn[1] (Serializer_00000002_00000002_00000001)
                                                        0.0000     0.0899 r
  Serializer/recursive.serializer/reg_SP_reg[1]/D (DFFRPQ_X2M_A9TS)
                                                        0.0000     0.0899 r
  data arrival time                                                0.0899

  clock CLK_DIV_2 (rise edge)                           0.1000     0.1000
  clock network delay (ideal)                           0.0000     0.1000
  Serializer/recursive.serializer/reg_SP_reg[1]/CK (DFFRPQ_X2M_A9TS)
                                                        0.0000     0.1000 r
  library setup time                                   -0.0238     0.0762
  data required time                                               0.0762
  --------------------------------------------------------------------------
  data required time                                               0.0762
  data arrival time                                               -0.0899
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0138


  Startpoint: Serializer/recursive.serializer/reg_SP_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_DIV_2)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV_2 (rise edge)                           0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/recursive.serializer/reg_SP_reg[1]/CK (DFFRPQ_X2M_A9TS)
                                                        0.0000     0.0000 r
  Serializer/recursive.serializer/reg_SP_reg[1]/Q (DFFRPQ_X2M_A9TS)
                                                        0.0785     0.0785 f
  Serializer/recursive.serializer/mux/mux_i[1] (mux_00000002)
                                                        0.0000     0.0785 f
  Serializer/recursive.serializer/mux/U2/Y (AO22_X1P4M_A9TS)
                                                        0.0366     0.1151 f
  Serializer/recursive.serializer/mux/mux_o[0] (mux_00000002)
                                                        0.0000     0.1151 f
  Serializer/recursive.serializer/io_dataOut (Serializer_00000002_00000002_00000001)
                                                        0.0000     0.1151 f
  Serializer/io_dataOut (Serializer_00000004_00000002_0)
                                                        0.0000     0.1151 f
  dataOut_SP_reg/D (DFFRPQ_X4M_A9TS)                    0.0000     0.1151 f
  data arrival time                                                0.1151

  clock clk_i (rise edge)                               0.0500     0.0500
  clock network delay (ideal)                           0.0000     0.0500
  dataOut_SP_reg/CK (DFFRPQ_X4M_A9TS)                   0.0000     0.0500 r
  library setup time                                   -0.0070     0.0430
  data required time                                               0.0430
  --------------------------------------------------------------------------
  data required time                                               0.0430
  data arrival time                                               -0.1151
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0721


1
dc_shell> compile_ultra 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'toplevel_tree_serializer'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel_tree_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy Serializer before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Serializer/mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Serializer/recursive.serializer before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Serializer/recursive.serializer/mux before Pass 1 (OPT-776)
Information: Ungrouping 4 of 7 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'toplevel_tree_serializer'
  Processing 'Clock_divider_0'
  Processing 'Clock_divider_1'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08      56.5      0.08       0.2       0.0                              2.3574      0.00  
    0:00:08      62.0      0.07       0.2       0.0                              2.7168      0.00  
    0:00:08      62.0      0.07       0.2       0.0                              2.7168      0.00  
    0:00:08      62.0      0.07       0.2       0.0                              2.7168      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08      62.0      0.07       0.2       0.0                              2.7168      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7611      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:08      62.5      0.07       0.2       0.0                              2.7614      0.00  
    0:00:09      63.9      0.07       0.2       0.0                              2.8066      0.00  
    0:00:09      63.9      0.07       0.2       0.0                              2.8066      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09      63.9      0.07       0.2       0.0                              2.8066      0.00  
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:09      63.4      0.07       0.2       0.0                              2.7629      0.00  
    0:00:09      63.4      0.07       0.2       0.0                              2.7629      0.00  
    0:00:09      63.4      0.07       0.2       0.0                              2.7629      0.00  
    0:00:09      63.9      0.07       0.2       0.0                              2.8066      0.00  
    0:00:09      63.9      0.07       0.2       0.0                              2.8066      0.00  
    0:00:09      63.9      0.07       0.2       0.0                              2.8066      0.00  
    0:00:09      63.9      0.07       0.2       0.0                              2.8066      0.00  
    0:00:09      65.1      0.06       0.2       0.0                              2.8999      0.00  
    0:00:09      65.1      0.06       0.2       0.0                              2.8999      0.00  
    0:00:09      65.1      0.06       0.2       0.0                              2.8999      0.00  
    0:00:09      65.1      0.06       0.2       0.0                              2.8999      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:09      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:10      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:10      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:10      64.4      0.06       0.2       0.0                              2.8165      0.00  
    0:00:10      64.6      0.06       0.2       0.0                              2.8379      0.00  
    0:00:10      64.6      0.06       0.2       0.0                              2.8379      0.00  
    0:00:10      64.4      0.06       0.2       0.0                              2.8155      0.00  
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'toplevel_tree_serializer'.
dc_shell> 