$date
	Sun Oct 23 04:20:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#503851
b11000 !
1"
#503854
b11000 &
b11000 %
1$
#503855
0"
#503858
b1100 &
b1100 %
#503862
b110 &
b110 %
#503866
b11 &
b11 %
#503870
b1010 &
b1010 %
#503874
b101 &
b101 %
#503878
b10000 &
b10000 %
#503882
b1000 &
b1000 %
#503886
b100 &
b100 %
#503890
b10 &
b10 %
#503894
b1 &
1#
b1 %
#503898
b0 &
b0 %
0#
0$
#1450397
b1010 !
1"
#1450398
b1010 &
b1010 %
1$
#1450399
0"
#1450402
b101 &
b101 %
#1450406
b10000 &
b10000 %
#1450410
b1000 &
b1000 %
#1450414
b100 &
b100 %
#1450418
b10 &
b10 %
#1450422
b1 &
1#
b1 %
#1450426
b0 &
b0 %
0#
0$
#2521717
b111 !
1"
#2521718
b111 &
b111 %
1$
#2521719
0"
#2521722
b10110 &
b10110 %
#2521726
b1011 &
b1011 %
#2521730
b100010 &
b100010 %
#2521734
b10001 &
b10001 %
#2521738
b110100 &
b110100 %
#2521742
b11010 &
b11010 %
#2521746
b1101 &
b1101 %
#2521750
b101000 &
b101000 %
#2521754
b10100 &
b10100 %
#2521758
b1010 &
b1010 %
#2521762
b101 &
b101 %
#2521766
b10000 &
b10000 %
#2521770
b1000 &
b1000 %
#2521774
b100 &
b100 %
#2521778
b10 &
b10 %
#2521782
b1 &
1#
b1 %
#2521786
b0 &
b0 %
0#
0$
#4500012
