// Seed: 1166300852
module module_0 ();
  int   id_1;
  logic id_2;
endmodule
module module_1 (
    input  wire id_0
    , id_3,
    output tri1 id_1
);
  not primCall (id_1, id_3);
  module_0 modCall_1 ();
  logic id_4;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0][(  -1  )] id_8, id_9;
  logic id_10;
  wire  id_11;
  ;
  module_0 modCall_1 ();
  assign id_6 = id_2;
endmodule
