{"vcs1":{"timestamp_begin":1731983406.404055228, "rt":2.15, "ut":0.89, "st":0.29}}
{"vcselab":{"timestamp_begin":1731983408.630819808, "rt":1.24, "ut":0.31, "st":0.19}}
{"link":{"timestamp_begin":1731983409.956370107, "rt":0.39, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731983405.808445103}
{"VCS_COMP_START_TIME": 1731983405.808445103}
{"VCS_COMP_END_TIME": 1731983455.290148164}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 333740}}
{"stitch_vcselab": {"peak_mem": 231588}}
