
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>freq_count Source File &#8212; Bedrock  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="freq-count-source-file">
<span id="freq-count-source"></span><h1>freq_count Source File<a class="headerlink" href="#freq-count-source-file" title="Permalink to this headline">Â¶</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="c1">// Synthesizes to 86 slices at 312 MHz in XC3Sxxx-4 using XST-8.2i</span>
<span class="linenos"> 2</span><span class="c1">//  (well, that&#39;s just the unknown frequency input; max sysclk is 132 MHz)</span>
<span class="linenos"> 3</span>
<span class="linenos"> 4</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"></span>
<span class="linenos"> 5</span>
<span class="linenos"> 6</span><span class="k">module</span><span class="w"> </span><span class="n">freq_count</span><span class="w"> </span><span class="p">#(</span><span class="w"></span>
<span class="linenos"> 7</span><span class="w">     </span><span class="c1">// Default configuration useful for input frequencies &lt; 96 MHz</span>
<span class="linenos"> 8</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">glitch_thresh</span><span class="o">=</span><span class="mh">2</span><span class="p">,</span><span class="w"></span>
<span class="linenos"> 9</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">refcnt_width</span><span class="o">=</span><span class="mh">24</span><span class="p">,</span><span class="w"></span>
<span class="linenos">10</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">freq_width</span><span class="o">=</span><span class="mh">28</span><span class="p">,</span><span class="w"></span>
<span class="linenos">11</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">initv</span><span class="o">=</span><span class="mh">0</span><span class="w"></span>
<span class="linenos">12</span><span class="p">)</span><span class="w"> </span><span class="p">(</span><span class="w"></span>
<span class="linenos">13</span><span class="w">     </span><span class="c1">// input clocks</span>
<span class="linenos">14</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">sysclk</span><span class="p">,</span><span class="w">  </span><span class="c1">// timespec 8.0 ns</span>
<span class="linenos">15</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">f_in</span><span class="p">,</span><span class="w">  </span><span class="c1">// unknown input</span>
<span class="linenos">16</span>
<span class="linenos">17</span><span class="w">     </span><span class="c1">// outputs in sysclk domain</span>
<span class="linenos">18</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">freq_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">frequency</span><span class="p">,</span><span class="w"></span>
<span class="linenos">19</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">freq_strobe</span><span class="p">,</span><span class="w"></span>
<span class="linenos">20</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">diff_stream</span><span class="p">,</span><span class="w"></span>
<span class="linenos">21</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">diff_stream_strobe</span><span class="p">,</span><span class="w"></span>
<span class="linenos">22</span><span class="w">     </span><span class="c1">// glitch_catcher can be routed to a physical pin to trigger</span>
<span class="linenos">23</span><span class="w">     </span><span class="c1">// a &#39;scope; see glitch_thresh parameter above</span>
<span class="linenos">24</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">glitch_catcher</span><span class="w"></span>
<span class="linenos">25</span><span class="p">);</span><span class="w"></span>
<span class="linenos">26</span>
<span class="linenos">27</span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">28</span><span class="w">     </span><span class="n">frequency</span><span class="o">=</span><span class="n">initv</span><span class="p">;</span><span class="w"></span>
<span class="linenos">29</span><span class="w">     </span><span class="n">diff_stream</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">30</span><span class="w">     </span><span class="n">diff_stream_strobe</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">31</span><span class="w">     </span><span class="n">glitch_catcher</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">32</span><span class="k">end</span><span class="w"></span>
<span class="linenos">33</span>
<span class="linenos">34</span><span class="c1">// four-bit Gray code counter on the input signal</span>
<span class="linenos">35</span><span class="c1">// http://en.wikipedia.org/wiki/Gray_code</span>
<span class="linenos">36</span><span class="k">localparam</span><span class="w"> </span><span class="n">gw</span><span class="o">=</span><span class="mh">4</span><span class="p">;</span><span class="w"></span>
<span class="linenos">37</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">gray1</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">38</span>
<span class="linenos">39</span><span class="c1">// The following three expressions compute the next Gray code based on</span>
<span class="linenos">40</span><span class="c1">// the current Gray code.  Vivado 2016.1, at least, is capable of reducing</span>
<span class="linenos">41</span><span class="c1">// them to the desired four LUTs when gw==4.</span>
<span class="linenos">42</span><span class="c1">// verilator lint_off UNOPTFLAT</span>
<span class="linenos">43</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bin1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">gray1</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">bin1</span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">1</span><span class="p">]};</span><span class="w">  </span><span class="c1">// Gray to binary</span>
<span class="linenos">44</span><span class="c1">// verilator lint_on UNOPTFLAT</span>
<span class="linenos">45</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bin2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bin1</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w">  </span><span class="c1">// add one</span>
<span class="linenos">46</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">gray_next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bin2</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">bin2</span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">1</span><span class="p">]};</span><span class="w">  </span><span class="c1">// binary to Gray</span>
<span class="linenos">47</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">f_in</span><span class="p">)</span><span class="w"> </span><span class="n">gray1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">gray_next</span><span class="p">;</span><span class="w"></span>
<span class="linenos">48</span>
<span class="linenos">49</span><span class="c1">// transfer that Gray code to the measurement clock domain</span>
<span class="linenos">50</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">gray2</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">gray3</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">51</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sysclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">52</span><span class="w">     </span><span class="n">gray2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">gray1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">53</span><span class="w">     </span><span class="n">gray3</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">gray2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">54</span><span class="k">end</span><span class="w"></span>
<span class="linenos">55</span>
<span class="linenos">56</span><span class="c1">// verilator lint_off UNOPTFLAT</span>
<span class="linenos">57</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bin3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">gray3</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">bin3</span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">1</span><span class="p">]};</span><span class="w"> </span><span class="c1">// convert Gray to binary</span>
<span class="linenos">58</span><span class="c1">// verilator lint_on UNOPTFLAT</span>
<span class="linenos">59</span>
<span class="linenos">60</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">gw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bin4</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">bin5</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">diff1</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">61</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sysclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">62</span><span class="w">     </span><span class="n">bin4</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">bin3</span><span class="p">;</span><span class="w"></span>
<span class="linenos">63</span><span class="w">     </span><span class="n">bin5</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">bin4</span><span class="p">;</span><span class="w"></span>
<span class="linenos">64</span><span class="w">     </span><span class="n">diff1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">bin4</span><span class="o">-</span><span class="n">bin5</span><span class="p">;</span><span class="w"></span>
<span class="linenos">65</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">diff1</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">glitch_thresh</span><span class="p">)</span><span class="w"> </span><span class="n">glitch_catcher</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">glitch_catcher</span><span class="p">;</span><span class="w"></span>
<span class="linenos">66</span><span class="k">end</span><span class="w"></span>
<span class="linenos">67</span>
<span class="linenos">68</span><span class="c1">// It might also be possible to histogram diff1,</span>
<span class="linenos">69</span><span class="c1">// but for now just accumulate it to get a traditional frequency counter.</span>
<span class="linenos">70</span><span class="c1">// Also make it available to stream to host at 24 MByte/sec, might be</span>
<span class="linenos">71</span><span class="c1">// especially interesting when reprogramming a clock divider like</span>
<span class="linenos">72</span><span class="c1">// the AD9512 on a LLRF4 board.</span>
<span class="linenos">73</span><span class="c1">// In that case a 48 MHz sysclk / 2^24 = 2.861 Hz update</span>
<span class="linenos">74</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">freq_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">accum</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">result</span><span class="o">=</span><span class="n">initv</span><span class="p">;</span><span class="w"></span>
<span class="linenos">75</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">refcnt_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">refcnt</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">76</span><span class="kt">reg</span><span class="w"> </span><span class="n">ref_carry</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">77</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">stream</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">78</span><span class="kt">reg</span><span class="w"> </span><span class="n">stream_strobe</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">79</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sysclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">80</span><span class="w">     </span><span class="p">{</span><span class="n">ref_carry</span><span class="p">,</span><span class="w"> </span><span class="n">refcnt</span><span class="p">}</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">refcnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">81</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">ref_carry</span><span class="p">)</span><span class="w"> </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">accum</span><span class="p">;</span><span class="w"></span>
<span class="linenos">82</span><span class="w">     </span><span class="n">accum</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">ref_carry</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">28</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">accum</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">diff1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">83</span><span class="w">     </span><span class="n">stream</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">stream</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">diff1</span><span class="p">};</span><span class="w"></span>
<span class="linenos">84</span><span class="w">     </span><span class="n">stream_strobe</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">refcnt</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">85</span><span class="k">end</span><span class="w"></span>
<span class="linenos">86</span>
<span class="linenos">87</span><span class="c1">// Latch/pipeline one more time to perimeter of this module</span>
<span class="linenos">88</span><span class="c1">// to make routing easier</span>
<span class="linenos">89</span><span class="kt">reg</span><span class="w"> </span><span class="n">freq_strobe_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">90</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sysclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">91</span><span class="w">     </span><span class="n">frequency</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">result</span><span class="p">;</span><span class="w"></span>
<span class="linenos">92</span><span class="w">     </span><span class="n">freq_strobe_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">ref_carry</span><span class="p">;</span><span class="w"></span>
<span class="linenos">93</span><span class="w">     </span><span class="n">diff_stream</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">stream</span><span class="p">;</span><span class="w"></span>
<span class="linenos">94</span><span class="w">     </span><span class="n">diff_stream_strobe</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">stream_strobe</span><span class="p">;</span><span class="w"></span>
<span class="linenos">95</span><span class="k">end</span><span class="w"></span>
<span class="linenos">96</span><span class="k">assign</span><span class="w"> </span><span class="n">freq_strobe</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">freq_strobe_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">97</span>
<span class="linenos">98</span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Bedrock</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, LBNL ATG.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 4.5.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/_gen_src_rst/freq_count_source.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>