\t (00:38:55) allegro 16.5 P003 (v16-5-13C) i86
\t (00:38:55)     Journal start - Mon May 21 17:32:10 2018
\t (00:38:55)         Host=SIHWAN_LAB-PC User=Sihwan_lab Pid=7784 CPUs=4
\t (00:38:55) 
\d (00:38:55) Database opened: D:/Users/Sihwan_lab/Desktop/Workspace/PCBdesign_sk/Artificiall_eye_ver00/allegro/artificiall_eye_ver00.brd
\i (00:38:55) generaledit 
\i (00:38:56) zoom out 1 
\i (00:38:56) setwindow pcb
\i (00:38:56) zoom out 17.2781 19.8274
\i (00:38:56) trapsize 2749
\i (00:38:56) zoom out 1 
\i (00:38:56) setwindow pcb
\i (00:38:56) zoom out 17.2232 19.6625
\i (00:38:56) trapsize 5497
\i (00:39:05) xsection 
\i (00:39:07) setwindow form.fplyrstack
\i (00:39:07) FORM fplyrstack lsgrid cell 4,name 
\i (00:39:10) FORM fplyrstack lsgrid change 4,name POWER 
\i (00:39:12) FORM fplyrstack lsgrid cell 6,name 
\i (00:39:16) FORM fplyrstack lsgrid change 6,name GROUND 
\i (00:39:19) FORM fplyrstack done  
\i (00:39:19) setwindow pcb
\i (00:39:19) generaledit 
\i (00:39:21) save 
\i (00:39:23) fillin yes 
\i (00:39:23) generaledit 
\i (00:39:52) cmgr 
\i (00:39:52) setwindow cmgr
\i (00:39:52) cm newView ( worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "58:All Layers" )
\i (00:39:52) cm newView ( worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:39:53) cm newView ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (00:39:53) cm newView ( worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" 81:Line )
\i (00:39:53) cm fetch DRC_IS_UPTODATE ( System "System" ) System
\i (00:39:53) cm fetch ONLINE_DRC ( System "System" ) System
\i (00:39:54) cm fetch LINE_TO_SMDPIN_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch LINE_TO_SMDPIN_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch LINE_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch LINE_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch LINE_TO_THRUPIN_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch LINE_TO_THRUPIN_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch LINE_TO_TESTPIN_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch LINE_TO_TESTPIN_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch LINE_TO_THRUVIA_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch LINE_TO_THRUVIA_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch BBV_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch BBV_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch LINE_TO_TESTVIA_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch LINE_TO_TESTVIA_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch LINE_TO_SHAPE_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch LINE_TO_SHAPE_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch BONDPAD_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch BONDPAD_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) cm fetch HOLE_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) Design
\i (00:39:54) cm fetch HOLE_TO_LINE_SPACING ( Design "artificiall_eye_ver00" ) "Spacing CSet"
\i (00:39:54) setwindow pcb
\i (00:39:54) generaledit 
\i (00:39:57) setwindow cmgr
\i (00:39:57) cm select ( worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" 81:Line )
\i (00:39:57) cm select ( worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" 81:Line )
\i (00:39:57) cm select ( worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" 81:Line )
\i (00:39:58) cm fetch DIFFP_MIN_SPACE ( Design "artificiall_eye_ver00" ) Design
\i (00:39:58) cm fetch DIFFP_MIN_SPACE ( Design "artificiall_eye_ver00" ) "Physical CSet"
\i (00:39:58) cm fetch DIFFP_NECK_GAP ( Design "artificiall_eye_ver00" ) Design
\i (00:39:58) cm fetch DIFFP_NECK_GAP ( Design "artificiall_eye_ver00" ) "Physical CSet"
\i (00:39:58) cm select ( frame ( workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:40:00) cm fetch ECSET_MAPPING_ERROR_MARGIN ( Design "artificiall_eye_ver00" ) Net
\i (00:40:00) cm fetch ECSET_MAPPING_ERROR ( Design "artificiall_eye_ver00" ) Net
\i (00:40:00) cm fetch DIFFP_MIN_SPACE ( Design "artificiall_eye_ver00" ) Net
\i (00:40:00) cm fetch DIFFP_MIN_SPACE ( Design "artificiall_eye_ver00" ) XNet
\i (00:40:00) cm fetch DIFFP_MIN_SPACE ( Design "artificiall_eye_ver00" ) "Electrical CSet"
\i (00:40:00) cm fetch DIFFP_MIN_SPACE ( Design "artificiall_eye_ver00" ) "Diff Pair"
\i (00:40:00) cm fetch DIFFP_MIN_SPACE ( Design "artificiall_eye_ver00" ) "Net Class"
\i (00:40:00) cm select ( frame ( workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:40:05) cm select ( frame ( workbook 55:Physical 68:Region "69:All Layers" ) )
\i (00:40:06) cm select ( frame ( workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:40:08) cm select ( frame ( workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:40:09) cm exit
\i (00:40:32) setwindow pcb
\i (00:40:32) zoom in 1 
\i (00:40:32) setwindow pcb
\i (00:40:32) zoom in 0.2918 0.7522
\i (00:40:32) trapsize 2749
\i (00:40:32) zoom in 1 
\i (00:40:32) setwindow pcb
\i (00:40:32) zoom in 0.2918 0.7522
\i (00:40:32) trapsize 1374
\i (00:40:42) setwindow form.vf_vis
\i (00:40:42) FORM vf_vis 2 all_colorvisible NO 
\i (00:40:42) FORM vf_vis 1 all_colorvisible NO 
\i (00:40:43) FORM vf_vis 4 all_colorvisible NO 
\i (00:40:43) FORM vf_vis 5 all_colorvisible NO 
\i (00:40:54) setwindow pcb
\i (00:40:54) shape add rect 
\i (00:41:07) setwindow form.mini
\i (00:41:07) FORM mini class ETCH 
\t (00:41:07) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:41:11) FORM mini subclass GROUND 
\i (00:41:18) FORM mini dyns_netname_list  
\i (00:41:21) fillin "Gnd"
\t (00:41:21) Assigning selected shape to net: GND
\i (00:41:27) setwindow pcb
\i (00:41:27) zoom in 1 
\i (00:41:27) setwindow pcb
\i (00:41:27) zoom in 0.7041 0.8347
\i (00:41:27) trapsize 687
\i (00:41:27) zoom in 1 
\i (00:41:28) setwindow pcb
\i (00:41:28) zoom in 0.7041 0.8347
\i (00:41:28) trapsize 344
\i (00:41:38) pick 1 1 
\t (00:41:38) last pick:  1.0000  1.0000
\i (00:41:49) pick 39 39 
\t (00:41:49) last pick:  39.0000  39.0000
\i (00:41:50) zoom out 1 
\i (00:41:50) setwindow pcb
\i (00:41:50) zoom out 1.4738 1.6387
\i (00:41:50) trapsize 687
\i (00:41:50) zoom out 1 
\i (00:41:50) setwindow pcb
\i (00:41:50) zoom out 1.5150 1.6386
\i (00:41:50) trapsize 1374
\i (00:41:51) zoom out 1 
\i (00:41:51) setwindow pcb
\i (00:41:51) zoom out 1.5699 1.6662
\i (00:41:51) trapsize 2749
\i (00:41:51) zoom out 1 
\i (00:41:51) setwindow pcb
\i (00:41:51) zoom out 2.3946 2.2159
\t (00:41:51) Grids are drawn 1.6000, 1.6000 apart for enhanced viewability.
\i (00:41:51) trapsize 5497
\i (00:41:53) zoom in 1 
\i (00:41:53) setwindow pcb
\i (00:41:53) zoom in 33.9484 21.5659
\t (00:41:53) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:41:53) trapsize 2749
\i (00:41:53) zoom in 1 
\i (00:41:53) setwindow pcb
\i (00:41:53) zoom in 37.5216 14.8593
\i (00:41:53) trapsize 1374
\i (00:41:55) zoom in 1 
\i (00:41:55) setwindow pcb
\i (00:41:55) zoom in 34.1958 14.0073
\i (00:41:55) trapsize 687
\i (00:41:55) zoom in 1 
\i (00:41:55) setwindow pcb
\i (00:41:55) zoom in 34.2371 13.9936
\i (00:41:55) trapsize 344
\i (00:41:57) zoom out 1 
\i (00:41:57) setwindow pcb
\i (00:41:57) zoom out 34.2165 13.9868
\i (00:41:57) trapsize 687
\i (00:41:57) zoom out 1 
\i (00:41:57) setwindow pcb
\i (00:41:57) zoom out 34.2165 13.9867
\i (00:41:57) trapsize 1374
\i (00:41:59) zoom out 1 
\i (00:41:59) setwindow pcb
\i (00:41:59) zoom out 30.8083 13.8218
\i (00:41:59) trapsize 2749
\i (00:42:01) zoom in 1 
\i (00:42:01) setwindow pcb
\i (00:42:01) zoom in 2.3879 12.2826
\i (00:42:01) trapsize 1374
\i (00:42:01) zoom out 1 
\i (00:42:01) setwindow pcb
\i (00:42:01) zoom out 2.4154 12.2826
\i (00:42:01) trapsize 2749
\i (00:42:04) pick grid 32.6499 13.4370
\t (00:42:04) last pick:  32.6000  13.4000
\i (00:42:19) setwindow form.vf_vis
\i (00:42:19) FORM vf_vis 2 all_colorvisible YES 
\i (00:42:20) FORM vf_vis 3 all_colorvisible NO 
\i (00:42:28) setwindow pcb
\i (00:42:28) prepopup 42.9296 14.2616
\i (00:42:31) done 
\i (00:42:31) generaledit 
\i (00:42:38) shape add rect 
\i (00:42:41) setwindow form.mini
\i (00:42:41) FORM mini subclass POWER 
\i (00:42:44) FORM mini dyns_netname_list  
\i (00:42:45) fillin "Vcc"
\t (00:42:45) Assigning selected shape to net: VCC
\i (00:42:50) setwindow pcb
\i (00:42:50) pick 1 1 
\t (00:42:50) last pick:  1.0000  1.0000
\i (00:42:51) roam y -96 
\i (00:42:51) roam y -96
\i (00:42:52) roam y 96 
\i (00:42:52) roam y 96
\i (00:42:55) pick 39 39 
\t (00:42:55) last pick:  39.0000  39.0000
\i (00:42:57) prepopup 13.4098 11.1531
\i (00:42:58) done 
\i (00:42:58) generaledit 
\i (00:43:07) zoom out 1 
\i (00:43:07) setwindow pcb
\i (00:43:07) zoom out 21.3257 20.4433
\t (00:43:07) Grids are drawn 1.6000, 1.6000 apart for enhanced viewability.
\i (00:43:07) trapsize 5497
\i (00:43:07) zoom in 1 
\i (00:43:07) setwindow pcb
\i (00:43:07) zoom in 11.8705 21.3229
\t (00:43:07) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:43:07) trapsize 2749
\i (00:43:08) zoom in 1 
\i (00:43:08) setwindow pcb
\i (00:43:08) zoom in 11.9805 20.8831
\i (00:43:08) trapsize 1374
\i (00:43:12) zoom out 1 
\i (00:43:12) setwindow pcb
\i (00:43:12) zoom out 13.8221 21.0755
\i (00:43:12) trapsize 2749
\i (00:43:13) save 
\i (00:43:15) fillin yes 
\i (00:43:15) generaledit 
\i (00:43:19) setwindow form.vf_vis
\i (00:43:19) FORM vf_vis 5 all_colorvisible YES 
\i (00:43:21) FORM vf_vis 3 all_colorvisible YES 
\i (00:43:22) FORM vf_vis 4 all_colorvisible YES 
\i (00:43:23) FORM vf_vis 1 all_colorvisible YES 
\i (00:43:31) setwindow pcb
\i (00:43:31) exit 
\t (00:43:31)     Journal end - Mon May 21 17:36:46 2018
