INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
