Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 08 12:35:57 2017
| Host         : charlton running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    25 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   | vga/VGA_red0       |                4 |              6 |
|  clk_IBUF_BUFG | vga/v_counter[9]_i_1_n_0          | reset_IBUF         |                5 |             10 |
|  clk_IBUF_BUFG |                                   |                    |               10 |             11 |
|  clk_IBUF_BUFG |                                   | reset_IBUF         |               11 |             33 |
|  clk_IBUF_BUFG | cm/s_red[1]_i_1_n_0               | reset_IBUF         |               12 |             53 |
|  clk_IBUF_BUFG | vga/pix_read_addr_rep[18]_i_2_n_0 | vga/pix_read_addr0 |               17 |             70 |
+----------------+-----------------------------------+--------------------+------------------+----------------+


