// Seed: 2587117344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_5;
  logic id_6;
  type_17(
      1, 1'b0, 1
  );
  logic id_7, id_8, id_9, id_10;
  generate
    genvar id_11;
    if (id_2) begin : id_12
      defparam id_13.id_14 = id_2;
    end
  endgenerate
endmodule
