// Seed: 3290710635
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    output tri id_5,
    output wire id_6,
    input uwire id_7,
    output wire id_8,
    output tri id_9,
    output tri0 id_10,
    output tri id_11,
    output uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17,
    input wor id_18,
    input wor id_19,
    input tri id_20,
    input uwire id_21,
    input tri0 id_22,
    input wor id_23,
    input tri1 id_24,
    output supply1 void id_25,
    output uwire id_26,
    input wor id_27,
    input wor id_28
);
  wire id_30;
  wire id_31;
  wand id_32, id_33 = id_17, id_34;
  assign id_11 = ~1;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wor   id_5,
    input  wand  id_6,
    output uwire id_7
);
  module_0(
      id_1,
      id_0,
      id_6,
      id_0,
      id_6,
      id_4,
      id_5,
      id_6,
      id_7,
      id_5,
      id_4,
      id_7,
      id_5,
      id_3,
      id_2,
      id_6,
      id_0,
      id_3,
      id_3,
      id_6,
      id_0,
      id_3,
      id_1,
      id_6,
      id_0,
      id_7,
      id_4,
      id_1,
      id_0
  );
endmodule
