Warning (10273): Verilog HDL warning at sdr.v(971): extended using "x" or "z" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v Line: 971
Warning (10273): Verilog HDL warning at sdr.v(974): extended using "x" or "z" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v Line: 974
Warning (10268): Verilog HDL information at sdr.v(187): always construct contains both blocking and non-blocking assignments File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v Line: 187
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at sdram_sdram_controller_test_component.v(236): extended using "x" or "z" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v Line: 236
Warning (10273): Verilog HDL warning at sdram_sdram_controller_test_component.v(237): extended using "x" or "z" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v Line: 237
