{"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines_imported"]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines_Imported\/documentation\/VHDLMachines_Imported"},"hierarchy":{"paths":[[]]},"sections":[],"metadata":{"title":"VHDLMachines_Imported","symbolKind":"module","modules":[{"name":"VHDLMachines_Imported"}],"role":"collection","roleHeading":"Framework","externalID":"VHDLMachines_Imported"},"references":{"doc://VHDLMachines_Imported/documentation/VHDLMachines_Imported":{"title":"VHDLMachines_Imported","identifier":"doc:\/\/VHDLMachines_Imported\/documentation\/VHDLMachines_Imported","type":"topic","role":"collection","kind":"symbol","url":"\/documentation\/vhdlmachines_imported","abstract":[]}}}