// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package I3CCSR_pkg;

    localparam I3CCSR_DATA_WIDTH = 32;
    localparam I3CCSR_MIN_ADDR_WIDTH = 12;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__HC_CONTROL__RESUME__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__HC_CONTROL__BUS_ENABLE__in_t;

    typedef struct {
        I3CCSR__I3CBase__HC_CONTROL__RESUME__in_t RESUME;
        I3CCSR__I3CBase__HC_CONTROL__BUS_ENABLE__in_t BUS_ENABLE;
    } I3CCSR__I3CBase__HC_CONTROL__in_t;

    typedef struct {
        logic [6:0] next;
        logic we;
    } I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID__in_t;

    typedef struct {
        I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR__in_t DYNAMIC_ADDR;
        I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID__in_t DYNAMIC_ADDR_VALID;
    } I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__RESET_CONTROL__SOFT_RST__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__RESET_CONTROL__CMD_QUEUE_RST__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__RESET_CONTROL__RESP_QUEUE_RST__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__RESET_CONTROL__TX_FIFO_RST__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__RESET_CONTROL__RX_FIFO_RST__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__RESET_CONTROL__IBI_QUEUE_RST__in_t;

    typedef struct {
        I3CCSR__I3CBase__RESET_CONTROL__SOFT_RST__in_t SOFT_RST;
        I3CCSR__I3CBase__RESET_CONTROL__CMD_QUEUE_RST__in_t CMD_QUEUE_RST;
        I3CCSR__I3CBase__RESET_CONTROL__RESP_QUEUE_RST__in_t RESP_QUEUE_RST;
        I3CCSR__I3CBase__RESET_CONTROL__TX_FIFO_RST__in_t TX_FIFO_RST;
        I3CCSR__I3CBase__RESET_CONTROL__RX_FIFO_RST__in_t RX_FIFO_RST;
        I3CCSR__I3CBase__RESET_CONTROL__IBI_QUEUE_RST__in_t IBI_QUEUE_RST;
    } I3CCSR__I3CBase__RESET_CONTROL__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3CBase__PRESENT_STATE__AC_CURRENT_OWN__in_t;

    typedef struct {
        I3CCSR__I3CBase__PRESENT_STATE__AC_CURRENT_OWN__in_t AC_CURRENT_OWN;
    } I3CCSR__I3CBase__PRESENT_STATE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3CBase__INTR_STATUS__HC_INTERNAL_ERR_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3CBase__INTR_STATUS__HC_SEQ_CANCEL_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3CBase__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3CBase__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3CBase__INTR_STATUS__SCHED_CMD_MISSED_TICK_STAT__in_t;

    typedef struct {
        I3CCSR__I3CBase__INTR_STATUS__HC_INTERNAL_ERR_STAT__in_t HC_INTERNAL_ERR_STAT;
        I3CCSR__I3CBase__INTR_STATUS__HC_SEQ_CANCEL_STAT__in_t HC_SEQ_CANCEL_STAT;
        I3CCSR__I3CBase__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_STAT__in_t HC_WARN_CMD_SEQ_STALL_STAT;
        I3CCSR__I3CBase__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_STAT__in_t HC_ERR_CMD_SEQ_TIMEOUT_STAT;
        I3CCSR__I3CBase__INTR_STATUS__SCHED_CMD_MISSED_TICK_STAT__in_t SCHED_CMD_MISSED_TICK_STAT;
    } I3CCSR__I3CBase__INTR_STATUS__in_t;

    typedef struct {
        logic [4:0] next;
        logic we;
    } I3CCSR__I3CBase__DCT_SECTION_OFFSET__TABLE_INDEX__in_t;

    typedef struct {
        I3CCSR__I3CBase__DCT_SECTION_OFFSET__TABLE_INDEX__in_t TABLE_INDEX;
    } I3CCSR__I3CBase__DCT_SECTION_OFFSET__in_t;

    typedef struct {
        logic next;
        logic we;
    } I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON__in_t;

    typedef struct {
        I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON__in_t IBI_DATA_ABORT_MON;
    } I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__in_t;

    typedef struct {
        I3CCSR__I3CBase__HC_CONTROL__in_t HC_CONTROL;
        I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__in_t CONTROLLER_DEVICE_ADDR;
        I3CCSR__I3CBase__RESET_CONTROL__in_t RESET_CONTROL;
        I3CCSR__I3CBase__PRESENT_STATE__in_t PRESENT_STATE;
        I3CCSR__I3CBase__INTR_STATUS__in_t INTR_STATUS;
        I3CCSR__I3CBase__DCT_SECTION_OFFSET__in_t DCT_SECTION_OFFSET;
        I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__in_t IBI_DATA_ABORT_CTRL;
    } I3CCSR__I3CBase__in_t;

    typedef struct {
        logic wr_ack;
    } I3CCSR__PIOControl__COMMAND_PORT__in_t;

    typedef struct packed {
        logic RESPONSE_DATA;
        logic [30:0] _reserved_31_1;
    } I3CCSR__PIOControl__RESPONSE_PORT__fields__in_t;

    typedef struct {
        logic rd_ack;
        I3CCSR__PIOControl__RESPONSE_PORT__fields__in_t rd_data;
    } I3CCSR__PIOControl__RESPONSE_PORT__in_t;

    typedef struct packed {
        logic [31:0] RX_DATA;
    } I3CCSR__PIOControl__XFER_DATA_PORT__fields__in_t;

    typedef struct {
        logic rd_ack;
        I3CCSR__PIOControl__XFER_DATA_PORT__fields__in_t rd_data;
        logic wr_ack;
    } I3CCSR__PIOControl__XFER_DATA_PORT__in_t;

    typedef struct packed {
        logic IBI_DATA;
        logic [30:0] _reserved_31_1;
    } I3CCSR__PIOControl__IBI_PORT__fields__in_t;

    typedef struct {
        logic rd_ack;
        I3CCSR__PIOControl__IBI_PORT__fields__in_t rd_data;
    } I3CCSR__PIOControl__IBI_PORT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__TX_THLD_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__RX_THLD_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__IBI_STATUS_THLD_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__CMD_QUEUE_READY_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__RESP_READY_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__TRANSFER_ABORT_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__TRANSFER_ERR_STAT__in_t;

    typedef struct {
        I3CCSR__PIOControl__PIO_INTR_STATUS__TX_THLD_STAT__in_t TX_THLD_STAT;
        I3CCSR__PIOControl__PIO_INTR_STATUS__RX_THLD_STAT__in_t RX_THLD_STAT;
        I3CCSR__PIOControl__PIO_INTR_STATUS__IBI_STATUS_THLD_STAT__in_t IBI_STATUS_THLD_STAT;
        I3CCSR__PIOControl__PIO_INTR_STATUS__CMD_QUEUE_READY_STAT__in_t CMD_QUEUE_READY_STAT;
        I3CCSR__PIOControl__PIO_INTR_STATUS__RESP_READY_STAT__in_t RESP_READY_STAT;
        I3CCSR__PIOControl__PIO_INTR_STATUS__TRANSFER_ABORT_STAT__in_t TRANSFER_ABORT_STAT;
        I3CCSR__PIOControl__PIO_INTR_STATUS__TRANSFER_ERR_STAT__in_t TRANSFER_ERR_STAT;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__in_t;

    typedef struct {
        I3CCSR__PIOControl__COMMAND_PORT__in_t COMMAND_PORT;
        I3CCSR__PIOControl__RESPONSE_PORT__in_t RESPONSE_PORT;
        I3CCSR__PIOControl__XFER_DATA_PORT__in_t XFER_DATA_PORT;
        I3CCSR__PIOControl__IBI_PORT__in_t IBI_PORT;
        I3CCSR__PIOControl__PIO_INTR_STATUS__in_t PIO_INTR_STATUS;
    } I3CCSR__PIOControl__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__in_t PROT_CAP_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__in_t PROT_CAP_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__in_t PROT_CAP_2;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__in_t PROT_CAP_3;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__in_t DEVICE_ID_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__in_t DEVICE_ID_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__in_t DEVICE_ID_2;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__in_t DEVICE_ID_3;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__in_t DEVICE_ID_4;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__in_t DEVICE_ID_5;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__in_t DEVICE_ID_6;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__in_t DEVICE_STATUS_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__in_t DEVICE_STATUS_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__in_t DEVICE_RESET;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__in_t RECOVERY_CTRL;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__in_t RECOVERY_STATUS;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__in_t HW_STATUS;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__in_t INDIRECT_FIFO_CTRL_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__in_t INDIRECT_FIFO_CTRL_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__in_t INDIRECT_FIFO_STATUS_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__in_t INDIRECT_FIFO_STATUS_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__in_t INDIRECT_FIFO_STATUS_2;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__in_t INDIRECT_FIFO_STATUS_3;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__in_t INDIRECT_FIFO_STATUS_4;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__in_t INDIRECT_FIFO_STATUS_5;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__in_t INDIRECT_FIFO_DATA;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PENDING_RX_NACK__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DELAY_NACK__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__ACR_FSM_OP_SELECT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PRIME_ACCEPT_GETACCCR__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__CR_REQUEST_SEND__in_t;

    typedef struct {
        logic [2:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__BAST_CCC_IBI_RING__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__TARGET_XACT_ENABLE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETAASA_ENABLE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETDASA_ENABLE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__RSTACT_DEFBYTE_02__in_t;

    typedef struct {
        logic [1:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PENDING_RX_NACK__in_t PENDING_RX_NACK;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DELAY_NACK__in_t HANDOFF_DELAY_NACK;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__ACR_FSM_OP_SELECT__in_t ACR_FSM_OP_SELECT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PRIME_ACCEPT_GETACCCR__in_t PRIME_ACCEPT_GETACCCR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP__in_t HANDOFF_DEEP_SLEEP;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__CR_REQUEST_SEND__in_t CR_REQUEST_SEND;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__BAST_CCC_IBI_RING__in_t BAST_CCC_IBI_RING;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__TARGET_XACT_ENABLE__in_t TARGET_XACT_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETAASA_ENABLE__in_t DAA_SETAASA_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETDASA_ENABLE__in_t DAA_SETDASA_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE__in_t DAA_ENTDAA_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__RSTACT_DEFBYTE_02__in_t RSTACT_DEFBYTE_02;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT__in_t STBY_CR_ENABLE_INIT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__in_t;

    typedef struct {
        logic [6:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID__in_t;

    typedef struct {
        logic [6:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR__in_t STATIC_ADDR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID__in_t STATIC_ADDR_VALID;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR__in_t DYNAMIC_ADDR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID__in_t DYNAMIC_ADDR_VALID;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT__in_t SIMPLE_CRR_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT__in_t TARGET_XACT_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT__in_t DAA_SETAASA_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT__in_t DAA_SETDASA_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT__in_t DAA_ENTDAA_SUPPORT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0____rsvd__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0____rsvd__in_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__AC_CURRENT_OWN__in_t;

    typedef struct {
        logic [2:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__SIMPLE_CRR_STATUS__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__HJ_REQ_STATUS__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__AC_CURRENT_OWN__in_t AC_CURRENT_OWN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__SIMPLE_CRR_STATUS__in_t SIMPLE_CRR_STATUS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__HJ_REQ_STATUS__in_t HJ_REQ_STATUS;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__in_t;

    typedef struct {
        logic [14:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__PID_HI__in_t;

    typedef struct {
        logic [7:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__DCR__in_t;

    typedef struct {
        logic [4:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_VAR__in_t;

    typedef struct {
        logic [2:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_FIXED__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__PID_HI__in_t PID_HI;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__DCR__in_t DCR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_VAR__in_t BCR_VAR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_FIXED__in_t BCR_FIXED;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__PID_LO__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__PID_LO__in_t PID_LO;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_REMAIN_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_PRIMED_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_FAIL_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_M3_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CRR_RESPONSE_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_DYN_ADDR_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_NACKED_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_OK_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_ERR_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_PARAM_MODIFIED_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_UNHANDLED_NACK_STAT__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_FATAL_RSTDAA_ERR_STAT__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_REMAIN_STAT__in_t ACR_HANDOFF_OK_REMAIN_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_PRIMED_STAT__in_t ACR_HANDOFF_OK_PRIMED_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_FAIL_STAT__in_t ACR_HANDOFF_ERR_FAIL_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_M3_STAT__in_t ACR_HANDOFF_ERR_M3_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CRR_RESPONSE_STAT__in_t CRR_RESPONSE_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_DYN_ADDR_STAT__in_t STBY_CR_DYN_ADDR_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_NACKED_STAT__in_t STBY_CR_ACCEPT_NACKED_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_OK_STAT__in_t STBY_CR_ACCEPT_OK_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_ERR_STAT__in_t STBY_CR_ACCEPT_ERR_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT__in_t STBY_CR_OP_RSTACT_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_PARAM_MODIFIED_STAT__in_t CCC_PARAM_MODIFIED_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_UNHANDLED_NACK_STAT__in_t CCC_UNHANDLED_NACK_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_FATAL_RSTDAA_ERR_STAT__in_t CCC_FATAL_RSTDAA_ERR_STAT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1____rsvd__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1____rsvd__in_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_REMAIN_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_PRIMED_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_FAIL_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_M3_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CRR_RESPONSE_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_DYN_ADDR_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_NACKED_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_OK_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_ERR_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_PARAM_MODIFIED_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_UNHANDLED_NACK_SIGNAL_EN__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_FATAL_RSTDAA_ERR_SIGNAL_EN__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_REMAIN_SIGNAL_EN__in_t ACR_HANDOFF_OK_REMAIN_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_PRIMED_SIGNAL_EN__in_t ACR_HANDOFF_OK_PRIMED_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_FAIL_SIGNAL_EN__in_t ACR_HANDOFF_ERR_FAIL_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_M3_SIGNAL_EN__in_t ACR_HANDOFF_ERR_M3_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CRR_RESPONSE_SIGNAL_EN__in_t CRR_RESPONSE_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_DYN_ADDR_SIGNAL_EN__in_t STBY_CR_DYN_ADDR_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_NACKED_SIGNAL_EN__in_t STBY_CR_ACCEPT_NACKED_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_OK_SIGNAL_EN__in_t STBY_CR_ACCEPT_OK_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_ERR_SIGNAL_EN__in_t STBY_CR_ACCEPT_ERR_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN__in_t STBY_CR_OP_RSTACT_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_PARAM_MODIFIED_SIGNAL_EN__in_t CCC_PARAM_MODIFIED_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_UNHANDLED_NACK_SIGNAL_EN__in_t CCC_UNHANDLED_NACK_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_FATAL_RSTDAA_ERR_SIGNAL_EN__in_t CCC_FATAL_RSTDAA_ERR_SIGNAL_EN;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CRR_RESPONSE_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_DYN_ADDR_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_NACKED_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_OK_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_ERR_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_OP_RSTACT_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_PARAM_MODIFIED_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_UNHANDLED_NACK_FORCE__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_FATAL_RSTDAA_ERR_FORCE__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CRR_RESPONSE_FORCE__in_t CRR_RESPONSE_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_DYN_ADDR_FORCE__in_t STBY_CR_DYN_ADDR_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_NACKED_FORCE__in_t STBY_CR_ACCEPT_NACKED_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_OK_FORCE__in_t STBY_CR_ACCEPT_OK_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_ERR_FORCE__in_t STBY_CR_ACCEPT_ERR_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_OP_RSTACT_FORCE__in_t STBY_CR_OP_RSTACT_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_PARAM_MODIFIED_FORCE__in_t CCC_PARAM_MODIFIED_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_UNHANDLED_NACK_FORCE__in_t CCC_UNHANDLED_NACK_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_FATAL_RSTDAA_ERR_FORCE__in_t CCC_FATAL_RSTDAA_ERR_FORCE;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__in_t;

    typedef struct {
        logic [2:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP1_BUS_CONFIG__in_t;

    typedef struct {
        logic [3:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP2_DEV_INTERACT__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP1_BUS_CONFIG__in_t F2_CRCAP1_BUS_CONFIG;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP2_DEV_INTERACT__in_t F2_CRCAP2_DEV_INTERACT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__in_t;

    typedef struct {
        logic [7:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION__in_t;

    typedef struct {
        logic [7:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL__in_t;

    typedef struct {
        logic [7:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET__in_t;

    typedef struct {
        logic next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION__in_t RST_ACTION;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL__in_t RESET_TIME_PERIPHERAL;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET__in_t RESET_TIME_TARGET;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR__in_t RESET_DYNAMIC_ADDR;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2____rsvd__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2____rsvd__in_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3____rsvd__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3____rsvd__in_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3__in_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__in_t STBY_CR_CONTROL;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__in_t STBY_CR_DEVICE_ADDR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__in_t STBY_CR_CAPABILITIES;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0__in_t __rsvd_0;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__in_t STBY_CR_STATUS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__in_t STBY_CR_DEVICE_CHAR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__in_t STBY_CR_DEVICE_PID_LO;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__in_t STBY_CR_INTR_STATUS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1__in_t __rsvd_1;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__in_t STBY_CR_INTR_SIGNAL_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__in_t STBY_CR_INTR_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__in_t STBY_CR_CCC_CONFIG_GETCAPS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__in_t STBY_CR_CCC_CONFIG_RSTACT_PARAMS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2__in_t __rsvd_2;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3__in_t __rsvd_3;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__TTI_RX_DESCRIPTOR__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__TTI_RX_DESCRIPTOR__in_t TTI_RX_DESCRIPTOR;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__TTI_RX_DATA__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__TTI_RX_DATA__in_t TTI_RX_DATA;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__TTI_TX_DESCRIPTOR__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__TTI_TX_DESCRIPTOR__in_t TTI_TX_DESCRIPTOR;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__TTI_TX_DATA__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__TTI_TX_DATA__in_t TTI_TX_DATA;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__in_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__in_t TTI_CONTROL;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__in_t TTI_STATUS;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__in_t TTI_INTERRUPT_STATUS;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__in_t TTI_INTERRUPT_ENABLE;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__in_t TTI_INTERRUPT_FORCE;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__in_t TTI_RX_DESCRIPTOR_QUEUE_PORT;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__in_t TTI_RX_DATA_PORT;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__in_t TTI_TX_DESCRIPTOR_QUEUE_PORT;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__in_t TTI_TX_DATA_PORT;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__in_t;

    typedef struct {
        logic [31:0] next;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__PLACEHOLDER__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__PLACEHOLDER__in_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__in_t SOC_MGMT_CONTROL;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__in_t SOC_MGMT_STATUS;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__in_t SOC_MGMT_RSVD_0;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__in_t SOC_MGMT_RSVD_1;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__in_t SOC_MGMT_RSVD_2;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__in_t SOC_MGMT_RSVD_3;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__in_t SOC_MGMT_FEATURE_0;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__in_t SOC_MGMT_FEATURE_1;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__in_t SOC_MGMT_FEATURE_2;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__in_t SOC_MGMT_FEATURE_3;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__in_t SOC_MGMT_FEATURE_4;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__in_t SOC_MGMT_FEATURE_5;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__in_t SOC_MGMT_FEATURE_6;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__in_t SOC_MGMT_FEATURE_7;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__in_t SOC_MGMT_FEATURE_8;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__in_t SOC_MGMT_FEATURE_9;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__in_t SOC_MGMT_FEATURE_10;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__in_t SOC_MGMT_FEATURE_11;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__in_t SOC_MGMT_FEATURE_12;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__in_t SOC_MGMT_FEATURE_13;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__in_t SOC_MGMT_FEATURE_14;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__in_t SOC_MGMT_FEATURE_15;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__in_t;

    typedef struct {
        logic [1:0] next;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__OPERATION_MODE__in_t;

    typedef struct {
        I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__OPERATION_MODE__in_t OPERATION_MODE;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__in_t;

    typedef struct {
        I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__in_t CONTROLLER_CONFIG;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__in_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__in_t SecureFirmwareRecoveryInterfaceRegisters;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__in_t StandbyControllerModeRegisters;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__in_t TargetTransactionInterfaceRegisters;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__in_t SoCManagementInterfaceRegisters;
        I3CCSR__I3C_EC__ControllerConfigRegisters__in_t ControllerConfigRegisters;
    } I3CCSR__I3C_EC__in_t;

    typedef struct {
        logic rd_ack;
        logic [31:0] rd_data;
        logic wr_ack;
    } I3CCSR__DAT__in_t;

    typedef struct {
        logic rd_ack;
        logic [31:0] rd_data;
        logic wr_ack;
    } I3CCSR__DCT__in_t;

    typedef struct {
        logic rst_ni;
        I3CCSR__I3CBase__in_t I3CBase;
        I3CCSR__PIOControl__in_t PIOControl;
        I3CCSR__I3C_EC__in_t I3C_EC;
        I3CCSR__DAT__in_t DAT;
        I3CCSR__DCT__in_t DCT;
    } I3CCSR__in_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__HC_CONTROL__IBA_INCLUDE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__HC_CONTROL__I2C_DEV_PRESENT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__HC_CONTROL__HOT_JOIN_CTRL__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__HC_CONTROL__ABORT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__HC_CONTROL__RESUME__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__HC_CONTROL__BUS_ENABLE__out_t;

    typedef struct {
        I3CCSR__I3CBase__HC_CONTROL__IBA_INCLUDE__out_t IBA_INCLUDE;
        I3CCSR__I3CBase__HC_CONTROL__I2C_DEV_PRESENT__out_t I2C_DEV_PRESENT;
        I3CCSR__I3CBase__HC_CONTROL__HOT_JOIN_CTRL__out_t HOT_JOIN_CTRL;
        I3CCSR__I3CBase__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT__out_t HALT_ON_CMD_SEQ_TIMEOUT;
        I3CCSR__I3CBase__HC_CONTROL__ABORT__out_t ABORT;
        I3CCSR__I3CBase__HC_CONTROL__RESUME__out_t RESUME;
        I3CCSR__I3CBase__HC_CONTROL__BUS_ENABLE__out_t BUS_ENABLE;
    } I3CCSR__I3CBase__HC_CONTROL__out_t;

    typedef struct {
        logic [6:0] value;
    } I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID__out_t;

    typedef struct {
        I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR__out_t DYNAMIC_ADDR;
        I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID__out_t DYNAMIC_ADDR_VALID;
    } I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__RESET_CONTROL__SOFT_RST__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__RESET_CONTROL__CMD_QUEUE_RST__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__RESET_CONTROL__RESP_QUEUE_RST__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__RESET_CONTROL__TX_FIFO_RST__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__RESET_CONTROL__RX_FIFO_RST__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__RESET_CONTROL__IBI_QUEUE_RST__out_t;

    typedef struct {
        I3CCSR__I3CBase__RESET_CONTROL__SOFT_RST__out_t SOFT_RST;
        I3CCSR__I3CBase__RESET_CONTROL__CMD_QUEUE_RST__out_t CMD_QUEUE_RST;
        I3CCSR__I3CBase__RESET_CONTROL__RESP_QUEUE_RST__out_t RESP_QUEUE_RST;
        I3CCSR__I3CBase__RESET_CONTROL__TX_FIFO_RST__out_t TX_FIFO_RST;
        I3CCSR__I3CBase__RESET_CONTROL__RX_FIFO_RST__out_t RX_FIFO_RST;
        I3CCSR__I3CBase__RESET_CONTROL__IBI_QUEUE_RST__out_t IBI_QUEUE_RST;
    } I3CCSR__I3CBase__RESET_CONTROL__out_t;

    typedef struct {
        logic intr;
    } I3CCSR__I3CBase__INTR_STATUS__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN__out_t;

    typedef struct {
        I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN__out_t HC_INTERNAL_ERR_STAT_EN;
        I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN__out_t HC_SEQ_CANCEL_STAT_EN;
        I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN__out_t HC_WARN_CMD_SEQ_STALL_STAT_EN;
        I3CCSR__I3CBase__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN__out_t HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN;
        I3CCSR__I3CBase__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN__out_t SCHED_CMD_MISSED_TICK_STAT_EN;
    } I3CCSR__I3CBase__INTR_STATUS_ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN__out_t;

    typedef struct {
        I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN__out_t HC_INTERNAL_ERR_SIGNAL_EN;
        I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN__out_t HC_SEQ_CANCEL_SIGNAL_EN;
        I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN__out_t HC_WARN_CMD_SEQ_STALL_SIGNAL_EN;
        I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN__out_t HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN;
        I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN__out_t SCHED_CMD_MISSED_TICK_SIGNAL_EN;
    } I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_FORCE__HC_INTERNAL_ERR_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_FORCE__HC_SEQ_CANCEL_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE__out_t;

    typedef struct {
        I3CCSR__I3CBase__INTR_FORCE__HC_INTERNAL_ERR_FORCE__out_t HC_INTERNAL_ERR_FORCE;
        I3CCSR__I3CBase__INTR_FORCE__HC_SEQ_CANCEL_FORCE__out_t HC_SEQ_CANCEL_FORCE;
        I3CCSR__I3CBase__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE__out_t HC_WARN_CMD_SEQ_STALL_FORCE;
        I3CCSR__I3CBase__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE__out_t HC_ERR_CMD_SEQ_TIMEOUT_FORCE;
        I3CCSR__I3CBase__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE__out_t SCHED_CMD_MISSED_TICK_FORCE;
    } I3CCSR__I3CBase__INTR_FORCE__out_t;

    typedef struct {
        logic [4:0] value;
    } I3CCSR__I3CBase__DCT_SECTION_OFFSET__TABLE_INDEX__out_t;

    typedef struct {
        I3CCSR__I3CBase__DCT_SECTION_OFFSET__TABLE_INDEX__out_t TABLE_INDEX;
    } I3CCSR__I3CBase__DCT_SECTION_OFFSET__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED__out_t;

    typedef struct {
        I3CCSR__I3CBase__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED__out_t NOTIFY_HJ_REJECTED;
        I3CCSR__I3CBase__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED__out_t NOTIFY_CRR_REJECTED;
        I3CCSR__I3CBase__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED__out_t NOTIFY_IBI_REJECTED;
    } I3CCSR__I3CBase__IBI_NOTIFY_CTRL__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID__out_t;

    typedef struct {
        logic [1:0] value;
    } I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON__out_t;

    typedef struct {
        I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID__out_t MATCH_IBI_ID;
        I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS__out_t AFTER_N_CHUNKS;
        I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE__out_t MATCH_STATUS_TYPE;
        I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON__out_t IBI_DATA_ABORT_MON;
    } I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__DEV_CTX_BASE_LO__BASE_LO__out_t;

    typedef struct {
        I3CCSR__I3CBase__DEV_CTX_BASE_LO__BASE_LO__out_t BASE_LO;
    } I3CCSR__I3CBase__DEV_CTX_BASE_LO__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3CBase__DEV_CTX_BASE_HI__BASE_HI__out_t;

    typedef struct {
        I3CCSR__I3CBase__DEV_CTX_BASE_HI__BASE_HI__out_t BASE_HI;
    } I3CCSR__I3CBase__DEV_CTX_BASE_HI__out_t;

    typedef struct {
        I3CCSR__I3CBase__HC_CONTROL__out_t HC_CONTROL;
        I3CCSR__I3CBase__CONTROLLER_DEVICE_ADDR__out_t CONTROLLER_DEVICE_ADDR;
        I3CCSR__I3CBase__RESET_CONTROL__out_t RESET_CONTROL;
        I3CCSR__I3CBase__INTR_STATUS__out_t INTR_STATUS;
        I3CCSR__I3CBase__INTR_STATUS_ENABLE__out_t INTR_STATUS_ENABLE;
        I3CCSR__I3CBase__INTR_SIGNAL_ENABLE__out_t INTR_SIGNAL_ENABLE;
        I3CCSR__I3CBase__INTR_FORCE__out_t INTR_FORCE;
        I3CCSR__I3CBase__DCT_SECTION_OFFSET__out_t DCT_SECTION_OFFSET;
        I3CCSR__I3CBase__IBI_NOTIFY_CTRL__out_t IBI_NOTIFY_CTRL;
        I3CCSR__I3CBase__IBI_DATA_ABORT_CTRL__out_t IBI_DATA_ABORT_CTRL;
        I3CCSR__I3CBase__DEV_CTX_BASE_LO__out_t DEV_CTX_BASE_LO;
        I3CCSR__I3CBase__DEV_CTX_BASE_HI__out_t DEV_CTX_BASE_HI;
    } I3CCSR__I3CBase__out_t;

    typedef struct packed {
        logic COMMAND_DATA;
        logic [30:0] _reserved_31_1;
    } I3CCSR__PIOControl__COMMAND_PORT__fields__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
        I3CCSR__PIOControl__COMMAND_PORT__fields__out_t wr_data;
        I3CCSR__PIOControl__COMMAND_PORT__fields__out_t wr_biten;
    } I3CCSR__PIOControl__COMMAND_PORT__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } I3CCSR__PIOControl__RESPONSE_PORT__out_t;

    typedef struct packed {
        logic [31:0] TX_DATA;
    } I3CCSR__PIOControl__XFER_DATA_PORT__fields__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
        I3CCSR__PIOControl__XFER_DATA_PORT__fields__out_t wr_data;
        I3CCSR__PIOControl__XFER_DATA_PORT__fields__out_t wr_biten;
    } I3CCSR__PIOControl__XFER_DATA_PORT__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } I3CCSR__PIOControl__IBI_PORT__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__PIOControl__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__PIOControl__QUEUE_THLD_CTRL__RESP_BUF_THLD__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__PIOControl__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__PIOControl__QUEUE_THLD_CTRL__IBI_STATUS_THLD__out_t;

    typedef struct {
        I3CCSR__PIOControl__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD__out_t CMD_EMPTY_BUF_THLD;
        I3CCSR__PIOControl__QUEUE_THLD_CTRL__RESP_BUF_THLD__out_t RESP_BUF_THLD;
        I3CCSR__PIOControl__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE__out_t IBI_DATA_SEGMENT_SIZE;
        I3CCSR__PIOControl__QUEUE_THLD_CTRL__IBI_STATUS_THLD__out_t IBI_STATUS_THLD;
    } I3CCSR__PIOControl__QUEUE_THLD_CTRL__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__TX_START_THLD__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__RX_START_THLD__out_t;

    typedef struct {
        I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD__out_t TX_BUF_THLD;
        I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD__out_t RX_BUF_THLD;
        I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__TX_START_THLD__out_t TX_START_THLD;
        I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__RX_START_THLD__out_t RX_START_THLD;
    } I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__out_t;

    typedef struct {
        logic intr;
    } I3CCSR__PIOControl__PIO_INTR_STATUS__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__TX_THLD_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__RX_THLD_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__IBI_THLD_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__RESP_READY_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__TRANSFER_ERR_FORCE__out_t;

    typedef struct {
        I3CCSR__PIOControl__PIO_INTR_FORCE__TX_THLD_FORCE__out_t TX_THLD_FORCE;
        I3CCSR__PIOControl__PIO_INTR_FORCE__RX_THLD_FORCE__out_t RX_THLD_FORCE;
        I3CCSR__PIOControl__PIO_INTR_FORCE__IBI_THLD_FORCE__out_t IBI_THLD_FORCE;
        I3CCSR__PIOControl__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE__out_t CMD_QUEUE_READY_FORCE;
        I3CCSR__PIOControl__PIO_INTR_FORCE__RESP_READY_FORCE__out_t RESP_READY_FORCE;
        I3CCSR__PIOControl__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE__out_t TRANSFER_ABORT_FORCE;
        I3CCSR__PIOControl__PIO_INTR_FORCE__TRANSFER_ERR_FORCE__out_t TRANSFER_ERR_FORCE;
    } I3CCSR__PIOControl__PIO_INTR_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_CONTROL__ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_CONTROL__RS__out_t;

    typedef struct {
        logic value;
    } I3CCSR__PIOControl__PIO_CONTROL__ABORT__out_t;

    typedef struct {
        I3CCSR__PIOControl__PIO_CONTROL__ENABLE__out_t ENABLE;
        I3CCSR__PIOControl__PIO_CONTROL__RS__out_t RS;
        I3CCSR__PIOControl__PIO_CONTROL__ABORT__out_t ABORT;
    } I3CCSR__PIOControl__PIO_CONTROL__out_t;

    typedef struct {
        I3CCSR__PIOControl__COMMAND_PORT__out_t COMMAND_PORT;
        I3CCSR__PIOControl__RESPONSE_PORT__out_t RESPONSE_PORT;
        I3CCSR__PIOControl__XFER_DATA_PORT__out_t XFER_DATA_PORT;
        I3CCSR__PIOControl__IBI_PORT__out_t IBI_PORT;
        I3CCSR__PIOControl__QUEUE_THLD_CTRL__out_t QUEUE_THLD_CTRL;
        I3CCSR__PIOControl__DATA_BUFFER_THLD_CTRL__out_t DATA_BUFFER_THLD_CTRL;
        I3CCSR__PIOControl__PIO_INTR_STATUS__out_t PIO_INTR_STATUS;
        I3CCSR__PIOControl__PIO_INTR_FORCE__out_t PIO_INTR_FORCE;
        I3CCSR__PIOControl__PIO_CONTROL__out_t PIO_CONTROL;
    } I3CCSR__PIOControl__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__EXTCAP_HEADER__CAP_ID__out_t;

    typedef struct {
        logic [15:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__EXTCAP_HEADER__CAP_ID__out_t CAP_ID;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t CAP_LENGTH;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__EXTCAP_HEADER__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__EXTCAP_HEADER__out_t EXTCAP_HEADER;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_0__out_t PROT_CAP_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_1__out_t PROT_CAP_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_2__out_t PROT_CAP_2;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__PROT_CAP_3__out_t PROT_CAP_3;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_0__out_t DEVICE_ID_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_1__out_t DEVICE_ID_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_2__out_t DEVICE_ID_2;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_3__out_t DEVICE_ID_3;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_4__out_t DEVICE_ID_4;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_5__out_t DEVICE_ID_5;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_ID_6__out_t DEVICE_ID_6;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_0__out_t DEVICE_STATUS_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_STATUS_1__out_t DEVICE_STATUS_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__DEVICE_RESET__out_t DEVICE_RESET;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_CTRL__out_t RECOVERY_CTRL;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__RECOVERY_STATUS__out_t RECOVERY_STATUS;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__HW_STATUS__out_t HW_STATUS;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_0__out_t INDIRECT_FIFO_CTRL_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_CTRL_1__out_t INDIRECT_FIFO_CTRL_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_0__out_t INDIRECT_FIFO_STATUS_0;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_1__out_t INDIRECT_FIFO_STATUS_1;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_2__out_t INDIRECT_FIFO_STATUS_2;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_3__out_t INDIRECT_FIFO_STATUS_3;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_4__out_t INDIRECT_FIFO_STATUS_4;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_STATUS_5__out_t INDIRECT_FIFO_STATUS_5;
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__INDIRECT_FIFO_DATA__out_t INDIRECT_FIFO_DATA;
    } I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__EXTCAP_HEADER__CAP_ID__out_t;

    typedef struct {
        logic [15:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__EXTCAP_HEADER__CAP_ID__out_t CAP_ID;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t CAP_LENGTH;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__EXTCAP_HEADER__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PENDING_RX_NACK__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DELAY_NACK__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__ACR_FSM_OP_SELECT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PRIME_ACCEPT_GETACCCR__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__CR_REQUEST_SEND__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__BAST_CCC_IBI_RING__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__TARGET_XACT_ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETAASA_ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETDASA_ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__RSTACT_DEFBYTE_02__out_t;

    typedef struct {
        logic [1:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PENDING_RX_NACK__out_t PENDING_RX_NACK;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DELAY_NACK__out_t HANDOFF_DELAY_NACK;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__ACR_FSM_OP_SELECT__out_t ACR_FSM_OP_SELECT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__PRIME_ACCEPT_GETACCCR__out_t PRIME_ACCEPT_GETACCCR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__HANDOFF_DEEP_SLEEP__out_t HANDOFF_DEEP_SLEEP;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__CR_REQUEST_SEND__out_t CR_REQUEST_SEND;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__BAST_CCC_IBI_RING__out_t BAST_CCC_IBI_RING;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__TARGET_XACT_ENABLE__out_t TARGET_XACT_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETAASA_ENABLE__out_t DAA_SETAASA_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_SETDASA_ENABLE__out_t DAA_SETDASA_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__DAA_ENTDAA_ENABLE__out_t DAA_ENTDAA_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__RSTACT_DEFBYTE_02__out_t RSTACT_DEFBYTE_02;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__STBY_CR_ENABLE_INIT__out_t STBY_CR_ENABLE_INIT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__out_t;

    typedef struct {
        logic [6:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID__out_t;

    typedef struct {
        logic [6:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR__out_t STATIC_ADDR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__STATIC_ADDR_VALID__out_t STATIC_ADDR_VALID;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR__out_t DYNAMIC_ADDR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__DYNAMIC_ADDR_VALID__out_t DYNAMIC_ADDR_VALID;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__SIMPLE_CRR_SUPPORT__out_t SIMPLE_CRR_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__TARGET_XACT_SUPPORT__out_t TARGET_XACT_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETAASA_SUPPORT__out_t DAA_SETAASA_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_SETDASA_SUPPORT__out_t DAA_SETDASA_SUPPORT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__DAA_ENTDAA_SUPPORT__out_t DAA_ENTDAA_SUPPORT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0____rsvd__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0____rsvd__out_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__AC_CURRENT_OWN__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__SIMPLE_CRR_STATUS__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__HJ_REQ_STATUS__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__AC_CURRENT_OWN__out_t AC_CURRENT_OWN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__SIMPLE_CRR_STATUS__out_t SIMPLE_CRR_STATUS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__HJ_REQ_STATUS__out_t HJ_REQ_STATUS;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__out_t;

    typedef struct {
        logic [14:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__PID_HI__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__DCR__out_t;

    typedef struct {
        logic [4:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_VAR__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_FIXED__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__PID_HI__out_t PID_HI;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__DCR__out_t DCR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_VAR__out_t BCR_VAR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__BCR_FIXED__out_t BCR_FIXED;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__PID_LO__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__PID_LO__out_t PID_LO;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_REMAIN_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_PRIMED_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_FAIL_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_M3_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CRR_RESPONSE_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_DYN_ADDR_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_NACKED_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_OK_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_ERR_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_PARAM_MODIFIED_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_UNHANDLED_NACK_STAT__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_FATAL_RSTDAA_ERR_STAT__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_REMAIN_STAT__out_t ACR_HANDOFF_OK_REMAIN_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_OK_PRIMED_STAT__out_t ACR_HANDOFF_OK_PRIMED_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_FAIL_STAT__out_t ACR_HANDOFF_ERR_FAIL_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__ACR_HANDOFF_ERR_M3_STAT__out_t ACR_HANDOFF_ERR_M3_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CRR_RESPONSE_STAT__out_t CRR_RESPONSE_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_DYN_ADDR_STAT__out_t STBY_CR_DYN_ADDR_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_NACKED_STAT__out_t STBY_CR_ACCEPT_NACKED_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_OK_STAT__out_t STBY_CR_ACCEPT_OK_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_ACCEPT_ERR_STAT__out_t STBY_CR_ACCEPT_ERR_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__STBY_CR_OP_RSTACT_STAT__out_t STBY_CR_OP_RSTACT_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_PARAM_MODIFIED_STAT__out_t CCC_PARAM_MODIFIED_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_UNHANDLED_NACK_STAT__out_t CCC_UNHANDLED_NACK_STAT;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__CCC_FATAL_RSTDAA_ERR_STAT__out_t CCC_FATAL_RSTDAA_ERR_STAT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1____rsvd__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1____rsvd__out_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_REMAIN_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_PRIMED_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_FAIL_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_M3_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CRR_RESPONSE_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_DYN_ADDR_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_NACKED_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_OK_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_ERR_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_PARAM_MODIFIED_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_UNHANDLED_NACK_SIGNAL_EN__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_FATAL_RSTDAA_ERR_SIGNAL_EN__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_REMAIN_SIGNAL_EN__out_t ACR_HANDOFF_OK_REMAIN_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_OK_PRIMED_SIGNAL_EN__out_t ACR_HANDOFF_OK_PRIMED_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_FAIL_SIGNAL_EN__out_t ACR_HANDOFF_ERR_FAIL_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__ACR_HANDOFF_ERR_M3_SIGNAL_EN__out_t ACR_HANDOFF_ERR_M3_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CRR_RESPONSE_SIGNAL_EN__out_t CRR_RESPONSE_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_DYN_ADDR_SIGNAL_EN__out_t STBY_CR_DYN_ADDR_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_NACKED_SIGNAL_EN__out_t STBY_CR_ACCEPT_NACKED_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_OK_SIGNAL_EN__out_t STBY_CR_ACCEPT_OK_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_ACCEPT_ERR_SIGNAL_EN__out_t STBY_CR_ACCEPT_ERR_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__STBY_CR_OP_RSTACT_SIGNAL_EN__out_t STBY_CR_OP_RSTACT_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_PARAM_MODIFIED_SIGNAL_EN__out_t CCC_PARAM_MODIFIED_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_UNHANDLED_NACK_SIGNAL_EN__out_t CCC_UNHANDLED_NACK_SIGNAL_EN;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__CCC_FATAL_RSTDAA_ERR_SIGNAL_EN__out_t CCC_FATAL_RSTDAA_ERR_SIGNAL_EN;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CRR_RESPONSE_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_DYN_ADDR_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_NACKED_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_OK_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_ERR_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_OP_RSTACT_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_PARAM_MODIFIED_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_UNHANDLED_NACK_FORCE__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_FATAL_RSTDAA_ERR_FORCE__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CRR_RESPONSE_FORCE__out_t CRR_RESPONSE_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_DYN_ADDR_FORCE__out_t STBY_CR_DYN_ADDR_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_NACKED_FORCE__out_t STBY_CR_ACCEPT_NACKED_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_OK_FORCE__out_t STBY_CR_ACCEPT_OK_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_ACCEPT_ERR_FORCE__out_t STBY_CR_ACCEPT_ERR_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__STBY_CR_OP_RSTACT_FORCE__out_t STBY_CR_OP_RSTACT_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_PARAM_MODIFIED_FORCE__out_t CCC_PARAM_MODIFIED_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_UNHANDLED_NACK_FORCE__out_t CCC_UNHANDLED_NACK_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__CCC_FATAL_RSTDAA_ERR_FORCE__out_t CCC_FATAL_RSTDAA_ERR_FORCE;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__out_t;

    typedef struct {
        logic [2:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP1_BUS_CONFIG__out_t;

    typedef struct {
        logic [3:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP2_DEV_INTERACT__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP1_BUS_CONFIG__out_t F2_CRCAP1_BUS_CONFIG;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__F2_CRCAP2_DEV_INTERACT__out_t F2_CRCAP2_DEV_INTERACT;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET__out_t;

    typedef struct {
        logic value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RST_ACTION__out_t RST_ACTION;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_PERIPHERAL__out_t RESET_TIME_PERIPHERAL;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_TIME_TARGET__out_t RESET_TIME_TARGET;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__RESET_DYNAMIC_ADDR__out_t RESET_DYNAMIC_ADDR;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2____rsvd__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2____rsvd__out_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3____rsvd__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3____rsvd__out_t __rsvd;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3__out_t;

    typedef struct {
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__EXTCAP_HEADER__out_t EXTCAP_HEADER;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CONTROL__out_t STBY_CR_CONTROL;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_ADDR__out_t STBY_CR_DEVICE_ADDR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CAPABILITIES__out_t STBY_CR_CAPABILITIES;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_0__out_t __rsvd_0;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_STATUS__out_t STBY_CR_STATUS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_CHAR__out_t STBY_CR_DEVICE_CHAR;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_DEVICE_PID_LO__out_t STBY_CR_DEVICE_PID_LO;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_STATUS__out_t STBY_CR_INTR_STATUS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_1__out_t __rsvd_1;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_SIGNAL_ENABLE__out_t STBY_CR_INTR_SIGNAL_ENABLE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_INTR_FORCE__out_t STBY_CR_INTR_FORCE;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_GETCAPS__out_t STBY_CR_CCC_CONFIG_GETCAPS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__STBY_CR_CCC_CONFIG_RSTACT_PARAMS__out_t STBY_CR_CCC_CONFIG_RSTACT_PARAMS;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_2__out_t __rsvd_2;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters____rsvd_3__out_t __rsvd_3;
    } I3CCSR__I3C_EC__StandbyControllerModeRegisters__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__EXTCAP_HEADER__CAP_ID__out_t;

    typedef struct {
        logic [15:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__EXTCAP_HEADER__CAP_ID__out_t CAP_ID;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t CAP_LENGTH;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__EXTCAP_HEADER__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__TTI_RX_DESCRIPTOR__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__TTI_RX_DESCRIPTOR__out_t TTI_RX_DESCRIPTOR;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__TTI_RX_DATA__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__TTI_RX_DATA__out_t TTI_RX_DATA;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__TTI_TX_DESCRIPTOR__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__TTI_TX_DESCRIPTOR__out_t TTI_TX_DESCRIPTOR;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__TTI_TX_DATA__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__TTI_TX_DATA__out_t TTI_TX_DATA;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_RX_DESCRIPTOR_THLD__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_TX_DESCRIPTOR_THLD__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_RX_DATA_THLD__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_TX_DATA_THLD__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_RX_DESCRIPTOR_THLD__out_t TTI_RX_DESCRIPTOR_THLD;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_TX_DESCRIPTOR_THLD__out_t TTI_TX_DESCRIPTOR_THLD;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_RX_DATA_THLD__out_t TTI_RX_DATA_THLD;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__TTI_TX_DATA_THLD__out_t TTI_TX_DATA_THLD;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__out_t;

    typedef struct {
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__EXTCAP_HEADER__out_t EXTCAP_HEADER;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_CONTROL__out_t TTI_CONTROL;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_STATUS__out_t TTI_STATUS;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_STATUS__out_t TTI_INTERRUPT_STATUS;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_ENABLE__out_t TTI_INTERRUPT_ENABLE;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_INTERRUPT_FORCE__out_t TTI_INTERRUPT_FORCE;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DESCRIPTOR_QUEUE_PORT__out_t TTI_RX_DESCRIPTOR_QUEUE_PORT;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_RX_DATA_PORT__out_t TTI_RX_DATA_PORT;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DESCRIPTOR_QUEUE_PORT__out_t TTI_TX_DESCRIPTOR_QUEUE_PORT;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_TX_DATA_PORT__out_t TTI_TX_DATA_PORT;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__TTI_QUEUE_THRESHOLD_CONTROL__out_t TTI_QUEUE_THRESHOLD_CONTROL;
    } I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__EXTCAP_HEADER__CAP_ID__out_t;

    typedef struct {
        logic [15:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__EXTCAP_HEADER__CAP_ID__out_t CAP_ID;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t CAP_LENGTH;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__EXTCAP_HEADER__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__out_t;

    typedef struct {
        logic [31:0] value;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__PLACEHOLDER__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__PLACEHOLDER__out_t PLACEHOLDER;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__EXTCAP_HEADER__out_t EXTCAP_HEADER;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_CONTROL__out_t SOC_MGMT_CONTROL;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_STATUS__out_t SOC_MGMT_STATUS;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_0__out_t SOC_MGMT_RSVD_0;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_1__out_t SOC_MGMT_RSVD_1;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_2__out_t SOC_MGMT_RSVD_2;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_RSVD_3__out_t SOC_MGMT_RSVD_3;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_0__out_t SOC_MGMT_FEATURE_0;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_1__out_t SOC_MGMT_FEATURE_1;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_2__out_t SOC_MGMT_FEATURE_2;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_3__out_t SOC_MGMT_FEATURE_3;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_4__out_t SOC_MGMT_FEATURE_4;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_5__out_t SOC_MGMT_FEATURE_5;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_6__out_t SOC_MGMT_FEATURE_6;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_7__out_t SOC_MGMT_FEATURE_7;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_8__out_t SOC_MGMT_FEATURE_8;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_9__out_t SOC_MGMT_FEATURE_9;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_10__out_t SOC_MGMT_FEATURE_10;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_11__out_t SOC_MGMT_FEATURE_11;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_12__out_t SOC_MGMT_FEATURE_12;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_13__out_t SOC_MGMT_FEATURE_13;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_14__out_t SOC_MGMT_FEATURE_14;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__SOC_MGMT_FEATURE_15__out_t SOC_MGMT_FEATURE_15;
    } I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__out_t;

    typedef struct {
        logic [7:0] value;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__EXTCAP_HEADER__CAP_ID__out_t;

    typedef struct {
        logic [15:0] value;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t;

    typedef struct {
        I3CCSR__I3C_EC__ControllerConfigRegisters__EXTCAP_HEADER__CAP_ID__out_t CAP_ID;
        I3CCSR__I3C_EC__ControllerConfigRegisters__EXTCAP_HEADER__CAP_LENGTH__out_t CAP_LENGTH;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__EXTCAP_HEADER__out_t;

    typedef struct {
        logic [1:0] value;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__OPERATION_MODE__out_t;

    typedef struct {
        I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__OPERATION_MODE__out_t OPERATION_MODE;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__out_t;

    typedef struct {
        I3CCSR__I3C_EC__ControllerConfigRegisters__EXTCAP_HEADER__out_t EXTCAP_HEADER;
        I3CCSR__I3C_EC__ControllerConfigRegisters__CONTROLLER_CONFIG__out_t CONTROLLER_CONFIG;
    } I3CCSR__I3C_EC__ControllerConfigRegisters__out_t;

    typedef struct {
        I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters__out_t SecureFirmwareRecoveryInterfaceRegisters;
        I3CCSR__I3C_EC__StandbyControllerModeRegisters__out_t StandbyControllerModeRegisters;
        I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters__out_t TargetTransactionInterfaceRegisters;
        I3CCSR__I3C_EC__SoCManagementInterfaceRegisters__out_t SoCManagementInterfaceRegisters;
        I3CCSR__I3C_EC__ControllerConfigRegisters__out_t ControllerConfigRegisters;
    } I3CCSR__I3C_EC__out_t;

    typedef struct {
        logic req;
        logic [9:0] addr;
        logic req_is_wr;
        logic [31:0] wr_data;
        logic [31:0] wr_biten;
    } I3CCSR__DAT__out_t;

    typedef struct {
        logic req;
        logic [10:0] addr;
        logic req_is_wr;
        logic [31:0] wr_data;
        logic [31:0] wr_biten;
    } I3CCSR__DCT__out_t;

    typedef struct {
        I3CCSR__I3CBase__out_t I3CBase;
        I3CCSR__PIOControl__out_t PIOControl;
        I3CCSR__I3C_EC__out_t I3C_EC;
        I3CCSR__DAT__out_t DAT;
        I3CCSR__DCT__out_t DCT;
    } I3CCSR__out_t;
endpackage
