// Seed: 1979633169
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output wire id_2,
    input supply1 id_3,
    input tri id_4,
    output tri id_5,
    output supply0 id_6,
    output tri1 id_7
);
  wire id_9;
  assign id_7 = id_4;
  wire id_10, id_11;
  wire id_12;
  assign id_5 = 1;
  wire id_13, id_14, id_15;
  wire id_16;
  supply1 id_17;
  assign module_1.id_4 = 0;
  assign id_6 = id_17;
  wire id_18;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    output wire id_2
);
  tri0 id_4;
  wire id_5;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1
  );
  wire id_6, id_7;
  wire id_8, id_9, id_10;
endmodule
