ğŸ› ï¸ **Next version** ğŸ› ï¸

* ğŸ› ï¸ Chore: RAM init change hex to binary.
* ğŸ› ï¸ Fix: outfire signal at instruction issuer.
* âœ… Feat: Basic boot sequence.
* âœ… Feat: Remove LSU state machine.
* âœ… Feat: Better build and compile implementation.
* âœ… Feat: Custom cpp & verilator based test workflow.
* âœ… Feat: Support for basic Zicsr.
* âœ… Feat: Support for basic interruption.
* âœ… Feat: Support for basic AXI4-Lite.
* ğŸ“š Docs: Added readme.

ğŸ‰ **Version 0.1 Released!** ğŸ‰

* ğŸ› ï¸ Fix: register file debug port.
* ğŸ› ï¸ Fix: command skip edge cases in instruction issuer.
* ğŸ› ï¸ Fix: Multiple typos corrected.
* âœ… Feat: Implemented L1 Data Cache support.
* ğŸ“š Docs: Added update log and tag.
* ğŸ“š Docs: Added architecture diagram.

ğŸ“ **Previously Unlogged Updates** ğŸ“

* âœ… Feat: Support for Immediate Instructions
* âœ… Feat: Support for Register-Register Instructions
* âœ… Feat: Support for Memory Instructions
* âœ… Feat: Support for Flow Control Instructions
* âœ… Feat: Implemented L1 Instruction Cache support
