{
  "name": "rtl-forge",
  "version": "1.2.0",
  "description": "Verilog/SystemVerilog RTL Design & Verification Plugin with mandatory user approval workflow",
  "author": {
    "name": "WookLabs"
  },
  "skills": "./skills/"
}
