/*
 * Copyright (c) 2023-2026 Fernando Damian Petrola
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <https://www.gnu.org/licenses/>.
 */
package model.tests.devices;

import com.fpetrola.oozx.Speccy;
import com.fpetrola.oozx.speccy.machine.Spec48;
import com.fpetrola.oozx.speccy.devices.zxatasp.ZxataspPeripheral;
import com.fpetrola.oozx.speccy.modules.z80.SpectrumZ80Clock;
import com.fpetrola.oozx.speccy.devices.ide.IdeChannel;
import com.fpetrola.oozx.speccy.modules.sound.SoundCard;
import com.fpetrola.oozx.speccy.modules.sound.SilentSoundDevice;
import model.harness.MachineTest;
import org.junit.jupiter.api.Test;

import java.io.File;
import java.io.IOException;
import java.io.RandomAccessFile;
import java.nio.charset.StandardCharsets;

import static org.junit.jupiter.api.Assertions.assertEquals;
import static org.junit.jupiter.api.Assertions.assertFalse;
import static org.junit.jupiter.api.Assertions.assertTrue;

class ZxataspTest extends MachineTest {

  private static final int PORT_A = 0x009f;
  private static final int PORT_B = 0x019f;
  private static final int PORT_C = 0x029f;
  private static final int CONTROL = 0x039f;
  private static final int ALL_OUTPUTS = 0x80;
  private static final int A_AND_B_INPUTS = 0x92;
  private static final int PRIMARY = 0x20;
  private static final int WRITE = 0x08;
  private static final int READ = 0x10;

  private static File aDisk() throws IOException {
    File file = File.createTempFile("zxatasp", ".hdf");
    file.deleteOnExit();
    IdeChannel.createHdf(file, 16);
    try (RandomAccessFile out = new RandomAccessFile(file, "rw")) {
      out.seek(0x216 + 5L * IdeChannel.SECTOR);
      out.write("ZXATASP!".getBytes(StandardCharsets.US_ASCII));
    }
    return file;
  }

  private Speccy speccy() {
    Speccy speccy = silentMachine();
    speccy.machine.select(speccy.machine.model(Spec48.class));
    return speccy;
  }

  private ZxataspPeripheral aFortyEightWithAZxatasp(Speccy speccy) {
    ZxataspPeripheral zxatasp = (ZxataspPeripheral) speccy.peripheralRegistry.find(ZxataspPeripheral.class);
    zxatasp.plugIn(true);
    assertTrue(speccy.peripheralRegistry.update());
    speccy.machine.reset(true);
    return zxatasp;
  }

  private int in(Speccy speccy, int port) {
    return speccy.ports.read(port) & 0xff;
  }

  private void out(Speccy speccy, int port, int value) {
    speccy.ports.write(port, (byte) value);
  }

  private int peek(Speccy speccy, int address) {
    return speccy.memory.peek(address) & 0xff;
  }

  private void poke(Speccy speccy, int address, int value) {
    speccy.memory.poke(address, (byte) value);
  }

  /** A register written through the 8255: the value on port A, the register and a write strobe on port C. */
  private void writeRegister(Speccy speccy, IdeChannel.Register register, int value) {
    out(speccy, PORT_A, value);
    out(speccy, PORT_C, PRIMARY | register.ordinal());
    out(speccy, PORT_C, PRIMARY | WRITE | register.ordinal());
  }

  private void readStrobe(Speccy speccy, IdeChannel.Register register) {
    out(speccy, PORT_C, PRIMARY | register.ordinal());
    out(speccy, PORT_C, PRIMARY | READ | register.ordinal());
  }

  /** The latch picks the bank, and bit 7 with it turns the memory off. */
  @Test
  void theRamLatchOnPortCPicksTheBank() {
    Speccy speccy = speccy();
    ZxataspPeripheral zxatasp = aFortyEightWithAZxatasp(speccy);
    assertTrue(zxatasp.isPaged(), "a reset leaves bank 0 at the bottom");
    assertEquals(0, zxatasp.bank());
    out(speccy, CONTROL, ALL_OUTPUTS);
    out(speccy, PORT_C, 0x40);
    poke(speccy, 0x0000, 0xA0);
    assertEquals(0xA0, peek(speccy, 0x0000), "bank 0 is writable");
    assertRamPages(speccy, 5, 2, 0);
    out(speccy, PORT_C, 0x41);
    assertEquals(1, zxatasp.bank());
    assertEquals(0x00, peek(speccy, 0x0000));
    out(speccy, PORT_C, 0x5f);
    assertEquals(31, zxatasp.bank());
    out(speccy, PORT_C, 0x40);
    assertEquals(0xA0, peek(speccy, 0x0000));
    out(speccy, PORT_C, 0xc0);
    assertFalse(zxatasp.isPaged());
    assertEquals(0xF3, peek(speccy, 0x0000), "the machine's ROM is back");
  }

  @Test
  void theJumpersProtectTheOddBanksAndUploadBehindTheRom() {
    Speccy speccy = speccy();
    ZxataspPeripheral zxatasp = aFortyEightWithAZxatasp(speccy);
    out(speccy, CONTROL, ALL_OUTPUTS);
    zxatasp.setWriteProtect(true);
    out(speccy, PORT_C, 0x41);
    poke(speccy, 0x0000, 0x11);
    assertEquals(0x00, peek(speccy, 0x0000), "bank 1 is protected by the jumper");
    out(speccy, PORT_C, 0x42);
    poke(speccy, 0x0000, 0x22);
    assertEquals(0x22, peek(speccy, 0x0000), "bank 2 is not");
    zxatasp.setUpload(true);
    zxatasp.refresh();
    assertEquals(0xF3, peek(speccy, 0x0000), "uploading, reads see the ROM");
    poke(speccy, 0x0000, 0x33);
    zxatasp.setUpload(false);
    zxatasp.refresh();
    assertEquals(0x33, peek(speccy, 0x0000), "while writes went to the bank");
  }

  @Test
  void aSectorComesThroughThe8255ABytePerPort() throws IOException {
    Speccy speccy = speccy();
    ZxataspPeripheral zxatasp = aFortyEightWithAZxatasp(speccy);
    zxatasp.insert(IdeChannel.MASTER, aDisk());
    out(speccy, CONTROL, ALL_OUTPUTS);
    writeRegister(speccy, IdeChannel.Register.HEAD_DRIVE, 0xe0);
    writeRegister(speccy, IdeChannel.Register.SECTOR_COUNT, 1);
    writeRegister(speccy, IdeChannel.Register.SECTOR, 5);
    writeRegister(speccy, IdeChannel.Register.CYLINDER_LOW, 0);
    writeRegister(speccy, IdeChannel.Register.CYLINDER_HIGH, 0);
    writeRegister(speccy, IdeChannel.Register.COMMAND_STATUS, 0x20);

    out(speccy, CONTROL, A_AND_B_INPUTS);
    readStrobe(speccy, IdeChannel.Register.COMMAND_STATUS);
    assertEquals(IdeChannel.STATUS_DRQ, in(speccy, PORT_A) & IdeChannel.STATUS_DRQ, "the status comes back on port A");
    byte[] sector = new byte[IdeChannel.SECTOR];
    for (int i = 0; i < sector.length; i += 2) {
      readStrobe(speccy, IdeChannel.Register.DATA);
      sector[i] = (byte) in(speccy, PORT_A);
      sector[i + 1] = (byte) in(speccy, PORT_B);
    }
    assertEquals("ZXATASP!", new String(sector, 0, 8, StandardCharsets.US_ASCII));
  }

  @Test
  void aBitOfPortCCanBeSetThroughTheControlPort() {
    Speccy speccy = speccy();
    aFortyEightWithAZxatasp(speccy);
    out(speccy, CONTROL, ALL_OUTPUTS);
    out(speccy, PORT_C, 0x00);
    out(speccy, CONTROL, 0x0d);
    assertEquals(0x40, in(speccy, PORT_C), "bit 6 set");
    out(speccy, CONTROL, 0x0c);
    assertEquals(0x00, in(speccy, PORT_C), "bit 6 reset");
  }
}
