Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 25 10:47:32 2024
| Host         : Ivan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed_1.rpt -pb NEXYS4_DDR_timing_summary_routed_1.pb -rpx NEXYS4_DDR_timing_summary_routed_1.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: float1_reg[31]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: float2_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 470 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.241       -1.727                     17                 1231        0.057        0.000                      0                 1231        0.000        0.000                       0                   476  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 2.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.241       -1.727                     17                 1231        0.131        0.000                      0                 1231        4.500        0.000                       0                   472  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             0.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.240       -1.713                     17                 1231        0.131        0.000                      0                 1231        4.500        0.000                       0                   472  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.241       -1.727                     17                 1231        0.057        0.000                      0                 1231  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.241       -1.727                     17                 1231        0.057        0.000                      0                 1231  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :           17  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation       -1.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 2.712ns (26.697%)  route 7.446ns (73.303%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT4 (Prop_lut4_I3_O)        0.239     8.911 f  float_math/mant1_diff_mant2_reg[20]_i_5/O
                         net (fo=2, routed)           0.588     9.499    float_math/mant1_diff_mant2_reg[20]_i_5_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.596 r  float_math/udm_csr_rdata[20]_i_2/O
                         net (fo=1, routed)           0.096     9.692    float_math/udm_csr_rdata[20]_i_2_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I2_O)        0.097     9.789 r  float_math/udm_csr_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.789    float_result[20]
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)        0.030     9.548    udm_csr_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 2.712ns (26.667%)  route 7.458ns (73.333%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.842     8.767    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.239     9.006 f  float_math/mant1_diff_mant2_reg[12]_i_3/O
                         net (fo=1, routed)           0.294     9.300    float_math/mant1_diff_mant2_reg[12]_i_3_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I2_O)        0.097     9.397 r  float_math/mant1_diff_mant2_reg[12]_i_1/O
                         net (fo=2, routed)           0.307     9.703    udm/udm_controller/D[7]
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.097     9.800 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     9.800    udm_n_47
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)        0.030     9.564    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 2.554ns (25.343%)  route 7.524ns (74.657%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.953     7.008    float_math/mant1_diff_mant210_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.097     7.105 f  float_math/mant1_diff_mant2_reg[18]_i_2/O
                         net (fo=35, routed)          0.509     7.614    float_math/mant1_diff_mant2_reg[18]_i_2_n_1
    SLICE_X41Y95         LUT3 (Prop_lut3_I1_O)        0.097     7.711 f  float_math/mant1_diff_mant2_reg[21]_i_10/O
                         net (fo=35, routed)          0.504     8.215    float_math/mant1_diff_mant2_reg[21]_i_10_n_1
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.097     8.312 r  float_math/mant1_diff_mant2_reg[11]_i_2/O
                         net (fo=12, routed)          0.854     9.166    float_math/mant1_diff_mant2_reg[11]_i_2_n_1
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.097     9.263 r  float_math/udm_csr_rdata[30]_i_3/O
                         net (fo=1, routed)           0.348     9.611    float_math/udm_csr_rdata[30]_i_3_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.708 r  float_math/udm_csr_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.708    float_result[30]
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)        0.032     9.546    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 2.861ns (28.291%)  route 7.252ns (71.709%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.401     8.407    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.234     8.641 f  float_math/udm_csr_rdata[26]_i_9/O
                         net (fo=1, routed)           0.193     8.834    float_math/udm_csr_rdata[26]_i_9_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I0_O)        0.097     8.931 r  float_math/udm_csr_rdata[26]_i_4/O
                         net (fo=1, routed)           0.548     9.479    float_math/udm_csr_rdata[26]_i_4_n_1
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.097     9.576 r  float_math/udm_csr_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     9.576    float_math/udm_csr_rdata[26]_i_3_n_1
    SLICE_X44Y93         MUXF7 (Prop_muxf7_I1_O)      0.167     9.743 r  float_math/udm_csr_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     9.743    float_result[26]
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.057     9.591    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.583ns (25.710%)  route 7.464ns (74.290%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          0.858     6.863    float_math/mant1_diff_mant21
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.097     6.960 f  float_math/mant1_diff_mant2_reg[10]_i_2/O
                         net (fo=30, routed)          0.867     7.827    float_math/mant1_diff_mant2_reg[10]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I2_O)        0.097     7.924 r  float_math/mant1_diff_mant2_reg[21]_i_13/O
                         net (fo=5, routed)           0.651     8.576    float_math/mant1_diff_mant2_reg[21]_i_13_n_1
    SLICE_X43Y95         LUT5 (Prop_lut5_I4_O)        0.097     8.673 r  float_math/mant1_diff_mant2_reg[21]_i_3/O
                         net (fo=1, routed)           0.588     9.261    float_math/mant1_diff_mant2_reg[21]_i_3_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.097     9.358 r  float_math/mant1_diff_mant2_reg[21]_i_1/O
                         net (fo=2, routed)           0.223     9.581    udm/udm_controller/D[15]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.097     9.678 r  udm/udm_controller/udm_csr_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.678    udm_n_39
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)        0.032     9.546    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 2.583ns (25.722%)  route 7.459ns (74.278%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          1.001     7.007    float_math/mant1_diff_mant21
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.097     7.104 f  float_math/mant1_diff_mant2_reg[6]_i_4/O
                         net (fo=36, routed)          0.801     7.904    float_math/mant1_diff_mant2_reg[6]_i_4_n_1
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.097     8.001 r  float_math/mant1_diff_mant2_reg[22]_i_11/O
                         net (fo=8, routed)           0.865     8.866    float_math/mant1_diff_mant2_reg[22]_i_11_n_1
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.963 f  float_math/udm_csr_rdata[23]_i_5/O
                         net (fo=1, routed)           0.421     9.384    float_math/udm_csr_rdata[23]_i_5_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.481 r  float_math/udm_csr_rdata[23]_i_2/O
                         net (fo=1, routed)           0.096     9.577    float_math/udm_csr_rdata[23]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.674 r  float_math/udm_csr_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     9.674    float_result[23]
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.030     9.548    udm_csr_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.862ns (28.486%)  route 7.185ns (71.514%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.247     8.919 f  float_math/mant1_diff_mant2_reg[18]_i_4/O
                         net (fo=1, routed)           0.206     9.125    float_math/mant1_diff_mant2_reg[18]_i_4_n_1
    SLICE_X38Y98         LUT6 (Prop_lut6_I3_O)        0.239     9.364 r  float_math/mant1_diff_mant2_reg[18]_i_1/O
                         net (fo=2, routed)           0.216     9.580    udm/udm_controller/D[13]
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.097     9.677 r  udm/udm_controller/udm_csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     9.677    udm_n_41
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.151     9.247    clk_gen
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.032     9.552    udm_csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 2.861ns (28.397%)  route 7.214ns (71.603%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.509     8.516    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I1_O)        0.234     8.750 r  float_math/udm_csr_rdata[27]_i_21/O
                         net (fo=1, routed)           0.188     8.937    float_math/udm_csr_rdata[27]_i_21_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     9.034 r  float_math/udm_csr_rdata[27]_i_9/O
                         net (fo=1, routed)           0.407     9.442    float_math/udm_csr_rdata[27]_i_9_n_1
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.539 r  float_math/udm_csr_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     9.539    float_math/udm_csr_rdata[27]_i_3_n_1
    SLICE_X44Y97         MUXF7 (Prop_muxf7_I1_O)      0.167     9.706 r  float_math/udm_csr_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     9.706    float_result[27]
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)        0.057     9.591    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 2.694ns (26.880%)  route 7.328ns (73.120%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.611     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.234     8.852 f  float_math/udm_csr_rdata[29]_i_18/O
                         net (fo=1, routed)           0.212     9.064    float_math/udm_csr_rdata[29]_i_18_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.097     9.161 r  float_math/udm_csr_rdata[29]_i_5/O
                         net (fo=1, routed)           0.395     9.556    float_math/udm_csr_rdata[29]_i_5_n_1
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.097     9.653 r  float_math/udm_csr_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     9.653    float_result[29]
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.030     9.564    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 2.694ns (26.950%)  route 7.302ns (73.050%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.612     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.234     8.852 r  float_math/mant1_diff_mant2_reg[6]_i_3/O
                         net (fo=1, routed)           0.274     9.126    float_math/mant1_diff_mant2_reg[6]_i_3_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.097     9.223 r  float_math/mant1_diff_mant2_reg[6]_i_1/O
                         net (fo=2, routed)           0.307     9.530    udm/udm_controller/D[1]
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.097     9.627 r  udm/udm_controller/udm_csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.627    udm_n_53
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.150     9.246    clk_gen
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.030     9.549    udm_csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 -0.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    udm/udm_controller/clk_out1
    SLICE_X31Y88         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.375    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.330    udm/udm_controller/tx_dout_bo[7]_i_3_n_1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.121    -0.461    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.397    udm/udm_controller/in45[15]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.352 r  udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    udm/udm_controller/RD_DATA_reg[15]
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.251    -0.580    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.091    -0.489    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y92         FDRE                                         r  udm_csr_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[10]
    SLICE_X34Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[10]
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120    -0.462    udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y90         FDRE                                         r  udm_csr_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[3]
    SLICE_X34Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.462    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.461%)  route 0.112ns (37.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.112    -0.340    udm/udm_controller/in45[20]
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121    -0.436    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    udm/uart_tx/clk_out1
    SLICE_X28Y88         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.368    udm/uart_tx/in13[2]
    SLICE_X29Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/uart_tx/databuf[2]
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/uart_tx/clk_out1
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.489    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.369%)  route 0.112ns (37.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X35Y94         FDRE                                         r  udm_csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.341    udm/udm_controller/RD_DATA_reg_reg[15]_0[9]
    SLICE_X33Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092    -0.464    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.325%)  route 0.128ns (47.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.568    -0.596    udm/udm_controller/clk_out1
    SLICE_X36Y88         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/udm_controller/bus_wdata_bo_reg[1]/Q
                         net (fo=4, routed)           0.128    -0.327    udm_bus\\.wdata[1]
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.836    -0.837    clk_gen
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.066    -0.496    float2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X33Y92         FDRE                                         r  udm_csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.364    udm/udm_controller/RD_DATA_reg_reg[15]_0[0]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091    -0.490    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.264%)  route 0.118ns (38.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X36Y91         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.337    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.292 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.091    -0.466    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y89     LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y89     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X35Y88     LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y84     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y87     LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y85     LED_reg[11]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X36Y89     LED_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y84     LED_reg[12]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y88     LED_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y88     LED_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y84     LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     LED_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y85     LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y89     LED_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X31Y89     reset_sync/reset_syncbuf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y78     udm/uart_tx/clk_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y89     LED_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y90     udm/udm_controller/tx_sendbyte_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y90     udm/udm_controller/tx_sendbyte_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y92     udm_csr_rdata_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         8.000       6.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         8.000       6.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         2.000       0.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         2.000       0.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :           17  Failing Endpoints,  Worst Slack       -0.240ns,  Total Violation       -1.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 2.712ns (26.697%)  route 7.446ns (73.303%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT4 (Prop_lut4_I3_O)        0.239     8.911 f  float_math/mant1_diff_mant2_reg[20]_i_5/O
                         net (fo=2, routed)           0.588     9.499    float_math/mant1_diff_mant2_reg[20]_i_5_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.596 r  float_math/udm_csr_rdata[20]_i_2/O
                         net (fo=1, routed)           0.096     9.692    float_math/udm_csr_rdata[20]_i_2_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I2_O)        0.097     9.789 r  float_math/udm_csr_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.789    float_result[20]
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.519    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)        0.030     9.549    udm_csr_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 2.712ns (26.667%)  route 7.458ns (73.333%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.842     8.767    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.239     9.006 f  float_math/mant1_diff_mant2_reg[12]_i_3/O
                         net (fo=1, routed)           0.294     9.300    float_math/mant1_diff_mant2_reg[12]_i_3_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I2_O)        0.097     9.397 r  float_math/mant1_diff_mant2_reg[12]_i_1/O
                         net (fo=2, routed)           0.307     9.703    udm/udm_controller/D[7]
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.097     9.800 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     9.800    udm_n_47
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.535    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)        0.030     9.565    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 2.554ns (25.343%)  route 7.524ns (74.657%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.953     7.008    float_math/mant1_diff_mant210_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.097     7.105 f  float_math/mant1_diff_mant2_reg[18]_i_2/O
                         net (fo=35, routed)          0.509     7.614    float_math/mant1_diff_mant2_reg[18]_i_2_n_1
    SLICE_X41Y95         LUT3 (Prop_lut3_I1_O)        0.097     7.711 f  float_math/mant1_diff_mant2_reg[21]_i_10/O
                         net (fo=35, routed)          0.504     8.215    float_math/mant1_diff_mant2_reg[21]_i_10_n_1
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.097     8.312 r  float_math/mant1_diff_mant2_reg[11]_i_2/O
                         net (fo=12, routed)          0.854     9.166    float_math/mant1_diff_mant2_reg[11]_i_2_n_1
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.097     9.263 r  float_math/udm_csr_rdata[30]_i_3/O
                         net (fo=1, routed)           0.348     9.611    float_math/udm_csr_rdata[30]_i_3_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.708 r  float_math/udm_csr_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.708    float_result[30]
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.515    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)        0.032     9.547    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 2.861ns (28.291%)  route 7.252ns (71.709%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.401     8.407    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.234     8.641 f  float_math/udm_csr_rdata[26]_i_9/O
                         net (fo=1, routed)           0.193     8.834    float_math/udm_csr_rdata[26]_i_9_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I0_O)        0.097     8.931 r  float_math/udm_csr_rdata[26]_i_4/O
                         net (fo=1, routed)           0.548     9.479    float_math/udm_csr_rdata[26]_i_4_n_1
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.097     9.576 r  float_math/udm_csr_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     9.576    float_math/udm_csr_rdata[26]_i_3_n_1
    SLICE_X44Y93         MUXF7 (Prop_muxf7_I1_O)      0.167     9.743 r  float_math/udm_csr_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     9.743    float_result[26]
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.535    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.057     9.592    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.583ns (25.710%)  route 7.464ns (74.290%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          0.858     6.863    float_math/mant1_diff_mant21
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.097     6.960 f  float_math/mant1_diff_mant2_reg[10]_i_2/O
                         net (fo=30, routed)          0.867     7.827    float_math/mant1_diff_mant2_reg[10]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I2_O)        0.097     7.924 r  float_math/mant1_diff_mant2_reg[21]_i_13/O
                         net (fo=5, routed)           0.651     8.576    float_math/mant1_diff_mant2_reg[21]_i_13_n_1
    SLICE_X43Y95         LUT5 (Prop_lut5_I4_O)        0.097     8.673 r  float_math/mant1_diff_mant2_reg[21]_i_3/O
                         net (fo=1, routed)           0.588     9.261    float_math/mant1_diff_mant2_reg[21]_i_3_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.097     9.358 r  float_math/mant1_diff_mant2_reg[21]_i_1/O
                         net (fo=2, routed)           0.223     9.581    udm/udm_controller/D[15]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.097     9.678 r  udm/udm_controller/udm_csr_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.678    udm_n_39
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.515    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)        0.032     9.547    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 2.583ns (25.722%)  route 7.459ns (74.278%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          1.001     7.007    float_math/mant1_diff_mant21
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.097     7.104 f  float_math/mant1_diff_mant2_reg[6]_i_4/O
                         net (fo=36, routed)          0.801     7.904    float_math/mant1_diff_mant2_reg[6]_i_4_n_1
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.097     8.001 r  float_math/mant1_diff_mant2_reg[22]_i_11/O
                         net (fo=8, routed)           0.865     8.866    float_math/mant1_diff_mant2_reg[22]_i_11_n_1
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.963 f  float_math/udm_csr_rdata[23]_i_5/O
                         net (fo=1, routed)           0.421     9.384    float_math/udm_csr_rdata[23]_i_5_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.481 r  float_math/udm_csr_rdata[23]_i_2/O
                         net (fo=1, routed)           0.096     9.577    float_math/udm_csr_rdata[23]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.674 r  float_math/udm_csr_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     9.674    float_result[23]
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.519    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.030     9.549    udm_csr_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.862ns (28.486%)  route 7.185ns (71.514%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.247     8.919 f  float_math/mant1_diff_mant2_reg[18]_i_4/O
                         net (fo=1, routed)           0.206     9.125    float_math/mant1_diff_mant2_reg[18]_i_4_n_1
    SLICE_X38Y98         LUT6 (Prop_lut6_I3_O)        0.239     9.364 r  float_math/mant1_diff_mant2_reg[18]_i_1/O
                         net (fo=2, routed)           0.216     9.580    udm/udm_controller/D[13]
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.097     9.677 r  udm/udm_controller/udm_csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     9.677    udm_n_41
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.151     9.247    clk_gen
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.032     9.553    udm_csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 2.861ns (28.397%)  route 7.214ns (71.603%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.509     8.516    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I1_O)        0.234     8.750 r  float_math/udm_csr_rdata[27]_i_21/O
                         net (fo=1, routed)           0.188     8.937    float_math/udm_csr_rdata[27]_i_21_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     9.034 r  float_math/udm_csr_rdata[27]_i_9/O
                         net (fo=1, routed)           0.407     9.442    float_math/udm_csr_rdata[27]_i_9_n_1
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.539 r  float_math/udm_csr_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     9.539    float_math/udm_csr_rdata[27]_i_3_n_1
    SLICE_X44Y97         MUXF7 (Prop_muxf7_I1_O)      0.167     9.706 r  float_math/udm_csr_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     9.706    float_result[27]
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.535    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)        0.057     9.592    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 2.694ns (26.880%)  route 7.328ns (73.120%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.611     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.234     8.852 f  float_math/udm_csr_rdata[29]_i_18/O
                         net (fo=1, routed)           0.212     9.064    float_math/udm_csr_rdata[29]_i_18_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.097     9.161 r  float_math/udm_csr_rdata[29]_i_5/O
                         net (fo=1, routed)           0.395     9.556    float_math/udm_csr_rdata[29]_i_5_n_1
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.097     9.653 r  float_math/udm_csr_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     9.653    float_result[29]
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.535    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.030     9.565    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 2.694ns (26.950%)  route 7.302ns (73.050%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.612     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.234     8.852 r  float_math/mant1_diff_mant2_reg[6]_i_3/O
                         net (fo=1, routed)           0.274     9.126    float_math/mant1_diff_mant2_reg[6]_i_3_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.097     9.223 r  float_math/mant1_diff_mant2_reg[6]_i_1/O
                         net (fo=2, routed)           0.307     9.530    udm/udm_controller/D[1]
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.097     9.627 r  udm/udm_controller/udm_csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.627    udm_n_53
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.150     9.246    clk_gen
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.520    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.030     9.550    udm_csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 -0.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    udm/udm_controller/clk_out1
    SLICE_X31Y88         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.375    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.330    udm/udm_controller/tx_dout_bo[7]_i_3_n_1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.121    -0.461    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.397    udm/udm_controller/in45[15]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.352 r  udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    udm/udm_controller/RD_DATA_reg[15]
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.251    -0.580    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.091    -0.489    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y92         FDRE                                         r  udm_csr_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[10]
    SLICE_X34Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[10]
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120    -0.462    udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y90         FDRE                                         r  udm_csr_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[3]
    SLICE_X34Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.462    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.461%)  route 0.112ns (37.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.112    -0.340    udm/udm_controller/in45[20]
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121    -0.436    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    udm/uart_tx/clk_out1
    SLICE_X28Y88         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.368    udm/uart_tx/in13[2]
    SLICE_X29Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/uart_tx/databuf[2]
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/uart_tx/clk_out1
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.489    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.369%)  route 0.112ns (37.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X35Y94         FDRE                                         r  udm_csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.341    udm/udm_controller/RD_DATA_reg_reg[15]_0[9]
    SLICE_X33Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092    -0.464    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.325%)  route 0.128ns (47.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.568    -0.596    udm/udm_controller/clk_out1
    SLICE_X36Y88         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/udm_controller/bus_wdata_bo_reg[1]/Q
                         net (fo=4, routed)           0.128    -0.327    udm_bus\\.wdata[1]
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.836    -0.837    clk_gen
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.066    -0.496    float2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X33Y92         FDRE                                         r  udm_csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.364    udm/udm_controller/RD_DATA_reg_reg[15]_0[0]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091    -0.490    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.264%)  route 0.118ns (38.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X36Y91         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.337    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.292 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.091    -0.466    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y89     LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y89     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X35Y88     LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y84     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y87     LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y85     LED_reg[11]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X36Y89     LED_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y84     LED_reg[12]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89     LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y88     LED_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y88     LED_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y84     LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     LED_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y85     LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y89     LED_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X31Y89     reset_sync/reset_syncbuf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y78     udm/uart_tx/clk_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y89     LED_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     udm/udm_controller/tx_sendbyte_ff_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y90     udm/udm_controller/tx_sendbyte_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y90     udm/udm_controller/tx_sendbyte_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y92     udm_csr_rdata_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :           17  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation       -1.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 2.712ns (26.697%)  route 7.446ns (73.303%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT4 (Prop_lut4_I3_O)        0.239     8.911 f  float_math/mant1_diff_mant2_reg[20]_i_5/O
                         net (fo=2, routed)           0.588     9.499    float_math/mant1_diff_mant2_reg[20]_i_5_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.596 r  float_math/udm_csr_rdata[20]_i_2/O
                         net (fo=1, routed)           0.096     9.692    float_math/udm_csr_rdata[20]_i_2_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I2_O)        0.097     9.789 r  float_math/udm_csr_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.789    float_result[20]
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)        0.030     9.548    udm_csr_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 2.712ns (26.667%)  route 7.458ns (73.333%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.842     8.767    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.239     9.006 f  float_math/mant1_diff_mant2_reg[12]_i_3/O
                         net (fo=1, routed)           0.294     9.300    float_math/mant1_diff_mant2_reg[12]_i_3_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I2_O)        0.097     9.397 r  float_math/mant1_diff_mant2_reg[12]_i_1/O
                         net (fo=2, routed)           0.307     9.703    udm/udm_controller/D[7]
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.097     9.800 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     9.800    udm_n_47
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)        0.030     9.564    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 2.554ns (25.343%)  route 7.524ns (74.657%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.953     7.008    float_math/mant1_diff_mant210_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.097     7.105 f  float_math/mant1_diff_mant2_reg[18]_i_2/O
                         net (fo=35, routed)          0.509     7.614    float_math/mant1_diff_mant2_reg[18]_i_2_n_1
    SLICE_X41Y95         LUT3 (Prop_lut3_I1_O)        0.097     7.711 f  float_math/mant1_diff_mant2_reg[21]_i_10/O
                         net (fo=35, routed)          0.504     8.215    float_math/mant1_diff_mant2_reg[21]_i_10_n_1
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.097     8.312 r  float_math/mant1_diff_mant2_reg[11]_i_2/O
                         net (fo=12, routed)          0.854     9.166    float_math/mant1_diff_mant2_reg[11]_i_2_n_1
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.097     9.263 r  float_math/udm_csr_rdata[30]_i_3/O
                         net (fo=1, routed)           0.348     9.611    float_math/udm_csr_rdata[30]_i_3_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.708 r  float_math/udm_csr_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.708    float_result[30]
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)        0.032     9.546    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 2.861ns (28.291%)  route 7.252ns (71.709%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.401     8.407    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.234     8.641 f  float_math/udm_csr_rdata[26]_i_9/O
                         net (fo=1, routed)           0.193     8.834    float_math/udm_csr_rdata[26]_i_9_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I0_O)        0.097     8.931 r  float_math/udm_csr_rdata[26]_i_4/O
                         net (fo=1, routed)           0.548     9.479    float_math/udm_csr_rdata[26]_i_4_n_1
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.097     9.576 r  float_math/udm_csr_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     9.576    float_math/udm_csr_rdata[26]_i_3_n_1
    SLICE_X44Y93         MUXF7 (Prop_muxf7_I1_O)      0.167     9.743 r  float_math/udm_csr_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     9.743    float_result[26]
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.057     9.591    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.583ns (25.710%)  route 7.464ns (74.290%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          0.858     6.863    float_math/mant1_diff_mant21
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.097     6.960 f  float_math/mant1_diff_mant2_reg[10]_i_2/O
                         net (fo=30, routed)          0.867     7.827    float_math/mant1_diff_mant2_reg[10]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I2_O)        0.097     7.924 r  float_math/mant1_diff_mant2_reg[21]_i_13/O
                         net (fo=5, routed)           0.651     8.576    float_math/mant1_diff_mant2_reg[21]_i_13_n_1
    SLICE_X43Y95         LUT5 (Prop_lut5_I4_O)        0.097     8.673 r  float_math/mant1_diff_mant2_reg[21]_i_3/O
                         net (fo=1, routed)           0.588     9.261    float_math/mant1_diff_mant2_reg[21]_i_3_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.097     9.358 r  float_math/mant1_diff_mant2_reg[21]_i_1/O
                         net (fo=2, routed)           0.223     9.581    udm/udm_controller/D[15]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.097     9.678 r  udm/udm_controller/udm_csr_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.678    udm_n_39
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)        0.032     9.546    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 2.583ns (25.722%)  route 7.459ns (74.278%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          1.001     7.007    float_math/mant1_diff_mant21
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.097     7.104 f  float_math/mant1_diff_mant2_reg[6]_i_4/O
                         net (fo=36, routed)          0.801     7.904    float_math/mant1_diff_mant2_reg[6]_i_4_n_1
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.097     8.001 r  float_math/mant1_diff_mant2_reg[22]_i_11/O
                         net (fo=8, routed)           0.865     8.866    float_math/mant1_diff_mant2_reg[22]_i_11_n_1
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.963 f  float_math/udm_csr_rdata[23]_i_5/O
                         net (fo=1, routed)           0.421     9.384    float_math/udm_csr_rdata[23]_i_5_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.481 r  float_math/udm_csr_rdata[23]_i_2/O
                         net (fo=1, routed)           0.096     9.577    float_math/udm_csr_rdata[23]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.674 r  float_math/udm_csr_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     9.674    float_result[23]
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.030     9.548    udm_csr_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.862ns (28.486%)  route 7.185ns (71.514%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.247     8.919 f  float_math/mant1_diff_mant2_reg[18]_i_4/O
                         net (fo=1, routed)           0.206     9.125    float_math/mant1_diff_mant2_reg[18]_i_4_n_1
    SLICE_X38Y98         LUT6 (Prop_lut6_I3_O)        0.239     9.364 r  float_math/mant1_diff_mant2_reg[18]_i_1/O
                         net (fo=2, routed)           0.216     9.580    udm/udm_controller/D[13]
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.097     9.677 r  udm/udm_controller/udm_csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     9.677    udm_n_41
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.151     9.247    clk_gen
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.032     9.552    udm_csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 2.861ns (28.397%)  route 7.214ns (71.603%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.509     8.516    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I1_O)        0.234     8.750 r  float_math/udm_csr_rdata[27]_i_21/O
                         net (fo=1, routed)           0.188     8.937    float_math/udm_csr_rdata[27]_i_21_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     9.034 r  float_math/udm_csr_rdata[27]_i_9/O
                         net (fo=1, routed)           0.407     9.442    float_math/udm_csr_rdata[27]_i_9_n_1
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.539 r  float_math/udm_csr_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     9.539    float_math/udm_csr_rdata[27]_i_3_n_1
    SLICE_X44Y97         MUXF7 (Prop_muxf7_I1_O)      0.167     9.706 r  float_math/udm_csr_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     9.706    float_result[27]
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)        0.057     9.591    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 2.694ns (26.880%)  route 7.328ns (73.120%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.611     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.234     8.852 f  float_math/udm_csr_rdata[29]_i_18/O
                         net (fo=1, routed)           0.212     9.064    float_math/udm_csr_rdata[29]_i_18_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.097     9.161 r  float_math/udm_csr_rdata[29]_i_5/O
                         net (fo=1, routed)           0.395     9.556    float_math/udm_csr_rdata[29]_i_5_n_1
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.097     9.653 r  float_math/udm_csr_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     9.653    float_result[29]
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.030     9.564    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 2.694ns (26.950%)  route 7.302ns (73.050%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.612     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.234     8.852 r  float_math/mant1_diff_mant2_reg[6]_i_3/O
                         net (fo=1, routed)           0.274     9.126    float_math/mant1_diff_mant2_reg[6]_i_3_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.097     9.223 r  float_math/mant1_diff_mant2_reg[6]_i_1/O
                         net (fo=2, routed)           0.307     9.530    udm/udm_controller/D[1]
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.097     9.627 r  udm/udm_controller/udm_csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.627    udm_n_53
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.150     9.246    clk_gen
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.030     9.549    udm_csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 -0.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    udm/udm_controller/clk_out1
    SLICE_X31Y88         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.375    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.330    udm/udm_controller/tx_dout_bo[7]_i_3_n_1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.121    -0.387    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.397    udm/udm_controller/in45[15]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.352 r  udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    udm/udm_controller/RD_DATA_reg[15]
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.091    -0.415    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y92         FDRE                                         r  udm_csr_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[10]
    SLICE_X34Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[10]
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120    -0.388    udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y90         FDRE                                         r  udm_csr_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[3]
    SLICE_X34Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.388    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.461%)  route 0.112ns (37.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.112    -0.340    udm/udm_controller/in45[20]
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121    -0.362    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    udm/uart_tx/clk_out1
    SLICE_X28Y88         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.368    udm/uart_tx/in13[2]
    SLICE_X29Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/uart_tx/databuf[2]
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/uart_tx/clk_out1
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.415    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.369%)  route 0.112ns (37.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X35Y94         FDRE                                         r  udm_csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.341    udm/udm_controller/RD_DATA_reg_reg[15]_0[9]
    SLICE_X33Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092    -0.390    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.325%)  route 0.128ns (47.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.568    -0.596    udm/udm_controller/clk_out1
    SLICE_X36Y88         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/udm_controller/bus_wdata_bo_reg[1]/Q
                         net (fo=4, routed)           0.128    -0.327    udm_bus\\.wdata[1]
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.836    -0.837    clk_gen
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.066    -0.422    float2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X33Y92         FDRE                                         r  udm_csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.364    udm/udm_controller/RD_DATA_reg_reg[15]_0[0]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091    -0.416    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.264%)  route 0.118ns (38.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X36Y91         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.337    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.292 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.091    -0.392    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :           17  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation       -1.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 2.712ns (26.697%)  route 7.446ns (73.303%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT4 (Prop_lut4_I3_O)        0.239     8.911 f  float_math/mant1_diff_mant2_reg[20]_i_5/O
                         net (fo=2, routed)           0.588     9.499    float_math/mant1_diff_mant2_reg[20]_i_5_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.596 r  float_math/udm_csr_rdata[20]_i_2/O
                         net (fo=1, routed)           0.096     9.692    float_math/udm_csr_rdata[20]_i_2_n_1
    SLICE_X41Y99         LUT6 (Prop_lut6_I2_O)        0.097     9.789 r  float_math/udm_csr_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.789    float_result[20]
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y99         FDRE                                         r  udm_csr_rdata_reg[20]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)        0.030     9.548    udm_csr_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 2.712ns (26.667%)  route 7.458ns (73.333%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.842     8.767    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.239     9.006 f  float_math/mant1_diff_mant2_reg[12]_i_3/O
                         net (fo=1, routed)           0.294     9.300    float_math/mant1_diff_mant2_reg[12]_i_3_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I2_O)        0.097     9.397 r  float_math/mant1_diff_mant2_reg[12]_i_1/O
                         net (fo=2, routed)           0.307     9.703    udm/udm_controller/D[7]
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.097     9.800 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     9.800    udm_n_47
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y92         FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)        0.030     9.564    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 2.554ns (25.343%)  route 7.524ns (74.657%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.953     7.008    float_math/mant1_diff_mant210_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.097     7.105 f  float_math/mant1_diff_mant2_reg[18]_i_2/O
                         net (fo=35, routed)          0.509     7.614    float_math/mant1_diff_mant2_reg[18]_i_2_n_1
    SLICE_X41Y95         LUT3 (Prop_lut3_I1_O)        0.097     7.711 f  float_math/mant1_diff_mant2_reg[21]_i_10/O
                         net (fo=35, routed)          0.504     8.215    float_math/mant1_diff_mant2_reg[21]_i_10_n_1
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.097     8.312 r  float_math/mant1_diff_mant2_reg[11]_i_2/O
                         net (fo=12, routed)          0.854     9.166    float_math/mant1_diff_mant2_reg[11]_i_2_n_1
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.097     9.263 r  float_math/udm_csr_rdata[30]_i_3/O
                         net (fo=1, routed)           0.348     9.611    float_math/udm_csr_rdata[30]_i_3_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.708 r  float_math/udm_csr_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.708    float_result[30]
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y95         FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)        0.032     9.546    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 2.861ns (28.291%)  route 7.252ns (71.709%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.401     8.407    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.234     8.641 f  float_math/udm_csr_rdata[26]_i_9/O
                         net (fo=1, routed)           0.193     8.834    float_math/udm_csr_rdata[26]_i_9_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I0_O)        0.097     8.931 r  float_math/udm_csr_rdata[26]_i_4/O
                         net (fo=1, routed)           0.548     9.479    float_math/udm_csr_rdata[26]_i_4_n_1
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.097     9.576 r  float_math/udm_csr_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     9.576    float_math/udm_csr_rdata[26]_i_3_n_1
    SLICE_X44Y93         MUXF7 (Prop_muxf7_I1_O)      0.167     9.743 r  float_math/udm_csr_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     9.743    float_result[26]
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y93         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.057     9.591    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.583ns (25.710%)  route 7.464ns (74.290%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          0.858     6.863    float_math/mant1_diff_mant21
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.097     6.960 f  float_math/mant1_diff_mant2_reg[10]_i_2/O
                         net (fo=30, routed)          0.867     7.827    float_math/mant1_diff_mant2_reg[10]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I2_O)        0.097     7.924 r  float_math/mant1_diff_mant2_reg[21]_i_13/O
                         net (fo=5, routed)           0.651     8.576    float_math/mant1_diff_mant2_reg[21]_i_13_n_1
    SLICE_X43Y95         LUT5 (Prop_lut5_I4_O)        0.097     8.673 r  float_math/mant1_diff_mant2_reg[21]_i_3/O
                         net (fo=1, routed)           0.588     9.261    float_math/mant1_diff_mant2_reg[21]_i_3_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.097     9.358 r  float_math/mant1_diff_mant2_reg[21]_i_1/O
                         net (fo=2, routed)           0.223     9.581    udm/udm_controller/D[15]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.097     9.678 r  udm/udm_controller/udm_csr_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.678    udm_n_39
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.145     9.241    clk_gen
    SLICE_X47Y93         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)        0.032     9.546    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 float1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 2.583ns (25.722%)  route 7.459ns (74.278%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.248    -0.368    clk_gen
    SLICE_X43Y89         FDRE                                         r  float1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  float1_reg[25]/Q
                         net (fo=12, routed)          0.757     0.729    float_math/udm_csr_rdata_reg[30][25]
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.097     0.826 f  float_math/udm_csr_rdata[29]_i_24/O
                         net (fo=8, routed)           0.311     1.138    float_math/float1_reg[28]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.097     1.235 r  float_math/mant1_diff_mant2_reg[1]_i_82/O
                         net (fo=2, routed)           0.473     1.708    float_math/mant1_diff_mant2_reg[1]_i_82_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.097     1.805 r  float_math/mant1_diff_mant2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     1.805    float_math/mant1_diff_mant2_reg[1]_i_86_n_1
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     2.071 f  float_math/mant1_diff_mant2_reg[1]_i_41/O[3]
                         net (fo=17, routed)          0.445     2.516    float_math/mant11[7]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.222     2.738 r  float_math/mant1_diff_mant2_reg[1]_i_81/O
                         net (fo=26, routed)          0.638     3.375    float_math/mant1_diff_mant2_reg[1]_i_81_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.097     3.472 r  float_math/mant1_diff_mant2_reg[1]_i_80/O
                         net (fo=3, routed)           0.339     3.811    float_math/mant1_diff_mant2_reg[1]_i_80_n_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.097     3.908 f  float_math/mant1_diff_mant2_reg[1]_i_40/O
                         net (fo=2, routed)           0.595     4.503    float_math/mant1_diff_mant2_reg[1]_i_40_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.097     4.600 r  float_math/mant1_diff_mant2_reg[1]_i_6/O
                         net (fo=9, routed)           0.718     5.319    float_math/mant1[2]
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.097     5.416 r  float_math/mant1_diff_mant2_reg[1]_i_113/O
                         net (fo=1, routed)           0.000     5.416    float_math/mant1_diff_mant2_reg[1]_i_113_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.828 r  float_math/mant1_diff_mant2_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.828    float_math/mant1_diff_mant2_reg[1]_i_51_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.917 r  float_math/mant1_diff_mant2_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.917    float_math/mant1_diff_mant2_reg[1]_i_14_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.006 r  float_math/mant1_diff_mant2_reg[1]_i_3/CO[3]
                         net (fo=42, routed)          1.001     7.007    float_math/mant1_diff_mant21
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.097     7.104 f  float_math/mant1_diff_mant2_reg[6]_i_4/O
                         net (fo=36, routed)          0.801     7.904    float_math/mant1_diff_mant2_reg[6]_i_4_n_1
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.097     8.001 r  float_math/mant1_diff_mant2_reg[22]_i_11/O
                         net (fo=8, routed)           0.865     8.866    float_math/mant1_diff_mant2_reg[22]_i_11_n_1
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.963 f  float_math/udm_csr_rdata[23]_i_5/O
                         net (fo=1, routed)           0.421     9.384    float_math/udm_csr_rdata[23]_i_5_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.481 r  float_math/udm_csr_rdata[23]_i_2/O
                         net (fo=1, routed)           0.096     9.577    float_math/udm_csr_rdata[23]_i_2_n_1
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.097     9.674 r  float_math/udm_csr_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     9.674    float_result[23]
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.149     9.245    clk_gen
    SLICE_X41Y95         FDRE                                         r  udm_csr_rdata_reg[23]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.030     9.548    udm_csr_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 2.862ns (28.486%)  route 7.185ns (71.514%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.726     7.811    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.113     7.924 r  float_math/mant1_diff_mant2_reg[22]_i_6/O
                         net (fo=28, routed)          0.748     8.672    float_math/mant1_diff_mant2_reg[22]_i_6_n_1
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.247     8.919 f  float_math/mant1_diff_mant2_reg[18]_i_4/O
                         net (fo=1, routed)           0.206     9.125    float_math/mant1_diff_mant2_reg[18]_i_4_n_1
    SLICE_X38Y98         LUT6 (Prop_lut6_I3_O)        0.239     9.364 r  float_math/mant1_diff_mant2_reg[18]_i_1/O
                         net (fo=2, routed)           0.216     9.580    udm/udm_controller/D[13]
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.097     9.677 r  udm/udm_controller/udm_csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     9.677    udm_n_41
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.151     9.247    clk_gen
    SLICE_X37Y98         FDRE                                         r  udm_csr_rdata_reg[18]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.032     9.552    udm_csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 2.861ns (28.397%)  route 7.214ns (71.603%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.509     8.516    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I1_O)        0.234     8.750 r  float_math/udm_csr_rdata[27]_i_21/O
                         net (fo=1, routed)           0.188     8.937    float_math/udm_csr_rdata[27]_i_21_n_1
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     9.034 r  float_math/udm_csr_rdata[27]_i_9/O
                         net (fo=1, routed)           0.407     9.442    float_math/udm_csr_rdata[27]_i_9_n_1
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.539 r  float_math/udm_csr_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     9.539    float_math/udm_csr_rdata[27]_i_3_n_1
    SLICE_X44Y97         MUXF7 (Prop_muxf7_I1_O)      0.167     9.706 r  float_math/udm_csr_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     9.706    float_result[27]
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X44Y97         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)        0.057     9.591    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 2.694ns (26.880%)  route 7.328ns (73.120%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.611     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.234     8.852 f  float_math/udm_csr_rdata[29]_i_18/O
                         net (fo=1, routed)           0.212     9.064    float_math/udm_csr_rdata[29]_i_18_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.097     9.161 r  float_math/udm_csr_rdata[29]_i_5/O
                         net (fo=1, routed)           0.395     9.556    float_math/udm_csr_rdata[29]_i_5_n_1
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.097     9.653 r  float_math/udm_csr_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     9.653    float_result[29]
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.147     9.243    clk_gen
    SLICE_X45Y97         FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.366     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.030     9.564    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 float2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 2.694ns (26.950%)  route 7.302ns (73.050%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.247    -0.369    clk_gen
    SLICE_X45Y88         FDRE                                         r  float2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.341    -0.028 r  float2_reg[25]/Q
                         net (fo=20, routed)          0.628     0.600    float_math/Q[25]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.097     0.697 f  float_math/udm_csr_rdata[29]_i_23/O
                         net (fo=5, routed)           0.367     1.063    float_math_n_50
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.110     1.173 r  mant1_diff_mant2_reg[1]_i_116/O
                         net (fo=2, routed)           0.581     1.754    mant1_diff_mant2_reg[1]_i_116_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.472     2.226 f  mant1_diff_mant2_reg[1]_i_61/O[3]
                         net (fo=22, routed)          0.532     2.758    float_math/mant21[7]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.234     2.992 r  float_math/mant1_diff_mant2_reg[16]_i_55/O
                         net (fo=2, routed)           0.646     3.637    float_math/mant1_diff_mant2_reg[16]_i_55_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.734 r  float_math/mant1_diff_mant2_reg[16]_i_39/O
                         net (fo=3, routed)           0.430     4.164    float_math/mant1_diff_mant2_reg[16]_i_39_n_1
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.097     4.261 r  float_math/mant1_diff_mant2_reg[9]_i_41/O
                         net (fo=1, routed)           0.444     4.705    float_math/mant1_diff_mant2_reg[9]_i_41_n_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.097     4.802 r  float_math/mant1_diff_mant2_reg[9]_i_32/O
                         net (fo=3, routed)           0.729     5.531    float_math/mant2[5]
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.101     5.632 r  float_math/mant1_diff_mant2_reg[1]_i_126/O
                         net (fo=1, routed)           0.000     5.632    float_math/mant1_diff_mant2_reg[1]_i_126_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     5.871 r  float_math/mant1_diff_mant2_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.871    float_math/mant1_diff_mant2_reg[1]_i_66_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.963 r  float_math/mant1_diff_mant2_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.963    float_math/mant1_diff_mant2_reg[1]_i_23_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.055 r  float_math/mant1_diff_mant2_reg[1]_i_4/CO[3]
                         net (fo=42, routed)          0.933     6.988    float_math/mant1_diff_mant210_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.097     7.085 f  float_math/mant1_diff_mant2_reg[20]_i_2/O
                         net (fo=28, routed)          0.821     7.906    float_math/mant1_diff_mant2_reg[20]_i_2_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.006 r  float_math/mant1_diff_mant2_reg[20]_i_10/O
                         net (fo=21, routed)          0.612     8.618    float_math/mant1_diff_mant2_reg[20]_i_10_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.234     8.852 r  float_math/mant1_diff_mant2_reg[6]_i_3/O
                         net (fo=1, routed)           0.274     9.126    float_math/mant1_diff_mant2_reg[6]_i_3_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.097     9.223 r  float_math/mant1_diff_mant2_reg[6]_i_1/O
                         net (fo=2, routed)           0.307     9.530    udm/udm_controller/D[1]
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.097     9.627 r  udm/udm_controller/udm_csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.627    udm_n_53
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         1.150     9.246    clk_gen
    SLICE_X37Y91         FDRE                                         r  udm_csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.030     9.549    udm_csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 -0.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    udm/udm_controller/clk_out1
    SLICE_X31Y88         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.375    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.330    udm/udm_controller/tx_dout_bo[7]_i_3_n_1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X30Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.121    -0.387    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.397    udm/udm_controller/in45[15]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.352 r  udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    udm/udm_controller/RD_DATA_reg[15]
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X32Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.091    -0.415    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y92         FDRE                                         r  udm_csr_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[10]
    SLICE_X34Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[10]
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120    -0.388    udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X35Y90         FDRE                                         r  udm_csr_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.368    udm/udm_controller/RD_DATA_reg_reg[15]_0[3]
    SLICE_X34Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/udm_controller/clk_out1
    SLICE_X34Y90         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120    -0.388    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.461%)  route 0.112ns (37.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X33Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.112    -0.340    udm/udm_controller/in45[20]
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X34Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121    -0.362    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    udm/uart_tx/clk_out1
    SLICE_X28Y88         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.368    udm/uart_tx/in13[2]
    SLICE_X29Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    udm/uart_tx/databuf[2]
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.840    -0.833    udm/uart_tx/clk_out1
    SLICE_X29Y88         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.415    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.369%)  route 0.112ns (37.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X35Y94         FDRE                                         r  udm_csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.341    udm/udm_controller/RD_DATA_reg_reg[15]_0[9]
    SLICE_X33Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X33Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092    -0.390    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.325%)  route 0.128ns (47.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.568    -0.596    udm/udm_controller/clk_out1
    SLICE_X36Y88         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/udm_controller/bus_wdata_bo_reg[1]/Q
                         net (fo=4, routed)           0.128    -0.327    udm_bus\\.wdata[1]
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.836    -0.837    clk_gen
    SLICE_X39Y87         FDRE                                         r  float2_reg[1]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.066    -0.422    float2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.570    -0.594    clk_gen
    SLICE_X33Y92         FDRE                                         r  udm_csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm_csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.364    udm/udm_controller/RD_DATA_reg_reg[15]_0[0]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y92         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091    -0.416    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.264%)  route 0.118ns (38.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.569    -0.595    clk_gen
    SLICE_X36Y91         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.337    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.292 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=470, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X32Y91         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.091    -0.392    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.100    





