m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/simulation/modelsim
vD_FlipFlop
Z1 !s110 1506451463
!i10b 1
!s100 ISek_LF]h]0:zz<m85E0a3
IKjlIHOd<OPcT?RV_mcVST1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1506421017
8D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/D_FlipFlop.v
FD:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/D_FlipFlop.v
L0 1
Z3 OP;L;10.4a;61
r1
!s85 0
31
!s108 1506451462.000000
!s107 D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/D_FlipFlop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel|D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/D_FlipFlop.v|
!s101 -O0
!i113 1
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
Z5 !s92 -vlog01compat -work work +incdir+D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@d_@flip@flop
vshift_register_4bits_parallel
R1
!i10b 1
!s100 gDj9Vb2W?BhZU?06YHG070
IeMQlTbfg=4MGAA:k:j6:92
R2
R0
w1506451028
8D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/shift_register_4bits_parallel.v
FD:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/shift_register_4bits_parallel.v
L0 1
R3
r1
!s85 0
31
Z6 !s108 1506451463.000000
!s107 D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/shift_register_4bits_parallel.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel|D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/shift_register_4bits_parallel.v|
!s101 -O0
!i113 1
R4
R5
vtb_shift_register_4bits_parallel
R1
!i10b 1
!s100 `MOI:?MW;:g6g?IR:eY^P0
IKWbC`0P2gM:bJS5TmC7SB0
R2
R0
w1506451405
8D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/tb_shift_register_4bits_parallel.v
FD:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/tb_shift_register_4bits_parallel.v
L0 1
R3
r1
!s85 0
31
R6
!s107 D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/tb_shift_register_4bits_parallel.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel|D:/Workspace/Altera_Quartus_Workspace/shift_register_4bits_parallel/tb_shift_register_4bits_parallel.v|
!s101 -O0
!i113 1
R4
R5
