<?xml version="1.0"?>
<Project Version="1" Minor="7" DIGEST="">
	<TOOL_VERSION Version="2024.1"/>
	<MODE Name="Post-Synthesis"/>
	<SYSTEMINFO BOARD="" PART="xczu28dr-ffvg1517-2-e" ARCH="zynquplusRFSOC" PACKAGE="ffvg1517" DEVICE="xczu28dr" SPEED="-2"/>
	<PART Name="xczu28dr-ffvg1517-2-e">
		<SSIT IS_SSIT="0"/>
		<NUM_OF_SLRS Value="1"/>
	</PART>
	<HIERARCHY Name="design_1_wrapper"/>
	<File Type="HW_HANDOFF" Name="design_1.hwh" src_db="design_1.hwdef" DESIGN_HIERARCHY="design_1_i" BD_TYPE="DEFAULT_BD">
	</File>
	<File Type="BDA" Name="design_1.bda" src_db="design_1.hwdef">
	</File>
	<File Type="PS_FSBL_INIT" Name="psu_init.c" src_db="design_1_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT" Name="psu_init.h" src_db="design_1_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT_GPL" Name="psu_init_gpl.c" src_db="design_1_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT_GPL" Name="psu_init_gpl.h" src_db="design_1_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_INIT_HELP" Name="psu_init.html" src_db="design_1_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_XMD_INIT" Name="psu_init.tcl" src_db="design_1_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="HW_HANDOFF" Name="design_1_axi_smc_0.hwh" src_db="design_1_axi_smc_0.hwdef" DESIGN_HIERARCHY="design_1_axi_smc_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="BIT" Name="design_dsp.bit" src_db="temp.hdf">
	</File>
	<DRIVERS>
		<DRIVER IP_VLNV="CoRSoC:VMC:ram_re:1.0">
			<File PATH="drivers/ram_re_v1_0/src/ram_re_ip_hw.h"/>
			<File PATH="drivers/ram_re_v1_0/src/ram_re_ip.h"/>
			<File PATH="drivers/ram_re_v1_0/src/ram_re_ip_sinit.c"/>
			<File PATH="drivers/ram_re_v1_0/src/ram_re_ip.c"/>
			<File PATH="drivers/ram_re_v1_0/src/ram_re_ip_linux.c"/>
			<File PATH="drivers/ram_re_v1_0/data/ram_re_ip.mdd"/>
			<File PATH="drivers/ram_re_v1_0/data/ram_re_ip.tcl"/>
			<File PATH="drivers/ram_re_v1_0/src/Makefile"/>
			<File PATH="drivers/ram_re_v1_0/doc/html/api/index.html"/>
		</DRIVER>
	</DRIVERS>
	<USEDRESOURCES/>
</Project>

