#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24bb5b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24ae080 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x24bc970 .functor NOT 1, L_0x24fe650, C4<0>, C4<0>, C4<0>;
L_0x24fe3f0 .functor XOR 298, L_0x24fe190, L_0x24fe350, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x24fe560 .functor XOR 298, L_0x24fe3f0, L_0x24fe490, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x24fc220_0 .net *"_ivl_10", 297 0, L_0x24fe490;  1 drivers
v0x24fc320_0 .net *"_ivl_12", 297 0, L_0x24fe560;  1 drivers
v0x24fc400_0 .net *"_ivl_2", 297 0, L_0x24fe0f0;  1 drivers
v0x24fc4c0_0 .net *"_ivl_4", 297 0, L_0x24fe190;  1 drivers
v0x24fc5a0_0 .net *"_ivl_6", 297 0, L_0x24fe350;  1 drivers
v0x24fc6d0_0 .net *"_ivl_8", 297 0, L_0x24fe3f0;  1 drivers
v0x24fc7b0_0 .var "clk", 0 0;
v0x24fc850_0 .net "in", 99 0, v0x24fb180_0;  1 drivers
v0x24fc8f0_0 .net "out_any_dut", 99 1, v0x24fb8b0_0;  1 drivers
v0x24fca40_0 .net "out_any_ref", 99 1, L_0x24fd840;  1 drivers
v0x24fcb10_0 .net "out_both_dut", 98 0, v0x24fb9b0_0;  1 drivers
v0x24fcbe0_0 .net "out_both_ref", 98 0, L_0x24fd430;  1 drivers
v0x24fccb0_0 .net "out_different_dut", 99 0, v0x24fba90_0;  1 drivers
v0x24fcd80_0 .net "out_different_ref", 99 0, L_0x24fdda0;  1 drivers
v0x24fce50_0 .var/2u "stats1", 287 0;
v0x24fcf10_0 .var/2u "strobe", 0 0;
v0x24fcfd0_0 .net "tb_match", 0 0, L_0x24fe650;  1 drivers
v0x24fd0a0_0 .net "tb_mismatch", 0 0, L_0x24bc970;  1 drivers
E_0x24c4250/0 .event negedge, v0x24fb0a0_0;
E_0x24c4250/1 .event posedge, v0x24fb0a0_0;
E_0x24c4250 .event/or E_0x24c4250/0, E_0x24c4250/1;
L_0x24fe0f0 .concat [ 100 99 99 0], L_0x24fdda0, L_0x24fd840, L_0x24fd430;
L_0x24fe190 .concat [ 100 99 99 0], L_0x24fdda0, L_0x24fd840, L_0x24fd430;
L_0x24fe350 .concat [ 100 99 99 0], v0x24fba90_0, v0x24fb8b0_0, v0x24fb9b0_0;
L_0x24fe490 .concat [ 100 99 99 0], L_0x24fdda0, L_0x24fd840, L_0x24fd430;
L_0x24fe650 .cmp/eeq 298, L_0x24fe0f0, L_0x24fe560;
S_0x24ade20 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x24ae080;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x24fd370 .functor AND 100, v0x24fb180_0, L_0x24fd230, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x24fd780 .functor OR 100, v0x24fb180_0, L_0x24fd640, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x24fdda0 .functor XOR 100, v0x24fb180_0, L_0x24fdc60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x24bcb90_0 .net *"_ivl_1", 98 0, L_0x24fd190;  1 drivers
v0x24fa110_0 .net *"_ivl_11", 98 0, L_0x24fd570;  1 drivers
v0x24fa1f0_0 .net *"_ivl_12", 99 0, L_0x24fd640;  1 drivers
L_0x7f4ec25da060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24fa2b0_0 .net *"_ivl_15", 0 0, L_0x7f4ec25da060;  1 drivers
v0x24fa390_0 .net *"_ivl_16", 99 0, L_0x24fd780;  1 drivers
v0x24fa4c0_0 .net *"_ivl_2", 99 0, L_0x24fd230;  1 drivers
v0x24fa5a0_0 .net *"_ivl_21", 0 0, L_0x24fd9c0;  1 drivers
v0x24fa680_0 .net *"_ivl_23", 98 0, L_0x24fdb70;  1 drivers
v0x24fa760_0 .net *"_ivl_24", 99 0, L_0x24fdc60;  1 drivers
L_0x7f4ec25da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24fa8d0_0 .net *"_ivl_5", 0 0, L_0x7f4ec25da018;  1 drivers
v0x24fa9b0_0 .net *"_ivl_6", 99 0, L_0x24fd370;  1 drivers
v0x24faa90_0 .net "in", 99 0, v0x24fb180_0;  alias, 1 drivers
v0x24fab70_0 .net "out_any", 99 1, L_0x24fd840;  alias, 1 drivers
v0x24fac50_0 .net "out_both", 98 0, L_0x24fd430;  alias, 1 drivers
v0x24fad30_0 .net "out_different", 99 0, L_0x24fdda0;  alias, 1 drivers
L_0x24fd190 .part v0x24fb180_0, 1, 99;
L_0x24fd230 .concat [ 99 1 0 0], L_0x24fd190, L_0x7f4ec25da018;
L_0x24fd430 .part L_0x24fd370, 0, 99;
L_0x24fd570 .part v0x24fb180_0, 1, 99;
L_0x24fd640 .concat [ 99 1 0 0], L_0x24fd570, L_0x7f4ec25da060;
L_0x24fd840 .part L_0x24fd780, 0, 99;
L_0x24fd9c0 .part v0x24fb180_0, 0, 1;
L_0x24fdb70 .part v0x24fb180_0, 1, 99;
L_0x24fdc60 .concat [ 99 1 0 0], L_0x24fdb70, L_0x24fd9c0;
S_0x24fae90 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x24ae080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x24fb0a0_0 .net "clk", 0 0, v0x24fc7b0_0;  1 drivers
v0x24fb180_0 .var "in", 99 0;
v0x24fb240_0 .net "tb_match", 0 0, L_0x24fe650;  alias, 1 drivers
E_0x24c3dd0 .event posedge, v0x24fb0a0_0;
E_0x24c46e0 .event negedge, v0x24fb0a0_0;
S_0x24fb340 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x24ae080;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
v0x24fb8b0_0 .var "any", 99 1;
v0x24fb9b0_0 .var "both", 98 0;
v0x24fba90_0 .var "different", 99 0;
v0x24fbb80_0 .net "in", 99 0, v0x24fb180_0;  alias, 1 drivers
v0x24fbc90_0 .net "out_any", 99 1, v0x24fb8b0_0;  alias, 1 drivers
v0x24fbdc0_0 .net "out_both", 98 0, v0x24fb9b0_0;  alias, 1 drivers
v0x24fbea0_0 .net "out_different", 99 0, v0x24fba90_0;  alias, 1 drivers
E_0x24aaa20 .event anyedge, v0x24faa90_0;
S_0x24fb5d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 13, 4 13 0, S_0x24fb340;
 .timescale 0 0;
v0x24fb7b0_0 .var/2s "i", 31 0;
S_0x24fc000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x24ae080;
 .timescale -12 -12;
E_0x24dbed0 .event anyedge, v0x24fcf10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24fcf10_0;
    %nor/r;
    %assign/vec4 v0x24fcf10_0, 0;
    %wait E_0x24dbed0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24fae90;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x24fb180_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24c46e0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x24fb180_0, 0;
    %wait E_0x24c3dd0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x24fb180_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x24fb340;
T_2 ;
    %wait E_0x24aaa20;
    %fork t_1, S_0x24fb5d0;
    %jmp t_0;
    .scope S_0x24fb5d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24fb7b0_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x24fb7b0_0;
    %cmpi/s 98, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x24fbb80_0;
    %load/vec4 v0x24fb7b0_0;
    %part/s 1;
    %load/vec4 v0x24fbb80_0;
    %load/vec4 v0x24fb7b0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.4, 8;
T_2.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.4, 8;
 ; End of false expr.
    %blend;
T_2.4;
    %ix/getv/s 4, v0x24fb7b0_0;
    %store/vec4 v0x24fb9b0_0, 4, 1;
    %load/vec4 v0x24fbb80_0;
    %load/vec4 v0x24fb7b0_0;
    %part/s 1;
    %load/vec4 v0x24fbb80_0;
    %load/vec4 v0x24fb7b0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %load/vec4 v0x24fb7b0_0;
    %addi 1, 0, 32;
    %pad/s 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x24fb8b0_0, 4, 1;
    %load/vec4 v0x24fbb80_0;
    %load/vec4 v0x24fb7b0_0;
    %part/s 1;
    %load/vec4 v0x24fbb80_0;
    %load/vec4 v0x24fb7b0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/getv/s 4, v0x24fb7b0_0;
    %store/vec4 v0x24fba90_0, 4, 1;
T_2.2 ; for-loop step statement
    %load/vec4 v0x24fb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x24fb7b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .scope S_0x24fb340;
t_0 %join;
    %load/vec4 v0x24fbb80_0;
    %parti/s 1, 98, 8;
    %load/vec4 v0x24fbb80_0;
    %parti/s 1, 99, 8;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fb9b0_0, 4, 1;
    %load/vec4 v0x24fbb80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x24fbb80_0;
    %parti/s 1, 99, 8;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %ix/load 4, 0, 0; loading -1
    %ix/sub 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fb8b0_0, 4, 1;
    %load/vec4 v0x24fbb80_0;
    %parti/s 1, 98, 8;
    %load/vec4 v0x24fbb80_0;
    %parti/s 1, 99, 8;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fba90_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x24ae080;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fc7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fcf10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24ae080;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x24fc7b0_0;
    %inv;
    %store/vec4 v0x24fc7b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x24ae080;
T_5 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24fb0a0_0, v0x24fd0a0_0, v0x24fc850_0, v0x24fcbe0_0, v0x24fcb10_0, v0x24fca40_0, v0x24fc8f0_0, v0x24fcd80_0, v0x24fccb0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x24ae080;
T_6 ;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_6.1 ;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_6.3 ;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_6.5 ;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x24ae080;
T_7 ;
    %wait E_0x24c4250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fce50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
    %load/vec4 v0x24fcfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fce50_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x24fcbe0_0;
    %load/vec4 v0x24fcbe0_0;
    %load/vec4 v0x24fcb10_0;
    %xor;
    %load/vec4 v0x24fcbe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x24fca40_0;
    %load/vec4 v0x24fca40_0;
    %load/vec4 v0x24fc8f0_0;
    %xor;
    %load/vec4 v0x24fca40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.8 ;
    %load/vec4 v0x24fcd80_0;
    %load/vec4 v0x24fcd80_0;
    %load/vec4 v0x24fccb0_0;
    %xor;
    %load/vec4 v0x24fcd80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.14 ;
    %load/vec4 v0x24fce50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fce50_0, 4, 32;
T_7.12 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/gatesv100/iter2/response1/top_module.sv";
