
motor_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a94  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007c1c  08007c1c  00008c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800806c  0800806c  0000a4f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800806c  0800806c  0000a4f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800806c  0800806c  0000a4f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800806c  0800806c  0000906c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008070  08008070  00009070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004f4  20000000  08008074  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e0  200004f4  08008568  0000a4f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200018d4  08008568  0000a8d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a4f4  2**0
                  CONTENTS, READONLY
 12 .debug_line   0003d99a  00000000  00000000  0000a524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000d0  00000000  00000000  00047ebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0003ad9c  00000000  00000000  00047f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007cac  00000000  00000000  00082d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000019d8  00000000  00000000  0008a9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000d43ef  00000000  00000000  0008c3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000286f  00000000  00000000  0016079f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 00018c4e  00000000  00000000  0016300e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002787a  00000000  00000000  0017bc5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001a34d6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000042fc  00000000  00000000  001a351c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200004f4 	.word	0x200004f4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c04 	.word	0x08007c04

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200004f8 	.word	0x200004f8
 80001c4:	08007c04 	.word	0x08007c04

080001c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80001c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000200 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80001cc:	f003 fcbc 	bl	8003b48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001d0:	480c      	ldr	r0, [pc, #48]	@ (8000204 <LoopForever+0x6>)
  ldr r1, =_edata
 80001d2:	490d      	ldr	r1, [pc, #52]	@ (8000208 <LoopForever+0xa>)
  ldr r2, =_sidata
 80001d4:	4a0d      	ldr	r2, [pc, #52]	@ (800020c <LoopForever+0xe>)
  movs r3, #0
 80001d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001d8:	e002      	b.n	80001e0 <LoopCopyDataInit>

080001da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001de:	3304      	adds	r3, #4

080001e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80001e4:	d3f9      	bcc.n	80001da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80001e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000210 <LoopForever+0x12>)
  ldr r4, =_ebss
 80001e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000214 <LoopForever+0x16>)
  movs r3, #0
 80001ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80001ec:	e001      	b.n	80001f2 <LoopFillZerobss>

080001ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80001ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001f0:	3204      	adds	r2, #4

080001f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001f4:	d3fb      	bcc.n	80001ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80001f6:	f007 fcd3 	bl	8007ba0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80001fa:	f000 fbb5 	bl	8000968 <main>

080001fe <LoopForever>:

LoopForever:
    b LoopForever
 80001fe:	e7fe      	b.n	80001fe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000200:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000208:	200004f4 	.word	0x200004f4
  ldr r2, =_sidata
 800020c:	08008074 	.word	0x08008074
  ldr r2, =_sbss
 8000210:	200004f4 	.word	0x200004f4
  ldr r4, =_ebss
 8000214:	200018d4 	.word	0x200018d4

08000218 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000218:	e7fe      	b.n	8000218 <BusFault_Handler>
	...

0800021c <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 800021c:	b570      	push	{r4, r5, r6, lr}
 800021e:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 8000220:	6940      	ldr	r0, [r0, #20]
 8000222:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000224:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000226:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000228:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 800022a:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800022e:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000232:	6960      	ldr	r0, [r4, #20]
 8000234:	f104 011c 	add.w	r1, r4, #28
 8000238:	462b      	mov	r3, r5
 800023a:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 800023c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000240:	4718      	bx	r3
 8000242:	bf00      	nop

08000244 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000244:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000246:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000248:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800024a:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800024e:	4c1e      	ldr	r4, [pc, #120]	@ (80002c8 <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000250:	01db      	lsls	r3, r3, #7
 8000252:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000256:	784a      	ldrb	r2, [r1, #1]
 8000258:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800025c:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800025e:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000262:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000266:	b2da      	uxtb	r2, r3
 8000268:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 800026c:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000270:	5ca2      	ldrb	r2, [r4, r2]
 8000272:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000276:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000278:	5ca2      	ldrb	r2, [r4, r2]
 800027a:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 800027e:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000280:	5ca2      	ldrb	r2, [r4, r2]
 8000282:	4c12      	ldr	r4, [pc, #72]	@ (80002cc <ASPEP_sendBeacon+0x88>)
 8000284:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000288:	5ca2      	ldrb	r2, [r4, r2]
 800028a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800028e:	f043 0305 	orr.w	r3, r3, #5
 8000292:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000294:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000296:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000298:	b14b      	cbz	r3, 80002ae <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 800029a:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 800029c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80002a0:	b913      	cbnz	r3, 80002a8 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80002a2:	2302      	movs	r3, #2
 80002a4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80002a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80002ac:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80002ae:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80002b2:	2303      	movs	r3, #3
 80002b4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80002b8:	6481      	str	r1, [r0, #72]	@ 0x48
 80002ba:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80002bc:	2204      	movs	r2, #4
 80002be:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 80002c0:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80002c4:	6940      	ldr	r0, [r0, #20]
 80002c6:	4718      	bx	r3
 80002c8:	08007c2c 	.word	0x08007c2c
 80002cc:	08007c1c 	.word	0x08007c1c

080002d0 <ASPEP_sendPing>:
{
 80002d0:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 80002d2:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 80002d4:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 80002d8:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80002dc:	4d1d      	ldr	r5, [pc, #116]	@ (8000354 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 80002de:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 80002e2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 80002e6:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 80002ea:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80002ee:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 80002f2:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 80002f6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80002fa:	b2da      	uxtb	r2, r3
 80002fc:	4c16      	ldr	r4, [pc, #88]	@ (8000358 <ASPEP_sendPing+0x88>)
 80002fe:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000302:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000306:	5ca2      	ldrb	r2, [r4, r2]
 8000308:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 800030c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800030e:	5ca2      	ldrb	r2, [r4, r2]
 8000310:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000314:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000316:	5ca2      	ldrb	r2, [r4, r2]
 8000318:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 800031c:	5ceb      	ldrb	r3, [r5, r3]
 800031e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000322:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000324:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000326:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000328:	b143      	cbz	r3, 800033c <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800032a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800032c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000330:	b913      	cbnz	r3, 8000338 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8000332:	2302      	movs	r3, #2
 8000334:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000338:	bc30      	pop	{r4, r5}
 800033a:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800033c:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000340:	2303      	movs	r3, #3
 8000342:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000346:	6481      	str	r1, [r0, #72]	@ 0x48
 8000348:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 800034a:	2204      	movs	r2, #4
 800034c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800034e:	6940      	ldr	r0, [r0, #20]
}
 8000350:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000352:	4718      	bx	r3
 8000354:	08007c1c 	.word	0x08007c1c
 8000358:	08007c2c 	.word	0x08007c2c

0800035c <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 800035c:	2a0a      	cmp	r2, #10
 800035e:	d009      	beq.n	8000374 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8000360:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 8000364:	2b01      	cmp	r3, #1
 8000366:	d91d      	bls.n	80003a4 <ASPEP_getBuffer+0x48>
 8000368:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800036c:	2b01      	cmp	r3, #1
 800036e:	d90d      	bls.n	800038c <ASPEP_getBuffer+0x30>
        result = false;
 8000370:	2000      	movs	r0, #0
}
 8000372:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8000374:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 8000378:	2b01      	cmp	r3, #1
 800037a:	d8f9      	bhi.n	8000370 <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 800037c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 800037e:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000380:	3304      	adds	r3, #4
 8000382:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000384:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 8000388:	2001      	movs	r0, #1
 800038a:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 800038c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 800038e:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000392:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000396:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 8000398:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 800039c:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 800039e:	600b      	str	r3, [r1, #0]
  bool result = true;
 80003a0:	2001      	movs	r0, #1
 80003a2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80003a4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 80003a6:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80003aa:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80003ae:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 80003b0:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80003b4:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80003b6:	600b      	str	r3, [r1, #0]
 80003b8:	e7f2      	b.n	80003a0 <ASPEP_getBuffer+0x44>
 80003ba:	bf00      	nop

080003bc <ASPEP_sendPacket>:
{
 80003bc:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80003be:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 80003c2:	2802      	cmp	r0, #2
 80003c4:	d001      	beq.n	80003ca <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 80003c6:	2002      	movs	r0, #2
 80003c8:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 80003ca:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 80003ce:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 80003d2:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 80003d6:	2801      	cmp	r0, #1
 80003d8:	d104      	bne.n	80003e4 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 80003da:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 80003de:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 80003e0:	3202      	adds	r2, #2
 80003e2:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 80003e4:	2b0a      	cmp	r3, #10
 80003e6:	d105      	bne.n	80003f4 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 80003e8:	f89c 0010 	ldrb.w	r0, [ip, #16]
 80003ec:	b348      	cbz	r0, 8000442 <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 80003ee:	2000      	movs	r0, #0
 80003f0:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 80003f4:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 80003f8:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80003fa:	4d34      	ldr	r5, [pc, #208]	@ (80004cc <ASPEP_sendPacket+0x110>)
 80003fc:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 80003fe:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000400:	5d2e      	ldrb	r6, [r5, r4]
 8000402:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8000406:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000408:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800040c:	5d2e      	ldrb	r6, [r5, r4]
 800040e:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8000412:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000414:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000416:	5d2c      	ldrb	r4, [r5, r4]
 8000418:	f3c0 6503 	ubfx	r5, r0, #24, #4
 800041c:	406c      	eors	r4, r5
 800041e:	4d2c      	ldr	r5, [pc, #176]	@ (80004d0 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8000420:	5d2c      	ldrb	r4, [r5, r4]
 8000422:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 8000426:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800042a:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800042c:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8000430:	b1b9      	cbz	r1, 8000462 <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000432:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000434:	2b09      	cmp	r3, #9
 8000436:	d006      	beq.n	8000446 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 8000438:	2b0a      	cmp	r3, #10
 800043a:	d02a      	beq.n	8000492 <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 800043c:	b37b      	cbz	r3, 800049e <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 800043e:	2000      	movs	r0, #0
}
 8000440:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8000442:	2001      	movs	r0, #1
}
 8000444:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000446:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800044a:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 800044c:	458e      	cmp	lr, r1
 800044e:	bf14      	ite	ne
 8000450:	2003      	movne	r0, #3
 8000452:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8000454:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 8000458:	b3a1      	cbz	r1, 80004c4 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800045a:	2102      	movs	r1, #2
 800045c:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 800045e:	809a      	strh	r2, [r3, #4]
}
 8000460:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 8000462:	2b09      	cmp	r3, #9
 8000464:	d029      	beq.n	80004ba <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 8000466:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 8000468:	f04f 0303 	mov.w	r3, #3
 800046c:	bf0b      	itete	eq
 800046e:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 8000472:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000476:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800047a:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800047e:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 8000482:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000484:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 8000488:	f8dc 0014 	ldr.w	r0, [ip, #20]
 800048c:	4671      	mov	r1, lr
 800048e:	4798      	blx	r3
 8000490:	e7d5      	b.n	800043e <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 8000492:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 8000496:	2b01      	cmp	r3, #1
 8000498:	d009      	beq.n	80004ae <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 800049a:	2003      	movs	r0, #3
}
 800049c:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 800049e:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d1f9      	bne.n	800049a <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 80004a6:	2302      	movs	r3, #2
 80004a8:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 80004ac:	e7c7      	b.n	800043e <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 80004ae:	2302      	movs	r3, #2
 80004b0:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80004b4:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 80004b8:	e7c1      	b.n	800043e <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80004ba:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80004be:	2103      	movs	r1, #3
 80004c0:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80004c2:	e7dc      	b.n	800047e <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 80004c4:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 80004c8:	e7c7      	b.n	800045a <ASPEP_sendPacket+0x9e>
 80004ca:	bf00      	nop
 80004cc:	08007c2c 	.word	0x08007c2c
 80004d0:	08007c1c 	.word	0x08007c1c

080004d4 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 80004d4:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 80004d6:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80004da:	2b03      	cmp	r3, #3
{
 80004dc:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 80004de:	d013      	beq.n	8000508 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 80004e0:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 80004e2:	2100      	movs	r1, #0
 80004e4:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 80004e6:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 80004ea:	2a02      	cmp	r2, #2
 80004ec:	d013      	beq.n	8000516 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 80004ee:	2b02      	cmp	r3, #2
 80004f0:	d11d      	bne.n	800052e <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 80004f2:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 80004f6:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 80004f8:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 80004fa:	2204      	movs	r2, #4
 80004fc:	6940      	ldr	r0, [r0, #20]
 80004fe:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000500:	2303      	movs	r3, #3
 8000502:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000506:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000508:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 800050c:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800050e:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8000510:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8000514:	d10b      	bne.n	800052e <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000516:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800051a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800051c:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800051e:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8000520:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000522:	6960      	ldr	r0, [r4, #20]
 8000524:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000526:	2303      	movs	r3, #3
 8000528:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 800052c:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800052e:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8000530:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000532:	b1cb      	cbz	r3, 8000568 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8000534:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8000536:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8000538:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800053a:	6819      	ldr	r1, [r3, #0]
 800053c:	889a      	ldrh	r2, [r3, #4]
 800053e:	6960      	ldr	r0, [r4, #20]
 8000540:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000542:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8000544:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8000548:	2b02      	cmp	r3, #2
 800054a:	d007      	beq.n	800055c <ASPEP_HWDataTransmittedIT+0x88>
 800054c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8000550:	2b02      	cmp	r3, #2
 8000552:	d003      	beq.n	800055c <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8000554:	2300      	movs	r3, #0
 8000556:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8000558:	b662      	cpsie	i
}
 800055a:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 800055c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800055e:	0063      	lsls	r3, r4, #1
 8000560:	3368      	adds	r3, #104	@ 0x68
 8000562:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8000564:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 8000566:	e7f7      	b.n	8000558 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 8000568:	64a3      	str	r3, [r4, #72]	@ 0x48
 800056a:	e7f5      	b.n	8000558 <ASPEP_HWDataTransmittedIT+0x84>

0800056c <ASPEP_RXframeProcess>:
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 800056c:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000570:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 8000572:	f04f 0c00 	mov.w	ip, #0
{
 8000576:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800057a:	4604      	mov	r4, r0
    *packetLength = 0;
 800057c:	f8a1 c000 	strh.w	ip, [r1]
    if (pHandle->NewPacketAvailable)
 8000580:	b1cb      	cbz	r3, 80005b6 <ASPEP_RXframeProcess+0x4a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 8000582:	f890 3064 	ldrb.w	r3, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8000586:	f880 c061 	strb.w	ip, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 800058a:	2b01      	cmp	r3, #1
 800058c:	d055      	beq.n	800063a <ASPEP_RXframeProcess+0xce>
 800058e:	2b02      	cmp	r3, #2
 8000590:	d018      	beq.n	80005c4 <ASPEP_RXframeProcess+0x58>
 8000592:	b933      	cbnz	r3, 80005a2 <ASPEP_RXframeProcess+0x36>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 8000594:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8000596:	2905      	cmp	r1, #5
 8000598:	f000 80e3 	beq.w	8000762 <ASPEP_RXframeProcess+0x1f6>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 800059c:	2906      	cmp	r1, #6
 800059e:	f000 8129 	beq.w	80007f4 <ASPEP_RXframeProcess+0x288>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80005a2:	2500      	movs	r5, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80005a4:	6960      	ldr	r0, [r4, #20]
 80005a6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80005a8:	2204      	movs	r2, #4
 80005aa:	f104 011c 	add.w	r1, r4, #28
 80005ae:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80005b0:	4628      	mov	r0, r5
 80005b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80005b6:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 80005ba:	b9bb      	cbnz	r3, 80005ec <ASPEP_RXframeProcess+0x80>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80005bc:	2500      	movs	r5, #0
}
 80005be:	4628      	mov	r0, r5
 80005c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 80005c4:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80005c6:	2b05      	cmp	r3, #5
 80005c8:	d045      	beq.n	8000656 <ASPEP_RXframeProcess+0xea>
          else if (PING == pHandle->rxPacketType)
 80005ca:	2b06      	cmp	r3, #6
 80005cc:	f000 8118 	beq.w	8000800 <ASPEP_RXframeProcess+0x294>
          else if (DATA_PACKET == pHandle->rxPacketType)
 80005d0:	2b09      	cmp	r3, #9
 80005d2:	d1e6      	bne.n	80005a2 <ASPEP_RXframeProcess+0x36>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80005d4:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLengthASPEP;
 80005d8:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 80005dc:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80005de:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80005e0:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80005e2:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80005e6:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 80005e8:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 80005ea:	e7db      	b.n	80005a4 <ASPEP_RXframeProcess+0x38>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80005ec:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 80005f0:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005f2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80005f6:	488b      	ldr	r0, [pc, #556]	@ (8000824 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005f8:	4d8b      	ldr	r5, [pc, #556]	@ (8000828 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005fa:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80005fe:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000602:	5c82      	ldrb	r2, [r0, r2]
 8000604:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8000608:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800060a:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 800060c:	5ceb      	ldrb	r3, [r5, r3]
 800060e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000612:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000614:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000616:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000618:	2b00      	cmp	r3, #0
 800061a:	f000 80f7 	beq.w	800080c <ASPEP_RXframeProcess+0x2a0>
  __ASM volatile ("cpsie i" : : : "memory");
 800061e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000620:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8000624:	b913      	cbnz	r3, 800062c <ASPEP_RXframeProcess+0xc0>
          pHandle->ctrlBuffer.state = pending;
 8000626:	2302      	movs	r3, #2
 8000628:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 800062c:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 800062e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000630:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8000632:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8000636:	4798      	blx	r3
 8000638:	e7c0      	b.n	80005bc <ASPEP_RXframeProcess+0x50>
          if (BEACON == pHandle->rxPacketType)
 800063a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 800063c:	2905      	cmp	r1, #5
 800063e:	d04f      	beq.n	80006e0 <ASPEP_RXframeProcess+0x174>
          else if (PING == pHandle->rxPacketType)
 8000640:	2906      	cmp	r1, #6
 8000642:	d1ae      	bne.n	80005a2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000644:	4619      	mov	r1, r3
 8000646:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800064a:	f7ff fe41 	bl	80002d0 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 800064e:	2302      	movs	r3, #2
 8000650:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8000654:	e7a5      	b.n	80005a2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000656:	f894 e01d 	ldrb.w	lr, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800065a:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800065e:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000660:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000664:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000668:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800066c:	f00e 0e3f 	and.w	lr, lr, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000670:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000672:	4575      	cmp	r5, lr
 8000674:	bf28      	it	cs
 8000676:	4675      	movcs	r5, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000678:	42b0      	cmp	r0, r6
 800067a:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800067c:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000680:	bf28      	it	cs
 8000682:	4631      	movcs	r1, r6
 8000684:	4663      	mov	r3, ip
 8000686:	f361 0307 	bfi	r3, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800068a:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800068e:	45b8      	cmp	r8, r7
 8000690:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000692:	f365 230f 	bfi	r3, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000696:	bf28      	it	cs
 8000698:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800069a:	45ca      	cmp	sl, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800069c:	f361 4317 	bfi	r3, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80006a0:	4651      	mov	r1, sl
 80006a2:	bf28      	it	cs
 80006a4:	4649      	movcs	r1, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80006a6:	f361 631f 	bfi	r3, r1, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80006aa:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80006ac:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80006ae:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80006b2:	d80f      	bhi.n	80006d4 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80006b4:	45ae      	cmp	lr, r5
 80006b6:	d80d      	bhi.n	80006d4 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80006b8:	45b8      	cmp	r8, r7
 80006ba:	d80b      	bhi.n	80006d4 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80006bc:	45ca      	cmp	sl, r9
 80006be:	d809      	bhi.n	80006d4 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80006c0:	f894 c070 	ldrb.w	ip, [r4, #112]	@ 0x70
 80006c4:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80006c8:	ebac 0c02 	sub.w	ip, ip, r2
 80006cc:	fabc fc8c 	clz	ip, ip
 80006d0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80006d4:	f884 c064 	strb.w	ip, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 80006d8:	4620      	mov	r0, r4
 80006da:	f7ff fdb3 	bl	8000244 <ASPEP_sendBeacon>
 80006de:	e760      	b.n	80005a2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80006e0:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80006e2:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80006e6:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80006e8:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80006ec:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80006f0:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80006f4:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80006f8:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80006fa:	42a8      	cmp	r0, r5
 80006fc:	bf28      	it	cs
 80006fe:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000700:	42b1      	cmp	r1, r6
 8000702:	4663      	mov	r3, ip
 8000704:	468c      	mov	ip, r1
 8000706:	bf28      	it	cs
 8000708:	46b4      	movcs	ip, r6
 800070a:	f36c 0307 	bfi	r3, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800070e:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000712:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000716:	45bc      	cmp	ip, r7
 8000718:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800071a:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800071e:	bf28      	it	cs
 8000720:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000722:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000724:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000728:	46c1      	mov	r9, r8
 800072a:	bf28      	it	cs
 800072c:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800072e:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000732:	42b1      	cmp	r1, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000734:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000736:	d80b      	bhi.n	8000750 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000738:	4285      	cmp	r5, r0
 800073a:	d809      	bhi.n	8000750 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 800073c:	45bc      	cmp	ip, r7
 800073e:	d807      	bhi.n	8000750 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000740:	45f0      	cmp	r8, lr
 8000742:	d805      	bhi.n	8000750 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000744:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000748:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800074c:	4293      	cmp	r3, r2
 800074e:	d002      	beq.n	8000756 <ASPEP_RXframeProcess+0x1ea>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000750:	2300      	movs	r3, #0
 8000752:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000756:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 800075a:	4620      	mov	r0, r4
 800075c:	f7ff fd72 	bl	8000244 <ASPEP_sendBeacon>
 8000760:	e71f      	b.n	80005a2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000762:	f890 c01d 	ldrb.w	ip, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000766:	f890 106d 	ldrb.w	r1, [r0, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800076a:	7f05      	ldrb	r5, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800076c:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000770:	f890 706e 	ldrb.w	r7, [r0, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000774:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000778:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800077c:	09ed      	lsrs	r5, r5, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800077e:	4561      	cmp	r1, ip
 8000780:	bf28      	it	cs
 8000782:	4661      	movcs	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000784:	42b5      	cmp	r5, r6
 8000786:	4628      	mov	r0, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000788:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800078c:	bf28      	it	cs
 800078e:	4630      	movcs	r0, r6
 8000790:	f360 0307 	bfi	r3, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000794:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000798:	45b8      	cmp	r8, r7
 800079a:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800079c:	f361 230f 	bfi	r3, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80007a0:	bf28      	it	cs
 80007a2:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80007a4:	45ca      	cmp	sl, r9
 80007a6:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80007a8:	f360 4317 	bfi	r3, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80007ac:	bf28      	it	cs
 80007ae:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80007b0:	f36e 631f 	bfi	r3, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80007b4:	42b5      	cmp	r5, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80007b6:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80007b8:	d8cd      	bhi.n	8000756 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80007ba:	458c      	cmp	ip, r1
 80007bc:	d8cb      	bhi.n	8000756 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80007be:	45b8      	cmp	r8, r7
 80007c0:	d8c9      	bhi.n	8000756 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80007c2:	45ca      	cmp	sl, r9
 80007c4:	d8c7      	bhi.n	8000756 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80007c6:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 80007ca:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d1c1      	bne.n	8000756 <ASPEP_RXframeProcess+0x1ea>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80007d2:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80007d4:	1c42      	adds	r2, r0, #1
 80007d6:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80007d8:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80007da:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80007dc:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80007e0:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80007e2:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80007e4:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80007e6:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80007ea:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80007ee:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
 80007f2:	e7b0      	b.n	8000756 <ASPEP_RXframeProcess+0x1ea>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 80007f4:	f3c2 320f 	ubfx	r2, r2, #12, #16
 80007f8:	4619      	mov	r1, r3
 80007fa:	f7ff fd69 	bl	80002d0 <ASPEP_sendPing>
 80007fe:	e6d0      	b.n	80005a2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000800:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000804:	2101      	movs	r1, #1
 8000806:	f7ff fd63 	bl	80002d0 <ASPEP_sendPing>
 800080a:	e6ca      	b.n	80005a2 <ASPEP_RXframeProcess+0x36>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800080c:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8000810:	2303      	movs	r3, #3
 8000812:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000816:	64a1      	str	r1, [r4, #72]	@ 0x48
 8000818:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 800081a:	2204      	movs	r2, #4
 800081c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800081e:	6960      	ldr	r0, [r4, #20]
 8000820:	4798      	blx	r3
 8000822:	e703      	b.n	800062c <ASPEP_RXframeProcess+0xc0>
 8000824:	08007c2c 	.word	0x08007c2c
 8000828:	08007c1c 	.word	0x08007c1c

0800082c <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 800082c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 800082e:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 8000832:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000834:	b13b      	cbz	r3, 8000846 <ASPEP_HWDataReceivedIT+0x1a>
 8000836:	2b01      	cmp	r3, #1
 8000838:	d104      	bne.n	8000844 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 800083a:	2200      	movs	r2, #0
 800083c:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000840:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000844:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000846:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000848:	4a1e      	ldr	r2, [pc, #120]	@ (80008c4 <ASPEP_HWDataReceivedIT+0x98>)
 800084a:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800084c:	5cd3      	ldrb	r3, [r2, r3]
 800084e:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000852:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000854:	5cd3      	ldrb	r3, [r2, r3]
 8000856:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 800085a:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 800085c:	5cd3      	ldrb	r3, [r2, r3]
 800085e:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000862:	5cd3      	ldrb	r3, [r2, r3]
 8000864:	b95b      	cbnz	r3, 800087e <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000866:	7f03      	ldrb	r3, [r0, #28]
 8000868:	f003 030f 	and.w	r3, r3, #15
 800086c:	2b06      	cmp	r3, #6
 800086e:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8000870:	d809      	bhi.n	8000886 <ASPEP_HWDataReceivedIT+0x5a>
 8000872:	2b04      	cmp	r3, #4
 8000874:	d81e      	bhi.n	80008b4 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000876:	2301      	movs	r3, #1
 8000878:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 800087c:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 800087e:	2304      	movs	r3, #4
 8000880:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000884:	bd10      	pop	{r4, pc}
 8000886:	2b09      	cmp	r3, #9
 8000888:	d1f5      	bne.n	8000876 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 800088a:	8b83      	ldrh	r3, [r0, #28]
 800088c:	091b      	lsrs	r3, r3, #4
 800088e:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 8000892:	b17b      	cbz	r3, 80008b4 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 8000894:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8000898:	429a      	cmp	r2, r3
 800089a:	d30f      	bcc.n	80008bc <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 800089c:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 80008a0:	6981      	ldr	r1, [r0, #24]
 80008a2:	6940      	ldr	r0, [r0, #20]
 80008a4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80008a8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80008aa:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 80008ac:	2301      	movs	r3, #1
 80008ae:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 80008b2:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 80008b4:	2301      	movs	r3, #1
 80008b6:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 80008ba:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 80008bc:	2302      	movs	r3, #2
 80008be:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 80008c2:	bd10      	pop	{r4, pc}
 80008c4:	08007c2c 	.word	0x08007c2c

080008c8 <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 80008c8:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 80008ca:	2200      	movs	r2, #0
 80008cc:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008d0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80008d2:	6940      	ldr	r0, [r0, #20]
 80008d4:	2204      	movs	r2, #4
 80008d6:	311c      	adds	r1, #28
 80008d8:	4718      	bx	r3
 80008da:	bf00      	nop

080008dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008dc:	b510      	push	{r4, lr}
 80008de:	b09e      	sub	sp, #120	@ 0x78
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e0:	2100      	movs	r1, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e2:	2234      	movs	r2, #52	@ 0x34
 80008e4:	a811      	add	r0, sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e6:	e9cd 110b 	strd	r1, r1, [sp, #44]	@ 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ea:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80008ee:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f2:	9108      	str	r1, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f4:	9101      	str	r1, [sp, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	9109      	str	r1, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008f8:	f007 f94a 	bl	8007b90 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008fc:	2201      	movs	r2, #1
 80008fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000902:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000906:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000908:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800090e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000912:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000914:	e9cd 420d 	strd	r4, r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000918:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800091a:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091c:	f003 ff9a 	bl	8004854 <HAL_RCC_OscConfig>
 8000920:	b108      	cbz	r0, 8000926 <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000922:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000924:	e7fe      	b.n	8000924 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000926:	220f      	movs	r2, #15
 8000928:	4603      	mov	r3, r0
 800092a:	9201      	str	r2, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800092c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800092e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000932:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000934:	e9cd 3203 	strd	r3, r2, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000938:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800093c:	f004 fa4c 	bl	8004dd8 <HAL_RCC_ClockConfig>
 8000940:	b108      	cbz	r0, 8000946 <SystemClock_Config+0x6a>
 8000942:	b672      	cpsid	i
  while (1)
 8000944:	e7fe      	b.n	8000944 <SystemClock_Config+0x68>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000946:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 800094a:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800094e:	a811      	add	r0, sp, #68	@ 0x44
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000950:	9211      	str	r2, [sp, #68]	@ 0x44
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 8000952:	9319      	str	r3, [sp, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000954:	f004 fb7c 	bl	8005050 <HAL_RCCEx_PeriphCLKConfig>
 8000958:	b108      	cbz	r0, 800095e <SystemClock_Config+0x82>
 800095a:	b672      	cpsid	i
  while (1)
 800095c:	e7fe      	b.n	800095c <SystemClock_Config+0x80>
  HAL_RCC_EnableCSS();
 800095e:	f004 fb0b 	bl	8004f78 <HAL_RCC_EnableCSS>
}
 8000962:	b01e      	add	sp, #120	@ 0x78
 8000964:	bd10      	pop	{r4, pc}
 8000966:	bf00      	nop

08000968 <main>:
{
 8000968:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	2400      	movs	r4, #0
{
 800096c:	b09a      	sub	sp, #104	@ 0x68
  HAL_Init();
 800096e:	f003 f919 	bl	8003ba4 <HAL_Init>
  SystemClock_Config();
 8000972:	f7ff ffb3 	bl	80008dc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000976:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 800097a:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097e:	4da1      	ldr	r5, [pc, #644]	@ (8000c04 <main+0x29c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000980:	9413      	str	r4, [sp, #76]	@ 0x4c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000982:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8000984:	48a0      	ldr	r0, [pc, #640]	@ (8000c08 <main+0x2a0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000986:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800098a:	616b      	str	r3, [r5, #20]
 800098c:	696b      	ldr	r3, [r5, #20]
 800098e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000992:	9302      	str	r3, [sp, #8]
 8000994:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000996:	696b      	ldr	r3, [r5, #20]
 8000998:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800099c:	616b      	str	r3, [r5, #20]
 800099e:	696b      	ldr	r3, [r5, #20]
 80009a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80009a4:	9303      	str	r3, [sp, #12]
 80009a6:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	696b      	ldr	r3, [r5, #20]
 80009aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009ae:	616b      	str	r3, [r5, #20]
 80009b0:	696b      	ldr	r3, [r5, #20]
 80009b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 80009b6:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 80009ba:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 80009c0:	f003 ff42 	bl	8004848 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80009c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80009c8:	488f      	ldr	r0, [pc, #572]	@ (8000c08 <main+0x2a0>)
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80009ca:	930f      	str	r3, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80009cc:	a90f      	add	r1, sp, #60	@ 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ce:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d2:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	9411      	str	r4, [sp, #68]	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009d6:	9310      	str	r3, [sp, #64]	@ 0x40
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009d8:	2702      	movs	r7, #2
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80009da:	f003 fe49 	bl	8004670 <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009de:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80009e2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009e6:	4888      	ldr	r0, [pc, #544]	@ (8000c08 <main+0x2a0>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009e8:	9711      	str	r7, [sp, #68]	@ 0x44
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ea:	a90f      	add	r1, sp, #60	@ 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	e9cd 360f 	strd	r3, r6, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f4:	f003 fe3c 	bl	8004670 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009f8:	696b      	ldr	r3, [r5, #20]
 80009fa:	4333      	orrs	r3, r6
 80009fc:	616b      	str	r3, [r5, #20]
 80009fe:	696b      	ldr	r3, [r5, #20]
  hadc1.Instance = ADC1;
 8000a00:	4d82      	ldr	r5, [pc, #520]	@ (8000c0c <main+0x2a4>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a02:	4033      	ands	r3, r6
 8000a04:	9301      	str	r3, [sp, #4]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000a06:	4621      	mov	r1, r4
 8000a08:	2228      	movs	r2, #40	@ 0x28
 8000a0a:	a80f      	add	r0, sp, #60	@ 0x3c
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a0c:	9b01      	ldr	r3, [sp, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000a0e:	f04f 0920 	mov.w	r9, #32
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000a12:	f007 f8bd 	bl	8007b90 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a16:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000a1a:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000a1e:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a22:	e9c5 640a 	strd	r6, r4, [r5, #40]	@ 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a26:	60ac      	str	r4, [r5, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a28:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a2c:	f885 4030 	strb.w	r4, [r5, #48]	@ 0x30
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a30:	832c      	strh	r4, [r5, #24]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000a32:	f04f 4ca0 	mov.w	ip, #1342177280	@ 0x50000000
 8000a36:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a3a:	2404      	movs	r4, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a3c:	4628      	mov	r0, r5
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000a3e:	e9c5 c300 	strd	ip, r3, [r5]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a42:	612e      	str	r6, [r5, #16]
  hadc1.Init.NbrOfConversion = 2;
 8000a44:	61ef      	str	r7, [r5, #28]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a46:	636e      	str	r6, [r5, #52]	@ 0x34
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000a48:	f8c5 900c 	str.w	r9, [r5, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a4c:	616c      	str	r4, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a4e:	f003 f903 	bl	8003c58 <HAL_ADC_Init>
 8000a52:	b108      	cbz	r0, 8000a58 <main+0xf0>
 8000a54:	b672      	cpsid	i
  while (1)
 8000a56:	e7fe      	b.n	8000a56 <main+0xee>
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000a58:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000a5c:	9012      	str	r0, [sp, #72]	@ 0x48
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_TRGO;
 8000a5e:	9017      	str	r0, [sp, #92]	@ 0x5c
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000a60:	f8ad 0058 	strh.w	r0, [sp, #88]	@ 0x58
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000a64:	2340      	movs	r3, #64	@ 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a66:	a90f      	add	r1, sp, #60	@ 0x3c
 8000a68:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000a6a:	e9cd 660f 	strd	r6, r6, [sp, #60]	@ 0x3c
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000a6e:	f8cd 8054 	str.w	r8, [sp, #84]	@ 0x54
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000a72:	9411      	str	r4, [sp, #68]	@ 0x44
  sConfigInjected.QueueInjectedContext = ENABLE;
 8000a74:	f88d 605a 	strb.w	r6, [sp, #90]	@ 0x5a
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000a78:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a7a:	f003 fb59 	bl	8004130 <HAL_ADCEx_InjectedConfigChannel>
 8000a7e:	b108      	cbz	r0, 8000a84 <main+0x11c>
 8000a80:	b672      	cpsid	i
  while (1)
 8000a82:	e7fe      	b.n	8000a82 <main+0x11a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8000a84:	2307      	movs	r3, #7
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a86:	a90f      	add	r1, sp, #60	@ 0x3c
 8000a88:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000a8a:	9710      	str	r7, [sp, #64]	@ 0x40
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8000a8c:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a8e:	f003 fb4f 	bl	8004130 <HAL_ADCEx_InjectedConfigChannel>
 8000a92:	b108      	cbz	r0, 8000a98 <main+0x130>
 8000a94:	b672      	cpsid	i
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <main+0x12e>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000a98:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a9c:	a90f      	add	r1, sp, #60	@ 0x3c
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8000a9e:	f04f 0806 	mov.w	r8, #6
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000aa2:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8000aa4:	f8cd 803c 	str.w	r8, [sp, #60]	@ 0x3c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000aa8:	f003 fb42 	bl	8004130 <HAL_ADCEx_InjectedConfigChannel>
 8000aac:	b108      	cbz	r0, 8000ab2 <main+0x14a>
 8000aae:	b672      	cpsid	i
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <main+0x148>
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ab2:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  sConfig.Offset = 0;
 8000ab6:	900d      	str	r0, [sp, #52]	@ 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ab8:	a908      	add	r1, sp, #32
 8000aba:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000abc:	e9cd 7608 	strd	r7, r6, [sp, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000ac0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac4:	f003 f9ba 	bl	8003e3c <HAL_ADC_ConfigChannel>
 8000ac8:	b108      	cbz	r0, 8000ace <main+0x166>
 8000aca:	b672      	cpsid	i
  while (1)
 8000acc:	e7fe      	b.n	8000acc <main+0x164>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ace:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_8;
 8000ad0:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad2:	a908      	add	r1, sp, #32
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ad4:	9709      	str	r7, [sp, #36]	@ 0x24
  sConfig.Channel = ADC_CHANNEL_8;
 8000ad6:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad8:	f003 f9b0 	bl	8003e3c <HAL_ADC_ConfigChannel>
 8000adc:	4605      	mov	r5, r0
 8000ade:	b108      	cbz	r0, 8000ae4 <main+0x17c>
 8000ae0:	b672      	cpsid	i
  while (1)
 8000ae2:	e7fe      	b.n	8000ae2 <main+0x17a>
  htim1.Instance = TIM1;
 8000ae4:	4f4a      	ldr	r7, [pc, #296]	@ (8000c10 <main+0x2a8>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae6:	9005      	str	r0, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ae8:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8000aec:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8000af0:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000af4:	e9cd 0006 	strd	r0, r0, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000af8:	900e      	str	r0, [sp, #56]	@ 0x38
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000afa:	4601      	mov	r1, r0
 8000afc:	222c      	movs	r2, #44	@ 0x2c
 8000afe:	a80f      	add	r0, sp, #60	@ 0x3c
 8000b00:	f007 f846 	bl	8007b90 <memset>
  htim1.Instance = TIM1;
 8000b04:	4b43      	ldr	r3, [pc, #268]	@ (8000c14 <main+0x2ac>)
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000b06:	617e      	str	r6, [r7, #20]
  htim1.Instance = TIM1;
 8000b08:	603b      	str	r3, [r7, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000b0a:	f44f 6616 	mov.w	r6, #2400	@ 0x960
 8000b0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b12:	4638      	mov	r0, r7
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000b14:	e9c7 6303 	strd	r6, r3, [r7, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000b18:	f8c7 9008 	str.w	r9, [r7, #8]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000b1c:	607d      	str	r5, [r7, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b1e:	61bd      	str	r5, [r7, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b20:	f004 fbc6 	bl	80052b0 <HAL_TIM_PWM_Init>
 8000b24:	b108      	cbz	r0, 8000b2a <main+0x1c2>
 8000b26:	b672      	cpsid	i
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <main+0x1c0>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b2a:	e9cd 0006 	strd	r0, r0, [sp, #24]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000b2e:	2370      	movs	r3, #112	@ 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b30:	a905      	add	r1, sp, #20
 8000b32:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000b34:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b36:	f004 fdad 	bl	8005694 <HAL_TIMEx_MasterConfigSynchronization>
 8000b3a:	4602      	mov	r2, r0
 8000b3c:	b108      	cbz	r0, 8000b42 <main+0x1da>
 8000b3e:	b672      	cpsid	i
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <main+0x1d8>
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8000b42:	2160      	movs	r1, #96	@ 0x60
 8000b44:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b48:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b4c:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8000b50:	e9cd 1308 	strd	r1, r3, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b54:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b56:	a908      	add	r1, sp, #32
 8000b58:	4638      	mov	r0, r7
 8000b5a:	f004 fc27 	bl	80053ac <HAL_TIM_PWM_ConfigChannel>
 8000b5e:	b108      	cbz	r0, 8000b64 <main+0x1fc>
 8000b60:	b672      	cpsid	i
  while (1)
 8000b62:	e7fe      	b.n	8000b62 <main+0x1fa>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b64:	4622      	mov	r2, r4
 8000b66:	a908      	add	r1, sp, #32
 8000b68:	4638      	mov	r0, r7
 8000b6a:	f004 fc1f 	bl	80053ac <HAL_TIM_PWM_ConfigChannel>
 8000b6e:	b108      	cbz	r0, 8000b74 <main+0x20c>
 8000b70:	b672      	cpsid	i
  while (1)
 8000b72:	e7fe      	b.n	8000b72 <main+0x20a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b74:	4826      	ldr	r0, [pc, #152]	@ (8000c10 <main+0x2a8>)
 8000b76:	2208      	movs	r2, #8
 8000b78:	a908      	add	r1, sp, #32
 8000b7a:	f004 fc17 	bl	80053ac <HAL_TIM_PWM_ConfigChannel>
 8000b7e:	b108      	cbz	r0, 8000b84 <main+0x21c>
 8000b80:	b672      	cpsid	i
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <main+0x21a>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000b84:	f640 135f 	movw	r3, #2399	@ 0x95f
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000b88:	2270      	movs	r2, #112	@ 0x70
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000b8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b8e:	4820      	ldr	r0, [pc, #128]	@ (8000c10 <main+0x2a8>)
 8000b90:	a908      	add	r1, sp, #32
 8000b92:	220c      	movs	r2, #12
 8000b94:	f004 fc0a 	bl	80053ac <HAL_TIM_PWM_ConfigChannel>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	b108      	cbz	r0, 8000ba0 <main+0x238>
 8000b9c:	b672      	cpsid	i
  while (1)
 8000b9e:	e7fe      	b.n	8000b9e <main+0x236>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000ba0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ba4:	920f      	str	r2, [sp, #60]	@ 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000ba6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  sBreakDeadTimeConfig.BreakFilter = 3;
 8000baa:	2503      	movs	r5, #3
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000bac:	9210      	str	r2, [sp, #64]	@ 0x40
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bae:	4818      	ldr	r0, [pc, #96]	@ (8000c10 <main+0x2a8>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bb0:	9319      	str	r3, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000bb2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bb6:	a90f      	add	r1, sp, #60	@ 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bb8:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8000bbc:	e9cd 2313 	strd	r2, r3, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000bc0:	e9cd 5315 	strd	r5, r3, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.Break2Filter = 3;
 8000bc4:	e9cd 3517 	strd	r3, r5, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bc8:	f004 fd9a 	bl	8005700 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bcc:	4604      	mov	r4, r0
 8000bce:	b108      	cbz	r0, 8000bd4 <main+0x26c>
 8000bd0:	b672      	cpsid	i
  while (1)
 8000bd2:	e7fe      	b.n	8000bd2 <main+0x26a>
  HAL_TIM_MspPostInit(&htim1);
 8000bd4:	480e      	ldr	r0, [pc, #56]	@ (8000c10 <main+0x2a8>)
 8000bd6:	f002 fe8b 	bl	80038f0 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 8000bda:	480f      	ldr	r0, [pc, #60]	@ (8000c18 <main+0x2b0>)
  huart2.Init.BaudRate = 1843200;
 8000bdc:	4a0f      	ldr	r2, [pc, #60]	@ (8000c1c <main+0x2b4>)
 8000bde:	f44f 13e1 	mov.w	r3, #1843200	@ 0x1c2000
 8000be2:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000be6:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000be8:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bec:	e9c0 4304 	strd	r4, r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf0:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bf4:	e9c0 4408 	strd	r4, r4, [r0, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bf8:	f004 ff44 	bl	8005a84 <HAL_UART_Init>
 8000bfc:	4604      	mov	r4, r0
 8000bfe:	b178      	cbz	r0, 8000c20 <main+0x2b8>
 8000c00:	b672      	cpsid	i
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <main+0x29a>
 8000c04:	40021000 	.word	0x40021000
 8000c08:	48000800 	.word	0x48000800
 8000c0c:	2000066c 	.word	0x2000066c
 8000c10:	20000620 	.word	0x20000620
 8000c14:	40012c00 	.word	0x40012c00
 8000c18:	20000598 	.word	0x20000598
 8000c1c:	40004400 	.word	0x40004400
  MX_MotorControl_Init();
 8000c20:	f001 f8d8 	bl	8001dd4 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8000c24:	2201      	movs	r2, #1
 8000c26:	4629      	mov	r1, r5
 8000c28:	2026      	movs	r0, #38	@ 0x26
 8000c2a:	f003 fc73 	bl	8004514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c2e:	2026      	movs	r0, #38	@ 0x26
 8000c30:	f003 fcac 	bl	800458c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 3, 0);
 8000c34:	4622      	mov	r2, r4
 8000c36:	4629      	mov	r1, r5
 8000c38:	2010      	movs	r0, #16
 8000c3a:	f003 fc6b 	bl	8004514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000c3e:	2010      	movs	r0, #16
 8000c40:	f003 fca4 	bl	800458c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_IRQn, 2, 0);
 8000c44:	4622      	mov	r2, r4
 8000c46:	2102      	movs	r1, #2
 8000c48:	2012      	movs	r0, #18
 8000c4a:	f003 fc63 	bl	8004514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000c4e:	2012      	movs	r0, #18
 8000c50:	f003 fc9c 	bl	800458c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8000c54:	2201      	movs	r2, #1
 8000c56:	2104      	movs	r1, #4
 8000c58:	2018      	movs	r0, #24
 8000c5a:	f003 fc5b 	bl	8004514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8000c5e:	2018      	movs	r0, #24
 8000c60:	f003 fc94 	bl	800458c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000c64:	4622      	mov	r2, r4
 8000c66:	4621      	mov	r1, r4
 8000c68:	2019      	movs	r0, #25
 8000c6a:	f003 fc53 	bl	8004514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000c6e:	2019      	movs	r0, #25
 8000c70:	f003 fc8c 	bl	800458c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8000c74:	4622      	mov	r2, r4
 8000c76:	4629      	mov	r1, r5
 8000c78:	2028      	movs	r0, #40	@ 0x28
 8000c7a:	f003 fc4b 	bl	8004514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c7e:	2028      	movs	r0, #40	@ 0x28
 8000c80:	f003 fc84 	bl	800458c <HAL_NVIC_EnableIRQ>
 8000c84:	4c02      	ldr	r4, [pc, #8]	@ (8000c90 <main+0x328>)
	  MCI_StartMotor(pMCI[M1]);
 8000c86:	6820      	ldr	r0, [r4, #0]
 8000c88:	f000 f88a 	bl	8000da0 <MCI_StartMotor>
  while (1)
 8000c8c:	e7fb      	b.n	8000c86 <main+0x31e>
 8000c8e:	bf00      	nop
 8000c90:	2000188c 	.word	0x2000188c

08000c94 <Error_Handler>:
 8000c94:	b672      	cpsid	i
  while (1)
 8000c96:	e7fe      	b.n	8000c96 <Error_Handler+0x2>

08000c98 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 8000c98:	4b01      	ldr	r3, [pc, #4]	@ (8000ca0 <MC_StartMotor1+0x8>)
 8000c9a:	6818      	ldr	r0, [r3, #0]
 8000c9c:	f000 b880 	b.w	8000da0 <MCI_StartMotor>
 8000ca0:	2000188c 	.word	0x2000188c

08000ca4 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 8000ca4:	4b01      	ldr	r3, [pc, #4]	@ (8000cac <MC_StopMotor1+0x8>)
 8000ca6:	6818      	ldr	r0, [r3, #0]
 8000ca8:	f000 b890 	b.w	8000dcc <MCI_StopMotor>
 8000cac:	2000188c 	.word	0x2000188c

08000cb0 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 8000cb0:	4b01      	ldr	r3, [pc, #4]	@ (8000cb8 <MC_GetSTMStateMotor1+0x8>)
 8000cb2:	6818      	ldr	r0, [r3, #0]
 8000cb4:	f000 b86e 	b.w	8000d94 <MCI_GetSTMState>
 8000cb8:	2000188c 	.word	0x2000188c

08000cbc <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 8000cbc:	2002      	movs	r0, #2
 8000cbe:	4770      	bx	lr

08000cc0 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop

08000cc4 <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task for Motor 1.
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8000cc8:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000ccc:	f240 3301 	movw	r3, #769	@ 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8000cd0:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 8000cd4:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 8000cd6:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000cd8:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000cda:	4770      	bx	lr

08000cdc <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8000cdc:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000ce0:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8000ce4:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 8000ce8:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 8000cea:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000cec:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000cee:	4770      	bx	lr

08000cf0 <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 8000cf0:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8000cf2:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000cf4:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8000cf8:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 8000cfa:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000cfe:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000d00:	b002      	add	sp, #8
 8000d02:	4770      	bx	lr

08000d04 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8000d04:	8c03      	ldrh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8000d06:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8000d0a:	430b      	orrs	r3, r1
 8000d0c:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 8000d10:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8000d14:	8403      	strh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8000d16:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000d1c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d000      	beq.n	8000d26 <MCI_ExecBufferedCommands+0xa>
 8000d24:	4770      	bx	lr
{
 8000d26:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8000d28:	7b02      	ldrb	r2, [r0, #12]
 8000d2a:	2a02      	cmp	r2, #2
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	d007      	beq.n	8000d40 <MCI_ExecBufferedCommands+0x24>
 8000d30:	2a03      	cmp	r2, #3
 8000d32:	d028      	beq.n	8000d86 <MCI_ExecBufferedCommands+0x6a>
 8000d34:	2a01      	cmp	r2, #1
 8000d36:	d017      	beq.n	8000d68 <MCI_ExecBufferedCommands+0x4c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000d3e:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000d40:	6843      	ldr	r3, [r0, #4]
 8000d42:	2200      	movs	r2, #0
 8000d44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8000d48:	6800      	ldr	r0, [r0, #0]
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	f006 fab8 	bl	80072c0 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8000d50:	8ba2      	ldrh	r2, [r4, #28]
 8000d52:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8000d56:	6820      	ldr	r0, [r4, #0]
 8000d58:	f006 fab6 	bl	80072c8 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 8000d5c:	2800      	cmp	r0, #0
 8000d5e:	d0eb      	beq.n	8000d38 <MCI_ExecBufferedCommands+0x1c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 8000d60:	2302      	movs	r3, #2
 8000d62:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8000d66:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000d68:	6843      	ldr	r3, [r0, #4]
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8000d70:	6800      	ldr	r0, [r0, #0]
 8000d72:	2103      	movs	r1, #3
 8000d74:	f006 faa4 	bl	80072c0 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8000d78:	8ba2      	ldrh	r2, [r4, #28]
 8000d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8000d7e:	6820      	ldr	r0, [r4, #0]
 8000d80:	f006 faa2 	bl	80072c8 <STC_ExecRamp>
          break;
 8000d84:	e7ea      	b.n	8000d5c <MCI_ExecBufferedCommands+0x40>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000d86:	6842      	ldr	r2, [r0, #4]
 8000d88:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000d8c:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8000d90:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 8000d92:	e7e5      	b.n	8000d60 <MCI_ExecBufferedCommands+0x44>

08000d94 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 8000d94:	7fc0      	ldrb	r0, [r0, #31]
 8000d96:	4770      	bx	lr

08000d98 <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 8000d98:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8000d9a:	4770      	bx	lr

08000d9c <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 8000d9c:	8c00      	ldrh	r0, [r0, #32]
 8000d9e:	4770      	bx	lr

08000da0 <MCI_StartMotor>:
{
 8000da0:	b510      	push	{r4, lr}
 8000da2:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8000da4:	f7ff fff6 	bl	8000d94 <MCI_GetSTMState>
 8000da8:	b108      	cbz	r0, 8000dae <MCI_StartMotor+0xe>
  bool retVal = false;
 8000daa:	2000      	movs	r0, #0
}
 8000dac:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000dae:	4620      	mov	r0, r4
 8000db0:	f7ff fff2 	bl	8000d98 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8000db4:	2800      	cmp	r0, #0
 8000db6:	d1f8      	bne.n	8000daa <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8000db8:	4620      	mov	r0, r4
 8000dba:	f7ff ffef 	bl	8000d9c <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	d1f3      	bne.n	8000daa <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	77a0      	strb	r0, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000dc6:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 8000dca:	bd10      	pop	{r4, pc}

08000dcc <MCI_StopMotor>:
{
 8000dcc:	b538      	push	{r3, r4, r5, lr}
 8000dce:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 8000dd0:	f7ff ffe0 	bl	8000d94 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8000dd4:	4604      	mov	r4, r0
 8000dd6:	b118      	cbz	r0, 8000de0 <MCI_StopMotor+0x14>
 8000dd8:	f1b0 040c 	subs.w	r4, r0, #12
 8000ddc:	bf18      	it	ne
 8000dde:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000de0:	4628      	mov	r0, r5
 8000de2:	f7ff ffd9 	bl	8000d98 <MCI_GetOccurredFaults>
 8000de6:	b110      	cbz	r0, 8000dee <MCI_StopMotor+0x22>
  bool retVal = false;
 8000de8:	2400      	movs	r4, #0
}
 8000dea:	4620      	mov	r0, r4
 8000dec:	bd38      	pop	{r3, r4, r5, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8000dee:	4628      	mov	r0, r5
 8000df0:	f7ff ffd4 	bl	8000d9c <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d1f7      	bne.n	8000de8 <MCI_StopMotor+0x1c>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8000df8:	2c00      	cmp	r4, #0
 8000dfa:	d0f5      	beq.n	8000de8 <MCI_StopMotor+0x1c>
      pHandle->DirectCommand = MCI_STOP;
 8000dfc:	2305      	movs	r3, #5
 8000dfe:	77ab      	strb	r3, [r5, #30]
      retVal = true;
 8000e00:	e7f3      	b.n	8000dea <MCI_StopMotor+0x1e>
 8000e02:	bf00      	nop

08000e04 <MCI_FaultAcknowledged>:
{
 8000e04:	b510      	push	{r4, lr}
 8000e06:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8000e08:	f7ff ffc4 	bl	8000d94 <MCI_GetSTMState>
 8000e0c:	280b      	cmp	r0, #11
 8000e0e:	d001      	beq.n	8000e14 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 8000e10:	2000      	movs	r0, #0
}
 8000e12:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8000e14:	4620      	mov	r0, r4
 8000e16:	f7ff ffc1 	bl	8000d9c <MCI_GetCurrentFaults>
 8000e1a:	2800      	cmp	r0, #0
 8000e1c:	d1f8      	bne.n	8000e10 <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	77a3      	strb	r3, [r4, #30]
      pHandle->PastFaults = MC_NO_FAULTS;
 8000e22:	8460      	strh	r0, [r4, #34]	@ 0x22
      reVal = true;
 8000e24:	2001      	movs	r0, #1
}
 8000e26:	bd10      	pop	{r4, pc}

08000e28 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8000e28:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8000e2a:	8c00      	ldrh	r0, [r0, #32]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 8000e2c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8000e34:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 8000e3c:	7b03      	ldrb	r3, [r0, #12]
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d005      	beq.n	8000e4e <MCI_GetImposedMotorDirection+0x12>
 8000e42:	2b03      	cmp	r3, #3
 8000e44:	d013      	beq.n	8000e6e <MCI_GetImposedMotorDirection+0x32>
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d009      	beq.n	8000e5e <MCI_GetImposedMotorDirection+0x22>
  int16_t retVal = 1;
 8000e4a:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 8000e4c:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 8000e4e:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
          retVal = -1;
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	bfac      	ite	ge
 8000e56:	2001      	movge	r0, #1
 8000e58:	f04f 30ff 	movlt.w	r0, #4294967295
 8000e5c:	4770      	bx	lr
        if (pHandle->hFinalSpeed < 0)
 8000e5e:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
          retVal = -1;
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	bfac      	ite	ge
 8000e66:	2001      	movge	r0, #1
 8000e68:	f04f 30ff 	movlt.w	r0, #4294967295
 8000e6c:	4770      	bx	lr
        if (pHandle->Iqdref.q < 0)
 8000e6e:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
          retVal = -1;
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	bfac      	ite	ge
 8000e76:	2001      	movge	r0, #1
 8000e78:	f04f 30ff 	movlt.w	r0, #4294967295
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8000e80:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8000e88:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8000e90:	8b80      	ldrh	r0, [r0, #28]
 8000e92:	4770      	bx	lr

08000e94 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8000e94:	6803      	ldr	r3, [r0, #0]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8000e96:	2200      	movs	r2, #0
 8000e98:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 8000e9a:	619a      	str	r2, [r3, #24]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MCI_GetAvrgMecSpeedUnit>:
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8000ea0:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8000ea2:	6958      	ldr	r0, [r3, #20]
 8000ea4:	f006 b9a4 	b.w	80071f0 <SPD_GetAvrgMecSpeedUnit>

08000ea8 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8000ea8:	6800      	ldr	r0, [r0, #0]
 8000eaa:	f006 ba05 	b.w	80072b8 <STC_GetMecSpeedRefUnit>
 8000eae:	bf00      	nop

08000eb0 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8000eb0:	6842      	ldr	r2, [r0, #4]
 8000eb2:	6810      	ldr	r0, [r2, #0]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	b282      	uxth	r2, r0
 8000eb8:	f362 030f 	bfi	r3, r2, #0, #16
 8000ebc:	0c00      	lsrs	r0, r0, #16
 8000ebe:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000ec2:	b082      	sub	sp, #8
#endif
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	b002      	add	sp, #8
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8000ecc:	6842      	ldr	r2, [r0, #4]
 8000ece:	6850      	ldr	r0, [r2, #4]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	b282      	uxth	r2, r0
 8000ed4:	f362 030f 	bfi	r3, r2, #0, #16
 8000ed8:	0c00      	lsrs	r0, r0, #16
 8000eda:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000ede:	b082      	sub	sp, #8
#endif
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	b002      	add	sp, #8
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8000ee8:	6842      	ldr	r2, [r0, #4]
 8000eea:	68d0      	ldr	r0, [r2, #12]
 8000eec:	2300      	movs	r3, #0
 8000eee:	b282      	uxth	r2, r0
 8000ef0:	f362 030f 	bfi	r3, r2, #0, #16
 8000ef4:	0c00      	lsrs	r0, r0, #16
 8000ef6:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000efa:	b082      	sub	sp, #8
#endif
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	b002      	add	sp, #8
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 8000f04:	6842      	ldr	r2, [r0, #4]
 8000f06:	6910      	ldr	r0, [r2, #16]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	b282      	uxth	r2, r0
 8000f0c:	f362 030f 	bfi	r3, r2, #0, #16
 8000f10:	0c00      	lsrs	r0, r0, #16
 8000f12:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000f16:	b082      	sub	sp, #8
#endif
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	b002      	add	sp, #8
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8000f20:	6842      	ldr	r2, [r0, #4]
 8000f22:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8000f26:	2300      	movs	r3, #0
 8000f28:	b282      	uxth	r2, r0
 8000f2a:	f362 030f 	bfi	r3, r2, #0, #16
 8000f2e:	0c00      	lsrs	r0, r0, #16
 8000f30:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000f34:	b082      	sub	sp, #8
#endif
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	b002      	add	sp, #8
 8000f3a:	4770      	bx	lr

08000f3c <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8000f3c:	6842      	ldr	r2, [r0, #4]
 8000f3e:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8000f42:	2300      	movs	r3, #0
 8000f44:	b282      	uxth	r2, r0
 8000f46:	f362 030f 	bfi	r3, r2, #0, #16
 8000f4a:	0c00      	lsrs	r0, r0, #16
 8000f4c:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000f50:	b082      	sub	sp, #8
#endif
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	b002      	add	sp, #8
 8000f56:	4770      	bx	lr

08000f58 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8000f58:	6843      	ldr	r3, [r0, #4]
#endif
}
 8000f5a:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8000f5e:	4770      	bx	lr

08000f60 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8000f60:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 8000f62:	e9d0 0400 	ldrd	r0, r4, [r0]
 8000f66:	f006 fa31 	bl	80073cc <STC_GetDefaultIqdref>
 8000f6a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8000f6e:	8220      	strh	r0, [r4, #16]
 8000f70:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000f72:	bd10      	pop	{r4, pc}

08000f74 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 8000f74:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8000f78:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8000f7c:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8000f80:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8000f84:	fb10 f202 	smulbb	r2, r0, r2
 8000f88:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8000f8c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8000f90:	b084      	sub	sp, #16
 8000f92:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 8000f94:	da05      	bge.n	8000fa2 <MCM_Clarke+0x2e>
 8000f96:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8000f98:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8000f9c:	da0c      	bge.n	8000fb8 <MCM_Clarke+0x44>
 8000f9e:	4a09      	ldr	r2, [pc, #36]	@ (8000fc4 <MCM_Clarke+0x50>)
 8000fa0:	e001      	b.n	8000fa6 <MCM_Clarke+0x32>
 8000fa2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f363 000f 	bfi	r0, r3, #0, #16
 8000fae:	b293      	uxth	r3, r2
 8000fb0:	f363 401f 	bfi	r0, r3, #16, #16
}
 8000fb4:	b004      	add	sp, #16
 8000fb6:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8000fb8:	4802      	ldr	r0, [pc, #8]	@ (8000fc4 <MCM_Clarke+0x50>)
 8000fba:	b20a      	sxth	r2, r1
 8000fbc:	4282      	cmp	r2, r0
 8000fbe:	bfb8      	it	lt
 8000fc0:	4602      	movlt	r2, r0
 8000fc2:	e7f0      	b.n	8000fa6 <MCM_Clarke+0x32>
 8000fc4:	ffff8001 	.word	0xffff8001

08000fc8 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = (((int32_t)32768) + ((int32_t)hAngle));
 8000fc8:	f500 4000 	add.w	r0, r0, #32768	@ 0x8000
  uhindex = (uint16_t)shindex;
  uhindex /= ((uint16_t)64);
 8000fcc:	f3c0 1089 	ubfx	r0, r0, #6, #10

  switch (((uint16_t)uhindex) & SIN_MASK)
 8000fd0:	f400 7140 	and.w	r1, r0, #768	@ 0x300
 8000fd4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
{
 8000fd8:	b082      	sub	sp, #8
  switch (((uint16_t)uhindex) & SIN_MASK)
 8000fda:	d028      	beq.n	800102e <MCM_Trig_Functions+0x66>
 8000fdc:	f04f 0300 	mov.w	r3, #0
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	d816      	bhi.n	8001012 <MCM_Trig_Functions+0x4a>
 8000fe4:	b361      	cbz	r1, 8001040 <MCM_Trig_Functions+0x78>
 8000fe6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8000fea:	d109      	bne.n	8001000 <MCM_Trig_Functions+0x38>
      break;
    }

    case U270_360:
    {
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000fec:	b2c0      	uxtb	r0, r0
 8000fee:	43c2      	mvns	r2, r0
 8000ff0:	491a      	ldr	r1, [pc, #104]	@ (800105c <MCM_Trig_Functions+0x94>)
 8000ff2:	b2d2      	uxtb	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8000ff4:	f931 3010 	ldrsh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000ff8:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000ffc:	4252      	negs	r2, r2
 8000ffe:	b212      	sxth	r2, r2
    }

    default:
      break;
  }
  return (Local_Components);
 8001000:	b29b      	uxth	r3, r3
 8001002:	2000      	movs	r0, #0
 8001004:	f363 000f 	bfi	r0, r3, #0, #16
 8001008:	b292      	uxth	r2, r2
 800100a:	f362 401f 	bfi	r0, r2, #16, #16
}
 800100e:	b002      	add	sp, #8
 8001010:	4770      	bx	lr
  switch (((uint16_t)uhindex) & SIN_MASK)
 8001012:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8001016:	d1f3      	bne.n	8001000 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001018:	4910      	ldr	r1, [pc, #64]	@ (800105c <MCM_Trig_Functions+0x94>)
 800101a:	b2c0      	uxtb	r0, r0
 800101c:	43c2      	mvns	r2, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800101e:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001022:	b2d2      	uxtb	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001024:	425b      	negs	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001026:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800102a:	b21b      	sxth	r3, r3
      break;
 800102c:	e7e8      	b.n	8001000 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 800102e:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001030:	43c3      	mvns	r3, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001032:	490a      	ldr	r1, [pc, #40]	@ (800105c <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001034:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001036:	f931 2010 	ldrsh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800103a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
      break;
 800103e:	e7df      	b.n	8001000 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001040:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001042:	43c3      	mvns	r3, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001044:	4905      	ldr	r1, [pc, #20]	@ (800105c <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001046:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001048:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800104c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001050:	4252      	negs	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001052:	425b      	negs	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001054:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001056:	b21b      	sxth	r3, r3
      break;
 8001058:	e7d2      	b.n	8001000 <MCM_Trig_Functions+0x38>
 800105a:	bf00      	nop
 800105c:	08007dcc 	.word	0x08007dcc

08001060 <MCM_Park>:
{
 8001060:	b530      	push	{r4, r5, lr}
 8001062:	4605      	mov	r5, r0
 8001064:	4604      	mov	r4, r0
 8001066:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001068:	4608      	mov	r0, r1
 800106a:	f7ff ffad 	bl	8000fc8 <MCM_Trig_Functions>
 800106e:	b22d      	sxth	r5, r5
 8001070:	b201      	sxth	r1, r0
 8001072:	1424      	asrs	r4, r4, #16
 8001074:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001076:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800107a:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 800107e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001082:	da05      	bge.n	8001090 <MCM_Park+0x30>
 8001084:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 8001086:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 800108a:	da22      	bge.n	80010d2 <MCM_Park+0x72>
 800108c:	4a14      	ldr	r2, [pc, #80]	@ (80010e0 <MCM_Park+0x80>)
 800108e:	e001      	b.n	8001094 <MCM_Park+0x34>
 8001090:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8001094:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001098:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 800109c:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80010a0:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 80010a4:	da04      	bge.n	80010b0 <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 80010a6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80010aa:	da0c      	bge.n	80010c6 <MCM_Park+0x66>
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <MCM_Park+0x80>)
 80010ae:	e001      	b.n	80010b4 <MCM_Park+0x54>
 80010b0:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 80010b4:	b292      	uxth	r2, r2
 80010b6:	2000      	movs	r0, #0
 80010b8:	f362 000f 	bfi	r0, r2, #0, #16
 80010bc:	b29b      	uxth	r3, r3
 80010be:	f363 401f 	bfi	r0, r3, #16, #16
}
 80010c2:	b005      	add	sp, #20
 80010c4:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 80010c6:	4906      	ldr	r1, [pc, #24]	@ (80010e0 <MCM_Park+0x80>)
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	428b      	cmp	r3, r1
 80010cc:	bfb8      	it	lt
 80010ce:	460b      	movlt	r3, r1
 80010d0:	e7f0      	b.n	80010b4 <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 80010d2:	4b03      	ldr	r3, [pc, #12]	@ (80010e0 <MCM_Park+0x80>)
 80010d4:	b212      	sxth	r2, r2
 80010d6:	429a      	cmp	r2, r3
 80010d8:	bfb8      	it	lt
 80010da:	461a      	movlt	r2, r3
 80010dc:	e7da      	b.n	8001094 <MCM_Park+0x34>
 80010de:	bf00      	nop
 80010e0:	ffff8001 	.word	0xffff8001

080010e4 <MCM_Rev_Park>:
{
 80010e4:	b530      	push	{r4, r5, lr}
 80010e6:	4605      	mov	r5, r0
 80010e8:	b085      	sub	sp, #20
 80010ea:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80010ec:	4608      	mov	r0, r1
 80010ee:	f7ff ff6b 	bl	8000fc8 <MCM_Trig_Functions>
 80010f2:	1424      	asrs	r4, r4, #16
 80010f4:	1402      	asrs	r2, r0, #16
 80010f6:	b22d      	sxth	r5, r5
 80010f8:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 80010fa:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 80010fe:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8001102:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001106:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 800110a:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 800110e:	2000      	movs	r0, #0
 8001110:	f363 000f 	bfi	r0, r3, #0, #16
 8001114:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001118:	f364 401f 	bfi	r0, r4, #16, #16
}
 800111c:	b005      	add	sp, #20
 800111e:	bd30      	pop	{r4, r5, pc}

08001120 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8001120:	1e03      	subs	r3, r0, #0
 8001122:	dd32      	ble.n	800118a <MCM_Sqrt+0x6a>
    {
      wtemproot = ((int32_t)128);
    }
    else
    {
      wtemproot = ((int32_t)8192);
 8001124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001128:	bfd4      	ite	le
 800112a:	2180      	movle	r1, #128	@ 0x80
 800112c:	f44f 5100 	movgt.w	r1, #8192	@ 0x2000
    }

    do
    {
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001130:	fb93 f2f1 	sdiv	r2, r3, r1
 8001134:	440a      	add	r2, r1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001136:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 800113a:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 800113e:	d025      	beq.n	800118c <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001140:	fb93 f2f0 	sdiv	r2, r3, r0
 8001144:	4402      	add	r2, r0
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001146:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 800114a:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 800114e:	d01d      	beq.n	800118c <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001150:	fb93 f2f1 	sdiv	r2, r3, r1
 8001154:	440a      	add	r2, r1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001156:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 800115a:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 800115e:	d015      	beq.n	800118c <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001160:	fb93 f2f0 	sdiv	r2, r3, r0
 8001164:	4402      	add	r2, r0
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001166:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 800116a:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 800116e:	d00d      	beq.n	800118c <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001170:	fb93 f2f1 	sdiv	r2, r3, r1
 8001174:	440a      	add	r2, r1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001176:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 800117a:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 800117e:	d005      	beq.n	800118c <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001180:	fb93 f3f0 	sdiv	r3, r3, r0
 8001184:	4418      	add	r0, r3
 8001186:	1040      	asrs	r0, r0, #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001188:	4770      	bx	lr
    while (biter < 6U);

  }
  else
  {
    wtemprootnew = (int32_t)0;
 800118a:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop

08001190 <MCboot>:
{
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 8001190:	b308      	cbz	r0, 80011d6 <MCboot+0x46>
{
 8001192:	b510      	push	{r4, lr}
    bMCBootCompleted = (uint8_t )0;

    /*************************************************/
    /*    FOC initialization         */
    /*************************************************/
    pMCIList[M1] = &Mci[M1];
 8001194:	4a10      	ldr	r2, [pc, #64]	@ (80011d8 <MCboot+0x48>)
    bMCBootCompleted = (uint8_t )0;
 8001196:	4c11      	ldr	r4, [pc, #68]	@ (80011dc <MCboot+0x4c>)
    pMCIList[M1] = &Mci[M1];
 8001198:	6002      	str	r2, [r0, #0]
    bMCBootCompleted = (uint8_t )0;
 800119a:	2300      	movs	r3, #0
 800119c:	7023      	strb	r3, [r4, #0]
    FOC_Init();
 800119e:	f000 f9d9 	bl	8001554 <FOC_Init>

    ASPEP_start(&aspepOverUartA);
 80011a2:	480f      	ldr	r0, [pc, #60]	@ (80011e0 <MCboot+0x50>)
 80011a4:	f7ff f83a 	bl	800021c <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 80011a8:	480e      	ldr	r0, [pc, #56]	@ (80011e4 <MCboot+0x54>)
 80011aa:	f004 ff4b 	bl	8006044 <PID_HandleInit>

    /****************************************************/
    /*   Virtual speed sensor component initialization  */
    /****************************************************/
    VSS_Init(&VirtualSpeedSensorM1);
 80011ae:	480e      	ldr	r0, [pc, #56]	@ (80011e8 <MCboot+0x58>)
 80011b0:	f006 fbf8 	bl	80079a4 <VSS_Init>

    /********************************************************/
    /*   Bus voltage sensor component initialization        */
    /********************************************************/
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 80011b4:	480d      	ldr	r0, [pc, #52]	@ (80011ec <MCboot+0x5c>)
 80011b6:	f002 f8b3 	bl	8003320 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 80011ba:	480d      	ldr	r0, [pc, #52]	@ (80011f0 <MCboot+0x60>)
 80011bc:	f005 fe62 	bl	8006e84 <RVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 80011c0:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <MCboot+0x64>)
 80011c2:	f002 f8ad 	bl	8003320 <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 80011c6:	480c      	ldr	r0, [pc, #48]	@ (80011f8 <MCboot+0x68>)
 80011c8:	f004 ff00 	bl	8005fcc <NTC_Init>

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 80011cc:	f7ff fd78 	bl	8000cc0 <MC_APP_BootHook>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 80011d0:	2301      	movs	r3, #1
 80011d2:	7023      	strb	r3, [r4, #0]
  }
}
 80011d4:	bd10      	pop	{r4, pc}
 80011d6:	4770      	bx	lr
 80011d8:	20000000 	.word	0x20000000
 80011dc:	200006f8 	.word	0x200006f8
 80011e0:	2000045c 	.word	0x2000045c
 80011e4:	20000334 	.word	0x20000334
 80011e8:	200003c8 	.word	0x200003c8
 80011ec:	2000038c 	.word	0x2000038c
 80011f0:	20000370 	.word	0x20000370
 80011f4:	200003b8 	.word	0x200003b8
 80011f8:	2000039c 	.word	0x2000039c

080011fc <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 80011fc:	4b01      	ldr	r3, [pc, #4]	@ (8001204 <TSK_SetChargeBootCapDelayM1+0x8>)
 80011fe:	8018      	strh	r0, [r3, #0]
}
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	200006fc 	.word	0x200006fc

08001208 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8001208:	4b03      	ldr	r3, [pc, #12]	@ (8001218 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800120a:	8818      	ldrh	r0, [r3, #0]
 800120c:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800120e:	fab0 f080 	clz	r0, r0
 8001212:	0940      	lsrs	r0, r0, #5
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	200006fc 	.word	0x200006fc

0800121c <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 800121c:	4b01      	ldr	r3, [pc, #4]	@ (8001224 <TSK_SetStopPermanencyTimeM1+0x8>)
 800121e:	8018      	strh	r0, [r3, #0]
}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	200006fa 	.word	0x200006fa

08001228 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001228:	4b03      	ldr	r3, [pc, #12]	@ (8001238 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800122a:	8818      	ldrh	r0, [r3, #0]
 800122c:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800122e:	fab0 f080 	clz	r0, r0
 8001232:	0940      	lsrs	r0, r0, #5
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	200006fa 	.word	0x200006fa

0800123c <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 800123c:	b508      	push	{r3, lr}
  bMotorNbr = 0;

  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  FOC_HighFrequencyTask(bMotorNbr);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 fba2 	bl	8001988 <FOC_HighFrequencyTask>

  /* USER CODE BEGIN HighFrequencyTask 1 */

  /* USER CODE END HighFrequencyTask 1 */

  GLOBAL_TIMESTAMP++;
 8001244:	4a06      	ldr	r2, [pc, #24]	@ (8001260 <TSK_HighFrequencyTask+0x24>)
  if (0U == MCPA_UART_A.Mark)
 8001246:	4807      	ldr	r0, [pc, #28]	@ (8001264 <TSK_HighFrequencyTask+0x28>)
  GLOBAL_TIMESTAMP++;
 8001248:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 800124a:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 800124e:	3301      	adds	r3, #1
 8001250:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001252:	b909      	cbnz	r1, 8001258 <TSK_HighFrequencyTask+0x1c>
    MCPA_dataLog (&MCPA_UART_A);
  }

  return (bMotorNbr);

}
 8001254:	2000      	movs	r0, #0
 8001256:	bd08      	pop	{r3, pc}
    MCPA_dataLog (&MCPA_UART_A);
 8001258:	f004 fd3a 	bl	8005cd0 <MCPA_dataLog>
}
 800125c:	2000      	movs	r0, #0
 800125e:	bd08      	pop	{r3, pc}
 8001260:	200018d0 	.word	0x200018d0
 8001264:	20000420 	.word	0x20000420

08001268 <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 800126a:	4604      	mov	r4, r0
 800126c:	b198      	cbz	r0, 8001296 <TSK_SafetyTask_PWMOFF+0x2e>
  {
    /* Nothing to do */
  }

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 800126e:	4e21      	ldr	r6, [pc, #132]	@ (80012f4 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001270:	6830      	ldr	r0, [r6, #0]
 8001272:	f000 ffc1 	bl	80021f8 <PWMC_IsFaultOccurred>
 8001276:	4601      	mov	r1, r0
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001278:	4d1f      	ldr	r5, [pc, #124]	@ (80012f8 <TSK_SafetyTask_PWMOFF+0x90>)
 800127a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800127e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8001282:	43ca      	mvns	r2, r1
 8001284:	4628      	mov	r0, r5
 8001286:	b292      	uxth	r2, r2
 8001288:	f7ff fd3c 	bl	8000d04 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 800128c:	4628      	mov	r0, r5
 800128e:	f7ff fdcb 	bl	8000e28 <MCI_GetFaultState>
 8001292:	b9d8      	cbnz	r0, 80012cc <TSK_SafetyTask_PWMOFF+0x64>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8001296:	4819      	ldr	r0, [pc, #100]	@ (80012fc <TSK_SafetyTask_PWMOFF+0x94>)
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001298:	4e16      	ldr	r6, [pc, #88]	@ (80012f4 <TSK_SafetyTask_PWMOFF+0x8c>)
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 800129a:	f002 f93b 	bl	8003514 <RCM_ExecRegularConv>
 800129e:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 80012a0:	4817      	ldr	r0, [pc, #92]	@ (8001300 <TSK_SafetyTask_PWMOFF+0x98>)
 80012a2:	f004 fea5 	bl	8005ff0 <NTC_CalcAvTemp>
 80012a6:	4607      	mov	r7, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 80012a8:	6830      	ldr	r0, [r6, #0]
 80012aa:	f000 ffa5 	bl	80021f8 <PWMC_IsFaultOccurred>
 80012ae:	4605      	mov	r5, r0
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 80012b0:	4814      	ldr	r0, [pc, #80]	@ (8001304 <TSK_SafetyTask_PWMOFF+0x9c>)
 80012b2:	f002 f92f 	bl	8003514 <RCM_ExecRegularConv>
 80012b6:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 80012b8:	4813      	ldr	r0, [pc, #76]	@ (8001308 <TSK_SafetyTask_PWMOFF+0xa0>)
 80012ba:	f005 fe0f 	bl	8006edc <RVBS_CalcAvVbus>
 80012be:	4307      	orrs	r7, r0
 80012c0:	f007 070e 	and.w	r7, r7, #14
 80012c4:	ea45 0107 	orr.w	r1, r5, r7
 80012c8:	b289      	uxth	r1, r1
 80012ca:	e7d5      	b.n	8001278 <TSK_SafetyTask_PWMOFF+0x10>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80012cc:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80012d0:	f000 ff46 	bl	8002160 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 80012d4:	480d      	ldr	r0, [pc, #52]	@ (800130c <TSK_SafetyTask_PWMOFF+0xa4>)
 80012d6:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 80012da:	b923      	cbnz	r3, 80012e6 <TSK_SafetyTask_PWMOFF+0x7e>
    FOC_Clear(bMotor);
 80012dc:	4620      	mov	r0, r4
}
 80012de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 80012e2:	f000 b8fd 	b.w	80014e0 <FOC_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 80012e6:	f004 fdb3 	bl	8005e50 <MCPA_flushDataLog>
    FOC_Clear(bMotor);
 80012ea:	4620      	mov	r0, r4
}
 80012ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 80012f0:	f000 b8f6 	b.w	80014e0 <FOC_Clear>
 80012f4:	200006e8 	.word	0x200006e8
 80012f8:	20000000 	.word	0x20000000
 80012fc:	200003b8 	.word	0x200003b8
 8001300:	2000039c 	.word	0x2000039c
 8001304:	2000038c 	.word	0x2000038c
 8001308:	20000370 	.word	0x20000370
 800130c:	20000420 	.word	0x20000420

08001310 <TSK_SafetyTask>:
{
 8001310:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8001312:	4b06      	ldr	r3, [pc, #24]	@ (800132c <TSK_SafetyTask+0x1c>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d000      	beq.n	800131c <TSK_SafetyTask+0xc>
}
 800131a:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff ffa3 	bl	8001268 <TSK_SafetyTask_PWMOFF>
}
 8001322:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8001326:	f002 b92b 	b.w	8003580 <RCM_ExecUserConv>
 800132a:	bf00      	nop
 800132c:	200006f8 	.word	0x200006f8

08001330 <MC_RunMotorControlTasks>:
  if (0U == bMCBootCompleted)
 8001330:	4b1e      	ldr	r3, [pc, #120]	@ (80013ac <MC_RunMotorControlTasks+0x7c>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b1cb      	cbz	r3, 800136a <MC_RunMotorControlTasks+0x3a>
{
 8001336:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001338:	4c1d      	ldr	r4, [pc, #116]	@ (80013b0 <MC_RunMotorControlTasks+0x80>)
 800133a:	8823      	ldrh	r3, [r4, #0]
 800133c:	b1b3      	cbz	r3, 800136c <MC_RunMotorControlTasks+0x3c>
      hMFTaskCounterM1--;
 800133e:	3b01      	subs	r3, #1
 8001340:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8001342:	4a1c      	ldr	r2, [pc, #112]	@ (80013b4 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 8001344:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001346:	8813      	ldrh	r3, [r2, #0]
 8001348:	b29b      	uxth	r3, r3
 800134a:	b11b      	cbz	r3, 8001354 <MC_RunMotorControlTasks+0x24>
      hBootCapDelayCounterM1--;
 800134c:	8813      	ldrh	r3, [r2, #0]
 800134e:	3b01      	subs	r3, #1
 8001350:	b29b      	uxth	r3, r3
 8001352:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001354:	4a18      	ldr	r2, [pc, #96]	@ (80013b8 <MC_RunMotorControlTasks+0x88>)
 8001356:	8813      	ldrh	r3, [r2, #0]
 8001358:	b29b      	uxth	r3, r3
 800135a:	b11b      	cbz	r3, 8001364 <MC_RunMotorControlTasks+0x34>
      hStopPermanencyCounterM1--;
 800135c:	8813      	ldrh	r3, [r2, #0]
 800135e:	3b01      	subs	r3, #1
 8001360:	b29b      	uxth	r3, r3
 8001362:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 8001364:	f7ff ffd4 	bl	8001310 <TSK_SafetyTask>
}
 8001368:	bd70      	pop	{r4, r5, r6, pc}
 800136a:	4770      	bx	lr
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 800136c:	4d13      	ldr	r5, [pc, #76]	@ (80013bc <MC_RunMotorControlTasks+0x8c>)
      TSK_MediumFrequencyTaskM1();
 800136e:	f000 f985 	bl	800167c <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001372:	f7ff fca7 	bl	8000cc4 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001376:	4629      	mov	r1, r5
 8001378:	f851 0b0c 	ldr.w	r0, [r1], #12
 800137c:	6883      	ldr	r3, [r0, #8]
 800137e:	4798      	blx	r3
 8001380:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001382:	b130      	cbz	r0, 8001392 <MC_RunMotorControlTasks+0x62>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001384:	4629      	mov	r1, r5
 8001386:	220a      	movs	r2, #10
 8001388:	f851 0b08 	ldr.w	r0, [r1], #8
 800138c:	6803      	ldr	r3, [r0, #0]
 800138e:	4798      	blx	r3
 8001390:	b908      	cbnz	r0, 8001396 <MC_RunMotorControlTasks+0x66>
{
 8001392:	2301      	movs	r3, #1
 8001394:	e7d5      	b.n	8001342 <MC_RunMotorControlTasks+0x12>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001396:	4628      	mov	r0, r5
 8001398:	f000 fc5a 	bl	8001c50 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 800139c:	6828      	ldr	r0, [r5, #0]
 800139e:	89ea      	ldrh	r2, [r5, #14]
 80013a0:	6846      	ldr	r6, [r0, #4]
 80013a2:	68a9      	ldr	r1, [r5, #8]
 80013a4:	230a      	movs	r3, #10
 80013a6:	47b0      	blx	r6
 80013a8:	e7f3      	b.n	8001392 <MC_RunMotorControlTasks+0x62>
 80013aa:	bf00      	nop
 80013ac:	200006f8 	.word	0x200006f8
 80013b0:	200006fe 	.word	0x200006fe
 80013b4:	200006fc 	.word	0x200006fc
 80013b8:	200006fa 	.word	0x200006fa
 80013bc:	2000044c 	.word	0x2000044c

080013c0 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 80013c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   FOC_Clear(M1);
 80013c2:	2000      	movs	r0, #0
 80013c4:	f000 f88c 	bl	80014e0 <FOC_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 80013c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <TSK_HardwareFaultTask+0x18>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	2180      	movs	r1, #128	@ 0x80
 80013d2:	f7ff bc97 	b.w	8000d04 <MCI_FaultProcessing>
 80013d6:	bf00      	nop
 80013d8:	20000000 	.word	0x20000000

080013dc <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 80013dc:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 80013de:	f7ff fc67 	bl	8000cb0 <MC_GetSTMStateMotor1>
 80013e2:	b918      	cbnz	r0, 80013ec <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 80013e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 80013e8:	f7ff bc56 	b.w	8000c98 <MC_StartMotor1>
}
 80013ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 80013f0:	f7ff bc58 	b.w	8000ca4 <MC_StopMotor1>

080013f4 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 80013f4:	b430      	push	{r4, r5}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80013f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80013fa:	4b34      	ldr	r3, [pc, #208]	@ (80014cc <mc_lock_pins+0xd8>)
 80013fc:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80013fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001402:	61d1      	str	r1, [r2, #28]
 8001404:	b08c      	sub	sp, #48	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001406:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001408:	69d3      	ldr	r3, [r2, #28]
 800140a:	930b      	str	r3, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 800140c:	f44f 7100 	mov.w	r1, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001410:	f44f 3381 	mov.w	r3, #66048	@ 0x10200
  (void) temp;
 8001414:	980b      	ldr	r0, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001416:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001418:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800141a:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800141c:	69d3      	ldr	r3, [r2, #28]
 800141e:	930a      	str	r3, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001420:	2140      	movs	r1, #64	@ 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001422:	4b2b      	ldr	r3, [pc, #172]	@ (80014d0 <mc_lock_pins+0xdc>)
  (void) temp;
 8001424:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001426:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001428:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800142a:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800142c:	69d3      	ldr	r3, [r2, #28]
 800142e:	9309      	str	r3, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001430:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001434:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  (void) temp;
 8001438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800143a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800143c:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800143e:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001440:	69d4      	ldr	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001442:	4b24      	ldr	r3, [pc, #144]	@ (80014d4 <mc_lock_pins+0xe0>)
  temp = READ_REG(GPIOx->LCKR);
 8001444:	9408      	str	r4, [sp, #32]
  (void) temp;
 8001446:	9d08      	ldr	r5, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001448:	f44f 3488 	mov.w	r4, #69632	@ 0x11000
  WRITE_REG(GPIOx->LCKR, PinMask);
 800144c:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001450:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001452:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001454:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001456:	69dc      	ldr	r4, [r3, #28]
 8001458:	9407      	str	r4, [sp, #28]
  (void) temp;
 800145a:	9d07      	ldr	r5, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800145c:	f44f 3484 	mov.w	r4, #67584	@ 0x10800
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001460:	f44f 6500 	mov.w	r5, #2048	@ 0x800
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001464:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001466:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001468:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800146a:	69dc      	ldr	r4, [r3, #28]
 800146c:	9406      	str	r4, [sp, #24]
  (void) temp;
 800146e:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001470:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001472:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001474:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001476:	69d9      	ldr	r1, [r3, #28]
 8001478:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800147a:	2402      	movs	r4, #2
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800147c:	4916      	ldr	r1, [pc, #88]	@ (80014d8 <mc_lock_pins+0xe4>)
  (void) temp;
 800147e:	9805      	ldr	r0, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001480:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001482:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001484:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001486:	69d0      	ldr	r0, [r2, #28]
 8001488:	9004      	str	r0, [sp, #16]
  (void) temp;
 800148a:	9d04      	ldr	r5, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800148c:	f04f 1001 	mov.w	r0, #65537	@ 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001490:	2501      	movs	r5, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001492:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001494:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001496:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001498:	69d2      	ldr	r2, [r2, #28]
 800149a:	9203      	str	r2, [sp, #12]
  (void) temp;
 800149c:	9a03      	ldr	r2, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800149e:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014a0:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014a2:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80014a4:	69da      	ldr	r2, [r3, #28]
 80014a6:	9202      	str	r2, [sp, #8]
  (void) temp;
 80014a8:	9a02      	ldr	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014aa:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014ac:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014ae:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80014b0:	69d9      	ldr	r1, [r3, #28]
 80014b2:	9101      	str	r1, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014b4:	4a09      	ldr	r2, [pc, #36]	@ (80014dc <mc_lock_pins+0xe8>)
  (void) temp;
 80014b6:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014b8:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014ba:	2104      	movs	r1, #4
 80014bc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014be:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80014c0:	69db      	ldr	r3, [r3, #28]
 80014c2:	9300      	str	r3, [sp, #0]
  (void) temp;
 80014c4:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_W_GPIO_Port, M1_CURR_AMPL_W_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
LL_GPIO_LockPin(M1_TEMPERATURE_GPIO_Port, M1_TEMPERATURE_Pin);
}
 80014c6:	b00c      	add	sp, #48	@ 0x30
 80014c8:	bc30      	pop	{r4, r5}
 80014ca:	4770      	bx	lr
 80014cc:	00010100 	.word	0x00010100
 80014d0:	00010040 	.word	0x00010040
 80014d4:	48000800 	.word	0x48000800
 80014d8:	00010002 	.word	0x00010002
 80014dc:	00010004 	.word	0x00010004

080014e0 <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 80014e0:	b538      	push	{r3, r4, r5, lr}
 80014e2:	2326      	movs	r3, #38	@ 0x26
 80014e4:	4916      	ldr	r1, [pc, #88]	@ (8001540 <FOC_Clear+0x60>)
 80014e6:	fb00 f303 	mul.w	r3, r0, r3

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 80014ea:	2400      	movs	r4, #0
 80014ec:	50cc      	str	r4, [r1, r3]
{
 80014ee:	4605      	mov	r5, r0
 80014f0:	f103 0208 	add.w	r2, r3, #8
 80014f4:	1858      	adds	r0, r3, r1
 80014f6:	3310      	adds	r3, #16
 80014f8:	440a      	add	r2, r1
 80014fa:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80014fc:	4911      	ldr	r1, [pc, #68]	@ (8001544 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 80014fe:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001500:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001504:	6054      	str	r4, [r2, #4]
 8001506:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001508:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 800150a:	f8c3 4006 	str.w	r4, [r3, #6]
 800150e:	f8c3 400a 	str.w	r4, [r3, #10]
 8001512:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001516:	f004 fda9 	bl	800606c <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <FOC_Clear+0x68>)
 800151c:	4621      	mov	r1, r4
 800151e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001522:	f004 fda3 	bl	800606c <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <FOC_Clear+0x6c>)
 8001528:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800152c:	f005 febc 	bl	80072a8 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001530:	4b07      	ldr	r3, [pc, #28]	@ (8001550 <FOC_Clear+0x70>)
 8001532:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800153a:	f000 be11 	b.w	8002160 <PWMC_SwitchOffPWM>
 800153e:	bf00      	nop
 8001540:	200006c0 	.word	0x200006c0
 8001544:	20000030 	.word	0x20000030
 8001548:	2000002c 	.word	0x2000002c
 800154c:	20000034 	.word	0x20000034
 8001550:	200006e8 	.word	0x200006e8

08001554 <FOC_Init>:
{
 8001554:	b5f0      	push	{r4, r5, r6, r7, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001556:	4c27      	ldr	r4, [pc, #156]	@ (80015f4 <FOC_Init+0xa0>)
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001558:	4e27      	ldr	r6, [pc, #156]	@ (80015f8 <FOC_Init+0xa4>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800155a:	4828      	ldr	r0, [pc, #160]	@ (80015fc <FOC_Init+0xa8>)
    STO_PLL_Init (&STO_PLL_M1);
 800155c:	4f28      	ldr	r7, [pc, #160]	@ (8001600 <FOC_Init+0xac>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 800155e:	4d29      	ldr	r5, [pc, #164]	@ (8001604 <FOC_Init+0xb0>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001560:	6020      	str	r0, [r4, #0]
{
 8001562:	b085      	sub	sp, #20
    R3_1_Init(&PWM_Handle_M1);
 8001564:	f005 f88e 	bl	8006684 <R3_1_Init>
    startTimers();
 8001568:	f000 fc52 	bl	8001e10 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 800156c:	4630      	mov	r0, r6
 800156e:	f004 fd69 	bl	8006044 <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 8001572:	4638      	mov	r0, r7
 8001574:	f006 f924 	bl	80077c0 <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001578:	6828      	ldr	r0, [r5, #0]
 800157a:	463a      	mov	r2, r7
 800157c:	4631      	mov	r1, r6
 800157e:	f005 fe7b 	bl	8007278 <STC_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001582:	6820      	ldr	r0, [r4, #0]
 8001584:	6829      	ldr	r1, [r5, #0]
 8001586:	4a20      	ldr	r2, [pc, #128]	@ (8001608 <FOC_Init+0xb4>)
 8001588:	4b20      	ldr	r3, [pc, #128]	@ (800160c <FOC_Init+0xb8>)
 800158a:	9000      	str	r0, [sp, #0]
 800158c:	4820      	ldr	r0, [pc, #128]	@ (8001610 <FOC_Init+0xbc>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 800158e:	4c21      	ldr	r4, [pc, #132]	@ (8001614 <FOC_Init+0xc0>)
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001590:	f005 fd64 	bl	800705c <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001594:	4820      	ldr	r0, [pc, #128]	@ (8001618 <FOC_Init+0xc4>)
 8001596:	f004 fd55 	bl	8006044 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 800159a:	4820      	ldr	r0, [pc, #128]	@ (800161c <FOC_Init+0xc8>)
 800159c:	f004 fd52 	bl	8006044 <PID_HandleInit>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 80015a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001620 <FOC_Init+0xcc>)
 80015a2:	4a20      	ldr	r2, [pc, #128]	@ (8001624 <FOC_Init+0xd0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 80015a6:	4820      	ldr	r0, [pc, #128]	@ (8001628 <FOC_Init+0xd4>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 80015a8:	60da      	str	r2, [r3, #12]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 80015aa:	4a20      	ldr	r2, [pc, #128]	@ (800162c <FOC_Init+0xd8>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 80015ac:	609c      	str	r4, [r3, #8]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 80015ae:	6010      	str	r0, [r2, #0]
    REMNG_Init(pREMNG[M1]);
 80015b0:	f005 fcc2 	bl	8006f38 <REMNG_Init>
    FOC_Clear(M1);
 80015b4:	2000      	movs	r0, #0
 80015b6:	f7ff ff93 	bl	80014e0 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 80015ba:	2301      	movs	r3, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80015bc:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 80015be:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80015c2:	f005 ff03 	bl	80073cc <STC_GetDefaultIqdref>
 80015c6:	f3c0 420f 	ubfx	r2, r0, #16, #16
 80015ca:	4603      	mov	r3, r0
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80015cc:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80015ce:	8262      	strh	r2, [r4, #18]
 80015d0:	8223      	strh	r3, [r4, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80015d2:	f005 fefb 	bl	80073cc <STC_GetDefaultIqdref>
 80015d6:	f3c0 430f 	ubfx	r3, r0, #16, #16
    MCI_ExecSpeedRamp(&Mci[M1],
 80015da:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80015dc:	82a3      	strh	r3, [r4, #20]
    MCI_ExecSpeedRamp(&Mci[M1],
 80015de:	f005 fef1 	bl	80073c4 <STC_GetMecSpeedRefUnitDefault>
 80015e2:	4601      	mov	r1, r0
 80015e4:	4812      	ldr	r0, [pc, #72]	@ (8001630 <FOC_Init+0xdc>)
 80015e6:	2200      	movs	r2, #0
}
 80015e8:	b005      	add	sp, #20
 80015ea:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    MCI_ExecSpeedRamp(&Mci[M1],
 80015ee:	f7ff bb6b 	b.w	8000cc8 <MCI_ExecSpeedRamp>
 80015f2:	bf00      	nop
 80015f4:	200006e8 	.word	0x200006e8
 80015f8:	20000334 	.word	0x20000334
 80015fc:	20000190 	.word	0x20000190
 8001600:	20000068 	.word	0x20000068
 8001604:	20000034 	.word	0x20000034
 8001608:	200003c8 	.word	0x200003c8
 800160c:	20000054 	.word	0x20000054
 8001610:	20000230 	.word	0x20000230
 8001614:	200006c0 	.word	0x200006c0
 8001618:	20000308 	.word	0x20000308
 800161c:	200002dc 	.word	0x200002dc
 8001620:	20000028 	.word	0x20000028
 8001624:	20000370 	.word	0x20000370
 8001628:	2000003c 	.word	0x2000003c
 800162c:	200006bc 	.word	0x200006bc
 8001630:	20000000 	.word	0x20000000

08001634 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop

08001638 <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800163a:	4606      	mov	r6, r0
 800163c:	b672      	cpsid	i

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference latching */
  /* to avoid MF task writing them while HF task reading them */
  __disable_irq();
  IqdTmp = FOCVars[bMotor].Iqdref;
 800163e:	4d0d      	ldr	r5, [pc, #52]	@ (8001674 <FOC_CalcCurrRef+0x3c>)
 8001640:	2426      	movs	r4, #38	@ 0x26
 8001642:	fb04 5400 	mla	r4, r4, r0, r5
 8001646:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
 800164a:	f9b4 7012 	ldrsh.w	r7, [r4, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 800164e:	b662      	cpsie	i
  __enable_irq();

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001650:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001654:	b13b      	cbz	r3, 8001666 <FOC_CalcCurrRef+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001656:	b672      	cpsid	i
  }

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference restoring */
  __disable_irq();
  FOCVars[bMotor].Iqdref = IqdTmp;
 8001658:	2326      	movs	r3, #38	@ 0x26
 800165a:	fb03 5506 	mla	r5, r3, r6, r5
 800165e:	8228      	strh	r0, [r5, #16]
 8001660:	826f      	strh	r7, [r5, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 8001662:	b662      	cpsie	i
  /* Exit critical section */
  __enable_irq();
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001666:	4b04      	ldr	r3, [pc, #16]	@ (8001678 <FOC_CalcCurrRef+0x40>)
 8001668:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800166c:	f005 fe74 	bl	8007358 <STC_CalcTorqueReference>
 8001670:	83e0      	strh	r0, [r4, #30]
    IqdTmp.q = FOCVars[bMotor].hTeref;
 8001672:	e7f0      	b.n	8001656 <FOC_CalcCurrRef+0x1e>
 8001674:	200006c0 	.word	0x200006c0
 8001678:	20000034 	.word	0x20000034

0800167c <TSK_MediumFrequencyTaskM1>:
{
 800167c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167e:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001680:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001682:	4669      	mov	r1, sp
 8001684:	48b6      	ldr	r0, [pc, #728]	@ (8001960 <TSK_MediumFrequencyTaskM1+0x2e4>)
  int16_t wAux = 0;
 8001686:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800168a:	f005 ffa7 	bl	80075dc <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 800168e:	4bb5      	ldr	r3, [pc, #724]	@ (8001964 <TSK_MediumFrequencyTaskM1+0x2e8>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001690:	4cb5      	ldr	r4, [pc, #724]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001692:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	f004 fd5d 	bl	8006154 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800169a:	4620      	mov	r0, r4
 800169c:	f7ff fb7e 	bl	8000d9c <MCI_GetCurrentFaults>
 80016a0:	b118      	cbz	r0, 80016aa <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 80016a2:	230a      	movs	r3, #10
 80016a4:	77e3      	strb	r3, [r4, #31]
}
 80016a6:	b003      	add	sp, #12
 80016a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 80016aa:	4620      	mov	r0, r4
 80016ac:	f7ff fb74 	bl	8000d98 <MCI_GetOccurredFaults>
 80016b0:	bb70      	cbnz	r0, 8001710 <TSK_MediumFrequencyTaskM1+0x94>
      switch (Mci[M1].State)
 80016b2:	7fe3      	ldrb	r3, [r4, #31]
 80016b4:	2b13      	cmp	r3, #19
 80016b6:	d8f6      	bhi.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
 80016b8:	a201      	add	r2, pc, #4	@ (adr r2, 80016c0 <TSK_MediumFrequencyTaskM1+0x44>)
 80016ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016be:	bf00      	nop
 80016c0:	0800188f 	.word	0x0800188f
 80016c4:	080016a7 	.word	0x080016a7
 80016c8:	080016a7 	.word	0x080016a7
 80016cc:	080016a7 	.word	0x080016a7
 80016d0:	080017ff 	.word	0x080017ff
 80016d4:	080016a7 	.word	0x080016a7
 80016d8:	080017db 	.word	0x080017db
 80016dc:	080016a7 	.word	0x080016a7
 80016e0:	080017bb 	.word	0x080017bb
 80016e4:	080016a7 	.word	0x080016a7
 80016e8:	08001711 	.word	0x08001711
 80016ec:	080017ad 	.word	0x080017ad
 80016f0:	080016a7 	.word	0x080016a7
 80016f4:	080016a7 	.word	0x080016a7
 80016f8:	080016a7 	.word	0x080016a7
 80016fc:	080016a7 	.word	0x080016a7
 8001700:	0800176b 	.word	0x0800176b
 8001704:	08001739 	.word	0x08001739
 8001708:	080016a7 	.word	0x080016a7
 800170c:	08001719 	.word	0x08001719
      Mci[M1].State = FAULT_OVER;
 8001710:	230b      	movs	r3, #11
 8001712:	77e3      	strb	r3, [r4, #31]
}
 8001714:	b003      	add	sp, #12
 8001716:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001718:	7fa3      	ldrb	r3, [r4, #30]
 800171a:	2b05      	cmp	r3, #5
 800171c:	f000 80cf 	beq.w	80018be <TSK_MediumFrequencyTaskM1+0x242>
            if (! RUC_Exec(&RevUpControlM1))
 8001720:	4892      	ldr	r0, [pc, #584]	@ (800196c <TSK_MediumFrequencyTaskM1+0x2f0>)
 8001722:	f005 fd25 	bl	8007170 <RUC_Exec>
 8001726:	4602      	mov	r2, r0
 8001728:	2800      	cmp	r0, #0
 800172a:	f040 80e0 	bne.w	80018ee <TSK_MediumFrequencyTaskM1+0x272>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 800172e:	488e      	ldr	r0, [pc, #568]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001730:	2110      	movs	r1, #16
 8001732:	f7ff fae7 	bl	8000d04 <MCI_FaultProcessing>
 8001736:	e7b6      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001738:	7fa3      	ldrb	r3, [r4, #30]
    R3_1_SwitchOffPWM(pwmcHandle[motor]);
 800173a:	4d8d      	ldr	r5, [pc, #564]	@ (8001970 <TSK_MediumFrequencyTaskM1+0x2f4>)
          if (MCI_STOP == Mci[M1].DirectCommand)
 800173c:	2b05      	cmp	r3, #5
    R3_1_SwitchOffPWM(pwmcHandle[motor]);
 800173e:	6828      	ldr	r0, [r5, #0]
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001740:	f000 80bf 	beq.w	80018c2 <TSK_MediumFrequencyTaskM1+0x246>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8001744:	2101      	movs	r1, #1
 8001746:	f000 fd0f 	bl	8002168 <PWMC_CurrentReadingCalibr>
 800174a:	2800      	cmp	r0, #0
 800174c:	d0ab      	beq.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 800174e:	7fa3      	ldrb	r3, [r4, #30]
 8001750:	2b03      	cmp	r3, #3
 8001752:	f000 80ff 	beq.w	8001954 <TSK_MediumFrequencyTaskM1+0x2d8>
                R3_1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001756:	6828      	ldr	r0, [r5, #0]
 8001758:	2100      	movs	r1, #0
 800175a:	f004 ff41 	bl	80065e0 <R3_1_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 800175e:	2014      	movs	r0, #20
 8001760:	f7ff fd4c 	bl	80011fc <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8001764:	2310      	movs	r3, #16
 8001766:	77e3      	strb	r3, [r4, #31]
 8001768:	e79d      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800176a:	7fa3      	ldrb	r3, [r4, #30]
 800176c:	2b05      	cmp	r3, #5
 800176e:	f000 80a6 	beq.w	80018be <TSK_MediumFrequencyTaskM1+0x242>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001772:	f7ff fd49 	bl	8001208 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001776:	2800      	cmp	r0, #0
 8001778:	d095      	beq.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
              R3_1_SwitchOffPWM(pwmcHandle[M1]);
 800177a:	4d7d      	ldr	r5, [pc, #500]	@ (8001970 <TSK_MediumFrequencyTaskM1+0x2f4>)
 800177c:	6828      	ldr	r0, [r5, #0]
 800177e:	f004 fe7f 	bl	8006480 <R3_1_SwitchOffPWM>
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001782:	4a7c      	ldr	r2, [pc, #496]	@ (8001974 <TSK_MediumFrequencyTaskM1+0x2f8>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001784:	4b7c      	ldr	r3, [pc, #496]	@ (8001978 <TSK_MediumFrequencyTaskM1+0x2fc>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001786:	497d      	ldr	r1, [pc, #500]	@ (800197c <TSK_MediumFrequencyTaskM1+0x300>)
 8001788:	6810      	ldr	r0, [r2, #0]
              FOCVars[M1].bDriveInput = EXTERNAL;
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001790:	f005 fd88 	bl	80072a4 <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8001794:	4872      	ldr	r0, [pc, #456]	@ (8001960 <TSK_MediumFrequencyTaskM1+0x2e4>)
 8001796:	f005 ffed 	bl	8007774 <STO_PLL_Clear>
              FOC_Clear( M1 );
 800179a:	2000      	movs	r0, #0
 800179c:	f7ff fea0 	bl	80014e0 <FOC_Clear>
                Mci[M1].State = START;
 80017a0:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80017a2:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 80017a4:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80017a6:	f000 fcdd 	bl	8002164 <PWMC_SwitchOnPWM>
 80017aa:	e77c      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 80017ac:	7fa3      	ldrb	r3, [r4, #30]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	f47f af79 	bne.w	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80017b4:	2300      	movs	r3, #0
 80017b6:	83e3      	strh	r3, [r4, #30]
 80017b8:	e775      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 80017ba:	f7ff fd35 	bl	8001228 <TSK_StopPermanencyTimeHasElapsedM1>
 80017be:	2800      	cmp	r0, #0
 80017c0:	f43f af71 	beq.w	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 80017c4:	4b6b      	ldr	r3, [pc, #428]	@ (8001974 <TSK_MediumFrequencyTaskM1+0x2f8>)
 80017c6:	496d      	ldr	r1, [pc, #436]	@ (800197c <TSK_MediumFrequencyTaskM1+0x300>)
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	f005 fd6b 	bl	80072a4 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 80017ce:	486b      	ldr	r0, [pc, #428]	@ (800197c <TSK_MediumFrequencyTaskM1+0x300>)
 80017d0:	f006 f8da 	bl	8007988 <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80017d4:	2300      	movs	r3, #0
 80017d6:	83e3      	strh	r3, [r4, #30]
 80017d8:	e765      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80017da:	7fa3      	ldrb	r3, [r4, #30]
 80017dc:	2b05      	cmp	r3, #5
 80017de:	d06e      	beq.n	80018be <TSK_MediumFrequencyTaskM1+0x242>
            MCI_ExecBufferedCommands(&Mci[M1]);
 80017e0:	4861      	ldr	r0, [pc, #388]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
 80017e2:	f7ff fa9b 	bl	8000d1c <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 80017e6:	2000      	movs	r0, #0
 80017e8:	f7ff ff26 	bl	8001638 <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 80017ec:	2d00      	cmp	r5, #0
 80017ee:	f47f af5a 	bne.w	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 80017f2:	485d      	ldr	r0, [pc, #372]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
 80017f4:	462a      	mov	r2, r5
 80017f6:	2120      	movs	r1, #32
 80017f8:	f7ff fa84 	bl	8000d04 <MCI_FaultProcessing>
 80017fc:	e753      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80017fe:	7fa3      	ldrb	r3, [r4, #30]
 8001800:	2b05      	cmp	r3, #5
 8001802:	d05c      	beq.n	80018be <TSK_MediumFrequencyTaskM1+0x242>
            if(! RUC_Exec(&RevUpControlM1))
 8001804:	4859      	ldr	r0, [pc, #356]	@ (800196c <TSK_MediumFrequencyTaskM1+0x2f0>)
 8001806:	f005 fcb3 	bl	8007170 <RUC_Exec>
 800180a:	4602      	mov	r2, r0
 800180c:	2800      	cmp	r0, #0
 800180e:	d164      	bne.n	80018da <TSK_MediumFrequencyTaskM1+0x25e>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001810:	4855      	ldr	r0, [pc, #340]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8001812:	2110      	movs	r1, #16
 8001814:	f7ff fa76 	bl	8000d04 <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001818:	4858      	ldr	r0, [pc, #352]	@ (800197c <TSK_MediumFrequencyTaskM1+0x300>)
 800181a:	f10d 0102 	add.w	r1, sp, #2
 800181e:	f006 f917 	bl	8007a50 <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001822:	4852      	ldr	r0, [pc, #328]	@ (800196c <TSK_MediumFrequencyTaskM1+0x2f0>)
 8001824:	f005 fcda 	bl	80071dc <RUC_FirstAccelerationStageReached>
 8001828:	2800      	cmp	r0, #0
 800182a:	f43f af3c 	beq.w	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
              ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 800182e:	4e4c      	ldr	r6, [pc, #304]	@ (8001960 <TSK_MediumFrequencyTaskM1+0x2e4>)
 8001830:	f10d 0102 	add.w	r1, sp, #2
 8001834:	4630      	mov	r0, r6
 8001836:	f005 fffd 	bl	8007834 <STO_PLL_IsObserverConverged>
 800183a:	4605      	mov	r5, r0
              STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 800183c:	484a      	ldr	r0, [pc, #296]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
 800183e:	f7ff fafd 	bl	8000e3c <MCI_GetImposedMotorDirection>
 8001842:	b241      	sxtb	r1, r0
 8001844:	4630      	mov	r0, r6
 8001846:	f006 f89b 	bl	8007980 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 800184a:	484c      	ldr	r0, [pc, #304]	@ (800197c <TSK_MediumFrequencyTaskM1+0x300>)
 800184c:	4629      	mov	r1, r5
 800184e:	f006 f98d 	bl	8007b6c <VSS_SetStartTransition>
            if (ObserverConverged)
 8001852:	2d00      	cmp	r5, #0
 8001854:	f43f af27 	beq.w	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001858:	4f47      	ldr	r7, [pc, #284]	@ (8001978 <TSK_MediumFrequencyTaskM1+0x2fc>)
 800185a:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 800185e:	6878      	ldr	r0, [r7, #4]
              REMNG_Init(pREMNG[M1]);
 8001860:	4d47      	ldr	r5, [pc, #284]	@ (8001980 <TSK_MediumFrequencyTaskM1+0x304>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001862:	f7ff fbfd 	bl	8001060 <MCM_Park>
 8001866:	4603      	mov	r3, r0
              REMNG_Init(pREMNG[M1]);
 8001868:	6828      	ldr	r0, [r5, #0]
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 800186a:	9301      	str	r3, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 800186c:	f005 fb64 	bl	8006f38 <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 8001870:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001874:	6828      	ldr	r0, [r5, #0]
 8001876:	2200      	movs	r2, #0
 8001878:	f005 fbaa 	bl	8006fd0 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 800187c:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8001880:	6828      	ldr	r0, [r5, #0]
 8001882:	2219      	movs	r2, #25
 8001884:	f005 fba4 	bl	8006fd0 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8001888:	2313      	movs	r3, #19
 800188a:	77e3      	strb	r3, [r4, #31]
 800188c:	e70b      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 800188e:	7fa5      	ldrb	r5, [r4, #30]
 8001890:	f005 05fd 	and.w	r5, r5, #253	@ 0xfd
 8001894:	2d01      	cmp	r5, #1
 8001896:	f47f af06 	bne.w	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 800189a:	4833      	ldr	r0, [pc, #204]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 800189c:	4e34      	ldr	r6, [pc, #208]	@ (8001970 <TSK_MediumFrequencyTaskM1+0x2f4>)
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 800189e:	f7ff facd 	bl	8000e3c <MCI_GetImposedMotorDirection>
 80018a2:	4601      	mov	r1, r0
 80018a4:	4831      	ldr	r0, [pc, #196]	@ (800196c <TSK_MediumFrequencyTaskM1+0x2f0>)
 80018a6:	f005 fc17 	bl	80070d8 <RUC_Clear>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 80018aa:	6830      	ldr	r0, [r6, #0]
 80018ac:	f890 107f 	ldrb.w	r1, [r0, #127]	@ 0x7f
 80018b0:	2900      	cmp	r1, #0
 80018b2:	d148      	bne.n	8001946 <TSK_MediumFrequencyTaskM1+0x2ca>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 80018b4:	f000 fc58 	bl	8002168 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 80018b8:	2311      	movs	r3, #17
 80018ba:	77e3      	strb	r3, [r4, #31]
 80018bc:	e6f3      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
    R3_1_SwitchOffPWM(pwmcHandle[motor]);
 80018be:	4b2c      	ldr	r3, [pc, #176]	@ (8001970 <TSK_MediumFrequencyTaskM1+0x2f4>)
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	f004 fddd 	bl	8006480 <R3_1_SwitchOffPWM>
  FOC_Clear(motor);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f7ff fe0a 	bl	80014e0 <FOC_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 80018cc:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80018d0:	f7ff fca4 	bl	800121c <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 80018d4:	2308      	movs	r3, #8
 80018d6:	77e3      	strb	r3, [r4, #31]
}
 80018d8:	e6e5      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
              IqdRef.q = STC_CalcTorqueReference(pSTC[M1]);
 80018da:	4b26      	ldr	r3, [pc, #152]	@ (8001974 <TSK_MediumFrequencyTaskM1+0x2f8>)
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	f005 fd3b 	bl	8007358 <STC_CalcTorqueReference>
              IqdRef.d = FOCVars[M1].UserIdref;
 80018e2:	4b25      	ldr	r3, [pc, #148]	@ (8001978 <TSK_MediumFrequencyTaskM1+0x2fc>)
 80018e4:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
              FOCVars[M1].Iqdref = IqdRef;
 80018e8:	8218      	strh	r0, [r3, #16]
 80018ea:	825a      	strh	r2, [r3, #18]
 80018ec:	e794      	b.n	8001818 <TSK_MediumFrequencyTaskM1+0x19c>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 80018ee:	4823      	ldr	r0, [pc, #140]	@ (800197c <TSK_MediumFrequencyTaskM1+0x300>)
 80018f0:	a901      	add	r1, sp, #4
 80018f2:	f006 f8ad 	bl	8007a50 <VSS_CalcAvrgMecSpeedUnit>
 80018f6:	4605      	mov	r5, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 80018f8:	4820      	ldr	r0, [pc, #128]	@ (800197c <TSK_MediumFrequencyTaskM1+0x300>)
 80018fa:	f006 f945 	bl	8007b88 <VSS_TransitionEnded>
              LoopClosed = LoopClosed || tempBool;
 80018fe:	b915      	cbnz	r5, 8001906 <TSK_MediumFrequencyTaskM1+0x28a>
 8001900:	2800      	cmp	r0, #0
 8001902:	f43f aed0 	beq.w	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001906:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001908:	481e      	ldr	r0, [pc, #120]	@ (8001984 <TSK_MediumFrequencyTaskM1+0x308>)
 800190a:	f9b3 6010 	ldrsh.w	r6, [r3, #16]
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 800190e:	4d19      	ldr	r5, [pc, #100]	@ (8001974 <TSK_MediumFrequencyTaskM1+0x2f8>)
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001910:	f004 fbb6 	bl	8006080 <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8001914:	b201      	sxth	r1, r0
 8001916:	fb06 f101 	mul.w	r1, r6, r1
 800191a:	481a      	ldr	r0, [pc, #104]	@ (8001984 <TSK_MediumFrequencyTaskM1+0x308>)
 800191c:	f004 fba6 	bl	800606c <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001920:	490f      	ldr	r1, [pc, #60]	@ (8001960 <TSK_MediumFrequencyTaskM1+0x2e4>)
 8001922:	6828      	ldr	r0, [r5, #0]
 8001924:	f005 fcbe 	bl	80072a4 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8001928:	2000      	movs	r0, #0
 800192a:	f7ff fe83 	bl	8001634 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 800192e:	2000      	movs	r0, #0
 8001930:	f7ff fe82 	bl	8001638 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001934:	6828      	ldr	r0, [r5, #0]
 8001936:	f005 fd57 	bl	80073e8 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 800193a:	480b      	ldr	r0, [pc, #44]	@ (8001968 <TSK_MediumFrequencyTaskM1+0x2ec>)
 800193c:	f7ff f9ee 	bl	8000d1c <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 8001940:	2306      	movs	r3, #6
 8001942:	77e3      	strb	r3, [r4, #31]
 8001944:	e6af      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001946:	4629      	mov	r1, r5
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001948:	f8a0 5060 	strh.w	r5, [r0, #96]	@ 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 800194c:	f000 fc0c 	bl	8002168 <PWMC_CurrentReadingCalibr>
              R3_1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001950:	6830      	ldr	r0, [r6, #0]
 8001952:	e701      	b.n	8001758 <TSK_MediumFrequencyTaskM1+0xdc>
                FOC_Clear(M1);
 8001954:	2000      	movs	r0, #0
 8001956:	f7ff fdc3 	bl	80014e0 <FOC_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 800195a:	2300      	movs	r3, #0
 800195c:	83e3      	strh	r3, [r4, #30]
 800195e:	e6a2      	b.n	80016a6 <TSK_MediumFrequencyTaskM1+0x2a>
 8001960:	20000068 	.word	0x20000068
 8001964:	20000028 	.word	0x20000028
 8001968:	20000000 	.word	0x20000000
 800196c:	20000230 	.word	0x20000230
 8001970:	200006e8 	.word	0x200006e8
 8001974:	20000034 	.word	0x20000034
 8001978:	200006c0 	.word	0x200006c0
 800197c:	200003c8 	.word	0x200003c8
 8001980:	200006bc 	.word	0x200006bc
 8001984:	20000334 	.word	0x20000334

08001988 <FOC_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t FOC_HighFrequencyTask(uint8_t bMotorNbr)
{
 8001988:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* USER CODE END HighFrequencyTask 0 */

  Observer_Inputs_t STO_Inputs; /* Only if sensorless main */

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
  if (SWITCH_OVER == Mci[M1].State)
 800198c:	4f4a      	ldr	r7, [pc, #296]	@ (8001ab8 <FOC_HighFrequencyTask+0x130>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 800198e:	4c4b      	ldr	r4, [pc, #300]	@ (8001abc <FOC_HighFrequencyTask+0x134>)
  if (SWITCH_OVER == Mci[M1].State)
 8001990:	7ffb      	ldrb	r3, [r7, #31]
{
 8001992:	b089      	sub	sp, #36	@ 0x24
 8001994:	4605      	mov	r5, r0
  if (SWITCH_OVER == Mci[M1].State)
 8001996:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001998:	f8d4 001a 	ldr.w	r0, [r4, #26]
 800199c:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 800199e:	d07e      	beq.n	8001a9e <FOC_HighFrequencyTask+0x116>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80019a0:	4b47      	ldr	r3, [pc, #284]	@ (8001ac0 <FOC_HighFrequencyTask+0x138>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80019a2:	f8df 8140 	ldr.w	r8, [pc, #320]	@ 8001ae4 <FOC_HighFrequencyTask+0x15c>
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f8d8 0000 	ldr.w	r0, [r8]
static inline int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 80019ac:	695b      	ldr	r3, [r3, #20]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 80019ae:	a902      	add	r1, sp, #8
 80019b0:	f9b3 6004 	ldrsh.w	r6, [r3, #4]
 80019b4:	6803      	ldr	r3, [r0, #0]
 80019b6:	4798      	blx	r3
  Ialphabeta = MCM_Clarke(Iab);
 80019b8:	9802      	ldr	r0, [sp, #8]
 80019ba:	f7ff fadb 	bl	8000f74 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80019be:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 80019c0:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80019c2:	f7ff fb4d 	bl	8001060 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80019c6:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80019ca:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80019cc:	b201      	sxth	r1, r0
 80019ce:	1a59      	subs	r1, r3, r1
 80019d0:	4b3c      	ldr	r3, [pc, #240]	@ (8001ac4 <FOC_HighFrequencyTask+0x13c>)
 80019d2:	6818      	ldr	r0, [r3, #0]
 80019d4:	f004 fb7e 	bl	80060d4 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 80019d8:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 80019dc:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 80019e0:	1ac9      	subs	r1, r1, r3
 80019e2:	4b39      	ldr	r3, [pc, #228]	@ (8001ac8 <FOC_HighFrequencyTask+0x140>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80019e4:	4681      	mov	r9, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	f004 fb74 	bl	80060d4 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 80019ec:	f8ad 9004 	strh.w	r9, [sp, #4]
 80019f0:	f8ad 0006 	strh.w	r0, [sp, #6]
 80019f4:	9901      	ldr	r1, [sp, #4]
 80019f6:	4835      	ldr	r0, [pc, #212]	@ (8001acc <FOC_HighFrequencyTask+0x144>)
 80019f8:	f004 f93c 	bl	8005c74 <Circle_Limitation>
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80019fc:	4631      	mov	r1, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 80019fe:	4681      	mov	r9, r0
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001a00:	f7ff fb70 	bl	80010e4 <MCM_Rev_Park>
 8001a04:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001a06:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001a0a:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001a0c:	f000 fa60 	bl	8001ed0 <PWMC_SetPhaseVoltage>
 8001a10:	4601      	mov	r1, r0

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001a12:	9802      	ldr	r0, [sp, #8]
 8001a14:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001a16:	9803      	ldr	r0, [sp, #12]
 8001a18:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8001a1a:	9800      	ldr	r0, [sp, #0]
 8001a1c:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_DURATION)
 8001a1e:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 8001a20:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 8001a22:	f8c4 9016 	str.w	r9, [r4, #22]
  FOCVars[M1].hElAngle = hElAngle;
 8001a26:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001a28:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_DURATION)
 8001a2c:	d02f      	beq.n	8001a8e <FOC_HighFrequencyTask+0x106>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001a2e:	4828      	ldr	r0, [pc, #160]	@ (8001ad0 <FOC_HighFrequencyTask+0x148>)
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001a30:	4e28      	ldr	r6, [pc, #160]	@ (8001ad4 <FOC_HighFrequencyTask+0x14c>)
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001a32:	f005 fbd3 	bl	80071dc <RUC_FirstAccelerationStageReached>
  {
    temp_avBusVoltage_d = pHandle->AvBusVoltage_d;
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
 8001a36:	4a28      	ldr	r2, [pc, #160]	@ (8001ad8 <FOC_HighFrequencyTask+0x150>)
 8001a38:	4603      	mov	r3, r0
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8001a3a:	6860      	ldr	r0, [r4, #4]
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001a3c:	88d2      	ldrh	r2, [r2, #6]
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8001a3e:	9006      	str	r0, [sp, #24]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001a40:	a905      	add	r1, sp, #20
 8001a42:	4630      	mov	r0, r6
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001a44:	461c      	mov	r4, r3
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001a46:	f8ad 201c 	strh.w	r2, [sp, #28]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001a4a:	f005 fcd5 	bl	80073f8 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 8001a4e:	4630      	mov	r0, r6
 8001a50:	f005 fe64 	bl	800771c <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 8001a54:	b144      	cbz	r4, 8001a68 <FOC_HighFrequencyTask+0xe0>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8001a56:	7ffb      	ldrb	r3, [r7, #31]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d00d      	beq.n	8001a78 <FOC_HighFrequencyTask+0xf0>
 8001a5c:	2b13      	cmp	r3, #19
 8001a5e:	d00b      	beq.n	8001a78 <FOC_HighFrequencyTask+0xf0>
}
 8001a60:	4628      	mov	r0, r5
 8001a62:	b009      	add	sp, #36	@ 0x24
 8001a64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 8001a68:	4621      	mov	r1, r4
 8001a6a:	f106 0034 	add.w	r0, r6, #52	@ 0x34
 8001a6e:	f004 fafd 	bl	800606c <PID_SetIntegralTerm>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8001a72:	7ffb      	ldrb	r3, [r7, #31]
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d1f1      	bne.n	8001a5c <FOC_HighFrequencyTask+0xd4>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001a78:	88b3      	ldrh	r3, [r6, #4]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001a7a:	4818      	ldr	r0, [pc, #96]	@ (8001adc <FOC_HighFrequencyTask+0x154>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001a7c:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001a80:	a904      	add	r1, sp, #16
 8001a82:	f005 ff93 	bl	80079ac <VSS_CalcElAngle>
}
 8001a86:	4628      	mov	r0, r5
 8001a88:	b009      	add	sp, #36	@ 0x24
 8001a8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8001a8e:	480a      	ldr	r0, [pc, #40]	@ (8001ab8 <FOC_HighFrequencyTask+0x130>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	f7ff f937 	bl	8000d04 <MCI_FaultProcessing>
}
 8001a96:	4628      	mov	r0, r5
 8001a98:	b009      	add	sp, #36	@ 0x24
 8001a9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8001a9e:	4e10      	ldr	r6, [pc, #64]	@ (8001ae0 <FOC_HighFrequencyTask+0x158>)
 8001aa0:	6830      	ldr	r0, [r6, #0]
 8001aa2:	f005 fa73 	bl	8006f8c <REMNG_RampCompleted>
 8001aa6:	2800      	cmp	r0, #0
 8001aa8:	f47f af7a 	bne.w	80019a0 <FOC_HighFrequencyTask+0x18>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8001aac:	6830      	ldr	r0, [r6, #0]
 8001aae:	f005 fa4b 	bl	8006f48 <REMNG_Calc>
 8001ab2:	8220      	strh	r0, [r4, #16]
 8001ab4:	e774      	b.n	80019a0 <FOC_HighFrequencyTask+0x18>
 8001ab6:	bf00      	nop
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	200006c0 	.word	0x200006c0
 8001ac0:	20000034 	.word	0x20000034
 8001ac4:	20000030 	.word	0x20000030
 8001ac8:	2000002c 	.word	0x2000002c
 8001acc:	20000038 	.word	0x20000038
 8001ad0:	20000230 	.word	0x20000230
 8001ad4:	20000068 	.word	0x20000068
 8001ad8:	20000370 	.word	0x20000370
 8001adc:	200003c8 	.word	0x200003c8
 8001ae0:	200006bc 	.word	0x200006bc
 8001ae4:	200006e8 	.word	0x200006e8

08001ae8 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8001ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 8001aec:	f9b0 400c 	ldrsh.w	r4, [r0, #12]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001af0:	4b31      	ldr	r3, [pc, #196]	@ (8001bb8 <RI_SetRegCommandParser+0xd0>)
{
 8001af2:	b089      	sub	sp, #36	@ 0x24
    uint16_t size = 0U;
 8001af4:	f04f 0900 	mov.w	r9, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001af8:	9306      	str	r3, [sp, #24]
    uint8_t number_of_item =0;
    pHandle->txLength = 0;

    while (rxLength > 0)
 8001afa:	454c      	cmp	r4, r9
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001afc:	4b2f      	ldr	r3, [pc, #188]	@ (8001bbc <RI_SetRegCommandParser+0xd4>)
    uint16_t size = 0U;
 8001afe:	f8ad 9016 	strh.w	r9, [sp, #22]
    uint8_t * txData = pHandle->txBuffer;
 8001b02:	e9d0 c601 	ldrd	ip, r6, [r0, #4]
{
 8001b06:	4607      	mov	r7, r0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001b08:	9307      	str	r3, [sp, #28]
    pHandle->txLength = 0;
 8001b0a:	f8a0 900e 	strh.w	r9, [r0, #14]
    while (rxLength > 0)
 8001b0e:	dd47      	ble.n	8001ba0 <RI_SetRegCommandParser+0xb8>
 8001b10:	eb06 0801 	add.w	r8, r6, r1
  uint8_t retVal = MCP_CMD_OK;
 8001b14:	f8cd 900c 	str.w	r9, [sp, #12]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 8001b18:	f1c6 0a01 	rsb	sl, r6, #1
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8001b1c:	f10c 0502 	add.w	r5, ip, #2
      regID = *dataElementID & REG_MASK;
 8001b20:	f8bc c000 	ldrh.w	ip, [ip]
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8001b24:	fa5f f18c 	uxtb.w	r1, ip
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8001b28:	3c02      	subs	r4, #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001b2a:	f001 0b07 	and.w	fp, r1, #7
 8001b2e:	f10d 0920 	add.w	r9, sp, #32
      if (motorID > NBR_OF_MOTORS)
 8001b32:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001b36:	fa0f fe84 	sxth.w	lr, r4
 8001b3a:	f10d 0316 	add.w	r3, sp, #22
 8001b3e:	462a      	mov	r2, r5
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8001b40:	b2a4      	uxth	r4, r4
      regID = *dataElementID & REG_MASK;
 8001b42:	f02c 0007 	bic.w	r0, ip, #7
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001b46:	eb09 0b8b 	add.w	fp, r9, fp, lsl #2
 8001b4a:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 8001b4e:	d11b      	bne.n	8001b88 <RI_SetRegCommandParser+0xa0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001b50:	f8cd e000 	str.w	lr, [sp]
 8001b54:	f85b bc08 	ldr.w	fp, [fp, #-8]
 8001b58:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 8001b5a:	f8bd 2016 	ldrh.w	r2, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 8001b5e:	eb06 030a 	add.w	r3, r6, sl
 8001b62:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 8001b64:	1aa4      	subs	r4, r4, r2
        if ((1U == number_of_item) && (0 == rxLength))
 8001b66:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 8001b68:	b224      	sxth	r4, r4
        rxData = rxData+size;
 8001b6a:	eb05 0c02 	add.w	ip, r5, r2
        if ((1U == number_of_item) && (0 == rxLength))
 8001b6e:	d013      	beq.n	8001b98 <RI_SetRegCommandParser+0xb0>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8001b70:	4546      	cmp	r6, r8
 8001b72:	d00d      	beq.n	8001b90 <RI_SetRegCommandParser+0xa8>
          {
            *txData = accessResult;
 8001b74:	f806 0b01 	strb.w	r0, [r6], #1
            txData = txData+1;
            pHandle->txLength++;
 8001b78:	89fb      	ldrh	r3, [r7, #14]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	81fb      	strh	r3, [r7, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8001b7e:	b1a0      	cbz	r0, 8001baa <RI_SetRegCommandParser+0xc2>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8001b80:	2807      	cmp	r0, #7
 8001b82:	d001      	beq.n	8001b88 <RI_SetRegCommandParser+0xa0>
 8001b84:	280a      	cmp	r0, #10
 8001b86:	d10e      	bne.n	8001ba6 <RI_SetRegCommandParser+0xbe>
        retVal = MCP_CMD_NOK;
 8001b88:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8001b8a:	b009      	add	sp, #36	@ 0x24
 8001b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001b90:	2008      	movs	r0, #8
}
 8001b92:	b009      	add	sp, #36	@ 0x24
 8001b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 8001b98:	2c00      	cmp	r4, #0
 8001b9a:	d1e9      	bne.n	8001b70 <RI_SetRegCommandParser+0x88>
    if (MCP_CMD_OK == retVal)
 8001b9c:	2800      	cmp	r0, #0
 8001b9e:	d1f4      	bne.n	8001b8a <RI_SetRegCommandParser+0xa2>
      pHandle->txLength = 0;
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	81f8      	strh	r0, [r7, #14]
 8001ba4:	e7f1      	b.n	8001b8a <RI_SetRegCommandParser+0xa2>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	9303      	str	r3, [sp, #12]
    while (rxLength > 0)
 8001baa:	2c00      	cmp	r4, #0
 8001bac:	dcb6      	bgt.n	8001b1c <RI_SetRegCommandParser+0x34>
 8001bae:	9803      	ldr	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 8001bb0:	2800      	cmp	r0, #0
 8001bb2:	d0f5      	beq.n	8001ba0 <RI_SetRegCommandParser+0xb8>
 8001bb4:	e7e9      	b.n	8001b8a <RI_SetRegCommandParser+0xa2>
 8001bb6:	bf00      	nop
 8001bb8:	08002231 	.word	0x08002231
 8001bbc:	08002335 	.word	0x08002335

08001bc0 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8001bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bc4:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 8001bcc:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 8001bce:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8001bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c48 <RI_GetRegCommandParser+0x88>)
 8001bd4:	9304      	str	r3, [sp, #16]
 8001bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c4c <RI_GetRegCommandParser+0x8c>)
    uint8_t * rxData = pHandle->rxBuffer;
 8001bd8:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8001bdc:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8001bde:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 8001be0:	f1b8 0f00 	cmp.w	r8, #0
 8001be4:	d016      	beq.n	8001c14 <RI_GetRegCommandParser+0x54>
 8001be6:	4607      	mov	r7, r0
 8001be8:	b20d      	sxth	r5, r1
    uint8_t * rxData = pHandle->rxBuffer;
 8001bea:	464c      	mov	r4, r9
    {
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength - MCP_ID_SIZE;
      rxData = rxData + MCP_ID_SIZE; // Shift buffer to the next MCP_ID

      regID = *dataElementID & REG_MASK;
 8001bec:	f834 cb02 	ldrh.w	ip, [r4], #2
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8001bf0:	fa5f f18c 	uxtb.w	r1, ip
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001bf4:	f001 0e07 	and.w	lr, r1, #7
 8001bf8:	f10d 0a18 	add.w	sl, sp, #24
      if (motorID > NBR_OF_MOTORS)
 8001bfc:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001c00:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 8001c02:	f02c 0007 	bic.w	r0, ip, #7
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001c06:	f10d 030e 	add.w	r3, sp, #14
 8001c0a:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
 8001c0e:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 8001c12:	d003      	beq.n	8001c1c <RI_GetRegCommandParser+0x5c>
        retVal = MCP_CMD_NOK;
 8001c14:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8001c16:	b006      	add	sp, #24
 8001c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001c1c:	9500      	str	r5, [sp, #0]
 8001c1e:	f85e ac08 	ldr.w	sl, [lr, #-8]
 8001c22:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8001c24:	eba8 0304 	sub.w	r3, r8, r4
    while (rxLength > 0U)
 8001c28:	fa19 f383 	uxtah	r3, r9, r3
 8001c2c:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 8001c2e:	2800      	cmp	r0, #0
 8001c30:	d1f1      	bne.n	8001c16 <RI_GetRegCommandParser+0x56>
          txData = txData+size;
 8001c32:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 8001c36:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8001c38:	1a6d      	subs	r5, r5, r1
          pHandle->txLength += size;
 8001c3a:	440a      	add	r2, r1
          txData = txData+size;
 8001c3c:	440e      	add	r6, r1
          pHandle->txLength += size;
 8001c3e:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8001c40:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d1d2      	bne.n	8001bec <RI_GetRegCommandParser+0x2c>
 8001c46:	e7e6      	b.n	8001c16 <RI_GetRegCommandParser+0x56>
 8001c48:	080028f9 	.word	0x080028f9
 8001c4c:	08002a2d 	.word	0x08002a2d

08001c50 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8001c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c52:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001c54:	6846      	ldr	r6, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001c56:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001c58:	f836 3b02 	ldrh.w	r3, [r6], #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001c5c:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001c5e:	8992      	ldrh	r2, [r2, #12]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001c60:	f403 457f 	and.w	r5, r3, #65280	@ 0xff00
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001c64:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001c66:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001c68:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001c6c:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001c70:	b291      	uxth	r1, r2
{
 8001c72:	b083      	sub	sp, #12
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001c74:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001c76:	fa1f fc8c 	uxth.w	ip, ip
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001c7a:	b212      	sxth	r2, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001c7c:	d04e      	beq.n	8001d1c <MCP_ReceivedPacket+0xcc>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8001c7e:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001c80:	4f52      	ldr	r7, [pc, #328]	@ (8001dcc <MCP_ReceivedPacket+0x17c>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001c82:	81a0      	strh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8001c8c:	2500      	movs	r5, #0

    switch (command)
 8001c8e:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001c92:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001c94:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
    pHandle->txLength = 0U;
 8001c98:	81e5      	strh	r5, [r4, #14]
    switch (command)
 8001c9a:	d82a      	bhi.n	8001cf2 <MCP_ReceivedPacket+0xa2>
 8001c9c:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 8001ca0:	d81e      	bhi.n	8001ce0 <MCP_ReceivedPacket+0x90>
 8001ca2:	e8df f00c 	tbb	[pc, ip]
 8001ca6:	1d5d      	.short	0x1d5d
 8001ca8:	1d1d1d1d 	.word	0x1d1d1d1d
 8001cac:	1d651d1d 	.word	0x1d651d1d
 8001cb0:	1d1d1d1d 	.word	0x1d1d1d1d
 8001cb4:	1d581d1d 	.word	0x1d581d1d
 8001cb8:	1d1d1d1d 	.word	0x1d1d1d1d
 8001cbc:	1d501d1d 	.word	0x1d501d1d
 8001cc0:	1d1d1d1d 	.word	0x1d1d1d1d
 8001cc4:	1d4a1d1d 	.word	0x1d4a1d1d
 8001cc8:	1d1d1d1d 	.word	0x1d1d1d1d
 8001ccc:	1d6a1d1d 	.word	0x1d6a1d1d
 8001cd0:	1d1d1d1d 	.word	0x1d1d1d1d
 8001cd4:	1d461d1d 	.word	0x1d461d1d
 8001cd8:	1d1d1d1d 	.word	0x1d1d1d1d
 8001cdc:	1d1d      	.short	0x1d1d
 8001cde:	72          	.byte	0x72
 8001cdf:	00          	.byte	0x00
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001ce4:	68a2      	ldr	r2, [r4, #8]
 8001ce6:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8001ce8:	89e3      	ldrh	r3, [r4, #14]
 8001cea:	3301      	adds	r3, #1
 8001cec:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8001cee:	b003      	add	sp, #12
 8001cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 8001cf2:	f1bc 0f68 	cmp.w	ip, #104	@ 0x68
 8001cf6:	d04e      	beq.n	8001d96 <MCP_ReceivedPacket+0x146>
 8001cf8:	d907      	bls.n	8001d0a <MCP_ReceivedPacket+0xba>
 8001cfa:	f1bc 0f78 	cmp.w	ip, #120	@ 0x78
 8001cfe:	d1ef      	bne.n	8001ce0 <MCP_ReceivedPacket+0x90>
        HAL_NVIC_SystemReset();
 8001d00:	f002 fc52 	bl	80045a8 <HAL_NVIC_SystemReset>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d04:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001d06:	4628      	mov	r0, r5
        break;
 8001d08:	e7ec      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
    switch (command)
 8001d0a:	f1bc 0f48 	cmp.w	ip, #72	@ 0x48
 8001d0e:	d1e7      	bne.n	8001ce0 <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 8001d10:	4638      	mov	r0, r7
 8001d12:	f7ff f925 	bl	8000f60 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d16:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001d18:	4628      	mov	r0, r5
        break;
 8001d1a:	e7e3      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 8001d1c:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 8001d20:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8001d22:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001d26:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001d28:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0U;
 8001d2a:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8001d2c:	d93c      	bls.n	8001da8 <MCP_ReceivedPacket+0x158>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8001d2e:	200d      	movs	r0, #13
 8001d30:	e7d8      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 8001d32:	4638      	mov	r0, r7
 8001d34:	f7ff f82e 	bl	8000d94 <MCI_GetSTMState>
 8001d38:	b128      	cbz	r0, 8001d46 <MCP_ReceivedPacket+0xf6>
          (void)MCI_StopMotor(pMCI);
 8001d3a:	4638      	mov	r0, r7
 8001d3c:	f7ff f846 	bl	8000dcc <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d40:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001d42:	2000      	movs	r0, #0
 8001d44:	e7ce      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8001d46:	4638      	mov	r0, r7
 8001d48:	f7ff f82a 	bl	8000da0 <MCI_StartMotor>
 8001d4c:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d50:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8001d52:	b2c0      	uxtb	r0, r0
 8001d54:	e7c6      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8001d56:	4620      	mov	r0, r4
 8001d58:	f7ff ff32 	bl	8001bc0 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d5c:	89e3      	ldrh	r3, [r4, #14]
        break;
 8001d5e:	e7c1      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = MCP_VERSION;
 8001d60:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 8001d62:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 8001d64:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 8001d66:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 8001d68:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d6a:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001d6c:	2000      	movs	r0, #0
        break;
 8001d6e:	e7b9      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8001d70:	4620      	mov	r0, r4
 8001d72:	f7ff feb9 	bl	8001ae8 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d76:	89e3      	ldrh	r3, [r4, #14]
        break;
 8001d78:	e7b4      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 8001d7a:	4638      	mov	r0, r7
 8001d7c:	f7ff f80a 	bl	8000d94 <MCI_GetSTMState>
 8001d80:	2806      	cmp	r0, #6
 8001d82:	d01d      	beq.n	8001dc0 <MCP_ReceivedPacket+0x170>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d84:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001d86:	2000      	movs	r0, #0
 8001d88:	e7ac      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 8001d8a:	4638      	mov	r0, r7
 8001d8c:	f7ff f83a 	bl	8000e04 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001d90:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001d92:	2000      	movs	r0, #0
        break;
 8001d94:	e7a6      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8001d96:	68a3      	ldr	r3, [r4, #8]
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	4631      	mov	r1, r6
 8001d9c:	f104 030e 	add.w	r3, r4, #14
 8001da0:	f7fe ff8c 	bl	8000cbc <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001da4:	89e3      	ldrh	r3, [r4, #14]
        break;
 8001da6:	e79d      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8001da8:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <MCP_ReceivedPacket+0x180>)
 8001daa:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
 8001dae:	b15d      	cbz	r5, 8001dc8 <MCP_ReceivedPacket+0x178>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8001db0:	68a3      	ldr	r3, [r4, #8]
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	4631      	mov	r1, r6
 8001db6:	f104 030e 	add.w	r3, r4, #14
 8001dba:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001dbc:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8001dbe:	e791      	b.n	8001ce4 <MCP_ReceivedPacket+0x94>
          MCI_StopRamp(pMCI);
 8001dc0:	4638      	mov	r0, r7
 8001dc2:	f7ff f867 	bl	8000e94 <MCI_StopRamp>
 8001dc6:	e7dd      	b.n	8001d84 <MCP_ReceivedPacket+0x134>
 8001dc8:	462b      	mov	r3, r5
 8001dca:	e7b0      	b.n	8001d2e <MCP_ReceivedPacket+0xde>
 8001dcc:	20000000 	.word	0x20000000
 8001dd0:	20000700 	.word	0x20000700

08001dd4 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8001dd4:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8001dd6:	f003 f905 	bl	8004fe4 <HAL_RCC_GetHCLKFreq>
 8001dda:	4b0a      	ldr	r3, [pc, #40]	@ (8001e04 <MX_MotorControl_Init+0x30>)
 8001ddc:	fba3 3000 	umull	r3, r0, r3, r0
 8001de0:	09c0      	lsrs	r0, r0, #7
 8001de2:	f002 fbf3 	bl	80045cc <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8001de6:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <MX_MotorControl_Init+0x34>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	6819      	ldr	r1, [r3, #0]
 8001dec:	f04f 30ff 	mov.w	r0, #4294967295
 8001df0:	f002 fb90 	bl	8004514 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8001df4:	4805      	ldr	r0, [pc, #20]	@ (8001e0c <MX_MotorControl_Init+0x38>)
 8001df6:	f7ff f9cb 	bl	8001190 <MCboot>
  mc_lock_pins();
}
 8001dfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8001dfe:	f7ff baf9 	b.w	80013f4 <mc_lock_pins>
 8001e02:	bf00      	nop
 8001e04:	10624dd3 	.word	0x10624dd3
 8001e08:	200004f0 	.word	0x200004f0
 8001e0c:	2000188c 	.word	0x2000188c

08001e10 <startTimers>:
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8001e10:	4a1e      	ldr	r2, [pc, #120]	@ (8001e8c <startTimers+0x7c>)
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
*/
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 8001e12:	491f      	ldr	r1, [pc, #124]	@ (8001e90 <startTimers+0x80>)
 8001e14:	6893      	ldr	r3, [r2, #8]
 8001e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e1a:	f043 0310 	orr.w	r3, r3, #16
 8001e1e:	6093      	str	r3, [r2, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8001e20:	6893      	ldr	r3, [r2, #8]
 8001e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e26:	f023 0307 	bic.w	r3, r3, #7
 8001e2a:	f043 0306 	orr.w	r3, r3, #6
 8001e2e:	6093      	str	r3, [r2, #8]
 8001e30:	69cb      	ldr	r3, [r1, #28]
  /* Motor 1 timer slave mode ITR1 (TIMER2) sensitive */
  LL_TIM_SetTriggerInput(TIM1, LL_TIM_TS_ITR1);
  LL_TIM_SetSlaveMode(TIM1, LL_TIM_SLAVEMODE_TRIGGER);

  isTIM2ClockOn = LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_TIM2);
  if ((uint32_t)0 == isTIM2ClockOn)
 8001e32:	07db      	lsls	r3, r3, #31
 8001e34:	d415      	bmi.n	8001e62 <startTimers+0x52>
  SET_BIT(RCC->APB1ENR, Periphs);
 8001e36:	69cb      	ldr	r3, [r1, #28]
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001e3e:	69cb      	ldr	r3, [r1, #28]
{
 8001e40:	b082      	sub	sp, #8
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001e42:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001e4c:	9b01      	ldr	r3, [sp, #4]
 8001e4e:	6953      	ldr	r3, [r2, #20]
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6153      	str	r3, [r2, #20]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 8001e56:	69cb      	ldr	r3, [r1, #28]
 8001e58:	f023 0301 	bic.w	r3, r3, #1
 8001e5c:	61cb      	str	r3, [r1, #28]
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8001e5e:	b002      	add	sp, #8
 8001e60:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8001e62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e66:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001e68:	6859      	ldr	r1, [r3, #4]
 8001e6a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8001e6e:	f041 0120 	orr.w	r1, r1, #32
 8001e72:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001e74:	6959      	ldr	r1, [r3, #20]
 8001e76:	f041 0101 	orr.w	r1, r1, #1
 8001e7a:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001e7c:	6859      	ldr	r1, [r3, #4]
 8001e7e:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8001e82:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8001e86:	430a      	orrs	r2, r1
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	4770      	bx	lr
 8001e8c:	40012c00 	.word	0x40012c00
 8001e90:	40021000 	.word	0x40021000

08001e94 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8001e94:	3201      	adds	r2, #1
{
 8001e96:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8001e98:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8001e9a:	f06f 0602 	mvn.w	r6, #2
 8001e9e:	0155      	lsls	r5, r2, #5
 8001ea0:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8001ea2:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8001ea4:	f893 c000 	ldrb.w	ip, [r3]
 8001ea8:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8001eac:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8001eb0:	d80c      	bhi.n	8001ecc <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8001eb2:	6904      	ldr	r4, [r0, #16]
 8001eb4:	07a4      	lsls	r4, r4, #30
 8001eb6:	d5f5      	bpl.n	8001ea4 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8001eb8:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8001ebc:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8001ebe:	6106      	str	r6, [r0, #16]
 8001ec0:	d8f0      	bhi.n	8001ea4 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8001ec2:	781c      	ldrb	r4, [r3, #0]
 8001ec4:	2c0f      	cmp	r4, #15
 8001ec6:	d8ed      	bhi.n	8001ea4 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 8001ecc:	bd70      	pop	{r4, r5, r6, pc}
 8001ece:	bf00      	nop

08001ed0 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8001ed0:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001ed2:	f8b0 4070 	ldrh.w	r4, [r0, #112]	@ 0x70
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8001ed6:	f8b0 204e 	ldrh.w	r2, [r0, #78]	@ 0x4e
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001eda:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8001ede:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001ee0:	fb04 fc0c 	mul.w	ip, r4, ip
 8001ee4:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8001ee8:	fb02 f303 	mul.w	r3, r2, r3

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8001eec:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8001ef0:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8001ef4:	eb02 7ed2 	add.w	lr, r2, r2, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 8001ef8:	eb03 71d3 	add.w	r1, r3, r3, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 8001efc:	1c55      	adds	r5, r2, #1
{
 8001efe:	b083      	sub	sp, #12
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001f00:	ea4f 0494 	mov.w	r4, r4, lsr #2
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001f04:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8001f08:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 8001f0c:	ea4f 0161 	mov.w	r1, r1, asr #1
    if (wY < 0)
 8001f10:	db6b      	blt.n	8001fea <PWMC_SetPhaseVoltage+0x11a>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8001f12:	1c5d      	adds	r5, r3, #1
 8001f14:	db3d      	blt.n	8001f92 <PWMC_SetPhaseVoltage+0xc2>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001f16:	ebbe 0e01 	subs.w	lr, lr, r1
 8001f1a:	bf44      	itt	mi
 8001f1c:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 8001f20:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	bfbc      	itt	lt
 8001f28:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8001f2c:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 8001f30:	2a00      	cmp	r2, #0
 8001f32:	bfb8      	it	lt
 8001f34:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00

        if(true == pHandle->SingleShuntTopology)
 8001f38:	f890 1085 	ldrb.w	r1, [r0, #133]	@ 0x85
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001f3c:	eb04 4eae 	add.w	lr, r4, lr, asr #18
        pHandle->Sector = SECTOR_2;
 8001f40:	f04f 0501 	mov.w	r5, #1
        wTimePhC = wTimePhA - (wY / 131072);
 8001f44:	bfb8      	it	lt
 8001f46:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_2;
 8001f4a:	f880 507a 	strb.w	r5, [r0, #122]	@ 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 8001f4e:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8001f52:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8001f56:	2900      	cmp	r1, #0
 8001f58:	d16e      	bne.n	8002038 <PWMC_SetPhaseVoltage+0x168>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8001f5a:	fa1f fc83 	uxth.w	ip, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 8001f5e:	fa1f f48e 	uxth.w	r4, lr
        pHandle->highDuty = (uint16_t)wTimePhC;
 8001f62:	b291      	uxth	r1, r2
            pHandle->highDuty = 2U;
 8001f64:	f8a0 105c 	strh.w	r1, [r0, #92]	@ 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8001f68:	6941      	ldr	r1, [r0, #20]
            pHandle->lowDuty = 0U;
 8001f6a:	f8a0 c058 	strh.w	ip, [r0, #88]	@ 0x58
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8001f6e:	ea2e 7eee 	bic.w	lr, lr, lr, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8001f72:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8001f76:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
            pHandle->midDuty = 1U;
 8001f7a:	f8a0 405a 	strh.w	r4, [r0, #90]	@ 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8001f7e:	f8a0 e050 	strh.w	lr, [r0, #80]	@ 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8001f82:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8001f86:	f8a0 2054 	strh.w	r2, [r0, #84]	@ 0x54
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8001f8a:	b003      	add	sp, #12
 8001f8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8001f90:	4708      	bx	r1
        if ( wX <= 0 )
 8001f92:	f1bc 0f00 	cmp.w	ip, #0
 8001f96:	dd7b      	ble.n	8002090 <PWMC_SetPhaseVoltage+0x1c0>
          wTimePhB = wTimePhA + (wZ / 131072);
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	bfb8      	it	lt
 8001f9c:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8001fa0:	ebac 0101 	sub.w	r1, ip, r1
          wTimePhB = wTimePhA + (wZ / 131072);
 8001fa4:	bfb8      	it	lt
 8001fa6:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 8001faa:	f1bc 0f00 	cmp.w	ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8001fae:	eb04 4ea1 	add.w	lr, r4, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8001fb2:	bfb8      	it	lt
 8001fb4:	f50c 3cff 	addlt.w	ip, ip, #130560	@ 0x1fe00
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8001fb8:	f890 107d 	ldrb.w	r1, [r0, #125]	@ 0x7d
          pHandle->Sector = SECTOR_1;
 8001fbc:	f04f 0200 	mov.w	r2, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 8001fc0:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8001fc4:	bfb8      	it	lt
 8001fc6:	f20c 1cff 	addwlt	ip, ip, #511	@ 0x1ff
          pHandle->Sector = SECTOR_1;
 8001fca:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 8001fce:	eba3 426c 	sub.w	r2, r3, ip, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8001fd2:	2900      	cmp	r1, #0
 8001fd4:	f040 80ae 	bne.w	8002134 <PWMC_SetPhaseVoltage+0x264>
 8001fd8:	f890 4085 	ldrb.w	r4, [r0, #133]	@ 0x85
 8001fdc:	2c00      	cmp	r4, #0
 8001fde:	f000 80b9 	beq.w	8002154 <PWMC_SetPhaseVoltage+0x284>
 8001fe2:	f04f 0c02 	mov.w	ip, #2
 8001fe6:	2401      	movs	r4, #1
 8001fe8:	e7bc      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
      if (wZ < 0)
 8001fea:	f1b3 3fff 	cmp.w	r3, #4294967295
        if(true == pHandle->SingleShuntTopology)
 8001fee:	f890 5085 	ldrb.w	r5, [r0, #133]	@ 0x85
      if (wZ < 0)
 8001ff2:	db70      	blt.n	80020d6 <PWMC_SetPhaseVoltage+0x206>
        if (wX <= 0)
 8001ff4:	f1bc 0f00 	cmp.w	ip, #0
 8001ff8:	dd23      	ble.n	8002042 <PWMC_SetPhaseVoltage+0x172>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8001ffa:	ebbe 0e0c 	subs.w	lr, lr, ip
 8001ffe:	bf44      	itt	mi
 8002000:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 8002004:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002008:	2a00      	cmp	r2, #0
 800200a:	bfb8      	it	lt
 800200c:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002010:	eb04 4eae 	add.w	lr, r4, lr, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8002014:	bfb8      	it	lt
 8002016:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_3;
 800201a:	2302      	movs	r3, #2
          wTimePhC = wTimePhA - (wY / 131072);
 800201c:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          pHandle->Sector = SECTOR_3;
 8002020:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhC + (wX / 131072);
 8002024:	eb02 436c 	add.w	r3, r2, ip, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002028:	2d00      	cmp	r5, #0
 800202a:	d17e      	bne.n	800212a <PWMC_SetPhaseVoltage+0x25a>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 800202c:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002030:	b294      	uxth	r4, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002032:	fa1f f18e 	uxth.w	r1, lr
 8002036:	e795      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
 8002038:	f04f 0c02 	mov.w	ip, #2
 800203c:	2400      	movs	r4, #0
 800203e:	2101      	movs	r1, #1
 8002040:	e790      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002042:	ebbc 0101 	subs.w	r1, ip, r1
 8002046:	bf44      	itt	mi
 8002048:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 800204c:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8002050:	2b00      	cmp	r3, #0
 8002052:	bfb8      	it	lt
 8002054:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_4;
 8002058:	f04f 0203 	mov.w	r2, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 800205c:	bfb8      	it	lt
 800205e:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_4;
 8002062:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 8002066:	f1bc 0200 	subs.w	r2, ip, #0
 800206a:	bfb8      	it	lt
 800206c:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002070:	eb04 4ea1 	add.w	lr, r4, r1, asr #18
          wTimePhB = wTimePhA + (wZ / 131072);
 8002074:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002078:	bfb8      	it	lt
 800207a:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 800207e:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002082:	2d00      	cmp	r5, #0
 8002084:	d060      	beq.n	8002148 <PWMC_SetPhaseVoltage+0x278>
 8002086:	f04f 0c00 	mov.w	ip, #0
 800208a:	2401      	movs	r4, #1
 800208c:	2102      	movs	r1, #2
 800208e:	e769      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
          wTimePhC = wTimePhA - (wY / 131072);
 8002090:	2a00      	cmp	r2, #0
 8002092:	bfb8      	it	lt
 8002094:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_6;
 8002098:	f04f 0305 	mov.w	r3, #5
          wTimePhC = wTimePhA - (wY / 131072);
 800209c:	bfb8      	it	lt
 800209e:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80020a2:	ebae 0e0c 	sub.w	lr, lr, ip
          pHandle->Sector = SECTOR_6;
 80020a6:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhC + (wX / 131072);
 80020aa:	f1bc 0300 	subs.w	r3, ip, #0
 80020ae:	bfb8      	it	lt
 80020b0:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80020b4:	eb04 4eae 	add.w	lr, r4, lr, asr #18
          if(true == pHandle->SingleShuntTopology)
 80020b8:	f890 1085 	ldrb.w	r1, [r0, #133]	@ 0x85
          wTimePhC = wTimePhA - (wY / 131072);
 80020bc:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80020c0:	bfb8      	it	lt
 80020c2:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 80020c6:	eb02 4363 	add.w	r3, r2, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 80020ca:	b3c1      	cbz	r1, 800213e <PWMC_SetPhaseVoltage+0x26e>
 80020cc:	f04f 0c01 	mov.w	ip, #1
 80020d0:	2402      	movs	r4, #2
 80020d2:	2100      	movs	r1, #0
 80020d4:	e746      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80020d6:	ebbe 0e01 	subs.w	lr, lr, r1
 80020da:	bf44      	itt	mi
 80020dc:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 80020e0:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bfbc      	itt	lt
 80020e8:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 80020ec:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 80020f0:	2a00      	cmp	r2, #0
 80020f2:	bfb8      	it	lt
 80020f4:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80020f8:	eb04 4eae 	add.w	lr, r4, lr, asr #18
        pHandle->Sector = SECTOR_5;
 80020fc:	f04f 0c04 	mov.w	ip, #4
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002100:	bfb8      	it	lt
 8002102:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_5;
 8002106:	f880 c07a 	strb.w	ip, [r0, #122]	@ 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 800210a:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 800210e:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8002112:	b92d      	cbnz	r5, 8002120 <PWMC_SetPhaseVoltage+0x250>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002114:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhA;
 8002118:	fa1f f48e 	uxth.w	r4, lr
          pHandle->highDuty = (uint16_t)wTimePhB;
 800211c:	b299      	uxth	r1, r3
 800211e:	e721      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
 8002120:	f04f 0c01 	mov.w	ip, #1
 8002124:	2400      	movs	r4, #0
 8002126:	2102      	movs	r1, #2
 8002128:	e71c      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
 800212a:	f04f 0c00 	mov.w	ip, #0
 800212e:	2402      	movs	r4, #2
 8002130:	2101      	movs	r1, #1
 8002132:	e717      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
 8002134:	f04f 0c02 	mov.w	ip, #2
 8002138:	2401      	movs	r4, #1
 800213a:	2100      	movs	r1, #0
 800213c:	e712      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 800213e:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhC;
 8002142:	b294      	uxth	r4, r2
            pHandle->highDuty = (uint16_t)wTimePhB;
 8002144:	b299      	uxth	r1, r3
 8002146:	e70d      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002148:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 800214c:	b29c      	uxth	r4, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 800214e:	fa1f f18e 	uxth.w	r1, lr
 8002152:	e707      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002154:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhB;
 8002158:	b29c      	uxth	r4, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 800215a:	b291      	uxth	r1, r2
 800215c:	e702      	b.n	8001f64 <PWMC_SetPhaseVoltage+0x94>
 800215e:	bf00      	nop

08002160 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8002160:	6843      	ldr	r3, [r0, #4]
 8002162:	4718      	bx	r3

08002164 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8002164:	6883      	ldr	r3, [r0, #8]
 8002166:	4718      	bx	r3

08002168 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8002168:	b510      	push	{r4, lr}
 800216a:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 800216c:	b179      	cbz	r1, 800218e <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 800216e:	2901      	cmp	r1, #1
 8002170:	d001      	beq.n	8002176 <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 8002172:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002174:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002176:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 800217a:	b16b      	cbz	r3, 8002198 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 800217c:	3b01      	subs	r3, #1
 800217e:	b29b      	uxth	r3, r3
 8002180:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1f4      	bne.n	8002172 <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 8002188:	68c3      	ldr	r3, [r0, #12]
 800218a:	4798      	blx	r3
          retVal = true;
 800218c:	e004      	b.n	8002198 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 800218e:	f7ff ffe7 	bl	8002160 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8002192:	68e3      	ldr	r3, [r4, #12]
 8002194:	4620      	mov	r0, r4
 8002196:	4798      	blx	r3
      retVal = true;
 8002198:	2001      	movs	r0, #1
}
 800219a:	bd10      	pop	{r4, pc}

0800219c <PWMC_DP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    if (false == pHandle->BrakeActionLock)
 800219c:	f890 3083 	ldrb.w	r3, [r0, #131]	@ 0x83
 80021a0:	b91b      	cbnz	r3, 80021aa <PWMC_DP_Handler+0xe>
    {
      if (ES_GPIO == pHandle->LowSideOutputs)
 80021a2:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d004      	beq.n	80021b4 <PWMC_DP_Handler+0x18>
    }
    else
    {
      /* Nothing to do */
    }
    pHandle->driverProtectionFlag = true;
 80021aa:	2301      	movs	r3, #1
 80021ac:	f880 3082 	strb.w	r3, [r0, #130]	@ 0x82
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 80021b0:	3078      	adds	r0, #120	@ 0x78
 80021b2:	4770      	bx	lr
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 80021b4:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 80021b8:	b410      	push	{r4}
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 80021ba:	6c43      	ldr	r3, [r0, #68]	@ 0x44
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 80021bc:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80021c0:	6294      	str	r4, [r2, #40]	@ 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 80021c2:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 80021c6:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 80021ca:	628c      	str	r4, [r1, #40]	@ 0x28
 80021cc:	629a      	str	r2, [r3, #40]	@ 0x28
    pHandle->driverProtectionFlag = true;
 80021ce:	2301      	movs	r3, #1
 80021d0:	f880 3082 	strb.w	r3, [r0, #130]	@ 0x82
}
 80021d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80021d8:	3078      	adds	r0, #120	@ 0x78
 80021da:	4770      	bx	lr

080021dc <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80021dc:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 80021de:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 80021e0:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80021e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80021e8:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 80021ea:	3078      	adds	r0, #120	@ 0x78
    pHandle->OverVoltageFlag = true;
 80021ec:	f883 c081 	strb.w	ip, [r3, #129]	@ 0x81
    pHandle->BrakeActionLock = true;
 80021f0:	f883 c083 	strb.w	ip, [r3, #131]	@ 0x83
}
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop

080021f8 <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 80021f8:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 80021fa:	f890 0081 	ldrb.w	r0, [r0, #129]	@ 0x81
 80021fe:	b1a8      	cbz	r0, 800222c <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8002200:	2200      	movs	r2, #0
 8002202:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8002206:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 8002208:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 800220a:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800220e:	b11a      	cbz	r2, 8002218 <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    retVal |= MC_OVER_CURR;
 8002216:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8002218:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 800221c:	b12a      	cbz	r2, 800222a <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 800221e:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 8002222:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 8002224:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 8002226:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
  {
    /* Nothing to do */
  }

  return (retVal);
}
 800222a:	4770      	bx	lr
 800222c:	2140      	movs	r1, #64	@ 0x40
 800222e:	e7ec      	b.n	800220a <PWMC_IsFaultOccurred+0x12>

08002230 <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8002230:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 8002232:	3908      	subs	r1, #8
{
 8002234:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 8002238:	2920      	cmp	r1, #32
 800223a:	d812      	bhi.n	8002262 <RI_SetRegisterGlobal+0x32>
 800223c:	e8df f001 	tbb	[pc, r1]
 8002240:	11111117 	.word	0x11111117
 8002244:	11111111 	.word	0x11111111
 8002248:	11111121 	.word	0x11111121
 800224c:	11111111 	.word	0x11111111
 8002250:	11111133 	.word	0x11111133
 8002254:	11111111 	.word	0x11111111
 8002258:	1111113d 	.word	0x1111113d
 800225c:	11111111 	.word	0x11111111
 8002260:	51          	.byte	0x51
 8002261:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8002262:	2200      	movs	r2, #0
 8002264:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8002266:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8002268:	f85d 4b04 	ldr.w	r4, [sp], #4
 800226c:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 800226e:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 8002270:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 8002274:	bf14      	ite	ne
 8002276:	2005      	movne	r0, #5
 8002278:	2004      	moveq	r0, #4
}
 800227a:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 800227e:	801a      	strh	r2, [r3, #0]
}
 8002280:	4770      	bx	lr
      switch (regID)
 8002282:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002286:	d04e      	beq.n	8002326 <RI_SetRegisterGlobal+0xf6>
 8002288:	d93e      	bls.n	8002308 <RI_SetRegisterGlobal+0xd8>
 800228a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800228e:	d04a      	beq.n	8002326 <RI_SetRegisterGlobal+0xf6>
 8002290:	f641 3258 	movw	r2, #7000	@ 0x1b58
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002294:	4290      	cmp	r0, r2
 8002296:	bf0c      	ite	eq
 8002298:	2004      	moveq	r0, #4
 800229a:	2005      	movne	r0, #5
      *size = 2;
 800229c:	2202      	movs	r2, #2
}
 800229e:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 80022a2:	801a      	strh	r2, [r3, #0]
}
 80022a4:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 80022a6:	2818      	cmp	r0, #24
      *size = 4;
 80022a8:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 80022ac:	bf14      	ite	ne
 80022ae:	2005      	movne	r0, #5
 80022b0:	4610      	moveq	r0, r2
}
 80022b2:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 80022b6:	801a      	strh	r2, [r3, #0]
}
 80022b8:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 80022ba:	2101      	movs	r1, #1
 80022bc:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80022be:	f992 0000 	ldrsb.w	r0, [r2]
 80022c2:	b348      	cbz	r0, 8002318 <RI_SetRegisterGlobal+0xe8>
 80022c4:	fa1f f08c 	uxth.w	r0, ip
 80022c8:	e003      	b.n	80022d2 <RI_SetRegisterGlobal+0xa2>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80022ca:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80022cc:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 80022d0:	b314      	cbz	r4, 8002318 <RI_SetRegisterGlobal+0xe8>
    *size = *size + 1U;
 80022d2:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80022d6:	4281      	cmp	r1, r0
    *size = *size + 1U;
 80022d8:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80022dc:	d3f5      	bcc.n	80022ca <RI_SetRegisterGlobal+0x9a>
      retVal = MCP_ERROR_RO_REG;
 80022de:	2004      	movs	r0, #4
 80022e0:	e7c2      	b.n	8002268 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 80022e2:	8812      	ldrh	r2, [r2, #0]
 80022e4:	3202      	adds	r2, #2
 80022e6:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 80022e8:	fa1f fc8c 	uxth.w	ip, ip
 80022ec:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 80022ee:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 80022f0:	d81b      	bhi.n	800232a <RI_SetRegisterGlobal+0xfa>
        switch (regID)
 80022f2:	28a8      	cmp	r0, #168	@ 0xa8
 80022f4:	d0f3      	beq.n	80022de <RI_SetRegisterGlobal+0xae>
 80022f6:	d813      	bhi.n	8002320 <RI_SetRegisterGlobal+0xf0>
 80022f8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80022fc:	2828      	cmp	r0, #40	@ 0x28
 80022fe:	d0ee      	beq.n	80022de <RI_SetRegisterGlobal+0xae>
 8002300:	2005      	movs	r0, #5
}
 8002302:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_UNKNOWN_REG;
 800230c:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002310:	bf0c      	ite	eq
 8002312:	2004      	moveq	r0, #4
 8002314:	2005      	movne	r0, #5
 8002316:	e7c1      	b.n	800229c <RI_SetRegisterGlobal+0x6c>
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8002318:	2300      	movs	r3, #0
 800231a:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 800231c:	2004      	movs	r0, #4
 800231e:	e7a3      	b.n	8002268 <RI_SetRegisterGlobal+0x38>
 8002320:	28e8      	cmp	r0, #232	@ 0xe8
 8002322:	d1ed      	bne.n	8002300 <RI_SetRegisterGlobal+0xd0>
 8002324:	e7db      	b.n	80022de <RI_SetRegisterGlobal+0xae>
  uint8_t retVal = MCP_CMD_OK;
 8002326:	2000      	movs	r0, #0
 8002328:	e7b8      	b.n	800229c <RI_SetRegisterGlobal+0x6c>
        *size = 0;
 800232a:	2200      	movs	r2, #0
 800232c:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 800232e:	200a      	movs	r0, #10
 8002330:	e79a      	b.n	8002268 <RI_SetRegisterGlobal+0x38>
 8002332:	bf00      	nop

08002334 <RI_SetRegisterMotor1>:
{
 8002334:	b530      	push	{r4, r5, lr}
 8002336:	b083      	sub	sp, #12
  switch(typeID)
 8002338:	3908      	subs	r1, #8
{
 800233a:	f9bd c018 	ldrsh.w	ip, [sp, #24]
 800233e:	4696      	mov	lr, r2
 8002340:	461c      	mov	r4, r3
  switch(typeID)
 8002342:	2920      	cmp	r1, #32
 8002344:	d812      	bhi.n	800236c <RI_SetRegisterMotor1+0x38>
 8002346:	e8df f001 	tbb	[pc, r1]
 800234a:	1116      	.short	0x1116
 800234c:	11111111 	.word	0x11111111
 8002350:	11231111 	.word	0x11231111
 8002354:	11111111 	.word	0x11111111
 8002358:	11841111 	.word	0x11841111
 800235c:	11111111 	.word	0x11111111
 8002360:	114b1111 	.word	0x114b1111
 8002364:	11111111 	.word	0x11111111
 8002368:	1111      	.short	0x1111
 800236a:	62          	.byte	0x62
 800236b:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 800236c:	2300      	movs	r3, #0
 800236e:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8002370:	2007      	movs	r0, #7
}
 8002372:	b003      	add	sp, #12
 8002374:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8002376:	2888      	cmp	r0, #136	@ 0x88
 8002378:	f000 81c2 	beq.w	8002700 <RI_SetRegisterMotor1+0x3cc>
 800237c:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
 8002380:	2848      	cmp	r0, #72	@ 0x48
 8002382:	bf0c      	ite	eq
 8002384:	2004      	moveq	r0, #4
 8002386:	2005      	movne	r0, #5
      *size = 1;
 8002388:	2301      	movs	r3, #1
 800238a:	8023      	strh	r3, [r4, #0]
}
 800238c:	b003      	add	sp, #12
 800238e:	bd30      	pop	{r4, r5, pc}
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002390:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 8002394:	8815      	ldrh	r5, [r2, #0]
      switch (regID)
 8002396:	f000 8255 	beq.w	8002844 <RI_SetRegisterMotor1+0x510>
 800239a:	f200 80b6 	bhi.w	800250a <RI_SetRegisterMotor1+0x1d6>
 800239e:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 80023a2:	f000 8276 	beq.w	8002892 <RI_SetRegisterMotor1+0x55e>
 80023a6:	f240 8095 	bls.w	80024d4 <RI_SetRegisterMotor1+0x1a0>
 80023aa:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 80023ae:	f000 8263 	beq.w	8002878 <RI_SetRegisterMotor1+0x544>
 80023b2:	d968      	bls.n	8002486 <RI_SetRegisterMotor1+0x152>
 80023b4:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 80023b8:	f000 823a 	beq.w	8002830 <RI_SetRegisterMotor1+0x4fc>
 80023bc:	d959      	bls.n	8002472 <RI_SetRegisterMotor1+0x13e>
 80023be:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 80023c2:	d054      	beq.n	800246e <RI_SetRegisterMotor1+0x13a>
 80023c4:	d97c      	bls.n	80024c0 <RI_SetRegisterMotor1+0x18c>
 80023c6:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 80023ca:	d050      	beq.n	800246e <RI_SetRegisterMotor1+0x13a>
 80023cc:	d96f      	bls.n	80024ae <RI_SetRegisterMotor1+0x17a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80023ce:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 80023d2:	bf0c      	ite	eq
 80023d4:	2004      	moveq	r0, #4
 80023d6:	2005      	movne	r0, #5
      *size = 2;
 80023d8:	2302      	movs	r3, #2
 80023da:	8023      	strh	r3, [r4, #0]
}
 80023dc:	b003      	add	sp, #12
 80023de:	bd30      	pop	{r4, r5, pc}
  *size= 1U ; /* /0 is the min String size */
 80023e0:	2001      	movs	r0, #1
 80023e2:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80023e4:	f992 3000 	ldrsb.w	r3, [r2]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 8173 	beq.w	80026d4 <RI_SetRegisterMotor1+0x3a0>
 80023ee:	fa1f f38c 	uxth.w	r3, ip
 80023f2:	e005      	b.n	8002400 <RI_SetRegisterMotor1+0xcc>
    *size = *size + 1U;
 80023f4:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80023f6:	f91e 1f01 	ldrsb.w	r1, [lr, #1]!
 80023fa:	2900      	cmp	r1, #0
 80023fc:	f000 816a 	beq.w	80026d4 <RI_SetRegisterMotor1+0x3a0>
    *size = *size + 1U;
 8002400:	f100 0c01 	add.w	ip, r0, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002404:	4283      	cmp	r3, r0
    *size = *size + 1U;
 8002406:	fa1f f08c 	uxth.w	r0, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800240a:	d8f3      	bhi.n	80023f4 <RI_SetRegisterMotor1+0xc0>
 800240c:	e152      	b.n	80026b4 <RI_SetRegisterMotor1+0x380>
      uint16_t rawSize = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 800240e:	8811      	ldrh	r1, [r2, #0]
      *size = rawSize + 2U;
 8002410:	1c8a      	adds	r2, r1, #2
 8002412:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8002414:	fa1f f38c 	uxth.w	r3, ip
 8002418:	429a      	cmp	r2, r3
      *size = rawSize + 2U;
 800241a:	8022      	strh	r2, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 800241c:	f200 815e 	bhi.w	80026dc <RI_SetRegisterMotor1+0x3a8>
        switch (regID)
 8002420:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8002424:	f000 81a2 	beq.w	800276c <RI_SetRegisterMotor1+0x438>
 8002428:	f200 8146 	bhi.w	80026b8 <RI_SetRegisterMotor1+0x384>
 800242c:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8002430:	f000 818e 	beq.w	8002750 <RI_SetRegisterMotor1+0x41c>
 8002434:	f240 8139 	bls.w	80026aa <RI_SetRegisterMotor1+0x376>
 8002438:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 800243c:	f040 8132 	bne.w	80026a4 <RI_SetRegisterMotor1+0x370>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8002440:	f8be 2006 	ldrh.w	r2, [lr, #6]
 8002444:	f9be 1002 	ldrsh.w	r1, [lr, #2]
 8002448:	48a6      	ldr	r0, [pc, #664]	@ (80026e4 <RI_SetRegisterMotor1+0x3b0>)
 800244a:	f7fe fc47 	bl	8000cdc <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 800244e:	2000      	movs	r0, #0
 8002450:	e78f      	b.n	8002372 <RI_SetRegisterMotor1+0x3e>
      switch (regID)
 8002452:	2898      	cmp	r0, #152	@ 0x98
 8002454:	f000 815c 	beq.w	8002710 <RI_SetRegisterMotor1+0x3dc>
 8002458:	d84e      	bhi.n	80024f8 <RI_SetRegisterMotor1+0x1c4>
 800245a:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 800245e:	2818      	cmp	r0, #24
 8002460:	bf0c      	ite	eq
 8002462:	2004      	moveq	r0, #4
 8002464:	2005      	movne	r0, #5
      *size = 4;
 8002466:	2304      	movs	r3, #4
 8002468:	8023      	strh	r3, [r4, #0]
}
 800246a:	b003      	add	sp, #12
 800246c:	bd30      	pop	{r4, r5, pc}
 800246e:	2004      	movs	r0, #4
 8002470:	e7b2      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002472:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 8002476:	f040 80d2 	bne.w	800261e <RI_SetRegisterMotor1+0x2ea>
          PID_SetKI (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 800247a:	489b      	ldr	r0, [pc, #620]	@ (80026e8 <RI_SetRegisterMotor1+0x3b4>)
 800247c:	b229      	sxth	r1, r5
 800247e:	f003 fdeb 	bl	8006058 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8002482:	2000      	movs	r0, #0
 8002484:	e7a8      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002486:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 800248a:	f000 8220 	beq.w	80028ce <RI_SetRegisterMotor1+0x59a>
 800248e:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 8002492:	d15f      	bne.n	8002554 <RI_SetRegisterMotor1+0x220>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002494:	aa01      	add	r2, sp, #4
 8002496:	f10d 0102 	add.w	r1, sp, #2
 800249a:	4894      	ldr	r0, [pc, #592]	@ (80026ec <RI_SetRegisterMotor1+0x3b8>)
 800249c:	f005 fa4e 	bl	800793c <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, (int16_t)regdata16, hC2);
 80024a0:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 80024a4:	4891      	ldr	r0, [pc, #580]	@ (80026ec <RI_SetRegisterMotor1+0x3b8>)
 80024a6:	b229      	sxth	r1, r5
 80024a8:	f005 fa50 	bl	800794c <STO_PLL_SetObserverGains>
          break;
 80024ac:	e7e9      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 80024ae:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 80024b2:	d0dc      	beq.n	800246e <RI_SetRegisterMotor1+0x13a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80024b4:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 80024b8:	bf0c      	ite	eq
 80024ba:	2004      	moveq	r0, #4
 80024bc:	2005      	movne	r0, #5
 80024be:	e78b      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 80024c0:	f5b0 6ff2 	cmp.w	r0, #1936	@ 0x790
 80024c4:	d0d3      	beq.n	800246e <RI_SetRegisterMotor1+0x13a>
 80024c6:	d93d      	bls.n	8002544 <RI_SetRegisterMotor1+0x210>
 80024c8:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 80024cc:	bf0c      	ite	eq
 80024ce:	2004      	moveq	r0, #4
 80024d0:	2005      	movne	r0, #5
 80024d2:	e781      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 80024d4:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 80024d8:	f000 81af 	beq.w	800283a <RI_SetRegisterMotor1+0x506>
 80024dc:	d942      	bls.n	8002564 <RI_SetRegisterMotor1+0x230>
 80024de:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 80024e2:	f000 81ef 	beq.w	80028c4 <RI_SetRegisterMotor1+0x590>
 80024e6:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 80024ea:	f040 8098 	bne.w	800261e <RI_SetRegisterMotor1+0x2ea>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 80024ee:	4880      	ldr	r0, [pc, #512]	@ (80026f0 <RI_SetRegisterMotor1+0x3bc>)
 80024f0:	b229      	sxth	r1, r5
 80024f2:	f003 fde1 	bl	80060b8 <PID_SetKD>
          break;
 80024f6:	e7c4      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 80024f8:	28d8      	cmp	r0, #216	@ 0xd8
 80024fa:	f000 8120 	beq.w	800273e <RI_SetRegisterMotor1+0x40a>
 80024fe:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8002502:	bf0c      	ite	eq
 8002504:	2004      	moveq	r0, #4
 8002506:	2005      	movne	r0, #5
 8002508:	e7ad      	b.n	8002466 <RI_SetRegisterMotor1+0x132>
 800250a:	f241 5350 	movw	r3, #5456	@ 0x1550
 800250e:	4298      	cmp	r0, r3
 8002510:	f000 81ad 	beq.w	800286e <RI_SetRegisterMotor1+0x53a>
 8002514:	d948      	bls.n	80025a8 <RI_SetRegisterMotor1+0x274>
 8002516:	f241 6350 	movw	r3, #5712	@ 0x1650
 800251a:	4298      	cmp	r0, r3
 800251c:	f000 81a2 	beq.w	8002864 <RI_SetRegisterMotor1+0x530>
 8002520:	d934      	bls.n	800258c <RI_SetRegisterMotor1+0x258>
 8002522:	f641 1310 	movw	r3, #6416	@ 0x1910
 8002526:	4298      	cmp	r0, r3
 8002528:	f000 81c7 	beq.w	80028ba <RI_SetRegisterMotor1+0x586>
 800252c:	d925      	bls.n	800257a <RI_SetRegisterMotor1+0x246>
 800252e:	f641 2390 	movw	r3, #6800	@ 0x1a90
 8002532:	4298      	cmp	r0, r3
 8002534:	d09b      	beq.n	800246e <RI_SetRegisterMotor1+0x13a>
 8002536:	f641 3358 	movw	r3, #7000	@ 0x1b58
          retVal = MCP_ERROR_UNKNOWN_REG;
 800253a:	4298      	cmp	r0, r3
 800253c:	bf0c      	ite	eq
 800253e:	2004      	moveq	r0, #4
 8002540:	2005      	movne	r0, #5
 8002542:	e749      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002544:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002548:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 800254c:	bf0c      	ite	eq
 800254e:	2004      	moveq	r0, #4
 8002550:	2005      	movne	r0, #5
 8002552:	e741      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002554:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8002558:	d161      	bne.n	800261e <RI_SetRegisterMotor1+0x2ea>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 800255a:	4866      	ldr	r0, [pc, #408]	@ (80026f4 <RI_SetRegisterMotor1+0x3c0>)
 800255c:	b229      	sxth	r1, r5
 800255e:	f003 fd7b 	bl	8006058 <PID_SetKI>
          break;
 8002562:	e78e      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 8002564:	28d0      	cmp	r0, #208	@ 0xd0
 8002566:	f000 81a3 	beq.w	80028b0 <RI_SetRegisterMotor1+0x57c>
 800256a:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 800256e:	d138      	bne.n	80025e2 <RI_SetRegisterMotor1+0x2ae>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002570:	4861      	ldr	r0, [pc, #388]	@ (80026f8 <RI_SetRegisterMotor1+0x3c4>)
 8002572:	b229      	sxth	r1, r5
 8002574:	f003 fda0 	bl	80060b8 <PID_SetKD>
          break;
 8002578:	e783      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 800257a:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 800257e:	4298      	cmp	r0, r3
 8002580:	d14d      	bne.n	800261e <RI_SetRegisterMotor1+0x2ea>
          PID_SetKIDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8002582:	4859      	ldr	r0, [pc, #356]	@ (80026e8 <RI_SetRegisterMotor1+0x3b4>)
 8002584:	4629      	mov	r1, r5
 8002586:	f003 fd83 	bl	8006090 <PID_SetKIDivisorPOW2>
          break;
 800258a:	e77a      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 800258c:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8002590:	4298      	cmp	r0, r3
 8002592:	f000 8188 	beq.w	80028a6 <RI_SetRegisterMotor1+0x572>
 8002596:	f241 6310 	movw	r3, #5648	@ 0x1610
 800259a:	4298      	cmp	r0, r3
 800259c:	d118      	bne.n	80025d0 <RI_SetRegisterMotor1+0x29c>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 800259e:	4854      	ldr	r0, [pc, #336]	@ (80026f0 <RI_SetRegisterMotor1+0x3bc>)
 80025a0:	4629      	mov	r1, r5
 80025a2:	f003 fd75 	bl	8006090 <PID_SetKIDivisorPOW2>
          break;
 80025a6:	e76c      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 80025a8:	f241 4350 	movw	r3, #5200	@ 0x1450
 80025ac:	4298      	cmp	r0, r3
 80025ae:	f000 8154 	beq.w	800285a <RI_SetRegisterMotor1+0x526>
 80025b2:	d926      	bls.n	8002602 <RI_SetRegisterMotor1+0x2ce>
 80025b4:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 80025b8:	4298      	cmp	r0, r3
 80025ba:	f000 816f 	beq.w	800289c <RI_SetRegisterMotor1+0x568>
 80025be:	f241 5310 	movw	r3, #5392	@ 0x1510
 80025c2:	4298      	cmp	r0, r3
 80025c4:	d114      	bne.n	80025f0 <RI_SetRegisterMotor1+0x2bc>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 80025c6:	484b      	ldr	r0, [pc, #300]	@ (80026f4 <RI_SetRegisterMotor1+0x3c0>)
 80025c8:	4629      	mov	r1, r5
 80025ca:	f003 fd53 	bl	8006074 <PID_SetKPDivisorPOW2>
          break;
 80025ce:	e758      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 80025d0:	f241 5390 	movw	r3, #5520	@ 0x1590
 80025d4:	4298      	cmp	r0, r3
 80025d6:	d122      	bne.n	800261e <RI_SetRegisterMotor1+0x2ea>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 80025d8:	4846      	ldr	r0, [pc, #280]	@ (80026f4 <RI_SetRegisterMotor1+0x3c0>)
 80025da:	4629      	mov	r1, r5
 80025dc:	f003 fd74 	bl	80060c8 <PID_SetKDDivisorPOW2>
          break;
 80025e0:	e74f      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 80025e2:	2890      	cmp	r0, #144	@ 0x90
 80025e4:	d11b      	bne.n	800261e <RI_SetRegisterMotor1+0x2ea>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80025e6:	4844      	ldr	r0, [pc, #272]	@ (80026f8 <RI_SetRegisterMotor1+0x3c4>)
 80025e8:	b229      	sxth	r1, r5
 80025ea:	f003 fd33 	bl	8006054 <PID_SetKP>
          break;
 80025ee:	e748      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 80025f0:	f241 4390 	movw	r3, #5264	@ 0x1490
 80025f4:	4298      	cmp	r0, r3
 80025f6:	d112      	bne.n	800261e <RI_SetRegisterMotor1+0x2ea>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 80025f8:	483f      	ldr	r0, [pc, #252]	@ (80026f8 <RI_SetRegisterMotor1+0x3c4>)
 80025fa:	4629      	mov	r1, r5
 80025fc:	f003 fd48 	bl	8006090 <PID_SetKIDivisorPOW2>
          break;
 8002600:	e73f      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 8002602:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 8002606:	f43f af32 	beq.w	800246e <RI_SetRegisterMotor1+0x13a>
 800260a:	d915      	bls.n	8002638 <RI_SetRegisterMotor1+0x304>
 800260c:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002610:	f43f af37 	beq.w	8002482 <RI_SetRegisterMotor1+0x14e>
 8002614:	d905      	bls.n	8002622 <RI_SetRegisterMotor1+0x2ee>
 8002616:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800261a:	f43f af32 	beq.w	8002482 <RI_SetRegisterMotor1+0x14e>
          retVal = MCP_ERROR_UNKNOWN_REG;
 800261e:	2005      	movs	r0, #5
 8002620:	e6da      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002622:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8002626:	f43f af22 	beq.w	800246e <RI_SetRegisterMotor1+0x13a>
 800262a:	d913      	bls.n	8002654 <RI_SetRegisterMotor1+0x320>
 800262c:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 8002630:	bf0c      	ite	eq
 8002632:	2004      	moveq	r0, #4
 8002634:	2005      	movne	r0, #5
 8002636:	e6cf      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002638:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 800263c:	d114      	bne.n	8002668 <RI_SetRegisterMotor1+0x334>
          currComp = MCI_GetIqdref(pMCIN);
 800263e:	4829      	ldr	r0, [pc, #164]	@ (80026e4 <RI_SetRegisterMotor1+0x3b0>)
 8002640:	f7fe fc60 	bl	8000f04 <MCI_GetIqdref>
 8002644:	9001      	str	r0, [sp, #4]
          currComp.d = (int16_t)regdata16;
 8002646:	f8ad 5006 	strh.w	r5, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 800264a:	9901      	ldr	r1, [sp, #4]
 800264c:	4825      	ldr	r0, [pc, #148]	@ (80026e4 <RI_SetRegisterMotor1+0x3b0>)
 800264e:	f7fe fb4f 	bl	8000cf0 <MCI_SetCurrentReferences>
          break;
 8002652:	e716      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 8002654:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 8002658:	f43f af09 	beq.w	800246e <RI_SetRegisterMotor1+0x13a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 800265c:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 8002660:	bf0c      	ite	eq
 8002662:	2004      	moveq	r0, #4
 8002664:	2005      	movne	r0, #5
 8002666:	e6b7      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002668:	d3d9      	bcc.n	800261e <RI_SetRegisterMotor1+0x2ea>
 800266a:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 800266e:	f43f aefe 	beq.w	800246e <RI_SetRegisterMotor1+0x13a>
 8002672:	d909      	bls.n	8002688 <RI_SetRegisterMotor1+0x354>
 8002674:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8002678:	f43f aef9 	beq.w	800246e <RI_SetRegisterMotor1+0x13a>
 800267c:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 8002680:	bf0c      	ite	eq
 8002682:	2004      	moveq	r0, #4
 8002684:	2005      	movne	r0, #5
 8002686:	e6a7      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 8002688:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 800268c:	f43f aeef 	beq.w	800246e <RI_SetRegisterMotor1+0x13a>
 8002690:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8002694:	bf0c      	ite	eq
 8002696:	2004      	moveq	r0, #4
 8002698:	2005      	movne	r0, #5
 800269a:	e69d      	b.n	80023d8 <RI_SetRegisterMotor1+0xa4>
 800269c:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80026a0:	2828      	cmp	r0, #40	@ 0x28
 80026a2:	d007      	beq.n	80026b4 <RI_SetRegisterMotor1+0x380>
 80026a4:	2005      	movs	r0, #5
}
 80026a6:	b003      	add	sp, #12
 80026a8:	bd30      	pop	{r4, r5, pc}
 80026aa:	28a8      	cmp	r0, #168	@ 0xa8
 80026ac:	d002      	beq.n	80026b4 <RI_SetRegisterMotor1+0x380>
 80026ae:	d9f5      	bls.n	800269c <RI_SetRegisterMotor1+0x368>
 80026b0:	28e8      	cmp	r0, #232	@ 0xe8
 80026b2:	d1f7      	bne.n	80026a4 <RI_SetRegisterMotor1+0x370>
      retVal = MCP_ERROR_RO_REG;
 80026b4:	2004      	movs	r0, #4
 80026b6:	e65c      	b.n	8002372 <RI_SetRegisterMotor1+0x3e>
 80026b8:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 80026bc:	d041      	beq.n	8002742 <RI_SetRegisterMotor1+0x40e>
 80026be:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 80026c2:	d1ef      	bne.n	80026a4 <RI_SetRegisterMotor1+0x370>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 80026c4:	480d      	ldr	r0, [pc, #52]	@ (80026fc <RI_SetRegisterMotor1+0x3c8>)
 80026c6:	f10e 0102 	add.w	r1, lr, #2
}
 80026ca:	b003      	add	sp, #12
 80026cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 80026d0:	f003 bbec 	b.w	8005eac <MCPA_cfgLog>
    *tempdestString = (int8_t)0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	f88e 3000 	strb.w	r3, [lr]
 80026da:	e7eb      	b.n	80026b4 <RI_SetRegisterMotor1+0x380>
        *size = 0;
 80026dc:	2300      	movs	r3, #0
 80026de:	8023      	strh	r3, [r4, #0]
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 80026e0:	200a      	movs	r0, #10
 80026e2:	e646      	b.n	8002372 <RI_SetRegisterMotor1+0x3e>
 80026e4:	20000000 	.word	0x20000000
 80026e8:	2000009c 	.word	0x2000009c
 80026ec:	20000068 	.word	0x20000068
 80026f0:	20000308 	.word	0x20000308
 80026f4:	200002dc 	.word	0x200002dc
 80026f8:	20000334 	.word	0x20000334
 80026fc:	20000420 	.word	0x20000420
          uint8_t regdata8 = *data;
 8002700:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8002702:	2b04      	cmp	r3, #4
 8002704:	d012      	beq.n	800272c <RI_SetRegisterMotor1+0x3f8>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8002706:	2b03      	cmp	r3, #3
 8002708:	f000 8089 	beq.w	800281e <RI_SetRegisterMotor1+0x4ea>
  uint8_t retVal = MCP_CMD_OK;
 800270c:	2000      	movs	r0, #0
 800270e:	e63b      	b.n	8002388 <RI_SetRegisterMotor1+0x54>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8002710:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002714:	4970      	ldr	r1, [pc, #448]	@ (80028d8 <RI_SetRegisterMotor1+0x5a4>)
 8002716:	4871      	ldr	r0, [pc, #452]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 8002718:	fb81 2103 	smull	r2, r1, r1, r3
 800271c:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8002720:	2200      	movs	r2, #0
 8002722:	b209      	sxth	r1, r1
 8002724:	f7fe fad0 	bl	8000cc8 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002728:	2000      	movs	r0, #0
          break;
 800272a:	e69c      	b.n	8002466 <RI_SetRegisterMotor1+0x132>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 800272c:	486b      	ldr	r0, [pc, #428]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 800272e:	f7fe fc13 	bl	8000f58 <MCI_GetTeref>
 8002732:	2200      	movs	r2, #0
 8002734:	4601      	mov	r1, r0
 8002736:	4869      	ldr	r0, [pc, #420]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 8002738:	f7fe fad0 	bl	8000cdc <MCI_ExecTorqueRamp>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 800273c:	e7e6      	b.n	800270c <RI_SetRegisterMotor1+0x3d8>
          retVal = MCP_ERROR_RO_REG;
 800273e:	2004      	movs	r0, #4
 8002740:	e691      	b.n	8002466 <RI_SetRegisterMotor1+0x132>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8002742:	f8de 1002 	ldr.w	r1, [lr, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8002746:	4865      	ldr	r0, [pc, #404]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8002748:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 800274a:	f7fe fad1 	bl	8000cf0 <MCI_SetCurrentReferences>
            break;
 800274e:	e67e      	b.n	800244e <RI_SetRegisterMotor1+0x11a>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8002750:	f8de 1002 	ldr.w	r1, [lr, #2]
 8002754:	4b60      	ldr	r3, [pc, #384]	@ (80028d8 <RI_SetRegisterMotor1+0x5a4>)
 8002756:	f8be 2006 	ldrh.w	r2, [lr, #6]
 800275a:	fb83 0301 	smull	r0, r3, r3, r1
 800275e:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8002762:	485e      	ldr	r0, [pc, #376]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 8002764:	b209      	sxth	r1, r1
 8002766:	f7fe faaf 	bl	8000cc8 <MCI_ExecSpeedRamp>
            break;
 800276a:	e670      	b.n	800244e <RI_SetRegisterMotor1+0x11a>
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 800276c:	074b      	lsls	r3, r1, #29
 800276e:	d1b7      	bne.n	80026e0 <RI_SetRegisterMotor1+0x3ac>
            uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8002770:	b2c9      	uxtb	r1, r1
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8002772:	292f      	cmp	r1, #47	@ 0x2f
 8002774:	d8b4      	bhi.n	80026e0 <RI_SetRegisterMotor1+0x3ac>
              for (i = 0; i <nbrOfPhase; i++)
 8002776:	08c9      	lsrs	r1, r1, #3
 8002778:	f43f ae69 	beq.w	800244e <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 800277c:	f9be 3002 	ldrsh.w	r3, [lr, #2]
 8002780:	4a55      	ldr	r2, [pc, #340]	@ (80028d8 <RI_SetRegisterMotor1+0x5a4>)
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002782:	f8be 5008 	ldrh.w	r5, [lr, #8]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002786:	fb82 4003 	smull	r4, r0, r2, r3
 800278a:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
    retValue = false;
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 800278e:	4b54      	ldr	r3, [pc, #336]	@ (80028e0 <RI_SetRegisterMotor1+0x5ac>)
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002790:	f9be 4006 	ldrsh.w	r4, [lr, #6]
 8002794:	821c      	strh	r4, [r3, #16]
              for (i = 0; i <nbrOfPhase; i++)
 8002796:	2901      	cmp	r1, #1
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002798:	819d      	strh	r5, [r3, #12]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 800279a:	81d8      	strh	r0, [r3, #14]
 800279c:	f43f ae57 	beq.w	800244e <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80027a0:	f9be 400a 	ldrsh.w	r4, [lr, #10]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80027a4:	f9be 500e 	ldrsh.w	r5, [lr, #14]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80027a8:	fb82 c004 	smull	ip, r0, r2, r4
 80027ac:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 80027b0:	2902      	cmp	r1, #2
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80027b2:	f8be 4010 	ldrh.w	r4, [lr, #16]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80027b6:	831c      	strh	r4, [r3, #24]
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 80027b8:	839d      	strh	r5, [r3, #28]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80027ba:	8358      	strh	r0, [r3, #26]
              for (i = 0; i <nbrOfPhase; i++)
 80027bc:	f43f ae47 	beq.w	800244e <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80027c0:	f9be 4012 	ldrsh.w	r4, [lr, #18]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80027c4:	f9be 5016 	ldrsh.w	r5, [lr, #22]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80027c8:	fb82 c004 	smull	ip, r0, r2, r4
 80027cc:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 80027d0:	2903      	cmp	r1, #3
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80027d2:	f8be 4018 	ldrh.w	r4, [lr, #24]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80027d6:	849c      	strh	r4, [r3, #36]	@ 0x24
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 80027d8:	851d      	strh	r5, [r3, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80027da:	84d8      	strh	r0, [r3, #38]	@ 0x26
              for (i = 0; i <nbrOfPhase; i++)
 80027dc:	f43f ae37 	beq.w	800244e <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80027e0:	f9be 401a 	ldrsh.w	r4, [lr, #26]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80027e4:	f9be 501e 	ldrsh.w	r5, [lr, #30]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80027e8:	fb82 c004 	smull	ip, r0, r2, r4
 80027ec:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 80027f0:	2905      	cmp	r1, #5
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80027f2:	f8be 4020 	ldrh.w	r4, [lr, #32]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80027f6:	861c      	strh	r4, [r3, #48]	@ 0x30
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 80027f8:	869d      	strh	r5, [r3, #52]	@ 0x34
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80027fa:	8658      	strh	r0, [r3, #50]	@ 0x32
              for (i = 0; i <nbrOfPhase; i++)
 80027fc:	f47f ae27 	bne.w	800244e <RI_SetRegisterMotor1+0x11a>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002800:	f9be 1022 	ldrsh.w	r1, [lr, #34]	@ 0x22
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002804:	f9be 0026 	ldrsh.w	r0, [lr, #38]	@ 0x26
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002808:	fb82 4201 	smull	r4, r2, r2, r1
 800280c:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002810:	f8be 4028 	ldrh.w	r4, [lr, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002814:	879c      	strh	r4, [r3, #60]	@ 0x3c
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8002816:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 800281a:	87da      	strh	r2, [r3, #62]	@ 0x3e
              for (i = 0; i <nbrOfPhase; i++)
 800281c:	e617      	b.n	800244e <RI_SetRegisterMotor1+0x11a>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 800281e:	482f      	ldr	r0, [pc, #188]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 8002820:	f7fe fb42 	bl	8000ea8 <MCI_GetMecSpeedRefUnit>
 8002824:	2200      	movs	r2, #0
 8002826:	4601      	mov	r1, r0
 8002828:	482c      	ldr	r0, [pc, #176]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 800282a:	f7fe fa4d 	bl	8000cc8 <MCI_ExecSpeedRamp>
 800282e:	e76d      	b.n	800270c <RI_SetRegisterMotor1+0x3d8>
          PID_SetKP (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8002830:	482c      	ldr	r0, [pc, #176]	@ (80028e4 <RI_SetRegisterMotor1+0x5b0>)
 8002832:	b229      	sxth	r1, r5
 8002834:	f003 fc0e 	bl	8006054 <PID_SetKP>
          break;
 8002838:	e623      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 800283a:	482b      	ldr	r0, [pc, #172]	@ (80028e8 <RI_SetRegisterMotor1+0x5b4>)
 800283c:	b229      	sxth	r1, r5
 800283e:	f003 fc09 	bl	8006054 <PID_SetKP>
          break;
 8002842:	e61e      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          currComp = MCI_GetIqdref(pMCIN);
 8002844:	4825      	ldr	r0, [pc, #148]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 8002846:	f7fe fb5d 	bl	8000f04 <MCI_GetIqdref>
 800284a:	9001      	str	r0, [sp, #4]
          currComp.q = (int16_t)regdata16;
 800284c:	f8ad 5004 	strh.w	r5, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8002850:	9901      	ldr	r1, [sp, #4]
 8002852:	4822      	ldr	r0, [pc, #136]	@ (80028dc <RI_SetRegisterMotor1+0x5a8>)
 8002854:	f7fe fa4c 	bl	8000cf0 <MCI_SetCurrentReferences>
          break;
 8002858:	e613      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 800285a:	4824      	ldr	r0, [pc, #144]	@ (80028ec <RI_SetRegisterMotor1+0x5b8>)
 800285c:	4629      	mov	r1, r5
 800285e:	f003 fc09 	bl	8006074 <PID_SetKPDivisorPOW2>
          break;
 8002862:	e60e      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002864:	4820      	ldr	r0, [pc, #128]	@ (80028e8 <RI_SetRegisterMotor1+0x5b4>)
 8002866:	4629      	mov	r1, r5
 8002868:	f003 fc2e 	bl	80060c8 <PID_SetKDDivisorPOW2>
          break;
 800286c:	e609      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 800286e:	4820      	ldr	r0, [pc, #128]	@ (80028f0 <RI_SetRegisterMotor1+0x5bc>)
 8002870:	4629      	mov	r1, r5
 8002872:	f003 fc0d 	bl	8006090 <PID_SetKIDivisorPOW2>
          break;
 8002876:	e604      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002878:	aa01      	add	r2, sp, #4
 800287a:	f10d 0102 	add.w	r1, sp, #2
 800287e:	481d      	ldr	r0, [pc, #116]	@ (80028f4 <RI_SetRegisterMotor1+0x5c0>)
 8002880:	f005 f85c 	bl	800793c <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, hC1, (int16_t)regdata16);
 8002884:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8002888:	481a      	ldr	r0, [pc, #104]	@ (80028f4 <RI_SetRegisterMotor1+0x5c0>)
 800288a:	b22a      	sxth	r2, r5
 800288c:	f005 f85e 	bl	800794c <STO_PLL_SetObserverGains>
          break;
 8002890:	e5f7      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 8002892:	4817      	ldr	r0, [pc, #92]	@ (80028f0 <RI_SetRegisterMotor1+0x5bc>)
 8002894:	b229      	sxth	r1, r5
 8002896:	f003 fbdd 	bl	8006054 <PID_SetKP>
          break;
 800289a:	e5f2      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 800289c:	4813      	ldr	r0, [pc, #76]	@ (80028ec <RI_SetRegisterMotor1+0x5b8>)
 800289e:	4629      	mov	r1, r5
 80028a0:	f003 fc12 	bl	80060c8 <PID_SetKDDivisorPOW2>
          break;
 80028a4:	e5ed      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 80028a6:	4810      	ldr	r0, [pc, #64]	@ (80028e8 <RI_SetRegisterMotor1+0x5b4>)
 80028a8:	4629      	mov	r1, r5
 80028aa:	f003 fbe3 	bl	8006074 <PID_SetKPDivisorPOW2>
          break;
 80028ae:	e5e8      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80028b0:	480e      	ldr	r0, [pc, #56]	@ (80028ec <RI_SetRegisterMotor1+0x5b8>)
 80028b2:	b229      	sxth	r1, r5
 80028b4:	f003 fbd0 	bl	8006058 <PID_SetKI>
          break;
 80028b8:	e5e3      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKPDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 80028ba:	480a      	ldr	r0, [pc, #40]	@ (80028e4 <RI_SetRegisterMotor1+0x5b0>)
 80028bc:	4629      	mov	r1, r5
 80028be:	f003 fbd9 	bl	8006074 <PID_SetKPDivisorPOW2>
          break;
 80028c2:	e5de      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 80028c4:	4808      	ldr	r0, [pc, #32]	@ (80028e8 <RI_SetRegisterMotor1+0x5b4>)
 80028c6:	b229      	sxth	r1, r5
 80028c8:	f003 fbc6 	bl	8006058 <PID_SetKI>
          break;
 80028cc:	e5d9      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 80028ce:	4808      	ldr	r0, [pc, #32]	@ (80028f0 <RI_SetRegisterMotor1+0x5bc>)
 80028d0:	b229      	sxth	r1, r5
 80028d2:	f003 fbf1 	bl	80060b8 <PID_SetKD>
          break;
 80028d6:	e5d4      	b.n	8002482 <RI_SetRegisterMotor1+0x14e>
 80028d8:	2aaaaaab 	.word	0x2aaaaaab
 80028dc:	20000000 	.word	0x20000000
 80028e0:	20000230 	.word	0x20000230
 80028e4:	2000009c 	.word	0x2000009c
 80028e8:	20000308 	.word	0x20000308
 80028ec:	20000334 	.word	0x20000334
 80028f0:	200002dc 	.word	0x200002dc
 80028f4:	20000068 	.word	0x20000068

080028f8 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80028f8:	b510      	push	{r4, lr}
    switch (typeID)
 80028fa:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80028fe:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 8002902:	f1bc 0f20 	cmp.w	ip, #32
 8002906:	d812      	bhi.n	800292e <RI_GetRegisterGlobal+0x36>
 8002908:	e8df f00c 	tbb	[pc, ip]
 800290c:	1111111b 	.word	0x1111111b
 8002910:	11111111 	.word	0x11111111
 8002914:	11111127 	.word	0x11111127
 8002918:	11111111 	.word	0x11111111
 800291c:	11111122 	.word	0x11111122
 8002920:	11111111 	.word	0x11111111
 8002924:	11111135 	.word	0x11111135
 8002928:	11111111 	.word	0x11111111
 800292c:	13          	.byte	0x13
 800292d:	00          	.byte	0x00
 800292e:	2007      	movs	r0, #7
}
 8002930:	bd10      	pop	{r4, pc}
        switch (regID)
 8002932:	2828      	cmp	r0, #40	@ 0x28
 8002934:	d044      	beq.n	80029c0 <RI_GetRegisterGlobal+0xc8>
        *size = (*rawSize) + 2U;
 8002936:	8812      	ldrh	r2, [r2, #0]
 8002938:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 800293a:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 800293c:	b292      	uxth	r2, r2
 800293e:	801a      	strh	r2, [r3, #0]
}
 8002940:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8002942:	f1be 0f00 	cmp.w	lr, #0
 8002946:	dd39      	ble.n	80029bc <RI_GetRegisterGlobal+0xc4>
 8002948:	2201      	movs	r2, #1
            *size= 0 ; /* */
 800294a:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 800294c:	2005      	movs	r0, #5
}
 800294e:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8002950:	f1be 0f03 	cmp.w	lr, #3
 8002954:	dd2a      	ble.n	80029ac <RI_GetRegisterGlobal+0xb4>
 8002956:	2204      	movs	r2, #4
 8002958:	e7f7      	b.n	800294a <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 800295a:	f1be 0f01 	cmp.w	lr, #1
 800295e:	dd25      	ble.n	80029ac <RI_GetRegisterGlobal+0xb4>
          switch (regID)
 8002960:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002964:	d05a      	beq.n	8002a1c <RI_GetRegisterGlobal+0x124>
 8002966:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800296a:	bf0c      	ite	eq
 800296c:	2000      	moveq	r0, #0
 800296e:	2005      	movne	r0, #5
          *size = 2;
 8002970:	2202      	movs	r2, #2
 8002972:	801a      	strh	r2, [r3, #0]
}
 8002974:	bd10      	pop	{r4, pc}
        switch (regID)
 8002976:	2820      	cmp	r0, #32
 8002978:	d02c      	beq.n	80029d4 <RI_GetRegisterGlobal+0xdc>
 800297a:	2860      	cmp	r0, #96	@ 0x60
 800297c:	d118      	bne.n	80029b0 <RI_GetRegisterGlobal+0xb8>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800297e:	4c28      	ldr	r4, [pc, #160]	@ (8002a20 <RI_GetRegisterGlobal+0x128>)
 8002980:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8002984:	2101      	movs	r1, #1
 8002986:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002988:	b1a0      	cbz	r0, 80029b4 <RI_GetRegisterGlobal+0xbc>
 800298a:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 800298e:	46a4      	mov	ip, r4
 8002990:	e008      	b.n	80029a4 <RI_GetRegisterGlobal+0xac>
    *tempdestString = *tempsrcString;
 8002992:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8002996:	8819      	ldrh	r1, [r3, #0]
 8002998:	3101      	adds	r1, #1
 800299a:	b289      	uxth	r1, r1
 800299c:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800299e:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 80029a2:	b138      	cbz	r0, 80029b4 <RI_GetRegisterGlobal+0xbc>
 80029a4:	4571      	cmp	r1, lr
 80029a6:	d3f4      	bcc.n	8002992 <RI_GetRegisterGlobal+0x9a>
    retVal = MCP_ERROR_STRING_FORMAT;
 80029a8:	2006      	movs	r0, #6
}
 80029aa:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80029ac:	2008      	movs	r0, #8
}
 80029ae:	bd10      	pop	{r4, pc}
 80029b0:	2200      	movs	r2, #0
 80029b2:	e7ca      	b.n	800294a <RI_GetRegisterGlobal+0x52>
    *tempdestString = (int8_t)0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 80029b8:	2000      	movs	r0, #0
}
 80029ba:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80029bc:	4608      	mov	r0, r1
}
 80029be:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80029c0:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 80029c4:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80029c6:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 80029ca:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80029cc:	d81a      	bhi.n	8002a04 <RI_GetRegisterGlobal+0x10c>
 80029ce:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80029d0:	2008      	movs	r0, #8
 80029d2:	e7b4      	b.n	800293e <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80029d4:	4c13      	ldr	r4, [pc, #76]	@ (8002a24 <RI_GetRegisterGlobal+0x12c>)
 80029d6:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 80029da:	2101      	movs	r1, #1
 80029dc:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80029de:	2800      	cmp	r0, #0
 80029e0:	d0e8      	beq.n	80029b4 <RI_GetRegisterGlobal+0xbc>
 80029e2:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 80029e6:	46a4      	mov	ip, r4
 80029e8:	e009      	b.n	80029fe <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 80029ea:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 80029ee:	8819      	ldrh	r1, [r3, #0]
 80029f0:	3101      	adds	r1, #1
 80029f2:	b289      	uxth	r1, r1
 80029f4:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80029f6:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 80029fa:	2800      	cmp	r0, #0
 80029fc:	d0da      	beq.n	80029b4 <RI_GetRegisterGlobal+0xbc>
 80029fe:	458e      	cmp	lr, r1
 8002a00:	d8f3      	bhi.n	80029ea <RI_GetRegisterGlobal+0xf2>
 8002a02:	e7d1      	b.n	80029a8 <RI_GetRegisterGlobal+0xb0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8002a04:	4908      	ldr	r1, [pc, #32]	@ (8002a28 <RI_GetRegisterGlobal+0x130>)
 8002a06:	6848      	ldr	r0, [r1, #4]
 8002a08:	680c      	ldr	r4, [r1, #0]
 8002a0a:	8909      	ldrh	r1, [r1, #8]
 8002a0c:	f8c2 0006 	str.w	r0, [r2, #6]
 8002a10:	f8c2 4002 	str.w	r4, [r2, #2]
 8002a14:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8002a16:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8002a18:	220c      	movs	r2, #12
 8002a1a:	e790      	b.n	800293e <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	e7a7      	b.n	8002970 <RI_GetRegisterGlobal+0x78>
 8002a20:	08007dbc 	.word	0x08007dbc
 8002a24:	08007d94 	.word	0x08007d94
 8002a28:	08007d88 	.word	0x08007d88

08002a2c <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002a2c:	b530      	push	{r4, r5, lr}
 8002a2e:	b095      	sub	sp, #84	@ 0x54
 8002a30:	461d      	mov	r5, r3
    switch (typeID)
 8002a32:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002a36:	f9bd c060 	ldrsh.w	ip, [sp, #96]	@ 0x60
 8002a3a:	4614      	mov	r4, r2
    switch (typeID)
 8002a3c:	2b20      	cmp	r3, #32
 8002a3e:	d812      	bhi.n	8002a66 <RI_GetRegisterMotor1+0x3a>
 8002a40:	e8df f003 	tbb	[pc, r3]
 8002a44:	11111133 	.word	0x11111133
 8002a48:	11111111 	.word	0x11111111
 8002a4c:	1111116a 	.word	0x1111116a
 8002a50:	11111111 	.word	0x11111111
 8002a54:	11111145 	.word	0x11111145
 8002a58:	11111111 	.word	0x11111111
 8002a5c:	11111160 	.word	0x11111160
 8002a60:	11111111 	.word	0x11111111
 8002a64:	14          	.byte	0x14
 8002a65:	00          	.byte	0x00
 8002a66:	2007      	movs	r0, #7
  }
 8002a68:	b015      	add	sp, #84	@ 0x54
 8002a6a:	bd30      	pop	{r4, r5, pc}
        rawData++;
 8002a6c:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8002a70:	f104 0302 	add.w	r3, r4, #2
        switch (regID)
 8002a74:	f000 82e1 	beq.w	800303a <RI_GetRegisterMotor1+0x60e>
 8002a78:	f200 8083 	bhi.w	8002b82 <RI_GetRegisterMotor1+0x156>
 8002a7c:	28e8      	cmp	r0, #232	@ 0xe8
 8002a7e:	f000 82ed 	beq.w	800305c <RI_GetRegisterMotor1+0x630>
 8002a82:	d86f      	bhi.n	8002b64 <RI_GetRegisterMotor1+0x138>
 8002a84:	2868      	cmp	r0, #104	@ 0x68
 8002a86:	f000 82ce 	beq.w	8003026 <RI_GetRegisterMotor1+0x5fa>
 8002a8a:	28a8      	cmp	r0, #168	@ 0xa8
 8002a8c:	f040 82c6 	bne.w	800301c <RI_GetRegisterMotor1+0x5f0>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002a90:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8002a94:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002a96:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8002a9a:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002a9c:	f200 8257 	bhi.w	8002f4e <RI_GetRegisterMotor1+0x522>
 8002aa0:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002aa2:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8002aa4:	802b      	strh	r3, [r5, #0]
  }
 8002aa6:	b015      	add	sp, #84	@ 0x54
 8002aa8:	bd30      	pop	{r4, r5, pc}
        if (freeSpace > 0)
 8002aaa:	f1bc 0f00 	cmp.w	ip, #0
 8002aae:	f340 825b 	ble.w	8002f68 <RI_GetRegisterMotor1+0x53c>
          switch (regID)
 8002ab2:	2888      	cmp	r0, #136	@ 0x88
 8002ab4:	f000 825c 	beq.w	8002f70 <RI_GetRegisterMotor1+0x544>
 8002ab8:	28c8      	cmp	r0, #200	@ 0xc8
 8002aba:	f000 8263 	beq.w	8002f84 <RI_GetRegisterMotor1+0x558>
 8002abe:	2848      	cmp	r0, #72	@ 0x48
 8002ac0:	f000 825c 	beq.w	8002f7c <RI_GetRegisterMotor1+0x550>
 8002ac4:	2005      	movs	r0, #5
          *size = 1;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	802b      	strh	r3, [r5, #0]
  }
 8002aca:	b015      	add	sp, #84	@ 0x54
 8002acc:	bd30      	pop	{r4, r5, pc}
        if (freeSpace >= 4)
 8002ace:	f1bc 0f03 	cmp.w	ip, #3
 8002ad2:	f340 81f8 	ble.w	8002ec6 <RI_GetRegisterMotor1+0x49a>
          switch (regID)
 8002ad6:	28d8      	cmp	r0, #216	@ 0xd8
 8002ad8:	f000 82ef 	beq.w	80030ba <RI_GetRegisterMotor1+0x68e>
 8002adc:	f200 81db 	bhi.w	8002e96 <RI_GetRegisterMotor1+0x46a>
 8002ae0:	2858      	cmp	r0, #88	@ 0x58
 8002ae2:	f000 82c5 	beq.w	8003070 <RI_GetRegisterMotor1+0x644>
 8002ae6:	2898      	cmp	r0, #152	@ 0x98
 8002ae8:	f040 81e6 	bne.w	8002eb8 <RI_GetRegisterMotor1+0x48c>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002aec:	48a9      	ldr	r0, [pc, #676]	@ (8002d94 <RI_GetRegisterMotor1+0x368>)
 8002aee:	f7fe f9db 	bl	8000ea8 <MCI_GetMecSpeedRefUnit>
 8002af2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002af6:	0040      	lsls	r0, r0, #1
 8002af8:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002afa:	2000      	movs	r0, #0
          *size = 4;
 8002afc:	2304      	movs	r3, #4
 8002afe:	802b      	strh	r3, [r5, #0]
  }
 8002b00:	b015      	add	sp, #84	@ 0x54
 8002b02:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8002b04:	28a0      	cmp	r0, #160	@ 0xa0
 8002b06:	f000 81fe 	beq.w	8002f06 <RI_GetRegisterMotor1+0x4da>
 8002b0a:	28e0      	cmp	r0, #224	@ 0xe0
 8002b0c:	f000 81de 	beq.w	8002ecc <RI_GetRegisterMotor1+0x4a0>
            *size= 0 ; /* */
 8002b10:	2300      	movs	r3, #0
 8002b12:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002b14:	2005      	movs	r0, #5
            break;
 8002b16:	e7a7      	b.n	8002a68 <RI_GetRegisterMotor1+0x3c>
        if (freeSpace >= 2)
 8002b18:	f1bc 0f01 	cmp.w	ip, #1
 8002b1c:	f340 81d3 	ble.w	8002ec6 <RI_GetRegisterMotor1+0x49a>
          switch (regID)
 8002b20:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8002b24:	f000 830b 	beq.w	800313e <RI_GetRegisterMotor1+0x712>
 8002b28:	f200 80a8 	bhi.w	8002c7c <RI_GetRegisterMotor1+0x250>
 8002b2c:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 8002b30:	f000 8311 	beq.w	8003156 <RI_GetRegisterMotor1+0x72a>
 8002b34:	f200 808d 	bhi.w	8002c52 <RI_GetRegisterMotor1+0x226>
 8002b38:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8002b3c:	f000 8306 	beq.w	800314c <RI_GetRegisterMotor1+0x720>
 8002b40:	d961      	bls.n	8002c06 <RI_GetRegisterMotor1+0x1da>
 8002b42:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8002b46:	f000 82f5 	beq.w	8003134 <RI_GetRegisterMotor1+0x708>
 8002b4a:	d954      	bls.n	8002bf6 <RI_GetRegisterMotor1+0x1ca>
 8002b4c:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 8002b50:	d144      	bne.n	8002bdc <RI_GetRegisterMotor1+0x1b0>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002b52:	4891      	ldr	r0, [pc, #580]	@ (8002d98 <RI_GetRegisterMotor1+0x36c>)
 8002b54:	aa13      	add	r2, sp, #76	@ 0x4c
 8002b56:	a912      	add	r1, sp, #72	@ 0x48
 8002b58:	f004 fef0 	bl	800793c <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 8002b5c:	f8bd 3048 	ldrh.w	r3, [sp, #72]	@ 0x48
 8002b60:	8023      	strh	r3, [r4, #0]
              break;
 8002b62:	e0af      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002b64:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 8002b68:	f040 8258 	bne.w	800301c <RI_GetRegisterMotor1+0x5f0>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002b6c:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 8002b70:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002b72:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 8002b76:	8022      	strh	r2, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002b78:	f200 81dd 	bhi.w	8002f36 <RI_GetRegisterMotor1+0x50a>
 8002b7c:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002b7e:	2008      	movs	r0, #8
 8002b80:	e790      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
 8002b82:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8002b86:	f000 8201 	beq.w	8002f8c <RI_GetRegisterMotor1+0x560>
 8002b8a:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8002b8e:	d112      	bne.n	8002bb6 <RI_GetRegisterMotor1+0x18a>
            *rawSize = 4;
 8002b90:	2304      	movs	r3, #4
 8002b92:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8002b94:	487f      	ldr	r0, [pc, #508]	@ (8002d94 <RI_GetRegisterMotor1+0x368>)
 8002b96:	f7fe f9b5 	bl	8000f04 <MCI_GetIqdref>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002b9e:	487d      	ldr	r0, [pc, #500]	@ (8002d94 <RI_GetRegisterMotor1+0x368>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8002ba0:	9312      	str	r3, [sp, #72]	@ 0x48
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002ba2:	f7fe f9af 	bl	8000f04 <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 8002ba6:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002ba8:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 8002bac:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002bae:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 8002bb0:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 8002bb2:	2000      	movs	r0, #0
            break;
 8002bb4:	e776      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
 8002bb6:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8002bba:	f040 822f 	bne.w	800301c <RI_GetRegisterMotor1+0x5f0>
            *rawSize = 4;
 8002bbe:	2304      	movs	r3, #4
 8002bc0:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8002bc2:	4874      	ldr	r0, [pc, #464]	@ (8002d94 <RI_GetRegisterMotor1+0x368>)
 8002bc4:	f7fe f960 	bl	8000e88 <MCI_GetLastRampFinalTorque>
 8002bc8:	8060      	strh	r0, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8002bca:	4872      	ldr	r0, [pc, #456]	@ (8002d94 <RI_GetRegisterMotor1+0x368>)
 8002bcc:	f7fe f960 	bl	8000e90 <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 8002bd0:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8002bd2:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 8002bd4:	3302      	adds	r3, #2
 8002bd6:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 8002bd8:	2000      	movs	r0, #0
            break;
 8002bda:	e763      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
 8002bdc:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 8002be0:	f040 8273 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002be4:	486c      	ldr	r0, [pc, #432]	@ (8002d98 <RI_GetRegisterMotor1+0x36c>)
 8002be6:	aa13      	add	r2, sp, #76	@ 0x4c
 8002be8:	a912      	add	r1, sp, #72	@ 0x48
 8002bea:	f004 fea7 	bl	800793c <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8002bee:	f8bd 304c 	ldrh.w	r3, [sp, #76]	@ 0x4c
 8002bf2:	8023      	strh	r3, [r4, #0]
              break;
 8002bf4:	e066      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002bf6:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8002bfa:	d111      	bne.n	8002c20 <RI_GetRegisterMotor1+0x1f4>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8002bfc:	4867      	ldr	r0, [pc, #412]	@ (8002d9c <RI_GetRegisterMotor1+0x370>)
 8002bfe:	f003 fa2d 	bl	800605c <PID_GetKP>
 8002c02:	8020      	strh	r0, [r4, #0]
              break;
 8002c04:	e05e      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002c06:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8002c0a:	f000 82ce 	beq.w	80031aa <RI_GetRegisterMotor1+0x77e>
 8002c0e:	d919      	bls.n	8002c44 <RI_GetRegisterMotor1+0x218>
 8002c10:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 8002c14:	d10d      	bne.n	8002c32 <RI_GetRegisterMotor1+0x206>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8002c16:	4862      	ldr	r0, [pc, #392]	@ (8002da0 <RI_GetRegisterMotor1+0x374>)
 8002c18:	f003 fa20 	bl	800605c <PID_GetKP>
 8002c1c:	8020      	strh	r0, [r4, #0]
              break;
 8002c1e:	e051      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002c20:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8002c24:	f040 8251 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8002c28:	485c      	ldr	r0, [pc, #368]	@ (8002d9c <RI_GetRegisterMotor1+0x370>)
 8002c2a:	f003 fa1b 	bl	8006064 <PID_GetKI>
 8002c2e:	8020      	strh	r0, [r4, #0]
              break;
 8002c30:	e048      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002c32:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 8002c36:	f040 8248 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 8002c3a:	4859      	ldr	r0, [pc, #356]	@ (8002da0 <RI_GetRegisterMotor1+0x374>)
 8002c3c:	f003 fa12 	bl	8006064 <PID_GetKI>
 8002c40:	8020      	strh	r0, [r4, #0]
              break;
 8002c42:	e03f      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002c44:	2890      	cmp	r0, #144	@ 0x90
 8002c46:	d131      	bne.n	8002cac <RI_GetRegisterMotor1+0x280>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8002c48:	4856      	ldr	r0, [pc, #344]	@ (8002da4 <RI_GetRegisterMotor1+0x378>)
 8002c4a:	f003 fa07 	bl	800605c <PID_GetKP>
 8002c4e:	8020      	strh	r0, [r4, #0]
              break;
 8002c50:	e038      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002c52:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8002c56:	f000 82a3 	beq.w	80031a0 <RI_GetRegisterMotor1+0x774>
 8002c5a:	f240 80ea 	bls.w	8002e32 <RI_GetRegisterMotor1+0x406>
 8002c5e:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 8002c62:	f000 8296 	beq.w	8003192 <RI_GetRegisterMotor1+0x766>
 8002c66:	f240 80da 	bls.w	8002e1e <RI_GetRegisterMotor1+0x3f2>
 8002c6a:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 8002c6e:	f040 822c 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8002c72:	4848      	ldr	r0, [pc, #288]	@ (8002d94 <RI_GetRegisterMotor1+0x368>)
 8002c74:	f7fe f946 	bl	8000f04 <MCI_GetIqdref>
 8002c78:	8020      	strh	r0, [r4, #0]
              break;
 8002c7a:	e023      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002c7c:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002c80:	d020      	beq.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002c82:	d83b      	bhi.n	8002cfc <RI_GetRegisterMotor1+0x2d0>
 8002c84:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 8002c88:	f000 827e 	beq.w	8003188 <RI_GetRegisterMotor1+0x75c>
 8002c8c:	d927      	bls.n	8002cde <RI_GetRegisterMotor1+0x2b2>
 8002c8e:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8002c92:	f000 826a 	beq.w	800316a <RI_GetRegisterMotor1+0x73e>
 8002c96:	d91a      	bls.n	8002cce <RI_GetRegisterMotor1+0x2a2>
 8002c98:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 8002c9c:	d10e      	bne.n	8002cbc <RI_GetRegisterMotor1+0x290>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).beta;
 8002c9e:	483e      	ldr	r0, [pc, #248]	@ (8002d98 <RI_GetRegisterMotor1+0x36c>)
 8002ca0:	f004 fe2e 	bl	8007900 <STO_PLL_GetEstimatedBemf>
 8002ca4:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002ca8:	8023      	strh	r3, [r4, #0]
              break;
 8002caa:	e00b      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002cac:	28d0      	cmp	r0, #208	@ 0xd0
 8002cae:	f040 820c 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8002cb2:	483c      	ldr	r0, [pc, #240]	@ (8002da4 <RI_GetRegisterMotor1+0x378>)
 8002cb4:	f003 f9d6 	bl	8006064 <PID_GetKI>
 8002cb8:	8020      	strh	r0, [r4, #0]
              break;
 8002cba:	e003      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002cbc:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002cc0:	f040 8203 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
    uint8_t retVal = MCP_CMD_OK;
 8002cc4:	2000      	movs	r0, #0
          *size = 2;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	802b      	strh	r3, [r5, #0]
  }
 8002cca:	b015      	add	sp, #84	@ 0x54
 8002ccc:	bd30      	pop	{r4, r5, pc}
 8002cce:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 8002cd2:	d128      	bne.n	8002d26 <RI_GetRegisterMotor1+0x2fa>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).alpha;
 8002cd4:	4830      	ldr	r0, [pc, #192]	@ (8002d98 <RI_GetRegisterMotor1+0x36c>)
 8002cd6:	f004 fe1f 	bl	8007918 <STO_PLL_GetEstimatedCurrent>
 8002cda:	8020      	strh	r0, [r4, #0]
              break;
 8002cdc:	e7f2      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002cde:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 8002ce2:	f000 8222 	beq.w	800312a <RI_GetRegisterMotor1+0x6fe>
 8002ce6:	d97d      	bls.n	8002de4 <RI_GetRegisterMotor1+0x3b8>
 8002ce8:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8002cec:	d171      	bne.n	8002dd2 <RI_GetRegisterMotor1+0x3a6>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8002cee:	4829      	ldr	r0, [pc, #164]	@ (8002d94 <RI_GetRegisterMotor1+0x368>)
 8002cf0:	f7fe f924 	bl	8000f3c <MCI_GetValphabeta>
 8002cf4:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002cf8:	8023      	strh	r3, [r4, #0]
              break;
 8002cfa:	e7e3      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002cfc:	f241 5390 	movw	r3, #5520	@ 0x1590
 8002d00:	4298      	cmp	r0, r3
 8002d02:	f000 820d 	beq.w	8003120 <RI_GetRegisterMotor1+0x6f4>
 8002d06:	d92c      	bls.n	8002d62 <RI_GetRegisterMotor1+0x336>
 8002d08:	f241 6350 	movw	r3, #5712	@ 0x1650
 8002d0c:	4298      	cmp	r0, r3
 8002d0e:	f000 8236 	beq.w	800317e <RI_GetRegisterMotor1+0x752>
 8002d12:	d91d      	bls.n	8002d50 <RI_GetRegisterMotor1+0x324>
 8002d14:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 8002d18:	4298      	cmp	r0, r3
 8002d1a:	d10f      	bne.n	8002d3c <RI_GetRegisterMotor1+0x310>
              *regdataU16 = PID_GetKIDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 8002d1c:	4822      	ldr	r0, [pc, #136]	@ (8002da8 <RI_GetRegisterMotor1+0x37c>)
 8002d1e:	f003 f9b1 	bl	8006084 <PID_GetKIDivisorPOW2>
 8002d22:	8020      	strh	r0, [r4, #0]
              break;
 8002d24:	e7ce      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002d26:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 8002d2a:	f040 81ce 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).beta;
 8002d2e:	481a      	ldr	r0, [pc, #104]	@ (8002d98 <RI_GetRegisterMotor1+0x36c>)
 8002d30:	f004 fdf2 	bl	8007918 <STO_PLL_GetEstimatedCurrent>
 8002d34:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002d38:	8023      	strh	r3, [r4, #0]
              break;
 8002d3a:	e7c3      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002d3c:	f641 1310 	movw	r3, #6416	@ 0x1910
 8002d40:	4298      	cmp	r0, r3
 8002d42:	f040 81c2 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = PID_GetKPDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 8002d46:	4818      	ldr	r0, [pc, #96]	@ (8002da8 <RI_GetRegisterMotor1+0x37c>)
 8002d48:	f003 f992 	bl	8006070 <PID_GetKPDivisorPOW2>
 8002d4c:	8020      	strh	r0, [r4, #0]
              break;
 8002d4e:	e7b9      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002d50:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8002d54:	4298      	cmp	r0, r3
 8002d56:	d113      	bne.n	8002d80 <RI_GetRegisterMotor1+0x354>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 8002d58:	4811      	ldr	r0, [pc, #68]	@ (8002da0 <RI_GetRegisterMotor1+0x374>)
 8002d5a:	f003 f989 	bl	8006070 <PID_GetKPDivisorPOW2>
 8002d5e:	8020      	strh	r0, [r4, #0]
              break;
 8002d60:	e7b0      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002d62:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8002d66:	4298      	cmp	r0, r3
 8002d68:	f000 8204 	beq.w	8003174 <RI_GetRegisterMotor1+0x748>
 8002d6c:	d928      	bls.n	8002dc0 <RI_GetRegisterMotor1+0x394>
 8002d6e:	f241 5310 	movw	r3, #5392	@ 0x1510
 8002d72:	4298      	cmp	r0, r3
 8002d74:	d11a      	bne.n	8002dac <RI_GetRegisterMotor1+0x380>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8002d76:	4809      	ldr	r0, [pc, #36]	@ (8002d9c <RI_GetRegisterMotor1+0x370>)
 8002d78:	f003 f97a 	bl	8006070 <PID_GetKPDivisorPOW2>
 8002d7c:	8020      	strh	r0, [r4, #0]
              break;
 8002d7e:	e7a1      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002d80:	f241 6310 	movw	r3, #5648	@ 0x1610
 8002d84:	4298      	cmp	r0, r3
 8002d86:	f040 81a0 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 8002d8a:	4805      	ldr	r0, [pc, #20]	@ (8002da0 <RI_GetRegisterMotor1+0x374>)
 8002d8c:	f003 f97a 	bl	8006084 <PID_GetKIDivisorPOW2>
 8002d90:	8020      	strh	r0, [r4, #0]
              break;
 8002d92:	e797      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002d94:	20000000 	.word	0x20000000
 8002d98:	20000068 	.word	0x20000068
 8002d9c:	200002dc 	.word	0x200002dc
 8002da0:	20000308 	.word	0x20000308
 8002da4:	20000334 	.word	0x20000334
 8002da8:	2000009c 	.word	0x2000009c
 8002dac:	f241 5350 	movw	r3, #5456	@ 0x1550
 8002db0:	4298      	cmp	r0, r3
 8002db2:	f040 818a 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 8002db6:	48b2      	ldr	r0, [pc, #712]	@ (8003080 <RI_GetRegisterMotor1+0x654>)
 8002db8:	f003 f964 	bl	8006084 <PID_GetKIDivisorPOW2>
 8002dbc:	8020      	strh	r0, [r4, #0]
              break;
 8002dbe:	e781      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002dc0:	f241 4350 	movw	r3, #5200	@ 0x1450
 8002dc4:	4298      	cmp	r0, r3
 8002dc6:	d115      	bne.n	8002df4 <RI_GetRegisterMotor1+0x3c8>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 8002dc8:	48ae      	ldr	r0, [pc, #696]	@ (8003084 <RI_GetRegisterMotor1+0x658>)
 8002dca:	f003 f951 	bl	8006070 <PID_GetKPDivisorPOW2>
 8002dce:	8020      	strh	r0, [r4, #0]
              break;
 8002dd0:	e778      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002dd2:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 8002dd6:	f040 8178 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
 8002dda:	4bab      	ldr	r3, [pc, #684]	@ (8003088 <RI_GetRegisterMotor1+0x65c>)
 8002ddc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8002de0:	8023      	strh	r3, [r4, #0]
              break;
 8002de2:	e76f      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002de4:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8002de8:	d10e      	bne.n	8002e08 <RI_GetRegisterMotor1+0x3dc>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8002dea:	48a8      	ldr	r0, [pc, #672]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002dec:	f7fe f898 	bl	8000f20 <MCI_GetVqd>
 8002df0:	8020      	strh	r0, [r4, #0]
              break;
 8002df2:	e767      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002df4:	f241 4390 	movw	r3, #5264	@ 0x1490
 8002df8:	4298      	cmp	r0, r3
 8002dfa:	f040 8166 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8002dfe:	48a1      	ldr	r0, [pc, #644]	@ (8003084 <RI_GetRegisterMotor1+0x658>)
 8002e00:	f003 f940 	bl	8006084 <PID_GetKIDivisorPOW2>
 8002e04:	8020      	strh	r0, [r4, #0]
              break;
 8002e06:	e75d      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e08:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8002e0c:	f040 815d 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8002e10:	489e      	ldr	r0, [pc, #632]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002e12:	f7fe f885 	bl	8000f20 <MCI_GetVqd>
 8002e16:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002e1a:	8023      	strh	r3, [r4, #0]
              break;
 8002e1c:	e752      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e1e:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8002e22:	d113      	bne.n	8002e4c <RI_GetRegisterMotor1+0x420>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8002e24:	4899      	ldr	r0, [pc, #612]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002e26:	f7fe f851 	bl	8000ecc <MCI_GetIalphabeta>
 8002e2a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002e2e:	8023      	strh	r3, [r4, #0]
              break;
 8002e30:	e748      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e32:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8002e36:	f000 8193 	beq.w	8003160 <RI_GetRegisterMotor1+0x734>
 8002e3a:	d91b      	bls.n	8002e74 <RI_GetRegisterMotor1+0x448>
 8002e3c:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8002e40:	d10d      	bne.n	8002e5e <RI_GetRegisterMotor1+0x432>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8002e42:	4892      	ldr	r0, [pc, #584]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002e44:	f7fe f834 	bl	8000eb0 <MCI_GetIab>
 8002e48:	8020      	strh	r0, [r4, #0]
              break;
 8002e4a:	e73b      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e4c:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 8002e50:	f040 813b 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002e54:	488d      	ldr	r0, [pc, #564]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002e56:	f7fe f847 	bl	8000ee8 <MCI_GetIqd>
 8002e5a:	8020      	strh	r0, [r4, #0]
              break;
 8002e5c:	e732      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e5e:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 8002e62:	f040 8132 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8002e66:	4889      	ldr	r0, [pc, #548]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002e68:	f7fe f822 	bl	8000eb0 <MCI_GetIab>
 8002e6c:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002e70:	8023      	strh	r3, [r4, #0]
              break;
 8002e72:	e727      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e74:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 8002e78:	d104      	bne.n	8002e84 <RI_GetRegisterMotor1+0x458>
              *regdata16 = PID_GetKP (&(&STO_PLL_M1)->PIRegulator);
 8002e7a:	4885      	ldr	r0, [pc, #532]	@ (8003090 <RI_GetRegisterMotor1+0x664>)
 8002e7c:	f003 f8ee 	bl	800605c <PID_GetKP>
 8002e80:	8020      	strh	r0, [r4, #0]
              break;
 8002e82:	e71f      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e84:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002e88:	f040 811f 	bne.w	80030ca <RI_GetRegisterMotor1+0x69e>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8002e8c:	4881      	ldr	r0, [pc, #516]	@ (8003094 <RI_GetRegisterMotor1+0x668>)
 8002e8e:	f002 feeb 	bl	8005c68 <VBS_GetAvBusVoltage_V>
 8002e92:	8020      	strh	r0, [r4, #0]
              break;
 8002e94:	e716      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 8002e96:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8002e9a:	f000 8109 	beq.w	80030b0 <RI_GetRegisterMotor1+0x684>
 8002e9e:	f641 3358 	movw	r3, #7000	@ 0x1b58
 8002ea2:	4298      	cmp	r0, r3
 8002ea4:	d162      	bne.n	8002f6c <RI_GetRegisterMotor1+0x540>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8002ea6:	4b7c      	ldr	r3, [pc, #496]	@ (8003098 <RI_GetRegisterMotor1+0x66c>)
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	f003 f96f 	bl	800618c <PQD_GetAvrgElMotorPowerW>
 8002eae:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 8002eb2:	9b01      	ldr	r3, [sp, #4]
 8002eb4:	6023      	str	r3, [r4, #0]
              break;
 8002eb6:	e620      	b.n	8002afa <RI_GetRegisterMotor1+0xce>
 8002eb8:	2818      	cmp	r0, #24
 8002eba:	d157      	bne.n	8002f6c <RI_GetRegisterMotor1+0x540>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8002ebc:	4873      	ldr	r0, [pc, #460]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002ebe:	f7fd ffb3 	bl	8000e28 <MCI_GetFaultState>
 8002ec2:	6020      	str	r0, [r4, #0]
              break;
 8002ec4:	e619      	b.n	8002afa <RI_GetRegisterMotor1+0xce>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002ec6:	2008      	movs	r0, #8
  }
 8002ec8:	b015      	add	sp, #84	@ 0x54
 8002eca:	bd30      	pop	{r4, r5, pc}
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002ecc:	4b73      	ldr	r3, [pc, #460]	@ (800309c <RI_GetRegisterMotor1+0x670>)
 8002ece:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002ed4:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002ed8:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 8002edc:	b17a      	cbz	r2, 8002efe <RI_GetRegisterMotor1+0x4d2>
 8002ede:	fa1f fc8c 	uxth.w	ip, ip
 8002ee2:	e008      	b.n	8002ef6 <RI_GetRegisterMotor1+0x4ca>
    *tempdestString = *tempsrcString;
 8002ee4:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8002ee8:	882b      	ldrh	r3, [r5, #0]
 8002eea:	3301      	adds	r3, #1
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002ef0:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8002ef4:	b11a      	cbz	r2, 8002efe <RI_GetRegisterMotor1+0x4d2>
 8002ef6:	459c      	cmp	ip, r3
 8002ef8:	d8f4      	bhi.n	8002ee4 <RI_GetRegisterMotor1+0x4b8>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002efa:	2006      	movs	r0, #6
 8002efc:	e5b4      	b.n	8002a68 <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	7023      	strb	r3, [r4, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002f02:	2000      	movs	r0, #0
 8002f04:	e5b0      	b.n	8002a68 <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8002f06:	4a66      	ldr	r2, [pc, #408]	@ (80030a0 <RI_GetRegisterMotor1+0x674>)
  *size= 1U ; /* /0 is the min String size */
 8002f08:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8002f0a:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 8002f0c:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002f0e:	f991 2000 	ldrsb.w	r2, [r1]
 8002f12:	2a00      	cmp	r2, #0
 8002f14:	d0f3      	beq.n	8002efe <RI_GetRegisterMotor1+0x4d2>
 8002f16:	fa1f fc8c 	uxth.w	ip, ip
 8002f1a:	e009      	b.n	8002f30 <RI_GetRegisterMotor1+0x504>
    *tempdestString = *tempsrcString;
 8002f1c:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8002f20:	882b      	ldrh	r3, [r5, #0]
 8002f22:	3301      	adds	r3, #1
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002f28:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8002f2c:	2a00      	cmp	r2, #0
 8002f2e:	d0e6      	beq.n	8002efe <RI_GetRegisterMotor1+0x4d2>
 8002f30:	459c      	cmp	ip, r3
 8002f32:	d8f3      	bhi.n	8002f1c <RI_GetRegisterMotor1+0x4f0>
 8002f34:	e7e1      	b.n	8002efa <RI_GetRegisterMotor1+0x4ce>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8002f36:	4a5b      	ldr	r2, [pc, #364]	@ (80030a4 <RI_GetRegisterMotor1+0x678>)
 8002f38:	6850      	ldr	r0, [r2, #4]
 8002f3a:	6814      	ldr	r4, [r2, #0]
 8002f3c:	6891      	ldr	r1, [r2, #8]
 8002f3e:	68d2      	ldr	r2, [r2, #12]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	6058      	str	r0, [r3, #4]
 8002f44:	601c      	str	r4, [r3, #0]
 8002f46:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8002f48:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8002f4a:	230e      	movs	r3, #14
 8002f4c:	e5aa      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8002f4e:	4a56      	ldr	r2, [pc, #344]	@ (80030a8 <RI_GetRegisterMotor1+0x67c>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8002f50:	6812      	ldr	r2, [r2, #0]
 8002f52:	6850      	ldr	r0, [r2, #4]
 8002f54:	6814      	ldr	r4, [r2, #0]
 8002f56:	6891      	ldr	r1, [r2, #8]
 8002f58:	68d2      	ldr	r2, [r2, #12]
 8002f5a:	60da      	str	r2, [r3, #12]
 8002f5c:	6058      	str	r0, [r3, #4]
 8002f5e:	601c      	str	r4, [r3, #0]
 8002f60:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8002f62:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8002f64:	2312      	movs	r3, #18
 8002f66:	e59d      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002f68:	4608      	mov	r0, r1
 8002f6a:	e57d      	b.n	8002a68 <RI_GetRegisterMotor1+0x3c>
 8002f6c:	2005      	movs	r0, #5
 8002f6e:	e5c5      	b.n	8002afc <RI_GetRegisterMotor1+0xd0>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002f70:	4846      	ldr	r0, [pc, #280]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002f72:	f7fd ff5f 	bl	8000e34 <MCI_GetControlMode>
 8002f76:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002f78:	2000      	movs	r0, #0
 8002f7a:	e5a4      	b.n	8002ac6 <RI_GetRegisterMotor1+0x9a>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8002f7c:	4843      	ldr	r0, [pc, #268]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8002f7e:	f7fd ff09 	bl	8000d94 <MCI_GetSTMState>
              break;
 8002f82:	e7f8      	b.n	8002f76 <RI_GetRegisterMotor1+0x54a>
static inline uint8_t RUC_GetNumberOfPhases(RevUpCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
#else
  return ((uint8_t)pHandle->bPhaseNbr);
 8002f84:	4b49      	ldr	r3, [pc, #292]	@ (80030ac <RI_GetRegisterMotor1+0x680>)
 8002f86:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
              break;
 8002f8a:	e7f4      	b.n	8002f76 <RI_GetRegisterMotor1+0x54a>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f8c:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8002f90:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f92:	f1bc 0f29 	cmp.w	ip, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8002f96:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f98:	f240 8094 	bls.w	80030c4 <RI_GetRegisterMotor1+0x698>
    retValue = false;
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8002f9c:	4b43      	ldr	r3, [pc, #268]	@ (80030ac <RI_GetRegisterMotor1+0x680>)
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f9e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8002fa2:	f9b3 0010 	ldrsh.w	r0, [r3, #16]
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002fa6:	8999      	ldrh	r1, [r3, #12]
                *durationms  = revUpPhase.hDurationms;
 8002fa8:	8121      	strh	r1, [r4, #8]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002faa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8002fae:	80e0      	strh	r0, [r4, #6]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fb0:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8002fb2:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 8002fb6:	f8c4 2002 	str.w	r2, [r4, #2]
 8002fba:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002fbe:	8b19      	ldrh	r1, [r3, #24]
                *durationms  = revUpPhase.hDurationms;
 8002fc0:	8221      	strh	r1, [r4, #16]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fc2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8002fc6:	81e0      	strh	r0, [r4, #14]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fc8:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8002fca:	f9b3 0028 	ldrsh.w	r0, [r3, #40]	@ 0x28
 8002fce:	f8c4 200a 	str.w	r2, [r4, #10]
 8002fd2:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002fd6:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
                *durationms  = revUpPhase.hDurationms;
 8002fd8:	8321      	strh	r1, [r4, #24]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fda:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8002fde:	82e0      	strh	r0, [r4, #22]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fe0:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8002fe2:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	@ 0x34
 8002fe6:	f8c4 2012 	str.w	r2, [r4, #18]
 8002fea:	f9b3 2032 	ldrsh.w	r2, [r3, #50]	@ 0x32
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002fee:	8e19      	ldrh	r1, [r3, #48]	@ 0x30
                *durationms  = revUpPhase.hDurationms;
 8002ff0:	8421      	strh	r1, [r4, #32]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002ff2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8002ff6:	83e0      	strh	r0, [r4, #30]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002ff8:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8002ffa:	f9b3 0040 	ldrsh.w	r0, [r3, #64]	@ 0x40
 8002ffe:	f8c4 201a 	str.w	r2, [r4, #26]
 8003002:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	@ 0x3e
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8003006:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
                *durationms  = revUpPhase.hDurationms;
 8003008:	8521      	strh	r1, [r4, #40]	@ 0x28
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800300a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800300e:	0052      	lsls	r2, r2, #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003010:	84e0      	strh	r0, [r4, #38]	@ 0x26
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003012:	f8c4 2022 	str.w	r2, [r4, #34]	@ 0x22
                *durationms  = revUpPhase.hDurationms;
 8003016:	232a      	movs	r3, #42	@ 0x2a
    uint8_t retVal = MCP_CMD_OK;
 8003018:	2000      	movs	r0, #0
 800301a:	e543      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
        *size = (*rawSize) + 2U;
 800301c:	8823      	ldrh	r3, [r4, #0]
 800301e:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003020:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8003022:	b29b      	uxth	r3, r3
 8003024:	e53e      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003026:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 800302a:	223c      	movs	r2, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800302c:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003030:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003032:	d859      	bhi.n	80030e8 <RI_GetRegisterMotor1+0x6bc>
 8003034:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003036:	2008      	movs	r0, #8
 8003038:	e534      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 800303a:	4814      	ldr	r0, [pc, #80]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 800303c:	f7fd ff20 	bl	8000e80 <MCI_GetLastRampFinalSpeed>
 8003040:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003044:	0043      	lsls	r3, r0, #1
 8003046:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 800304a:	4810      	ldr	r0, [pc, #64]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 800304c:	f7fd ff20 	bl	8000e90 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8003050:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003052:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 8003054:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003056:	2000      	movs	r0, #0
            break;
 8003058:	2308      	movs	r3, #8
 800305a:	e523      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800305c:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003060:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003062:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003066:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003068:	d831      	bhi.n	80030ce <RI_GetRegisterMotor1+0x6a2>
 800306a:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800306c:	2008      	movs	r0, #8
 800306e:	e519      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003070:	4806      	ldr	r0, [pc, #24]	@ (800308c <RI_GetRegisterMotor1+0x660>)
 8003072:	f7fd ff15 	bl	8000ea0 <MCI_GetAvrgMecSpeedUnit>
 8003076:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800307a:	0040      	lsls	r0, r0, #1
 800307c:	6020      	str	r0, [r4, #0]
              break;
 800307e:	e53c      	b.n	8002afa <RI_GetRegisterMotor1+0xce>
 8003080:	200002dc 	.word	0x200002dc
 8003084:	20000334 	.word	0x20000334
 8003088:	20000068 	.word	0x20000068
 800308c:	20000000 	.word	0x20000000
 8003090:	2000009c 	.word	0x2000009c
 8003094:	20000370 	.word	0x20000370
 8003098:	20000028 	.word	0x20000028
 800309c:	20000404 	.word	0x20000404
 80030a0:	2000040c 	.word	0x2000040c
 80030a4:	20000410 	.word	0x20000410
 80030a8:	20000400 	.word	0x20000400
 80030ac:	20000230 	.word	0x20000230
static inline int32_t STO_PLL_GetObservedBemfLevel(STO_PLL_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
 80030b0:	4b40      	ldr	r3, [pc, #256]	@ (80031b4 <RI_GetRegisterMotor1+0x788>)
 80030b2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
              *regdata32 = STO_PLL_GetObservedBemfLevel(&STO_PLL_M1);
 80030b6:	6023      	str	r3, [r4, #0]
              break;
 80030b8:	e51f      	b.n	8002afa <RI_GetRegisterMotor1+0xce>
  return (pHandle->Est_Bemf_Level);
 80030ba:	4b3e      	ldr	r3, [pc, #248]	@ (80031b4 <RI_GetRegisterMotor1+0x788>)
 80030bc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(&STO_PLL_M1);
 80030c0:	6023      	str	r3, [r4, #0]
              break;
 80030c2:	e51a      	b.n	8002afa <RI_GetRegisterMotor1+0xce>
 80030c4:	232a      	movs	r3, #42	@ 0x2a
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80030c6:	2008      	movs	r0, #8
 80030c8:	e4ec      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
 80030ca:	2005      	movs	r0, #5
 80030cc:	e5fb      	b.n	8002cc6 <RI_GetRegisterMotor1+0x29a>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 80030ce:	4a3a      	ldr	r2, [pc, #232]	@ (80031b8 <RI_GetRegisterMotor1+0x78c>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	6810      	ldr	r0, [r2, #0]
 80030d4:	6851      	ldr	r1, [r2, #4]
 80030d6:	6894      	ldr	r4, [r2, #8]
 80030d8:	609c      	str	r4, [r3, #8]
 80030da:	6018      	str	r0, [r3, #0]
 80030dc:	6059      	str	r1, [r3, #4]
 80030de:	8992      	ldrh	r2, [r2, #12]
 80030e0:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 80030e2:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 80030e4:	2310      	movs	r3, #16
 80030e6:	e4dd      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 80030e8:	4a34      	ldr	r2, [pc, #208]	@ (80031bc <RI_GetRegisterMotor1+0x790>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
 80030f0:	6814      	ldr	r4, [r2, #0]
 80030f2:	6850      	ldr	r0, [r2, #4]
 80030f4:	6891      	ldr	r1, [r2, #8]
 80030f6:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 80030fa:	f8c3 c00c 	str.w	ip, [r3, #12]
 80030fe:	3210      	adds	r2, #16
 8003100:	4572      	cmp	r2, lr
 8003102:	601c      	str	r4, [r3, #0]
 8003104:	6058      	str	r0, [r3, #4]
 8003106:	6099      	str	r1, [r3, #8]
 8003108:	f103 0310 	add.w	r3, r3, #16
 800310c:	d1f0      	bne.n	80030f0 <RI_GetRegisterMotor1+0x6c4>
 800310e:	6810      	ldr	r0, [r2, #0]
 8003110:	6851      	ldr	r1, [r2, #4]
 8003112:	6892      	ldr	r2, [r2, #8]
 8003114:	609a      	str	r2, [r3, #8]
 8003116:	6018      	str	r0, [r3, #0]
 8003118:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 800311a:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800311c:	233e      	movs	r3, #62	@ 0x3e
 800311e:	e4c1      	b.n	8002aa4 <RI_GetRegisterMotor1+0x78>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 8003120:	4827      	ldr	r0, [pc, #156]	@ (80031c0 <RI_GetRegisterMotor1+0x794>)
 8003122:	f002 ffcf 	bl	80060c4 <PID_GetKDDivisorPOW2>
 8003126:	8020      	strh	r0, [r4, #0]
              break;
 8003128:	e5cc      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 800312a:	4826      	ldr	r0, [pc, #152]	@ (80031c4 <RI_GetRegisterMotor1+0x798>)
 800312c:	f7fd ff06 	bl	8000f3c <MCI_GetValphabeta>
 8003130:	8020      	strh	r0, [r4, #0]
              break;
 8003132:	e5c7      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8003134:	4822      	ldr	r0, [pc, #136]	@ (80031c0 <RI_GetRegisterMotor1+0x794>)
 8003136:	f002 ffc1 	bl	80060bc <PID_GetKD>
 800313a:	8020      	strh	r0, [r4, #0]
              break;
 800313c:	e5c2      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 800313e:	4821      	ldr	r0, [pc, #132]	@ (80031c4 <RI_GetRegisterMotor1+0x798>)
 8003140:	f7fd fee0 	bl	8000f04 <MCI_GetIqdref>
 8003144:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003148:	8023      	strh	r3, [r4, #0]
              break;
 800314a:	e5bb      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 800314c:	481e      	ldr	r0, [pc, #120]	@ (80031c8 <RI_GetRegisterMotor1+0x79c>)
 800314e:	f002 ffb5 	bl	80060bc <PID_GetKD>
 8003152:	8020      	strh	r0, [r4, #0]
              break;
 8003154:	e5b6      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKI (&(&STO_PLL_M1)->PIRegulator);
 8003156:	481d      	ldr	r0, [pc, #116]	@ (80031cc <RI_GetRegisterMotor1+0x7a0>)
 8003158:	f002 ff84 	bl	8006064 <PID_GetKI>
 800315c:	8020      	strh	r0, [r4, #0]
              break;
 800315e:	e5b1      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8003160:	481b      	ldr	r0, [pc, #108]	@ (80031d0 <RI_GetRegisterMotor1+0x7a4>)
 8003162:	f002 ff5d 	bl	8006020 <NTC_GetAvTemp_C>
 8003166:	8020      	strh	r0, [r4, #0]
              break;
 8003168:	e5ac      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).alpha;
 800316a:	4812      	ldr	r0, [pc, #72]	@ (80031b4 <RI_GetRegisterMotor1+0x788>)
 800316c:	f004 fbc8 	bl	8007900 <STO_PLL_GetEstimatedBemf>
 8003170:	8020      	strh	r0, [r4, #0]
              break;
 8003172:	e5a7      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8003174:	4817      	ldr	r0, [pc, #92]	@ (80031d4 <RI_GetRegisterMotor1+0x7a8>)
 8003176:	f002 ffa5 	bl	80060c4 <PID_GetKDDivisorPOW2>
 800317a:	8020      	strh	r0, [r4, #0]
              break;
 800317c:	e5a2      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 800317e:	4812      	ldr	r0, [pc, #72]	@ (80031c8 <RI_GetRegisterMotor1+0x79c>)
 8003180:	f002 ffa0 	bl	80060c4 <PID_GetKDDivisorPOW2>
 8003184:	8020      	strh	r0, [r4, #0]
              break;
 8003186:	e59d      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8003188:	480a      	ldr	r0, [pc, #40]	@ (80031b4 <RI_GetRegisterMotor1+0x788>)
 800318a:	f004 f86b 	bl	8007264 <SPD_GetS16Speed>
 800318e:	8020      	strh	r0, [r4, #0]
              break;
 8003190:	e598      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8003192:	480c      	ldr	r0, [pc, #48]	@ (80031c4 <RI_GetRegisterMotor1+0x798>)
 8003194:	f7fd fea8 	bl	8000ee8 <MCI_GetIqd>
 8003198:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800319c:	8023      	strh	r3, [r4, #0]
              break;
 800319e:	e591      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 80031a0:	4808      	ldr	r0, [pc, #32]	@ (80031c4 <RI_GetRegisterMotor1+0x798>)
 80031a2:	f7fd fe93 	bl	8000ecc <MCI_GetIalphabeta>
 80031a6:	8020      	strh	r0, [r4, #0]
              break;
 80031a8:	e58c      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 80031aa:	480a      	ldr	r0, [pc, #40]	@ (80031d4 <RI_GetRegisterMotor1+0x7a8>)
 80031ac:	f002 ff86 	bl	80060bc <PID_GetKD>
 80031b0:	8020      	strh	r0, [r4, #0]
              break;
 80031b2:	e587      	b.n	8002cc4 <RI_GetRegisterMotor1+0x298>
 80031b4:	20000068 	.word	0x20000068
 80031b8:	20000408 	.word	0x20000408
 80031bc:	20000404 	.word	0x20000404
 80031c0:	200002dc 	.word	0x200002dc
 80031c4:	20000000 	.word	0x20000000
 80031c8:	20000308 	.word	0x20000308
 80031cc:	2000009c 	.word	0x2000009c
 80031d0:	2000039c 	.word	0x2000039c
 80031d4:	20000334 	.word	0x20000334

080031d8 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 80031d8:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 80031dc:	3808      	subs	r0, #8
 80031de:	b2c0      	uxtb	r0, r0
 80031e0:	2810      	cmp	r0, #16
 80031e2:	bf9a      	itte	ls
 80031e4:	4b01      	ldrls	r3, [pc, #4]	@ (80031ec <RI_GetIDSize+0x14>)
 80031e6:	5c18      	ldrbls	r0, [r3, r0]
 80031e8:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 80031ea:	4770      	bx	lr
 80031ec:	08008014 	.word	0x08008014

080031f0 <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 80031f0:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 80031f4:	2b10      	cmp	r3, #16
 80031f6:	d003      	beq.n	8003200 <RI_GetPtrReg+0x10>
 80031f8:	4a43      	ldr	r2, [pc, #268]	@ (8003308 <RI_GetPtrReg+0x118>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = MCP_ERROR_UNKNOWN_REG;
 80031fa:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80031fc:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80031fe:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8003200:	f020 0007 	bic.w	r0, r0, #7
 8003204:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003208:	b283      	uxth	r3, r0
 800320a:	d073      	beq.n	80032f4 <RI_GetPtrReg+0x104>
 800320c:	d80f      	bhi.n	800322e <RI_GetPtrReg+0x3e>
 800320e:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 8003212:	d074      	beq.n	80032fe <RI_GetPtrReg+0x10e>
 8003214:	d824      	bhi.n	8003260 <RI_GetPtrReg+0x70>
 8003216:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 800321a:	d058      	beq.n	80032ce <RI_GetPtrReg+0xde>
 800321c:	d915      	bls.n	800324a <RI_GetPtrReg+0x5a>
 800321e:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 8003222:	d1e9      	bne.n	80031f8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003224:	4b39      	ldr	r3, [pc, #228]	@ (800330c <RI_GetPtrReg+0x11c>)
 8003226:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003228:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 800322a:	3206      	adds	r2, #6
            break;
 800322c:	e7e6      	b.n	80031fc <RI_GetPtrReg+0xc>
 800322e:	f5b3 6f35 	cmp.w	r3, #2896	@ 0xb50
 8003232:	d049      	beq.n	80032c8 <RI_GetPtrReg+0xd8>
 8003234:	d929      	bls.n	800328a <RI_GetPtrReg+0x9a>
 8003236:	f5b3 6f45 	cmp.w	r3, #3152	@ 0xc50
 800323a:	d041      	beq.n	80032c0 <RI_GetPtrReg+0xd0>
 800323c:	f5b3 6f49 	cmp.w	r3, #3216	@ 0xc90
 8003240:	d119      	bne.n	8003276 <RI_GetPtrReg+0x86>
 8003242:	4a33      	ldr	r2, [pc, #204]	@ (8003310 <RI_GetPtrReg+0x120>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003244:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003246:	2000      	movs	r0, #0
}
 8003248:	4770      	bx	lr
 800324a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800324e:	d04d      	beq.n	80032ec <RI_GetPtrReg+0xfc>
 8003250:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8003254:	d1d0      	bne.n	80031f8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003256:	4b2d      	ldr	r3, [pc, #180]	@ (800330c <RI_GetPtrReg+0x11c>)
 8003258:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800325a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800325c:	3202      	adds	r2, #2
            break;
 800325e:	e7cd      	b.n	80031fc <RI_GetPtrReg+0xc>
 8003260:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 8003264:	d038      	beq.n	80032d8 <RI_GetPtrReg+0xe8>
 8003266:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 800326a:	d119      	bne.n	80032a0 <RI_GetPtrReg+0xb0>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 800326c:	4b27      	ldr	r3, [pc, #156]	@ (800330c <RI_GetPtrReg+0x11c>)
 800326e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003270:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003272:	3212      	adds	r2, #18
            break;
 8003274:	e7c2      	b.n	80031fc <RI_GetPtrReg+0xc>
 8003276:	4824      	ldr	r0, [pc, #144]	@ (8003308 <RI_GetPtrReg+0x118>)
 8003278:	4a26      	ldr	r2, [pc, #152]	@ (8003314 <RI_GetPtrReg+0x124>)
 800327a:	f5b3 6f39 	cmp.w	r3, #2960	@ 0xb90
 800327e:	bf16      	itet	ne
 8003280:	4602      	movne	r2, r0
 8003282:	2000      	moveq	r0, #0
 8003284:	2005      	movne	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003286:	600a      	str	r2, [r1, #0]
}
 8003288:	4770      	bx	lr
 800328a:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 800328e:	d028      	beq.n	80032e2 <RI_GetPtrReg+0xf2>
 8003290:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 8003294:	d10c      	bne.n	80032b0 <RI_GetPtrReg+0xc0>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8003296:	4b1d      	ldr	r3, [pc, #116]	@ (800330c <RI_GetPtrReg+0x11c>)
 8003298:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800329a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 800329c:	321c      	adds	r2, #28
            break;
 800329e:	e7ad      	b.n	80031fc <RI_GetPtrReg+0xc>
 80032a0:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 80032a4:	d1a8      	bne.n	80031f8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80032a6:	4b19      	ldr	r3, [pc, #100]	@ (800330c <RI_GetPtrReg+0x11c>)
 80032a8:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032aa:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80032ac:	320e      	adds	r2, #14
            break;
 80032ae:	e7a5      	b.n	80031fc <RI_GetPtrReg+0xc>
 80032b0:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 80032b4:	d1a0      	bne.n	80031f8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80032b6:	4b15      	ldr	r3, [pc, #84]	@ (800330c <RI_GetPtrReg+0x11c>)
 80032b8:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032ba:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80032bc:	3218      	adds	r2, #24
            break;
 80032be:	e79d      	b.n	80031fc <RI_GetPtrReg+0xc>
 80032c0:	4a15      	ldr	r2, [pc, #84]	@ (8003318 <RI_GetPtrReg+0x128>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80032c2:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80032c4:	2000      	movs	r0, #0
}
 80032c6:	4770      	bx	lr
 80032c8:	4a14      	ldr	r2, [pc, #80]	@ (800331c <RI_GetPtrReg+0x12c>)
  uint8_t retVal = MCP_CMD_OK;
 80032ca:	2000      	movs	r0, #0
 80032cc:	e796      	b.n	80031fc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80032ce:	4b0f      	ldr	r3, [pc, #60]	@ (800330c <RI_GetPtrReg+0x11c>)
 80032d0:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032d2:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80032d4:	3204      	adds	r2, #4
            break;
 80032d6:	e791      	b.n	80031fc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80032d8:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <RI_GetPtrReg+0x11c>)
 80032da:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032dc:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80032de:	3210      	adds	r2, #16
            break;
 80032e0:	e78c      	b.n	80031fc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 80032e2:	4b0a      	ldr	r3, [pc, #40]	@ (800330c <RI_GetPtrReg+0x11c>)
 80032e4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032e6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 80032e8:	321a      	adds	r2, #26
            break;
 80032ea:	e787      	b.n	80031fc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80032ec:	4b07      	ldr	r3, [pc, #28]	@ (800330c <RI_GetPtrReg+0x11c>)
  uint8_t retVal = MCP_CMD_OK;
 80032ee:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80032f0:	685a      	ldr	r2, [r3, #4]
             break;
 80032f2:	e783      	b.n	80031fc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 80032f4:	4b05      	ldr	r3, [pc, #20]	@ (800330c <RI_GetPtrReg+0x11c>)
 80032f6:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032f8:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 80032fa:	3216      	adds	r2, #22
            break;
 80032fc:	e77e      	b.n	80031fc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 80032fe:	4b03      	ldr	r3, [pc, #12]	@ (800330c <RI_GetPtrReg+0x11c>)
 8003300:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003302:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003304:	320c      	adds	r2, #12
            break;
 8003306:	e779      	b.n	80031fc <RI_GetPtrReg+0xc>
 8003308:	20001890 	.word	0x20001890
 800330c:	20000000 	.word	0x20000000
 8003310:	200000da 	.word	0x200000da
 8003314:	20000074 	.word	0x20000074
 8003318:	200000d8 	.word	0x200000d8
 800331c:	2000006c 	.word	0x2000006c

08003320 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003320:	4a79      	ldr	r2, [pc, #484]	@ (8003508 <RCM_RegisterRegConv+0x1e8>)
 8003322:	6811      	ldr	r1, [r2, #0]
{
 8003324:	b570      	push	{r4, r5, r6, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003326:	2900      	cmp	r1, #0
 8003328:	d036      	beq.n	8003398 <RCM_RegisterRegConv+0x78>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800332a:	790b      	ldrb	r3, [r1, #4]
 800332c:	f890 c004 	ldrb.w	ip, [r0, #4]
 8003330:	4563      	cmp	r3, ip
 8003332:	d01e      	beq.n	8003372 <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003334:	6854      	ldr	r4, [r2, #4]
 8003336:	2c00      	cmp	r4, #0
 8003338:	f000 80c4 	beq.w	80034c4 <RCM_RegisterRegConv+0x1a4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800333c:	7923      	ldrb	r3, [r4, #4]
 800333e:	4563      	cmp	r3, ip
  uint8_t handle = 255U;
 8003340:	f04f 01ff 	mov.w	r1, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003344:	d031      	beq.n	80033aa <RCM_RegisterRegConv+0x8a>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003346:	6895      	ldr	r5, [r2, #8]
 8003348:	2d00      	cmp	r5, #0
 800334a:	f000 80a8 	beq.w	800349e <RCM_RegisterRegConv+0x17e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800334e:	792b      	ldrb	r3, [r5, #4]
 8003350:	4563      	cmp	r3, ip
 8003352:	d030      	beq.n	80033b6 <RCM_RegisterRegConv+0x96>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003354:	68d4      	ldr	r4, [r2, #12]
 8003356:	2c00      	cmp	r4, #0
 8003358:	f000 80af 	beq.w	80034ba <RCM_RegisterRegConv+0x19a>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800335c:	7923      	ldrb	r3, [r4, #4]
 800335e:	4563      	cmp	r3, ip
 8003360:	f000 80bd 	beq.w	80034de <RCM_RegisterRegConv+0x1be>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8003364:	2903      	cmp	r1, #3
 8003366:	bf88      	it	hi
 8003368:	21ff      	movhi	r1, #255	@ 0xff
 800336a:	f240 80c4 	bls.w	80034f6 <RCM_RegisterRegConv+0x1d6>
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 800336e:	7301      	strb	r1, [r0, #12]
}
 8003370:	bd70      	pop	{r4, r5, r6, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003372:	6803      	ldr	r3, [r0, #0]
 8003374:	6809      	ldr	r1, [r1, #0]
 8003376:	428b      	cmp	r3, r1
 8003378:	d023      	beq.n	80033c2 <RCM_RegisterRegConv+0xa2>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800337a:	6854      	ldr	r4, [r2, #4]
 800337c:	2c00      	cmp	r4, #0
 800337e:	d1dd      	bne.n	800333c <RCM_RegisterRegConv+0x1c>
 8003380:	6895      	ldr	r5, [r2, #8]
      i++;
 8003382:	2101      	movs	r1, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003384:	2d00      	cmp	r5, #0
 8003386:	d1e2      	bne.n	800334e <RCM_RegisterRegConv+0x2e>
 8003388:	68d4      	ldr	r4, [r2, #12]
 800338a:	b1dc      	cbz	r4, 80033c4 <RCM_RegisterRegConv+0xa4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800338c:	f894 c004 	ldrb.w	ip, [r4, #4]
 8003390:	7905      	ldrb	r5, [r0, #4]
 8003392:	45ac      	cmp	ip, r5
 8003394:	d116      	bne.n	80033c4 <RCM_RegisterRegConv+0xa4>
 8003396:	e0a3      	b.n	80034e0 <RCM_RegisterRegConv+0x1c0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003398:	6854      	ldr	r4, [r2, #4]
 800339a:	2c00      	cmp	r4, #0
 800339c:	f000 80a5 	beq.w	80034ea <RCM_RegisterRegConv+0x1ca>
 80033a0:	f890 c004 	ldrb.w	ip, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80033a4:	7923      	ldrb	r3, [r4, #4]
 80033a6:	4563      	cmp	r3, ip
 80033a8:	d1cd      	bne.n	8003346 <RCM_RegisterRegConv+0x26>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80033aa:	6824      	ldr	r4, [r4, #0]
 80033ac:	6803      	ldr	r3, [r0, #0]
 80033ae:	429c      	cmp	r4, r3
 80033b0:	d1c9      	bne.n	8003346 <RCM_RegisterRegConv+0x26>
      i++;
 80033b2:	2101      	movs	r1, #1
 80033b4:	e006      	b.n	80033c4 <RCM_RegisterRegConv+0xa4>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80033b6:	682c      	ldr	r4, [r5, #0]
 80033b8:	6803      	ldr	r3, [r0, #0]
 80033ba:	429c      	cmp	r4, r3
 80033bc:	d1ca      	bne.n	8003354 <RCM_RegisterRegConv+0x34>
      i++;
 80033be:	2102      	movs	r1, #2
 80033c0:	e000      	b.n	80033c4 <RCM_RegisterRegConv+0xa4>
    uint8_t i = 0;
 80033c2:	2100      	movs	r1, #0
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 80033c4:	4c51      	ldr	r4, [pc, #324]	@ (800350c <RCM_RegisterRegConv+0x1ec>)
      RCM_handle_array [handle] = regConv;
 80033c6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 80033ca:	689a      	ldr	r2, [r3, #8]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 80033cc:	2500      	movs	r5, #0
 80033ce:	f844 5031 	str.w	r5, [r4, r1, lsl #3]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 80033d2:	07d5      	lsls	r5, r2, #31
 80033d4:	d422      	bmi.n	800341c <RCM_RegisterRegConv+0xfc>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80033d6:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80033d8:	2404      	movs	r4, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80033da:	f022 0204 	bic.w	r2, r2, #4
 80033de:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80033e0:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80033e2:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80033e4:	2420      	movs	r4, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80033e6:	f022 0220 	bic.w	r2, r2, #32
 80033ea:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80033ec:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 80033f4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80033f8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80033fc:	609a      	str	r2, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80033fe:	689a      	ldr	r2, [r3, #8]
        while (1U == LL_ADC_IsCalibrationOnGoing(regConv->regADC))
 8003400:	2a00      	cmp	r2, #0
 8003402:	dbfc      	blt.n	80033fe <RCM_RegisterRegConv+0xde>
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8003404:	681a      	ldr	r2, [r3, #0]
        while (0U == LL_ADC_IsActiveFlag_ADRDY(regConv->regADC))
 8003406:	07d4      	lsls	r4, r2, #31
 8003408:	d408      	bmi.n	800341c <RCM_RegisterRegConv+0xfc>
  MODIFY_REG(ADCx->CR,
 800340a:	4c41      	ldr	r4, [pc, #260]	@ (8003510 <RCM_RegisterRegConv+0x1f0>)
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	4022      	ands	r2, r4
 8003410:	f042 0201 	orr.w	r2, r2, #1
 8003414:	609a      	str	r2, [r3, #8]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	07d2      	lsls	r2, r2, #31
 800341a:	d5f7      	bpl.n	800340c <RCM_RegisterRegConv+0xec>
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800341c:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 800341e:	f024 040f 	bic.w	r4, r4, #15
 8003422:	631c      	str	r4, [r3, #48]	@ 0x30
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003424:	7904      	ldrb	r4, [r0, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	40a2      	lsls	r2, r4
 800342a:	2c09      	cmp	r4, #9
 800342c:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 8003430:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8003434:	d82b      	bhi.n	800348e <RCM_RegisterRegConv+0x16e>
 8003436:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 800343a:	2400      	movs	r4, #0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343c:	f04f 7500 	mov.w	r5, #33554432	@ 0x2000000
 8003440:	fa95 f5a5 	rbit	r5, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8003444:	fab5 f585 	clz	r5, r5
 8003448:	40ec      	lsrs	r4, r5
 800344a:	f103 0514 	add.w	r5, r3, #20
  MODIFY_REG(*preg,
 800344e:	f002 72f8 	and.w	r2, r2, #32505856	@ 0x1f00000
 8003452:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8003456:	f04f 7cf8 	mov.w	ip, #32505856	@ 0x1f00000
 800345a:	fa9c feac 	rbit	lr, ip
 800345e:	fabe fe8e 	clz	lr, lr
 8003462:	fa9c fcac 	rbit	ip, ip
 8003466:	6886      	ldr	r6, [r0, #8]
 8003468:	fabc fc8c 	clz	ip, ip
 800346c:	fa22 fe0e 	lsr.w	lr, r2, lr
 8003470:	fa22 f20c 	lsr.w	r2, r2, ip
 8003474:	fa06 fc02 	lsl.w	ip, r6, r2
 8003478:	2207      	movs	r2, #7
 800347a:	fa02 f20e 	lsl.w	r2, r2, lr
 800347e:	ea23 0202 	bic.w	r2, r3, r2
 8003482:	ea42 020c 	orr.w	r2, r2, ip
 8003486:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
  regConv->convHandle = handle;
 800348a:	7301      	strb	r1, [r0, #12]
}
 800348c:	bd70      	pop	{r4, r5, r6, pc}
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 800348e:	3d1e      	subs	r5, #30
 8003490:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 8003494:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8003498:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
 800349c:	e7ce      	b.n	800343c <RCM_RegisterRegConv+0x11c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800349e:	2904      	cmp	r1, #4
 80034a0:	d92b      	bls.n	80034fa <RCM_RegisterRegConv+0x1da>
 80034a2:	68d1      	ldr	r1, [r2, #12]
 80034a4:	b359      	cbz	r1, 80034fe <RCM_RegisterRegConv+0x1de>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034a6:	790b      	ldrb	r3, [r1, #4]
 80034a8:	4563      	cmp	r3, ip
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80034aa:	6803      	ldr	r3, [r0, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034ac:	d187      	bne.n	80033be <RCM_RegisterRegConv+0x9e>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80034ae:	6809      	ldr	r1, [r1, #0]
      i++;
 80034b0:	428b      	cmp	r3, r1
 80034b2:	bf0c      	ite	eq
 80034b4:	2103      	moveq	r1, #3
 80034b6:	2102      	movne	r1, #2
 80034b8:	e784      	b.n	80033c4 <RCM_RegisterRegConv+0xa4>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80034ba:	2904      	cmp	r1, #4
 80034bc:	6803      	ldr	r3, [r0, #0]
 80034be:	d981      	bls.n	80033c4 <RCM_RegisterRegConv+0xa4>
 80034c0:	2103      	movs	r1, #3
 80034c2:	e77f      	b.n	80033c4 <RCM_RegisterRegConv+0xa4>
 80034c4:	6895      	ldr	r5, [r2, #8]
      i++;
 80034c6:	2101      	movs	r1, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80034c8:	2d00      	cmp	r5, #0
 80034ca:	f47f af40 	bne.w	800334e <RCM_RegisterRegConv+0x2e>
 80034ce:	68d4      	ldr	r4, [r2, #12]
 80034d0:	b18c      	cbz	r4, 80034f6 <RCM_RegisterRegConv+0x1d6>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034d2:	7923      	ldrb	r3, [r4, #4]
 80034d4:	4563      	cmp	r3, ip
 80034d6:	6803      	ldr	r3, [r0, #0]
 80034d8:	f47f af74 	bne.w	80033c4 <RCM_RegisterRegConv+0xa4>
 80034dc:	e000      	b.n	80034e0 <RCM_RegisterRegConv+0x1c0>
 80034de:	6803      	ldr	r3, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80034e0:	6824      	ldr	r4, [r4, #0]
 80034e2:	429c      	cmp	r4, r3
 80034e4:	f47f af3e 	bne.w	8003364 <RCM_RegisterRegConv+0x44>
 80034e8:	e7ea      	b.n	80034c0 <RCM_RegisterRegConv+0x1a0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80034ea:	6895      	ldr	r5, [r2, #8]
 80034ec:	b14d      	cbz	r5, 8003502 <RCM_RegisterRegConv+0x1e2>
 80034ee:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 80034f2:	4621      	mov	r1, r4
 80034f4:	e72b      	b.n	800334e <RCM_RegisterRegConv+0x2e>
 80034f6:	6803      	ldr	r3, [r0, #0]
 80034f8:	e764      	b.n	80033c4 <RCM_RegisterRegConv+0xa4>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80034fa:	4629      	mov	r1, r5
 80034fc:	e7e7      	b.n	80034ce <RCM_RegisterRegConv+0x1ae>
 80034fe:	6803      	ldr	r3, [r0, #0]
 8003500:	e75d      	b.n	80033be <RCM_RegisterRegConv+0x9e>
 8003502:	6803      	ldr	r3, [r0, #0]
    uint8_t i = 0;
 8003504:	4629      	mov	r1, r5
 8003506:	e73f      	b.n	8003388 <RCM_RegisterRegConv+0x68>
 8003508:	200018bc 	.word	0x200018bc
 800350c:	2000189c 	.word	0x2000189c
 8003510:	7fffffc0 	.word	0x7fffffc0

08003514 <RCM_ExecRegularConv>:
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003514:	7b01      	ldrb	r1, [r0, #12]
 8003516:	4a19      	ldr	r2, [pc, #100]	@ (800357c <RCM_ExecRegularConv+0x68>)
 8003518:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
                               LL_ADC_REG_RANK_1,
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800351c:	7911      	ldrb	r1, [r2, #4]
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 800351e:	6812      	ldr	r2, [r2, #0]
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003520:	2302      	movs	r3, #2
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003522:	2909      	cmp	r1, #9
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003524:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8003528:	fa03 f301 	lsl.w	r3, r3, r1
 800352c:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 8003530:	bf85      	ittet	hi
 8003532:	381e      	subhi	r0, #30
 8003534:	ea43 5300 	orrhi.w	r3, r3, r0, lsl #20
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003538:	ea43 5300 	orrls.w	r3, r3, r0, lsl #20
 800353c:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
 8003540:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003544:	fa91 f1a1 	rbit	r1, r1
  MODIFY_REG(*preg,
 8003548:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800354a:	0d1b      	lsrs	r3, r3, #20
 800354c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003550:	f421 61f8 	bic.w	r1, r1, #1984	@ 0x7c0
 8003554:	430b      	orrs	r3, r1
 8003556:	6313      	str	r3, [r2, #48]	@ 0x30
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 8003558:	6c13      	ldr	r3, [r2, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 800355a:	6893      	ldr	r3, [r2, #8]
 800355c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003560:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003564:	f043 0304 	orr.w	r3, r3, #4
 8003568:	6093      	str	r3, [r2, #8]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800356a:	6813      	ldr	r3, [r2, #0]

  (void)LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);

  LL_ADC_REG_StartConversion(RCM_handle_array[handle]->regADC);
  /* Wait until end of regular conversion */
  while (LL_ADC_IsActiveFlag_EOC(RCM_handle_array[handle]->regADC) == 0u)
 800356c:	075b      	lsls	r3, r3, #29
 800356e:	d5fc      	bpl.n	800356a <RCM_ExecRegularConv+0x56>
 8003570:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8003572:	f020 000f 	bic.w	r0, r0, #15
  {
    /* Nothing to do */
  }
  retVal = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
  return (retVal);
 8003576:	b280      	uxth	r0, r0
}
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	200018bc 	.word	0x200018bc

08003580 <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 8003580:	4b11      	ldr	r3, [pc, #68]	@ (80035c8 <RCM_ExecUserConv+0x48>)
{
 8003582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCM_UserConvHandle != NULL)
 8003586:	681c      	ldr	r4, [r3, #0]
 8003588:	b124      	cbz	r4, 8003594 <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 800358a:	4d10      	ldr	r5, [pc, #64]	@ (80035cc <RCM_ExecUserConv+0x4c>)
    handle = RCM_UserConvHandle->convHandle;
 800358c:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 800358e:	782b      	ldrb	r3, [r5, #0]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d001      	beq.n	8003598 <RCM_ExecUserConv+0x18>
  }
  else
  {
     /* Nothing to do */
  }
}
 8003594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003598:	4620      	mov	r0, r4
 800359a:	f7ff ffbb 	bl	8003514 <RCM_ExecRegularConv>
 800359e:	4b0c      	ldr	r3, [pc, #48]	@ (80035d0 <RCM_ExecUserConv+0x50>)
 80035a0:	8018      	strh	r0, [r3, #0]
      RCM_UserConvState = RCM_USERCONV_EOC;
 80035a2:	2302      	movs	r3, #2
 80035a4:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 80035a6:	4b0b      	ldr	r3, [pc, #44]	@ (80035d4 <RCM_ExecUserConv+0x54>)
 80035a8:	f853 7036 	ldr.w	r7, [r3, r6, lsl #3]
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80035ac:	4601      	mov	r1, r0
      if (RCM_CB_array[handle].cb != NULL)
 80035ae:	2f00      	cmp	r7, #0
 80035b0:	d0f0      	beq.n	8003594 <RCM_ExecUserConv+0x14>
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80035b2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80035b6:	4620      	mov	r0, r4
 80035b8:	685a      	ldr	r2, [r3, #4]
        RCM_UserConvState = RCM_USERCONV_IDLE;
 80035ba:	2300      	movs	r3, #0
 80035bc:	702b      	strb	r3, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80035be:	463b      	mov	r3, r7
}
 80035c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80035c4:	4718      	bx	r3
 80035c6:	bf00      	nop
 80035c8:	20001894 	.word	0x20001894
 80035cc:	20001898 	.word	0x20001898
 80035d0:	2000189a 	.word	0x2000189a
 80035d4:	2000189c 	.word	0x2000189c

080035d8 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80035d8:	4b44      	ldr	r3, [pc, #272]	@ (80036ec <USART2_IRQHandler+0x114>)
 80035da:	69da      	ldr	r2, [r3, #28]
 80035dc:	0652      	lsls	r2, r2, #25
/**
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
void USART2_IRQHandler(void)
{
 80035de:	b510      	push	{r4, lr}
 80035e0:	d50b      	bpl.n	80035fa <USART2_IRQHandler+0x22>
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80035e2:	4943      	ldr	r1, [pc, #268]	@ (80036f0 <USART2_IRQHandler+0x118>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 80035e4:	4843      	ldr	r0, [pc, #268]	@ (80036f4 <USART2_IRQHandler+0x11c>)
 80035e6:	f8d1 2080 	ldr.w	r2, [r1, #128]	@ 0x80
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80035ea:	2440      	movs	r4, #64	@ 0x40
 80035ec:	f022 0201 	bic.w	r2, r2, #1
 80035f0:	f8c1 2080 	str.w	r2, [r1, #128]	@ 0x80
 80035f4:	621c      	str	r4, [r3, #32]
 80035f6:	f7fc ff6d 	bl	80004d4 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80035fa:	4b3c      	ldr	r3, [pc, #240]	@ (80036ec <USART2_IRQHandler+0x114>)
 80035fc:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80035fe:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003600:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003602:	689c      	ldr	r4, [r3, #8]
 8003604:	07e4      	lsls	r4, r4, #31
 8003606:	d526      	bpl.n	8003656 <USART2_IRQHandler+0x7e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003608:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800360c:	f000 0008 	and.w	r0, r0, #8
  feFlag = LL_USART_IsActiveFlag_FE(USARTA);
  neFlag = LL_USART_IsActiveFlag_NE(USARTA);
  errorMask = LL_USART_IsEnabledIT_ERROR(USARTA);

  flags = ((oreFlag | feFlag | neFlag) & errorMask);
  if (0U == flags)
 8003610:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003612:	f001 0104 	and.w	r1, r1, #4
 8003616:	430a      	orrs	r2, r1
 8003618:	d01d      	beq.n	8003656 <USART2_IRQHandler+0x7e>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NCF);
 800361a:	220e      	movs	r2, #14
 800361c:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800361e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003622:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003626:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 800362a:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800362e:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003632:	e840 3100 	strex	r1, r3, [r0]
 8003636:	2900      	cmp	r1, #0
 8003638:	d1f3      	bne.n	8003622 <USART2_IRQHandler+0x4a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800363e:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003642:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003646:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364a:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 800364e:	e840 3100 	strex	r1, r3, [r0]
 8003652:	2900      	cmp	r1, #0
 8003654:	d1f3      	bne.n	800363e <USART2_IRQHandler+0x66>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003656:	4b25      	ldr	r3, [pc, #148]	@ (80036ec <USART2_IRQHandler+0x114>)
 8003658:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800365a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800365c:	06d2      	lsls	r2, r2, #27
 800365e:	d544      	bpl.n	80036ea <USART2_IRQHandler+0x112>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003660:	06db      	lsls	r3, r3, #27
 8003662:	d542      	bpl.n	80036ea <USART2_IRQHandler+0x112>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003664:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003668:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 800366c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003670:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003674:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003678:	e840 3100 	strex	r1, r3, [r0]
 800367c:	2900      	cmp	r1, #0
 800367e:	d1f3      	bne.n	8003668 <USART2_IRQHandler+0x90>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003680:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003684:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003688:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800368c:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003690:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003694:	e840 3100 	strex	r1, r3, [r0]
 8003698:	2900      	cmp	r1, #0
 800369a:	d1f3      	bne.n	8003684 <USART2_IRQHandler+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80036a0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80036a4:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 80036a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ac:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80036b0:	e840 3100 	strex	r1, r3, [r0]
 80036b4:	2900      	cmp	r1, #0
 80036b6:	d1f3      	bne.n	80036a0 <USART2_IRQHandler+0xc8>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80036b8:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <USART2_IRQHandler+0x114>)
 80036ba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036bc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80036c0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80036c4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80036c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036cc:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80036d0:	e840 3100 	strex	r1, r3, [r0]
 80036d4:	2900      	cmp	r1, #0
 80036d6:	d1f3      	bne.n	80036c0 <USART2_IRQHandler+0xe8>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80036d8:	4b05      	ldr	r3, [pc, #20]	@ (80036f0 <USART2_IRQHandler+0x118>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 80036da:	4806      	ldr	r0, [pc, #24]	@ (80036f4 <USART2_IRQHandler+0x11c>)
 80036dc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 80036e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036e4:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 80036e6:	f7fd b8ef 	b.w	80008c8 <ASPEP_HWReset>
}
 80036ea:	bd10      	pop	{r4, pc}
 80036ec:	40004400 	.word	0x40004400
 80036f0:	40020000 	.word	0x40020000
 80036f4:	2000045c 	.word	0x2000045c

080036f8 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 80036f8:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 80036fa:	f7fd fe61 	bl	80013c0 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 80036fe:	e7fe      	b.n	80036fe <HardFault_Handler+0x6>

08003700 <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 8003700:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003702:	4c0d      	ldr	r4, [pc, #52]	@ (8003738 <SysTick_Handler+0x38>)
 8003704:	7823      	ldrb	r3, [r4, #0]
 8003706:	2b02      	cmp	r3, #2
 8003708:	d010      	beq.n	800372c <SysTick_Handler+0x2c>
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 800370a:	3301      	adds	r3, #1
 800370c:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 800370e:	4a0b      	ldr	r2, [pc, #44]	@ (800373c <SysTick_Handler+0x3c>)
 8003710:	7023      	strb	r3, [r4, #0]
 8003712:	6813      	ldr	r3, [r2, #0]
 8003714:	029b      	lsls	r3, r3, #10
 8003716:	d505      	bpl.n	8003724 <SysTick_Handler+0x24>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003718:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 800371c:	4808      	ldr	r0, [pc, #32]	@ (8003740 <SysTick_Handler+0x40>)
 800371e:	6053      	str	r3, [r2, #4]
 8003720:	f7fd f884 	bl	800082c <ASPEP_HWDataReceivedIT>
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 8003724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003728:	f7fd be02 	b.w	8001330 <MC_RunMotorControlTasks>
    HAL_IncTick();
 800372c:	f000 fa4c 	bl	8003bc8 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003730:	f000 ff68 	bl	8004604 <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 8003734:	2301      	movs	r3, #1
 8003736:	e7ea      	b.n	800370e <SysTick_Handler+0xe>
 8003738:	200004e4 	.word	0x200004e4
 800373c:	40020000 	.word	0x40020000
 8003740:	2000045c 	.word	0x2000045c

08003744 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8003744:	4b04      	ldr	r3, [pc, #16]	@ (8003758 <EXTI15_10_IRQHandler+0x14>)
 8003746:	695a      	ldr	r2, [r3, #20]

  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13))
 8003748:	0492      	lsls	r2, r2, #18
 800374a:	d400      	bmi.n	800374e <EXTI15_10_IRQHandler+0xa>
  else
  {
    /* Nothing to do */
  }

}
 800374c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 800374e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003752:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb();
 8003754:	f7fd be42 	b.w	80013dc <UI_HandleStartStopButton_cb>
 8003758:	40010400 	.word	0x40010400

0800375c <ADC1_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800375c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003760:	2240      	movs	r2, #64	@ 0x40
 8003762:	601a      	str	r2, [r3, #0]

    /* Clear Flags M1 */
    LL_ADC_ClearFlag_JEOS(ADC1);

  /* Highfrequency task */
  (void)TSK_HighFrequencyTask();
 8003764:	f7fd bd6a 	b.w	800123c <TSK_HighFrequencyTask>

08003768 <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003768:	4b03      	ldr	r3, [pc, #12]	@ (8003778 <TIM1_UP_TIM16_IRQHandler+0x10>)
  /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

  /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    R3_1_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 800376a:	4804      	ldr	r0, [pc, #16]	@ (800377c <TIM1_UP_TIM16_IRQHandler+0x14>)
 800376c:	f06f 0201 	mvn.w	r2, #1
 8003770:	611a      	str	r2, [r3, #16]
 8003772:	f003 b9e5 	b.w	8006b40 <R3_1_TIMx_UP_IRQHandler>
 8003776:	bf00      	nop
 8003778:	40012c00 	.word	0x40012c00
 800377c:	20000190 	.word	0x20000190

08003780 <TIM1_BRK_TIM15_IRQHandler>:
/**
  * @brief  This function handles first motor BRK interrupt.
  * @param  None
  */
void TIMx_BRK_M1_IRQHandler(void)
{
 8003780:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003782:	4b0c      	ldr	r3, [pc, #48]	@ (80037b4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	0612      	lsls	r2, r2, #24
 8003788:	d505      	bpl.n	8003796 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800378a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
  /* USER CODE END TIMx_BRK_M1_IRQn 0 */

  if (LL_TIM_IsActiveFlag_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_DP_Handler(&PWM_Handle_M1._Super);
 800378e:	480a      	ldr	r0, [pc, #40]	@ (80037b8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003790:	611a      	str	r2, [r3, #16]
 8003792:	f7fe fd03 	bl	800219c <PWMC_DP_Handler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8003796:	4907      	ldr	r1, [pc, #28]	@ (80037b4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003798:	690b      	ldr	r3, [r1, #16]
 800379a:	05db      	lsls	r3, r3, #23
 800379c:	d505      	bpl.n	80037aa <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800379e:	f46f 7380 	mvn.w	r3, #256	@ 0x100

  if (LL_TIM_IsActiveFlag_BRK2(TIM1))
  {
    LL_TIM_ClearFlag_BRK2(TIM1);

    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 80037a2:	4805      	ldr	r0, [pc, #20]	@ (80037b8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80037a4:	610b      	str	r3, [r1, #16]
 80037a6:	f7fe fd19 	bl	80021dc <PWMC_OVP_Handler>
  MC_RunMotorControlTasks();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 80037aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_RunMotorControlTasks();
 80037ae:	f7fd bdbf 	b.w	8001330 <MC_RunMotorControlTasks>
 80037b2:	bf00      	nop
 80037b4:	40012c00 	.word	0x40012c00
 80037b8:	20000190 	.word	0x20000190

080037bc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <HAL_MspInit+0x30>)
 80037be:	699a      	ldr	r2, [r3, #24]
 80037c0:	f042 0201 	orr.w	r2, r2, #1
 80037c4:	619a      	str	r2, [r3, #24]
 80037c6:	699a      	ldr	r2, [r3, #24]
{
 80037c8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ca:	f002 0201 	and.w	r2, r2, #1
 80037ce:	9200      	str	r2, [sp, #0]
 80037d0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037d2:	69da      	ldr	r2, [r3, #28]
 80037d4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80037d8:	61da      	str	r2, [r3, #28]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037e0:	9301      	str	r3, [sp, #4]
 80037e2:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80037e4:	2004      	movs	r0, #4
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037e6:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80037e8:	f000 be82 	b.w	80044f0 <HAL_NVIC_SetPriorityGrouping>
 80037ec:	40021000 	.word	0x40021000

080037f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80037f0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80037f2:	6803      	ldr	r3, [r0, #0]
{
 80037f4:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f6:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 80037f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fc:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003800:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8003804:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 8003806:	d001      	beq.n	800380c <HAL_ADC_MspInit+0x1c>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003808:	b00a      	add	sp, #40	@ 0x28
 800380a:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800380c:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8003810:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003814:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003816:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003818:	4816      	ldr	r0, [pc, #88]	@ (8003874 <HAL_ADC_MspInit+0x84>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800381a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800381e:	615a      	str	r2, [r3, #20]
 8003820:	695a      	ldr	r2, [r3, #20]
 8003822:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8003826:	9201      	str	r2, [sp, #4]
 8003828:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800382a:	695a      	ldr	r2, [r3, #20]
 800382c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003830:	615a      	str	r2, [r3, #20]
 8003832:	695a      	ldr	r2, [r3, #20]
 8003834:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 8003838:	9202      	str	r2, [sp, #8]
 800383a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800383c:	695a      	ldr	r2, [r3, #20]
 800383e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003842:	615a      	str	r2, [r3, #20]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800384a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_TEMPERATURE_Pin;
 800384c:	2207      	movs	r2, #7
 800384e:	2303      	movs	r3, #3
 8003850:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003854:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003856:	f000 ff0b 	bl	8004670 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 800385a:	2203      	movs	r2, #3
 800385c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800385e:	a904      	add	r1, sp, #16
 8003860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 8003864:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003868:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386a:	f000 ff01 	bl	8004670 <HAL_GPIO_Init>
}
 800386e:	b00a      	add	sp, #40	@ 0x28
 8003870:	bd10      	pop	{r4, pc}
 8003872:	bf00      	nop
 8003874:	48000800 	.word	0x48000800

08003878 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003878:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_pwm->Instance==TIM1)
 800387a:	4a1b      	ldr	r2, [pc, #108]	@ (80038e8 <HAL_TIM_PWM_MspInit+0x70>)
 800387c:	6801      	ldr	r1, [r0, #0]
{
 800387e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003880:	2300      	movs	r3, #0
  if(htim_pwm->Instance==TIM1)
 8003882:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003884:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003888:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800388c:	9306      	str	r3, [sp, #24]
  if(htim_pwm->Instance==TIM1)
 800388e:	d001      	beq.n	8003894 <HAL_TIM_PWM_MspInit+0x1c>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003890:	b008      	add	sp, #32
 8003892:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003894:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003898:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_DP_Pin;
 800389c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80038e0 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038a6:	619a      	str	r2, [r3, #24]
 80038a8:	699a      	ldr	r2, [r3, #24]
 80038aa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80038ae:	9200      	str	r2, [sp, #0]
 80038b0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b2:	695a      	ldr	r2, [r3, #20]
 80038b4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80038b8:	615a      	str	r2, [r3, #20]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038c2:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80038c4:	2306      	movs	r3, #6
    HAL_GPIO_Init(M1_DP_GPIO_Port, &GPIO_InitStruct);
 80038c6:	a902      	add	r1, sp, #8
 80038c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_DP_Pin;
 80038cc:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038d0:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038d2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80038d4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_DP_GPIO_Port, &GPIO_InitStruct);
 80038d6:	f000 fecb 	bl	8004670 <HAL_GPIO_Init>
}
 80038da:	b008      	add	sp, #32
 80038dc:	bd10      	pop	{r4, pc}
 80038de:	bf00      	nop
 80038e0:	00000040 	.word	0x00000040
 80038e4:	00000002 	.word	0x00000002
 80038e8:	40012c00 	.word	0x40012c00
 80038ec:	00000000 	.word	0x00000000

080038f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80038f0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80038f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003960 <HAL_TIM_MspPostInit+0x70>)
 80038f4:	6801      	ldr	r1, [r0, #0]
{
 80038f6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f8:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 80038fa:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038fc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003900:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003904:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8003906:	d002      	beq.n	800390e <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003908:	b009      	add	sp, #36	@ 0x24
 800390a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800390e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003912:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003916:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8003950 <HAL_TIM_MspPostInit+0x60>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800391a:	695a      	ldr	r2, [r3, #20]
 800391c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003920:	615a      	str	r2, [r3, #20]
 8003922:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003924:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003928:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8003958 <HAL_TIM_MspPostInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800392c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003930:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003932:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003934:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 800393a:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800393e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003940:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003942:	f000 fe95 	bl	8004670 <HAL_GPIO_Init>
}
 8003946:	b009      	add	sp, #36	@ 0x24
 8003948:	f85d fb04 	ldr.w	pc, [sp], #4
 800394c:	f3af 8000 	nop.w
 8003950:	00000700 	.word	0x00000700
 8003954:	00000002 	.word	0x00000002
 8003958:	00000002 	.word	0x00000002
 800395c:	00000003 	.word	0x00000003
 8003960:	40012c00 	.word	0x40012c00

08003964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003964:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8003966:	4b2c      	ldr	r3, [pc, #176]	@ (8003a18 <HAL_UART_MspInit+0xb4>)
 8003968:	6802      	ldr	r2, [r0, #0]
{
 800396a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396c:	2400      	movs	r4, #0
  if(huart->Instance==USART2)
 800396e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003970:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8003974:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003978:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART2)
 800397a:	d001      	beq.n	8003980 <HAL_UART_MspInit+0x1c>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800397c:	b008      	add	sp, #32
 800397e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8003980:	f503 33e6 	add.w	r3, r3, #117760	@ 0x1cc00
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003984:	4e25      	ldr	r6, [pc, #148]	@ (8003a1c <HAL_UART_MspInit+0xb8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003986:	69da      	ldr	r2, [r3, #28]
 8003988:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800398c:	61da      	str	r2, [r3, #28]
 800398e:	69da      	ldr	r2, [r3, #28]
 8003990:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8003994:	9200      	str	r2, [sp, #0]
 8003996:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003998:	695a      	ldr	r2, [r3, #20]
 800399a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800399e:	615a      	str	r2, [r3, #20]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80039a8:	220c      	movs	r2, #12
 80039aa:	2302      	movs	r3, #2
 80039ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039b0:	4605      	mov	r5, r0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039b2:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039b8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039ba:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039bc:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039be:	f000 fe57 	bl	8004670 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80039c2:	4a17      	ldr	r2, [pc, #92]	@ (8003a20 <HAL_UART_MspInit+0xbc>)
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039c4:	2380      	movs	r3, #128	@ 0x80
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80039c6:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039c8:	e9c6 2400 	strd	r2, r4, [r6]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039cc:	e9c6 4302 	strd	r4, r3, [r6, #8]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039d0:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039d4:	e9c6 4406 	strd	r4, r4, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80039d8:	f000 fe18 	bl	800460c <HAL_DMA_Init>
 80039dc:	b9b0      	cbnz	r0, 8003a0c <HAL_UART_MspInit+0xa8>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80039de:	4c11      	ldr	r4, [pc, #68]	@ (8003a24 <HAL_UART_MspInit+0xc0>)
 80039e0:	4911      	ldr	r1, [pc, #68]	@ (8003a28 <HAL_UART_MspInit+0xc4>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80039e2:	676e      	str	r6, [r5, #116]	@ 0x74
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039e4:	2210      	movs	r2, #16
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039e6:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039e8:	e9c4 1200 	strd	r1, r2, [r4]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80039ec:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039ee:	2280      	movs	r2, #128	@ 0x80
 80039f0:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039f4:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039f8:	e9c4 3306 	strd	r3, r3, [r4, #24]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80039fc:	6275      	str	r5, [r6, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80039fe:	f000 fe05 	bl	800460c <HAL_DMA_Init>
 8003a02:	b930      	cbnz	r0, 8003a12 <HAL_UART_MspInit+0xae>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003a04:	672c      	str	r4, [r5, #112]	@ 0x70
 8003a06:	6265      	str	r5, [r4, #36]	@ 0x24
}
 8003a08:	b008      	add	sp, #32
 8003a0a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003a0c:	f7fd f942 	bl	8000c94 <Error_Handler>
 8003a10:	e7e5      	b.n	80039de <HAL_UART_MspInit+0x7a>
      Error_Handler();
 8003a12:	f7fd f93f 	bl	8000c94 <Error_Handler>
 8003a16:	e7f5      	b.n	8003a04 <HAL_UART_MspInit+0xa0>
 8003a18:	40004400 	.word	0x40004400
 8003a1c:	20000554 	.word	0x20000554
 8003a20:	4002006c 	.word	0x4002006c
 8003a24:	20000510 	.word	0x20000510
 8003a28:	40020080 	.word	0x40020080

08003a2c <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 8003a2c:	b430      	push	{r4, r5}
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003a2e:	6802      	ldr	r2, [r0, #0]
 8003a30:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	e851 3f00 	ldrex	r3, [r1]
 8003a38:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3c:	e841 3400 	strex	r4, r3, [r1]
 8003a40:	2c00      	cmp	r4, #0
 8003a42:	d1f7      	bne.n	8003a34 <UASPEP_INIT+0x8>
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8003a44:	68c1      	ldr	r1, [r0, #12]
 8003a46:	4d1b      	ldr	r5, [pc, #108]	@ (8003ab4 <UASPEP_INIT+0x88>)
 8003a48:	6843      	ldr	r3, [r0, #4]
 8003a4a:	186c      	adds	r4, r5, r1
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8003a4c:	f102 0124 	add.w	r1, r2, #36	@ 0x24
 8003a50:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 8003a54:	4423      	add	r3, r4
 8003a56:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003a58:	2340      	movs	r3, #64	@ 0x40
 8003a5a:	6213      	str	r3, [r2, #32]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003a5c:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a60:	e851 3f00 	ldrex	r3, [r1]
 8003a64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a68:	e841 3400 	strex	r4, r3, [r1]
 8003a6c:	2c00      	cmp	r4, #0
 8003a6e:	d1f7      	bne.n	8003a60 <UASPEP_INIT+0x34>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003a70:	2340      	movs	r3, #64	@ 0x40
 8003a72:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a74:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003a78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7c:	e842 3100 	strex	r1, r3, [r2]
 8003a80:	2900      	cmp	r1, #0
 8003a82:	d1f7      	bne.n	8003a74 <UASPEP_INIT+0x48>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8003a84:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a88:	e851 3f00 	ldrex	r3, [r1]
 8003a8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a90:	e841 3400 	strex	r4, r3, [r1]
 8003a94:	2c00      	cmp	r4, #0
 8003a96:	d1f7      	bne.n	8003a88 <UASPEP_INIT+0x5c>
 8003a98:	6901      	ldr	r1, [r0, #16]
 8003a9a:	6883      	ldr	r3, [r0, #8]
 8003a9c:	440d      	add	r5, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8003a9e:	f102 0028 	add.w	r0, r2, #40	@ 0x28
 8003aa2:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 8003aa6:	4423      	add	r3, r4
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003aa8:	2140      	movs	r1, #64	@ 0x40
 8003aaa:	6098      	str	r0, [r3, #8]
}
 8003aac:	bc30      	pop	{r4, r5}
 8003aae:	6211      	str	r1, [r2, #32]
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	08008028 	.word	0x08008028

08003ab8 <UASPEP_CFG_TRANSMISSION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 8003ab8:	b410      	push	{r4}
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8003aba:	4b0d      	ldr	r3, [pc, #52]	@ (8003af0 <UASPEP_CFG_TRANSMISSION+0x38>)
 8003abc:	6904      	ldr	r4, [r0, #16]
 8003abe:	6880      	ldr	r0, [r0, #8]
 8003ac0:	4423      	add	r3, r4
 8003ac2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8003ac6:	58c4      	ldr	r4, [r0, r3]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 8003ac8:	07e4      	lsls	r4, r4, #31
 8003aca:	eb00 0c03 	add.w	ip, r0, r3
 8003ace:	d40c      	bmi.n	8003aea <UASPEP_CFG_TRANSMISSION+0x32>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8003ad0:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8003ad4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8003ad8:	0c09      	lsrs	r1, r1, #16
 8003ada:	0409      	lsls	r1, r1, #16
 8003adc:	430a      	orrs	r2, r1
 8003ade:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8003ae2:	58c2      	ldr	r2, [r0, r3]
 8003ae4:	f042 0201 	orr.w	r2, r2, #1
 8003ae8:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 8003aea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	08008028 	.word	0x08008028

08003af4 <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 8003af4:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8003af6:	4b0d      	ldr	r3, [pc, #52]	@ (8003b2c <UASPEP_CFG_RECEPTION+0x38>)
 8003af8:	68c5      	ldr	r5, [r0, #12]
 8003afa:	6844      	ldr	r4, [r0, #4]
 8003afc:	442b      	add	r3, r5
 8003afe:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8003b02:	5823      	ldr	r3, [r4, r0]
 8003b04:	eb04 0c00 	add.w	ip, r4, r0
 8003b08:	f023 0301 	bic.w	r3, r3, #1
 8003b0c:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8003b0e:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8003b12:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003b16:	0c1b      	lsrs	r3, r3, #16
 8003b18:	041b      	lsls	r3, r3, #16
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	f8cc 3004 	str.w	r3, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8003b20:	5823      	ldr	r3, [r4, r0]
 8003b22:	f043 0301 	orr.w	r3, r3, #1
 8003b26:	5023      	str	r3, [r4, r0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8003b28:	bc30      	pop	{r4, r5}
 8003b2a:	4770      	bx	lr
 8003b2c:	08008028 	.word	0x08008028

08003b30 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8003b30:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8003b32:	2310      	movs	r3, #16
 8003b34:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b36:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003b3a:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3e:	e842 3100 	strex	r1, r3, [r2]
 8003b42:	2900      	cmp	r1, #0
 8003b44:	d1f7      	bne.n	8003b36 <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8003b46:	4770      	bx	lr

08003b48 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b48:	4a03      	ldr	r2, [pc, #12]	@ (8003b58 <SystemInit+0x10>)
 8003b4a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003b4e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b52:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b56:	4770      	bx	lr
 8003b58:	e000ed00 	.word	0xe000ed00

08003b5c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b5c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8003b98 <HAL_InitTick+0x3c>)
 8003b60:	4b0e      	ldr	r3, [pc, #56]	@ (8003b9c <HAL_InitTick+0x40>)
 8003b62:	7812      	ldrb	r2, [r2, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
{
 8003b66:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b68:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003b6c:	fbb0 f0f2 	udiv	r0, r0, r2
 8003b70:	fbb3 f0f0 	udiv	r0, r3, r0
 8003b74:	f000 fd2a 	bl	80045cc <HAL_SYSTICK_Config>
 8003b78:	b908      	cbnz	r0, 8003b7e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b7a:	2d0f      	cmp	r5, #15
 8003b7c:	d901      	bls.n	8003b82 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8003b7e:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8003b80:	bd38      	pop	{r3, r4, r5, pc}
 8003b82:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b84:	4602      	mov	r2, r0
 8003b86:	4629      	mov	r1, r5
 8003b88:	f04f 30ff 	mov.w	r0, #4294967295
 8003b8c:	f000 fcc2 	bl	8004514 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b90:	4b03      	ldr	r3, [pc, #12]	@ (8003ba0 <HAL_InitTick+0x44>)
 8003b92:	4620      	mov	r0, r4
 8003b94:	601d      	str	r5, [r3, #0]
}
 8003b96:	bd38      	pop	{r3, r4, r5, pc}
 8003b98:	200004ec 	.word	0x200004ec
 8003b9c:	200004e8 	.word	0x200004e8
 8003ba0:	200004f0 	.word	0x200004f0

08003ba4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ba4:	4a07      	ldr	r2, [pc, #28]	@ (8003bc4 <HAL_Init+0x20>)
{
 8003ba6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ba8:	6813      	ldr	r3, [r2, #0]
 8003baa:	f043 0310 	orr.w	r3, r3, #16
 8003bae:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bb0:	2003      	movs	r0, #3
 8003bb2:	f000 fc9d 	bl	80044f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bb6:	2004      	movs	r0, #4
 8003bb8:	f7ff ffd0 	bl	8003b5c <HAL_InitTick>
  HAL_MspInit();
 8003bbc:	f7ff fdfe 	bl	80037bc <HAL_MspInit>
}
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	bd08      	pop	{r3, pc}
 8003bc4:	40022000 	.word	0x40022000

08003bc8 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003bc8:	4a03      	ldr	r2, [pc, #12]	@ (8003bd8 <HAL_IncTick+0x10>)
 8003bca:	4b04      	ldr	r3, [pc, #16]	@ (8003bdc <HAL_IncTick+0x14>)
 8003bcc:	6811      	ldr	r1, [r2, #0]
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	440b      	add	r3, r1
 8003bd2:	6013      	str	r3, [r2, #0]
}
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	200018cc 	.word	0x200018cc
 8003bdc:	200004ec 	.word	0x200004ec

08003be0 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8003be0:	4b01      	ldr	r3, [pc, #4]	@ (8003be8 <HAL_GetTick+0x8>)
 8003be2:	6818      	ldr	r0, [r3, #0]
}
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	200018cc 	.word	0x200018cc

08003bec <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003bec:	6802      	ldr	r2, [r0, #0]
{
 8003bee:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003bf0:	6893      	ldr	r3, [r2, #8]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d001      	beq.n	8003bfe <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003bfa:	2000      	movs	r0, #0
}
 8003bfc:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003bfe:	6813      	ldr	r3, [r2, #0]
 8003c00:	07dc      	lsls	r4, r3, #31
 8003c02:	d5fa      	bpl.n	8003bfa <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003c04:	6893      	ldr	r3, [r2, #8]
 8003c06:	f003 030d 	and.w	r3, r3, #13
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	4604      	mov	r4, r0
 8003c0e:	d009      	beq.n	8003c24 <ADC_Disable+0x38>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c12:	f043 0310 	orr.w	r3, r3, #16
 8003c16:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c18:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 8003c20:	2001      	movs	r0, #1
}
 8003c22:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 8003c24:	6893      	ldr	r3, [r2, #8]
 8003c26:	2103      	movs	r1, #3
 8003c28:	f043 0302 	orr.w	r3, r3, #2
 8003c2c:	6093      	str	r3, [r2, #8]
 8003c2e:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8003c30:	f7ff ffd6 	bl	8003be0 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c34:	6823      	ldr	r3, [r4, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8003c3a:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c3c:	d5dd      	bpl.n	8003bfa <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c3e:	f7ff ffcf 	bl	8003be0 <HAL_GetTick>
 8003c42:	1b40      	subs	r0, r0, r5
 8003c44:	2802      	cmp	r0, #2
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c46:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c48:	d902      	bls.n	8003c50 <ADC_Disable+0x64>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	07d2      	lsls	r2, r2, #31
 8003c4e:	d4df      	bmi.n	8003c10 <ADC_Disable+0x24>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	07db      	lsls	r3, r3, #31
 8003c54:	d4f3      	bmi.n	8003c3e <ADC_Disable+0x52>
 8003c56:	e7d0      	b.n	8003bfa <ADC_Disable+0xe>

08003c58 <HAL_ADC_Init>:
{
 8003c58:	b530      	push	{r4, r5, lr}
 8003c5a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8003c60:	b1c0      	cbz	r0, 8003c94 <HAL_ADC_Init+0x3c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c62:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003c64:	f013 0310 	ands.w	r3, r3, #16
 8003c68:	4604      	mov	r4, r0
 8003c6a:	d116      	bne.n	8003c9a <HAL_ADC_Init+0x42>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003c6c:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003c6e:	2d00      	cmp	r5, #0
 8003c70:	d07d      	beq.n	8003d6e <HAL_ADC_Init+0x116>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003c72:	6802      	ldr	r2, [r0, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003c74:	6891      	ldr	r1, [r2, #8]
 8003c76:	00c9      	lsls	r1, r1, #3
 8003c78:	d567      	bpl.n	8003d4a <HAL_ADC_Init+0xf2>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003c7a:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003c7c:	008d      	lsls	r5, r1, #2
 8003c7e:	d464      	bmi.n	8003d4a <HAL_ADC_Init+0xf2>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003c80:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8003c82:	06c8      	lsls	r0, r1, #27
 8003c84:	d400      	bmi.n	8003c88 <HAL_ADC_Init+0x30>
 8003c86:	b163      	cbz	r3, 8003ca2 <HAL_ADC_Init+0x4a>
    ADC_STATE_CLR_SET(hadc->State,
 8003c88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c8a:	f023 0312 	bic.w	r3, r3, #18
 8003c8e:	f043 0310 	orr.w	r3, r3, #16
 8003c92:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_ERROR;
 8003c94:	2001      	movs	r0, #1
}
 8003c96:	b003      	add	sp, #12
 8003c98:	bd30      	pop	{r4, r5, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003c9a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003c9c:	06dd      	lsls	r5, r3, #27
 8003c9e:	d4f3      	bmi.n	8003c88 <HAL_ADC_Init+0x30>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003ca0:	6802      	ldr	r2, [r0, #0]
 8003ca2:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8003ca4:	0759      	lsls	r1, r3, #29
 8003ca6:	d4ef      	bmi.n	8003c88 <HAL_ADC_Init+0x30>
    ADC_STATE_CLR_SET(hadc->State,
 8003ca8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003caa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003cae:	f043 0302 	orr.w	r3, r3, #2
 8003cb2:	6423      	str	r3, [r4, #64]	@ 0x40
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003cb4:	6893      	ldr	r3, [r2, #8]
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	f000 80a6 	beq.w	8003e0c <HAL_ADC_Init+0x1b4>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003cc0:	495a      	ldr	r1, [pc, #360]	@ (8003e2c <HAL_ADC_Init+0x1d4>)
 8003cc2:	6860      	ldr	r0, [r4, #4]
 8003cc4:	688b      	ldr	r3, [r1, #8]
 8003cc6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003cca:	4303      	orrs	r3, r0
 8003ccc:	608b      	str	r3, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003cce:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 8003cd2:	430b      	orrs	r3, r1
 8003cd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cd6:	7e60      	ldrb	r0, [r4, #25]
 8003cd8:	3901      	subs	r1, #1
 8003cda:	bf18      	it	ne
 8003cdc:	2101      	movne	r1, #1
 8003cde:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8003ce2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ce6:	f894 1020 	ldrb.w	r1, [r4, #32]
 8003cea:	2901      	cmp	r1, #1
 8003cec:	f000 8086 	beq.w	8003dfc <HAL_ADC_Init+0x1a4>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cf0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003cf2:	2901      	cmp	r1, #1
 8003cf4:	d002      	beq.n	8003cfc <HAL_ADC_Init+0xa4>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003cf6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003cf8:	4301      	orrs	r1, r0
 8003cfa:	430b      	orrs	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003cfc:	6891      	ldr	r1, [r2, #8]
 8003cfe:	f011 0f0c 	tst.w	r1, #12
 8003d02:	d10c      	bne.n	8003d1e <HAL_ADC_Init+0xc6>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003d04:	68d1      	ldr	r1, [r2, #12]
 8003d06:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8003d0a:	f021 0102 	bic.w	r1, r1, #2
 8003d0e:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8003d10:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8003d14:	7e20      	ldrb	r0, [r4, #24]
 8003d16:	0049      	lsls	r1, r1, #1
 8003d18:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 8003d1c:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8003d1e:	68d0      	ldr	r0, [r2, #12]
 8003d20:	4943      	ldr	r1, [pc, #268]	@ (8003e30 <HAL_ADC_Init+0x1d8>)
 8003d22:	4001      	ands	r1, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d24:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8003d26:	4319      	orrs	r1, r3
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d28:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8003d2a:	60d1      	str	r1, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d2c:	d05e      	beq.n	8003dec <HAL_ADC_Init+0x194>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003d2e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003d30:	f023 030f 	bic.w	r3, r3, #15
 8003d34:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8003d36:	2000      	movs	r0, #0
 8003d38:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003d3a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d3c:	f023 0303 	bic.w	r3, r3, #3
 8003d40:	f043 0301 	orr.w	r3, r3, #1
 8003d44:	6423      	str	r3, [r4, #64]	@ 0x40
}
 8003d46:	b003      	add	sp, #12
 8003d48:	bd30      	pop	{r4, r5, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8003d4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d4c:	f023 0312 	bic.w	r3, r3, #18
 8003d50:	f043 0310 	orr.w	r3, r3, #16
 8003d54:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d56:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003d58:	f043 0301 	orr.w	r3, r3, #1
 8003d5c:	6463      	str	r3, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003d5e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    ADC_STATE_CLR_SET(hadc->State,
 8003d60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d62:	f023 0312 	bic.w	r3, r3, #18
 8003d66:	f043 0310 	orr.w	r3, r3, #16
 8003d6a:	6423      	str	r3, [r4, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR; 
 8003d6c:	e792      	b.n	8003c94 <HAL_ADC_Init+0x3c>
      hadc->InjectionConfig.ContextQueue = 0U;
 8003d6e:	e9c0 5512 	strd	r5, r5, [r0, #72]	@ 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8003d72:	6445      	str	r5, [r0, #68]	@ 0x44
      hadc->Lock = HAL_UNLOCKED;
 8003d74:	f880 503c 	strb.w	r5, [r0, #60]	@ 0x3c
    HAL_ADC_MspInit(hadc);
 8003d78:	f7ff fd3a 	bl	80037f0 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8003d7c:	6822      	ldr	r2, [r4, #0]
 8003d7e:	6893      	ldr	r3, [r2, #8]
 8003d80:	00d8      	lsls	r0, r3, #3
 8003d82:	d501      	bpl.n	8003d88 <HAL_ADC_Init+0x130>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d84:	462b      	mov	r3, r5
 8003d86:	e775      	b.n	8003c74 <HAL_ADC_Init+0x1c>
        tmp_hal_status = ADC_Disable(hadc);
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f7ff ff2f 	bl	8003bec <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003d8e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003d90:	f012 0f10 	tst.w	r2, #16
        tmp_hal_status = ADC_Disable(hadc);
 8003d94:	4603      	mov	r3, r0
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003d96:	6822      	ldr	r2, [r4, #0]
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003d98:	f47f af6c 	bne.w	8003c74 <HAL_ADC_Init+0x1c>
 8003d9c:	2800      	cmp	r0, #0
 8003d9e:	f47f af69 	bne.w	8003c74 <HAL_ADC_Init+0x1c>
          ADC_STATE_CLR_SET(hadc->State,
 8003da2:	6c21      	ldr	r1, [r4, #64]	@ 0x40
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003da4:	4d23      	ldr	r5, [pc, #140]	@ (8003e34 <HAL_ADC_Init+0x1dc>)
          ADC_STATE_CLR_SET(hadc->State,
 8003da6:	f421 5188 	bic.w	r1, r1, #4352	@ 0x1100
 8003daa:	f021 0102 	bic.w	r1, r1, #2
 8003dae:	f041 0102 	orr.w	r1, r1, #2
 8003db2:	6421      	str	r1, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003db4:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003db6:	6829      	ldr	r1, [r5, #0]
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003db8:	f020 5040 	bic.w	r0, r0, #805306368	@ 0x30000000
 8003dbc:	6090      	str	r0, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003dbe:	6890      	ldr	r0, [r2, #8]
 8003dc0:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8003dc4:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003dc6:	481c      	ldr	r0, [pc, #112]	@ (8003e38 <HAL_ADC_Init+0x1e0>)
 8003dc8:	fba0 0101 	umull	r0, r1, r0, r1
 8003dcc:	0c89      	lsrs	r1, r1, #18
 8003dce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003dd2:	0049      	lsls	r1, r1, #1
 8003dd4:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8003dd6:	9901      	ldr	r1, [sp, #4]
 8003dd8:	2900      	cmp	r1, #0
 8003dda:	f43f af4b 	beq.w	8003c74 <HAL_ADC_Init+0x1c>
            wait_loop_index--;
 8003dde:	9901      	ldr	r1, [sp, #4]
 8003de0:	3901      	subs	r1, #1
 8003de2:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8003de4:	9901      	ldr	r1, [sp, #4]
 8003de6:	2900      	cmp	r1, #0
 8003de8:	d1f9      	bne.n	8003dde <HAL_ADC_Init+0x186>
 8003dea:	e743      	b.n	8003c74 <HAL_ADC_Init+0x1c>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003dec:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003dee:	69e3      	ldr	r3, [r4, #28]
 8003df0:	f021 010f 	bic.w	r1, r1, #15
 8003df4:	3b01      	subs	r3, #1
 8003df6:	430b      	orrs	r3, r1
 8003df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dfa:	e79c      	b.n	8003d36 <HAL_ADC_Init+0xde>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003dfc:	b958      	cbnz	r0, 8003e16 <HAL_ADC_Init+0x1be>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003dfe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003e00:	3901      	subs	r1, #1
 8003e02:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
 8003e06:	f441 3380 	orr.w	r3, r1, #65536	@ 0x10000
 8003e0a:	e771      	b.n	8003cf0 <HAL_ADC_Init+0x98>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003e0c:	6813      	ldr	r3, [r2, #0]
 8003e0e:	07db      	lsls	r3, r3, #31
 8003e10:	f53f af5d 	bmi.w	8003cce <HAL_ADC_Init+0x76>
 8003e14:	e754      	b.n	8003cc0 <HAL_ADC_Init+0x68>
        ADC_STATE_CLR_SET(hadc->State,
 8003e16:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8003e18:	f021 0122 	bic.w	r1, r1, #34	@ 0x22
 8003e1c:	f041 0120 	orr.w	r1, r1, #32
 8003e20:	6421      	str	r1, [r4, #64]	@ 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e22:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003e24:	f041 0101 	orr.w	r1, r1, #1
 8003e28:	6461      	str	r1, [r4, #68]	@ 0x44
 8003e2a:	e761      	b.n	8003cf0 <HAL_ADC_Init+0x98>
 8003e2c:	50000300 	.word	0x50000300
 8003e30:	fff0c007 	.word	0xfff0c007
 8003e34:	200004e8 	.word	0x200004e8
 8003e38:	431bde83 	.word	0x431bde83

08003e3c <HAL_ADC_ConfigChannel>:
{
 8003e3c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8003e3e:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003e42:	68cd      	ldr	r5, [r1, #12]
{
 8003e44:	b082      	sub	sp, #8
 8003e46:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003e48:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8003e4a:	f04f 0000 	mov.w	r0, #0
 8003e4e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003e50:	f000 80c6 	beq.w	8003fe0 <HAL_ADC_ConfigChannel+0x1a4>
 8003e54:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003e56:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003e58:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003e5c:	6890      	ldr	r0, [r2, #8]
 8003e5e:	0740      	lsls	r0, r0, #29
 8003e60:	d447      	bmi.n	8003ef2 <HAL_ADC_ConfigChannel+0xb6>
      MODIFY_REG(hadc->Instance->SQR1,
 8003e62:	e9d1 4600 	ldrd	r4, r6, [r1]
 8003e66:	eb06 0046 	add.w	r0, r6, r6, lsl #1
    if (sConfig->Rank < 5U)
 8003e6a:	2e04      	cmp	r6, #4
      MODIFY_REG(hadc->Instance->SQR1,
 8003e6c:	ea4f 0040 	mov.w	r0, r0, lsl #1
    if (sConfig->Rank < 5U)
 8003e70:	d87b      	bhi.n	8003f6a <HAL_ADC_ConfigChannel+0x12e>
      MODIFY_REG(hadc->Instance->SQR1,
 8003e72:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 8003e74:	f04f 0c1f 	mov.w	ip, #31
 8003e78:	fa0c fc00 	lsl.w	ip, ip, r0
 8003e7c:	ea26 060c 	bic.w	r6, r6, ip
 8003e80:	fa04 f000 	lsl.w	r0, r4, r0
 8003e84:	4330      	orrs	r0, r6
 8003e86:	6310      	str	r0, [r2, #48]	@ 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003e88:	6890      	ldr	r0, [r2, #8]
 8003e8a:	f010 0f0c 	tst.w	r0, #12
 8003e8e:	d144      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0xde>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e90:	2c09      	cmp	r4, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003e92:	6888      	ldr	r0, [r1, #8]
 8003e94:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e98:	f200 8081 	bhi.w	8003f9e <HAL_ADC_ConfigChannel+0x162>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003e9c:	6957      	ldr	r7, [r2, #20]
 8003e9e:	f04f 0c07 	mov.w	ip, #7
 8003ea2:	40b0      	lsls	r0, r6
 8003ea4:	fa0c f606 	lsl.w	r6, ip, r6
 8003ea8:	ea27 0606 	bic.w	r6, r7, r6
 8003eac:	4330      	orrs	r0, r6
 8003eae:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003eb0:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 8003eb2:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003eb4:	694f      	ldr	r7, [r1, #20]
 8003eb6:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8003eba:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8003ebc:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003ebe:	4087      	lsls	r7, r0
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003ec0:	ea4f 6c84 	mov.w	ip, r4, lsl #26
    switch (sConfig->OffsetNumber)
 8003ec4:	2e03      	cmp	r6, #3
 8003ec6:	f200 8101 	bhi.w	80040cc <HAL_ADC_ConfigChannel+0x290>
 8003eca:	e8df f016 	tbh	[pc, r6, lsl #1]
 8003ece:	001d      	.short	0x001d
 8003ed0:	00c400ce 	.word	0x00c400ce
 8003ed4:	00ba      	.short	0x00ba
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003ed6:	4992      	ldr	r1, [pc, #584]	@ (8004120 <HAL_ADC_ConfigChannel+0x2e4>)
 8003ed8:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003eda:	020e      	lsls	r6, r1, #8
 8003edc:	d443      	bmi.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003ede:	6891      	ldr	r1, [r2, #8]
 8003ee0:	f001 0103 	and.w	r1, r1, #3
 8003ee4:	2901      	cmp	r1, #1
 8003ee6:	f040 80ca 	bne.w	800407e <HAL_ADC_ConfigChannel+0x242>
 8003eea:	6811      	ldr	r1, [r2, #0]
 8003eec:	07c9      	lsls	r1, r1, #31
 8003eee:	f140 80c6 	bpl.w	800407e <HAL_ADC_ConfigChannel+0x242>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ef2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ef4:	f042 0220 	orr.w	r2, r2, #32
 8003ef8:	641a      	str	r2, [r3, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 8003efa:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003f02:	b002      	add	sp, #8
 8003f04:	bcf0      	pop	{r4, r5, r6, r7}
 8003f06:	4770      	bx	lr
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003f08:	6e16      	ldr	r6, [r2, #96]	@ 0x60
 8003f0a:	4886      	ldr	r0, [pc, #536]	@ (8004124 <HAL_ADC_ConfigChannel+0x2e8>)
 8003f0c:	4030      	ands	r0, r6
 8003f0e:	ea40 000c 	orr.w	r0, r0, ip
 8003f12:	4338      	orrs	r0, r7
 8003f14:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003f18:	6610      	str	r0, [r2, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003f1a:	6890      	ldr	r0, [r2, #8]
 8003f1c:	f000 0003 	and.w	r0, r0, #3
 8003f20:	2801      	cmp	r0, #1
 8003f22:	d059      	beq.n	8003fd8 <HAL_ADC_ConfigChannel+0x19c>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003f24:	2001      	movs	r0, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003f26:	2d01      	cmp	r5, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003f28:	fa00 f004 	lsl.w	r0, r0, r4
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003f2c:	d05c      	beq.n	8003fe8 <HAL_ADC_ConfigChannel+0x1ac>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003f2e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8003f32:	ea21 0100 	bic.w	r1, r1, r0
 8003f36:	f8c2 10b0 	str.w	r1, [r2, #176]	@ 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003f3a:	2c10      	cmp	r4, #16
 8003f3c:	d0cb      	beq.n	8003ed6 <HAL_ADC_ConfigChannel+0x9a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003f3e:	2c11      	cmp	r4, #17
 8003f40:	d139      	bne.n	8003fb6 <HAL_ADC_ConfigChannel+0x17a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003f42:	4977      	ldr	r1, [pc, #476]	@ (8004120 <HAL_ADC_ConfigChannel+0x2e4>)
 8003f44:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003f46:	01cd      	lsls	r5, r1, #7
 8003f48:	d40d      	bmi.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003f4a:	6891      	ldr	r1, [r2, #8]
 8003f4c:	f001 0103 	and.w	r1, r1, #3
 8003f50:	2901      	cmp	r1, #1
 8003f52:	f000 80b2 	beq.w	80040ba <HAL_ADC_ConfigChannel+0x27e>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003f56:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003f5a:	d104      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003f5c:	4970      	ldr	r1, [pc, #448]	@ (8004120 <HAL_ADC_ConfigChannel+0x2e4>)
 8003f5e:	688a      	ldr	r2, [r1, #8]
 8003f60:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003f64:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f66:	2000      	movs	r0, #0
 8003f68:	e7c8      	b.n	8003efc <HAL_ADC_ConfigChannel+0xc0>
    else if (sConfig->Rank < 10U)
 8003f6a:	2e09      	cmp	r6, #9
 8003f6c:	d90c      	bls.n	8003f88 <HAL_ADC_ConfigChannel+0x14c>
    else if (sConfig->Rank < 15U)
 8003f6e:	2e0e      	cmp	r6, #14
 8003f70:	d85c      	bhi.n	800402c <HAL_ADC_ConfigChannel+0x1f0>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003f72:	6b96      	ldr	r6, [r2, #56]	@ 0x38
 8003f74:	383c      	subs	r0, #60	@ 0x3c
 8003f76:	271f      	movs	r7, #31
 8003f78:	4087      	lsls	r7, r0
 8003f7a:	ea26 0607 	bic.w	r6, r6, r7
 8003f7e:	fa04 f000 	lsl.w	r0, r4, r0
 8003f82:	4330      	orrs	r0, r6
 8003f84:	6390      	str	r0, [r2, #56]	@ 0x38
 8003f86:	e77f      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x4c>
      MODIFY_REG(hadc->Instance->SQR2,
 8003f88:	6b56      	ldr	r6, [r2, #52]	@ 0x34
 8003f8a:	381e      	subs	r0, #30
 8003f8c:	271f      	movs	r7, #31
 8003f8e:	4087      	lsls	r7, r0
 8003f90:	ea26 0607 	bic.w	r6, r6, r7
 8003f94:	fa04 f000 	lsl.w	r0, r4, r0
 8003f98:	4330      	orrs	r0, r6
 8003f9a:	6350      	str	r0, [r2, #52]	@ 0x34
 8003f9c:	e774      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x4c>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f9e:	6997      	ldr	r7, [r2, #24]
 8003fa0:	3e1e      	subs	r6, #30
 8003fa2:	f04f 0c07 	mov.w	ip, #7
 8003fa6:	40b0      	lsls	r0, r6
 8003fa8:	fa0c f606 	lsl.w	r6, ip, r6
 8003fac:	ea27 0606 	bic.w	r6, r7, r6
 8003fb0:	4330      	orrs	r0, r6
 8003fb2:	6190      	str	r0, [r2, #24]
 8003fb4:	e77c      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0x74>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003fb6:	2c12      	cmp	r4, #18
 8003fb8:	d1d5      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003fba:	4959      	ldr	r1, [pc, #356]	@ (8004120 <HAL_ADC_ConfigChannel+0x2e4>)
 8003fbc:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003fbe:	024c      	lsls	r4, r1, #9
 8003fc0:	d4d1      	bmi.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003fc2:	6891      	ldr	r1, [r2, #8]
 8003fc4:	f001 0103 	and.w	r1, r1, #3
 8003fc8:	2901      	cmp	r1, #1
 8003fca:	d07b      	beq.n	80040c4 <HAL_ADC_ConfigChannel+0x288>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003fcc:	4954      	ldr	r1, [pc, #336]	@ (8004120 <HAL_ADC_ConfigChannel+0x2e4>)
 8003fce:	688a      	ldr	r2, [r1, #8]
 8003fd0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003fd4:	608a      	str	r2, [r1, #8]
 8003fd6:	e7c6      	b.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003fd8:	6810      	ldr	r0, [r2, #0]
 8003fda:	07c7      	lsls	r7, r0, #31
 8003fdc:	d5a2      	bpl.n	8003f24 <HAL_ADC_ConfigChannel+0xe8>
 8003fde:	e7c2      	b.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
  __HAL_LOCK(hadc);
 8003fe0:	2002      	movs	r0, #2
}
 8003fe2:	b002      	add	sp, #8
 8003fe4:	bcf0      	pop	{r4, r5, r6, r7}
 8003fe6:	4770      	bx	lr
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003fe8:	688d      	ldr	r5, [r1, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003fea:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003fee:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003ff0:	ea41 0100 	orr.w	r1, r1, r0
 8003ff4:	f8c2 10b0 	str.w	r1, [r2, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003ff8:	d90c      	bls.n	8004014 <HAL_ADC_ConfigChannel+0x1d8>
        MODIFY_REG(hadc->Instance->SMPR2,
 8003ffa:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8003ffe:	6991      	ldr	r1, [r2, #24]
 8004000:	381b      	subs	r0, #27
 8004002:	2607      	movs	r6, #7
 8004004:	4085      	lsls	r5, r0
 8004006:	fa06 f000 	lsl.w	r0, r6, r0
 800400a:	ea21 0100 	bic.w	r1, r1, r0
 800400e:	4329      	orrs	r1, r5
 8004010:	6191      	str	r1, [r2, #24]
 8004012:	e792      	b.n	8003f3a <HAL_ADC_ConfigChannel+0xfe>
        MODIFY_REG(hadc->Instance->SMPR1,
 8004014:	3401      	adds	r4, #1
 8004016:	6951      	ldr	r1, [r2, #20]
 8004018:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800401c:	2007      	movs	r0, #7
 800401e:	40a0      	lsls	r0, r4
 8004020:	40a5      	lsls	r5, r4
 8004022:	ea21 0100 	bic.w	r1, r1, r0
 8004026:	4329      	orrs	r1, r5
 8004028:	6151      	str	r1, [r2, #20]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800402a:	e79c      	b.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800402c:	6bd6      	ldr	r6, [r2, #60]	@ 0x3c
 800402e:	385a      	subs	r0, #90	@ 0x5a
 8004030:	271f      	movs	r7, #31
 8004032:	4087      	lsls	r7, r0
 8004034:	ea26 0607 	bic.w	r6, r6, r7
 8004038:	fa04 f000 	lsl.w	r0, r4, r0
 800403c:	4330      	orrs	r0, r6
 800403e:	63d0      	str	r0, [r2, #60]	@ 0x3c
 8004040:	e722      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x4c>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004042:	6ed6      	ldr	r6, [r2, #108]	@ 0x6c
 8004044:	4837      	ldr	r0, [pc, #220]	@ (8004124 <HAL_ADC_ConfigChannel+0x2e8>)
 8004046:	4030      	ands	r0, r6
 8004048:	ea40 000c 	orr.w	r0, r0, ip
 800404c:	4338      	orrs	r0, r7
 800404e:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8004052:	66d0      	str	r0, [r2, #108]	@ 0x6c
      break;
 8004054:	e761      	b.n	8003f1a <HAL_ADC_ConfigChannel+0xde>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004056:	6e96      	ldr	r6, [r2, #104]	@ 0x68
 8004058:	4832      	ldr	r0, [pc, #200]	@ (8004124 <HAL_ADC_ConfigChannel+0x2e8>)
 800405a:	4030      	ands	r0, r6
 800405c:	ea40 000c 	orr.w	r0, r0, ip
 8004060:	4338      	orrs	r0, r7
 8004062:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8004066:	6690      	str	r0, [r2, #104]	@ 0x68
      break;
 8004068:	e757      	b.n	8003f1a <HAL_ADC_ConfigChannel+0xde>
      MODIFY_REG(hadc->Instance->OFR2               ,
 800406a:	6e56      	ldr	r6, [r2, #100]	@ 0x64
 800406c:	482d      	ldr	r0, [pc, #180]	@ (8004124 <HAL_ADC_ConfigChannel+0x2e8>)
 800406e:	4030      	ands	r0, r6
 8004070:	ea40 000c 	orr.w	r0, r0, ip
 8004074:	4338      	orrs	r0, r7
 8004076:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800407a:	6650      	str	r0, [r2, #100]	@ 0x64
      break;
 800407c:	e74d      	b.n	8003f1a <HAL_ADC_ConfigChannel+0xde>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800407e:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004082:	f47f af70 	bne.w	8003f66 <HAL_ADC_ConfigChannel+0x12a>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004086:	4826      	ldr	r0, [pc, #152]	@ (8004120 <HAL_ADC_ConfigChannel+0x2e4>)
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004088:	4c27      	ldr	r4, [pc, #156]	@ (8004128 <HAL_ADC_ConfigChannel+0x2ec>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800408a:	6882      	ldr	r2, [r0, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800408c:	4927      	ldr	r1, [pc, #156]	@ (800412c <HAL_ADC_ConfigChannel+0x2f0>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800408e:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8004092:	6082      	str	r2, [r0, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004094:	6822      	ldr	r2, [r4, #0]
 8004096:	fba1 1202 	umull	r1, r2, r1, r2
 800409a:	0c92      	lsrs	r2, r2, #18
 800409c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80040a0:	0052      	lsls	r2, r2, #1
 80040a2:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80040a4:	9a01      	ldr	r2, [sp, #4]
 80040a6:	2a00      	cmp	r2, #0
 80040a8:	f43f af5d 	beq.w	8003f66 <HAL_ADC_ConfigChannel+0x12a>
            wait_loop_index--;
 80040ac:	9a01      	ldr	r2, [sp, #4]
 80040ae:	3a01      	subs	r2, #1
 80040b0:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80040b2:	9a01      	ldr	r2, [sp, #4]
 80040b4:	2a00      	cmp	r2, #0
 80040b6:	d1f9      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x270>
 80040b8:	e755      	b.n	8003f66 <HAL_ADC_ConfigChannel+0x12a>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80040ba:	6811      	ldr	r1, [r2, #0]
 80040bc:	07c8      	lsls	r0, r1, #31
 80040be:	f53f af18 	bmi.w	8003ef2 <HAL_ADC_ConfigChannel+0xb6>
 80040c2:	e748      	b.n	8003f56 <HAL_ADC_ConfigChannel+0x11a>
 80040c4:	6812      	ldr	r2, [r2, #0]
 80040c6:	07d2      	lsls	r2, r2, #31
 80040c8:	d580      	bpl.n	8003fcc <HAL_ADC_ConfigChannel+0x190>
 80040ca:	e712      	b.n	8003ef2 <HAL_ADC_ConfigChannel+0xb6>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040cc:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 80040ce:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80040d2:	4560      	cmp	r0, ip
 80040d4:	d014      	beq.n	8004100 <HAL_ADC_ConfigChannel+0x2c4>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040d6:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80040d8:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80040dc:	4560      	cmp	r0, ip
 80040de:	d014      	beq.n	800410a <HAL_ADC_ConfigChannel+0x2ce>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040e0:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 80040e2:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80040e6:	4560      	cmp	r0, ip
 80040e8:	d014      	beq.n	8004114 <HAL_ADC_ConfigChannel+0x2d8>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040ea:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80040ec:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80040f0:	4560      	cmp	r0, ip
 80040f2:	f47f af12 	bne.w	8003f1a <HAL_ADC_ConfigChannel+0xde>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80040f6:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80040f8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80040fc:	66d0      	str	r0, [r2, #108]	@ 0x6c
 80040fe:	e70c      	b.n	8003f1a <HAL_ADC_ConfigChannel+0xde>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004100:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8004102:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004106:	6610      	str	r0, [r2, #96]	@ 0x60
 8004108:	e7e5      	b.n	80040d6 <HAL_ADC_ConfigChannel+0x29a>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800410a:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800410c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004110:	6650      	str	r0, [r2, #100]	@ 0x64
 8004112:	e7e5      	b.n	80040e0 <HAL_ADC_ConfigChannel+0x2a4>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004114:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8004116:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800411a:	6690      	str	r0, [r2, #104]	@ 0x68
 800411c:	e7e5      	b.n	80040ea <HAL_ADC_ConfigChannel+0x2ae>
 800411e:	bf00      	nop
 8004120:	50000300 	.word	0x50000300
 8004124:	83fff000 	.word	0x83fff000
 8004128:	200004e8 	.word	0x200004e8
 800412c:	431bde83 	.word	0x431bde83

08004130 <HAL_ADCEx_InjectedConfigChannel>:
{
 8004130:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8004132:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
  if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004136:	68ce      	ldr	r6, [r1, #12]
{
 8004138:	4602      	mov	r2, r0
 800413a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 800413c:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 800413e:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0U;
 8004140:	9001      	str	r0, [sp, #4]
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004142:	6910      	ldr	r0, [r2, #16]
  __HAL_LOCK(hadc);
 8004144:	f000 8184 	beq.w	8004450 <HAL_ADCEx_InjectedConfigChannel+0x320>
 8004148:	2301      	movs	r3, #1
 800414a:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800414e:	b310      	cbz	r0, 8004196 <HAL_ADCEx_InjectedConfigChannel+0x66>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8004150:	698b      	ldr	r3, [r1, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004152:	2b01      	cmp	r3, #1
 8004154:	d01f      	beq.n	8004196 <HAL_ADCEx_InjectedConfigChannel+0x66>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004156:	6cd4      	ldr	r4, [r2, #76]	@ 0x4c
 8004158:	2c00      	cmp	r4, #0
 800415a:	f040 812d 	bne.w	80043b8 <HAL_ADCEx_InjectedConfigChannel+0x288>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800415e:	6a08      	ldr	r0, [r1, #32]
 8004160:	2801      	cmp	r0, #1
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004162:	f103 33ff 	add.w	r3, r3, #4294967295
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004166:	f000 817c 	beq.w	8004462 <HAL_ADCEx_InjectedConfigChannel+0x332>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 800416a:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800416c:	4320      	orrs	r0, r4
 800416e:	ea40 0403 	orr.w	r4, r0, r3
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004172:	6848      	ldr	r0, [r1, #4]
 8004174:	680d      	ldr	r5, [r1, #0]
      hadc->InjectionConfig.ChannelCount --;
 8004176:	64d3      	str	r3, [r2, #76]	@ 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004178:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800417c:	0040      	lsls	r0, r0, #1
 800417e:	3002      	adds	r0, #2
 8004180:	fa05 f300 	lsl.w	r3, r5, r0
 8004184:	251f      	movs	r5, #31
 8004186:	fa05 f000 	lsl.w	r0, r5, r0
 800418a:	ea24 0000 	bic.w	r0, r4, r0
 800418e:	4318      	orrs	r0, r3
 8004190:	6490      	str	r0, [r2, #72]	@ 0x48
        MODIFY_REG(hadc->Instance->JSQR              ,
 8004192:	6813      	ldr	r3, [r2, #0]
 8004194:	e128      	b.n	80043e8 <HAL_ADCEx_InjectedConfigChannel+0x2b8>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004196:	6848      	ldr	r0, [r1, #4]
      MODIFY_REG(hadc->Instance->JSQR           ,
 8004198:	6813      	ldr	r3, [r2, #0]
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800419a:	2801      	cmp	r0, #1
 800419c:	f000 80fb 	beq.w	8004396 <HAL_ADCEx_InjectedConfigChannel+0x266>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041a0:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 80041a2:	f040 0020 	orr.w	r0, r0, #32
 80041a6:	6410      	str	r0, [r2, #64]	@ 0x40
      tmp_hal_status = HAL_ERROR;
 80041a8:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80041aa:	689c      	ldr	r4, [r3, #8]
 80041ac:	0725      	lsls	r5, r4, #28
 80041ae:	d40d      	bmi.n	80041cc <HAL_ADCEx_InjectedConfigChannel+0x9c>
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 80041b0:	7f8c      	ldrb	r4, [r1, #30]
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80041b2:	7f4d      	ldrb	r5, [r1, #29]
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 80041b4:	7f0f      	ldrb	r7, [r1, #28]
 80041b6:	0564      	lsls	r4, r4, #21
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80041b8:	2d00      	cmp	r5, #0
 80041ba:	f040 80de 	bne.w	800437a <HAL_ADCEx_InjectedConfigChannel+0x24a>
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 80041be:	68dd      	ldr	r5, [r3, #12]
 80041c0:	ea44 5407 	orr.w	r4, r4, r7, lsl #20
 80041c4:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 80041c8:	432c      	orrs	r4, r5
 80041ca:	60dc      	str	r4, [r3, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80041cc:	689c      	ldr	r4, [r3, #8]
 80041ce:	f014 0f0c 	tst.w	r4, #12
 80041d2:	d13d      	bne.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0x120>
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80041d4:	6a0c      	ldr	r4, [r1, #32]
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80041d6:	7f4d      	ldrb	r5, [r1, #29]
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80041d8:	2c01      	cmp	r4, #1
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 80041da:	68dc      	ldr	r4, [r3, #12]
 80041dc:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80041e0:	f000 8132 	beq.w	8004448 <HAL_ADCEx_InjectedConfigChannel+0x318>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80041e4:	2d01      	cmp	r5, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80041e6:	60dc      	str	r4, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80041e8:	f000 8128 	beq.w	800443c <HAL_ADCEx_InjectedConfigChannel+0x30c>
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80041ec:	680c      	ldr	r4, [r1, #0]
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80041ee:	688d      	ldr	r5, [r1, #8]
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80041f0:	2c09      	cmp	r4, #9
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80041f2:	eb04 0c44 	add.w	ip, r4, r4, lsl #1
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80041f6:	f240 80b3 	bls.w	8004360 <HAL_ADCEx_InjectedConfigChannel+0x230>
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80041fa:	699f      	ldr	r7, [r3, #24]
 80041fc:	f1ac 0c1e 	sub.w	ip, ip, #30
 8004200:	f04f 0e07 	mov.w	lr, #7
 8004204:	fa05 f50c 	lsl.w	r5, r5, ip
 8004208:	fa0e fc0c 	lsl.w	ip, lr, ip
 800420c:	ea27 070c 	bic.w	r7, r7, ip
 8004210:	433d      	orrs	r5, r7
 8004212:	619d      	str	r5, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004214:	68dd      	ldr	r5, [r3, #12]
 8004216:	f3c5 0cc1 	ubfx	ip, r5, #3, #2
    switch (sConfigInjected->InjectedOffsetNumber)
 800421a:	690d      	ldr	r5, [r1, #16]
 800421c:	f105 3eff 	add.w	lr, r5, #4294967295
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004220:	694d      	ldr	r5, [r1, #20]
 8004222:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8004226:	06a4      	lsls	r4, r4, #26
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004228:	fa05 f50c 	lsl.w	r5, r5, ip
    switch (sConfigInjected->InjectedOffsetNumber)
 800422c:	f1be 0f03 	cmp.w	lr, #3
 8004230:	f200 812c 	bhi.w	800448c <HAL_ADCEx_InjectedConfigChannel+0x35c>
 8004234:	e8df f01e 	tbh	[pc, lr, lsl #1]
 8004238:	00f90004 	.word	0x00f90004
 800423c:	00e700f0 	.word	0x00e700f0
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8004240:	6e1f      	ldr	r7, [r3, #96]	@ 0x60
 8004242:	4325      	orrs	r5, r4
 8004244:	4ca6      	ldr	r4, [pc, #664]	@ (80044e0 <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 8004246:	403c      	ands	r4, r7
 8004248:	432c      	orrs	r4, r5
 800424a:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 800424e:	661c      	str	r4, [r3, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004250:	689c      	ldr	r4, [r3, #8]
 8004252:	f004 0403 	and.w	r4, r4, #3
 8004256:	2c01      	cmp	r4, #1
 8004258:	d023      	beq.n	80042a2 <HAL_ADCEx_InjectedConfigChannel+0x172>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 800425a:	680c      	ldr	r4, [r1, #0]
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 800425c:	f04f 0c01 	mov.w	ip, #1
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004260:	2e01      	cmp	r6, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004262:	fa0c fc04 	lsl.w	ip, ip, r4
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004266:	d026      	beq.n	80042b6 <HAL_ADCEx_InjectedConfigChannel+0x186>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004268:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 800426c:	2c10      	cmp	r4, #16
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 800426e:	ea21 010c 	bic.w	r1, r1, ip
 8004272:	f8c3 10b0 	str.w	r1, [r3, #176]	@ 0xb0
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004276:	d036      	beq.n	80042e6 <HAL_ADCEx_InjectedConfigChannel+0x1b6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004278:	2c11      	cmp	r4, #17
 800427a:	d15f      	bne.n	800433c <HAL_ADCEx_InjectedConfigChannel+0x20c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800427c:	4999      	ldr	r1, [pc, #612]	@ (80044e4 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 800427e:	6889      	ldr	r1, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8004280:	01ce      	lsls	r6, r1, #7
 8004282:	d409      	bmi.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004284:	6899      	ldr	r1, [r3, #8]
 8004286:	f001 0103 	and.w	r1, r1, #3
 800428a:	2901      	cmp	r1, #1
 800428c:	f000 80f5 	beq.w	800447a <HAL_ADCEx_InjectedConfigChannel+0x34a>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004290:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004294:	f000 80df 	beq.w	8004456 <HAL_ADCEx_InjectedConfigChannel+0x326>
  __HAL_UNLOCK(hadc);
 8004298:	2300      	movs	r3, #0
 800429a:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 800429e:	b003      	add	sp, #12
 80042a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80042a2:	681c      	ldr	r4, [r3, #0]
 80042a4:	07e4      	lsls	r4, r4, #31
 80042a6:	d4f7      	bmi.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 80042a8:	680c      	ldr	r4, [r1, #0]
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80042aa:	f04f 0c01 	mov.w	ip, #1
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 80042ae:	2e01      	cmp	r6, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80042b0:	fa0c fc04 	lsl.w	ip, ip, r4
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 80042b4:	d1d8      	bne.n	8004268 <HAL_ADCEx_InjectedConfigChannel+0x138>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80042b6:	f8d3 50b0 	ldr.w	r5, [r3, #176]	@ 0xb0
        MODIFY_REG(hadc->Instance->SMPR2,
 80042ba:	6889      	ldr	r1, [r1, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80042bc:	ea45 050c 	orr.w	r5, r5, ip
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80042c0:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80042c2:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80042c6:	f240 8091 	bls.w	80043ec <HAL_ADCEx_InjectedConfigChannel+0x2bc>
        MODIFY_REG(hadc->Instance->SMPR2,
 80042ca:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 80042ce:	699d      	ldr	r5, [r3, #24]
 80042d0:	3e1b      	subs	r6, #27
 80042d2:	2707      	movs	r7, #7
 80042d4:	40b1      	lsls	r1, r6
 80042d6:	fa07 f606 	lsl.w	r6, r7, r6
 80042da:	ea25 0506 	bic.w	r5, r5, r6
 80042de:	4329      	orrs	r1, r5
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80042e0:	2c10      	cmp	r4, #16
        MODIFY_REG(hadc->Instance->SMPR2,
 80042e2:	6199      	str	r1, [r3, #24]
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80042e4:	d1c8      	bne.n	8004278 <HAL_ADCEx_InjectedConfigChannel+0x148>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80042e6:	497f      	ldr	r1, [pc, #508]	@ (80044e4 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 80042e8:	6889      	ldr	r1, [r1, #8]
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80042ea:	020f      	lsls	r7, r1, #8
 80042ec:	d4d4      	bmi.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80042ee:	6899      	ldr	r1, [r3, #8]
 80042f0:	f001 0103 	and.w	r1, r1, #3
 80042f4:	2901      	cmp	r1, #1
 80042f6:	f000 80b6 	beq.w	8004466 <HAL_ADCEx_InjectedConfigChannel+0x336>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80042fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042fe:	d1cb      	bne.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004300:	4978      	ldr	r1, [pc, #480]	@ (80044e4 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004302:	4c79      	ldr	r4, [pc, #484]	@ (80044e8 <HAL_ADCEx_InjectedConfigChannel+0x3b8>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004304:	688b      	ldr	r3, [r1, #8]
 8004306:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800430a:	608b      	str	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800430c:	f1a1 614e 	sub.w	r1, r1, #216006656	@ 0xce00000
 8004310:	6823      	ldr	r3, [r4, #0]
 8004312:	f5a1 2184 	sub.w	r1, r1, #270336	@ 0x42000
 8004316:	f2a1 417d 	subw	r1, r1, #1149	@ 0x47d
 800431a:	fba1 1303 	umull	r1, r3, r1, r3
 800431e:	0c9b      	lsrs	r3, r3, #18
 8004320:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004328:	9b01      	ldr	r3, [sp, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0b4      	beq.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
            wait_loop_index--;
 800432e:	9b01      	ldr	r3, [sp, #4]
 8004330:	3b01      	subs	r3, #1
 8004332:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004334:	9b01      	ldr	r3, [sp, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1f9      	bne.n	800432e <HAL_ADCEx_InjectedConfigChannel+0x1fe>
 800433a:	e7ad      	b.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800433c:	2c12      	cmp	r4, #18
 800433e:	d1ab      	bne.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004340:	4968      	ldr	r1, [pc, #416]	@ (80044e4 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 8004342:	6889      	ldr	r1, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8004344:	024d      	lsls	r5, r1, #9
 8004346:	d4a7      	bmi.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004348:	6899      	ldr	r1, [r3, #8]
 800434a:	f001 0103 	and.w	r1, r1, #3
 800434e:	2901      	cmp	r1, #1
 8004350:	f000 8097 	beq.w	8004482 <HAL_ADCEx_InjectedConfigChannel+0x352>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004354:	4963      	ldr	r1, [pc, #396]	@ (80044e4 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 8004356:	688b      	ldr	r3, [r1, #8]
 8004358:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800435c:	608b      	str	r3, [r1, #8]
 800435e:	e79b      	b.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8004360:	695f      	ldr	r7, [r3, #20]
 8004362:	f04f 0e07 	mov.w	lr, #7
 8004366:	fa05 f50c 	lsl.w	r5, r5, ip
 800436a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800436e:	ea27 0c0c 	bic.w	ip, r7, ip
 8004372:	ea4c 0505 	orr.w	r5, ip, r5
 8004376:	615d      	str	r5, [r3, #20]
 8004378:	e74c      	b.n	8004214 <HAL_ADCEx_InjectedConfigChannel+0xe4>
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 800437a:	68dd      	ldr	r5, [r3, #12]
 800437c:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004380:	432c      	orrs	r4, r5
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8004382:	2f01      	cmp	r7, #1
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8004384:	60dc      	str	r4, [r3, #12]
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8004386:	f47f af21 	bne.w	80041cc <HAL_ADCEx_InjectedConfigChannel+0x9c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800438a:	6c14      	ldr	r4, [r2, #64]	@ 0x40
 800438c:	f044 0420 	orr.w	r4, r4, #32
        tmp_hal_status = HAL_ERROR;
 8004390:	4638      	mov	r0, r7
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004392:	6414      	str	r4, [r2, #64]	@ 0x40
        tmp_hal_status = HAL_ERROR;
 8004394:	e71a      	b.n	80041cc <HAL_ADCEx_InjectedConfigChannel+0x9c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004396:	6a0c      	ldr	r4, [r1, #32]
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004398:	6808      	ldr	r0, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800439a:	2c01      	cmp	r4, #1
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 800439c:	ea4f 2000 	mov.w	r0, r0, lsl #8
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80043a0:	d002      	beq.n	80043a8 <HAL_ADCEx_InjectedConfigChannel+0x278>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 80043a2:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 80043a4:	432c      	orrs	r4, r5
 80043a6:	4320      	orrs	r0, r4
      MODIFY_REG(hadc->Instance->JSQR           ,
 80043a8:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80043aa:	4d50      	ldr	r5, [pc, #320]	@ (80044ec <HAL_ADCEx_InjectedConfigChannel+0x3bc>)
 80043ac:	402c      	ands	r4, r5
 80043ae:	4304      	orrs	r4, r0
 80043b0:	64dc      	str	r4, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 80043b2:	6490      	str	r0, [r2, #72]	@ 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043b4:	2000      	movs	r0, #0
 80043b6:	e6f8      	b.n	80041aa <HAL_ADCEx_InjectedConfigChannel+0x7a>
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80043b8:	684b      	ldr	r3, [r1, #4]
 80043ba:	680d      	ldr	r5, [r1, #0]
 80043bc:	6c90      	ldr	r0, [r2, #72]	@ 0x48
 80043be:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	3302      	adds	r3, #2
 80043c6:	271f      	movs	r7, #31
 80043c8:	409d      	lsls	r5, r3
 80043ca:	fa07 f303 	lsl.w	r3, r7, r3
 80043ce:	ea20 0003 	bic.w	r0, r0, r3
      hadc->InjectionConfig.ChannelCount --;
 80043d2:	3c01      	subs	r4, #1
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80043d4:	4328      	orrs	r0, r5
        MODIFY_REG(hadc->Instance->JSQR              ,
 80043d6:	6813      	ldr	r3, [r2, #0]
      hadc->InjectionConfig.ChannelCount --;
 80043d8:	64d4      	str	r4, [r2, #76]	@ 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80043da:	6490      	str	r0, [r2, #72]	@ 0x48
      if (hadc->InjectionConfig.ChannelCount == 0U)
 80043dc:	b924      	cbnz	r4, 80043e8 <HAL_ADCEx_InjectedConfigChannel+0x2b8>
        MODIFY_REG(hadc->Instance->JSQR              ,
 80043de:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80043e0:	4d42      	ldr	r5, [pc, #264]	@ (80044ec <HAL_ADCEx_InjectedConfigChannel+0x3bc>)
 80043e2:	402c      	ands	r4, r5
 80043e4:	4320      	orrs	r0, r4
 80043e6:	64d8      	str	r0, [r3, #76]	@ 0x4c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043e8:	2000      	movs	r0, #0
 80043ea:	e6de      	b.n	80041aa <HAL_ADCEx_InjectedConfigChannel+0x7a>
        MODIFY_REG(hadc->Instance->SMPR1,
 80043ec:	1c65      	adds	r5, r4, #1
 80043ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043f2:	695c      	ldr	r4, [r3, #20]
 80043f4:	2607      	movs	r6, #7
 80043f6:	40a9      	lsls	r1, r5
 80043f8:	fa06 f505 	lsl.w	r5, r6, r5
 80043fc:	ea24 0405 	bic.w	r4, r4, r5
 8004400:	4321      	orrs	r1, r4
 8004402:	6159      	str	r1, [r3, #20]
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004404:	e748      	b.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8004406:	6edf      	ldr	r7, [r3, #108]	@ 0x6c
 8004408:	4325      	orrs	r5, r4
 800440a:	4c35      	ldr	r4, [pc, #212]	@ (80044e0 <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 800440c:	403c      	ands	r4, r7
 800440e:	432c      	orrs	r4, r5
 8004410:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004414:	66dc      	str	r4, [r3, #108]	@ 0x6c
      break;
 8004416:	e71b      	b.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8004418:	6e9f      	ldr	r7, [r3, #104]	@ 0x68
 800441a:	4325      	orrs	r5, r4
 800441c:	4c30      	ldr	r4, [pc, #192]	@ (80044e0 <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 800441e:	403c      	ands	r4, r7
 8004420:	432c      	orrs	r4, r5
 8004422:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004426:	669c      	str	r4, [r3, #104]	@ 0x68
      break;
 8004428:	e712      	b.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR2                               ,
 800442a:	6e5f      	ldr	r7, [r3, #100]	@ 0x64
 800442c:	4325      	orrs	r5, r4
 800442e:	4c2c      	ldr	r4, [pc, #176]	@ (80044e0 <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 8004430:	403c      	ands	r4, r7
 8004432:	432c      	orrs	r4, r5
 8004434:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004438:	665c      	str	r4, [r3, #100]	@ 0x64
      break;
 800443a:	e709      	b.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0x120>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800443c:	6c14      	ldr	r4, [r2, #64]	@ 0x40
 800443e:	f044 0420 	orr.w	r4, r4, #32
        tmp_hal_status = HAL_ERROR;
 8004442:	4628      	mov	r0, r5
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004444:	6414      	str	r4, [r2, #64]	@ 0x40
        tmp_hal_status = HAL_ERROR;
 8004446:	e6d1      	b.n	80041ec <HAL_ADCEx_InjectedConfigChannel+0xbc>
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8004448:	ea44 6445 	orr.w	r4, r4, r5, lsl #25
 800444c:	60dc      	str	r4, [r3, #12]
 800444e:	e6cd      	b.n	80041ec <HAL_ADCEx_InjectedConfigChannel+0xbc>
  __HAL_LOCK(hadc);
 8004450:	2002      	movs	r0, #2
}
 8004452:	b003      	add	sp, #12
 8004454:	bdf0      	pop	{r4, r5, r6, r7, pc}
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004456:	4923      	ldr	r1, [pc, #140]	@ (80044e4 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 8004458:	688b      	ldr	r3, [r1, #8]
 800445a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800445e:	608b      	str	r3, [r1, #8]
 8004460:	e71a      	b.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
 8004462:	461c      	mov	r4, r3
 8004464:	e685      	b.n	8004172 <HAL_ADCEx_InjectedConfigChannel+0x42>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004466:	6819      	ldr	r1, [r3, #0]
 8004468:	07c9      	lsls	r1, r1, #31
 800446a:	f57f af46 	bpl.w	80042fa <HAL_ADCEx_InjectedConfigChannel+0x1ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800446e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004470:	f043 0320 	orr.w	r3, r3, #32
        tmp_hal_status = HAL_ERROR;
 8004474:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004476:	6413      	str	r3, [r2, #64]	@ 0x40
        tmp_hal_status = HAL_ERROR;
 8004478:	e70e      	b.n	8004298 <HAL_ADCEx_InjectedConfigChannel+0x168>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800447a:	6819      	ldr	r1, [r3, #0]
 800447c:	07cc      	lsls	r4, r1, #31
 800447e:	d4f6      	bmi.n	800446e <HAL_ADCEx_InjectedConfigChannel+0x33e>
 8004480:	e706      	b.n	8004290 <HAL_ADCEx_InjectedConfigChannel+0x160>
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	07db      	lsls	r3, r3, #31
 8004486:	f57f af65 	bpl.w	8004354 <HAL_ADCEx_InjectedConfigChannel+0x224>
 800448a:	e7f0      	b.n	800446e <HAL_ADCEx_InjectedConfigChannel+0x33e>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800448c:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 800448e:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 8004492:	42a5      	cmp	r5, r4
 8004494:	d014      	beq.n	80044c0 <HAL_ADCEx_InjectedConfigChannel+0x390>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004496:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 8004498:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 800449c:	42a5      	cmp	r5, r4
 800449e:	d014      	beq.n	80044ca <HAL_ADCEx_InjectedConfigChannel+0x39a>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80044a0:	6e9d      	ldr	r5, [r3, #104]	@ 0x68
 80044a2:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 80044a6:	42a5      	cmp	r5, r4
 80044a8:	d014      	beq.n	80044d4 <HAL_ADCEx_InjectedConfigChannel+0x3a4>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80044aa:	6edd      	ldr	r5, [r3, #108]	@ 0x6c
 80044ac:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 80044b0:	42a5      	cmp	r5, r4
 80044b2:	f47f aecd 	bne.w	8004250 <HAL_ADCEx_InjectedConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80044b6:	6edc      	ldr	r4, [r3, #108]	@ 0x6c
 80044b8:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80044bc:	66dc      	str	r4, [r3, #108]	@ 0x6c
 80044be:	e6c7      	b.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80044c0:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 80044c2:	f025 4500 	bic.w	r5, r5, #2147483648	@ 0x80000000
 80044c6:	661d      	str	r5, [r3, #96]	@ 0x60
 80044c8:	e7e5      	b.n	8004496 <HAL_ADCEx_InjectedConfigChannel+0x366>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80044ca:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 80044cc:	f025 4500 	bic.w	r5, r5, #2147483648	@ 0x80000000
 80044d0:	665d      	str	r5, [r3, #100]	@ 0x64
 80044d2:	e7e5      	b.n	80044a0 <HAL_ADCEx_InjectedConfigChannel+0x370>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80044d4:	6e9d      	ldr	r5, [r3, #104]	@ 0x68
 80044d6:	f025 4500 	bic.w	r5, r5, #2147483648	@ 0x80000000
 80044da:	669d      	str	r5, [r3, #104]	@ 0x68
 80044dc:	e7e5      	b.n	80044aa <HAL_ADCEx_InjectedConfigChannel+0x37a>
 80044de:	bf00      	nop
 80044e0:	83fff000 	.word	0x83fff000
 80044e4:	50000300 	.word	0x50000300
 80044e8:	200004e8 	.word	0x200004e8
 80044ec:	82082000 	.word	0x82082000

080044f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044f0:	4907      	ldr	r1, [pc, #28]	@ (8004510 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80044f2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044f4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044f6:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044fa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044fe:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004500:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004502:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004506:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800450a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	e000ed00 	.word	0xe000ed00

08004514 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004514:	4b1b      	ldr	r3, [pc, #108]	@ (8004584 <HAL_NVIC_SetPriority+0x70>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800451c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800451e:	f1c3 0e07 	rsb	lr, r3, #7
 8004522:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004526:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800452a:	bf28      	it	cs
 800452c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004530:	f1bc 0f06 	cmp.w	ip, #6
 8004534:	d91c      	bls.n	8004570 <HAL_NVIC_SetPriority+0x5c>
 8004536:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800453a:	f04f 33ff 	mov.w	r3, #4294967295
 800453e:	fa03 f30c 	lsl.w	r3, r3, ip
 8004542:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004546:	f04f 33ff 	mov.w	r3, #4294967295
 800454a:	fa03 f30e 	lsl.w	r3, r3, lr
 800454e:	ea21 0303 	bic.w	r3, r1, r3
 8004552:	fa03 f30c 	lsl.w	r3, r3, ip
 8004556:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004558:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 800455a:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800455c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800455e:	db0a      	blt.n	8004576 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004560:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8004564:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004568:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800456c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004570:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004572:	4694      	mov	ip, r2
 8004574:	e7e7      	b.n	8004546 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004576:	4a04      	ldr	r2, [pc, #16]	@ (8004588 <HAL_NVIC_SetPriority+0x74>)
 8004578:	f000 000f 	and.w	r0, r0, #15
 800457c:	4402      	add	r2, r0
 800457e:	7613      	strb	r3, [r2, #24]
 8004580:	f85d fb04 	ldr.w	pc, [sp], #4
 8004584:	e000ed00 	.word	0xe000ed00
 8004588:	e000ecfc 	.word	0xe000ecfc

0800458c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800458c:	2800      	cmp	r0, #0
 800458e:	db07      	blt.n	80045a0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004590:	0941      	lsrs	r1, r0, #5
 8004592:	4a04      	ldr	r2, [pc, #16]	@ (80045a4 <HAL_NVIC_EnableIRQ+0x18>)
 8004594:	f000 001f 	and.w	r0, r0, #31
 8004598:	2301      	movs	r3, #1
 800459a:	4083      	lsls	r3, r0
 800459c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	e000e100 	.word	0xe000e100

080045a8 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80045a8:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80045ac:	4905      	ldr	r1, [pc, #20]	@ (80045c4 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80045ae:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80045b0:	68ca      	ldr	r2, [r1, #12]
 80045b2:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60cb      	str	r3, [r1, #12]
 80045ba:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80045be:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80045c0:	e7fd      	b.n	80045be <HAL_NVIC_SystemReset+0x16>
 80045c2:	bf00      	nop
 80045c4:	e000ed00 	.word	0xe000ed00
 80045c8:	05fa0004 	.word	0x05fa0004

080045cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045cc:	3801      	subs	r0, #1
 80045ce:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80045d2:	d301      	bcc.n	80045d8 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045d4:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80045d6:	4770      	bx	lr
{
 80045d8:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045da:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045de:	4c07      	ldr	r4, [pc, #28]	@ (80045fc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045e0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045e2:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80045e6:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045ea:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045ec:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045ee:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045f0:	619a      	str	r2, [r3, #24]
}
 80045f2:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045f6:	6119      	str	r1, [r3, #16]
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	e000ed00 	.word	0xe000ed00

08004600 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop

08004604 <HAL_SYSTICK_IRQHandler>:
{
 8004604:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004606:	f7ff fffb 	bl	8004600 <HAL_SYSTICK_Callback>
}
 800460a:	bd08      	pop	{r3, pc}

0800460c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800460c:	b340      	cbz	r0, 8004660 <HAL_DMA_Init+0x54>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800460e:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8004612:	4603      	mov	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004614:	68c0      	ldr	r0, [r0, #12]
  tmp |=  hdma->Init.Direction        |
 8004616:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004618:	6919      	ldr	r1, [r3, #16]
{
 800461a:	b470      	push	{r4, r5, r6}
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800461c:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800461e:	695d      	ldr	r5, [r3, #20]
  tmp = hdma->Instance->CCR;
 8004620:	681c      	ldr	r4, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004622:	6998      	ldr	r0, [r3, #24]
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
 8004624:	4e0f      	ldr	r6, [pc, #60]	@ (8004664 <HAL_DMA_Init+0x58>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004626:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004628:	432a      	orrs	r2, r5
 800462a:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 800462c:	6825      	ldr	r5, [r4, #0]
          hdma->Init.Mode                | hdma->Init.Priority;
 800462e:	69d8      	ldr	r0, [r3, #28]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004630:	490d      	ldr	r1, [pc, #52]	@ (8004668 <HAL_DMA_Init+0x5c>)
          hdma->Init.Mode                | hdma->Init.Priority;
 8004632:	4302      	orrs	r2, r0
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004634:	f425 5c7f 	bic.w	ip, r5, #16320	@ 0x3fc0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004638:	480c      	ldr	r0, [pc, #48]	@ (800466c <HAL_DMA_Init+0x60>)
 800463a:	4421      	add	r1, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800463c:	f02c 0c30 	bic.w	ip, ip, #48	@ 0x30
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004640:	fba0 0101 	umull	r0, r1, r0, r1
  tmp |=  hdma->Init.Direction        |
 8004644:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8004648:	6022      	str	r2, [r4, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800464a:	0909      	lsrs	r1, r1, #4
  hdma->Lock = HAL_UNLOCKED;
 800464c:	f44f 7280 	mov.w	r2, #256	@ 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004650:	2000      	movs	r0, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004652:	0089      	lsls	r1, r1, #2
  hdma->Lock = HAL_UNLOCKED;
 8004654:	841a      	strh	r2, [r3, #32]
  hdma->DmaBaseAddress = DMA1;
 8004656:	63de      	str	r6, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004658:	6419      	str	r1, [r3, #64]	@ 0x40
}
 800465a:	bc70      	pop	{r4, r5, r6}
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800465c:	6398      	str	r0, [r3, #56]	@ 0x38
}
 800465e:	4770      	bx	lr
    return HAL_ERROR;
 8004660:	2001      	movs	r0, #1
}
 8004662:	4770      	bx	lr
 8004664:	40020000 	.word	0x40020000
 8004668:	bffdfff8 	.word	0xbffdfff8
 800466c:	cccccccd 	.word	0xcccccccd

08004670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004674:	680c      	ldr	r4, [r1, #0]
{
 8004676:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004678:	2c00      	cmp	r4, #0
 800467a:	f000 80bd 	beq.w	80047f8 <HAL_GPIO_Init+0x188>
  uint32_t position = 0x00u;
 800467e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004680:	f04f 0b01 	mov.w	fp, #1
 8004684:	e066      	b.n	8004754 <HAL_GPIO_Init+0xe4>
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004686:	2a03      	cmp	r2, #3
 8004688:	f040 80b9 	bne.w	80047fe <HAL_GPIO_Init+0x18e>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800468c:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8004690:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004694:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004698:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800469a:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 800469e:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046a0:	d054      	beq.n	800474c <HAL_GPIO_Init+0xdc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046a2:	4f64      	ldr	r7, [pc, #400]	@ (8004834 <HAL_GPIO_Init+0x1c4>)
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	61ba      	str	r2, [r7, #24]
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	f002 0201 	and.w	r2, r2, #1
 80046b2:	9203      	str	r2, [sp, #12]
 80046b4:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046b6:	f023 0203 	bic.w	r2, r3, #3
 80046ba:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80046be:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046c2:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 80046c6:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046c8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80046cc:	260f      	movs	r6, #15
 80046ce:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046d2:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046d6:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046da:	d013      	beq.n	8004704 <HAL_GPIO_Init+0x94>
 80046dc:	4e56      	ldr	r6, [pc, #344]	@ (8004838 <HAL_GPIO_Init+0x1c8>)
 80046de:	42b0      	cmp	r0, r6
 80046e0:	f000 8099 	beq.w	8004816 <HAL_GPIO_Init+0x1a6>
 80046e4:	4e55      	ldr	r6, [pc, #340]	@ (800483c <HAL_GPIO_Init+0x1cc>)
 80046e6:	42b0      	cmp	r0, r6
 80046e8:	f000 809c 	beq.w	8004824 <HAL_GPIO_Init+0x1b4>
 80046ec:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8004844 <HAL_GPIO_Init+0x1d4>
 80046f0:	4570      	cmp	r0, lr
 80046f2:	bf0c      	ite	eq
 80046f4:	f04f 0e03 	moveq.w	lr, #3
 80046f8:	f04f 0e05 	movne.w	lr, #5
 80046fc:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004700:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004704:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004706:	4a4e      	ldr	r2, [pc, #312]	@ (8004840 <HAL_GPIO_Init+0x1d0>)
 8004708:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800470a:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 800470c:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8004710:	4e4b      	ldr	r6, [pc, #300]	@ (8004840 <HAL_GPIO_Init+0x1d0>)
        temp &= ~(iocurrent);
 8004712:	bf54      	ite	pl
 8004714:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004716:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR = temp;
 800471a:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 800471c:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800471e:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8004720:	4e47      	ldr	r6, [pc, #284]	@ (8004840 <HAL_GPIO_Init+0x1d0>)
        temp &= ~(iocurrent);
 8004722:	bf54      	ite	pl
 8004724:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004726:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR = temp;
 800472a:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 800472c:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800472e:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8004730:	4e43      	ldr	r6, [pc, #268]	@ (8004840 <HAL_GPIO_Init+0x1d0>)
        temp &= ~(iocurrent);
 8004732:	bf54      	ite	pl
 8004734:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004736:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR = temp;
 800473a:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800473c:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800473e:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8004740:	4d3f      	ldr	r5, [pc, #252]	@ (8004840 <HAL_GPIO_Init+0x1d0>)
        temp &= ~(iocurrent);
 8004742:	bf54      	ite	pl
 8004744:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004746:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR = temp;
 800474a:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 800474c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800474e:	fa34 f203 	lsrs.w	r2, r4, r3
 8004752:	d051      	beq.n	80047f8 <HAL_GPIO_Init+0x188>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004754:	fa0b fe03 	lsl.w	lr, fp, r3
    if (iocurrent != 0x00u)
 8004758:	ea1e 0a04 	ands.w	sl, lr, r4
 800475c:	d0f6      	beq.n	800474c <HAL_GPIO_Init+0xdc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800475e:	684d      	ldr	r5, [r1, #4]
 8004760:	f005 0203 	and.w	r2, r5, #3
 8004764:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004768:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800476a:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800476e:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004772:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004776:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800477a:	d884      	bhi.n	8004686 <HAL_GPIO_Init+0x16>
        temp = GPIOx->OSPEEDR;
 800477c:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004780:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004782:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004786:	fa06 f80c 	lsl.w	r8, r6, ip
 800478a:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 800478e:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8004792:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004796:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004798:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800479c:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 80047a0:	fa0e fe03 	lsl.w	lr, lr, r3
 80047a4:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 80047a8:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 80047ac:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80047b0:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80047b4:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80047b8:	ea4e 0e08 	orr.w	lr, lr, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047bc:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80047be:	f8c0 e00c 	str.w	lr, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047c2:	f47f af63 	bne.w	800468c <HAL_GPIO_Init+0x1c>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047c6:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3u];
 80047c8:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047cc:	f003 0e07 	and.w	lr, r3, #7
 80047d0:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80047d4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047d8:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3u];
 80047dc:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047e0:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047e2:	260f      	movs	r6, #15
 80047e4:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047e8:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047ea:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047ee:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3u] = temp;
 80047f2:	f8c8 e020 	str.w	lr, [r8, #32]
 80047f6:	e749      	b.n	800468c <HAL_GPIO_Init+0x1c>
  }
}
 80047f8:	b005      	add	sp, #20
 80047fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->PUPDR;
 80047fe:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004802:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004804:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004808:	fa06 fe0c 	lsl.w	lr, r6, ip
 800480c:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8004810:	f8c0 e00c 	str.w	lr, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004814:	e73a      	b.n	800468c <HAL_GPIO_Init+0x1c>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004816:	f04f 0e01 	mov.w	lr, #1
 800481a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800481e:	ea47 070c 	orr.w	r7, r7, ip
 8004822:	e76f      	b.n	8004704 <HAL_GPIO_Init+0x94>
 8004824:	f04f 0e02 	mov.w	lr, #2
 8004828:	fa0e fc0c 	lsl.w	ip, lr, ip
 800482c:	ea47 070c 	orr.w	r7, r7, ip
 8004830:	e768      	b.n	8004704 <HAL_GPIO_Init+0x94>
 8004832:	bf00      	nop
 8004834:	40021000 	.word	0x40021000
 8004838:	48000400 	.word	0x48000400
 800483c:	48000800 	.word	0x48000800
 8004840:	40010400 	.word	0x40010400
 8004844:	48000c00 	.word	0x48000c00

08004848 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004848:	b10a      	cbz	r2, 800484e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800484a:	6181      	str	r1, [r0, #24]
 800484c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800484e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8004850:	4770      	bx	lr
 8004852:	bf00      	nop

08004854 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004854:	2800      	cmp	r0, #0
 8004856:	f000 82bb 	beq.w	8004dd0 <HAL_RCC_OscConfig+0x57c>
{
 800485a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800485e:	6803      	ldr	r3, [r0, #0]
 8004860:	07d9      	lsls	r1, r3, #31
{
 8004862:	b083      	sub	sp, #12
 8004864:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004866:	d54b      	bpl.n	8004900 <HAL_RCC_OscConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004868:	49ac      	ldr	r1, [pc, #688]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 800486a:	684a      	ldr	r2, [r1, #4]
 800486c:	f002 020c 	and.w	r2, r2, #12
 8004870:	2a04      	cmp	r2, #4
 8004872:	f000 815d 	beq.w	8004b30 <HAL_RCC_OscConfig+0x2dc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004876:	684a      	ldr	r2, [r1, #4]
 8004878:	f002 020c 	and.w	r2, r2, #12
 800487c:	2a08      	cmp	r2, #8
 800487e:	f000 8153 	beq.w	8004b28 <HAL_RCC_OscConfig+0x2d4>
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004882:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004886:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800488a:	d015      	beq.n	80048b8 <HAL_RCC_OscConfig+0x64>
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 8189 	beq.w	8004ba4 <HAL_RCC_OscConfig+0x350>
 8004892:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004896:	f000 8236 	beq.w	8004d06 <HAL_RCC_OscConfig+0x4b2>
 800489a:	4ba0      	ldr	r3, [pc, #640]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 800489c:	6819      	ldr	r1, [r3, #0]
 800489e:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80048a2:	6019      	str	r1, [r3, #0]
 80048a4:	6819      	ldr	r1, [r3, #0]
 80048a6:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 80048aa:	6019      	str	r1, [r3, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80048ae:	f021 010f 	bic.w	r1, r1, #15
 80048b2:	430a      	orrs	r2, r1
 80048b4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048b6:	e009      	b.n	80048cc <HAL_RCC_OscConfig+0x78>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048b8:	4998      	ldr	r1, [pc, #608]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 80048ba:	680b      	ldr	r3, [r1, #0]
 80048bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048c0:	600b      	str	r3, [r1, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048c2:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80048c4:	f023 030f 	bic.w	r3, r3, #15
 80048c8:	4313      	orrs	r3, r2
 80048ca:	62cb      	str	r3, [r1, #44]	@ 0x2c
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048cc:	f7ff f988 	bl	8003be0 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048d0:	4f92      	ldr	r7, [pc, #584]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80048d2:	4605      	mov	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d4:	f44f 3800 	mov.w	r8, #131072	@ 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048d8:	2601      	movs	r6, #1
 80048da:	e005      	b.n	80048e8 <HAL_RCC_OscConfig+0x94>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048dc:	f7ff f980 	bl	8003be0 <HAL_GetTick>
 80048e0:	1b40      	subs	r0, r0, r5
 80048e2:	2864      	cmp	r0, #100	@ 0x64
 80048e4:	f200 815a 	bhi.w	8004b9c <HAL_RCC_OscConfig+0x348>
 80048e8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ec:	683a      	ldr	r2, [r7, #0]
 80048ee:	fa98 f3a8 	rbit	r3, r8
 80048f2:	fab3 f383 	clz	r3, r3
 80048f6:	fa06 f303 	lsl.w	r3, r6, r3
 80048fa:	4213      	tst	r3, r2
 80048fc:	d0ee      	beq.n	80048dc <HAL_RCC_OscConfig+0x88>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048fe:	6823      	ldr	r3, [r4, #0]
 8004900:	079f      	lsls	r7, r3, #30
 8004902:	d53f      	bpl.n	8004984 <HAL_RCC_OscConfig+0x130>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004904:	4a85      	ldr	r2, [pc, #532]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 8004906:	6851      	ldr	r1, [r2, #4]
 8004908:	f011 0f0c 	tst.w	r1, #12
 800490c:	f000 80cb 	beq.w	8004aa6 <HAL_RCC_OscConfig+0x252>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004910:	6851      	ldr	r1, [r2, #4]
 8004912:	f001 010c 	and.w	r1, r1, #12
 8004916:	2908      	cmp	r1, #8
 8004918:	f000 80c1 	beq.w	8004a9e <HAL_RCC_OscConfig+0x24a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800491c:	6922      	ldr	r2, [r4, #16]
 800491e:	2a00      	cmp	r2, #0
 8004920:	f000 8194 	beq.w	8004c4c <HAL_RCC_OscConfig+0x3f8>
 8004924:	2501      	movs	r5, #1
 8004926:	fa95 f3a5 	rbit	r3, r5
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800492a:	fab3 f383 	clz	r3, r3
 800492e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004932:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004936:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004938:	4f78      	ldr	r7, [pc, #480]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 800493a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800493c:	f7ff f950 	bl	8003be0 <HAL_GetTick>
 8004940:	f04f 0802 	mov.w	r8, #2
 8004944:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004946:	e005      	b.n	8004954 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004948:	f7ff f94a 	bl	8003be0 <HAL_GetTick>
 800494c:	1b80      	subs	r0, r0, r6
 800494e:	2802      	cmp	r0, #2
 8004950:	f200 8124 	bhi.w	8004b9c <HAL_RCC_OscConfig+0x348>
 8004954:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	fa98 f3a8 	rbit	r3, r8
 800495e:	fab3 f383 	clz	r3, r3
 8004962:	fa05 f303 	lsl.w	r3, r5, r3
 8004966:	4213      	tst	r3, r2
 8004968:	d0ee      	beq.n	8004948 <HAL_RCC_OscConfig+0xf4>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800496a:	6839      	ldr	r1, [r7, #0]
 800496c:	22f8      	movs	r2, #248	@ 0xf8
 800496e:	fa92 f2a2 	rbit	r2, r2
 8004972:	6963      	ldr	r3, [r4, #20]
 8004974:	fab2 f282 	clz	r2, r2
 8004978:	4093      	lsls	r3, r2
 800497a:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 800497e:	4313      	orrs	r3, r2
 8004980:	603b      	str	r3, [r7, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004982:	6823      	ldr	r3, [r4, #0]
 8004984:	071d      	lsls	r5, r3, #28
 8004986:	d429      	bmi.n	80049dc <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004988:	0758      	lsls	r0, r3, #29
 800498a:	d553      	bpl.n	8004a34 <HAL_RCC_OscConfig+0x1e0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800498c:	4b63      	ldr	r3, [pc, #396]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 800498e:	69da      	ldr	r2, [r3, #28]
 8004990:	00d1      	lsls	r1, r2, #3
 8004992:	f100 80c1 	bmi.w	8004b18 <HAL_RCC_OscConfig+0x2c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800499c:	61da      	str	r2, [r3, #28]
 800499e:	69db      	ldr	r3, [r3, #28]
 80049a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049a4:	9301      	str	r3, [sp, #4]
 80049a6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80049a8:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049aa:	4e5d      	ldr	r6, [pc, #372]	@ (8004b20 <HAL_RCC_OscConfig+0x2cc>)
 80049ac:	6833      	ldr	r3, [r6, #0]
 80049ae:	05da      	lsls	r2, r3, #23
 80049b0:	f140 80e4 	bpl.w	8004b7c <HAL_RCC_OscConfig+0x328>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049b4:	68e3      	ldr	r3, [r4, #12]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	f000 816c 	beq.w	8004c94 <HAL_RCC_OscConfig+0x440>
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 8117 	beq.w	8004bf0 <HAL_RCC_OscConfig+0x39c>
 80049c2:	2b05      	cmp	r3, #5
 80049c4:	4b55      	ldr	r3, [pc, #340]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 80049c6:	6a1a      	ldr	r2, [r3, #32]
 80049c8:	f000 81a9 	beq.w	8004d1e <HAL_RCC_OscConfig+0x4ca>
 80049cc:	f022 0201 	bic.w	r2, r2, #1
 80049d0:	621a      	str	r2, [r3, #32]
 80049d2:	6a1a      	ldr	r2, [r3, #32]
 80049d4:	f022 0204 	bic.w	r2, r2, #4
 80049d8:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049da:	e160      	b.n	8004c9e <HAL_RCC_OscConfig+0x44a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049dc:	69a2      	ldr	r2, [r4, #24]
 80049de:	2a00      	cmp	r2, #0
 80049e0:	d074      	beq.n	8004acc <HAL_RCC_OscConfig+0x278>
 80049e2:	2601      	movs	r6, #1
 80049e4:	fa96 f2a6 	rbit	r2, r6
      __HAL_RCC_LSI_ENABLE();
 80049e8:	4b4e      	ldr	r3, [pc, #312]	@ (8004b24 <HAL_RCC_OscConfig+0x2d0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ea:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8004b1c <HAL_RCC_OscConfig+0x2c8>
      __HAL_RCC_LSI_ENABLE();
 80049ee:	fab2 f282 	clz	r2, r2
 80049f2:	4413      	add	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	2502      	movs	r5, #2
 80049f8:	601e      	str	r6, [r3, #0]
      tickstart = HAL_GetTick();
 80049fa:	f7ff f8f1 	bl	8003be0 <HAL_GetTick>
 80049fe:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a00:	e005      	b.n	8004a0e <HAL_RCC_OscConfig+0x1ba>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a02:	f7ff f8ed 	bl	8003be0 <HAL_GetTick>
 8004a06:	1bc0      	subs	r0, r0, r7
 8004a08:	2802      	cmp	r0, #2
 8004a0a:	f200 80c7 	bhi.w	8004b9c <HAL_RCC_OscConfig+0x348>
 8004a0e:	fa95 f3a5 	rbit	r3, r5
 8004a12:	fa95 f3a5 	rbit	r3, r5
 8004a16:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a1a:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 8004a1e:	fa95 f3a5 	rbit	r3, r5
 8004a22:	fab3 f383 	clz	r3, r3
 8004a26:	fa06 f303 	lsl.w	r3, r6, r3
 8004a2a:	4213      	tst	r3, r2
 8004a2c:	d0e9      	beq.n	8004a02 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	0758      	lsls	r0, r3, #29
 8004a32:	d4ab      	bmi.n	800498c <HAL_RCC_OscConfig+0x138>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a34:	69e3      	ldr	r3, [r4, #28]
 8004a36:	b373      	cbz	r3, 8004a96 <HAL_RCC_OscConfig+0x242>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a38:	4d38      	ldr	r5, [pc, #224]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 8004a3a:	686a      	ldr	r2, [r5, #4]
 8004a3c:	f002 020c 	and.w	r2, r2, #12
 8004a40:	2a08      	cmp	r2, #8
 8004a42:	f000 814f 	beq.w	8004ce4 <HAL_RCC_OscConfig+0x490>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a4c:	f000 816f 	beq.w	8004d2e <HAL_RCC_OscConfig+0x4da>
 8004a50:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a54:	fab3 f383 	clz	r3, r3
 8004a58:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004a5c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	2200      	movs	r2, #0
 8004a64:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a66:	f7ff f8bb 	bl	8003be0 <HAL_GetTick>
 8004a6a:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 8004a6e:	4604      	mov	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a70:	2601      	movs	r6, #1
 8004a72:	e005      	b.n	8004a80 <HAL_RCC_OscConfig+0x22c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a74:	f7ff f8b4 	bl	8003be0 <HAL_GetTick>
 8004a78:	1b00      	subs	r0, r0, r4
 8004a7a:	2802      	cmp	r0, #2
 8004a7c:	f200 808e 	bhi.w	8004b9c <HAL_RCC_OscConfig+0x348>
 8004a80:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a84:	682a      	ldr	r2, [r5, #0]
 8004a86:	fa97 f3a7 	rbit	r3, r7
 8004a8a:	fab3 f383 	clz	r3, r3
 8004a8e:	fa06 f303 	lsl.w	r3, r6, r3
 8004a92:	4213      	tst	r3, r2
 8004a94:	d1ee      	bne.n	8004a74 <HAL_RCC_OscConfig+0x220>
        }
      }
    }
  }

  return HAL_OK;
 8004a96:	2000      	movs	r0, #0
}
 8004a98:	b003      	add	sp, #12
 8004a9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004a9e:	6852      	ldr	r2, [r2, #4]
 8004aa0:	03d6      	lsls	r6, r2, #15
 8004aa2:	f53f af3b 	bmi.w	800491c <HAL_RCC_OscConfig+0xc8>
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aac:	491b      	ldr	r1, [pc, #108]	@ (8004b1c <HAL_RCC_OscConfig+0x2c8>)
 8004aae:	6808      	ldr	r0, [r1, #0]
 8004ab0:	fa92 f2a2 	rbit	r2, r2
 8004ab4:	2101      	movs	r1, #1
 8004ab6:	fab2 f282 	clz	r2, r2
 8004aba:	fa01 f202 	lsl.w	r2, r1, r2
 8004abe:	4202      	tst	r2, r0
 8004ac0:	d04b      	beq.n	8004b5a <HAL_RCC_OscConfig+0x306>
 8004ac2:	6922      	ldr	r2, [r4, #16]
 8004ac4:	428a      	cmp	r2, r1
 8004ac6:	d048      	beq.n	8004b5a <HAL_RCC_OscConfig+0x306>
    return HAL_ERROR;
 8004ac8:	2001      	movs	r0, #1
 8004aca:	e7e5      	b.n	8004a98 <HAL_RCC_OscConfig+0x244>
 8004acc:	2701      	movs	r7, #1
 8004ace:	fa97 f1a7 	rbit	r1, r7
      __HAL_RCC_LSI_DISABLE();
 8004ad2:	4b14      	ldr	r3, [pc, #80]	@ (8004b24 <HAL_RCC_OscConfig+0x2d0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ad4:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 8004b1c <HAL_RCC_OscConfig+0x2c8>
      __HAL_RCC_LSI_DISABLE();
 8004ad8:	fab1 f181 	clz	r1, r1
 8004adc:	440b      	add	r3, r1
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	2502      	movs	r5, #2
 8004ae2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004ae4:	f7ff f87c 	bl	8003be0 <HAL_GetTick>
 8004ae8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aea:	e004      	b.n	8004af6 <HAL_RCC_OscConfig+0x2a2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aec:	f7ff f878 	bl	8003be0 <HAL_GetTick>
 8004af0:	1b80      	subs	r0, r0, r6
 8004af2:	2802      	cmp	r0, #2
 8004af4:	d852      	bhi.n	8004b9c <HAL_RCC_OscConfig+0x348>
 8004af6:	fa95 f3a5 	rbit	r3, r5
 8004afa:	fa95 f3a5 	rbit	r3, r5
 8004afe:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b02:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 8004b06:	fa95 f3a5 	rbit	r3, r5
 8004b0a:	fab3 f383 	clz	r3, r3
 8004b0e:	fa07 f303 	lsl.w	r3, r7, r3
 8004b12:	4213      	tst	r3, r2
 8004b14:	d1ea      	bne.n	8004aec <HAL_RCC_OscConfig+0x298>
 8004b16:	e78a      	b.n	8004a2e <HAL_RCC_OscConfig+0x1da>
    FlagStatus       pwrclkchanged = RESET;
 8004b18:	2500      	movs	r5, #0
 8004b1a:	e746      	b.n	80049aa <HAL_RCC_OscConfig+0x156>
 8004b1c:	40021000 	.word	0x40021000
 8004b20:	40007000 	.word	0x40007000
 8004b24:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b28:	684a      	ldr	r2, [r1, #4]
 8004b2a:	03d2      	lsls	r2, r2, #15
 8004b2c:	f57f aea9 	bpl.w	8004882 <HAL_RCC_OscConfig+0x2e>
 8004b30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b34:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b38:	49a6      	ldr	r1, [pc, #664]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
 8004b3a:	6808      	ldr	r0, [r1, #0]
 8004b3c:	fa92 f2a2 	rbit	r2, r2
 8004b40:	2101      	movs	r1, #1
 8004b42:	fab2 f282 	clz	r2, r2
 8004b46:	fa01 f202 	lsl.w	r2, r1, r2
 8004b4a:	4202      	tst	r2, r0
 8004b4c:	f43f aed8 	beq.w	8004900 <HAL_RCC_OscConfig+0xac>
 8004b50:	6862      	ldr	r2, [r4, #4]
 8004b52:	2a00      	cmp	r2, #0
 8004b54:	f47f aed4 	bne.w	8004900 <HAL_RCC_OscConfig+0xac>
 8004b58:	e7b6      	b.n	8004ac8 <HAL_RCC_OscConfig+0x274>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b5a:	4d9e      	ldr	r5, [pc, #632]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
 8004b5c:	21f8      	movs	r1, #248	@ 0xf8
 8004b5e:	6828      	ldr	r0, [r5, #0]
 8004b60:	fa91 f1a1 	rbit	r1, r1
 8004b64:	6962      	ldr	r2, [r4, #20]
 8004b66:	fab1 f181 	clz	r1, r1
 8004b6a:	f020 00f8 	bic.w	r0, r0, #248	@ 0xf8
 8004b6e:	408a      	lsls	r2, r1
 8004b70:	4302      	orrs	r2, r0
 8004b72:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b74:	071d      	lsls	r5, r3, #28
 8004b76:	f57f af07 	bpl.w	8004988 <HAL_RCC_OscConfig+0x134>
 8004b7a:	e72f      	b.n	80049dc <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b7c:	6833      	ldr	r3, [r6, #0]
 8004b7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b82:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004b84:	f7ff f82c 	bl	8003be0 <HAL_GetTick>
 8004b88:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b8a:	6833      	ldr	r3, [r6, #0]
 8004b8c:	05db      	lsls	r3, r3, #23
 8004b8e:	f53f af11 	bmi.w	80049b4 <HAL_RCC_OscConfig+0x160>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b92:	f7ff f825 	bl	8003be0 <HAL_GetTick>
 8004b96:	1bc0      	subs	r0, r0, r7
 8004b98:	2864      	cmp	r0, #100	@ 0x64
 8004b9a:	d9f6      	bls.n	8004b8a <HAL_RCC_OscConfig+0x336>
            return HAL_TIMEOUT;
 8004b9c:	2003      	movs	r0, #3
}
 8004b9e:	b003      	add	sp, #12
 8004ba0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ba4:	4d8b      	ldr	r5, [pc, #556]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
 8004ba6:	682b      	ldr	r3, [r5, #0]
 8004ba8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bac:	602b      	str	r3, [r5, #0]
 8004bae:	682b      	ldr	r3, [r5, #0]
 8004bb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bb4:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004bb6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004bb8:	f023 030f 	bic.w	r3, r3, #15
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	62eb      	str	r3, [r5, #44]	@ 0x2c
        tickstart = HAL_GetTick();
 8004bc0:	f7ff f80e 	bl	8003be0 <HAL_GetTick>
 8004bc4:	f44f 3800 	mov.w	r8, #131072	@ 0x20000
 8004bc8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bca:	2701      	movs	r7, #1
 8004bcc:	e004      	b.n	8004bd8 <HAL_RCC_OscConfig+0x384>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bce:	f7ff f807 	bl	8003be0 <HAL_GetTick>
 8004bd2:	1b80      	subs	r0, r0, r6
 8004bd4:	2864      	cmp	r0, #100	@ 0x64
 8004bd6:	d8e1      	bhi.n	8004b9c <HAL_RCC_OscConfig+0x348>
 8004bd8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bdc:	682a      	ldr	r2, [r5, #0]
 8004bde:	fa98 f3a8 	rbit	r3, r8
 8004be2:	fab3 f383 	clz	r3, r3
 8004be6:	fa07 f303 	lsl.w	r3, r7, r3
 8004bea:	4213      	tst	r3, r2
 8004bec:	d1ef      	bne.n	8004bce <HAL_RCC_OscConfig+0x37a>
 8004bee:	e686      	b.n	80048fe <HAL_RCC_OscConfig+0xaa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bf0:	4e78      	ldr	r6, [pc, #480]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
 8004bf2:	6a33      	ldr	r3, [r6, #32]
 8004bf4:	f023 0301 	bic.w	r3, r3, #1
 8004bf8:	6233      	str	r3, [r6, #32]
 8004bfa:	6a33      	ldr	r3, [r6, #32]
 8004bfc:	f023 0304 	bic.w	r3, r3, #4
 8004c00:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8004c02:	f7fe ffed 	bl	8003be0 <HAL_GetTick>
 8004c06:	f04f 0902 	mov.w	r9, #2
 8004c0a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c0c:	f04f 0801 	mov.w	r8, #1
 8004c10:	e006      	b.n	8004c20 <HAL_RCC_OscConfig+0x3cc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c12:	f7fe ffe5 	bl	8003be0 <HAL_GetTick>
 8004c16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004c1a:	1bc0      	subs	r0, r0, r7
 8004c1c:	4298      	cmp	r0, r3
 8004c1e:	d8bd      	bhi.n	8004b9c <HAL_RCC_OscConfig+0x348>
 8004c20:	fa99 f3a9 	rbit	r3, r9
 8004c24:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c28:	6a32      	ldr	r2, [r6, #32]
 8004c2a:	fa99 f3a9 	rbit	r3, r9
 8004c2e:	fab3 f383 	clz	r3, r3
 8004c32:	fa08 f303 	lsl.w	r3, r8, r3
 8004c36:	4213      	tst	r3, r2
 8004c38:	d1eb      	bne.n	8004c12 <HAL_RCC_OscConfig+0x3be>
    if(pwrclkchanged == SET)
 8004c3a:	2d00      	cmp	r5, #0
 8004c3c:	f43f aefa 	beq.w	8004a34 <HAL_RCC_OscConfig+0x1e0>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c40:	4a64      	ldr	r2, [pc, #400]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
 8004c42:	69d3      	ldr	r3, [r2, #28]
 8004c44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c48:	61d3      	str	r3, [r2, #28]
 8004c4a:	e6f3      	b.n	8004a34 <HAL_RCC_OscConfig+0x1e0>
 8004c4c:	2601      	movs	r6, #1
 8004c4e:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8004c52:	fab3 f383 	clz	r3, r3
 8004c56:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004c5a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004c5e:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c60:	4f5c      	ldr	r7, [pc, #368]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
        __HAL_RCC_HSI_DISABLE();
 8004c62:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004c64:	f7fe ffbc 	bl	8003be0 <HAL_GetTick>
 8004c68:	f04f 0802 	mov.w	r8, #2
 8004c6c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c6e:	e004      	b.n	8004c7a <HAL_RCC_OscConfig+0x426>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c70:	f7fe ffb6 	bl	8003be0 <HAL_GetTick>
 8004c74:	1b40      	subs	r0, r0, r5
 8004c76:	2802      	cmp	r0, #2
 8004c78:	d890      	bhi.n	8004b9c <HAL_RCC_OscConfig+0x348>
 8004c7a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	fa98 f3a8 	rbit	r3, r8
 8004c84:	fab3 f383 	clz	r3, r3
 8004c88:	fa06 f303 	lsl.w	r3, r6, r3
 8004c8c:	4213      	tst	r3, r2
 8004c8e:	d1ef      	bne.n	8004c70 <HAL_RCC_OscConfig+0x41c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	e677      	b.n	8004984 <HAL_RCC_OscConfig+0x130>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c94:	4a4f      	ldr	r2, [pc, #316]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
 8004c96:	6a13      	ldr	r3, [r2, #32]
 8004c98:	f043 0301 	orr.w	r3, r3, #1
 8004c9c:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8004c9e:	f7fe ff9f 	bl	8003be0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca2:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8004dd4 <HAL_RCC_OscConfig+0x580>
      tickstart = HAL_GetTick();
 8004ca6:	4606      	mov	r6, r0
 8004ca8:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cac:	2701      	movs	r7, #1
 8004cae:	e007      	b.n	8004cc0 <HAL_RCC_OscConfig+0x46c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb0:	f7fe ff96 	bl	8003be0 <HAL_GetTick>
 8004cb4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004cb8:	1b80      	subs	r0, r0, r6
 8004cba:	4298      	cmp	r0, r3
 8004cbc:	f63f af6e 	bhi.w	8004b9c <HAL_RCC_OscConfig+0x348>
 8004cc0:	fa99 f3a9 	rbit	r3, r9
 8004cc4:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cc8:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8004ccc:	fa99 f3a9 	rbit	r3, r9
 8004cd0:	fab3 f383 	clz	r3, r3
 8004cd4:	fa07 f303 	lsl.w	r3, r7, r3
 8004cd8:	4213      	tst	r3, r2
 8004cda:	d0e9      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x45c>
    if(pwrclkchanged == SET)
 8004cdc:	2d00      	cmp	r5, #0
 8004cde:	f43f aea9 	beq.w	8004a34 <HAL_RCC_OscConfig+0x1e0>
 8004ce2:	e7ad      	b.n	8004c40 <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	f43f aeef 	beq.w	8004ac8 <HAL_RCC_OscConfig+0x274>
        pll_config = RCC->CFGR;
 8004cea:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004cec:	6a22      	ldr	r2, [r4, #32]
 8004cee:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8004cf2:	4291      	cmp	r1, r2
 8004cf4:	f47f aee8 	bne.w	8004ac8 <HAL_RCC_OscConfig+0x274>
 8004cf8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004cfa:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004cfe:	1a18      	subs	r0, r3, r0
 8004d00:	bf18      	it	ne
 8004d02:	2001      	movne	r0, #1
 8004d04:	e6c8      	b.n	8004a98 <HAL_RCC_OscConfig+0x244>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d06:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004d0a:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8004d0e:	6819      	ldr	r1, [r3, #0]
 8004d10:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 8004d14:	6019      	str	r1, [r3, #0]
 8004d16:	6819      	ldr	r1, [r3, #0]
 8004d18:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8004d1c:	e5c5      	b.n	80048aa <HAL_RCC_OscConfig+0x56>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d1e:	f042 0204 	orr.w	r2, r2, #4
 8004d22:	621a      	str	r2, [r3, #32]
 8004d24:	6a1a      	ldr	r2, [r3, #32]
 8004d26:	f042 0201 	orr.w	r2, r2, #1
 8004d2a:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d2c:	e7b7      	b.n	8004c9e <HAL_RCC_OscConfig+0x44a>
 8004d2e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8004d32:	fab3 f383 	clz	r3, r3
 8004d36:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004d3a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	2200      	movs	r2, #0
 8004d42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004d44:	f7fe ff4c 	bl	8003be0 <HAL_GetTick>
 8004d48:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
 8004d4c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d4e:	2701      	movs	r7, #1
 8004d50:	e005      	b.n	8004d5e <HAL_RCC_OscConfig+0x50a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d52:	f7fe ff45 	bl	8003be0 <HAL_GetTick>
 8004d56:	1b80      	subs	r0, r0, r6
 8004d58:	2802      	cmp	r0, #2
 8004d5a:	f63f af1f 	bhi.w	8004b9c <HAL_RCC_OscConfig+0x348>
 8004d5e:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d62:	682a      	ldr	r2, [r5, #0]
 8004d64:	fa98 f3a8 	rbit	r3, r8
 8004d68:	fab3 f383 	clz	r3, r3
 8004d6c:	fa07 f303 	lsl.w	r3, r7, r3
 8004d70:	4213      	tst	r3, r2
 8004d72:	d1ee      	bne.n	8004d52 <HAL_RCC_OscConfig+0x4fe>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d74:	e9d4 1308 	ldrd	r1, r3, [r4, #32]
 8004d78:	686a      	ldr	r2, [r5, #4]
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8004d80:	4313      	orrs	r3, r2
 8004d82:	606b      	str	r3, [r5, #4]
 8004d84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d88:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8004d8c:	fab3 f383 	clz	r3, r3
 8004d90:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004d94:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004d98:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d9a:	4d0e      	ldr	r5, [pc, #56]	@ (8004dd4 <HAL_RCC_OscConfig+0x580>)
        __HAL_RCC_PLL_ENABLE();
 8004d9c:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 8004d9e:	f7fe ff1f 	bl	8003be0 <HAL_GetTick>
 8004da2:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 8004da6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004da8:	2601      	movs	r6, #1
 8004daa:	e005      	b.n	8004db8 <HAL_RCC_OscConfig+0x564>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dac:	f7fe ff18 	bl	8003be0 <HAL_GetTick>
 8004db0:	1b00      	subs	r0, r0, r4
 8004db2:	2802      	cmp	r0, #2
 8004db4:	f63f aef2 	bhi.w	8004b9c <HAL_RCC_OscConfig+0x348>
 8004db8:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004dbc:	682a      	ldr	r2, [r5, #0]
 8004dbe:	fa97 f3a7 	rbit	r3, r7
 8004dc2:	fab3 f383 	clz	r3, r3
 8004dc6:	fa06 f303 	lsl.w	r3, r6, r3
 8004dca:	4213      	tst	r3, r2
 8004dcc:	d0ee      	beq.n	8004dac <HAL_RCC_OscConfig+0x558>
 8004dce:	e662      	b.n	8004a96 <HAL_RCC_OscConfig+0x242>
    return HAL_ERROR;
 8004dd0:	2001      	movs	r0, #1
}
 8004dd2:	4770      	bx	lr
 8004dd4:	40021000 	.word	0x40021000

08004dd8 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004dd8:	2800      	cmp	r0, #0
 8004dda:	f000 80a3 	beq.w	8004f24 <HAL_RCC_ClockConfig+0x14c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004dde:	4a5d      	ldr	r2, [pc, #372]	@ (8004f54 <HAL_RCC_ClockConfig+0x17c>)
 8004de0:	6813      	ldr	r3, [r2, #0]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	428b      	cmp	r3, r1
{
 8004de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dec:	460d      	mov	r5, r1
 8004dee:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004df0:	d20c      	bcs.n	8004e0c <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004df2:	6813      	ldr	r3, [r2, #0]
 8004df4:	f023 0307 	bic.w	r3, r3, #7
 8004df8:	430b      	orrs	r3, r1
 8004dfa:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dfc:	6813      	ldr	r3, [r2, #0]
 8004dfe:	f003 0307 	and.w	r3, r3, #7
 8004e02:	428b      	cmp	r3, r1
 8004e04:	d002      	beq.n	8004e0c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004e06:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 8004e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	079f      	lsls	r7, r3, #30
 8004e10:	d506      	bpl.n	8004e20 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e12:	4951      	ldr	r1, [pc, #324]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004e14:	68a0      	ldr	r0, [r4, #8]
 8004e16:	684a      	ldr	r2, [r1, #4]
 8004e18:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004e1c:	4302      	orrs	r2, r0
 8004e1e:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e20:	07de      	lsls	r6, r3, #31
 8004e22:	d52c      	bpl.n	8004e7e <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e24:	6862      	ldr	r2, [r4, #4]
 8004e26:	2a01      	cmp	r2, #1
 8004e28:	d07e      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x150>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e2a:	2a02      	cmp	r2, #2
 8004e2c:	bf0c      	ite	eq
 8004e2e:	f04f 7300 	moveq.w	r3, #33554432	@ 0x2000000
 8004e32:	2302      	movne	r3, #2
 8004e34:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e38:	4947      	ldr	r1, [pc, #284]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004e3a:	6808      	ldr	r0, [r1, #0]
 8004e3c:	fa93 f3a3 	rbit	r3, r3
 8004e40:	2101      	movs	r1, #1
 8004e42:	fab3 f383 	clz	r3, r3
 8004e46:	fa01 f303 	lsl.w	r3, r1, r3
 8004e4a:	4203      	tst	r3, r0
 8004e4c:	d0db      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e4e:	4e42      	ldr	r6, [pc, #264]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004e50:	6873      	ldr	r3, [r6, #4]
 8004e52:	f023 0303 	bic.w	r3, r3, #3
 8004e56:	4313      	orrs	r3, r2
 8004e58:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8004e5a:	f7fe fec1 	bl	8003be0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e5e:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8004e62:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e64:	e004      	b.n	8004e70 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e66:	f7fe febb 	bl	8003be0 <HAL_GetTick>
 8004e6a:	1bc0      	subs	r0, r0, r7
 8004e6c:	4540      	cmp	r0, r8
 8004e6e:	d86a      	bhi.n	8004f46 <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e70:	6873      	ldr	r3, [r6, #4]
 8004e72:	6862      	ldr	r2, [r4, #4]
 8004e74:	f003 030c 	and.w	r3, r3, #12
 8004e78:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004e7c:	d1f3      	bne.n	8004e66 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e7e:	4a35      	ldr	r2, [pc, #212]	@ (8004f54 <HAL_RCC_ClockConfig+0x17c>)
 8004e80:	6813      	ldr	r3, [r2, #0]
 8004e82:	f003 0307 	and.w	r3, r3, #7
 8004e86:	42ab      	cmp	r3, r5
 8004e88:	d909      	bls.n	8004e9e <HAL_RCC_ClockConfig+0xc6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e8a:	6813      	ldr	r3, [r2, #0]
 8004e8c:	f023 0307 	bic.w	r3, r3, #7
 8004e90:	432b      	orrs	r3, r5
 8004e92:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e94:	6813      	ldr	r3, [r2, #0]
 8004e96:	f003 0307 	and.w	r3, r3, #7
 8004e9a:	42ab      	cmp	r3, r5
 8004e9c:	d1b3      	bne.n	8004e06 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e9e:	6823      	ldr	r3, [r4, #0]
 8004ea0:	0758      	lsls	r0, r3, #29
 8004ea2:	d506      	bpl.n	8004eb2 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ea4:	492c      	ldr	r1, [pc, #176]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004ea6:	68e0      	ldr	r0, [r4, #12]
 8004ea8:	684a      	ldr	r2, [r1, #4]
 8004eaa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004eae:	4302      	orrs	r2, r0
 8004eb0:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb2:	0719      	lsls	r1, r3, #28
 8004eb4:	d507      	bpl.n	8004ec6 <HAL_RCC_ClockConfig+0xee>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004eb6:	4a28      	ldr	r2, [pc, #160]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004eb8:	6921      	ldr	r1, [r4, #16]
 8004eba:	6853      	ldr	r3, [r2, #4]
 8004ebc:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8004ec0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004ec4:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8004ec6:	4b24      	ldr	r3, [pc, #144]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004ec8:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004eca:	f002 010c 	and.w	r1, r2, #12
 8004ece:	2908      	cmp	r1, #8
 8004ed0:	d017      	beq.n	8004f02 <HAL_RCC_ClockConfig+0x12a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ed2:	4922      	ldr	r1, [pc, #136]	@ (8004f5c <HAL_RCC_ClockConfig+0x184>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004ed4:	4b20      	ldr	r3, [pc, #128]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004ed6:	22f0      	movs	r2, #240	@ 0xf0
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	fa92 f2a2 	rbit	r2, r2
 8004ede:	fab2 f282 	clz	r2, r2
 8004ee2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ee6:	40d3      	lsrs	r3, r2
 8004ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8004f60 <HAL_RCC_ClockConfig+0x188>)
  HAL_InitTick (uwTickPrio);
 8004eea:	481e      	ldr	r0, [pc, #120]	@ (8004f64 <HAL_RCC_ClockConfig+0x18c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004eec:	5cd3      	ldrb	r3, [r2, r3]
 8004eee:	4a1e      	ldr	r2, [pc, #120]	@ (8004f68 <HAL_RCC_ClockConfig+0x190>)
  HAL_InitTick (uwTickPrio);
 8004ef0:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004ef2:	fa21 f303 	lsr.w	r3, r1, r3
 8004ef6:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 8004ef8:	f7fe fe30 	bl	8003b5c <HAL_InitTick>
  return HAL_OK;
 8004efc:	2000      	movs	r0, #0
}
 8004efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004f02:	f3c2 4083 	ubfx	r0, r2, #18, #4
 8004f06:	4c19      	ldr	r4, [pc, #100]	@ (8004f6c <HAL_RCC_ClockConfig+0x194>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004f08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004f0a:	5c23      	ldrb	r3, [r4, r0]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004f0c:	03d2      	lsls	r2, r2, #15
 8004f0e:	d51c      	bpl.n	8004f4a <HAL_RCC_ClockConfig+0x172>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004f10:	4817      	ldr	r0, [pc, #92]	@ (8004f70 <HAL_RCC_ClockConfig+0x198>)
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f12:	4a12      	ldr	r2, [pc, #72]	@ (8004f5c <HAL_RCC_ClockConfig+0x184>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004f14:	f001 010f 	and.w	r1, r1, #15
 8004f18:	5c41      	ldrb	r1, [r0, r1]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f1a:	fbb2 f2f1 	udiv	r2, r2, r1
 8004f1e:	fb03 f102 	mul.w	r1, r3, r2
 8004f22:	e7d7      	b.n	8004ed4 <HAL_RCC_ClockConfig+0xfc>
    return HAL_ERROR;
 8004f24:	2001      	movs	r0, #1
}
 8004f26:	4770      	bx	lr
 8004f28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004f2c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f30:	4909      	ldr	r1, [pc, #36]	@ (8004f58 <HAL_RCC_ClockConfig+0x180>)
 8004f32:	6809      	ldr	r1, [r1, #0]
 8004f34:	fa93 f3a3 	rbit	r3, r3
 8004f38:	fab3 f383 	clz	r3, r3
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	420b      	tst	r3, r1
 8004f42:	d184      	bne.n	8004e4e <HAL_RCC_ClockConfig+0x76>
 8004f44:	e75f      	b.n	8004e06 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8004f46:	2003      	movs	r0, #3
 8004f48:	e75e      	b.n	8004e08 <HAL_RCC_ClockConfig+0x30>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004f4a:	490a      	ldr	r1, [pc, #40]	@ (8004f74 <HAL_RCC_ClockConfig+0x19c>)
 8004f4c:	fb03 f101 	mul.w	r1, r3, r1
 8004f50:	e7c0      	b.n	8004ed4 <HAL_RCC_ClockConfig+0xfc>
 8004f52:	bf00      	nop
 8004f54:	40022000 	.word	0x40022000
 8004f58:	40021000 	.word	0x40021000
 8004f5c:	007a1200 	.word	0x007a1200
 8004f60:	08008038 	.word	0x08008038
 8004f64:	200004f0 	.word	0x200004f0
 8004f68:	200004e8 	.word	0x200004e8
 8004f6c:	08008058 	.word	0x08008058
 8004f70:	08008048 	.word	0x08008048
 8004f74:	003d0900 	.word	0x003d0900

08004f78 <HAL_RCC_EnableCSS>:
 8004f78:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004f7c:	fa93 f3a3 	rbit	r3, r3
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004f80:	fab3 f383 	clz	r3, r3
 8004f84:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004f88:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	2201      	movs	r2, #1
 8004f90:	601a      	str	r2, [r3, #0]
}
 8004f92:	4770      	bx	lr

08004f94 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8004f94:	4a0e      	ldr	r2, [pc, #56]	@ (8004fd0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004f96:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004f98:	f003 010c 	and.w	r1, r3, #12
 8004f9c:	2908      	cmp	r1, #8
 8004f9e:	d001      	beq.n	8004fa4 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8004fa0:	480c      	ldr	r0, [pc, #48]	@ (8004fd4 <HAL_RCC_GetSysClockFreq+0x40>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004fa2:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004fa4:	f3c3 4183 	ubfx	r1, r3, #18, #4
 8004fa8:	480b      	ldr	r0, [pc, #44]	@ (8004fd8 <HAL_RCC_GetSysClockFreq+0x44>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004faa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004fac:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004fae:	03db      	lsls	r3, r3, #15
 8004fb0:	d509      	bpl.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x32>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004fb2:	490a      	ldr	r1, [pc, #40]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x48>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004fb4:	4b07      	ldr	r3, [pc, #28]	@ (8004fd4 <HAL_RCC_GetSysClockFreq+0x40>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004fb6:	f002 020f 	and.w	r2, r2, #15
 8004fba:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004fbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fc0:	fb03 f000 	mul.w	r0, r3, r0
 8004fc4:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004fc6:	4b06      	ldr	r3, [pc, #24]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x4c>)
 8004fc8:	fb03 f000 	mul.w	r0, r3, r0
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	007a1200 	.word	0x007a1200
 8004fd8:	08008058 	.word	0x08008058
 8004fdc:	08008048 	.word	0x08008048
 8004fe0:	003d0900 	.word	0x003d0900

08004fe4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8004fe4:	4b01      	ldr	r3, [pc, #4]	@ (8004fec <HAL_RCC_GetHCLKFreq+0x8>)
}
 8004fe6:	6818      	ldr	r0, [r3, #0]
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	200004e8 	.word	0x200004e8

08004ff0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004ff0:	4b08      	ldr	r3, [pc, #32]	@ (8005014 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ff2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	fa92 f2a2 	rbit	r2, r2
 8004ffc:	fab2 f282 	clz	r2, r2
 8005000:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005004:	4904      	ldr	r1, [pc, #16]	@ (8005018 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8005006:	4805      	ldr	r0, [pc, #20]	@ (800501c <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005008:	40d3      	lsrs	r3, r2
 800500a:	6800      	ldr	r0, [r0, #0]
 800500c:	5ccb      	ldrb	r3, [r1, r3]
}    
 800500e:	40d8      	lsrs	r0, r3
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	40021000 	.word	0x40021000
 8005018:	08008030 	.word	0x08008030
 800501c:	200004e8 	.word	0x200004e8

08005020 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005020:	4b08      	ldr	r3, [pc, #32]	@ (8005044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005022:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	fa92 f2a2 	rbit	r2, r2
 800502c:	fab2 f282 	clz	r2, r2
 8005030:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005034:	4904      	ldr	r1, [pc, #16]	@ (8005048 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8005036:	4805      	ldr	r0, [pc, #20]	@ (800504c <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005038:	40d3      	lsrs	r3, r2
 800503a:	6800      	ldr	r0, [r0, #0]
 800503c:	5ccb      	ldrb	r3, [r1, r3]
} 
 800503e:	40d8      	lsrs	r0, r3
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	40021000 	.word	0x40021000
 8005048:	08008030 	.word	0x08008030
 800504c:	200004e8 	.word	0x200004e8

08005050 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005054:	6803      	ldr	r3, [r0, #0]
{
 8005056:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005058:	03d8      	lsls	r0, r3, #15
{
 800505a:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800505c:	d540      	bpl.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x90>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800505e:	4b74      	ldr	r3, [pc, #464]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005060:	69da      	ldr	r2, [r3, #28]
 8005062:	00d1      	lsls	r1, r2, #3
 8005064:	f140 80a4 	bpl.w	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005068:	4d72      	ldr	r5, [pc, #456]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800506a:	682b      	ldr	r3, [r5, #0]
 800506c:	05da      	lsls	r2, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 800506e:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005072:	f140 80ad 	bpl.w	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x180>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005076:	f8df 81b8 	ldr.w	r8, [pc, #440]	@ 8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800507a:	6861      	ldr	r1, [r4, #4]
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800507c:	f8d8 3020 	ldr.w	r3, [r8, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005080:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005084:	d020      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005086:	f401 7240 	and.w	r2, r1, #768	@ 0x300
 800508a:	429a      	cmp	r2, r3
 800508c:	d01c      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800508e:	f8d8 1020 	ldr.w	r1, [r8, #32]
 8005092:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005096:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 800509a:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800509e:	4f66      	ldr	r7, [pc, #408]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80050a0:	fab2 f282 	clz	r2, r2
 80050a4:	443a      	add	r2, r7
 80050a6:	0092      	lsls	r2, r2, #2
 80050a8:	2501      	movs	r5, #1
 80050aa:	6015      	str	r5, [r2, #0]
 80050ac:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050b0:	fab3 f383 	clz	r3, r3
 80050b4:	443b      	add	r3, r7
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80050ba:	07cf      	lsls	r7, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050bc:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 80050be:	f8c8 0020 	str.w	r0, [r8, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80050c2:	f100 8099 	bmi.w	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80050c6:	6861      	ldr	r1, [r4, #4]
 80050c8:	4a59      	ldr	r2, [pc, #356]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80050ca:	6a13      	ldr	r3, [r2, #32]
 80050cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050d0:	430b      	orrs	r3, r1
 80050d2:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050d4:	b11e      	cbz	r6, 80050de <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d6:	69d3      	ldr	r3, [r2, #28]
 80050d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050dc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	07dd      	lsls	r5, r3, #31
 80050e2:	d506      	bpl.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050e4:	4952      	ldr	r1, [pc, #328]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80050e6:	68a0      	ldr	r0, [r4, #8]
 80050e8:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80050ea:	f022 0203 	bic.w	r2, r2, #3
 80050ee:	4302      	orrs	r2, r0
 80050f0:	630a      	str	r2, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050f2:	0698      	lsls	r0, r3, #26
 80050f4:	d506      	bpl.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050f6:	494e      	ldr	r1, [pc, #312]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80050f8:	68e0      	ldr	r0, [r4, #12]
 80050fa:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80050fc:	f022 0210 	bic.w	r2, r2, #16
 8005100:	4302      	orrs	r2, r0
 8005102:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005104:	0399      	lsls	r1, r3, #14
 8005106:	d506      	bpl.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005108:	4949      	ldr	r1, [pc, #292]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800510a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800510c:	684a      	ldr	r2, [r1, #4]
 800510e:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 8005112:	4302      	orrs	r2, r0
 8005114:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005116:	065a      	lsls	r2, r3, #25
 8005118:	d506      	bpl.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800511a:	4945      	ldr	r1, [pc, #276]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800511c:	6920      	ldr	r0, [r4, #16]
 800511e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005120:	f022 0220 	bic.w	r2, r2, #32
 8005124:	4302      	orrs	r2, r0
 8005126:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005128:	041f      	lsls	r7, r3, #16
 800512a:	d506      	bpl.n	800513a <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800512c:	4940      	ldr	r1, [pc, #256]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800512e:	6960      	ldr	r0, [r4, #20]
 8005130:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005132:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005136:	4302      	orrs	r2, r0
 8005138:	630a      	str	r2, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800513a:	059e      	lsls	r6, r3, #22
 800513c:	d506      	bpl.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800513e:	493c      	ldr	r1, [pc, #240]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005140:	69e0      	ldr	r0, [r4, #28]
 8005142:	684a      	ldr	r2, [r1, #4]
 8005144:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8005148:	4302      	orrs	r2, r0
 800514a:	604a      	str	r2, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 800514c:	061d      	lsls	r5, r3, #24
 800514e:	d506      	bpl.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8005150:	4937      	ldr	r1, [pc, #220]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005152:	69a0      	ldr	r0, [r4, #24]
 8005154:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8005156:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 800515a:	4302      	orrs	r2, r0
 800515c:	62ca      	str	r2, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800515e:	04d8      	lsls	r0, r3, #19
 8005160:	d506      	bpl.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005162:	4933      	ldr	r1, [pc, #204]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005164:	6a20      	ldr	r0, [r4, #32]
 8005166:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005168:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800516c:	4302      	orrs	r2, r0
 800516e:	630a      	str	r2, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005170:	0359      	lsls	r1, r3, #13
 8005172:	d506      	bpl.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005174:	492e      	ldr	r1, [pc, #184]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005176:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005178:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800517a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800517e:	4302      	orrs	r2, r0
 8005180:	630a      	str	r2, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005182:	031a      	lsls	r2, r3, #12
 8005184:	d506      	bpl.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005186:	492a      	ldr	r1, [pc, #168]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005188:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800518a:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800518c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005190:	4302      	orrs	r2, r0
 8005192:	630a      	str	r2, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005194:	02db      	lsls	r3, r3, #11
 8005196:	d403      	bmi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005198:	2000      	movs	r0, #0
}
 800519a:	b003      	add	sp, #12
 800519c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80051a0:	4a23      	ldr	r2, [pc, #140]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80051a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80051a4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80051a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051aa:	430b      	orrs	r3, r1
 80051ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80051ae:	e7f3      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x148>
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b0:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b2:	4d20      	ldr	r5, [pc, #128]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80051b8:	61da      	str	r2, [r3, #28]
 80051ba:	69db      	ldr	r3, [r3, #28]
 80051bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051c0:	9301      	str	r3, [sp, #4]
 80051c2:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c4:	682b      	ldr	r3, [r5, #0]
 80051c6:	05da      	lsls	r2, r3, #23
      pwrclkchanged = SET;
 80051c8:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051cc:	f53f af53 	bmi.w	8005076 <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051d0:	682b      	ldr	r3, [r5, #0]
 80051d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80051d8:	f7fe fd02 	bl	8003be0 <HAL_GetTick>
 80051dc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051de:	682b      	ldr	r3, [r5, #0]
 80051e0:	05db      	lsls	r3, r3, #23
 80051e2:	f53f af48 	bmi.w	8005076 <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051e6:	f7fe fcfb 	bl	8003be0 <HAL_GetTick>
 80051ea:	1bc0      	subs	r0, r0, r7
 80051ec:	2864      	cmp	r0, #100	@ 0x64
 80051ee:	d9f6      	bls.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x18e>
          return HAL_TIMEOUT;
 80051f0:	2003      	movs	r0, #3
}
 80051f2:	b003      	add	sp, #12
 80051f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 80051f8:	f7fe fcf2 	bl	8003be0 <HAL_GetTick>
 80051fc:	f04f 0902 	mov.w	r9, #2
 8005200:	4607      	mov	r7, r0
 8005202:	fa99 f3a9 	rbit	r3, r9
 8005206:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800520a:	f8d8 2020 	ldr.w	r2, [r8, #32]
 800520e:	fa99 f3a9 	rbit	r3, r9
 8005212:	fab3 f383 	clz	r3, r3
 8005216:	fa05 f303 	lsl.w	r3, r5, r3
 800521a:	4213      	tst	r3, r2
 800521c:	f47f af53 	bne.w	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005220:	f7fe fcde 	bl	8003be0 <HAL_GetTick>
 8005224:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005228:	1bc0      	subs	r0, r0, r7
 800522a:	4298      	cmp	r0, r3
 800522c:	d9e9      	bls.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800522e:	e7df      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8005230:	40021000 	.word	0x40021000
 8005234:	40007000 	.word	0x40007000
 8005238:	10908100 	.word	0x10908100

0800523c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800523c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800523e:	6a02      	ldr	r2, [r0, #32]
 8005240:	f022 0201 	bic.w	r2, r2, #1
{
 8005244:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005246:	6202      	str	r2, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005248:	688d      	ldr	r5, [r1, #8]
  tmpcr2 =  TIMx->CR2;
 800524a:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800524c:	6984      	ldr	r4, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800524e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8005252:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005254:	4d15      	ldr	r5, [pc, #84]	@ (80052ac <TIM_OC1_SetConfig+0x70>)
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005256:	f424 3c80 	bic.w	ip, r4, #65536	@ 0x10000
  tmpccmrx |= OC_Config->OCMode;
 800525a:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800525c:	f02c 0c73 	bic.w	ip, ip, #115	@ 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005260:	42a8      	cmp	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 8005262:	ea4c 0404 	orr.w	r4, ip, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005266:	d00b      	beq.n	8005280 <TIM_OC1_SetConfig+0x44>
 8005268:	f505 55a0 	add.w	r5, r5, #5120	@ 0x1400
 800526c:	42a8      	cmp	r0, r5
 800526e:	d007      	beq.n	8005280 <TIM_OC1_SetConfig+0x44>
 8005270:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005274:	42a8      	cmp	r0, r5
 8005276:	d003      	beq.n	8005280 <TIM_OC1_SetConfig+0x44>
 8005278:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800527c:	42a8      	cmp	r0, r5
 800527e:	d10d      	bne.n	800529c <TIM_OC1_SetConfig+0x60>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005280:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005282:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005286:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005288:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800528c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005290:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005294:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005298:	ea4c 0202 	orr.w	r2, ip, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800529c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800529e:	6042      	str	r2, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80052a0:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80052a2:	6341      	str	r1, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80052a4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 80052a6:	6203      	str	r3, [r0, #32]
}
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40012c00 	.word	0x40012c00

080052b0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80052b0:	2800      	cmp	r0, #0
 80052b2:	d074      	beq.n	800539e <HAL_TIM_PWM_Init+0xee>
{
 80052b4:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80052b6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80052ba:	4604      	mov	r4, r0
 80052bc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d053      	beq.n	800536c <HAL_TIM_PWM_Init+0xbc>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052c4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052c6:	4e37      	ldr	r6, [pc, #220]	@ (80053a4 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 80052c8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052ca:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052cc:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 80052ce:	2202      	movs	r2, #2
 80052d0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052d4:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 80052d6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052d8:	d014      	beq.n	8005304 <HAL_TIM_PWM_Init+0x54>
 80052da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052de:	d04a      	beq.n	8005376 <HAL_TIM_PWM_Init+0xc6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052e0:	4e31      	ldr	r6, [pc, #196]	@ (80053a8 <HAL_TIM_PWM_Init+0xf8>)
 80052e2:	42b3      	cmp	r3, r6
 80052e4:	d012      	beq.n	800530c <HAL_TIM_PWM_Init+0x5c>
 80052e6:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80052ea:	42b3      	cmp	r3, r6
 80052ec:	d04c      	beq.n	8005388 <HAL_TIM_PWM_Init+0xd8>
 80052ee:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80052f2:	42b3      	cmp	r3, r6
 80052f4:	d00a      	beq.n	800530c <HAL_TIM_PWM_Init+0x5c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052f6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052fa:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80052fc:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052fe:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005300:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005302:	e00f      	b.n	8005324 <HAL_TIM_PWM_Init+0x74>
    tmpcr1 |= Structure->CounterMode;
 8005304:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005306:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800530a:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800530c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800530e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005312:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005314:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005318:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800531a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800531c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800531e:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005320:	6962      	ldr	r2, [r4, #20]
 8005322:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005324:	2201      	movs	r2, #1
 8005326:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	07d2      	lsls	r2, r2, #31
 800532c:	d503      	bpl.n	8005336 <HAL_TIM_PWM_Init+0x86>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	f022 0201 	bic.w	r2, r2, #1
 8005334:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005336:	2301      	movs	r3, #1
 8005338:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005340:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005344:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005348:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800534c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005354:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005358:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800535c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005360:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005364:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005368:	2000      	movs	r0, #0
}
 800536a:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800536c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005370:	f7fe fa82 	bl	8003878 <HAL_TIM_PWM_MspInit>
 8005374:	e7a6      	b.n	80052c4 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005376:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005378:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800537c:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800537e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005380:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005384:	4332      	orrs	r2, r6
 8005386:	e7b6      	b.n	80052f6 <HAL_TIM_PWM_Init+0x46>
 8005388:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800538a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800538e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005390:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005394:	4315      	orrs	r5, r2
  TIMx->CR1 = tmpcr1;
 8005396:	601d      	str	r5, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005398:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800539a:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800539c:	e7c0      	b.n	8005320 <HAL_TIM_PWM_Init+0x70>
    return HAL_ERROR;
 800539e:	2001      	movs	r0, #1
}
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	40012c00 	.word	0x40012c00
 80053a8:	40014000 	.word	0x40014000

080053ac <HAL_TIM_PWM_ConfigChannel>:
{
 80053ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80053ae:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	f000 8158 	beq.w	8005668 <HAL_TIM_PWM_ConfigChannel+0x2bc>
 80053b8:	2301      	movs	r3, #1
 80053ba:	4604      	mov	r4, r0
 80053bc:	460d      	mov	r5, r1
 80053be:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80053c2:	2a14      	cmp	r2, #20
 80053c4:	d816      	bhi.n	80053f4 <HAL_TIM_PWM_ConfigChannel+0x48>
 80053c6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80053ca:	0054      	.short	0x0054
 80053cc:	00150015 	.word	0x00150015
 80053d0:	00650015 	.word	0x00650015
 80053d4:	00150015 	.word	0x00150015
 80053d8:	00a20015 	.word	0x00a20015
 80053dc:	00150015 	.word	0x00150015
 80053e0:	00dd0015 	.word	0x00dd0015
 80053e4:	00150015 	.word	0x00150015
 80053e8:	01170015 	.word	0x01170015
 80053ec:	00150015 	.word	0x00150015
 80053f0:	001a0015 	.word	0x001a0015
 80053f4:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80053f6:	2300      	movs	r3, #0
 80053f8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80053fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80053fe:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005400:	6828      	ldr	r0, [r5, #0]
  tmpccer = TIMx->CCER;
 8005402:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005404:	6a1a      	ldr	r2, [r3, #32]
 8005406:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800540a:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800540c:	685f      	ldr	r7, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800540e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005410:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8005414:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005418:	ea42 2200 	orr.w	r2, r2, r0, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800541c:	68a8      	ldr	r0, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800541e:	f421 1100 	bic.w	r1, r1, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005422:	ea41 5100 	orr.w	r1, r1, r0, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005426:	4899      	ldr	r0, [pc, #612]	@ (800568c <HAL_TIM_PWM_ConfigChannel+0x2e0>)
 8005428:	4283      	cmp	r3, r0
 800542a:	d00a      	beq.n	8005442 <HAL_TIM_PWM_ConfigChannel+0x96>
 800542c:	4e98      	ldr	r6, [pc, #608]	@ (8005690 <HAL_TIM_PWM_ConfigChannel+0x2e4>)
 800542e:	42b3      	cmp	r3, r6
 8005430:	d007      	beq.n	8005442 <HAL_TIM_PWM_ConfigChannel+0x96>
 8005432:	f500 50c0 	add.w	r0, r0, #6144	@ 0x1800
 8005436:	4283      	cmp	r3, r0
 8005438:	d003      	beq.n	8005442 <HAL_TIM_PWM_ConfigChannel+0x96>
 800543a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800543e:	4283      	cmp	r3, r0
 8005440:	d104      	bne.n	800544c <HAL_TIM_PWM_ConfigChannel+0xa0>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005442:	f427 2080 	bic.w	r0, r7, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005446:	696f      	ldr	r7, [r5, #20]
 8005448:	ea40 2787 	orr.w	r7, r0, r7, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800544c:	605f      	str	r7, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800544e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005450:	686a      	ldr	r2, [r5, #4]
 8005452:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005454:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005456:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005458:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800545a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800545e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005460:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005462:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005466:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005468:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800546a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800546e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005470:	e00e      	b.n	8005490 <HAL_TIM_PWM_ConfigChannel+0xe4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005472:	6800      	ldr	r0, [r0, #0]
 8005474:	f7ff fee2 	bl	800523c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005478:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800547a:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800547c:	f043 0308 	orr.w	r3, r3, #8
 8005480:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005482:	6983      	ldr	r3, [r0, #24]
 8005484:	f023 0304 	bic.w	r3, r3, #4
 8005488:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800548a:	6983      	ldr	r3, [r0, #24]
 800548c:	4313      	orrs	r3, r2
 800548e:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005490:	2000      	movs	r0, #0
 8005492:	e7b0      	b.n	80053f6 <HAL_TIM_PWM_ConfigChannel+0x4a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005494:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005496:	6828      	ldr	r0, [r5, #0]
  tmpccer = TIMx->CCER;
 8005498:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800549a:	6a19      	ldr	r1, [r3, #32]
 800549c:	f021 0110 	bic.w	r1, r1, #16
 80054a0:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80054a2:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80054a4:	6999      	ldr	r1, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054a6:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80054aa:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054ae:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054b2:	68a8      	ldr	r0, [r5, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80054b4:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054b8:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054bc:	4873      	ldr	r0, [pc, #460]	@ (800568c <HAL_TIM_PWM_ConfigChannel+0x2e0>)
 80054be:	4283      	cmp	r3, r0
 80054c0:	f000 80dc 	beq.w	800567c <HAL_TIM_PWM_ConfigChannel+0x2d0>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c4:	4872      	ldr	r0, [pc, #456]	@ (8005690 <HAL_TIM_PWM_ConfigChannel+0x2e4>)
 80054c6:	4283      	cmp	r3, r0
 80054c8:	d007      	beq.n	80054da <HAL_TIM_PWM_ConfigChannel+0x12e>
 80054ca:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80054ce:	4283      	cmp	r3, r0
 80054d0:	d003      	beq.n	80054da <HAL_TIM_PWM_ConfigChannel+0x12e>
 80054d2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80054d6:	4283      	cmp	r3, r0
 80054d8:	d106      	bne.n	80054e8 <HAL_TIM_PWM_ConfigChannel+0x13c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054da:	f426 6c40 	bic.w	ip, r6, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054de:	e9d5 0605 	ldrd	r0, r6, [r5, #20]
 80054e2:	4330      	orrs	r0, r6
 80054e4:	ea4c 0680 	orr.w	r6, ip, r0, lsl #2
  TIMx->CR2 = tmpcr2;
 80054e8:	605e      	str	r6, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80054ea:	6199      	str	r1, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80054ec:	6869      	ldr	r1, [r5, #4]
 80054ee:	6399      	str	r1, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80054f0:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054f2:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054f4:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054fc:	699a      	ldr	r2, [r3, #24]
 80054fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005504:	699a      	ldr	r2, [r3, #24]
 8005506:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800550a:	619a      	str	r2, [r3, #24]
      break;
 800550c:	e7c0      	b.n	8005490 <HAL_TIM_PWM_ConfigChannel+0xe4>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800550e:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005510:	6828      	ldr	r0, [r5, #0]
  tmpccer = TIMx->CCER;
 8005512:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005514:	6a19      	ldr	r1, [r3, #32]
 8005516:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800551a:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800551c:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800551e:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005520:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8005524:	f021 0173 	bic.w	r1, r1, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005528:	4301      	orrs	r1, r0
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800552a:	68a8      	ldr	r0, [r5, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800552c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005530:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005534:	4855      	ldr	r0, [pc, #340]	@ (800568c <HAL_TIM_PWM_ConfigChannel+0x2e0>)
 8005536:	4283      	cmp	r3, r0
 8005538:	f000 8098 	beq.w	800566c <HAL_TIM_PWM_ConfigChannel+0x2c0>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800553c:	4854      	ldr	r0, [pc, #336]	@ (8005690 <HAL_TIM_PWM_ConfigChannel+0x2e4>)
 800553e:	4283      	cmp	r3, r0
 8005540:	d007      	beq.n	8005552 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8005542:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005546:	4283      	cmp	r3, r0
 8005548:	d003      	beq.n	8005552 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 800554a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800554e:	4283      	cmp	r3, r0
 8005550:	d106      	bne.n	8005560 <HAL_TIM_PWM_ConfigChannel+0x1b4>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005552:	f426 5c40 	bic.w	ip, r6, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005556:	e9d5 0605 	ldrd	r0, r6, [r5, #20]
 800555a:	4330      	orrs	r0, r6
 800555c:	ea4c 1600 	orr.w	r6, ip, r0, lsl #4
  TIMx->CR2 = tmpcr2;
 8005560:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005562:	61d9      	str	r1, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005564:	6869      	ldr	r1, [r5, #4]
 8005566:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005568:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800556a:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800556c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800556e:	f042 0208 	orr.w	r2, r2, #8
 8005572:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005574:	69da      	ldr	r2, [r3, #28]
 8005576:	f022 0204 	bic.w	r2, r2, #4
 800557a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800557c:	69da      	ldr	r2, [r3, #28]
 800557e:	430a      	orrs	r2, r1
 8005580:	61da      	str	r2, [r3, #28]
      break;
 8005582:	e785      	b.n	8005490 <HAL_TIM_PWM_ConfigChannel+0xe4>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005584:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005586:	6828      	ldr	r0, [r5, #0]
  tmpccer = TIMx->CCER;
 8005588:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800558a:	6a1a      	ldr	r2, [r3, #32]
 800558c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005590:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005592:	685f      	ldr	r7, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005594:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005596:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800559a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800559e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055a2:	68a8      	ldr	r0, [r5, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80055a4:	f421 5100 	bic.w	r1, r1, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055a8:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ac:	4837      	ldr	r0, [pc, #220]	@ (800568c <HAL_TIM_PWM_ConfigChannel+0x2e0>)
 80055ae:	4283      	cmp	r3, r0
 80055b0:	d00a      	beq.n	80055c8 <HAL_TIM_PWM_ConfigChannel+0x21c>
 80055b2:	4e37      	ldr	r6, [pc, #220]	@ (8005690 <HAL_TIM_PWM_ConfigChannel+0x2e4>)
 80055b4:	42b3      	cmp	r3, r6
 80055b6:	d007      	beq.n	80055c8 <HAL_TIM_PWM_ConfigChannel+0x21c>
 80055b8:	f500 50c0 	add.w	r0, r0, #6144	@ 0x1800
 80055bc:	4283      	cmp	r3, r0
 80055be:	d003      	beq.n	80055c8 <HAL_TIM_PWM_ConfigChannel+0x21c>
 80055c0:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80055c4:	4283      	cmp	r3, r0
 80055c6:	d104      	bne.n	80055d2 <HAL_TIM_PWM_ConfigChannel+0x226>
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055c8:	f427 4080 	bic.w	r0, r7, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055cc:	696f      	ldr	r7, [r5, #20]
 80055ce:	ea40 1787 	orr.w	r7, r0, r7, lsl #6
  TIMx->CR2 = tmpcr2;
 80055d2:	605f      	str	r7, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80055d4:	61da      	str	r2, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80055d6:	686a      	ldr	r2, [r5, #4]
 80055d8:	641a      	str	r2, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80055da:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055dc:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055de:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055e6:	69da      	ldr	r2, [r3, #28]
 80055e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055ee:	69da      	ldr	r2, [r3, #28]
 80055f0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80055f4:	61da      	str	r2, [r3, #28]
      break;
 80055f6:	e74b      	b.n	8005490 <HAL_TIM_PWM_ConfigChannel+0xe4>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80055f8:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80055fa:	6828      	ldr	r0, [r5, #0]
  tmpccer = TIMx->CCER;
 80055fc:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80055fe:	6a1a      	ldr	r2, [r3, #32]
 8005600:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005604:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005606:	685f      	ldr	r7, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8005608:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800560a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800560e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8005612:	4302      	orrs	r2, r0
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005614:	68a8      	ldr	r0, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8005616:	f421 3100 	bic.w	r1, r1, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800561a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800561e:	481b      	ldr	r0, [pc, #108]	@ (800568c <HAL_TIM_PWM_ConfigChannel+0x2e0>)
 8005620:	4283      	cmp	r3, r0
 8005622:	d00a      	beq.n	800563a <HAL_TIM_PWM_ConfigChannel+0x28e>
 8005624:	4e1a      	ldr	r6, [pc, #104]	@ (8005690 <HAL_TIM_PWM_ConfigChannel+0x2e4>)
 8005626:	42b3      	cmp	r3, r6
 8005628:	d007      	beq.n	800563a <HAL_TIM_PWM_ConfigChannel+0x28e>
 800562a:	f500 50c0 	add.w	r0, r0, #6144	@ 0x1800
 800562e:	4283      	cmp	r3, r0
 8005630:	d003      	beq.n	800563a <HAL_TIM_PWM_ConfigChannel+0x28e>
 8005632:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005636:	4283      	cmp	r3, r0
 8005638:	d104      	bne.n	8005644 <HAL_TIM_PWM_ConfigChannel+0x298>
    tmpcr2 &= ~TIM_CR2_OIS5;
 800563a:	f427 3080 	bic.w	r0, r7, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800563e:	696f      	ldr	r7, [r5, #20]
 8005640:	ea40 2707 	orr.w	r7, r0, r7, lsl #8
  TIMx->CR2 = tmpcr2;
 8005644:	605f      	str	r7, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8005646:	655a      	str	r2, [r3, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8005648:	686a      	ldr	r2, [r5, #4]
 800564a:	659a      	str	r2, [r3, #88]	@ 0x58
  TIMx->CCER = tmpccer;
 800564c:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800564e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005650:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005652:	f042 0208 	orr.w	r2, r2, #8
 8005656:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005658:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800565a:	f022 0204 	bic.w	r2, r2, #4
 800565e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005660:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005662:	430a      	orrs	r2, r1
 8005664:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005666:	e713      	b.n	8005490 <HAL_TIM_PWM_ConfigChannel+0xe4>
  __HAL_LOCK(htim);
 8005668:	2002      	movs	r0, #2
}
 800566a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800566c:	68e8      	ldr	r0, [r5, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800566e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005672:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8005676:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800567a:	e76a      	b.n	8005552 <HAL_TIM_PWM_ConfigChannel+0x1a6>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800567c:	68e8      	ldr	r0, [r5, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800567e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005682:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8005686:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800568a:	e726      	b.n	80054da <HAL_TIM_PWM_ConfigChannel+0x12e>
 800568c:	40012c00 	.word	0x40012c00
 8005690:	40014000 	.word	0x40014000

08005694 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005694:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005698:	2a01      	cmp	r2, #1
 800569a:	d02b      	beq.n	80056f4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 800569c:	b470      	push	{r4, r5, r6}
 800569e:	4603      	mov	r3, r0
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056a0:	4d15      	ldr	r5, [pc, #84]	@ (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
  tmpcr2 = htim->Instance->CR2;
 80056a2:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80056a4:	2202      	movs	r2, #2
 80056a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056aa:	42a8      	cmp	r0, r5
  tmpcr2 = htim->Instance->CR2;
 80056ac:	6842      	ldr	r2, [r0, #4]
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056ae:	680e      	ldr	r6, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80056b0:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056b2:	d016      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  tmpcr2 &= ~TIM_CR2_MMS;
 80056b4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056b8:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056ba:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80056be:	6042      	str	r2, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056c0:	d002      	beq.n	80056c8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 80056c2:	4a0e      	ldr	r2, [pc, #56]	@ (80056fc <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 80056c4:	4290      	cmp	r0, r2
 80056c6:	d104      	bne.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056c8:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ca:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056ce:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056d0:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80056d2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80056da:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80056de:	bc70      	pop	{r4, r5, r6}
 80056e0:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056e2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80056e4:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056e8:	432a      	orrs	r2, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80056ea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056ee:	4332      	orrs	r2, r6
  htim->Instance->CR2 = tmpcr2;
 80056f0:	6042      	str	r2, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056f2:	e7e9      	b.n	80056c8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
  __HAL_LOCK(htim);
 80056f4:	2002      	movs	r0, #2
}
 80056f6:	4770      	bx	lr
 80056f8:	40012c00 	.word	0x40012c00
 80056fc:	40014000 	.word	0x40014000

08005700 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005700:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005704:	2b01      	cmp	r3, #1
 8005706:	d039      	beq.n	800577c <HAL_TIMEx_ConfigBreakDeadTime+0x7c>
{
 8005708:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800570a:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800570e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005712:	4602      	mov	r2, r0
 8005714:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005716:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005718:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800571a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800571e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005720:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005724:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005726:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005728:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800572c:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800572e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005730:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005734:	6a88      	ldr	r0, [r1, #40]	@ 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005736:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005738:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800573c:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800573e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005740:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005744:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005746:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800574a:	4c0d      	ldr	r4, [pc, #52]	@ (8005780 <HAL_TIMEx_ConfigBreakDeadTime+0x80>)
 800574c:	42a0      	cmp	r0, r4
 800574e:	d007      	beq.n	8005760 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8005750:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8005752:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8005754:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8005758:	4608      	mov	r0, r1
}
 800575a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800575e:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005760:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8005762:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005766:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800576a:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800576c:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800576e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005772:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005774:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005778:	430b      	orrs	r3, r1
 800577a:	e7e9      	b.n	8005750 <HAL_TIMEx_ConfigBreakDeadTime+0x50>
  __HAL_LOCK(htim);
 800577c:	2002      	movs	r0, #2
}
 800577e:	4770      	bx	lr
 8005780:	40012c00 	.word	0x40012c00

08005784 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005784:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005786:	071a      	lsls	r2, r3, #28
{
 8005788:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800578a:	d506      	bpl.n	800579a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800578c:	6801      	ldr	r1, [r0, #0]
 800578e:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8005790:	684a      	ldr	r2, [r1, #4]
 8005792:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005796:	4322      	orrs	r2, r4
 8005798:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800579a:	07dc      	lsls	r4, r3, #31
 800579c:	d506      	bpl.n	80057ac <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800579e:	6801      	ldr	r1, [r0, #0]
 80057a0:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 80057a2:	684a      	ldr	r2, [r1, #4]
 80057a4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80057a8:	4322      	orrs	r2, r4
 80057aa:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057ac:	0799      	lsls	r1, r3, #30
 80057ae:	d506      	bpl.n	80057be <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057b0:	6801      	ldr	r1, [r0, #0]
 80057b2:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80057b4:	684a      	ldr	r2, [r1, #4]
 80057b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80057ba:	4322      	orrs	r2, r4
 80057bc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057be:	075a      	lsls	r2, r3, #29
 80057c0:	d506      	bpl.n	80057d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057c2:	6801      	ldr	r1, [r0, #0]
 80057c4:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80057c6:	684a      	ldr	r2, [r1, #4]
 80057c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80057cc:	4322      	orrs	r2, r4
 80057ce:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057d0:	06dc      	lsls	r4, r3, #27
 80057d2:	d506      	bpl.n	80057e2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057d4:	6801      	ldr	r1, [r0, #0]
 80057d6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80057d8:	688a      	ldr	r2, [r1, #8]
 80057da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057de:	4322      	orrs	r2, r4
 80057e0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057e2:	0699      	lsls	r1, r3, #26
 80057e4:	d506      	bpl.n	80057f4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057e6:	6801      	ldr	r1, [r0, #0]
 80057e8:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80057ea:	688a      	ldr	r2, [r1, #8]
 80057ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057f0:	4322      	orrs	r2, r4
 80057f2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057f4:	065a      	lsls	r2, r3, #25
 80057f6:	d509      	bpl.n	800580c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057f8:	6801      	ldr	r1, [r0, #0]
 80057fa:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80057fc:	684a      	ldr	r2, [r1, #4]
 80057fe:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8005802:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005804:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005808:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800580a:	d00b      	beq.n	8005824 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800580c:	061b      	lsls	r3, r3, #24
 800580e:	d506      	bpl.n	800581e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005810:	6802      	ldr	r2, [r0, #0]
 8005812:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005814:	6853      	ldr	r3, [r2, #4]
 8005816:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800581a:	430b      	orrs	r3, r1
 800581c:	6053      	str	r3, [r2, #4]
  }
}
 800581e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005822:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005824:	684a      	ldr	r2, [r1, #4]
 8005826:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8005828:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800582c:	4322      	orrs	r2, r4
 800582e:	604a      	str	r2, [r1, #4]
 8005830:	e7ec      	b.n	800580c <UART_AdvFeatureConfig+0x88>
 8005832:	bf00      	nop

08005834 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005834:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005836:	2300      	movs	r3, #0
{
 8005838:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583a:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800583e:	f7fe f9cf 	bl	8003be0 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005842:	6822      	ldr	r2, [r4, #0]
 8005844:	6813      	ldr	r3, [r2, #0]
 8005846:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8005848:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800584a:	d40e      	bmi.n	800586a <UART_CheckIdleState+0x36>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800584c:	6813      	ldr	r3, [r2, #0]
 800584e:	0759      	lsls	r1, r3, #29
 8005850:	d42f      	bmi.n	80058b2 <UART_CheckIdleState+0x7e>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005852:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8005854:	2220      	movs	r2, #32
 8005856:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8005858:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 800585a:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800585e:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005860:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 8005862:	2300      	movs	r3, #0
 8005864:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8005868:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800586a:	69d3      	ldr	r3, [r2, #28]
 800586c:	0298      	lsls	r0, r3, #10
 800586e:	d4ed      	bmi.n	800584c <UART_CheckIdleState+0x18>
 8005870:	e00c      	b.n	800588c <UART_CheckIdleState+0x58>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	0749      	lsls	r1, r1, #29
 8005876:	461a      	mov	r2, r3
 8005878:	d505      	bpl.n	8005886 <UART_CheckIdleState+0x52>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800587a:	69d9      	ldr	r1, [r3, #28]
 800587c:	0708      	lsls	r0, r1, #28
 800587e:	d449      	bmi.n	8005914 <UART_CheckIdleState+0xe0>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005880:	69d9      	ldr	r1, [r3, #28]
 8005882:	0509      	lsls	r1, r1, #20
 8005884:	d474      	bmi.n	8005970 <UART_CheckIdleState+0x13c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	0298      	lsls	r0, r3, #10
 800588a:	d4df      	bmi.n	800584c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800588c:	f7fe f9a8 	bl	8003be0 <HAL_GetTick>
 8005890:	1b43      	subs	r3, r0, r5
 8005892:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005896:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005898:	d3eb      	bcc.n	8005872 <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800589e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a2:	e843 2100 	strex	r1, r2, [r3]
 80058a6:	2900      	cmp	r1, #0
 80058a8:	d1f7      	bne.n	800589a <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 80058aa:	2320      	movs	r3, #32
 80058ac:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 80058ae:	2003      	movs	r0, #3
 80058b0:	e7d7      	b.n	8005862 <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b2:	69d3      	ldr	r3, [r2, #28]
 80058b4:	025b      	lsls	r3, r3, #9
 80058b6:	d4cc      	bmi.n	8005852 <UART_CheckIdleState+0x1e>
 80058b8:	e00d      	b.n	80058d6 <UART_CheckIdleState+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	0750      	lsls	r0, r2, #29
 80058be:	d507      	bpl.n	80058d0 <UART_CheckIdleState+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058c0:	69da      	ldr	r2, [r3, #28]
 80058c2:	0711      	lsls	r1, r2, #28
 80058c4:	f100 8082 	bmi.w	80059cc <UART_CheckIdleState+0x198>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058c8:	69da      	ldr	r2, [r3, #28]
 80058ca:	0512      	lsls	r2, r2, #20
 80058cc:	f100 80ac 	bmi.w	8005a28 <UART_CheckIdleState+0x1f4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	025b      	lsls	r3, r3, #9
 80058d4:	d4bd      	bmi.n	8005852 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d6:	f7fe f983 	bl	8003be0 <HAL_GetTick>
 80058da:	1b43      	subs	r3, r0, r5
 80058dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	d3ea      	bcc.n	80058ba <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058e8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ec:	e843 2100 	strex	r1, r2, [r3]
 80058f0:	2900      	cmp	r1, #0
 80058f2:	d1f7      	bne.n	80058e4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f4:	f103 0208 	add.w	r2, r3, #8
 80058f8:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058fc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005900:	f103 0008 	add.w	r0, r3, #8
 8005904:	e840 2100 	strex	r1, r2, [r0]
 8005908:	2900      	cmp	r1, #0
 800590a:	d1f3      	bne.n	80058f4 <UART_CheckIdleState+0xc0>
      huart->RxState = HAL_UART_STATE_READY;
 800590c:	2320      	movs	r3, #32
 800590e:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 8005912:	e7cc      	b.n	80058ae <UART_CheckIdleState+0x7a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005914:	2208      	movs	r2, #8
 8005916:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005918:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800591c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005920:	e843 2100 	strex	r1, r2, [r3]
 8005924:	2900      	cmp	r1, #0
 8005926:	d1f7      	bne.n	8005918 <UART_CheckIdleState+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	f103 0208 	add.w	r2, r3, #8
 800592c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005930:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005934:	f103 0008 	add.w	r0, r3, #8
 8005938:	e840 2100 	strex	r1, r2, [r0]
 800593c:	2900      	cmp	r1, #0
 800593e:	d1f3      	bne.n	8005928 <UART_CheckIdleState+0xf4>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005940:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005942:	2a01      	cmp	r2, #1
 8005944:	d00b      	beq.n	800595e <UART_CheckIdleState+0x12a>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005946:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005948:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800594a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800594c:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005950:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005952:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8005954:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005958:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 800595c:	e79d      	b.n	800589a <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005962:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	e843 2100 	strex	r1, r2, [r3]
 800596a:	2900      	cmp	r1, #0
 800596c:	d1f7      	bne.n	800595e <UART_CheckIdleState+0x12a>
 800596e:	e7ea      	b.n	8005946 <UART_CheckIdleState+0x112>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005970:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005974:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005976:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800597a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597e:	e843 2100 	strex	r1, r2, [r3]
 8005982:	2900      	cmp	r1, #0
 8005984:	d1f7      	bne.n	8005976 <UART_CheckIdleState+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005986:	f103 0208 	add.w	r2, r3, #8
 800598a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800598e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	f103 0008 	add.w	r0, r3, #8
 8005996:	e840 2100 	strex	r1, r2, [r0]
 800599a:	2900      	cmp	r1, #0
 800599c:	d1f3      	bne.n	8005986 <UART_CheckIdleState+0x152>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800599e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80059a0:	2a01      	cmp	r2, #1
 80059a2:	d00a      	beq.n	80059ba <UART_CheckIdleState+0x186>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059a4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80059a6:	2120      	movs	r1, #32
 80059a8:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 80059ac:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ae:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 80059b0:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059b4:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 80059b8:	e76f      	b.n	800589a <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ba:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059be:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c2:	e843 2100 	strex	r1, r2, [r3]
 80059c6:	2900      	cmp	r1, #0
 80059c8:	d1f7      	bne.n	80059ba <UART_CheckIdleState+0x186>
 80059ca:	e7eb      	b.n	80059a4 <UART_CheckIdleState+0x170>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059cc:	2208      	movs	r2, #8
 80059ce:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059d4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	e843 2100 	strex	r1, r2, [r3]
 80059dc:	2900      	cmp	r1, #0
 80059de:	d1f7      	bne.n	80059d0 <UART_CheckIdleState+0x19c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	f103 0208 	add.w	r2, r3, #8
 80059e4:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	f103 0008 	add.w	r0, r3, #8
 80059f0:	e840 2100 	strex	r1, r2, [r0]
 80059f4:	2900      	cmp	r1, #0
 80059f6:	d1f3      	bne.n	80059e0 <UART_CheckIdleState+0x1ac>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80059fa:	2a01      	cmp	r2, #1
 80059fc:	d00b      	beq.n	8005a16 <UART_CheckIdleState+0x1e2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059fe:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005a00:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a02:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8005a04:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8005a08:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a0a:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8005a0c:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a10:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8005a14:	e766      	b.n	80058e4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a16:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a1a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1e:	e843 2100 	strex	r1, r2, [r3]
 8005a22:	2900      	cmp	r1, #0
 8005a24:	d1f7      	bne.n	8005a16 <UART_CheckIdleState+0x1e2>
 8005a26:	e7ea      	b.n	80059fe <UART_CheckIdleState+0x1ca>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a2c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a32:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a36:	e843 2100 	strex	r1, r2, [r3]
 8005a3a:	2900      	cmp	r1, #0
 8005a3c:	d1f7      	bne.n	8005a2e <UART_CheckIdleState+0x1fa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3e:	f103 0208 	add.w	r2, r3, #8
 8005a42:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a46:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4a:	f103 0008 	add.w	r0, r3, #8
 8005a4e:	e840 2100 	strex	r1, r2, [r0]
 8005a52:	2900      	cmp	r1, #0
 8005a54:	d1f3      	bne.n	8005a3e <UART_CheckIdleState+0x20a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a56:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005a58:	2a01      	cmp	r2, #1
 8005a5a:	d00a      	beq.n	8005a72 <UART_CheckIdleState+0x23e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a5c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005a5e:	2120      	movs	r1, #32
 8005a60:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8005a64:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a66:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8005a68:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a6c:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8005a70:	e738      	b.n	80058e4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a72:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a76:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	e843 2100 	strex	r1, r2, [r3]
 8005a7e:	2900      	cmp	r1, #0
 8005a80:	d1f7      	bne.n	8005a72 <UART_CheckIdleState+0x23e>
 8005a82:	e7eb      	b.n	8005a5c <UART_CheckIdleState+0x228>

08005a84 <HAL_UART_Init>:
  if (huart == NULL)
 8005a84:	2800      	cmp	r0, #0
 8005a86:	f000 809b 	beq.w	8005bc0 <HAL_UART_Init+0x13c>
{
 8005a8a:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8005a8c:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8005a8e:	4604      	mov	r4, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d069      	beq.n	8005b68 <HAL_UART_Init+0xe4>
  __HAL_UART_DISABLE(huart);
 8005a94:	6825      	ldr	r5, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a96:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  huart->gState = HAL_UART_STATE_BUSY;
 8005a98:	2324      	movs	r3, #36	@ 0x24
 8005a9a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8005a9c:	682b      	ldr	r3, [r5, #0]
 8005a9e:	f023 0301 	bic.w	r3, r3, #1
 8005aa2:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005aa4:	2a00      	cmp	r2, #0
 8005aa6:	d15b      	bne.n	8005b60 <HAL_UART_Init+0xdc>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005aa8:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 8005aac:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005aae:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ab0:	430b      	orrs	r3, r1
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ab6:	4a64      	ldr	r2, [pc, #400]	@ (8005c48 <HAL_UART_Init+0x1c4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ab8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005aba:	4002      	ands	r2, r0
 8005abc:	4313      	orrs	r3, r2
 8005abe:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ac0:	686b      	ldr	r3, [r5, #4]
 8005ac2:	68e2      	ldr	r2, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8005ac4:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ac6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005aca:	4313      	orrs	r3, r2
 8005acc:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ace:	68aa      	ldr	r2, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ad0:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ad2:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8005ad6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ad8:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ada:	4a5c      	ldr	r2, [pc, #368]	@ (8005c4c <HAL_UART_Init+0x1c8>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005adc:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ade:	4295      	cmp	r5, r2
 8005ae0:	d00a      	beq.n	8005af8 <HAL_UART_Init+0x74>
 8005ae2:	4b5b      	ldr	r3, [pc, #364]	@ (8005c50 <HAL_UART_Init+0x1cc>)
 8005ae4:	429d      	cmp	r5, r3
 8005ae6:	d00e      	beq.n	8005b06 <HAL_UART_Init+0x82>
 8005ae8:	4b5a      	ldr	r3, [pc, #360]	@ (8005c54 <HAL_UART_Init+0x1d0>)
 8005aea:	429d      	cmp	r5, r3
 8005aec:	d00b      	beq.n	8005b06 <HAL_UART_Init+0x82>
  huart->RxISR = NULL;
 8005aee:	2300      	movs	r3, #0
 8005af0:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 8005af4:	2001      	movs	r0, #1
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005af8:	4b57      	ldr	r3, [pc, #348]	@ (8005c58 <HAL_UART_Init+0x1d4>)
 8005afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005afc:	f003 0303 	and.w	r3, r3, #3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d935      	bls.n	8005b72 <HAL_UART_Init+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b06:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8005b0a:	d05d      	beq.n	8005bc8 <HAL_UART_Init+0x144>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b0c:	f7ff fa70 	bl	8004ff0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005b10:	b9a8      	cbnz	r0, 8005b3e <HAL_UART_Init+0xba>
  huart->RxISR = NULL;
 8005b12:	e9c4 001a 	strd	r0, r0, [r4, #104]	@ 0x68
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	685a      	ldr	r2, [r3, #4]
 8005b1a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b26:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8005b2e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8005b30:	601a      	str	r2, [r3, #0]
}
 8005b32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 8005b36:	f7ff be7d 	b.w	8005834 <UART_CheckIdleState>
    switch (clocksource)
 8005b3a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b3e:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b40:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b44:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005b48:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b4c:	f1a0 0310 	sub.w	r3, r0, #16
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d8cc      	bhi.n	8005aee <HAL_UART_Init+0x6a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b54:	6823      	ldr	r3, [r4, #0]
  huart->RxISR = NULL;
 8005b56:	2200      	movs	r2, #0
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b58:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8005b5a:	e9c4 221a 	strd	r2, r2, [r4, #104]	@ 0x68
  return ret;
 8005b5e:	e7db      	b.n	8005b18 <HAL_UART_Init+0x94>
    UART_AdvFeatureConfig(huart);
 8005b60:	4620      	mov	r0, r4
 8005b62:	f7ff fe0f 	bl	8005784 <UART_AdvFeatureConfig>
 8005b66:	e79f      	b.n	8005aa8 <HAL_UART_Init+0x24>
    huart->Lock = HAL_UNLOCKED;
 8005b68:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8005b6c:	f7fd fefa 	bl	8003964 <HAL_UART_MspInit>
 8005b70:	e790      	b.n	8005a94 <HAL_UART_Init+0x10>
 8005b72:	4a3a      	ldr	r2, [pc, #232]	@ (8005c5c <HAL_UART_Init+0x1d8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b74:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8005b78:	5cd3      	ldrb	r3, [r2, r3]
 8005b7a:	d041      	beq.n	8005c00 <HAL_UART_Init+0x17c>
    switch (clocksource)
 8005b7c:	2b08      	cmp	r3, #8
 8005b7e:	d8b6      	bhi.n	8005aee <HAL_UART_Init+0x6a>
 8005b80:	a201      	add	r2, pc, #4	@ (adr r2, 8005b88 <HAL_UART_Init+0x104>)
 8005b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b86:	bf00      	nop
 8005b88:	08005b0d 	.word	0x08005b0d
 8005b8c:	08005bb7 	.word	0x08005bb7
 8005b90:	08005bc5 	.word	0x08005bc5
 8005b94:	08005aef 	.word	0x08005aef
 8005b98:	08005bad 	.word	0x08005bad
 8005b9c:	08005aef 	.word	0x08005aef
 8005ba0:	08005aef 	.word	0x08005aef
 8005ba4:	08005aef 	.word	0x08005aef
 8005ba8:	08005b3b 	.word	0x08005b3b
        pclk = HAL_RCC_GetSysClockFreq();
 8005bac:	f7ff f9f2 	bl	8004f94 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	d1c4      	bne.n	8005b3e <HAL_UART_Init+0xba>
 8005bb4:	e7ad      	b.n	8005b12 <HAL_UART_Init+0x8e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bb6:	f7ff fa33 	bl	8005020 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8005bba:	2800      	cmp	r0, #0
 8005bbc:	d1bf      	bne.n	8005b3e <HAL_UART_Init+0xba>
 8005bbe:	e7a8      	b.n	8005b12 <HAL_UART_Init+0x8e>
}
 8005bc0:	2001      	movs	r0, #1
 8005bc2:	4770      	bx	lr
        pclk = (uint32_t) HSI_VALUE;
 8005bc4:	4826      	ldr	r0, [pc, #152]	@ (8005c60 <HAL_UART_Init+0x1dc>)
 8005bc6:	e7ba      	b.n	8005b3e <HAL_UART_Init+0xba>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bc8:	f7ff fa12 	bl	8004ff0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	d0a0      	beq.n	8005b12 <HAL_UART_Init+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005bd0:	0042      	lsls	r2, r0, #1
 8005bd2:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bd4:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005bd8:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 8005bdc:	fbb2 f2f3 	udiv	r2, r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005be0:	f1a2 0310 	sub.w	r3, r2, #16
 8005be4:	428b      	cmp	r3, r1
 8005be6:	d882      	bhi.n	8005aee <HAL_UART_Init+0x6a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005be8:	f022 010f 	bic.w	r1, r2, #15
 8005bec:	b289      	uxth	r1, r1
        huart->Instance->BRR = brrtemp;
 8005bee:	6823      	ldr	r3, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bf0:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8005bf4:	430a      	orrs	r2, r1
  huart->RxISR = NULL;
 8005bf6:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 8005bf8:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 8005bfa:	e9c4 111a 	strd	r1, r1, [r4, #104]	@ 0x68
  return ret;
 8005bfe:	e78b      	b.n	8005b18 <HAL_UART_Init+0x94>
    switch (clocksource)
 8005c00:	2b08      	cmp	r3, #8
 8005c02:	f63f af74 	bhi.w	8005aee <HAL_UART_Init+0x6a>
 8005c06:	a201      	add	r2, pc, #4	@ (adr r2, 8005c0c <HAL_UART_Init+0x188>)
 8005c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0c:	08005bc9 	.word	0x08005bc9
 8005c10:	08005c37 	.word	0x08005c37
 8005c14:	08005c3d 	.word	0x08005c3d
 8005c18:	08005aef 	.word	0x08005aef
 8005c1c:	08005c31 	.word	0x08005c31
 8005c20:	08005aef 	.word	0x08005aef
 8005c24:	08005aef 	.word	0x08005aef
 8005c28:	08005aef 	.word	0x08005aef
 8005c2c:	08005c41 	.word	0x08005c41
        pclk = HAL_RCC_GetSysClockFreq();
 8005c30:	f7ff f9b0 	bl	8004f94 <HAL_RCC_GetSysClockFreq>
        break;
 8005c34:	e7ca      	b.n	8005bcc <HAL_UART_Init+0x148>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c36:	f7ff f9f3 	bl	8005020 <HAL_RCC_GetPCLK2Freq>
        break;
 8005c3a:	e7c7      	b.n	8005bcc <HAL_UART_Init+0x148>
    switch (clocksource)
 8005c3c:	4a09      	ldr	r2, [pc, #36]	@ (8005c64 <HAL_UART_Init+0x1e0>)
 8005c3e:	e7c8      	b.n	8005bd2 <HAL_UART_Init+0x14e>
 8005c40:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005c44:	e7c5      	b.n	8005bd2 <HAL_UART_Init+0x14e>
 8005c46:	bf00      	nop
 8005c48:	efff69f3 	.word	0xefff69f3
 8005c4c:	40013800 	.word	0x40013800
 8005c50:	40004400 	.word	0x40004400
 8005c54:	40004800 	.word	0x40004800
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	08008068 	.word	0x08008068
 8005c60:	007a1200 	.word	0x007a1200
 8005c64:	00f42400 	.word	0x00f42400

08005c68 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8005c68:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8005c6a:	8840      	ldrh	r0, [r0, #2]
 8005c6c:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 8005c70:	0c00      	lsrs	r0, r0, #16
 8005c72:	4770      	bx	lr

08005c74 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 8005c74:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 8005c76:	8803      	ldrh	r3, [r0, #0]
 8005c78:	140d      	asrs	r5, r1, #16
 8005c7a:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8005c7c:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 8005c80:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 8005c84:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8005c88:	428b      	cmp	r3, r1
{
 8005c8a:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 8005c8c:	da0f      	bge.n	8005cae <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 8005c8e:	8846      	ldrh	r6, [r0, #2]
 8005c90:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 8005c94:	4282      	cmp	r2, r0
 8005c96:	dd13      	ble.n	8005cc0 <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8005c98:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8005c9a:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 8005c9e:	bfb8      	it	lt
 8005ca0:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 8005ca2:	f7fb fa3d 	bl	8001120 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 8005ca6:	2c00      	cmp	r4, #0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 8005ca8:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 8005caa:	db0e      	blt.n	8005cca <Circle_Limitation+0x56>
      local_vqd.q = (int16_t)new_q;
 8005cac:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 8005cae:	b2a4      	uxth	r4, r4
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	f364 000f 	bfi	r0, r4, #0, #16
 8005cb6:	b2ad      	uxth	r5, r5
 8005cb8:	f365 401f 	bfi	r0, r5, #16, #16
}
 8005cbc:	b004      	add	sp, #16
 8005cbe:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 8005cc0:	1a98      	subs	r0, r3, r2
 8005cc2:	f7fb fa2d 	bl	8001120 <MCM_Sqrt>
        if (Vqd.q < 0)
 8005cc6:	2c00      	cmp	r4, #0
 8005cc8:	daf0      	bge.n	8005cac <Circle_Limitation+0x38>
          new_q = - new_q;
 8005cca:	4240      	negs	r0, r0
      local_vqd.q = (int16_t)new_q;
 8005ccc:	b204      	sxth	r4, r0
      local_vqd.d = (int16_t)new_d;
 8005cce:	e7ee      	b.n	8005cae <Circle_Limitation+0x3a>

08005cd0 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8005cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8005cd2:	7fc3      	ldrb	r3, [r0, #31]
 8005cd4:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 8005cd8:	429a      	cmp	r2, r3
{
 8005cda:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8005cdc:	d002      	beq.n	8005ce4 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 8005cde:	3301      	adds	r3, #1
 8005ce0:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8005ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8005ce4:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8005cea:	b1a5      	cbz	r5, 8005d16 <MCPA_dataLog+0x46>
 8005cec:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8005cee:	8ba2      	ldrh	r2, [r4, #28]
 8005cf0:	42aa      	cmp	r2, r5
 8005cf2:	d24e      	bcs.n	8005d92 <MCPA_dataLog+0xc2>
 8005cf4:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8005cf8:	2bfe      	cmp	r3, #254	@ 0xfe
 8005cfa:	d066      	beq.n	8005dca <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8005cfc:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 8005d00:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8005d02:	8b22      	ldrh	r2, [r4, #24]
 8005d04:	6820      	ldr	r0, [r4, #0]
 8005d06:	3202      	adds	r2, #2
 8005d08:	2309      	movs	r3, #9
 8005d0a:	6845      	ldr	r5, [r0, #4]
 8005d0c:	b292      	uxth	r2, r2
 8005d0e:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8005d10:	2300      	movs	r3, #0
 8005d12:	8323      	strh	r3, [r4, #24]
}
 8005d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8005d16:	4601      	mov	r1, r0
 8005d18:	2209      	movs	r2, #9
 8005d1a:	f851 0b14 	ldr.w	r0, [r1], #20
 8005d1e:	6803      	ldr	r3, [r0, #0]
 8005d20:	4798      	blx	r3
 8005d22:	b390      	cbz	r0, 8005d8a <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8005d24:	4b49      	ldr	r3, [pc, #292]	@ (8005e4c <MCPA_dataLog+0x17c>)
 8005d26:	6961      	ldr	r1, [r4, #20]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8005d2c:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 8005d30:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8005d34:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8005d38:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8005d3a:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8005d3c:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8005d3e:	d101      	bne.n	8005d44 <MCPA_dataLog+0x74>
 8005d40:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8005d42:	e7d4      	b.n	8005cee <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8005d44:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8005d48:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8005d4c:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8005d50:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8005d54:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8005d58:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8005d5c:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8005d5e:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8005d60:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8005d64:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff          = pHandle->MFRate;
 8005d66:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8005d6a:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8005d6c:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff          = pHandle->HFRate;
 8005d70:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8005d74:	f001 ff38 	bl	8007be8 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8005d78:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8005d7c:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8005d80:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8005d84:	441a      	add	r2, r3
 8005d86:	f001 ff2f 	bl	8007be8 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8005d8a:	8b25      	ldrh	r5, [r4, #24]
 8005d8c:	2d00      	cmp	r5, #0
 8005d8e:	d1ad      	bne.n	8005cec <MCPA_dataLog+0x1c>
}
 8005d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005d92:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8005d96:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005d98:	b36e      	cbz	r6, 8005df6 <MCPA_dataLog+0x126>
 8005d9a:	68a2      	ldr	r2, [r4, #8]
 8005d9c:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8005da0:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 8005da2:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8005da6:	8800      	ldrh	r0, [r0, #0]
 8005da8:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8005dac:	8b25      	ldrh	r5, [r4, #24]
 8005dae:	3502      	adds	r5, #2
 8005db0:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005db2:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8005db4:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005db6:	d1f4      	bne.n	8005da2 <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8005db8:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8005dbc:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8005dbe:	2bfd      	cmp	r3, #253	@ 0xfd
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	d91d      	bls.n	8005e00 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8005dc4:	4295      	cmp	r5, r2
 8005dc6:	d897      	bhi.n	8005cf8 <MCPA_dataLog+0x28>
}
 8005dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005dca:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8005dce:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 8005dd2:	4418      	add	r0, r3
 8005dd4:	4298      	cmp	r0, r3
 8005dd6:	dd91      	ble.n	8005cfc <MCPA_dataLog+0x2c>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005dd8:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8005dda:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005ddc:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8005de0:	6812      	ldr	r2, [r2, #0]
 8005de2:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005de4:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8005de6:	5cf3      	ldrb	r3, [r6, r3]
 8005de8:	442b      	add	r3, r5
 8005dea:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005dec:	b2d3      	uxtb	r3, r2
 8005dee:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8005df0:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005df2:	dbf3      	blt.n	8005ddc <MCPA_dataLog+0x10c>
 8005df4:	e782      	b.n	8005cfc <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8005df6:	f894 0026 	ldrb.w	r0, [r4, #38]	@ 0x26
 8005dfa:	28fd      	cmp	r0, #253	@ 0xfd
 8005dfc:	f63f af71 	bhi.w	8005ce2 <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8005e00:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005e04:	4283      	cmp	r3, r0
 8005e06:	d006      	beq.n	8005e16 <MCPA_dataLog+0x146>
            pHandle->MFIndex ++;
 8005e08:	3301      	adds	r3, #1
 8005e0a:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8005e0e:	4295      	cmp	r5, r2
 8005e10:	f63f af74 	bhi.w	8005cfc <MCPA_dataLog+0x2c>
}
 8005e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e16:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 8005e1a:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8005e1c:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e1e:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8005e20:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e24:	ddf3      	ble.n	8005e0e <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005e26:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e2a:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005e2e:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e36:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e3a:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e3c:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e3e:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e40:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e42:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e44:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e46:	dbf2      	blt.n	8005e2e <MCPA_dataLog+0x15e>
 8005e48:	e7e1      	b.n	8005e0e <MCPA_dataLog+0x13e>
 8005e4a:	bf00      	nop
 8005e4c:	200018d0 	.word	0x200018d0

08005e50 <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 8005e50:	8b03      	ldrh	r3, [r0, #24]
 8005e52:	b19b      	cbz	r3, 8005e7c <MCPA_flushDataLog+0x2c>
{
 8005e54:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8005e56:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8005e5a:	6941      	ldr	r1, [r0, #20]
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8005e5c:	2afe      	cmp	r2, #254	@ 0xfe
 8005e5e:	4604      	mov	r4, r0
 8005e60:	d00d      	beq.n	8005e7e <MCPA_flushDataLog+0x2e>
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8005e62:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8005e66:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8005e68:	8b22      	ldrh	r2, [r4, #24]
 8005e6a:	6820      	ldr	r0, [r4, #0]
 8005e6c:	3202      	adds	r2, #2
 8005e6e:	2309      	movs	r3, #9
 8005e70:	6845      	ldr	r5, [r0, #4]
 8005e72:	b292      	uxth	r2, r2
 8005e74:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 8005e76:	2300      	movs	r3, #0
 8005e78:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8005e7a:	bd70      	pop	{r4, r5, r6, pc}
 8005e7c:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e7e:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8005e82:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 8005e86:	4494      	add	ip, r2
 8005e88:	4562      	cmp	r2, ip
 8005e8a:	daea      	bge.n	8005e62 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005e8c:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e8e:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005e90:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8005e94:	6800      	ldr	r0, [r0, #0]
 8005e96:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e98:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e9a:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005e9c:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005e9e:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005ea0:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005ea2:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005ea4:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005ea6:	dbf3      	blt.n	8005e90 <MCPA_flushDataLog+0x40>
 8005ea8:	e7db      	b.n	8005e62 <MCPA_flushDataLog+0x12>
 8005eaa:	bf00      	nop

08005eac <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8005eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8005eb0:	880f      	ldrh	r7, [r1, #0]
{
 8005eb2:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8005eb4:	2f00      	cmp	r7, #0
 8005eb6:	d046      	beq.n	8005f46 <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8005eb8:	6803      	ldr	r3, [r0, #0]
 8005eba:	89db      	ldrh	r3, [r3, #14]
 8005ebc:	42bb      	cmp	r3, r7
 8005ebe:	d33f      	bcc.n	8005f40 <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8005ec0:	788b      	ldrb	r3, [r1, #2]
 8005ec2:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8005ec6:	f891 8003 	ldrb.w	r8, [r1, #3]
 8005eca:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8005ece:	790b      	ldrb	r3, [r1, #4]
 8005ed0:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8005ed4:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8005ed6:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8005ed8:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8005edc:	4443      	add	r3, r8
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	dc57      	bgt.n	8005f92 <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 8005ee2:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d057      	beq.n	8005f98 <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8005ee8:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005eec:	4645      	mov	r5, r8
 8005eee:	e011      	b.n	8005f14 <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8005ef0:	68e3      	ldr	r3, [r4, #12]
 8005ef2:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 8005ef4:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005ef6:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8005efa:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8005efe:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005f00:	f105 0c01 	add.w	ip, r5, #1
 8005f04:	fa5f f58c 	uxtb.w	r5, ip
 8005f08:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 8005f0a:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005f0c:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 8005f0e:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005f12:	da11      	bge.n	8005f38 <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8005f14:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 8005f18:	6861      	ldr	r1, [r4, #4]
 8005f1a:	4648      	mov	r0, r9
 8005f1c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8005f20:	f7fd f966 	bl	80031f0 <RI_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8005f24:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8005f28:	42ab      	cmp	r3, r5
 8005f2a:	f04f 0002 	mov.w	r0, #2
 8005f2e:	d8df      	bhi.n	8005ef0 <MCPA_cfgLog+0x44>
 8005f30:	4648      	mov	r0, r9
 8005f32:	f7fd f951 	bl	80031d8 <RI_GetIDSize>
 8005f36:	e7db      	b.n	8005ef0 <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8005f38:	f108 0206 	add.w	r2, r8, #6
 8005f3c:	4297      	cmp	r7, r2
 8005f3e:	d210      	bcs.n	8005f62 <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8005f40:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 8005f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8005f46:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8005f48:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 8005f4c:	b9ab      	cbnz	r3, 8005f7a <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 8005f52:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 8005f56:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8005f58:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 8005f5c:	2000      	movs	r0, #0
}
 8005f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 8005f62:	3f02      	subs	r7, #2
 8005f64:	eba7 0708 	sub.w	r7, r7, r8
 8005f68:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8005f6a:	7833      	ldrb	r3, [r6, #0]
 8005f6c:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1f3      	bne.n	8005f5c <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 8005f74:	8b23      	ldrh	r3, [r4, #24]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d0e9      	beq.n	8005f4e <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8005f7a:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8005f7c:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8005f80:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8005f82:	8b22      	ldrh	r2, [r4, #24]
 8005f84:	6820      	ldr	r0, [r4, #0]
 8005f86:	3202      	adds	r2, #2
 8005f88:	6845      	ldr	r5, [r0, #4]
 8005f8a:	b292      	uxth	r2, r2
 8005f8c:	2309      	movs	r3, #9
 8005f8e:	47a8      	blx	r5
 8005f90:	e7dd      	b.n	8005f4e <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 8005f92:	200a      	movs	r0, #10
}
 8005f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005f98:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8005f9a:	4698      	mov	r8, r3
 8005f9c:	e7ce      	b.n	8005f3c <MCPA_cfgLog+0x90>
 8005f9e:	bf00      	nop

08005fa0 <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 )
 8005fa0:	f9b0 1010 	ldrsh.w	r1, [r0, #16]
    {
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8005fa4:	8843      	ldrh	r3, [r0, #2]
 8005fa6:	8982      	ldrh	r2, [r0, #12]
    if (pHandle->hSensitivity > 0 )
 8005fa8:	2900      	cmp	r1, #0
 8005faa:	dd08      	ble.n	8005fbe <NTC_SetFaultState+0x1e>
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d804      	bhi.n	8005fba <NTC_SetFaultState+0x1a>
      {
        hFault = MC_OVER_TEMP;
      }
      else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8005fb0:	89c2      	ldrh	r2, [r0, #14]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d908      	bls.n	8005fc8 <NTC_SetFaultState+0x28>
      {
        hFault = MC_NO_ERROR;
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	4770      	bx	lr
    }
    else
    {
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
      {
        hFault = MC_OVER_TEMP;
 8005fba:	2008      	movs	r0, #8
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (hFault);
}
 8005fbc:	4770      	bx	lr
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d3fb      	bcc.n	8005fba <NTC_SetFaultState+0x1a>
      else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 8005fc2:	89c2      	ldrh	r2, [r0, #14]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d3f6      	bcc.n	8005fb6 <NTC_SetFaultState+0x16>
        hFault = pHandle->hFaultState;
 8005fc8:	8900      	ldrh	r0, [r0, #8]
 8005fca:	4770      	bx	lr

08005fcc <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8005fcc:	7803      	ldrb	r3, [r0, #0]
 8005fce:	b94b      	cbnz	r3, 8005fe4 <NTC_Init+0x18>
    /* nothing to do */
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 ) 
 8005fd0:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	bfcc      	ite	gt
 8005fd8:	2300      	movgt	r3, #0
 8005fda:	2301      	movle	r3, #1
 8005fdc:	425b      	negs	r3, r3
 8005fde:	b29b      	uxth	r3, r3
    {
      pHandle->hAvTemp_d = 0U;
    }
    else
    {
      pHandle->hAvTemp_d = 0xFFFFU;
 8005fe0:	8043      	strh	r3, [r0, #2]
}
 8005fe2:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8005fe4:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = 0xFFFFU;
 8005fe6:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8005fe8:	2200      	movs	r2, #0
 8005fea:	8102      	strh	r2, [r0, #8]
}
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop

08005ff0 <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle, uint16_t rawValue)
{
 8005ff0:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8005ff2:	7803      	ldrb	r3, [r0, #0]
{
 8005ff4:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8005ff6:	b983      	cbnz	r3, 800601a <NTC_CalcAvTemp+0x2a>
    {
      uint16_t hAux;
      hAux = rawValue;

      if (0xFFFFU == hAux)
 8005ff8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005ffc:	4299      	cmp	r1, r3
 8005ffe:	d007      	beq.n	8006010 <NTC_CalcAvTemp+0x20>
        /* Nothing to do */
      }
      else
      {
        uint32_t wtemp;
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8006000:	8943      	ldrh	r3, [r0, #10]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8006002:	8842      	ldrh	r2, [r0, #2]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8006004:	1e58      	subs	r0, r3, #1
        wtemp += hAux;
 8006006:	fb00 1102 	mla	r1, r0, r2, r1
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 800600a:	fbb1 f1f3 	udiv	r1, r1, r3

        pHandle->hAvTemp_d = (uint16_t)wtemp;
 800600e:	8061      	strh	r1, [r4, #2]
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8006010:	4620      	mov	r0, r4
 8006012:	f7ff ffc5 	bl	8005fa0 <NTC_SetFaultState>
 8006016:	8120      	strh	r0, [r4, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8006018:	bd10      	pop	{r4, pc}
 800601a:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 800601c:	8120      	strh	r0, [r4, #8]
}
 800601e:	bd10      	pop	{r4, pc}

08006020 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8006020:	7803      	ldrb	r3, [r0, #0]
 8006022:	b95b      	cbnz	r3, 800603c <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8006024:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8006026:	6941      	ldr	r1, [r0, #20]
      wTemp *= pHandle->hSensitivity;
 8006028:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 800602c:	8b00      	ldrh	r0, [r0, #24]
      wTemp -= ((int32_t)pHandle->wV0);
 800602e:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8006030:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8006034:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8006038:	b200      	sxth	r0, r0
 800603a:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 800603c:	88c0      	ldrh	r0, [r0, #6]
}
 800603e:	b200      	sxth	r0, r0
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop

08006044 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8006044:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8006046:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8006048:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 800604a:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 800604c:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 800604e:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8006050:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8006052:	4770      	bx	lr

08006054 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8006054:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8006056:	4770      	bx	lr

08006058 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8006058:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800605a:	4770      	bx	lr

0800605c <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 800605c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop

08006064 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8006064:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop

0800606c <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 800606c:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 800606e:	4770      	bx	lr

08006070 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8006070:	8b80      	ldrh	r0, [r0, #28]
 8006072:	4770      	bx	lr

08006074 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8006074:	2301      	movs	r3, #1
 8006076:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8006078:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 800607a:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop

08006080 <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 8006080:	8b40      	ldrh	r0, [r0, #26]
 8006082:	4770      	bx	lr

08006084 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8006084:	8bc0      	ldrh	r0, [r0, #30]
 8006086:	4770      	bx	lr

08006088 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8006088:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800608a:	4770      	bx	lr

0800608c <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 800608c:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800608e:	4770      	bx	lr

08006090 <PID_SetKIDivisorPOW2>:
{
 8006090:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8006092:	2301      	movs	r3, #1
{
 8006094:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8006096:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8006098:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800609c:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 800609e:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 80060a0:	8343      	strh	r3, [r0, #26]
{
 80060a2:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 80060a4:	f7ff fff2 	bl	800608c <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 80060a8:	4902      	ldr	r1, [pc, #8]	@ (80060b4 <PID_SetKIDivisorPOW2+0x24>)
 80060aa:	4628      	mov	r0, r5
 80060ac:	40a1      	lsls	r1, r4
 80060ae:	f7ff ffeb 	bl	8006088 <PID_SetLowerIntegralTermLimit>
}
 80060b2:	bd38      	pop	{r3, r4, r5, pc}
 80060b4:	ffff8001 	.word	0xffff8001

080060b8 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 80060b8:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80060ba:	4770      	bx	lr

080060bc <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 80060bc:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop

080060c4 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 80060c4:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 80060c6:	4770      	bx	lr

080060c8 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 80060c8:	2301      	movs	r3, #1
 80060ca:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 80060cc:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 80060ce:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop

080060d4 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80060d4:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 80060d8:	4603      	mov	r3, r0
 80060da:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 80060dc:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 80060e0:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 80060e4:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80060e8:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 80060ec:	b17c      	cbz	r4, 800610e <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 80060ee:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 80060f2:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 80060f6:	eb15 0e01 	adds.w	lr, r5, r1
 80060fa:	d41d      	bmi.n	8006138 <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 80060fc:	420d      	tst	r5, r1
 80060fe:	4914      	ldr	r1, [pc, #80]	@ (8006150 <PI_Controller+0x7c>)
 8006100:	bf48      	it	mi
 8006102:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8006104:	45a6      	cmp	lr, r4
 8006106:	dc02      	bgt.n	800610e <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8006108:	691c      	ldr	r4, [r3, #16]
 800610a:	4574      	cmp	r4, lr
 800610c:	dd1d      	ble.n	800614a <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 800610e:	8b99      	ldrh	r1, [r3, #28]
 8006110:	410a      	asrs	r2, r1
 8006112:	8bd9      	ldrh	r1, [r3, #30]
 8006114:	fa44 f101 	asr.w	r1, r4, r1
 8006118:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 800611a:	4290      	cmp	r0, r2
 800611c:	da03      	bge.n	8006126 <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 800611e:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8006120:	4414      	add	r4, r2
 8006122:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8006124:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8006126:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8006128:	bfc5      	ittet	gt
 800612a:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 800612e:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8006130:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8006132:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8006134:	609c      	str	r4, [r3, #8]
}
 8006136:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8006138:	2d00      	cmp	r5, #0
 800613a:	dde3      	ble.n	8006104 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 800613c:	2900      	cmp	r1, #0
 800613e:	dde1      	ble.n	8006104 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8006140:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006144:	428c      	cmp	r4, r1
 8006146:	d1e2      	bne.n	800610e <PI_Controller+0x3a>
 8006148:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 800614a:	4674      	mov	r4, lr
 800614c:	e7df      	b.n	800610e <PI_Controller+0x3a>
 800614e:	bf00      	nop
 8006150:	80000001 	.word	0x80000001

08006154 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8006154:	6882      	ldr	r2, [r0, #8]
{
 8006156:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8006158:	89d1      	ldrh	r1, [r2, #14]
 800615a:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 800615e:	8993      	ldrh	r3, [r2, #12]
 8006160:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8006164:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8006168:	fb13 230c 	smlabb	r3, r3, ip, r2
 800616c:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 800616e:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8006172:	bfbc      	itt	lt
 8006174:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8006178:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 800617a:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 800617e:	bf48      	it	mi
 8006180:	330f      	addmi	r3, #15
 8006182:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8006186:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8006188:	f85d fb04 	ldr.w	pc, [sp], #4

0800618c <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 800618c:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 800618e:	f9b0 3000 	ldrsh.w	r3, [r0]
 8006192:	ee07 3a90 	vmov	s15, r3
{
 8006196:	ed2d 8b02 	vpush	{d8}
 800619a:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 800619c:	68c0      	ldr	r0, [r0, #12]
 800619e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80061a2:	f7ff fd61 	bl	8005c68 <VBS_GetAvBusVoltage_V>
 80061a6:	edd4 7a01 	vldr	s15, [r4, #4]
 80061aa:	ee68 7a27 	vmul.f32	s15, s16, s15

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 80061ae:	ecbd 8b02 	vpop	{d8}
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 80061b2:	ee00 0a10 	vmov	s0, r0
 80061b6:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 80061ba:	ee27 0a80 	vmul.f32	s0, s15, s0
 80061be:	bd10      	pop	{r4, pc}

080061c0 <R3_1_GetPhaseCurrents>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;  
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80061c0:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
{
 80061c4:	b470      	push	{r4, r5, r6}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80061c6:	e9d2 3400 	ldrd	r3, r4, [r2]
  int32_t Aux;
  uint32_t ADCDataReg1;
  uint32_t ADCDataReg2;
  
  Sector = ( uint8_t )pHandle->_Super.Sector;
  ADCDataReg1 =  ADCx->JDR1;
 80061ca:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  ADCDataReg2 =  ADCx->JDR2;
 80061ce:	f8d3 6084 	ldr.w	r6, [r3, #132]	@ 0x84
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80061d2:	6863      	ldr	r3, [r4, #4]
  Sector = ( uint8_t )pHandle->_Super.Sector;
 80061d4:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
 80061d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061dc:	6063      	str	r3, [r4, #4]
  
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);  
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  
  switch ( Sector )
 80061de:	2a05      	cmp	r2, #5
 80061e0:	f200 809d 	bhi.w	800631e <R3_1_GetPhaseCurrents+0x15e>
 80061e4:	e8df f002 	tbb	[pc, r2]
 80061e8:	031d1d37 	.word	0x031d1d37
 80061ec:	3703      	.short	0x3703
  {
    case SECTOR_4:
    case SECTOR_5:
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 80061ee:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88

      /* Saturation of Ia */
      if ( Aux < -INT16_MAX )
 80061f2:	4a4e      	ldr	r2, [pc, #312]	@ (800632c <R3_1_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 80061f4:	1b5b      	subs	r3, r3, r5
      if ( Aux < -INT16_MAX )
 80061f6:	4293      	cmp	r3, r2
 80061f8:	db58      	blt.n	80062ac <R3_1_GetPhaseCurrents+0xec>
      {
        Iab->a = -INT16_MAX;
      }
      else  if ( Aux > INT16_MAX )
 80061fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061fe:	f280 8087 	bge.w	8006310 <R3_1_GetPhaseCurrents+0x150>
      {
        Iab->a = INT16_MAX;
      }
      else
      {
        Iab->a = ( int16_t )Aux;
 8006202:	fa0f fc83 	sxth.w	ip, r3
      }

      /* Ib = PhaseBOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 8006206:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

      /* Saturation of Ib */
      if ( Aux < -INT16_MAX )
 800620a:	4d48      	ldr	r5, [pc, #288]	@ (800632c <R3_1_GetPhaseCurrents+0x16c>)
        Iab->a = -INT16_MAX;
 800620c:	f8a1 c000 	strh.w	ip, [r1]
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 8006210:	1b92      	subs	r2, r2, r6
      if ( Aux < -INT16_MAX )
 8006212:	42aa      	cmp	r2, r5
 8006214:	da5b      	bge.n	80062ce <R3_1_GetPhaseCurrents+0x10e>
      {
        Iab->b = -INT16_MAX;
 8006216:	804d      	strh	r5, [r1, #2]
      break;
  }

  pHandle->_Super.Ia = Iab->a;
  pHandle->_Super.Ib = Iab->b;
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8006218:	fa1f f38c 	uxth.w	r3, ip
 800621c:	f248 0201 	movw	r2, #32769	@ 0x8001
 8006220:	e030      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 8006222:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
      if ( Aux < -INT16_MAX )
 8006226:	4b41      	ldr	r3, [pc, #260]	@ (800632c <R3_1_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 8006228:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 800622a:	429c      	cmp	r4, r3
 800622c:	db39      	blt.n	80062a2 <R3_1_GetPhaseCurrents+0xe2>
      else  if ( Aux > INT16_MAX )
 800622e:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8006232:	da62      	bge.n	80062fa <R3_1_GetPhaseCurrents+0x13a>
        Iab->a = ( int16_t )Aux;
 8006234:	fa0f fc84 	sxth.w	ip, r4
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8006238:	b2a3      	uxth	r3, r4
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 800623a:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
        Iab->a = -INT16_MAX;
 800623e:	f8a1 c000 	strh.w	ip, [r1]
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 8006242:	1ab2      	subs	r2, r6, r2
      Aux -= ( int32_t )Iab->a;             /* Ib */
 8006244:	1b12      	subs	r2, r2, r4
      if ( Aux > INT16_MAX )
 8006246:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800624a:	db39      	blt.n	80062c0 <R3_1_GetPhaseCurrents+0x100>
        Iab->b = INT16_MAX;
 800624c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8006250:	804a      	strh	r2, [r1, #2]
 8006252:	4615      	mov	r5, r2
 8006254:	e016      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 8006256:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
      if ( Aux < -INT16_MAX )
 800625a:	4b34      	ldr	r3, [pc, #208]	@ (800632c <R3_1_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 800625c:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 800625e:	429c      	cmp	r4, r3
 8006260:	db1a      	blt.n	8006298 <R3_1_GetPhaseCurrents+0xd8>
      else  if ( Aux > INT16_MAX )
 8006262:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8006266:	da3d      	bge.n	80062e4 <R3_1_GetPhaseCurrents+0x124>
        Iab->b = ( int16_t )Aux;
 8006268:	b225      	sxth	r5, r4
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 800626a:	b2a2      	uxth	r2, r4
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 800626c:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
        Iab->b = -INT16_MAX;
 8006270:	804d      	strh	r5, [r1, #2]
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 8006272:	1af3      	subs	r3, r6, r3
      Aux -= ( int32_t )Iab->b;             /* Ia  */
 8006274:	1b1b      	subs	r3, r3, r4
      if ( Aux > INT16_MAX )
 8006276:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800627a:	db19      	blt.n	80062b0 <R3_1_GetPhaseCurrents+0xf0>
        Iab->a = INT16_MAX;
 800627c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8006280:	800b      	strh	r3, [r1, #0]
 8006282:	469c      	mov	ip, r3
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8006284:	4413      	add	r3, r2
 8006286:	425b      	negs	r3, r3
  pHandle->_Super.Ib = Iab->b;
 8006288:	f8a0 5064 	strh.w	r5, [r0, #100]	@ 0x64
  pHandle->_Super.Ia = Iab->a;
 800628c:	f8a0 c062 	strh.w	ip, [r0, #98]	@ 0x62
}
 8006290:	bc70      	pop	{r4, r5, r6}
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8006292:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 8006296:	4770      	bx	lr
 8006298:	461c      	mov	r4, r3
 800629a:	f248 0201 	movw	r2, #32769	@ 0x8001
 800629e:	461d      	mov	r5, r3
 80062a0:	e7e4      	b.n	800626c <R3_1_GetPhaseCurrents+0xac>
 80062a2:	461c      	mov	r4, r3
 80062a4:	46a4      	mov	ip, r4
 80062a6:	f248 0301 	movw	r3, #32769	@ 0x8001
 80062aa:	e7c6      	b.n	800623a <R3_1_GetPhaseCurrents+0x7a>
 80062ac:	4694      	mov	ip, r2
 80062ae:	e7aa      	b.n	8006206 <R3_1_GetPhaseCurrents+0x46>
      else  if ( Aux < -INT16_MAX )
 80062b0:	4c1e      	ldr	r4, [pc, #120]	@ (800632c <R3_1_GetPhaseCurrents+0x16c>)
 80062b2:	42a3      	cmp	r3, r4
 80062b4:	da26      	bge.n	8006304 <R3_1_GetPhaseCurrents+0x144>
        Iab->a = -INT16_MAX;
 80062b6:	800c      	strh	r4, [r1, #0]
 80062b8:	f248 0301 	movw	r3, #32769	@ 0x8001
 80062bc:	46a4      	mov	ip, r4
 80062be:	e7e1      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
      else  if ( Aux < -INT16_MAX )
 80062c0:	4d1a      	ldr	r5, [pc, #104]	@ (800632c <R3_1_GetPhaseCurrents+0x16c>)
 80062c2:	42aa      	cmp	r2, r5
 80062c4:	da27      	bge.n	8006316 <R3_1_GetPhaseCurrents+0x156>
        Iab->b = -INT16_MAX;
 80062c6:	804d      	strh	r5, [r1, #2]
 80062c8:	f248 0201 	movw	r2, #32769	@ 0x8001
 80062cc:	e7da      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
      else  if ( Aux > INT16_MAX )
 80062ce:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80062d2:	db0c      	blt.n	80062ee <R3_1_GetPhaseCurrents+0x12e>
        Iab->b = INT16_MAX;
 80062d4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80062d8:	461a      	mov	r2, r3
 80062da:	804b      	strh	r3, [r1, #2]
 80062dc:	4615      	mov	r5, r2
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80062de:	fa1f f38c 	uxth.w	r3, ip
 80062e2:	e7cf      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
 80062e4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80062e8:	4614      	mov	r4, r2
 80062ea:	4615      	mov	r5, r2
 80062ec:	e7be      	b.n	800626c <R3_1_GetPhaseCurrents+0xac>
        Iab->b = ( int16_t )Aux;
 80062ee:	b215      	sxth	r5, r2
 80062f0:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80062f2:	fa1f f38c 	uxth.w	r3, ip
 80062f6:	b292      	uxth	r2, r2
 80062f8:	e7c4      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
 80062fa:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80062fe:	461c      	mov	r4, r3
 8006300:	469c      	mov	ip, r3
 8006302:	e79a      	b.n	800623a <R3_1_GetPhaseCurrents+0x7a>
        Iab->a = ( int16_t )Aux;
 8006304:	fa0f fc83 	sxth.w	ip, r3
 8006308:	f8a1 c000 	strh.w	ip, [r1]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 800630c:	b29b      	uxth	r3, r3
 800630e:	e7b9      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
 8006310:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8006314:	e777      	b.n	8006206 <R3_1_GetPhaseCurrents+0x46>
        Iab->b = ( int16_t )Aux;
 8006316:	b215      	sxth	r5, r2
 8006318:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 800631a:	b292      	uxth	r2, r2
 800631c:	e7b2      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
  pHandle->_Super.Ia = Iab->a;
 800631e:	f9b1 c000 	ldrsh.w	ip, [r1]
  pHandle->_Super.Ib = Iab->b;
 8006322:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8006326:	880b      	ldrh	r3, [r1, #0]
 8006328:	884a      	ldrh	r2, [r1, #2]
 800632a:	e7ab      	b.n	8006284 <R3_1_GetPhaseCurrents+0xc4>
 800632c:	ffff8001 	.word	0xffff8001

08006330 <R3_1_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns the return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_1_SetADCSampPointPolarization( PWMC_Handle_t * pHdl )
{
 8006330:	b430      	push	{r4, r5}
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  pHandle->_Super.Sector = pHandle->PolarizationSector;

  return R3_1_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8006332:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8006336:	f890 109b 	ldrb.w	r1, [r0, #155]	@ 0x9b
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800633a:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 800633e:	f880 107a 	strb.w	r1, [r0, #122]	@ 0x7a
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006342:	685b      	ldr	r3, [r3, #4]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 8006344:	f8b0 5050 	ldrh.w	r5, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8006348:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 800634c:	f8b0 1054 	ldrh.w	r1, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006350:	635d      	str	r5, [r3, #52]	@ 0x34
  return R3_1_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8006352:	3a01      	subs	r2, #1
 8006354:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006356:	639c      	str	r4, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006358:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800635a:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4( TIMx, (uint32_t) SamplingPoint );

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	f013 0f70 	tst.w	r3, #112	@ 0x70
}
 8006362:	bf14      	ite	ne
 8006364:	2001      	movne	r0, #1
 8006366:	2000      	moveq	r0, #0
 8006368:	bc30      	pop	{r4, r5}
 800636a:	4770      	bx	lr

0800636c <R3_1_HFCurrentsPolarizationAB>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800636c:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
 8006370:	e9d2 3200 	ldrd	r3, r2, [r2]
{
 8006374:	b430      	push	{r4, r5}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;

  uint32_t ADCDataReg1 = ADCx->JDR1;
 8006376:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
  uint32_t ADCDataReg2 = ADCx->JDR2;
 800637a:	f8d3 5084 	ldr.w	r5, [r3, #132]	@ 0x84
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800637e:	6853      	ldr	r3, [r2, #4]
 8006380:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006384:	6053      	str	r3, [r2, #4]
   
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8006386:	f890 309a 	ldrb.w	r3, [r0, #154]	@ 0x9a
 800638a:	2b0f      	cmp	r3, #15
 800638c:	d80d      	bhi.n	80063aa <R3_1_HFCurrentsPolarizationAB+0x3e>
  {
    pHandle-> PhaseAOffset += ADCDataReg1;
 800638e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
    pHandle-> PhaseBOffset += ADCDataReg2;
 8006392:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
    pHandle-> PhaseAOffset += ADCDataReg1;
 8006396:	441c      	add	r4, r3
    pHandle->PolarizationCounter++;
 8006398:	f890 309a 	ldrb.w	r3, [r0, #154]	@ 0x9a
    pHandle-> PhaseBOffset += ADCDataReg2;
 800639c:	442a      	add	r2, r5
    pHandle->PolarizationCounter++;
 800639e:	3301      	adds	r3, #1
    pHandle-> PhaseBOffset += ADCDataReg2;
 80063a0:	e9c0 4222 	strd	r4, r2, [r0, #136]	@ 0x88
    pHandle->PolarizationCounter++;
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	f880 309a 	strb.w	r3, [r0, #154]	@ 0x9a
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 80063aa:	2300      	movs	r3, #0
  Iab->b = 0;
}
 80063ac:	bc30      	pop	{r4, r5}
  Iab->a = 0;
 80063ae:	600b      	str	r3, [r1, #0]
}
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop

080063b4 <R3_1_HFCurrentsPolarizationC>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80063b4:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 80063b8:	e9d3 3200 	ldrd	r3, r2, [r3]
{
 80063bc:	b410      	push	{r4}

  uint32_t ADCDataReg2 = ADCx->JDR2;
 80063be:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80063c2:	6853      	ldr	r3, [r2, #4]
 80063c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c8:	6053      	str	r3, [r2, #4]

  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 80063ca:	f890 309a 	ldrb.w	r3, [r0, #154]	@ 0x9a
 80063ce:	2b0f      	cmp	r3, #15
 80063d0:	d80a      	bhi.n	80063e8 <R3_1_HFCurrentsPolarizationC+0x34>
  {
    /* Phase C is read from SECTOR_1, second value */
    pHandle-> PhaseCOffset += ADCDataReg2;    
    pHandle->PolarizationCounter++;
 80063d2:	f890 309a 	ldrb.w	r3, [r0, #154]	@ 0x9a
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80063d6:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
    pHandle->PolarizationCounter++;
 80063da:	3301      	adds	r3, #1
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80063dc:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 80063de:	b2db      	uxtb	r3, r3
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80063e0:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
    pHandle->PolarizationCounter++;
 80063e4:	f880 309a 	strb.w	r3, [r0, #154]	@ 0x9a
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 80063e8:	2300      	movs	r3, #0
  Iab->b = 0;
}
 80063ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  Iab->a = 0;
 80063ee:	600b      	str	r3, [r1, #0]
}
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop

080063f4 <R3_1_SwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80063f4:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 80063f8:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80063fc:	685b      	ldr	r3, [r3, #4]
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 80063fe:	0851      	lsrs	r1, r2, #1
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006400:	f04f 0c00 	mov.w	ip, #0
{
 8006404:	b4f0      	push	{r4, r5, r6, r7}
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t) pHandle->Half_PWMPeriod - (uint32_t) 5));
 8006406:	3a05      	subs	r2, #5
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006408:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800640c:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800640e:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006410:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006412:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006416:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006418:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800641a:	691a      	ldr	r2, [r3, #16]
 800641c:	07d2      	lsls	r2, r2, #31
 800641e:	d5fc      	bpl.n	800641a <R3_1_SwitchOnPWM+0x26>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006420:	f06f 0201 	mvn.w	r2, #1
 8006424:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8006426:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006428:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800642c:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800642e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006430:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006434:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs ( TIMx );

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006436:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 800643a:	2a02      	cmp	r2, #2
 800643c:	d008      	beq.n	8006450 <R3_1_SwitchOnPWM+0x5c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800643e:	f06f 0201 	mvn.w	r2, #1
 8006442:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006444:	68da      	ldr	r2, [r3, #12]
 8006446:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );
}
 800644a:	bcf0      	pop	{r4, r5, r6, r7}
 800644c:	60da      	str	r2, [r3, #12]
 800644e:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8006450:	6a19      	ldr	r1, [r3, #32]
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 8006452:	6bc7      	ldr	r7, [r0, #60]	@ 0x3c
 8006454:	f8b0 c048 	ldrh.w	ip, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006458:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800645a:	f8b0 604a 	ldrh.w	r6, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 800645e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006460:	f8b0 004c 	ldrh.w	r0, [r0, #76]	@ 0x4c
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8006464:	f240 5255 	movw	r2, #1365	@ 0x555
 8006468:	4211      	tst	r1, r2
 800646a:	d004      	beq.n	8006476 <R3_1_SwitchOnPWM+0x82>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800646c:	f8c7 c018 	str.w	ip, [r7, #24]
 8006470:	61ae      	str	r6, [r5, #24]
 8006472:	61a0      	str	r0, [r4, #24]
}
 8006474:	e7e3      	b.n	800643e <R3_1_SwitchOnPWM+0x4a>
  WRITE_REG(GPIOx->BRR, PinMask);
 8006476:	f8c7 c028 	str.w	ip, [r7, #40]	@ 0x28
 800647a:	62ae      	str	r6, [r5, #40]	@ 0x28
 800647c:	62a0      	str	r0, [r4, #40]	@ 0x28
}
 800647e:	e7de      	b.n	800643e <R3_1_SwitchOnPWM+0x4a>

08006480 <R3_1_SwitchOffPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006480:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c

  pHandle->_Super.TurnOnLowSidesAction = false;
  
  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs( TIMx );
  if ( pHandle->_Super.BrakeActionLock == true )
 8006484:	f890 1083 	ldrb.w	r1, [r0, #131]	@ 0x83
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006488:	685a      	ldr	r2, [r3, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800648a:	68d3      	ldr	r3, [r2, #12]
 800648c:	f023 0301 	bic.w	r3, r3, #1
 8006490:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006492:	6c53      	ldr	r3, [r2, #68]	@ 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006494:	f04f 0c00 	mov.w	ip, #0
 8006498:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800649c:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
 80064a0:	6453      	str	r3, [r2, #68]	@ 0x44
  if ( pHandle->_Super.BrakeActionLock == true )
 80064a2:	b919      	cbnz	r1, 80064ac <R3_1_SwitchOffPWM+0x2c>
  {
  }
  else
  {
    if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 80064a4:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d009      	beq.n	80064c0 <R3_1_SwitchOffPWM+0x40>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80064ac:	f06f 0301 	mvn.w	r3, #1
 80064b0:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80064b2:	6913      	ldr	r3, [r2, #16]
 80064b4:	07db      	lsls	r3, r3, #31
 80064b6:	d5fc      	bpl.n	80064b2 <R3_1_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80064b8:	f06f 0301 	mvn.w	r3, #1
 80064bc:	6113      	str	r3, [r2, #16]
 80064be:	4770      	bx	lr
{
 80064c0:	b430      	push	{r4, r5}
    {
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 80064c2:	e9d0 140f 	ldrd	r1, r4, [r0, #60]	@ 0x3c
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 80064c6:	6c43      	ldr	r3, [r0, #68]	@ 0x44
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 80064c8:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BRR, PinMask);
 80064cc:	628d      	str	r5, [r1, #40]	@ 0x28
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 80064ce:	f8b0 504a 	ldrh.w	r5, [r0, #74]	@ 0x4a
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 80064d2:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 80064d6:	62a5      	str	r5, [r4, #40]	@ 0x28
 80064d8:	6299      	str	r1, [r3, #40]	@ 0x28
 80064da:	f06f 0301 	mvn.w	r3, #1
 80064de:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80064e0:	6913      	ldr	r3, [r2, #16]
 80064e2:	07d9      	lsls	r1, r3, #31
 80064e4:	d5fc      	bpl.n	80064e0 <R3_1_SwitchOffPWM+0x60>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80064e6:	f06f 0301 	mvn.w	r3, #1
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

}
 80064ea:	bc30      	pop	{r4, r5}
 80064ec:	6113      	str	r3, [r2, #16]
 80064ee:	4770      	bx	lr

080064f0 <R3_1_RLGetPhaseCurrents>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80064f0:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
  int32_t wAux;
  
  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  wAux = (int32_t)( pHandle->PhaseBOffset ) - ADCx->JDR2;
 80064f4:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 80064f8:	b410      	push	{r4}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 80064fa:	e9d2 4000 	ldrd	r4, r0, [r2]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80064fe:	6842      	ldr	r2, [r0, #4]
 8006500:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006504:	6042      	str	r2, [r0, #4]
  wAux = (int32_t)( pHandle->PhaseBOffset ) - ADCx->JDR2;
 8006506:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  else
  {
    wAux = -INT16_MAX;
  }

  pStator_Currents->a = (int16_t)wAux;
 800650a:	4a0a      	ldr	r2, [pc, #40]	@ (8006534 <R3_1_RLGetPhaseCurrents+0x44>)
  pStator_Currents->b = (int16_t)wAux;
}
 800650c:	f85d 4b04 	ldr.w	r4, [sp], #4
  wAux = (int32_t)( pHandle->PhaseBOffset ) - ADCx->JDR2;
 8006510:	1a1b      	subs	r3, r3, r0
    if ( wAux < INT16_MAX )
 8006512:	f647 70ff 	movw	r0, #32767	@ 0x7fff
 8006516:	4283      	cmp	r3, r0
 8006518:	bfa8      	it	ge
 800651a:	4603      	movge	r3, r0
  pStator_Currents->a = (int16_t)wAux;
 800651c:	4293      	cmp	r3, r2
 800651e:	bfb8      	it	lt
 8006520:	4613      	movlt	r3, r2
 8006522:	b21b      	sxth	r3, r3
 8006524:	2200      	movs	r2, #0
 8006526:	f363 020f 	bfi	r2, r3, #0, #16
 800652a:	f363 421f 	bfi	r2, r3, #16, #16
 800652e:	600a      	str	r2, [r1, #0]
}
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	ffff8001 	.word	0xffff8001

08006538 <R3_1_RLSwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006538:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
{
 800653c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
  
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006540:	2400      	movs	r4, #0
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8006542:	e9d2 1300 	ldrd	r1, r3, [r2]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006546:	f880 407c 	strb.w	r4, [r0, #124]	@ 0x7c
  /* The folowing while cycles ensure the identification of the nergative counting mode of TIM1
   * for correct modification of Repetition Counter value of TIM1.*/

   /* Wait the change of Counter Direction of TIM1 from Down-Direction to Up-Direction*/
  while ( ( TIMx->CR1 & TIM_CR1_DIR_Msk ) == LL_TIM_COUNTERMODE_DOWN )
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	06d5      	lsls	r5, r2, #27
 800654e:	d4fc      	bmi.n	800654a <R3_1_RLSwitchOnPWM+0x12>
  {
  }
  /* Wait the change of Counter Direction of TIM1 from Up-Direction to Down-Direction*/
  while ( ( TIMx->CR1 & TIM_CR1_DIR_Msk ) == LL_TIM_COUNTERMODE_UP )
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	06d4      	lsls	r4, r2, #27
 8006554:	d5fc      	bpl.n	8006550 <R3_1_RLSwitchOnPWM+0x18>
  /* Set channel 1 Compare/Capture register to 1 */
  LL_TIM_OC_SetCompareCH1(TIMx, 1u);

  /* Set channel 4 Compare/Capture register to trig ADC in the middle 
     of the PWM period */
  LL_TIM_OC_SetCompareCH4(TIMx,(( uint32_t )( pHandle->Half_PWMPeriod ) - 5u));
 8006556:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 800655a:	2401      	movs	r4, #1
 800655c:	3a05      	subs	r2, #5
 800655e:	635c      	str	r4, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006560:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006562:	f06f 0201 	mvn.w	r2, #1
 8006566:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	07d2      	lsls	r2, r2, #31
 800656c:	d5fc      	bpl.n	8006568 <R3_1_RLSwitchOnPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800656e:	f06f 0201 	mvn.w	r2, #1
 8006572:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8006574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006576:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800657a:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800657c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800657e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006582:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006584:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8006588:	2a02      	cmp	r2, #2
 800658a:	d117      	bne.n	80065bc <R3_1_RLSwitchOnPWM+0x84>
  {
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 800658c:	6a1c      	ldr	r4, [r3, #32]
    {
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 800658e:	f8d0 e03c 	ldr.w	lr, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006592:	6c07      	ldr	r7, [r0, #64]	@ 0x40
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8006594:	6c45      	ldr	r5, [r0, #68]	@ 0x44
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 8006596:	f8b0 8048 	ldrh.w	r8, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 800659a:	f8b0 c04a 	ldrh.w	ip, [r0, #74]	@ 0x4a
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 800659e:	f8b0 604c 	ldrh.w	r6, [r0, #76]	@ 0x4c
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 80065a2:	f240 5255 	movw	r2, #1365	@ 0x555
 80065a6:	4214      	tst	r4, r2
  WRITE_REG(GPIOx->BSRR, PinMask);
 80065a8:	bf15      	itete	ne
 80065aa:	f8ce 8018 	strne.w	r8, [lr, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80065ae:	f8ce 8028 	streq.w	r8, [lr, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80065b2:	f8c7 c018 	strne.w	ip, [r7, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80065b6:	f8c7 c028 	streq.w	ip, [r7, #40]	@ 0x28
 80065ba:	62ae      	str	r6, [r5, #40]	@ 0x28
    }
  }

  /* set the sector that correspond to Phase A and B sampling
   * B will be sampled by ADCx_1 */
  pHdl->Sector = SECTOR_4;
 80065bc:	2203      	movs	r2, #3
 80065be:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
  MODIFY_REG(ADCx->CR,
 80065c2:	688a      	ldr	r2, [r1, #8]
 80065c4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80065c8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80065cc:	f042 0208 	orr.w	r2, r2, #8
 80065d0:	608a      	str	r2, [r1, #8]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80065d2:	68da      	ldr	r2, [r3, #12]
 80065d4:	f042 0201 	orr.w	r2, r2, #1
 80065d8:	60da      	str	r2, [r3, #12]
  LL_TIM_EnableIT_UPDATE( TIMx );



  return;
}
 80065da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065de:	bf00      	nop

080065e0 <R3_1_TurnOnLowSides>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80065e0:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80065e4:	685a      	ldr	r2, [r3, #4]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80065e6:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80065ea:	f06f 0301 	mvn.w	r3, #1
 80065ee:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
 80065f2:	6113      	str	r3, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80065f4:	6351      	str	r1, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80065f6:	6391      	str	r1, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80065f8:	63d1      	str	r1, [r2, #60]	@ 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80065fa:	6913      	ldr	r3, [r2, #16]
 80065fc:	07db      	lsls	r3, r3, #31
 80065fe:	d5fc      	bpl.n	80065fa <R3_1_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006600:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8006602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006606:	6453      	str	r3, [r2, #68]	@ 0x44
  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006608:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 800660c:	2b02      	cmp	r3, #2
 800660e:	d000      	beq.n	8006612 <R3_1_TurnOnLowSides+0x32>
 8006610:	4770      	bx	lr
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006612:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8006616:	b410      	push	{r4}
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8006618:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 800661a:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 800661e:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006620:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8006624:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8006628:	618c      	str	r4, [r1, #24]
}
 800662a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800662e:	619a      	str	r2, [r3, #24]
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop

08006634 <R3_1_RLTurnOnLowSides>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006634:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
 8006638:	6852      	ldr	r2, [r2, #4]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800663a:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800663c:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006640:	6351      	str	r1, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006642:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006644:	6913      	ldr	r3, [r2, #16]
 8006646:	07db      	lsls	r3, r3, #31
 8006648:	d5fc      	bpl.n	8006644 <R3_1_RLTurnOnLowSides+0x10>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800664a:	f06f 0301 	mvn.w	r3, #1
 800664e:	6113      	str	r3, [r2, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006650:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8006652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006656:	6453      	str	r3, [r2, #68]	@ 0x44
  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006658:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 800665c:	2b02      	cmp	r3, #2
 800665e:	d000      	beq.n	8006662 <R3_1_RLTurnOnLowSides+0x2e>
 8006660:	4770      	bx	lr
    LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006662:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8006666:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8006668:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 800666a:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
 800666e:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006670:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8006674:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 8006678:	628c      	str	r4, [r1, #40]	@ 0x28
}
 800667a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800667e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop

08006684 <R3_1_Init>:
  COMP_TypeDef * COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 8006684:	f8d0 109c 	ldr.w	r1, [r0, #156]	@ 0x9c
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8006688:	680b      	ldr	r3, [r1, #0]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800668a:	684a      	ldr	r2, [r1, #4]
{
 800668c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8006690:	685c      	ldr	r4, [r3, #4]
  COMP_TypeDef * COMP_OCPCx = pHandle->pParams_str->CompOCPCSelection;
 8006692:	690f      	ldr	r7, [r1, #16]
  COMP_TypeDef * COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 8006694:	694d      	ldr	r5, [r1, #20]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8006696:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800669a:	f024 0404 	bic.w	r4, r4, #4
  COMP_TypeDef * COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 800669e:	e9d1 6c02 	ldrd	r6, ip, [r1, #8]
 80066a2:	605c      	str	r4, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80066a4:	f8c3 e000 	str.w	lr, [r3]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80066a8:	685c      	ldr	r4, [r3, #4]
 80066aa:	f024 0420 	bic.w	r4, r4, #32
 80066ae:	605c      	str	r4, [r3, #4]
    if ( TIMx == TIM1 )
 80066b0:	4ca9      	ldr	r4, [pc, #676]	@ (8006958 <R3_1_Init+0x2d4>)
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80066b2:	f04f 0e20 	mov.w	lr, #32
 80066b6:	42a2      	cmp	r2, r4
{
 80066b8:	b083      	sub	sp, #12
 80066ba:	f8c3 e000 	str.w	lr, [r3]
    if ( TIMx == TIM1 )
 80066be:	f000 8088 	beq.w	80067d2 <R3_1_Init+0x14e>
    if ( COMP_OCPAx != NULL )
 80066c2:	b18e      	cbz	r6, 80066e8 <R3_1_Init+0x64>
      if ( pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE )
 80066c4:	f891 403f 	ldrb.w	r4, [r1, #63]	@ 0x3f
 80066c8:	2c01      	cmp	r4, #1
 80066ca:	d005      	beq.n	80066d8 <R3_1_Init+0x54>
  *         (2) Parameter available only on devices STM32F303x6/8, STM32F328x8, STM32F334xx.\n
  *         (3) Parameter available on all devices except STM32F301x6/8, STM32F318x8, STM32F302xx.\n
  */
__STATIC_INLINE uint32_t LL_COMP_GetInputMinus(COMP_TypeDef *COMPx)
{
  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_COMPxINSEL));
 80066cc:	6834      	ldr	r4, [r6, #0]
 80066ce:	f004 0470 	and.w	r4, r4, #112	@ 0x70
        if ( LL_COMP_GetInputMinus( COMP_OCPAx ) == LL_COMP_INPUT_MINUS_DAC1_CH1 )
 80066d2:	2c40      	cmp	r4, #64	@ 0x40
 80066d4:	f000 810c 	beq.w	80068f0 <R3_1_Init+0x26c>
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxEN);
 80066d8:	6834      	ldr	r4, [r6, #0]
 80066da:	f044 0401 	orr.w	r4, r4, #1
 80066de:	6034      	str	r4, [r6, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxLOCK);
 80066e0:	6834      	ldr	r4, [r6, #0]
 80066e2:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80066e6:	6034      	str	r4, [r6, #0]
    if ( COMP_OCPBx != NULL )
 80066e8:	f1bc 0f00 	cmp.w	ip, #0
 80066ec:	d00b      	beq.n	8006706 <R3_1_Init+0x82>
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxEN);
 80066ee:	f8dc 4000 	ldr.w	r4, [ip]
 80066f2:	f044 0401 	orr.w	r4, r4, #1
 80066f6:	f8cc 4000 	str.w	r4, [ip]
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxLOCK);
 80066fa:	f8dc 4000 	ldr.w	r4, [ip]
 80066fe:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8006702:	f8cc 4000 	str.w	r4, [ip]
    if ( COMP_OCPCx != NULL )
 8006706:	b13f      	cbz	r7, 8006718 <R3_1_Init+0x94>
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxEN);
 8006708:	683c      	ldr	r4, [r7, #0]
 800670a:	f044 0401 	orr.w	r4, r4, #1
 800670e:	603c      	str	r4, [r7, #0]
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxLOCK);
 8006710:	683c      	ldr	r4, [r7, #0]
 8006712:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8006716:	603c      	str	r4, [r7, #0]
    if ( COMP_OVPx != NULL )
 8006718:	b18d      	cbz	r5, 800673e <R3_1_Init+0xba>
      if ( pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE )
 800671a:	f891 4042 	ldrb.w	r4, [r1, #66]	@ 0x42
 800671e:	2c01      	cmp	r4, #1
 8006720:	d005      	beq.n	800672e <R3_1_Init+0xaa>
  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_COMPxINSEL));
 8006722:	682c      	ldr	r4, [r5, #0]
 8006724:	f004 0470 	and.w	r4, r4, #112	@ 0x70
        if ( LL_COMP_GetInputMinus( COMP_OVPx ) == LL_COMP_INPUT_MINUS_DAC1_CH1 )
 8006728:	2c40      	cmp	r4, #64	@ 0x40
 800672a:	f000 80be 	beq.w	80068aa <R3_1_Init+0x226>
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxEN);
 800672e:	682c      	ldr	r4, [r5, #0]
 8006730:	f044 0401 	orr.w	r4, r4, #1
 8006734:	602c      	str	r4, [r5, #0]
  SET_BIT(COMPx->CSR, COMP_CSR_COMPxLOCK);
 8006736:	682c      	ldr	r4, [r5, #0]
 8006738:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 800673c:	602c      	str	r4, [r5, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 800673e:	689c      	ldr	r4, [r3, #8]
    if (LL_ADC_IsEnabled (ADCx) == 0)
 8006740:	07e6      	lsls	r6, r4, #31
 8006742:	d558      	bpl.n	80067f6 <R3_1_Init+0x172>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006744:	6813      	ldr	r3, [r2, #0]
 8006746:	f023 0301 	bic.w	r3, r3, #1
 800674a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800674c:	6853      	ldr	r3, [r2, #4]
 800674e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006752:	6053      	str	r3, [r2, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006754:	6993      	ldr	r3, [r2, #24]
 8006756:	f043 0308 	orr.w	r3, r3, #8
 800675a:	6193      	str	r3, [r2, #24]
 800675c:	6993      	ldr	r3, [r2, #24]
 800675e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006762:	6193      	str	r3, [r2, #24]
 8006764:	69d3      	ldr	r3, [r2, #28]
 8006766:	f043 0308 	orr.w	r3, r3, #8
 800676a:	61d3      	str	r3, [r2, #28]
 800676c:	69d3      	ldr	r3, [r2, #28]
 800676e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006772:	61d3      	str	r3, [r2, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006774:	6953      	ldr	r3, [r2, #20]
 8006776:	f043 0301 	orr.w	r3, r3, #1
 800677a:	6153      	str	r3, [r2, #20]
  if ( pHandle->pParams_str->FreqRatio == 2u )
 800677c:	f891 3043 	ldrb.w	r3, [r1, #67]	@ 0x43
 8006780:	2b02      	cmp	r3, #2
 8006782:	d02f      	beq.n	80067e4 <R3_1_Init+0x160>
    if ( pHandle->_Super.Motor == M1 )
 8006784:	f890 3078 	ldrb.w	r3, [r0, #120]	@ 0x78
 8006788:	b933      	cbnz	r3, 8006798 <R3_1_Init+0x114>
      if ( pHandle->pParams_str->RepetitionCounter == 1u )
 800678a:	f891 303e 	ldrb.w	r3, [r1, #62]	@ 0x3e
 800678e:	2b01      	cmp	r3, #1
 8006790:	d02c      	beq.n	80067ec <R3_1_Init+0x168>
      else if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8006792:	2b03      	cmp	r3, #3
 8006794:	f000 80d8 	beq.w	8006948 <R3_1_Init+0x2c4>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8006798:	f06f 0380 	mvn.w	r3, #128	@ 0x80
 800679c:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800679e:	6913      	ldr	r3, [r2, #16]
 80067a0:	05d8      	lsls	r0, r3, #23
 80067a2:	d509      	bpl.n	80067b8 <R3_1_Init+0x134>
 80067a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80067a8:	f46f 7080 	mvn.w	r0, #256	@ 0x100
 80067ac:	6110      	str	r0, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80067ae:	6911      	ldr	r1, [r2, #16]
 80067b0:	05c9      	lsls	r1, r1, #23
 80067b2:	d501      	bpl.n	80067b8 <R3_1_Init+0x134>
  while ((LL_TIM_IsActiveFlag_BRK2 (TIMx) == 1u) && (Brk2Timeout != 0u) )
 80067b4:	3b01      	subs	r3, #1
 80067b6:	d1f9      	bne.n	80067ac <R3_1_Init+0x128>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80067b8:	68d3      	ldr	r3, [r2, #12]
 80067ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067be:	60d3      	str	r3, [r2, #12]
  SET_BIT(TIMx->CCER, Channels);
 80067c0:	6a13      	ldr	r3, [r2, #32]
 80067c2:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 80067c6:	f043 0305 	orr.w	r3, r3, #5
 80067ca:	6213      	str	r3, [r2, #32]
}
 80067cc:	b003      	add	sp, #12
 80067ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 80067d2:	f8df e198 	ldr.w	lr, [pc, #408]	@ 800696c <R3_1_Init+0x2e8>
 80067d6:	f8de 400c 	ldr.w	r4, [lr, #12]
 80067da:	f044 0401 	orr.w	r4, r4, #1
 80067de:	f8ce 400c 	str.w	r4, [lr, #12]
}
 80067e2:	e76e      	b.n	80066c2 <R3_1_Init+0x3e>
    if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 80067e4:	f891 3044 	ldrb.w	r3, [r1, #68]	@ 0x44
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d053      	beq.n	8006894 <R3_1_Init+0x210>
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 80067ec:	f8b0 3094 	ldrh.w	r3, [r0, #148]	@ 0x94
 80067f0:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 80067f2:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80067f4:	e7d0      	b.n	8006798 <R3_1_Init+0x114>
  return (READ_BIT(ADCx->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0)) == (ADC_CR_ADVREGEN_0));
 80067f6:	689c      	ldr	r4, [r3, #8]
 80067f8:	f004 5440 	and.w	r4, r4, #805306368	@ 0x30000000
  if ( LL_ADC_IsInternalRegulatorEnabled(ADCx) == 0u)
 80067fc:	f1b4 5f80 	cmp.w	r4, #268435456	@ 0x10000000
 8006800:	d01b      	beq.n	800683a <R3_1_Init+0x1b6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8006802:	689c      	ldr	r4, [r3, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));      
 8006804:	4d55      	ldr	r5, [pc, #340]	@ (800695c <R3_1_Init+0x2d8>)
 8006806:	f024 5440 	bic.w	r4, r4, #805306368	@ 0x30000000
 800680a:	609c      	str	r4, [r3, #8]
  MODIFY_REG(ADCx->CR,
 800680c:	689c      	ldr	r4, [r3, #8]
 800680e:	f024 4410 	bic.w	r4, r4, #2415919104	@ 0x90000000
 8006812:	f024 043f 	bic.w	r4, r4, #63	@ 0x3f
 8006816:	f044 5480 	orr.w	r4, r4, #268435456	@ 0x10000000
 800681a:	609c      	str	r4, [r3, #8]
 800681c:	4c50      	ldr	r4, [pc, #320]	@ (8006960 <R3_1_Init+0x2dc>)
 800681e:	6824      	ldr	r4, [r4, #0]
 8006820:	09a4      	lsrs	r4, r4, #6
 8006822:	fba5 5404 	umull	r5, r4, r5, r4
 8006826:	09a4      	lsrs	r4, r4, #6
 8006828:	9401      	str	r4, [sp, #4]
    while(wait_loop_index != 0UL)
 800682a:	9c01      	ldr	r4, [sp, #4]
 800682c:	b12c      	cbz	r4, 800683a <R3_1_Init+0x1b6>
      wait_loop_index--;
 800682e:	9c01      	ldr	r4, [sp, #4]
 8006830:	3c01      	subs	r4, #1
 8006832:	9401      	str	r4, [sp, #4]
    while(wait_loop_index != 0UL)
 8006834:	9c01      	ldr	r4, [sp, #4]
 8006836:	2c00      	cmp	r4, #0
 8006838:	d1f9      	bne.n	800682e <R3_1_Init+0x1aa>
  MODIFY_REG(ADCx->CR,
 800683a:	689c      	ldr	r4, [r3, #8]
 800683c:	f024 4440 	bic.w	r4, r4, #3221225472	@ 0xc0000000
 8006840:	f024 043f 	bic.w	r4, r4, #63	@ 0x3f
 8006844:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8006848:	609c      	str	r4, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800684a:	689c      	ldr	r4, [r3, #8]
  while ( LL_ADC_IsCalibrationOnGoing( ADCx) == 1u) 
 800684c:	2c00      	cmp	r4, #0
 800684e:	dbfc      	blt.n	800684a <R3_1_Init+0x1c6>
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8006850:	681c      	ldr	r4, [r3, #0]
  while (  LL_ADC_IsActiveFlag_ADRDY( ADCx ) == 0u)  
 8006852:	07e5      	lsls	r5, r4, #31
 8006854:	d408      	bmi.n	8006868 <R3_1_Init+0x1e4>
  MODIFY_REG(ADCx->CR,
 8006856:	4d43      	ldr	r5, [pc, #268]	@ (8006964 <R3_1_Init+0x2e0>)
 8006858:	689c      	ldr	r4, [r3, #8]
 800685a:	402c      	ands	r4, r5
 800685c:	f044 0401 	orr.w	r4, r4, #1
 8006860:	609c      	str	r4, [r3, #8]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8006862:	681c      	ldr	r4, [r3, #0]
 8006864:	07e4      	lsls	r4, r4, #31
 8006866:	d5f7      	bpl.n	8006858 <R3_1_Init+0x1d4>
  MODIFY_REG(ADCx->CR,
 8006868:	689c      	ldr	r4, [r3, #8]
 800686a:	4d3e      	ldr	r5, [pc, #248]	@ (8006964 <R3_1_Init+0x2e0>)
 800686c:	402c      	ands	r4, r5
 800686e:	f044 0408 	orr.w	r4, r4, #8
 8006872:	609c      	str	r4, [r3, #8]
  MODIFY_REG(ADCx->CR,
 8006874:	689c      	ldr	r4, [r3, #8]
 8006876:	402c      	ands	r4, r5
 8006878:	f044 0420 	orr.w	r4, r4, #32
 800687c:	609c      	str	r4, [r3, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM, QueueMode);
 800687e:	68dc      	ldr	r4, [r3, #12]
 8006880:	f444 1400 	orr.w	r4, r4, #2097152	@ 0x200000
 8006884:	60dc      	str	r4, [r3, #12]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8006886:	2440      	movs	r4, #64	@ 0x40
 8006888:	601c      	str	r4, [r3, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 800688a:	685c      	ldr	r4, [r3, #4]
 800688c:	f044 0440 	orr.w	r4, r4, #64	@ 0x40
 8006890:	605c      	str	r4, [r3, #4]
}
 8006892:	e757      	b.n	8006744 <R3_1_Init+0xc0>
      if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8006894:	f891 103e 	ldrb.w	r1, [r1, #62]	@ 0x3e
 8006898:	2903      	cmp	r1, #3
 800689a:	d1a7      	bne.n	80067ec <R3_1_Init+0x168>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800689c:	6313      	str	r3, [r2, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800689e:	6953      	ldr	r3, [r2, #20]
 80068a0:	f043 0301 	orr.w	r3, r3, #1
 80068a4:	6153      	str	r3, [r2, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80068a6:	6311      	str	r1, [r2, #48]	@ 0x30
}
 80068a8:	e7a0      	b.n	80067ec <R3_1_Init+0x168>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068aa:	f44f 0470 	mov.w	r4, #15728640	@ 0xf00000
 80068ae:	fa94 f4a4 	rbit	r4, r4
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR12LX_REGOFFSET_MASK));
 80068b2:	f44f 1680 	mov.w	r6, #1048576	@ 0x100000
 80068b6:	fab4 f484 	clz	r4, r4
 80068ba:	40e6      	lsrs	r6, r4
 80068bc:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 8006970 <R3_1_Init+0x2ec>
  LL_DAC_ConvertData12LeftAligned ( DAC1, DAC_Channel, hDACVref );
 80068c0:	8f8f      	ldrh	r7, [r1, #60]	@ 0x3c
  
  MODIFY_REG(*preg,
 80068c2:	f85c 4026 	ldr.w	r4, [ip, r6, lsl #2]
 80068c6:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
 80068ca:	f024 04f0 	bic.w	r4, r4, #240	@ 0xf0
 80068ce:	433c      	orrs	r4, r7
 80068d0:	f84c 4026 	str.w	r4, [ip, r6, lsl #2]
  SET_BIT(DACx->SWTRIGR,
 80068d4:	4c24      	ldr	r4, [pc, #144]	@ (8006968 <R3_1_Init+0x2e4>)
 80068d6:	6866      	ldr	r6, [r4, #4]
 80068d8:	f046 0601 	orr.w	r6, r6, #1
 80068dc:	6066      	str	r6, [r4, #4]
  return (READ_BIT(DACx->CR,
 80068de:	6826      	ldr	r6, [r4, #0]
  if (LL_DAC_IsEnabled ( DAC1, DAC_Channel ) == 1u ) 
 80068e0:	07f7      	lsls	r7, r6, #31
 80068e2:	f53f af24 	bmi.w	800672e <R3_1_Init+0xaa>
  SET_BIT(DACx->CR,
 80068e6:	6826      	ldr	r6, [r4, #0]
 80068e8:	f046 0601 	orr.w	r6, r6, #1
 80068ec:	6026      	str	r6, [r4, #0]
    while(wait_loop_index != 0UL)
 80068ee:	e71e      	b.n	800672e <R3_1_Init+0xaa>
 80068f0:	f44f 0470 	mov.w	r4, #15728640	@ 0xf00000
 80068f4:	fa94 f4a4 	rbit	r4, r4
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR12LX_REGOFFSET_MASK));
 80068f8:	f44f 1e80 	mov.w	lr, #1048576	@ 0x100000
 80068fc:	fab4 f484 	clz	r4, r4
 8006900:	fa2e fe04 	lsr.w	lr, lr, r4
 8006904:	f8df 9068 	ldr.w	r9, [pc, #104]	@ 8006970 <R3_1_Init+0x2ec>
  LL_DAC_ConvertData12LeftAligned ( DAC1, DAC_Channel, hDACVref );
 8006908:	f8b1 803a 	ldrh.w	r8, [r1, #58]	@ 0x3a
  MODIFY_REG(*preg,
 800690c:	f859 402e 	ldr.w	r4, [r9, lr, lsl #2]
 8006910:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
 8006914:	f024 04f0 	bic.w	r4, r4, #240	@ 0xf0
 8006918:	ea48 0404 	orr.w	r4, r8, r4
 800691c:	f849 402e 	str.w	r4, [r9, lr, lsl #2]
  SET_BIT(DACx->SWTRIGR,
 8006920:	4c11      	ldr	r4, [pc, #68]	@ (8006968 <R3_1_Init+0x2e4>)
 8006922:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8006926:	f04e 0e01 	orr.w	lr, lr, #1
 800692a:	f8c4 e004 	str.w	lr, [r4, #4]
  return (READ_BIT(DACx->CR,
 800692e:	f8d4 e000 	ldr.w	lr, [r4]
  if (LL_DAC_IsEnabled ( DAC1, DAC_Channel ) == 1u ) 
 8006932:	f01e 0f01 	tst.w	lr, #1
 8006936:	f47f aecf 	bne.w	80066d8 <R3_1_Init+0x54>
  SET_BIT(DACx->CR,
 800693a:	f8d4 e000 	ldr.w	lr, [r4]
 800693e:	f04e 0e01 	orr.w	lr, lr, #1
 8006942:	f8c4 e000 	str.w	lr, [r4]
    while(wait_loop_index != 0UL)
 8006946:	e6c7      	b.n	80066d8 <R3_1_Init+0x54>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006948:	2101      	movs	r1, #1
 800694a:	6311      	str	r1, [r2, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800694c:	6951      	ldr	r1, [r2, #20]
 800694e:	f041 0101 	orr.w	r1, r1, #1
 8006952:	6151      	str	r1, [r2, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006954:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8006956:	e71f      	b.n	8006798 <R3_1_Init+0x114>
 8006958:	40012c00 	.word	0x40012c00
 800695c:	053e2d63 	.word	0x053e2d63
 8006960:	200004e8 	.word	0x200004e8
 8006964:	7fffffc0 	.word	0x7fffffc0
 8006968:	40007400 	.word	0x40007400
 800696c:	e0042000 	.word	0xe0042000
 8006970:	40007408 	.word	0x40007408

08006974 <R3_1_SetOffsetCalib>:
{
 8006974:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8006976:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 800697a:	680b      	ldr	r3, [r1, #0]
 800697c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  pHdl->offsetCalibStatus = true;
 8006980:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8006982:	e9c0 4223 	strd	r4, r2, [r0, #140]	@ 0x8c
  pHdl->offsetCalibStatus = true;
 8006986:	f880 307f 	strb.w	r3, [r0, #127]	@ 0x7f
}
 800698a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800698e:	4770      	bx	lr

08006990 <R3_1_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 8006990:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	@ 0x8c
 8006994:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
 8006998:	608b      	str	r3, [r1, #8]
 800699a:	e9c1 0200 	strd	r0, r2, [r1]
}
 800699e:	4770      	bx	lr

080069a0 <R3_1_CurrentReadingPolarization>:
{
 80069a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80069a2:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
  if (false == pHandle->_Super.offsetCalibStatus)
 80069a6:	f890 307f 	ldrb.w	r3, [r0, #127]	@ 0x7f
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80069aa:	6855      	ldr	r5, [r2, #4]
{
 80069ac:	b083      	sub	sp, #12
 80069ae:	4604      	mov	r4, r0
  if (false == pHandle->_Super.offsetCalibStatus)
 80069b0:	b1bb      	cbz	r3, 80069e2 <R3_1_CurrentReadingPolarization+0x42>
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 80069b2:	f8b4 3094 	ldrh.w	r3, [r4, #148]	@ 0x94
 80069b6:	085b      	lsrs	r3, r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80069b8:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80069ba:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80069bc:	63eb      	str	r3, [r5, #60]	@ 0x3c
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 80069be:	696b      	ldr	r3, [r5, #20]
 80069c0:	f043 0320 	orr.w	r3, r3, #32
 80069c4:	616b      	str	r3, [r5, #20]
  SET_BIT(TIMx->CCER, Channels);
 80069c6:	6a2b      	ldr	r3, [r5, #32]
 80069c8:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
  pHandle->_Super.Sector=SECTOR_5;
 80069cc:	2104      	movs	r1, #4
  pHandle->_Super.BrakeActionLock = false;
 80069ce:	2200      	movs	r2, #0
 80069d0:	f043 0305 	orr.w	r3, r3, #5
 80069d4:	622b      	str	r3, [r5, #32]
  pHandle->_Super.Sector=SECTOR_5;
 80069d6:	f884 107a 	strb.w	r1, [r4, #122]	@ 0x7a
  pHandle->_Super.BrakeActionLock = false;
 80069da:	f884 2083 	strb.w	r2, [r4, #131]	@ 0x83
}
 80069de:	b003      	add	sp, #12
 80069e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 80069e2:	6817      	ldr	r7, [r2, #0]
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 80069e4:	6802      	ldr	r2, [r0, #0]
 80069e6:	9200      	str	r2, [sp, #0]
    pHandle->PhaseAOffset = 0u;
 80069e8:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 80069ec:	6942      	ldr	r2, [r0, #20]
 80069ee:	9201      	str	r2, [sp, #4]
    pHandle->PolarizationCounter = 0u;
 80069f0:	f880 309a 	strb.w	r3, [r0, #154]	@ 0x9a
    pHandle->PhaseCOffset = 0u;
 80069f4:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  CLEAR_BIT(TIMx->CCER, Channels);
 80069f8:	6a2b      	ldr	r3, [r5, #32]
 80069fa:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 80069fe:	f023 0305 	bic.w	r3, r3, #5
 8006a02:	622b      	str	r3, [r5, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsPolarizationAB;
 8006a04:	4b2c      	ldr	r3, [pc, #176]	@ (8006ab8 <R3_1_CurrentReadingPolarization+0x118>)
 8006a06:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointPolarization;
 8006a08:	4b2c      	ldr	r3, [pc, #176]	@ (8006abc <R3_1_CurrentReadingPolarization+0x11c>)
 8006a0a:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 8006a0c:	2340      	movs	r3, #64	@ 0x40
 8006a0e:	f8a0 3098 	strh.w	r3, [r0, #152]	@ 0x98
    pHandle->PolarizationSector=SECTOR_5;
 8006a12:	2304      	movs	r3, #4
 8006a14:	f880 309b 	strb.w	r3, [r0, #155]	@ 0x9b
    pHandle->_Super.Sector = SECTOR_5;
 8006a18:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
    R3_1_SwitchOnPWM( &pHandle->_Super );
 8006a1c:	f7ff fcea 	bl	80063f4 <R3_1_SwitchOnPWM>
    while ( ((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF )
 8006a20:	686b      	ldr	r3, [r5, #4]
 8006a22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a26:	2b70      	cmp	r3, #112	@ 0x70
 8006a28:	d1fa      	bne.n	8006a20 <R3_1_CurrentReadingPolarization+0x80>
  MODIFY_REG(ADCx->CR,
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a34:	f043 0308 	orr.w	r3, r3, #8
 8006a38:	60bb      	str	r3, [r7, #8]
                            pHandle->pParams_str->RepetitionCounter,
 8006a3a:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
    waitForPolarizationEnd( TIMx,
 8006a3e:	f104 0656 	add.w	r6, r4, #86	@ 0x56
 8006a42:	f104 079a 	add.w	r7, r4, #154	@ 0x9a
 8006a46:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	463b      	mov	r3, r7
 8006a4e:	4628      	mov	r0, r5
 8006a50:	f7fb fa20 	bl	8001e94 <waitForPolarizationEnd>
    R3_1_SwitchOffPWM( &pHandle->_Super );
 8006a54:	4620      	mov	r0, r4
 8006a56:	f7ff fd13 	bl	8006480 <R3_1_SwitchOffPWM>
    pHandle->PolarizationCounter = 0u;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	f884 309a 	strb.w	r3, [r4, #154]	@ 0x9a
    pHandle->PolarizationSector=SECTOR_1;
 8006a60:	f884 309b 	strb.w	r3, [r4, #155]	@ 0x9b
    pHandle->_Super.Sector = SECTOR_1;
 8006a64:	f884 307a 	strb.w	r3, [r4, #122]	@ 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsPolarizationC;
 8006a68:	4b15      	ldr	r3, [pc, #84]	@ (8006ac0 <R3_1_CurrentReadingPolarization+0x120>)
 8006a6a:	6023      	str	r3, [r4, #0]
    R3_1_SwitchOnPWM( &pHandle->_Super );
 8006a6c:	4620      	mov	r0, r4
 8006a6e:	f7ff fcc1 	bl	80063f4 <R3_1_SwitchOnPWM>
                            pHandle->pParams_str->RepetitionCounter,
 8006a72:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
    waitForPolarizationEnd( TIMx,
 8006a76:	463b      	mov	r3, r7
 8006a78:	f892 203e 	ldrb.w	r2, [r2, #62]	@ 0x3e
 8006a7c:	4631      	mov	r1, r6
 8006a7e:	4628      	mov	r0, r5
 8006a80:	f7fb fa08 	bl	8001e94 <waitForPolarizationEnd>
    R3_1_SwitchOffPWM( &pHandle->_Super );
 8006a84:	4620      	mov	r0, r4
 8006a86:	f7ff fcfb 	bl	8006480 <R3_1_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8006a8a:	e9d4 1222 	ldrd	r1, r2, [r4, #136]	@ 0x88
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8006a8e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8006a92:	0912      	lsrs	r2, r2, #4
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8006a94:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8006a96:	e9c4 1222 	strd	r1, r2, [r4, #136]	@ 0x88
    if (0U == pHandle->_Super.SWerror)
 8006a9a:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8006a9e:	091b      	lsrs	r3, r3, #4
 8006aa0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (0U == pHandle->_Super.SWerror)
 8006aa4:	b912      	cbnz	r2, 8006aac <R3_1_CurrentReadingPolarization+0x10c>
      pHandle->_Super.offsetCalibStatus = true;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	f884 307f 	strb.w	r3, [r4, #127]	@ 0x7f
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8006aac:	9a00      	ldr	r2, [sp, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8006aae:	9b01      	ldr	r3, [sp, #4]
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8006ab0:	6022      	str	r2, [r4, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8006ab2:	6163      	str	r3, [r4, #20]
 8006ab4:	e77d      	b.n	80069b2 <R3_1_CurrentReadingPolarization+0x12>
 8006ab6:	bf00      	nop
 8006ab8:	0800636d 	.word	0x0800636d
 8006abc:	08006331 	.word	0x08006331
 8006ac0:	080063b5 	.word	0x080063b5

08006ac4 <R3_1_SetADCSampPointSectX>:
{
 8006ac4:	b530      	push	{r4, r5, lr}
   if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 8006ac6:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8006aca:	f8b0 e094 	ldrh.w	lr, [r0, #148]	@ 0x94
 8006ace:	f8d0 109c 	ldr.w	r1, [r0, #156]	@ 0x9c
 8006ad2:	ebae 0203 	sub.w	r2, lr, r3
 8006ad6:	8e0c      	ldrh	r4, [r1, #48]	@ 0x30
 8006ad8:	b292      	uxth	r2, r2
 8006ada:	42a2      	cmp	r2, r4
 8006adc:	d917      	bls.n	8006b0e <R3_1_SetADCSampPointSectX+0x4a>
    pHandle->_Super.Sector = SECTOR_5;
 8006ade:	2204      	movs	r2, #4
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8006ae0:	f10e 33ff 	add.w	r3, lr, #4294967295
    pHandle->_Super.Sector = SECTOR_5;
 8006ae4:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8006ae8:	b29b      	uxth	r3, r3
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006aea:	684a      	ldr	r2, [r1, #4]
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 8006aec:	f8b0 5050 	ldrh.w	r5, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8006af0:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 8006af4:	f8b0 1054 	ldrh.w	r1, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006af8:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006afa:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006afc:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006afe:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8006b00:	6853      	ldr	r3, [r2, #4]
 8006b02:	f013 0f70 	tst.w	r3, #112	@ 0x70
}
 8006b06:	bf14      	ite	ne
 8006b08:	2001      	movne	r0, #1
 8006b0a:	2000      	moveq	r0, #0
 8006b0c:	bd30      	pop	{r4, r5, pc}
    DeltaDuty = ( uint16_t )( pHdl->lowDuty - pHdl->midDuty );
 8006b0e:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	@ 0x5a
 8006b12:	eba3 0c0c 	sub.w	ip, r3, ip
    if ( DeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) * 2u )
 8006b16:	fa1f fc8c 	uxth.w	ip, ip
 8006b1a:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8006b1e:	d903      	bls.n	8006b28 <R3_1_SetADCSampPointSectX+0x64>
      SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8006b20:	8e4a      	ldrh	r2, [r1, #50]	@ 0x32
 8006b22:	1a9b      	subs	r3, r3, r2
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	e7e0      	b.n	8006aea <R3_1_SetADCSampPointSectX+0x26>
      SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8006b28:	4423      	add	r3, r4
 8006b2a:	b29b      	uxth	r3, r3
      if ( SamplingPoint >= pHandle->Half_PWMPeriod )
 8006b2c:	459e      	cmp	lr, r3
 8006b2e:	d8dc      	bhi.n	8006aea <R3_1_SetADCSampPointSectX+0x26>
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8006b30:	43db      	mvns	r3, r3
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8006b32:	2280      	movs	r2, #128	@ 0x80
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8006b34:	eb03 034e 	add.w	r3, r3, lr, lsl #1
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8006b38:	f8a0 2098 	strh.w	r2, [r0, #152]	@ 0x98
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	e7d4      	b.n	8006aea <R3_1_SetADCSampPointSectX+0x26>

08006b40 <R3_1_TIMx_UP_IRQHandler>:
{
 8006b40:	b410      	push	{r4}
  ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector] | ((uint32_t) pHandle->ADC_ExternalPolarityInjected);
 8006b42:	f890 107a 	ldrb.w	r1, [r0, #122]	@ 0x7a
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006b46:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
{
 8006b4a:	4603      	mov	r3, r0
  ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector] | ((uint32_t) pHandle->ADC_ExternalPolarityInjected);
 8006b4c:	3106      	adds	r1, #6
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8006b4e:	6810      	ldr	r0, [r2, #0]
  ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector] | ((uint32_t) pHandle->ADC_ExternalPolarityInjected);
 8006b50:	f852 4021 	ldr.w	r4, [r2, r1, lsl #2]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006b54:	6851      	ldr	r1, [r2, #4]
  ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector] | ((uint32_t) pHandle->ADC_ExternalPolarityInjected);
 8006b56:	f8b3 2098 	ldrh.w	r2, [r3, #152]	@ 0x98
 8006b5a:	4322      	orrs	r2, r4
 8006b5c:	64c2      	str	r2, [r0, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8006b5e:	684a      	ldr	r2, [r1, #4]
}
 8006b60:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8006b64:	f04f 0c40 	mov.w	ip, #64	@ 0x40
 8006b68:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8006b6c:	604a      	str	r2, [r1, #4]
}
 8006b6e:	f103 0078 	add.w	r0, r3, #120	@ 0x78
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8006b72:	f8a3 c098 	strh.w	ip, [r3, #152]	@ 0x98
}
 8006b76:	4770      	bx	lr

08006b78 <R3_1_RLDetectionModeEnable>:
  if ( pHandle->_Super.RLDetectionMode == false )
 8006b78:	f890 107e 	ldrb.w	r1, [r0, #126]	@ 0x7e
{
 8006b7c:	b410      	push	{r4}
  if ( pHandle->_Super.RLDetectionMode == false )
 8006b7e:	2900      	cmp	r1, #0
 8006b80:	d13b      	bne.n	8006bfa <R3_1_RLDetectionModeEnable+0x82>
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006b82:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8006b86:	685b      	ldr	r3, [r3, #4]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006b88:	699a      	ldr	r2, [r3, #24]
 8006b8a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006b8e:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8006b92:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006b96:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006b98:	6a1a      	ldr	r2, [r3, #32]
 8006b9a:	f042 0201 	orr.w	r2, r2, #1
 8006b9e:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006ba0:	6a1a      	ldr	r2, [r3, #32]
 8006ba2:	f022 0204 	bic.w	r2, r2, #4
 8006ba6:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006ba8:	6359      	str	r1, [r3, #52]	@ 0x34
    if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 8006baa:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8006bae:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8006bb0:	f103 0418 	add.w	r4, r3, #24
 8006bb4:	d02f      	beq.n	8006c16 <R3_1_RLDetectionModeEnable+0x9e>
    else if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006bb6:	2a02      	cmp	r2, #2
 8006bb8:	d10f      	bne.n	8006bda <R3_1_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006bba:	699a      	ldr	r2, [r3, #24]
 8006bbc:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006bc0:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8006bc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bc8:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006bca:	6a1a      	ldr	r2, [r3, #32]
 8006bcc:	f042 0210 	orr.w	r2, r2, #16
 8006bd0:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006bd2:	6a1a      	ldr	r2, [r3, #32]
 8006bd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bd8:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006bda:	6862      	ldr	r2, [r4, #4]
 8006bdc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006be0:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8006be4:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8006be8:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006bea:	6a1a      	ldr	r2, [r3, #32]
 8006bec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006bf0:	621a      	str	r2, [r3, #32]
 8006bf2:	6a1a      	ldr	r2, [r3, #32]
 8006bf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bf8:	621a      	str	r2, [r3, #32]
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 8006bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8006c38 <R3_1_RLDetectionModeEnable+0xc0>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_1_RLSwitchOnPWM;
 8006bfc:	490f      	ldr	r1, [pc, #60]	@ (8006c3c <R3_1_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8006bfe:	4a10      	ldr	r2, [pc, #64]	@ (8006c40 <R3_1_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 8006c00:	4c10      	ldr	r4, [pc, #64]	@ (8006c44 <R3_1_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 8006c02:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 8006c04:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 8006c06:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8006c08:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8006c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 8006c10:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8006c14:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006c16:	699a      	ldr	r2, [r3, #24]
 8006c18:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006c1c:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8006c20:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006c24:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006c26:	6a1a      	ldr	r2, [r3, #32]
 8006c28:	f022 0210 	bic.w	r2, r2, #16
 8006c2c:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8006c2e:	6a1a      	ldr	r2, [r3, #32]
 8006c30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c34:	621a      	str	r2, [r3, #32]
}
 8006c36:	e7d0      	b.n	8006bda <R3_1_RLDetectionModeEnable+0x62>
 8006c38:	08006635 	.word	0x08006635
 8006c3c:	08006539 	.word	0x08006539
 8006c40:	08006481 	.word	0x08006481
 8006c44:	080064f1 	.word	0x080064f1

08006c48 <R3_1_RLDetectionModeDisable>:
  if ( pHandle->_Super.RLDetectionMode == true )
 8006c48:	f890 307e 	ldrb.w	r3, [r0, #126]	@ 0x7e
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d047      	beq.n	8006ce0 <R3_1_RLDetectionModeDisable+0x98>
{
 8006c50:	b430      	push	{r4, r5}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006c52:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8006c56:	6863      	ldr	r3, [r4, #4]
    while ( ( TIMx->CR1 & TIM_CR1_DIR_Msk ) == LL_TIM_COUNTERMODE_UP )
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	06d1      	lsls	r1, r2, #27
 8006c5c:	d5fc      	bpl.n	8006c58 <R3_1_RLDetectionModeDisable+0x10>
    while ( ( TIMx->CR1 & TIM_CR1_DIR_Msk ) == LL_TIM_COUNTERMODE_DOWN )
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	06d2      	lsls	r2, r2, #27
 8006c62:	d4fc      	bmi.n	8006c5e <R3_1_RLDetectionModeDisable+0x16>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006c64:	699a      	ldr	r2, [r3, #24]
 8006c66:	4d43      	ldr	r5, [pc, #268]	@ (8006d74 <R3_1_RLDetectionModeDisable+0x12c>)
 8006c68:	402a      	ands	r2, r5
 8006c6a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006c6e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006c70:	6a1a      	ldr	r2, [r3, #32]
 8006c72:	f042 0201 	orr.w	r2, r2, #1
 8006c76:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 8006c78:	f890 107b 	ldrb.w	r1, [r0, #123]	@ 0x7b
    LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 8006c7c:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
    if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 8006c80:	2901      	cmp	r1, #1
    LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 8006c82:	ea4f 0252 	mov.w	r2, r2, lsr #1
    if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 8006c86:	d02c      	beq.n	8006ce2 <R3_1_RLDetectionModeDisable+0x9a>
    else if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006c88:	2902      	cmp	r1, #2
 8006c8a:	d04e      	beq.n	8006d2a <R3_1_RLDetectionModeDisable+0xe2>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006c8c:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006c8e:	6999      	ldr	r1, [r3, #24]
 8006c90:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006c94:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8006c98:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8006c9c:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006c9e:	6a19      	ldr	r1, [r3, #32]
 8006ca0:	f041 0110 	orr.w	r1, r1, #16
 8006ca4:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006ca6:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006ca8:	69d9      	ldr	r1, [r3, #28]
 8006caa:	4029      	ands	r1, r5
 8006cac:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8006cb0:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8006cb2:	6a19      	ldr	r1, [r3, #32]
 8006cb4:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8006cb8:	6219      	str	r1, [r3, #32]
    LL_ADC_INJ_SetSequencerDiscont( pHandle->pParams_str->ADCx,
 8006cba:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006cbc:	63da      	str	r2, [r3, #60]	@ 0x3c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
 8006cbe:	68cb      	ldr	r3, [r1, #12]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8006cc0:	4a2d      	ldr	r2, [pc, #180]	@ (8006d78 <R3_1_RLDetectionModeDisable+0x130>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8006cc2:	4c2e      	ldr	r4, [pc, #184]	@ (8006d7c <R3_1_RLDetectionModeDisable+0x134>)
 8006cc4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006cc8:	60cb      	str	r3, [r1, #12]
    pHandle->_Super.pFctSwitchOnPwm = &R3_1_SwitchOnPWM;
 8006cca:	492d      	ldr	r1, [pc, #180]	@ (8006d80 <R3_1_RLDetectionModeDisable+0x138>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8006ccc:	6002      	str	r2, [r0, #0]
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8006cce:	4a2d      	ldr	r2, [pc, #180]	@ (8006d84 <R3_1_RLDetectionModeDisable+0x13c>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8006cd0:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 8006cd2:	2300      	movs	r3, #0
}
 8006cd4:	bc30      	pop	{r4, r5}
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8006cd6:	e9c0 2101 	strd	r2, r1, [r0, #4]
    pHandle->_Super.RLDetectionMode = false;
 8006cda:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8006cde:	4770      	bx	lr
 8006ce0:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8006ce2:	6a19      	ldr	r1, [r3, #32]
 8006ce4:	f041 0104 	orr.w	r1, r1, #4
 8006ce8:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006cea:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006cec:	6999      	ldr	r1, [r3, #24]
 8006cee:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006cf2:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8006cf6:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8006cfa:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006cfc:	6a19      	ldr	r1, [r3, #32]
 8006cfe:	f041 0110 	orr.w	r1, r1, #16
 8006d02:	6219      	str	r1, [r3, #32]
 8006d04:	6a19      	ldr	r1, [r3, #32]
 8006d06:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8006d0a:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006d0c:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006d0e:	69d9      	ldr	r1, [r3, #28]
 8006d10:	4029      	ands	r1, r5
 8006d12:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8006d16:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8006d18:	6a19      	ldr	r1, [r3, #32]
 8006d1a:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8006d1e:	6219      	str	r1, [r3, #32]
 8006d20:	6a19      	ldr	r1, [r3, #32]
 8006d22:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8006d26:	6219      	str	r1, [r3, #32]
}
 8006d28:	e7c7      	b.n	8006cba <R3_1_RLDetectionModeDisable+0x72>
  CLEAR_BIT(TIMx->CCER, Channels);
 8006d2a:	6a19      	ldr	r1, [r3, #32]
 8006d2c:	f021 0104 	bic.w	r1, r1, #4
 8006d30:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006d32:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006d34:	6999      	ldr	r1, [r3, #24]
 8006d36:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006d3a:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8006d3e:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8006d42:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006d44:	6a19      	ldr	r1, [r3, #32]
 8006d46:	f041 0110 	orr.w	r1, r1, #16
 8006d4a:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006d4c:	6a19      	ldr	r1, [r3, #32]
 8006d4e:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8006d52:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006d54:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006d56:	69d9      	ldr	r1, [r3, #28]
 8006d58:	4029      	ands	r1, r5
 8006d5a:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8006d5e:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8006d60:	6a19      	ldr	r1, [r3, #32]
 8006d62:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8006d66:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006d68:	6a19      	ldr	r1, [r3, #32]
 8006d6a:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8006d6e:	6219      	str	r1, [r3, #32]
}
 8006d70:	e7a3      	b.n	8006cba <R3_1_RLDetectionModeDisable+0x72>
 8006d72:	bf00      	nop
 8006d74:	fffeff8c 	.word	0xfffeff8c
 8006d78:	080061c1 	.word	0x080061c1
 8006d7c:	080065e1 	.word	0x080065e1
 8006d80:	080063f5 	.word	0x080063f5
 8006d84:	08006481 	.word	0x08006481

08006d88 <R3_1_RLDetectionModeSetDuty>:
{
 8006d88:	4603      	mov	r3, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006d8a:	f8d0 009c 	ldr.w	r0, [r0, #156]	@ 0x9c
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8006d8e:	f8b3 2094 	ldrh.w	r2, [r3, #148]	@ 0x94
{
 8006d92:	b410      	push	{r4}
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8006d94:	fb02 f101 	mul.w	r1, r2, r1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006d98:	6844      	ldr	r4, [r0, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8006d9a:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8006d9e:	0c09      	lsrs	r1, r1, #16
  pHandle->_Super.Sector = SECTOR_4;
 8006da0:	2203      	movs	r2, #3
 8006da2:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 8006da6:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
  if ( pHandle->_Super.SWerror == 1u )
 8006daa:	2801      	cmp	r0, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006dac:	6361      	str	r1, [r4, #52]	@ 0x34
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8006dae:	6862      	ldr	r2, [r4, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8006db0:	d007      	beq.n	8006dc2 <R3_1_RLDetectionModeSetDuty+0x3a>
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8006db2:	f012 0f70 	tst.w	r2, #112	@ 0x70
 8006db6:	bf14      	ite	ne
 8006db8:	2001      	movne	r0, #1
 8006dba:	2000      	moveq	r0, #0
}
 8006dbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dc0:	4770      	bx	lr
    pHandle->_Super.SWerror = 0u;
 8006dc2:	2200      	movs	r2, #0
}
 8006dc4:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.SWerror = 0u;
 8006dc8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop

08006dd0 <R3_1_RLTurnOnLowSidesAndStart>:
#endif /* __ICCARM__ */
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006dd0:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8006dd4:	685b      	ldr	r3, [r3, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006dd6:	f06f 0201 	mvn.w	r2, #1
{
 8006dda:	b430      	push	{r4, r5}
 8006ddc:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006dde:	691a      	ldr	r2, [r3, #16]
 8006de0:	07d1      	lsls	r1, r2, #31
 8006de2:	d5fc      	bpl.n	8006dde <R3_1_RLTurnOnLowSidesAndStart+0xe>
  LL_TIM_ClearFlag_UPDATE( TIMx );

  LL_TIM_OC_SetCompareCH1( TIMx, 0x0u );
  LL_TIM_OC_SetCompareCH2( TIMx, 0x0u );
  LL_TIM_OC_SetCompareCH3( TIMx, 0x0u );
  LL_TIM_OC_SetCompareCH4( TIMx, ( pHandle->Half_PWMPeriod - 5u));
 8006de4:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006de8:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006dea:	f06f 0401 	mvn.w	r4, #1
 8006dee:	3a05      	subs	r2, #5
 8006df0:	611c      	str	r4, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006df2:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006df4:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006df6:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006df8:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006dfa:	691a      	ldr	r2, [r3, #16]
 8006dfc:	07d2      	lsls	r2, r2, #31
 8006dfe:	d5fc      	bpl.n	8006dfa <R3_1_RLTurnOnLowSidesAndStart+0x2a>

  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
  {}

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8006e00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e02:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006e06:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006e08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e0e:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs ( TIMx );

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006e10:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8006e14:	2a02      	cmp	r2, #2
 8006e16:	d10b      	bne.n	8006e30 <R3_1_RLTurnOnLowSidesAndStart+0x60>
  {
      /* It is executed during calibration phase the EN signal shall stay off */
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006e18:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 8006e1c:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8006e20:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006e22:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006e24:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
 8006e28:	618c      	str	r4, [r1, #24]
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8006e2a:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 8006e2e:	6191      	str	r1, [r2, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006e30:	f06f 0201 	mvn.w	r2, #1
  }


  pHdl->Sector = SECTOR_5;
 8006e34:	2104      	movs	r1, #4
 8006e36:	f880 107a 	strb.w	r1, [r0, #122]	@ 0x7a
 8006e3a:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006e3c:	68da      	ldr	r2, [r3, #12]
 8006e3e:	f042 0201 	orr.w	r2, r2, #1
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );
  

  return;
}
 8006e42:	bc30      	pop	{r4, r5}
 8006e44:	60da      	str	r2, [r3, #12]
 8006e46:	4770      	bx	lr

08006e48 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8006e48:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8006e4c:	8a42      	ldrh	r2, [r0, #18]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8006e4e:	8943      	ldrh	r3, [r0, #10]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8006e50:	4494      	add	ip, r2
 8006e52:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 8006e56:	b430      	push	{r4, r5}
 8006e58:	2500      	movs	r5, #0
 8006e5a:	f36c 050f 	bfi	r5, ip, #0, #16
 8006e5e:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8006e62:	b14b      	cbz	r3, 8006e78 <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 8006e64:	6944      	ldr	r4, [r0, #20]
 8006e66:	2300      	movs	r3, #0
 8006e68:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8006e6a:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 8006e6c:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8006e70:	8941      	ldrh	r1, [r0, #10]
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	4291      	cmp	r1, r2
 8006e76:	d8f7      	bhi.n	8006e68 <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 8006e78:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 8006e7a:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 8006e7c:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 8006e7e:	bc30      	pop	{r4, r5}
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop

08006e84 <RVBS_Init>:
{
 8006e84:	b508      	push	{r3, lr}
    RVBS_Clear(pHandle);
 8006e86:	f7ff ffdf 	bl	8006e48 <RVBS_Clear>
}
 8006e8a:	bd08      	pop	{r3, pc}

08006e8c <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8006e8c:	8982      	ldrh	r2, [r0, #12]
 8006e8e:	89c1      	ldrh	r1, [r0, #14]
	{
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8006e90:	88c3      	ldrh	r3, [r0, #6]
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8006e92:	428a      	cmp	r2, r1
 8006e94:	d010      	beq.n	8006eb8 <RVBS_CheckFaultState+0x2c>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8006e96:	f8b0 c012 	ldrh.w	ip, [r0, #18]
 8006e9a:	459c      	cmp	ip, r3
 8006e9c:	d80a      	bhi.n	8006eb4 <RVBS_CheckFaultState+0x28>
{
 8006e9e:	b410      	push	{r4}
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8006ea0:	7c04      	ldrb	r4, [r0, #16]
 8006ea2:	b994      	cbnz	r4, 8006eca <RVBS_CheckFaultState+0x3e>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8006ea4:	4299      	cmp	r1, r3
 8006ea6:	d914      	bls.n	8006ed2 <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	7403      	strb	r3, [r0, #16]
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 8006eac:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 8006eae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006eb2:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 8006eb4:	2004      	movs	r0, #4
 8006eb6:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d30c      	bcc.n	8006ed6 <RVBS_CheckFaultState+0x4a>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8006ebc:	8a40      	ldrh	r0, [r0, #18]
 8006ebe:	4298      	cmp	r0, r3
 8006ec0:	bf94      	ite	ls
 8006ec2:	2000      	movls	r0, #0
 8006ec4:	2001      	movhi	r0, #1
 8006ec6:	0080      	lsls	r0, r0, #2
 8006ec8:	4770      	bx	lr
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d2ee      	bcs.n	8006eac <RVBS_CheckFaultState+0x20>
          pHandle->OverVoltageHysteresisUpDir = false;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	7403      	strb	r3, [r0, #16]
          fault = MC_OVER_VOLT;
 8006ed2:	2002      	movs	r0, #2
 8006ed4:	e7eb      	b.n	8006eae <RVBS_CheckFaultState+0x22>
 8006ed6:	2002      	movs	r0, #2
}
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop

08006edc <RVBS_CalcAvVbus>:
{
 8006edc:	b538      	push	{r3, r4, r5, lr}
    if (0xFFFFU == hAux)
 8006ede:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006ee2:	4299      	cmp	r1, r3
{
 8006ee4:	4604      	mov	r4, r0
    if (0xFFFFU == hAux)
 8006ee6:	d021      	beq.n	8006f2c <RVBS_CalcAvVbus+0x50>
      pHandle->aBuffer[pHandle->index] = hAux;
 8006ee8:	6943      	ldr	r3, [r0, #20]
 8006eea:	7e45      	ldrb	r5, [r0, #25]
 8006eec:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8006ef0:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 8006ef4:	f01e 02ff 	ands.w	r2, lr, #255	@ 0xff
 8006ef8:	d00d      	beq.n	8006f16 <RVBS_CalcAvVbus+0x3a>
 8006efa:	3a01      	subs	r2, #1
 8006efc:	b2d2      	uxtb	r2, r2
 8006efe:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 8006f02:	3b02      	subs	r3, #2
      wtemp = 0u;
 8006f04:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 8006f06:	f833 cf02 	ldrh.w	ip, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8006f0a:	4298      	cmp	r0, r3
        wtemp += pHandle->aBuffer[i];
 8006f0c:	4462      	add	r2, ip
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8006f0e:	d1fa      	bne.n	8006f06 <RVBS_CalcAvVbus+0x2a>
      wtemp /= pHandle->LowPassFilterBW;
 8006f10:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8006f14:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8006f16:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006f1a:	4575      	cmp	r5, lr
        pHandle->index++;
 8006f1c:	bf34      	ite	cc
 8006f1e:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8006f20:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8006f22:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8006f24:	80a1      	strh	r1, [r4, #4]
        pHandle->index++;
 8006f26:	bf34      	ite	cc
 8006f28:	7665      	strbcc	r5, [r4, #25]
        pHandle->index = 0U;
 8006f2a:	7663      	strbcs	r3, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	f7ff ffad 	bl	8006e8c <RVBS_CheckFaultState>
 8006f32:	8120      	strh	r0, [r4, #8]
}
 8006f34:	bd38      	pop	{r3, r4, r5, pc}
 8006f36:	bf00      	nop

08006f38 <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 8006f38:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 8006f3a:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8006f3c:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8006f40:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8006f44:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 8006f46:	4770      	bx	lr

08006f48 <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 8006f48:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8006f4c:	2901      	cmp	r1, #1
{
 8006f4e:	b410      	push	{r4}
 8006f50:	4603      	mov	r3, r0
      pHandle->RampRemainingStep --;
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of TargetFinal */
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8006f52:	6944      	ldr	r4, [r0, #20]
    if (pHandle->RampRemainingStep > 1U)
 8006f54:	d909      	bls.n	8006f6a <REMNG_Calc+0x22>
      current_ref += pHandle->IncDecAmount;
 8006f56:	6900      	ldr	r0, [r0, #16]
      pHandle->RampRemainingStep --;
 8006f58:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 8006f5a:	4402      	add	r2, r0
      pHandle->RampRemainingStep --;
 8006f5c:	60d9      	str	r1, [r3, #12]
    {
      /* Do nothing */
    }

    pHandle->Ext = current_ref;
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8006f5e:	fb92 f0f4 	sdiv	r0, r2, r4
    pHandle->Ext = current_ref;
 8006f62:	609a      	str	r2, [r3, #8]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8006f64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f68:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 8006f6a:	d005      	beq.n	8006f78 <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8006f6c:	fb92 f0f4 	sdiv	r0, r2, r4
}
 8006f70:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->Ext = current_ref;
 8006f74:	609a      	str	r2, [r3, #8]
}
 8006f76:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8006f78:	6840      	ldr	r0, [r0, #4]
 8006f7a:	fb04 f200 	mul.w	r2, r4, r0
      pHandle->RampRemainingStep = 0U;
 8006f7e:	2100      	movs	r1, #0
}
 8006f80:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->RampRemainingStep = 0U;
 8006f84:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;
 8006f86:	609a      	str	r2, [r3, #8]
}
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop

08006f8c <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 8006f8c:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 8006f8e:	fab0 f080 	clz	r0, r0
 8006f92:	0940      	lsrs	r0, r0, #5
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop

08006f98 <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	bfb8      	it	lt
 8006f9c:	4240      	neglt	r0, r0
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
    if (TargetAbs >= limit)
 8006f9e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006fa2:	d213      	bcs.n	8006fcc <getScalingFactor+0x34>
 8006fa4:	2302      	movs	r3, #2
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8006fa6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006faa:	e001      	b.n	8006fb0 <getScalingFactor+0x18>
  for (i = 1U; i < 32U; i++)
 8006fac:	2b20      	cmp	r3, #32
 8006fae:	d00a      	beq.n	8006fc6 <getScalingFactor+0x2e>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8006fb0:	fa2c f203 	lsr.w	r2, ip, r3
    if (TargetAbs >= limit)
 8006fb4:	4290      	cmp	r0, r2
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	f103 0301 	add.w	r3, r3, #1
 8006fbc:	d3f6      	bcc.n	8006fac <getScalingFactor+0x14>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 8006fbe:	3901      	subs	r1, #1
 8006fc0:	2001      	movs	r0, #1
 8006fc2:	4088      	lsls	r0, r1
 8006fc4:	4770      	bx	lr
 8006fc6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006fca:	4770      	bx	lr
    if (TargetAbs >= limit)
 8006fcc:	2001      	movs	r0, #1
}
 8006fce:	4770      	bx	lr

08006fd0 <REMNG_ExecRamp>:
{
 8006fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd4:	4604      	mov	r4, r0
 8006fd6:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8006fd8:	6880      	ldr	r0, [r0, #8]
 8006fda:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 8006fdc:	4615      	mov	r5, r2
 8006fde:	b962      	cbnz	r2, 8006ffa <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8006fe0:	4608      	mov	r0, r1
 8006fe2:	f7ff ffd9 	bl	8006f98 <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8006fe6:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8006fea:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8006fec:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 8006fee:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8006ff2:	60a6      	str	r6, [r4, #8]
}
 8006ff4:	2001      	movs	r0, #1
 8006ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8006ffa:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8006ffe:	eba1 0708 	sub.w	r7, r1, r8
 8007002:	4638      	mov	r0, r7
 8007004:	f7ff ffc8 	bl	8006f98 <getScalingFactor>
 8007008:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 800700a:	4640      	mov	r0, r8
 800700c:	f7ff ffc4 	bl	8006f98 <getScalingFactor>
 8007010:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8007012:	4630      	mov	r0, r6
 8007014:	f7ff ffc0 	bl	8006f98 <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8007018:	45ca      	cmp	sl, r9
 800701a:	d318      	bcc.n	800704e <REMNG_ExecRamp+0x7e>
        if (wScalingFactor2 < wScalingFactor3)
 800701c:	4548      	cmp	r0, r9
 800701e:	bf28      	it	cs
 8007020:	4648      	movcs	r0, r9
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8007022:	fb08 f300 	mul.w	r3, r8, r0
 8007026:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8007028:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 800702a:	4a0b      	ldr	r2, [pc, #44]	@ (8007058 <REMNG_ExecRamp+0x88>)
      pHandle->ScalingFactor = wScalingFactorMin;
 800702c:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 800702e:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 8007032:	fba2 2303 	umull	r2, r3, r2, r3
 8007036:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8007038:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 800703a:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 800703e:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8007040:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 8007044:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 8007048:	2001      	movs	r0, #1
 800704a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (wScalingFactor < wScalingFactor3)
 800704e:	4550      	cmp	r0, sl
 8007050:	bf28      	it	cs
 8007052:	4650      	movcs	r0, sl
 8007054:	e7e5      	b.n	8007022 <REMNG_ExecRamp+0x52>
 8007056:	bf00      	nop
 8007058:	10624dd3 	.word	0x10624dd3

0800705c <RUC_Init>:
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle,
                     SpeednTorqCtrl_Handle_t *pSTC,
                     VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL,
                     PWMC_Handle_t *pPWM)
{
 800705c:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 800705e:	6681      	str	r1, [r0, #104]	@ 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits */
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8007060:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 8007062:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
    pHandle->OTFSCLowside = false;
 8007066:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 800706a:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 800706c:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
    pHandle->pPWM = pPWM;
 8007070:	6743      	str	r3, [r0, #116]	@ 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8007072:	b309      	cbz	r1, 80070b8 <RUC_Init+0x5c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8007074:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8007076:	b323      	cbz	r3, 80070c2 <RUC_Init+0x66>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8007078:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800707a:	b32b      	cbz	r3, 80070c8 <RUC_Init+0x6c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800707c:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800707e:	b333      	cbz	r3, 80070ce <RUC_Init+0x72>
 8007080:	689b      	ldr	r3, [r3, #8]
      bPhase++;
 8007082:	f04f 0c05 	mov.w	ip, #5
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8007086:	b1cb      	cbz	r3, 80070bc <RUC_Init+0x60>
 8007088:	2204      	movs	r2, #4
 800708a:	f04f 0c05 	mov.w	ip, #5
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800708e:	8803      	ldrh	r3, [r0, #0]
 8007090:	4910      	ldr	r1, [pc, #64]	@ (80070d4 <RUC_Init+0x78>)
 8007092:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8007096:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800709a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800709e:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80070a2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80070a6:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80070a8:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80070aa:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 80070ac:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80070b0:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 80070b4:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 80070b8:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80070bc:	f10c 32ff 	add.w	r2, ip, #4294967295
 80070c0:	e7e5      	b.n	800708e <RUC_Init+0x32>
      bPhase++;
 80070c2:	f04f 0c02 	mov.w	ip, #2
 80070c6:	e7f9      	b.n	80070bc <RUC_Init+0x60>
 80070c8:	f04f 0c03 	mov.w	ip, #3
 80070cc:	e7f6      	b.n	80070bc <RUC_Init+0x60>
 80070ce:	f04f 0c04 	mov.w	ip, #4
 80070d2:	e7f3      	b.n	80070bc <RUC_Init+0x60>
 80070d4:	10624dd3 	.word	0x10624dd3

080070d8 <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 80070d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 80070dc:	f8d0 806c 	ldr.w	r8, [r0, #108]	@ 0x6c
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 80070e0:	6e87      	ldr	r7, [r0, #104]	@ 0x68
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;
 80070e2:	80c1      	strh	r1, [r0, #6]
    pHandle->EnteredZone1 = false;

    /* Initializes the rev up stages counter */
    pHandle->bStageCnt = 0U;
 80070e4:	2500      	movs	r5, #0
{
 80070e6:	4604      	mov	r4, r0
    pHandle->bStageCnt = 0U;
 80070e8:	f880 5058 	strb.w	r5, [r0, #88]	@ 0x58
    pHandle->bOTFRelCounter = 0U;
 80070ec:	f880 5053 	strb.w	r5, [r0, #83]	@ 0x53
    pHandle->OTFSCLowside = false;
 80070f0:	f8a0 5054 	strh.w	r5, [r0, #84]	@ 0x54

    /* Calls the clear method of VSS */
    VSS_Clear(pVSS);
 80070f4:	4640      	mov	r0, r8

    /* Sets the STC in torque mode */
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);

    /* Sets the mechanical starting angle of VSS */
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 80070f6:	b28e      	uxth	r6, r1
    VSS_Clear(pVSS);
 80070f8:	f000 fc46 	bl	8007988 <VSS_Clear>
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 80070fc:	2104      	movs	r1, #4
 80070fe:	4638      	mov	r0, r7
 8007100:	f000 f8de 	bl	80072c0 <STC_SetControlMode>
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8007104:	8863      	ldrh	r3, [r4, #2]
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8007106:	f898 2001 	ldrb.w	r2, [r8, #1]
 800710a:	fb13 f306 	smulbb	r3, r3, r6
 800710e:	b21b      	sxth	r3, r3
    pHandle->hElAngleAccu = hMecAngle;
 8007110:	f8a8 3030 	strh.w	r3, [r8, #48]	@ 0x30
    pHandle->_Super.hElAngle = hMecAngle;
 8007114:	f8a8 3004 	strh.w	r3, [r8, #4]

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 8007118:	4629      	mov	r1, r5
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800711a:	fb93 f3f2 	sdiv	r3, r3, r2
 800711e:	4638      	mov	r0, r7
 8007120:	f8a8 3006 	strh.w	r3, [r8, #6]
 8007124:	462a      	mov	r2, r5
 8007126:	f000 f8cf 	bl	80072c8 <STC_ExecRamp>

    /* Gives the first command to STC and VSS */
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 800712a:	8a21      	ldrh	r1, [r4, #16]
 800712c:	89a2      	ldrh	r2, [r4, #12]
 800712e:	fb11 f106 	smulbb	r1, r1, r6
 8007132:	b209      	sxth	r1, r1
 8007134:	4638      	mov	r0, r7
 8007136:	f000 f8c7 	bl	80072c8 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 800713a:	89e1      	ldrh	r1, [r4, #14]
 800713c:	89a2      	ldrh	r2, [r4, #12]
 800713e:	fb11 f106 	smulbb	r1, r1, r6
 8007142:	b209      	sxth	r1, r1
 8007144:	4640      	mov	r0, r8
 8007146:	f000 fcd5 	bl	8007af4 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks */
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 800714a:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800714c:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 800714e:	4a07      	ldr	r2, [pc, #28]	@ (800716c <RUC_Clear+0x94>)

    /* Set the next phases parameter pointer */
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /* Timeout counter for PLL reset during OTF */
    pHandle->bResetPLLCnt = 0U;
 8007150:	f884 5057 	strb.w	r5, [r4, #87]	@ 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8007154:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 8007158:	fba2 2303 	umull	r2, r3, r2, r3
 800715c:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800715e:	6962      	ldr	r2, [r4, #20]
 8007160:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 8007162:	3301      	adds	r3, #1
 8007164:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8007166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800716a:	bf00      	nop
 800716c:	10624dd3 	.word	0x10624dd3

08007170 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8007170:	8883      	ldrh	r3, [r0, #4]
{
 8007172:	b510      	push	{r4, lr}
 8007174:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 8007176:	bb43      	cbnz	r3, 80071ca <RUC_Exec+0x5a>
      /* Nothing to do */
    }

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8007178:	68a0      	ldr	r0, [r4, #8]
 800717a:	b328      	cbz	r0, 80071c8 <RUC_Exec+0x58>
      {
        /* If it becomes zero the current phase has been completed */
        /* Gives the next command to STC and VSS */
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 800717c:	8881      	ldrh	r1, [r0, #4]
 800717e:	88e3      	ldrh	r3, [r4, #6]
 8007180:	8802      	ldrh	r2, [r0, #0]
 8007182:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8007184:	fb11 f103 	smulbb	r1, r1, r3
 8007188:	b209      	sxth	r1, r1
 800718a:	f000 f89d 	bl	80072c8 <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800718e:	68a3      	ldr	r3, [r4, #8]
 8007190:	88e0      	ldrh	r0, [r4, #6]
 8007192:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 8007194:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8007196:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 800719a:	b209      	sxth	r1, r1
 800719c:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800719e:	f000 fca9 	bl	8007af4 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks */
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 80071a2:	68a1      	ldr	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80071a4:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 80071a6:	880b      	ldrh	r3, [r1, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80071a8:	4a0b      	ldr	r2, [pc, #44]	@ (80071d8 <RUC_Exec+0x68>)
        pHandle->hPhaseRemainingTicks++;

        /* Set the next phases parameter pointer */
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 80071aa:	6889      	ldr	r1, [r1, #8]
 80071ac:	60a1      	str	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80071ae:	fb00 f303 	mul.w	r3, r0, r3
 80071b2:	fba2 2303 	umull	r2, r3, r2, r3

        /* Increases the rev up stages counter */
        pHandle->bStageCnt++;
 80071b6:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80071ba:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 80071bc:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 80071be:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 80071c0:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 80071c2:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 80071c6:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 80071c8:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 80071ca:	3b01      	subs	r3, #1
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0d1      	beq.n	8007178 <RUC_Exec+0x8>
  bool retVal = true;
 80071d4:	2001      	movs	r0, #1
}
 80071d6:	bd10      	pop	{r4, pc}
 80071d8:	10624dd3 	.word	0x10624dd3

080071dc <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 80071dc:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 80071e0:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 80071e4:	4282      	cmp	r2, r0
 80071e6:	bf34      	ite	cc
 80071e8:	2000      	movcc	r0, #0
 80071ea:	2001      	movcs	r0, #1
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop

080071f0 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 80071f0:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop

080071f8 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 80071f8:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 80071fc:	4603      	mov	r3, r0
 80071fe:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 8007200:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 8007204:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 8007208:	bfb8      	it	lt
 800720a:	4249      	neglt	r1, r1
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800720c:	f8b3 e016 	ldrh.w	lr, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8007210:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8007212:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8007214:	8a9c      	ldrh	r4, [r3, #20]
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8007216:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
      hAux = -(*pMecSpeedUnit);
 800721a:	bfb8      	it	lt
 800721c:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800721e:	458e      	cmp	lr, r1
 8007220:	d816      	bhi.n	8007250 <SPD_IsMecSpeedReliable+0x58>
    {
      hAux = -(pHandle->hMecAccelUnitP);
 8007222:	fa1f fe8c 	uxth.w	lr, ip
    if (pHandle->hMecAccelUnitP < 0)
 8007226:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(pHandle->hMecAccelUnitP);
 800722a:	bfb8      	it	lt
 800722c:	f1ce 0e00 	rsblt	lr, lr, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8007230:	f8b3 c018 	ldrh.w	ip, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 8007234:	bfb8      	it	lt
 8007236:	fa1f fe8e 	uxthlt.w	lr, lr
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800723a:	45f4      	cmp	ip, lr
 800723c:	d308      	bcc.n	8007250 <SPD_IsMecSpeedReliable+0x58>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 800723e:	428c      	cmp	r4, r1
 8007240:	d306      	bcc.n	8007250 <SPD_IsMecSpeedReliable+0x58>
        /* Nothing to do */
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8007242:	4290      	cmp	r0, r2
 8007244:	d809      	bhi.n	800725a <SPD_IsMecSpeedReliable+0x62>
      {
        /* Nothing to do */
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8007246:	1a10      	subs	r0, r2, r0
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8007248:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 800724a:	bf18      	it	ne
 800724c:	2001      	movne	r0, #1
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 800724e:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8007250:	4290      	cmp	r0, r2
 8007252:	d9f8      	bls.n	8007246 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 8007254:	3201      	adds	r2, #1
 8007256:	b2d2      	uxtb	r2, r2
 8007258:	e7f5      	b.n	8007246 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 800725a:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800725c:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 800725e:	2001      	movs	r0, #1
}
 8007260:	bd10      	pop	{r4, pc}
 8007262:	bf00      	nop

08007264 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 8007264:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8007268:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 800726c:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8007270:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 8007274:	b200      	sxth	r0, r0
 8007276:	4770      	bx	lr

08007278 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8007278:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
    pHandle->PISpeed = pPI;
 800727c:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800727e:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
    pHandle->SPD = SPD_Handle;
 8007282:	6142      	str	r2, [r0, #20]
{
 8007284:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 8007286:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 800728a:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 800728c:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800728e:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8007292:	0409      	lsls	r1, r1, #16
 8007294:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 8007298:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800729a:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 800729e:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 80072a0:	6183      	str	r3, [r0, #24]
}
 80072a2:	4770      	bx	lr

080072a4 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 80072a4:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80072a6:	4770      	bx	lr

080072a8 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 80072a8:	7803      	ldrb	r3, [r0, #0]
 80072aa:	2b03      	cmp	r3, #3
 80072ac:	d000      	beq.n	80072b0 <STC_Clear+0x8>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80072ae:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 80072b0:	6900      	ldr	r0, [r0, #16]
 80072b2:	2100      	movs	r1, #0
 80072b4:	f7fe beda 	b.w	800606c <PID_SetIntegralTerm>

080072b8 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 80072b8:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop

080072c0 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80072c0:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 80072c2:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80072c4:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80072c6:	4770      	bx	lr

080072c8 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 80072c8:	b410      	push	{r4}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80072ca:	7803      	ldrb	r3, [r0, #0]
 80072cc:	2b04      	cmp	r3, #4
 80072ce:	d019      	beq.n	8007304 <STC_ExecRamp+0x3c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 80072d0:	f8b0 c01e 	ldrh.w	ip, [r0, #30]
 80072d4:	458c      	cmp	ip, r1
 80072d6:	da03      	bge.n	80072e0 <STC_ExecRamp+0x18>
 80072d8:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 80072da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072de:	4770      	bx	lr
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 80072e0:	f9b0 4024 	ldrsh.w	r4, [r0, #36]	@ 0x24
 80072e4:	428c      	cmp	r4, r1
 80072e6:	dcf7      	bgt.n	80072d8 <STC_ExecRamp+0x10>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 80072e8:	8c04      	ldrh	r4, [r0, #32]
 80072ea:	428c      	cmp	r4, r1
 80072ec:	dd03      	ble.n	80072f6 <STC_ExecRamp+0x2e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 80072ee:	f9b0 4022 	ldrsh.w	r4, [r0, #34]	@ 0x22
 80072f2:	428c      	cmp	r4, r1
 80072f4:	dbf0      	blt.n	80072d8 <STC_ExecRamp+0x10>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 80072f6:	6844      	ldr	r4, [r0, #4]
      if (0U == hDurationms)
 80072f8:	b9b2      	cbnz	r2, 8007328 <STC_ExecRamp+0x60>
        if (MCM_SPEED_MODE == pHandle->Mode)
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	d10a      	bne.n	8007314 <STC_ExecRamp+0x4c>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 80072fe:	0409      	lsls	r1, r1, #16
 8007300:	6041      	str	r1, [r0, #4]
 8007302:	e009      	b.n	8007318 <STC_ExecRamp+0x50>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8007304:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8007306:	428b      	cmp	r3, r1
 8007308:	dbe6      	blt.n	80072d8 <STC_ExecRamp+0x10>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 800730a:	f9b0 3028 	ldrsh.w	r3, [r0, #40]	@ 0x28
 800730e:	428b      	cmp	r3, r1
 8007310:	dce2      	bgt.n	80072d8 <STC_ExecRamp+0x10>
      if (0U == hDurationms)
 8007312:	b9da      	cbnz	r2, 800734c <STC_ExecRamp+0x84>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8007314:	0409      	lsls	r1, r1, #16
 8007316:	6081      	str	r1, [r0, #8]
        pHandle->IncDecAmount = 0;
 8007318:	2300      	movs	r3, #0
 800731a:	461a      	mov	r2, r3
        pHandle->RampRemainingStep = 0U;
 800731c:	60c3      	str	r3, [r0, #12]
        pHandle->IncDecAmount = 0;
 800731e:	6182      	str	r2, [r0, #24]
}
 8007320:	f85d 4b04 	ldr.w	r4, [sp], #4
        pHandle->IncDecAmount = 0;
 8007324:	2001      	movs	r0, #1
}
 8007326:	4770      	bx	lr
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8007328:	ea4f 4c24 	mov.w	ip, r4, asr #16
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800732c:	8b83      	ldrh	r3, [r0, #28]
        wAux /= 1000U;
 800732e:	4c09      	ldr	r4, [pc, #36]	@ (8007354 <STC_ExecRamp+0x8c>)
        pHandle->TargetFinal = hTargetFinal;
 8007330:	8041      	strh	r1, [r0, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8007332:	fb02 f303 	mul.w	r3, r2, r3
        wAux /= 1000U;
 8007336:	fba4 4303 	umull	r4, r3, r4, r3
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800733a:	eba1 0c0c 	sub.w	ip, r1, ip
        wAux /= 1000U;
 800733e:	099b      	lsrs	r3, r3, #6
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8007340:	ea4f 420c 	mov.w	r2, ip, lsl #16
        pHandle->RampRemainingStep++;
 8007344:	3301      	adds	r3, #1
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8007346:	fb92 f2f3 	sdiv	r2, r2, r3
        pHandle->IncDecAmount = wAux1;
 800734a:	e7e7      	b.n	800731c <STC_ExecRamp+0x54>
  return ((int16_t)(pHandle->TorqueRef >> 16));
 800734c:	f9b0 c00a 	ldrsh.w	ip, [r0, #10]
 8007350:	e7ec      	b.n	800732c <STC_ExecRamp+0x64>
 8007352:	bf00      	nop
 8007354:	10624dd3 	.word	0x10624dd3

08007358 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8007358:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 800735a:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 800735c:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800735e:	2a04      	cmp	r2, #4
{
 8007360:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8007362:	d012      	beq.n	800738a <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 8007364:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8007366:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8007368:	d908      	bls.n	800737c <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 800736a:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800736c:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800736e:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8007370:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 8007372:	2a03      	cmp	r2, #3
 8007374:	d011      	beq.n	800739a <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8007376:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8007378:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 800737a:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 800737c:	d1f9      	bne.n	8007372 <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800737e:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8007382:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8007384:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8007386:	60c3      	str	r3, [r0, #12]
 8007388:	e7f3      	b.n	8007372 <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 800738a:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 800738c:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 800738e:	d911      	bls.n	80073b4 <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 8007390:	6982      	ldr	r2, [r0, #24]
      pHandle->RampRemainingStep--;
 8007392:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8007394:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 8007396:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8007398:	e7ed      	b.n	8007376 <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800739a:	6960      	ldr	r0, [r4, #20]
 800739c:	f7ff ff28 	bl	80071f0 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 80073a0:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 80073a4:	b209      	sxth	r1, r1
 80073a6:	6920      	ldr	r0, [r4, #16]
 80073a8:	f7fe fe94 	bl	80060d4 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 80073ac:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 80073ae:	0405      	lsls	r5, r0, #16
 80073b0:	60a5      	str	r5, [r4, #8]
}
 80073b2:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 80073b4:	d1df      	bne.n	8007376 <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80073b6:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 80073ba:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80073bc:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 80073be:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 80073c0:	e7d9      	b.n	8007376 <STC_CalcTorqueReference+0x1e>
 80073c2:	bf00      	nop

080073c4 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 80073c4:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop

080073cc <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 80073cc:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 80073d0:	2200      	movs	r2, #0
 80073d2:	b299      	uxth	r1, r3
 80073d4:	f361 020f 	bfi	r2, r1, #0, #16
 80073d8:	0c1b      	lsrs	r3, r3, #16
 80073da:	f363 421f 	bfi	r2, r3, #16, #16
{
 80073de:	b082      	sub	sp, #8
}
 80073e0:	4610      	mov	r0, r2
 80073e2:	b002      	add	sp, #8
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop

080073e8 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 80073e8:	b510      	push	{r4, lr}
 80073ea:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 80073ec:	6940      	ldr	r0, [r0, #20]
 80073ee:	f7ff feff 	bl	80071f0 <SPD_GetAvrgMecSpeedUnit>
 80073f2:	0400      	lsls	r0, r0, #16
 80073f4:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80073f6:	bd10      	pop	{r4, pc}

080073f8 <STO_PLL_CalcElAngle>:
  * @param  pInput: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 80073f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 80073fc:	4604      	mov	r4, r0
{
 80073fe:	b089      	sub	sp, #36	@ 0x24
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8007400:	2800      	cmp	r0, #0
 8007402:	f000 80cf 	beq.w	80075a4 <STO_PLL_CalcElAngle+0x1ac>
 8007406:	2900      	cmp	r1, #0
 8007408:	f000 80cf 	beq.w	80075aa <STO_PLL_CalcElAngle+0x1b2>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 800740c:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	@ 0x2e
 8007410:	6e87      	ldr	r7, [r0, #104]	@ 0x68
 8007412:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8007416:	429f      	cmp	r7, r3
 8007418:	f340 80d1 	ble.w	80075be <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 800741c:	6683      	str	r3, [r0, #104]	@ 0x68
 800741e:	461f      	mov	r7, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8007420:	f8b4 511e 	ldrh.w	r5, [r4, #286]	@ 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8007424:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8007426:	fa47 f205 	asr.w	r2, r7, r5
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800742a:	42b3      	cmp	r3, r6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800742c:	9201      	str	r2, [sp, #4]
 800742e:	fa0f fe82 	sxth.w	lr, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8007432:	f2c0 80c1 	blt.w	80075b8 <STO_PLL_CalcElAngle+0x1c0>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8007436:	425b      	negs	r3, r3
 8007438:	429e      	cmp	r6, r3
 800743a:	f340 80bd 	ble.w	80075b8 <STO_PLL_CalcElAngle+0x1c0>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800743e:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 8007442:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 8007446:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800744a:	fa46 f505 	asr.w	r5, r6, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800744e:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8007450:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8007454:	f340 80b9 	ble.w	80075ca <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 8007458:	6623      	str	r3, [r4, #96]	@ 0x60
 800745a:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800745c:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 8007460:	4543      	cmp	r3, r8
 8007462:	f2c0 80a6 	blt.w	80075b2 <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8007466:	425b      	negs	r3, r3
 8007468:	4598      	cmp	r8, r3
 800746a:	f340 80a2 	ble.w	80075b2 <STO_PLL_CalcElAngle+0x1ba>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800746e:	88c8      	ldrh	r0, [r1, #6]

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8007470:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8007474:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8007476:	f8ad 0014 	strh.w	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800747a:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800747e:	f8ad 3010 	strh.w	r3, [sp, #16]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8007482:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8007486:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 800748a:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800748e:	9904      	ldr	r1, [sp, #16]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /* Calls the PLL blockset */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 8007490:	f8a4 e070 	strh.w	lr, [r4, #112]	@ 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8007494:	fb0a f000 	mul.w	r0, sl, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8007498:	fb0a f303 	mul.w	r3, sl, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800749c:	1400      	asrs	r0, r0, #16
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800749e:	141b      	asrs	r3, r3, #16
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80074a0:	9003      	str	r0, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 80074a2:	9805      	ldr	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80074a4:	9302      	str	r3, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80074a6:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 80074aa:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 80074ae:	eba2 0a00 	sub.w	sl, r2, r0
    wAux = ((int32_t)pHandle->hC1) * hAux;
 80074b2:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 80074b6:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80074ba:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 80074bc:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
    wIalfa_est_Next += wAux;
 80074c0:	9802      	ldr	r0, [sp, #8]
    pHandle->hBemf_beta_est = hAux_Beta;
 80074c2:	f8a4 c072 	strh.w	ip, [r4, #114]	@ 0x72
    wAux = ((int32_t)pHandle->hC1) * hAux;
 80074c6:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 80074ca:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80074ce:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 80074d0:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
    wIalfa_est_Next += wAux;
 80074d4:	fb08 3301 	mla	r3, r8, r1, r3
    wIalfa_est_Next += wAux;
 80074d8:	fb09 3300 	mla	r3, r9, r0, r3
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 80074dc:	fa0f fa8a 	sxth.w	sl, sl
    wIbeta_est_Next += wAux;
 80074e0:	9803      	ldr	r0, [sp, #12]
    wIbeta_est_Next += wAux;
 80074e2:	fb08 280a 	mla	r8, r8, sl, r2
    wIbeta_est_Next += wAux;
 80074e6:	fb09 8800 	mla	r8, r9, r0, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 80074ea:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	@ 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80074ee:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
    wAux = wAux * pHandle->hC6;
 80074f0:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 80074f4:	fb01 7100 	mla	r1, r1, r0, r7
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 80074f8:	fb00 600a 	mla	r0, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 80074fc:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	@ 0x24
    wIalfa_est_Next -= wAux;
 8007500:	fb06 371e 	mls	r7, r6, lr, r3
    wIbeta_est_Next -= wAux;
 8007504:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8007508:	fa4e fe02 	asr.w	lr, lr, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800750c:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8007510:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 8007514:	fb0e f309 	mul.w	r3, lr, r9
    wBemf_beta_est_Next -= wAux;
 8007518:	fb03 0812 	mls	r8, r3, r2, r0

    if (0 == pHandle->hForcedDirection)
 800751c:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
    wAux = wAux * pHandle->hC6;
 8007520:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 8007524:	fb0c 1902 	mla	r9, ip, r2, r1
    if (0 == pHandle->hForcedDirection)
 8007528:	2b00      	cmp	r3, #0
 800752a:	d154      	bne.n	80075d6 <STO_PLL_CalcElAngle+0x1de>
    {
      /* We are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 800752c:	2a00      	cmp	r2, #0
 800752e:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8007532:	bfa8      	it	ge
 8007534:	f04f 0a01 	movge.w	sl, #1
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;
  Trig_Components Local_Components;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 8007538:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 800753c:	f7f9 fd44 	bl	8000fc8 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8007540:	9b01      	ldr	r3, [sp, #4]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 8007542:	fb15 f50a 	smulbb	r5, r5, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8007546:	fb13 f30a 	smulbb	r3, r3, sl
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 800754a:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin */
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 800754c:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 8007550:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 8007554:	f340 31cf 	sbfx	r1, r0, #15, #16
 8007558:	f345 35cf 	sbfx	r5, r5, #15, #16
 800755c:	1a69      	subs	r1, r5, r1
 800755e:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8007562:	f7fe fdb7 	bl	80060d4 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8007566:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800756a:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 800756e:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 8007570:	3301      	adds	r3, #1
 8007572:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8007574:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8007576:	bf12      	itee	ne
 8007578:	461a      	movne	r2, r3
 800757a:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 800757c:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800757e:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8007582:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 8007586:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 800758a:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 800758e:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 8007592:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 8007594:	6627      	str	r7, [r4, #96]	@ 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 8007596:	4418      	add	r0, r3
    pHandle->Ibeta_est = wIbeta_est_Next;
 8007598:	e9c4 6919 	strd	r6, r9, [r4, #100]	@ 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 800759c:	b200      	sxth	r0, r0
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 800759e:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 80075a2:	80a0      	strh	r0, [r4, #4]
}
 80075a4:	b009      	add	sp, #36	@ 0x24
 80075a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 80075aa:	4608      	mov	r0, r1
}
 80075ac:	b009      	add	sp, #36	@ 0x24
 80075ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 80075b2:	6663      	str	r3, [r4, #100]	@ 0x64
 80075b4:	4698      	mov	r8, r3
 80075b6:	e75a      	b.n	800746e <STO_PLL_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 80075b8:	66e3      	str	r3, [r4, #108]	@ 0x6c
 80075ba:	461e      	mov	r6, r3
 80075bc:	e73f      	b.n	800743e <STO_PLL_CalcElAngle+0x46>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 80075be:	425a      	negs	r2, r3
 80075c0:	4297      	cmp	r7, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 80075c2:	bfdc      	itt	le
 80075c4:	6682      	strle	r2, [r0, #104]	@ 0x68
 80075c6:	4617      	movle	r7, r2
 80075c8:	e72a      	b.n	8007420 <STO_PLL_CalcElAngle+0x28>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 80075ca:	425a      	negs	r2, r3
 80075cc:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 80075ce:	bfdc      	itt	le
 80075d0:	6622      	strle	r2, [r4, #96]	@ 0x60
 80075d2:	4691      	movle	r9, r2
 80075d4:	e742      	b.n	800745c <STO_PLL_CalcElAngle+0x64>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 80075d6:	fa1f fa83 	uxth.w	sl, r3
 80075da:	e7ad      	b.n	8007538 <STO_PLL_CalcElAngle+0x140>

080075dc <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 80075dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 80075de:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80075e2:	2d00      	cmp	r5, #0
 80075e4:	f000 8094 	beq.w	8007710 <STO_PLL_CalcAvrgMecSpeedUnit+0x134>
 80075e8:	f100 0272 	add.w	r2, r0, #114	@ 0x72
 80075ec:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 80075f0:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 80075f2:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 80075f6:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80075fa:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 80075fc:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80075fe:	d1fa      	bne.n	80075f6 <STO_PLL_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 8007600:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 8007604:	f04f 0c00 	mov.w	ip, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8007608:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 800760c:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8007610:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 8007612:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8007616:	d1f7      	bne.n	8007608 <STO_PLL_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 8007618:	fbbc f4f5 	udiv	r4, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 800761c:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8007620:	17de      	asrs	r6, r3, #31
 8007622:	f8b0 c110 	ldrh.w	ip, [r0, #272]	@ 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8007626:	8b45      	ldrh	r5, [r0, #26]
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 8007628:	f890 7104 	ldrb.w	r7, [r0, #260]	@ 0x104
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800762c:	fbac 2303 	umull	r2, r3, ip, r3
 8007630:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 8007634:	09d2      	lsrs	r2, r2, #7
 8007636:	ea42 6243 	orr.w	r2, r2, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800763a:	7883      	ldrb	r3, [r0, #2]
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800763c:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8007640:	42a2      	cmp	r2, r4
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8007642:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8007646:	bfd8      	it	le
 8007648:	2600      	movle	r6, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 800764a:	69c5      	ldr	r5, [r0, #28]
 800764c:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8007650:	bfc8      	it	gt
 8007652:	2601      	movgt	r6, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 8007654:	7845      	ldrb	r5, [r0, #1]
 8007656:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 800765a:	b21d      	sxth	r5, r3
 800765c:	800d      	strh	r5, [r1, #0]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800765e:	f880 60f5 	strb.w	r6, [r0, #245]	@ 0xf5
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 8007662:	8185      	strh	r5, [r0, #12]
    if (false == pHandle->IsAlgorithmConverged)
 8007664:	f890 60f8 	ldrb.w	r6, [r0, #248]	@ 0xf8
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 8007668:	b98f      	cbnz	r7, 800768e <STO_PLL_CalcAvrgMecSpeedUnit+0xb2>
    if (false == pHandle->IsAlgorithmConverged)
 800766a:	b336      	cbz	r6, 80076ba <STO_PLL_CalcAvrgMecSpeedUnit+0xde>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 800766c:	42a2      	cmp	r2, r4
 800766e:	dc21      	bgt.n	80076b4 <STO_PLL_CalcAvrgMecSpeedUnit+0xd8>
        pHandle->ReliabilityCounter++;
 8007670:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 8007674:	78c2      	ldrb	r2, [r0, #3]
        pHandle->ReliabilityCounter++;
 8007676:	3301      	adds	r3, #1
 8007678:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800767a:	4293      	cmp	r3, r2
        pHandle->ReliabilityCounter++;
 800767c:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 8007680:	d31b      	bcc.n	80076ba <STO_PLL_CalcAvrgMecSpeedUnit+0xde>
          pHandle->ReliabilityCounter = 0U;
 8007682:	2300      	movs	r3, #0
 8007684:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8007688:	7002      	strb	r2, [r0, #0]
}
 800768a:	4618      	mov	r0, r3
 800768c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800768e:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8007690:	f8b0 511a 	ldrh.w	r5, [r0, #282]	@ 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 8007694:	bfb8      	it	lt
 8007696:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8007698:	429d      	cmp	r5, r3
 800769a:	dc12      	bgt.n	80076c2 <STO_PLL_CalcAvrgMecSpeedUnit+0xe6>
    bool bIs_Bemf_Consistent = false;
 800769c:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 800769e:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 80076a0:	462f      	mov	r7, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 80076a2:	e9c0 733f 	strd	r7, r3, [r0, #252]	@ 0xfc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 80076a6:	f880 50f9 	strb.w	r5, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 80076aa:	b136      	cbz	r6, 80076ba <STO_PLL_CalcAvrgMecSpeedUnit+0xde>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 80076ac:	42a2      	cmp	r2, r4
 80076ae:	dddf      	ble.n	8007670 <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
 80076b0:	2d00      	cmp	r5, #0
 80076b2:	d0dd      	beq.n	8007670 <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
        pHandle->ReliabilityCounter = 0U;
 80076b4:	2300      	movs	r3, #0
 80076b6:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 80076ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 80076be:	f7ff bd9b 	b.w	80071f8 <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 80076c2:	f9b0 5070 	ldrsh.w	r5, [r0, #112]	@ 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 80076c6:	f9b0 7072 	ldrsh.w	r7, [r0, #114]	@ 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 80076ca:	fb05 fc05 	mul.w	ip, r5, r5
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 80076ce:	f890 5118 	ldrb.w	r5, [r0, #280]	@ 0x118
        wObsBemfSq += wObsBemf * wObsBemf;
 80076d2:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 80076d6:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 80076da:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 80076de:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 80076e2:	fb03 f505 	mul.w	r5, r3, r5
 80076e6:	2d00      	cmp	r5, #0
 80076e8:	bfb8      	it	lt
 80076ea:	353f      	addlt	r5, #63	@ 0x3f
 80076ec:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 80076ee:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	461d      	mov	r5, r3
 80076f6:	f890 c117 	ldrb.w	ip, [r0, #279]	@ 0x117
 80076fa:	bfb8      	it	lt
 80076fc:	f103 053f 	addlt.w	r5, r3, #63	@ 0x3f
 8007700:	11ad      	asrs	r5, r5, #6
 8007702:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 8007706:	42af      	cmp	r7, r5
 8007708:	bfd4      	ite	le
 800770a:	2500      	movle	r5, #0
 800770c:	2501      	movgt	r5, #1
 800770e:	e7c8      	b.n	80076a2 <STO_PLL_CalcAvrgMecSpeedUnit+0xc6>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8007710:	462c      	mov	r4, r5
 8007712:	462b      	mov	r3, r5
 8007714:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8007716:	46ae      	mov	lr, r5
 8007718:	e783      	b.n	8007622 <STO_PLL_CalcAvrgMecSpeedUnit+0x46>
 800771a:	bf00      	nop

0800771c <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 800771c:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 8007720:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8007724:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8007728:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 800772c:	b410      	push	{r4}
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800772e:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 8007732:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8007736:	ebac 0101 	sub.w	r1, ip, r1
 800773a:	b289      	uxth	r1, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800773c:	4423      	add	r3, r4
    if (0 == hBufferSizeDiff)
 800773e:	b959      	cbnz	r1, 8007758 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8007740:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
 8007744:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8007746:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
    pHandle->DppBufferSum = wSum;
 800774a:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 800774e:	4113      	asrs	r3, r2
}
 8007750:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 8007754:	81c3      	strh	r3, [r0, #14]
}
 8007756:	4770      	bx	lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8007758:	440a      	add	r2, r1
 800775a:	b291      	uxth	r1, r2
 800775c:	b212      	sxth	r2, r2
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800775e:	4594      	cmp	ip, r2
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 8007760:	bfdc      	itt	le
 8007762:	eba1 010c 	suble.w	r1, r1, ip
 8007766:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8007768:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800776c:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
 8007770:	1a9b      	subs	r3, r3, r2
 8007772:	e7e8      	b.n	8007746 <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

08007774 <STO_PLL_Clear>:
{
 8007774:	b510      	push	{r4, lr}
  *
  */
static inline void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 8007776:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 800777a:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 800777c:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 8007780:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 8007784:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 8007788:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 800778a:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 800778c:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 800778e:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
    pHandle->IsAlgorithmConverged = false;
 8007792:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 8007796:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
    pHandle->ForceConvergency = false;
 800779a:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /* Init speed buffer */
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 800779e:	b11a      	cbz	r2, 80077a8 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 80077a0:	0052      	lsls	r2, r2, #1
 80077a2:	3074      	adds	r0, #116	@ 0x74
 80077a4:	f000 f9f4 	bl	8007b90 <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 80077a8:	2100      	movs	r1, #0
 80077aa:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 80077ae:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 80077b2:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 80077b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 80077ba:	f7fe bc57 	b.w	800606c <PID_SetIntegralTerm>
 80077be:	bf00      	nop

080077c0 <STO_PLL_Init>:
{
 80077c0:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 80077c2:	f890 1116 	ldrb.w	r1, [r0, #278]	@ 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 80077c6:	4b19      	ldr	r3, [pc, #100]	@ (800782c <STO_PLL_Init+0x6c>)
 80077c8:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 80077cc:	f880 10f6 	strb.w	r1, [r0, #246]	@ 0xf6
    pHandle->EnableDualCheck = true;
 80077d0:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 80077d2:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 80077d4:	fb93 f3fe 	sdiv	r3, r3, lr
 80077d8:	b21b      	sxth	r3, r3
{
 80077da:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 80077dc:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
    pHandle->F3POW2 = 0U;
 80077e0:	8641      	strh	r1, [r0, #50]	@ 0x32
    while (htempk != 0)
 80077e2:	b30b      	cbz	r3, 8007828 <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 80077e4:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 80077e6:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 80077ea:	f102 0c01 	add.w	ip, r2, #1
 80077ee:	105b      	asrs	r3, r3, #1
 80077f0:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 80077f2:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 80077f6:	fa1f f28c 	uxth.w	r2, ip
 80077fa:	d1f4      	bne.n	80077e6 <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 80077fc:	b20a      	sxth	r2, r1
 80077fe:	8660      	strh	r0, [r4, #50]	@ 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 8007800:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8007804:	480a      	ldr	r0, [pc, #40]	@ (8007830 <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 8007806:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8007808:	17cb      	asrs	r3, r1, #31
 800780a:	fb80 0101 	smull	r0, r1, r0, r1
 800780e:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 8007812:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_PLL_Clear(pHandle);
 8007814:	4620      	mov	r0, r4
 8007816:	f7ff ffad 	bl	8007774 <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 800781a:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800781e:	f7fe fc11 	bl	8006044 <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 8007822:	2300      	movs	r3, #0
 8007824:	8263      	strh	r3, [r4, #18]
}
 8007826:	bd10      	pop	{r4, pc}
 8007828:	4671      	mov	r1, lr
 800782a:	e7eb      	b.n	8007804 <STO_PLL_Init+0x44>
 800782c:	000fea5e 	.word	0x000fea5e
 8007830:	06488dc5 	.word	0x06488dc5

08007834 <STO_PLL_IsObserverConverged>:
    int32_t wtemp;
    int16_t hEstimatedSpeedUnit;
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;

    if (true == pHandle->ForceConvergency2)
 8007834:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 8007838:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 800783a:	b112      	cbz	r2, 8007842 <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800783c:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 8007840:	800a      	strh	r2, [r1, #0]
    else
    {
      /* Nothing to do */
    }

    if (true == pHandle->ForceConvergency)
 8007842:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 8007846:	b128      	cbz	r0, 8007854 <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 8007848:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800784a:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800784c:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8007850:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 8007852:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8007854:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8007858:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 800785c:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800785e:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 8007862:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8007866:	4614      	mov	r4, r2
      if (wtemp > 0)
 8007868:	dd38      	ble.n	80078dc <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 800786a:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 800786e:	bfbc      	itt	lt
 8007870:	f1cc 0c00 	rsblt	ip, ip, #0
 8007874:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 8007878:	2a00      	cmp	r2, #0
 800787a:	db34      	blt.n	80078e6 <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 800787c:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8007880:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8007884:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 8007888:	b349      	cbz	r1, 80078de <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 800788a:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 800788e:	fa1f f18c 	uxth.w	r1, ip
 8007892:	428d      	cmp	r5, r1
 8007894:	d223      	bcs.n	80078de <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8007896:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 800789a:	2a00      	cmp	r2, #0
 800789c:	bfb8      	it	lt
 800789e:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 80078a0:	f342 120f 	sbfx	r2, r2, #4, #16
 80078a4:	4594      	cmp	ip, r2
 80078a6:	db1a      	blt.n	80078de <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 80078a8:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 80078ac:	f1be 0f00 	cmp.w	lr, #0
 80078b0:	bfb8      	it	lt
 80078b2:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 80078b6:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 80078ba:	45f4      	cmp	ip, lr
 80078bc:	dc0f      	bgt.n	80078de <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 80078be:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 80078c2:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
                pHandle->ConsistencyCounter++;
 80078c6:	3201      	adds	r2, #1
 80078c8:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 80078ca:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 80078cc:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 80078d0:	d804      	bhi.n	80078dc <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 80078d2:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80078d4:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 80078d6:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80078da:	701a      	strb	r2, [r3, #0]
}
 80078dc:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 80078e4:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 80078e6:	4252      	negs	r2, r2
 80078e8:	b212      	sxth	r2, r2
 80078ea:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 80078ec:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 80078f0:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
 80078f4:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 80078f6:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 80078fa:	2900      	cmp	r1, #0
 80078fc:	d0ef      	beq.n	80078de <STO_PLL_IsObserverConverged+0xaa>
 80078fe:	e7c4      	b.n	800788a <STO_PLL_IsObserverConverged+0x56>

08007900 <STO_PLL_GetEstimatedBemf>:
    vaux.alpha = pHandle->hBemf_alfa_est;
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
 8007900:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8007902:	2200      	movs	r2, #0
 8007904:	b299      	uxth	r1, r3
 8007906:	f361 020f 	bfi	r2, r1, #0, #16
 800790a:	0c1b      	lsrs	r3, r3, #16
 800790c:	f363 421f 	bfi	r2, r3, #16, #16
{
 8007910:	b082      	sub	sp, #8
}
 8007912:	4610      	mov	r0, r2
 8007914:	b002      	add	sp, #8
 8007916:	4770      	bx	lr

08007918 <STO_PLL_GetEstimatedCurrent>:
  * @brief  Exports from @p pHandle the stator current alpha-beta as estimated by state observer.
  * 
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta.
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent(STO_PLL_Handle_t *pHandle)
{
 8007918:	4603      	mov	r3, r0
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 800791a:	2000      	movs	r0, #0
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800791c:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8007920:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8007924:	410a      	asrs	r2, r1
  return (iaux);
 8007926:	410b      	asrs	r3, r1
 8007928:	b292      	uxth	r2, r2
 800792a:	f362 000f 	bfi	r0, r2, #0, #16
 800792e:	b29b      	uxth	r3, r3
{
 8007930:	b082      	sub	sp, #8
  return (iaux);
 8007932:	f363 401f 	bfi	r0, r3, #16, #16
}
 8007936:	b002      	add	sp, #8
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop

0800793c <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 800793c:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 8007940:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 8007942:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 8007946:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop

0800794c <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 800794c:	8441      	strh	r1, [r0, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 800794e:	84c2      	strh	r2, [r0, #38]	@ 0x26
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop

08007954 <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 8007954:	6800      	ldr	r0, [r0, #0]
 8007956:	2100      	movs	r1, #0
 8007958:	3034      	adds	r0, #52	@ 0x34
 800795a:	f7fe bb87 	b.w	800606c <PID_SetIntegralTerm>
 800795e:	bf00      	nop

08007960 <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    const STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 8007960:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 8007962:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 8007966:	4770      	bx	lr

08007968 <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 8007968:	6803      	ldr	r3, [r0, #0]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop

08007974 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 8007974:	6803      	ldr	r3, [r0, #0]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop

08007980 <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 8007980:	f880 1124 	strb.w	r1, [r0, #292]	@ 0x124
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop

08007988 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8007988:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800798a:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800798c:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800798e:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 8007992:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8007994:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 8007996:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 8007998:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 800799a:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800799c:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 800799e:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop

080079a4 <VSS_Init>:
{
 80079a4:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 80079a6:	f7ff ffef 	bl	8007988 <VSS_Clear>
}
 80079aa:	bd08      	pop	{r3, pc}

080079ac <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 80079ac:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 80079b0:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 80079b2:	b11a      	cbz	r2, 80079bc <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 80079b4:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 80079b8:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 80079ba:	4770      	bx	lr
{
 80079bc:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80079be:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 80079c2:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80079c4:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 80079c6:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80079ca:	785a      	ldrb	r2, [r3, #1]
 80079cc:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80079d0:	4460      	add	r0, ip
 80079d2:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80079d6:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80079d8:	b200      	sxth	r0, r0
 80079da:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80079dc:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 80079de:	b1fc      	cbz	r4, 8007a20 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 80079e0:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 80079e4:	b1f2      	cbz	r2, 8007a24 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 80079e6:	3a01      	subs	r2, #1
 80079e8:	b212      	sxth	r2, r2
 80079ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 80079ec:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 80079f0:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 80079f2:	db26      	blt.n	8007a42 <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 80079f4:	eba1 0e0e 	sub.w	lr, r1, lr
 80079f8:	fa0f fe8e 	sxth.w	lr, lr
 80079fc:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 80079fe:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 8007a02:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 8007a06:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8007a0a:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 8007a0e:	fb12 f205 	smulbb	r2, r2, r5
 8007a12:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 8007a14:	db0e      	blt.n	8007a34 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 8007a16:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8007a18:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 8007a1a:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8007a1e:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 8007a20:	8098      	strh	r0, [r3, #4]
}
 8007a22:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 8007a24:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 8007a28:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 8007a2a:	2401      	movs	r4, #1
 8007a2c:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 8007a30:	8098      	strh	r0, [r3, #4]
}
 8007a32:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 8007a34:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 8007a38:	2c00      	cmp	r4, #0
 8007a3a:	d0f1      	beq.n	8007a20 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 8007a3c:	440a      	add	r2, r1
 8007a3e:	b210      	sxth	r0, r2
 8007a40:	e7ee      	b.n	8007a20 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 8007a42:	ebae 0e01 	sub.w	lr, lr, r1
 8007a46:	fa0f fe8e 	sxth.w	lr, lr
 8007a4a:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 8007a4e:	e7d6      	b.n	80079fe <VSS_CalcElAngle+0x52>

08007a50 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 8007a50:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 8007a52:	2a01      	cmp	r2, #1
{
 8007a54:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 8007a56:	d922      	bls.n	8007a9e <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 8007a58:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8007a5a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8007a5c:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8007a5e:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8007a60:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8007a62:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8007a66:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8007a68:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8007a6a:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8007a6e:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8007a70:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8007a74:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8007a78:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8007a7c:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8007a7e:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 8007a82:	b212      	sxth	r2, r2
 8007a84:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 8007a86:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8007a88:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 8007a8a:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8007a8c:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 8007a90:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 8007a92:	b970      	cbnz	r0, 8007ab2 <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8007a94:	78da      	ldrb	r2, [r3, #3]
 8007a96:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8007a98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a9c:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 8007a9e:	d00d      	beq.n	8007abc <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8007aa0:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 8007aa4:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8007aa8:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 8007aaa:	bb00      	cbnz	r0, 8007aee <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8007aac:	78da      	ldrb	r2, [r3, #3]
 8007aae:	701a      	strb	r2, [r3, #0]
}
 8007ab0:	4770      	bx	lr
 8007ab2:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7ff bb9e 	b.w	80071f8 <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8007abc:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 8007ac0:	f8a1 c000 	strh.w	ip, [r1]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8007ac4:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8007ac6:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8007ac8:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8007acc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007ad0:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8007ad2:	fb00 f00c 	mul.w	r0, r0, ip
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8007ad6:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8007ada:	785a      	ldrb	r2, [r3, #1]
 8007adc:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 8007ae4:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8007ae8:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d0de      	beq.n	8007aac <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7ff bb82 	b.w	80071f8 <SPD_IsMecSpeedReliable>

08007af4 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 8007af4:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8007af8:	b9a3      	cbnz	r3, 8007b24 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8007afa:	8b43      	ldrh	r3, [r0, #26]
{
 8007afc:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8007afe:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8007b00:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8007b04:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8007b08:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8007b0c:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 8007b0e:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 8007b12:	b942      	cbnz	r2, 8007b26 <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8007b14:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 8007b18:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8007b1a:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 8007b1e:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8007b20:	8541      	strh	r1, [r0, #42]	@ 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8007b22:	bd10      	pop	{r4, pc}
 8007b24:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8007b26:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 8007b28:	fb02 f303 	mul.w	r3, r2, r3
 8007b2c:	4a0e      	ldr	r2, [pc, #56]	@ (8007b68 <VSS_SetMecAcceleration+0x74>)
 8007b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b32:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 8007b36:	3301      	adds	r3, #1
 8007b38:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8007b3a:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 8007b3e:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 8007b40:	b91b      	cbnz	r3, 8007b4a <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8007b42:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8007b44:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8007b46:	6242      	str	r2, [r0, #36]	@ 0x24
}
 8007b48:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8007b4a:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8007b4e:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 8007b52:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8007b56:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8007b58:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8007b5c:	fb0e f303 	mul.w	r3, lr, r3
 8007b60:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8007b62:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8007b64:	6242      	str	r2, [r0, #36]	@ 0x24
    }
 8007b66:	e7ef      	b.n	8007b48 <VSS_SetMecAcceleration+0x54>
 8007b68:	10624dd3 	.word	0x10624dd3

08007b6c <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8007b6c:	b151      	cbz	r1, 8007b84 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 8007b6e:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 8007b72:	2201      	movs	r2, #1
 8007b74:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 8007b78:	b923      	cbnz	r3, 8007b84 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 8007b7a:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 8007b7e:	7003      	strb	r3, [r0, #0]
        bAux = false;
 8007b80:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 8007b82:	4770      	bx	lr
  bool bAux = true;
 8007b84:	2001      	movs	r0, #1
 8007b86:	4770      	bx	lr

08007b88 <VSS_TransitionEnded>:
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 8007b88:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop

08007b90 <memset>:
 8007b90:	4402      	add	r2, r0
 8007b92:	4603      	mov	r3, r0
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d100      	bne.n	8007b9a <memset+0xa>
 8007b98:	4770      	bx	lr
 8007b9a:	f803 1b01 	strb.w	r1, [r3], #1
 8007b9e:	e7f9      	b.n	8007b94 <memset+0x4>

08007ba0 <__libc_init_array>:
 8007ba0:	b570      	push	{r4, r5, r6, lr}
 8007ba2:	4d0d      	ldr	r5, [pc, #52]	@ (8007bd8 <__libc_init_array+0x38>)
 8007ba4:	4c0d      	ldr	r4, [pc, #52]	@ (8007bdc <__libc_init_array+0x3c>)
 8007ba6:	1b64      	subs	r4, r4, r5
 8007ba8:	10a4      	asrs	r4, r4, #2
 8007baa:	2600      	movs	r6, #0
 8007bac:	42a6      	cmp	r6, r4
 8007bae:	d109      	bne.n	8007bc4 <__libc_init_array+0x24>
 8007bb0:	4d0b      	ldr	r5, [pc, #44]	@ (8007be0 <__libc_init_array+0x40>)
 8007bb2:	4c0c      	ldr	r4, [pc, #48]	@ (8007be4 <__libc_init_array+0x44>)
 8007bb4:	f000 f826 	bl	8007c04 <_init>
 8007bb8:	1b64      	subs	r4, r4, r5
 8007bba:	10a4      	asrs	r4, r4, #2
 8007bbc:	2600      	movs	r6, #0
 8007bbe:	42a6      	cmp	r6, r4
 8007bc0:	d105      	bne.n	8007bce <__libc_init_array+0x2e>
 8007bc2:	bd70      	pop	{r4, r5, r6, pc}
 8007bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bc8:	4798      	blx	r3
 8007bca:	3601      	adds	r6, #1
 8007bcc:	e7ee      	b.n	8007bac <__libc_init_array+0xc>
 8007bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bd2:	4798      	blx	r3
 8007bd4:	3601      	adds	r6, #1
 8007bd6:	e7f2      	b.n	8007bbe <__libc_init_array+0x1e>
 8007bd8:	0800806c 	.word	0x0800806c
 8007bdc:	0800806c 	.word	0x0800806c
 8007be0:	0800806c 	.word	0x0800806c
 8007be4:	08008070 	.word	0x08008070

08007be8 <memcpy>:
 8007be8:	440a      	add	r2, r1
 8007bea:	4291      	cmp	r1, r2
 8007bec:	f100 33ff 	add.w	r3, r0, #4294967295
 8007bf0:	d100      	bne.n	8007bf4 <memcpy+0xc>
 8007bf2:	4770      	bx	lr
 8007bf4:	b510      	push	{r4, lr}
 8007bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bfe:	4291      	cmp	r1, r2
 8007c00:	d1f9      	bne.n	8007bf6 <memcpy+0xe>
 8007c02:	bd10      	pop	{r4, pc}

08007c04 <_init>:
 8007c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c06:	bf00      	nop
 8007c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c0a:	bc08      	pop	{r3}
 8007c0c:	469e      	mov	lr, r3
 8007c0e:	4770      	bx	lr

08007c10 <_fini>:
 8007c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c12:	bf00      	nop
 8007c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c16:	bc08      	pop	{r3}
 8007c18:	469e      	mov	lr, r3
 8007c1a:	4770      	bx	lr
