Verilog code to demonstrate the use of Conditional Operators.
