// Seed: 659482548
module module_0 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    input wire id_12
);
  assign id_4 = 1 ^ 1;
  wire id_14 = id_0;
  logic [7:0] id_15;
  ;
  assign id_4  = ^(1'h0 & (id_3));
  assign id_15 = id_15[-1==1];
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri id_4,
    output logic id_5,
    output wor id_6,
    input supply0 id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    output supply1 id_12
);
  for (id_14 = -1; !1; id_5 = id_14) begin : LABEL_0
    assign id_6 = id_7;
  end
  module_0 modCall_1 (
      id_2,
      id_10,
      id_0,
      id_9,
      id_8,
      id_9,
      id_6,
      id_9,
      id_4,
      id_3,
      id_10,
      id_3,
      id_4
  );
  assign modCall_1.id_10 = 0;
endmodule
