
LETRERO_29LEDS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046dc  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08004794  08004794  00005794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048bc  080048bc  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  080048bc  080048bc  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080048bc  080048bc  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048bc  080048bc  000058bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048c0  080048c0  000058c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080048c4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000010  080048d4  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000009c  080048d4  0000609c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000072ed  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000179b  00000000  00000000  0000d325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a8  00000000  00000000  0000eac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b3  00000000  00000000  0000f268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014330  00000000  00000000  0000f81b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000091a0  00000000  00000000  00023b4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080b4f  00000000  00000000  0002cceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad83a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c6c  00000000  00000000  000ad880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000af4ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800477c 	.word	0x0800477c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	0800477c 	.word	0x0800477c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <__aeabi_f2uiz>:
 8000218:	219e      	movs	r1, #158	@ 0x9e
 800021a:	b510      	push	{r4, lr}
 800021c:	05c9      	lsls	r1, r1, #23
 800021e:	1c04      	adds	r4, r0, #0
 8000220:	f000 ffbe 	bl	80011a0 <__aeabi_fcmpge>
 8000224:	2800      	cmp	r0, #0
 8000226:	d103      	bne.n	8000230 <__aeabi_f2uiz+0x18>
 8000228:	1c20      	adds	r0, r4, #0
 800022a:	f000 fed3 	bl	8000fd4 <__aeabi_f2iz>
 800022e:	bd10      	pop	{r4, pc}
 8000230:	219e      	movs	r1, #158	@ 0x9e
 8000232:	1c20      	adds	r0, r4, #0
 8000234:	05c9      	lsls	r1, r1, #23
 8000236:	f000 fc69 	bl	8000b0c <__aeabi_fsub>
 800023a:	f000 fecb 	bl	8000fd4 <__aeabi_f2iz>
 800023e:	2380      	movs	r3, #128	@ 0x80
 8000240:	061b      	lsls	r3, r3, #24
 8000242:	469c      	mov	ip, r3
 8000244:	4460      	add	r0, ip
 8000246:	e7f2      	b.n	800022e <__aeabi_f2uiz+0x16>

08000248 <__aeabi_fadd>:
 8000248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800024a:	024b      	lsls	r3, r1, #9
 800024c:	0a5a      	lsrs	r2, r3, #9
 800024e:	4694      	mov	ip, r2
 8000250:	004a      	lsls	r2, r1, #1
 8000252:	0fc9      	lsrs	r1, r1, #31
 8000254:	46ce      	mov	lr, r9
 8000256:	4647      	mov	r7, r8
 8000258:	4689      	mov	r9, r1
 800025a:	0045      	lsls	r5, r0, #1
 800025c:	0246      	lsls	r6, r0, #9
 800025e:	0e2d      	lsrs	r5, r5, #24
 8000260:	0e12      	lsrs	r2, r2, #24
 8000262:	b580      	push	{r7, lr}
 8000264:	0999      	lsrs	r1, r3, #6
 8000266:	0a77      	lsrs	r7, r6, #9
 8000268:	0fc4      	lsrs	r4, r0, #31
 800026a:	09b6      	lsrs	r6, r6, #6
 800026c:	1aab      	subs	r3, r5, r2
 800026e:	454c      	cmp	r4, r9
 8000270:	d020      	beq.n	80002b4 <__aeabi_fadd+0x6c>
 8000272:	2b00      	cmp	r3, #0
 8000274:	dd0c      	ble.n	8000290 <__aeabi_fadd+0x48>
 8000276:	2a00      	cmp	r2, #0
 8000278:	d134      	bne.n	80002e4 <__aeabi_fadd+0x9c>
 800027a:	2900      	cmp	r1, #0
 800027c:	d02a      	beq.n	80002d4 <__aeabi_fadd+0x8c>
 800027e:	1e5a      	subs	r2, r3, #1
 8000280:	2b01      	cmp	r3, #1
 8000282:	d100      	bne.n	8000286 <__aeabi_fadd+0x3e>
 8000284:	e08f      	b.n	80003a6 <__aeabi_fadd+0x15e>
 8000286:	2bff      	cmp	r3, #255	@ 0xff
 8000288:	d100      	bne.n	800028c <__aeabi_fadd+0x44>
 800028a:	e0cd      	b.n	8000428 <__aeabi_fadd+0x1e0>
 800028c:	0013      	movs	r3, r2
 800028e:	e02f      	b.n	80002f0 <__aeabi_fadd+0xa8>
 8000290:	2b00      	cmp	r3, #0
 8000292:	d060      	beq.n	8000356 <__aeabi_fadd+0x10e>
 8000294:	1b53      	subs	r3, r2, r5
 8000296:	2d00      	cmp	r5, #0
 8000298:	d000      	beq.n	800029c <__aeabi_fadd+0x54>
 800029a:	e0ee      	b.n	800047a <__aeabi_fadd+0x232>
 800029c:	2e00      	cmp	r6, #0
 800029e:	d100      	bne.n	80002a2 <__aeabi_fadd+0x5a>
 80002a0:	e13e      	b.n	8000520 <__aeabi_fadd+0x2d8>
 80002a2:	1e5c      	subs	r4, r3, #1
 80002a4:	2b01      	cmp	r3, #1
 80002a6:	d100      	bne.n	80002aa <__aeabi_fadd+0x62>
 80002a8:	e16b      	b.n	8000582 <__aeabi_fadd+0x33a>
 80002aa:	2bff      	cmp	r3, #255	@ 0xff
 80002ac:	d100      	bne.n	80002b0 <__aeabi_fadd+0x68>
 80002ae:	e0b9      	b.n	8000424 <__aeabi_fadd+0x1dc>
 80002b0:	0023      	movs	r3, r4
 80002b2:	e0e7      	b.n	8000484 <__aeabi_fadd+0x23c>
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	dc00      	bgt.n	80002ba <__aeabi_fadd+0x72>
 80002b8:	e0a4      	b.n	8000404 <__aeabi_fadd+0x1bc>
 80002ba:	2a00      	cmp	r2, #0
 80002bc:	d069      	beq.n	8000392 <__aeabi_fadd+0x14a>
 80002be:	2dff      	cmp	r5, #255	@ 0xff
 80002c0:	d100      	bne.n	80002c4 <__aeabi_fadd+0x7c>
 80002c2:	e0b1      	b.n	8000428 <__aeabi_fadd+0x1e0>
 80002c4:	2280      	movs	r2, #128	@ 0x80
 80002c6:	04d2      	lsls	r2, r2, #19
 80002c8:	4311      	orrs	r1, r2
 80002ca:	2b1b      	cmp	r3, #27
 80002cc:	dc00      	bgt.n	80002d0 <__aeabi_fadd+0x88>
 80002ce:	e0e9      	b.n	80004a4 <__aeabi_fadd+0x25c>
 80002d0:	002b      	movs	r3, r5
 80002d2:	3605      	adds	r6, #5
 80002d4:	08f7      	lsrs	r7, r6, #3
 80002d6:	2bff      	cmp	r3, #255	@ 0xff
 80002d8:	d100      	bne.n	80002dc <__aeabi_fadd+0x94>
 80002da:	e0a5      	b.n	8000428 <__aeabi_fadd+0x1e0>
 80002dc:	027a      	lsls	r2, r7, #9
 80002de:	0a52      	lsrs	r2, r2, #9
 80002e0:	b2d8      	uxtb	r0, r3
 80002e2:	e030      	b.n	8000346 <__aeabi_fadd+0xfe>
 80002e4:	2dff      	cmp	r5, #255	@ 0xff
 80002e6:	d100      	bne.n	80002ea <__aeabi_fadd+0xa2>
 80002e8:	e09e      	b.n	8000428 <__aeabi_fadd+0x1e0>
 80002ea:	2280      	movs	r2, #128	@ 0x80
 80002ec:	04d2      	lsls	r2, r2, #19
 80002ee:	4311      	orrs	r1, r2
 80002f0:	2001      	movs	r0, #1
 80002f2:	2b1b      	cmp	r3, #27
 80002f4:	dc08      	bgt.n	8000308 <__aeabi_fadd+0xc0>
 80002f6:	0008      	movs	r0, r1
 80002f8:	2220      	movs	r2, #32
 80002fa:	40d8      	lsrs	r0, r3
 80002fc:	1ad3      	subs	r3, r2, r3
 80002fe:	4099      	lsls	r1, r3
 8000300:	000b      	movs	r3, r1
 8000302:	1e5a      	subs	r2, r3, #1
 8000304:	4193      	sbcs	r3, r2
 8000306:	4318      	orrs	r0, r3
 8000308:	1a36      	subs	r6, r6, r0
 800030a:	0173      	lsls	r3, r6, #5
 800030c:	d400      	bmi.n	8000310 <__aeabi_fadd+0xc8>
 800030e:	e071      	b.n	80003f4 <__aeabi_fadd+0x1ac>
 8000310:	01b6      	lsls	r6, r6, #6
 8000312:	09b7      	lsrs	r7, r6, #6
 8000314:	0038      	movs	r0, r7
 8000316:	f000 ff4d 	bl	80011b4 <__clzsi2>
 800031a:	003b      	movs	r3, r7
 800031c:	3805      	subs	r0, #5
 800031e:	4083      	lsls	r3, r0
 8000320:	4285      	cmp	r5, r0
 8000322:	dd4d      	ble.n	80003c0 <__aeabi_fadd+0x178>
 8000324:	4eb4      	ldr	r6, [pc, #720]	@ (80005f8 <__aeabi_fadd+0x3b0>)
 8000326:	1a2d      	subs	r5, r5, r0
 8000328:	401e      	ands	r6, r3
 800032a:	075a      	lsls	r2, r3, #29
 800032c:	d068      	beq.n	8000400 <__aeabi_fadd+0x1b8>
 800032e:	220f      	movs	r2, #15
 8000330:	4013      	ands	r3, r2
 8000332:	2b04      	cmp	r3, #4
 8000334:	d064      	beq.n	8000400 <__aeabi_fadd+0x1b8>
 8000336:	3604      	adds	r6, #4
 8000338:	0173      	lsls	r3, r6, #5
 800033a:	d561      	bpl.n	8000400 <__aeabi_fadd+0x1b8>
 800033c:	1c68      	adds	r0, r5, #1
 800033e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000340:	d154      	bne.n	80003ec <__aeabi_fadd+0x1a4>
 8000342:	20ff      	movs	r0, #255	@ 0xff
 8000344:	2200      	movs	r2, #0
 8000346:	05c0      	lsls	r0, r0, #23
 8000348:	4310      	orrs	r0, r2
 800034a:	07e4      	lsls	r4, r4, #31
 800034c:	4320      	orrs	r0, r4
 800034e:	bcc0      	pop	{r6, r7}
 8000350:	46b9      	mov	r9, r7
 8000352:	46b0      	mov	r8, r6
 8000354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000356:	22fe      	movs	r2, #254	@ 0xfe
 8000358:	4690      	mov	r8, r2
 800035a:	1c68      	adds	r0, r5, #1
 800035c:	0002      	movs	r2, r0
 800035e:	4640      	mov	r0, r8
 8000360:	4210      	tst	r0, r2
 8000362:	d16b      	bne.n	800043c <__aeabi_fadd+0x1f4>
 8000364:	2d00      	cmp	r5, #0
 8000366:	d000      	beq.n	800036a <__aeabi_fadd+0x122>
 8000368:	e0dd      	b.n	8000526 <__aeabi_fadd+0x2de>
 800036a:	2e00      	cmp	r6, #0
 800036c:	d100      	bne.n	8000370 <__aeabi_fadd+0x128>
 800036e:	e102      	b.n	8000576 <__aeabi_fadd+0x32e>
 8000370:	2900      	cmp	r1, #0
 8000372:	d0b3      	beq.n	80002dc <__aeabi_fadd+0x94>
 8000374:	2280      	movs	r2, #128	@ 0x80
 8000376:	1a77      	subs	r7, r6, r1
 8000378:	04d2      	lsls	r2, r2, #19
 800037a:	4217      	tst	r7, r2
 800037c:	d100      	bne.n	8000380 <__aeabi_fadd+0x138>
 800037e:	e136      	b.n	80005ee <__aeabi_fadd+0x3a6>
 8000380:	464c      	mov	r4, r9
 8000382:	1b8e      	subs	r6, r1, r6
 8000384:	d061      	beq.n	800044a <__aeabi_fadd+0x202>
 8000386:	2001      	movs	r0, #1
 8000388:	4216      	tst	r6, r2
 800038a:	d130      	bne.n	80003ee <__aeabi_fadd+0x1a6>
 800038c:	2300      	movs	r3, #0
 800038e:	08f7      	lsrs	r7, r6, #3
 8000390:	e7a4      	b.n	80002dc <__aeabi_fadd+0x94>
 8000392:	2900      	cmp	r1, #0
 8000394:	d09e      	beq.n	80002d4 <__aeabi_fadd+0x8c>
 8000396:	1e5a      	subs	r2, r3, #1
 8000398:	2b01      	cmp	r3, #1
 800039a:	d100      	bne.n	800039e <__aeabi_fadd+0x156>
 800039c:	e0ca      	b.n	8000534 <__aeabi_fadd+0x2ec>
 800039e:	2bff      	cmp	r3, #255	@ 0xff
 80003a0:	d042      	beq.n	8000428 <__aeabi_fadd+0x1e0>
 80003a2:	0013      	movs	r3, r2
 80003a4:	e791      	b.n	80002ca <__aeabi_fadd+0x82>
 80003a6:	1a71      	subs	r1, r6, r1
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	d400      	bmi.n	80003ae <__aeabi_fadd+0x166>
 80003ac:	e0d1      	b.n	8000552 <__aeabi_fadd+0x30a>
 80003ae:	018f      	lsls	r7, r1, #6
 80003b0:	09bf      	lsrs	r7, r7, #6
 80003b2:	0038      	movs	r0, r7
 80003b4:	f000 fefe 	bl	80011b4 <__clzsi2>
 80003b8:	003b      	movs	r3, r7
 80003ba:	3805      	subs	r0, #5
 80003bc:	4083      	lsls	r3, r0
 80003be:	2501      	movs	r5, #1
 80003c0:	2220      	movs	r2, #32
 80003c2:	1b40      	subs	r0, r0, r5
 80003c4:	3001      	adds	r0, #1
 80003c6:	1a12      	subs	r2, r2, r0
 80003c8:	001e      	movs	r6, r3
 80003ca:	4093      	lsls	r3, r2
 80003cc:	40c6      	lsrs	r6, r0
 80003ce:	1e5a      	subs	r2, r3, #1
 80003d0:	4193      	sbcs	r3, r2
 80003d2:	431e      	orrs	r6, r3
 80003d4:	d039      	beq.n	800044a <__aeabi_fadd+0x202>
 80003d6:	0773      	lsls	r3, r6, #29
 80003d8:	d100      	bne.n	80003dc <__aeabi_fadd+0x194>
 80003da:	e11b      	b.n	8000614 <__aeabi_fadd+0x3cc>
 80003dc:	230f      	movs	r3, #15
 80003de:	2500      	movs	r5, #0
 80003e0:	4033      	ands	r3, r6
 80003e2:	2b04      	cmp	r3, #4
 80003e4:	d1a7      	bne.n	8000336 <__aeabi_fadd+0xee>
 80003e6:	2001      	movs	r0, #1
 80003e8:	0172      	lsls	r2, r6, #5
 80003ea:	d57c      	bpl.n	80004e6 <__aeabi_fadd+0x29e>
 80003ec:	b2c0      	uxtb	r0, r0
 80003ee:	01b2      	lsls	r2, r6, #6
 80003f0:	0a52      	lsrs	r2, r2, #9
 80003f2:	e7a8      	b.n	8000346 <__aeabi_fadd+0xfe>
 80003f4:	0773      	lsls	r3, r6, #29
 80003f6:	d003      	beq.n	8000400 <__aeabi_fadd+0x1b8>
 80003f8:	230f      	movs	r3, #15
 80003fa:	4033      	ands	r3, r6
 80003fc:	2b04      	cmp	r3, #4
 80003fe:	d19a      	bne.n	8000336 <__aeabi_fadd+0xee>
 8000400:	002b      	movs	r3, r5
 8000402:	e767      	b.n	80002d4 <__aeabi_fadd+0x8c>
 8000404:	2b00      	cmp	r3, #0
 8000406:	d023      	beq.n	8000450 <__aeabi_fadd+0x208>
 8000408:	1b53      	subs	r3, r2, r5
 800040a:	2d00      	cmp	r5, #0
 800040c:	d17b      	bne.n	8000506 <__aeabi_fadd+0x2be>
 800040e:	2e00      	cmp	r6, #0
 8000410:	d100      	bne.n	8000414 <__aeabi_fadd+0x1cc>
 8000412:	e086      	b.n	8000522 <__aeabi_fadd+0x2da>
 8000414:	1e5d      	subs	r5, r3, #1
 8000416:	2b01      	cmp	r3, #1
 8000418:	d100      	bne.n	800041c <__aeabi_fadd+0x1d4>
 800041a:	e08b      	b.n	8000534 <__aeabi_fadd+0x2ec>
 800041c:	2bff      	cmp	r3, #255	@ 0xff
 800041e:	d002      	beq.n	8000426 <__aeabi_fadd+0x1de>
 8000420:	002b      	movs	r3, r5
 8000422:	e075      	b.n	8000510 <__aeabi_fadd+0x2c8>
 8000424:	464c      	mov	r4, r9
 8000426:	4667      	mov	r7, ip
 8000428:	2f00      	cmp	r7, #0
 800042a:	d100      	bne.n	800042e <__aeabi_fadd+0x1e6>
 800042c:	e789      	b.n	8000342 <__aeabi_fadd+0xfa>
 800042e:	2280      	movs	r2, #128	@ 0x80
 8000430:	03d2      	lsls	r2, r2, #15
 8000432:	433a      	orrs	r2, r7
 8000434:	0252      	lsls	r2, r2, #9
 8000436:	20ff      	movs	r0, #255	@ 0xff
 8000438:	0a52      	lsrs	r2, r2, #9
 800043a:	e784      	b.n	8000346 <__aeabi_fadd+0xfe>
 800043c:	1a77      	subs	r7, r6, r1
 800043e:	017b      	lsls	r3, r7, #5
 8000440:	d46b      	bmi.n	800051a <__aeabi_fadd+0x2d2>
 8000442:	2f00      	cmp	r7, #0
 8000444:	d000      	beq.n	8000448 <__aeabi_fadd+0x200>
 8000446:	e765      	b.n	8000314 <__aeabi_fadd+0xcc>
 8000448:	2400      	movs	r4, #0
 800044a:	2000      	movs	r0, #0
 800044c:	2200      	movs	r2, #0
 800044e:	e77a      	b.n	8000346 <__aeabi_fadd+0xfe>
 8000450:	22fe      	movs	r2, #254	@ 0xfe
 8000452:	1c6b      	adds	r3, r5, #1
 8000454:	421a      	tst	r2, r3
 8000456:	d149      	bne.n	80004ec <__aeabi_fadd+0x2a4>
 8000458:	2d00      	cmp	r5, #0
 800045a:	d000      	beq.n	800045e <__aeabi_fadd+0x216>
 800045c:	e09f      	b.n	800059e <__aeabi_fadd+0x356>
 800045e:	2e00      	cmp	r6, #0
 8000460:	d100      	bne.n	8000464 <__aeabi_fadd+0x21c>
 8000462:	e0ba      	b.n	80005da <__aeabi_fadd+0x392>
 8000464:	2900      	cmp	r1, #0
 8000466:	d100      	bne.n	800046a <__aeabi_fadd+0x222>
 8000468:	e0cf      	b.n	800060a <__aeabi_fadd+0x3c2>
 800046a:	1872      	adds	r2, r6, r1
 800046c:	0153      	lsls	r3, r2, #5
 800046e:	d400      	bmi.n	8000472 <__aeabi_fadd+0x22a>
 8000470:	e0cd      	b.n	800060e <__aeabi_fadd+0x3c6>
 8000472:	0192      	lsls	r2, r2, #6
 8000474:	2001      	movs	r0, #1
 8000476:	0a52      	lsrs	r2, r2, #9
 8000478:	e765      	b.n	8000346 <__aeabi_fadd+0xfe>
 800047a:	2aff      	cmp	r2, #255	@ 0xff
 800047c:	d0d2      	beq.n	8000424 <__aeabi_fadd+0x1dc>
 800047e:	2080      	movs	r0, #128	@ 0x80
 8000480:	04c0      	lsls	r0, r0, #19
 8000482:	4306      	orrs	r6, r0
 8000484:	2001      	movs	r0, #1
 8000486:	2b1b      	cmp	r3, #27
 8000488:	dc08      	bgt.n	800049c <__aeabi_fadd+0x254>
 800048a:	0030      	movs	r0, r6
 800048c:	2420      	movs	r4, #32
 800048e:	40d8      	lsrs	r0, r3
 8000490:	1ae3      	subs	r3, r4, r3
 8000492:	409e      	lsls	r6, r3
 8000494:	0033      	movs	r3, r6
 8000496:	1e5c      	subs	r4, r3, #1
 8000498:	41a3      	sbcs	r3, r4
 800049a:	4318      	orrs	r0, r3
 800049c:	464c      	mov	r4, r9
 800049e:	0015      	movs	r5, r2
 80004a0:	1a0e      	subs	r6, r1, r0
 80004a2:	e732      	b.n	800030a <__aeabi_fadd+0xc2>
 80004a4:	0008      	movs	r0, r1
 80004a6:	2220      	movs	r2, #32
 80004a8:	40d8      	lsrs	r0, r3
 80004aa:	1ad3      	subs	r3, r2, r3
 80004ac:	4099      	lsls	r1, r3
 80004ae:	000b      	movs	r3, r1
 80004b0:	1e5a      	subs	r2, r3, #1
 80004b2:	4193      	sbcs	r3, r2
 80004b4:	4303      	orrs	r3, r0
 80004b6:	18f6      	adds	r6, r6, r3
 80004b8:	0173      	lsls	r3, r6, #5
 80004ba:	d59b      	bpl.n	80003f4 <__aeabi_fadd+0x1ac>
 80004bc:	3501      	adds	r5, #1
 80004be:	2dff      	cmp	r5, #255	@ 0xff
 80004c0:	d100      	bne.n	80004c4 <__aeabi_fadd+0x27c>
 80004c2:	e73e      	b.n	8000342 <__aeabi_fadd+0xfa>
 80004c4:	2301      	movs	r3, #1
 80004c6:	494d      	ldr	r1, [pc, #308]	@ (80005fc <__aeabi_fadd+0x3b4>)
 80004c8:	0872      	lsrs	r2, r6, #1
 80004ca:	4033      	ands	r3, r6
 80004cc:	400a      	ands	r2, r1
 80004ce:	431a      	orrs	r2, r3
 80004d0:	0016      	movs	r6, r2
 80004d2:	0753      	lsls	r3, r2, #29
 80004d4:	d004      	beq.n	80004e0 <__aeabi_fadd+0x298>
 80004d6:	230f      	movs	r3, #15
 80004d8:	4013      	ands	r3, r2
 80004da:	2b04      	cmp	r3, #4
 80004dc:	d000      	beq.n	80004e0 <__aeabi_fadd+0x298>
 80004de:	e72a      	b.n	8000336 <__aeabi_fadd+0xee>
 80004e0:	0173      	lsls	r3, r6, #5
 80004e2:	d500      	bpl.n	80004e6 <__aeabi_fadd+0x29e>
 80004e4:	e72a      	b.n	800033c <__aeabi_fadd+0xf4>
 80004e6:	002b      	movs	r3, r5
 80004e8:	08f7      	lsrs	r7, r6, #3
 80004ea:	e6f7      	b.n	80002dc <__aeabi_fadd+0x94>
 80004ec:	2bff      	cmp	r3, #255	@ 0xff
 80004ee:	d100      	bne.n	80004f2 <__aeabi_fadd+0x2aa>
 80004f0:	e727      	b.n	8000342 <__aeabi_fadd+0xfa>
 80004f2:	1871      	adds	r1, r6, r1
 80004f4:	0849      	lsrs	r1, r1, #1
 80004f6:	074a      	lsls	r2, r1, #29
 80004f8:	d02f      	beq.n	800055a <__aeabi_fadd+0x312>
 80004fa:	220f      	movs	r2, #15
 80004fc:	400a      	ands	r2, r1
 80004fe:	2a04      	cmp	r2, #4
 8000500:	d02b      	beq.n	800055a <__aeabi_fadd+0x312>
 8000502:	1d0e      	adds	r6, r1, #4
 8000504:	e6e6      	b.n	80002d4 <__aeabi_fadd+0x8c>
 8000506:	2aff      	cmp	r2, #255	@ 0xff
 8000508:	d08d      	beq.n	8000426 <__aeabi_fadd+0x1de>
 800050a:	2080      	movs	r0, #128	@ 0x80
 800050c:	04c0      	lsls	r0, r0, #19
 800050e:	4306      	orrs	r6, r0
 8000510:	2b1b      	cmp	r3, #27
 8000512:	dd24      	ble.n	800055e <__aeabi_fadd+0x316>
 8000514:	0013      	movs	r3, r2
 8000516:	1d4e      	adds	r6, r1, #5
 8000518:	e6dc      	b.n	80002d4 <__aeabi_fadd+0x8c>
 800051a:	464c      	mov	r4, r9
 800051c:	1b8f      	subs	r7, r1, r6
 800051e:	e6f9      	b.n	8000314 <__aeabi_fadd+0xcc>
 8000520:	464c      	mov	r4, r9
 8000522:	000e      	movs	r6, r1
 8000524:	e6d6      	b.n	80002d4 <__aeabi_fadd+0x8c>
 8000526:	2e00      	cmp	r6, #0
 8000528:	d149      	bne.n	80005be <__aeabi_fadd+0x376>
 800052a:	2900      	cmp	r1, #0
 800052c:	d068      	beq.n	8000600 <__aeabi_fadd+0x3b8>
 800052e:	4667      	mov	r7, ip
 8000530:	464c      	mov	r4, r9
 8000532:	e77c      	b.n	800042e <__aeabi_fadd+0x1e6>
 8000534:	1870      	adds	r0, r6, r1
 8000536:	0143      	lsls	r3, r0, #5
 8000538:	d574      	bpl.n	8000624 <__aeabi_fadd+0x3dc>
 800053a:	4930      	ldr	r1, [pc, #192]	@ (80005fc <__aeabi_fadd+0x3b4>)
 800053c:	0840      	lsrs	r0, r0, #1
 800053e:	4001      	ands	r1, r0
 8000540:	0743      	lsls	r3, r0, #29
 8000542:	d009      	beq.n	8000558 <__aeabi_fadd+0x310>
 8000544:	230f      	movs	r3, #15
 8000546:	4003      	ands	r3, r0
 8000548:	2b04      	cmp	r3, #4
 800054a:	d005      	beq.n	8000558 <__aeabi_fadd+0x310>
 800054c:	2302      	movs	r3, #2
 800054e:	1d0e      	adds	r6, r1, #4
 8000550:	e6c0      	b.n	80002d4 <__aeabi_fadd+0x8c>
 8000552:	2301      	movs	r3, #1
 8000554:	08cf      	lsrs	r7, r1, #3
 8000556:	e6c1      	b.n	80002dc <__aeabi_fadd+0x94>
 8000558:	2302      	movs	r3, #2
 800055a:	08cf      	lsrs	r7, r1, #3
 800055c:	e6be      	b.n	80002dc <__aeabi_fadd+0x94>
 800055e:	2520      	movs	r5, #32
 8000560:	0030      	movs	r0, r6
 8000562:	40d8      	lsrs	r0, r3
 8000564:	1aeb      	subs	r3, r5, r3
 8000566:	409e      	lsls	r6, r3
 8000568:	0033      	movs	r3, r6
 800056a:	1e5d      	subs	r5, r3, #1
 800056c:	41ab      	sbcs	r3, r5
 800056e:	4303      	orrs	r3, r0
 8000570:	0015      	movs	r5, r2
 8000572:	185e      	adds	r6, r3, r1
 8000574:	e7a0      	b.n	80004b8 <__aeabi_fadd+0x270>
 8000576:	2900      	cmp	r1, #0
 8000578:	d100      	bne.n	800057c <__aeabi_fadd+0x334>
 800057a:	e765      	b.n	8000448 <__aeabi_fadd+0x200>
 800057c:	464c      	mov	r4, r9
 800057e:	4667      	mov	r7, ip
 8000580:	e6ac      	b.n	80002dc <__aeabi_fadd+0x94>
 8000582:	1b8f      	subs	r7, r1, r6
 8000584:	017b      	lsls	r3, r7, #5
 8000586:	d52e      	bpl.n	80005e6 <__aeabi_fadd+0x39e>
 8000588:	01bf      	lsls	r7, r7, #6
 800058a:	09bf      	lsrs	r7, r7, #6
 800058c:	0038      	movs	r0, r7
 800058e:	f000 fe11 	bl	80011b4 <__clzsi2>
 8000592:	003b      	movs	r3, r7
 8000594:	3805      	subs	r0, #5
 8000596:	4083      	lsls	r3, r0
 8000598:	464c      	mov	r4, r9
 800059a:	3501      	adds	r5, #1
 800059c:	e710      	b.n	80003c0 <__aeabi_fadd+0x178>
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d100      	bne.n	80005a4 <__aeabi_fadd+0x35c>
 80005a2:	e740      	b.n	8000426 <__aeabi_fadd+0x1de>
 80005a4:	2900      	cmp	r1, #0
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0x362>
 80005a8:	e741      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005aa:	2380      	movs	r3, #128	@ 0x80
 80005ac:	03db      	lsls	r3, r3, #15
 80005ae:	429f      	cmp	r7, r3
 80005b0:	d200      	bcs.n	80005b4 <__aeabi_fadd+0x36c>
 80005b2:	e73c      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005b4:	459c      	cmp	ip, r3
 80005b6:	d300      	bcc.n	80005ba <__aeabi_fadd+0x372>
 80005b8:	e739      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005ba:	4667      	mov	r7, ip
 80005bc:	e737      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005be:	2900      	cmp	r1, #0
 80005c0:	d100      	bne.n	80005c4 <__aeabi_fadd+0x37c>
 80005c2:	e734      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005c4:	2380      	movs	r3, #128	@ 0x80
 80005c6:	03db      	lsls	r3, r3, #15
 80005c8:	429f      	cmp	r7, r3
 80005ca:	d200      	bcs.n	80005ce <__aeabi_fadd+0x386>
 80005cc:	e72f      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005ce:	459c      	cmp	ip, r3
 80005d0:	d300      	bcc.n	80005d4 <__aeabi_fadd+0x38c>
 80005d2:	e72c      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005d4:	464c      	mov	r4, r9
 80005d6:	4667      	mov	r7, ip
 80005d8:	e729      	b.n	800042e <__aeabi_fadd+0x1e6>
 80005da:	2900      	cmp	r1, #0
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x398>
 80005de:	e734      	b.n	800044a <__aeabi_fadd+0x202>
 80005e0:	2300      	movs	r3, #0
 80005e2:	08cf      	lsrs	r7, r1, #3
 80005e4:	e67a      	b.n	80002dc <__aeabi_fadd+0x94>
 80005e6:	464c      	mov	r4, r9
 80005e8:	2301      	movs	r3, #1
 80005ea:	08ff      	lsrs	r7, r7, #3
 80005ec:	e676      	b.n	80002dc <__aeabi_fadd+0x94>
 80005ee:	2f00      	cmp	r7, #0
 80005f0:	d100      	bne.n	80005f4 <__aeabi_fadd+0x3ac>
 80005f2:	e729      	b.n	8000448 <__aeabi_fadd+0x200>
 80005f4:	08ff      	lsrs	r7, r7, #3
 80005f6:	e671      	b.n	80002dc <__aeabi_fadd+0x94>
 80005f8:	fbffffff 	.word	0xfbffffff
 80005fc:	7dffffff 	.word	0x7dffffff
 8000600:	2280      	movs	r2, #128	@ 0x80
 8000602:	2400      	movs	r4, #0
 8000604:	20ff      	movs	r0, #255	@ 0xff
 8000606:	03d2      	lsls	r2, r2, #15
 8000608:	e69d      	b.n	8000346 <__aeabi_fadd+0xfe>
 800060a:	2300      	movs	r3, #0
 800060c:	e666      	b.n	80002dc <__aeabi_fadd+0x94>
 800060e:	2300      	movs	r3, #0
 8000610:	08d7      	lsrs	r7, r2, #3
 8000612:	e663      	b.n	80002dc <__aeabi_fadd+0x94>
 8000614:	2001      	movs	r0, #1
 8000616:	0172      	lsls	r2, r6, #5
 8000618:	d500      	bpl.n	800061c <__aeabi_fadd+0x3d4>
 800061a:	e6e7      	b.n	80003ec <__aeabi_fadd+0x1a4>
 800061c:	0031      	movs	r1, r6
 800061e:	2300      	movs	r3, #0
 8000620:	08cf      	lsrs	r7, r1, #3
 8000622:	e65b      	b.n	80002dc <__aeabi_fadd+0x94>
 8000624:	2301      	movs	r3, #1
 8000626:	08c7      	lsrs	r7, r0, #3
 8000628:	e658      	b.n	80002dc <__aeabi_fadd+0x94>
 800062a:	46c0      	nop			@ (mov r8, r8)

0800062c <__aeabi_fdiv>:
 800062c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062e:	4646      	mov	r6, r8
 8000630:	464f      	mov	r7, r9
 8000632:	46d6      	mov	lr, sl
 8000634:	0245      	lsls	r5, r0, #9
 8000636:	b5c0      	push	{r6, r7, lr}
 8000638:	0fc3      	lsrs	r3, r0, #31
 800063a:	0047      	lsls	r7, r0, #1
 800063c:	4698      	mov	r8, r3
 800063e:	1c0e      	adds	r6, r1, #0
 8000640:	0a6d      	lsrs	r5, r5, #9
 8000642:	0e3f      	lsrs	r7, r7, #24
 8000644:	d05b      	beq.n	80006fe <__aeabi_fdiv+0xd2>
 8000646:	2fff      	cmp	r7, #255	@ 0xff
 8000648:	d021      	beq.n	800068e <__aeabi_fdiv+0x62>
 800064a:	2380      	movs	r3, #128	@ 0x80
 800064c:	00ed      	lsls	r5, r5, #3
 800064e:	04db      	lsls	r3, r3, #19
 8000650:	431d      	orrs	r5, r3
 8000652:	2300      	movs	r3, #0
 8000654:	4699      	mov	r9, r3
 8000656:	469a      	mov	sl, r3
 8000658:	3f7f      	subs	r7, #127	@ 0x7f
 800065a:	0274      	lsls	r4, r6, #9
 800065c:	0073      	lsls	r3, r6, #1
 800065e:	0a64      	lsrs	r4, r4, #9
 8000660:	0e1b      	lsrs	r3, r3, #24
 8000662:	0ff6      	lsrs	r6, r6, #31
 8000664:	2b00      	cmp	r3, #0
 8000666:	d020      	beq.n	80006aa <__aeabi_fdiv+0x7e>
 8000668:	2bff      	cmp	r3, #255	@ 0xff
 800066a:	d043      	beq.n	80006f4 <__aeabi_fdiv+0xc8>
 800066c:	2280      	movs	r2, #128	@ 0x80
 800066e:	2000      	movs	r0, #0
 8000670:	00e4      	lsls	r4, r4, #3
 8000672:	04d2      	lsls	r2, r2, #19
 8000674:	4314      	orrs	r4, r2
 8000676:	3b7f      	subs	r3, #127	@ 0x7f
 8000678:	4642      	mov	r2, r8
 800067a:	1aff      	subs	r7, r7, r3
 800067c:	464b      	mov	r3, r9
 800067e:	4072      	eors	r2, r6
 8000680:	2b0f      	cmp	r3, #15
 8000682:	d900      	bls.n	8000686 <__aeabi_fdiv+0x5a>
 8000684:	e09d      	b.n	80007c2 <__aeabi_fdiv+0x196>
 8000686:	4971      	ldr	r1, [pc, #452]	@ (800084c <__aeabi_fdiv+0x220>)
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	58cb      	ldr	r3, [r1, r3]
 800068c:	469f      	mov	pc, r3
 800068e:	2d00      	cmp	r5, #0
 8000690:	d15a      	bne.n	8000748 <__aeabi_fdiv+0x11c>
 8000692:	2308      	movs	r3, #8
 8000694:	4699      	mov	r9, r3
 8000696:	3b06      	subs	r3, #6
 8000698:	0274      	lsls	r4, r6, #9
 800069a:	469a      	mov	sl, r3
 800069c:	0073      	lsls	r3, r6, #1
 800069e:	27ff      	movs	r7, #255	@ 0xff
 80006a0:	0a64      	lsrs	r4, r4, #9
 80006a2:	0e1b      	lsrs	r3, r3, #24
 80006a4:	0ff6      	lsrs	r6, r6, #31
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d1de      	bne.n	8000668 <__aeabi_fdiv+0x3c>
 80006aa:	2c00      	cmp	r4, #0
 80006ac:	d13b      	bne.n	8000726 <__aeabi_fdiv+0xfa>
 80006ae:	2301      	movs	r3, #1
 80006b0:	4642      	mov	r2, r8
 80006b2:	4649      	mov	r1, r9
 80006b4:	4072      	eors	r2, r6
 80006b6:	4319      	orrs	r1, r3
 80006b8:	290e      	cmp	r1, #14
 80006ba:	d818      	bhi.n	80006ee <__aeabi_fdiv+0xc2>
 80006bc:	4864      	ldr	r0, [pc, #400]	@ (8000850 <__aeabi_fdiv+0x224>)
 80006be:	0089      	lsls	r1, r1, #2
 80006c0:	5841      	ldr	r1, [r0, r1]
 80006c2:	468f      	mov	pc, r1
 80006c4:	4653      	mov	r3, sl
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d100      	bne.n	80006cc <__aeabi_fdiv+0xa0>
 80006ca:	e0b8      	b.n	800083e <__aeabi_fdiv+0x212>
 80006cc:	2b03      	cmp	r3, #3
 80006ce:	d06e      	beq.n	80007ae <__aeabi_fdiv+0x182>
 80006d0:	4642      	mov	r2, r8
 80006d2:	002c      	movs	r4, r5
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	d140      	bne.n	800075a <__aeabi_fdiv+0x12e>
 80006d8:	2000      	movs	r0, #0
 80006da:	2400      	movs	r4, #0
 80006dc:	05c0      	lsls	r0, r0, #23
 80006de:	4320      	orrs	r0, r4
 80006e0:	07d2      	lsls	r2, r2, #31
 80006e2:	4310      	orrs	r0, r2
 80006e4:	bce0      	pop	{r5, r6, r7}
 80006e6:	46ba      	mov	sl, r7
 80006e8:	46b1      	mov	r9, r6
 80006ea:	46a8      	mov	r8, r5
 80006ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006ee:	20ff      	movs	r0, #255	@ 0xff
 80006f0:	2400      	movs	r4, #0
 80006f2:	e7f3      	b.n	80006dc <__aeabi_fdiv+0xb0>
 80006f4:	2c00      	cmp	r4, #0
 80006f6:	d120      	bne.n	800073a <__aeabi_fdiv+0x10e>
 80006f8:	2302      	movs	r3, #2
 80006fa:	3fff      	subs	r7, #255	@ 0xff
 80006fc:	e7d8      	b.n	80006b0 <__aeabi_fdiv+0x84>
 80006fe:	2d00      	cmp	r5, #0
 8000700:	d105      	bne.n	800070e <__aeabi_fdiv+0xe2>
 8000702:	2304      	movs	r3, #4
 8000704:	4699      	mov	r9, r3
 8000706:	3b03      	subs	r3, #3
 8000708:	2700      	movs	r7, #0
 800070a:	469a      	mov	sl, r3
 800070c:	e7a5      	b.n	800065a <__aeabi_fdiv+0x2e>
 800070e:	0028      	movs	r0, r5
 8000710:	f000 fd50 	bl	80011b4 <__clzsi2>
 8000714:	2776      	movs	r7, #118	@ 0x76
 8000716:	1f43      	subs	r3, r0, #5
 8000718:	409d      	lsls	r5, r3
 800071a:	2300      	movs	r3, #0
 800071c:	427f      	negs	r7, r7
 800071e:	4699      	mov	r9, r3
 8000720:	469a      	mov	sl, r3
 8000722:	1a3f      	subs	r7, r7, r0
 8000724:	e799      	b.n	800065a <__aeabi_fdiv+0x2e>
 8000726:	0020      	movs	r0, r4
 8000728:	f000 fd44 	bl	80011b4 <__clzsi2>
 800072c:	1f43      	subs	r3, r0, #5
 800072e:	409c      	lsls	r4, r3
 8000730:	2376      	movs	r3, #118	@ 0x76
 8000732:	425b      	negs	r3, r3
 8000734:	1a1b      	subs	r3, r3, r0
 8000736:	2000      	movs	r0, #0
 8000738:	e79e      	b.n	8000678 <__aeabi_fdiv+0x4c>
 800073a:	2303      	movs	r3, #3
 800073c:	464a      	mov	r2, r9
 800073e:	431a      	orrs	r2, r3
 8000740:	4691      	mov	r9, r2
 8000742:	2003      	movs	r0, #3
 8000744:	33fc      	adds	r3, #252	@ 0xfc
 8000746:	e797      	b.n	8000678 <__aeabi_fdiv+0x4c>
 8000748:	230c      	movs	r3, #12
 800074a:	4699      	mov	r9, r3
 800074c:	3b09      	subs	r3, #9
 800074e:	27ff      	movs	r7, #255	@ 0xff
 8000750:	469a      	mov	sl, r3
 8000752:	e782      	b.n	800065a <__aeabi_fdiv+0x2e>
 8000754:	2803      	cmp	r0, #3
 8000756:	d02c      	beq.n	80007b2 <__aeabi_fdiv+0x186>
 8000758:	0032      	movs	r2, r6
 800075a:	0038      	movs	r0, r7
 800075c:	307f      	adds	r0, #127	@ 0x7f
 800075e:	2800      	cmp	r0, #0
 8000760:	dd47      	ble.n	80007f2 <__aeabi_fdiv+0x1c6>
 8000762:	0763      	lsls	r3, r4, #29
 8000764:	d004      	beq.n	8000770 <__aeabi_fdiv+0x144>
 8000766:	230f      	movs	r3, #15
 8000768:	4023      	ands	r3, r4
 800076a:	2b04      	cmp	r3, #4
 800076c:	d000      	beq.n	8000770 <__aeabi_fdiv+0x144>
 800076e:	3404      	adds	r4, #4
 8000770:	0123      	lsls	r3, r4, #4
 8000772:	d503      	bpl.n	800077c <__aeabi_fdiv+0x150>
 8000774:	0038      	movs	r0, r7
 8000776:	4b37      	ldr	r3, [pc, #220]	@ (8000854 <__aeabi_fdiv+0x228>)
 8000778:	3080      	adds	r0, #128	@ 0x80
 800077a:	401c      	ands	r4, r3
 800077c:	28fe      	cmp	r0, #254	@ 0xfe
 800077e:	dcb6      	bgt.n	80006ee <__aeabi_fdiv+0xc2>
 8000780:	01a4      	lsls	r4, r4, #6
 8000782:	0a64      	lsrs	r4, r4, #9
 8000784:	b2c0      	uxtb	r0, r0
 8000786:	e7a9      	b.n	80006dc <__aeabi_fdiv+0xb0>
 8000788:	2480      	movs	r4, #128	@ 0x80
 800078a:	2200      	movs	r2, #0
 800078c:	20ff      	movs	r0, #255	@ 0xff
 800078e:	03e4      	lsls	r4, r4, #15
 8000790:	e7a4      	b.n	80006dc <__aeabi_fdiv+0xb0>
 8000792:	2380      	movs	r3, #128	@ 0x80
 8000794:	03db      	lsls	r3, r3, #15
 8000796:	421d      	tst	r5, r3
 8000798:	d001      	beq.n	800079e <__aeabi_fdiv+0x172>
 800079a:	421c      	tst	r4, r3
 800079c:	d00b      	beq.n	80007b6 <__aeabi_fdiv+0x18a>
 800079e:	2480      	movs	r4, #128	@ 0x80
 80007a0:	03e4      	lsls	r4, r4, #15
 80007a2:	432c      	orrs	r4, r5
 80007a4:	0264      	lsls	r4, r4, #9
 80007a6:	4642      	mov	r2, r8
 80007a8:	20ff      	movs	r0, #255	@ 0xff
 80007aa:	0a64      	lsrs	r4, r4, #9
 80007ac:	e796      	b.n	80006dc <__aeabi_fdiv+0xb0>
 80007ae:	4646      	mov	r6, r8
 80007b0:	002c      	movs	r4, r5
 80007b2:	2380      	movs	r3, #128	@ 0x80
 80007b4:	03db      	lsls	r3, r3, #15
 80007b6:	431c      	orrs	r4, r3
 80007b8:	0264      	lsls	r4, r4, #9
 80007ba:	0032      	movs	r2, r6
 80007bc:	20ff      	movs	r0, #255	@ 0xff
 80007be:	0a64      	lsrs	r4, r4, #9
 80007c0:	e78c      	b.n	80006dc <__aeabi_fdiv+0xb0>
 80007c2:	016d      	lsls	r5, r5, #5
 80007c4:	0160      	lsls	r0, r4, #5
 80007c6:	4285      	cmp	r5, r0
 80007c8:	d22d      	bcs.n	8000826 <__aeabi_fdiv+0x1fa>
 80007ca:	231b      	movs	r3, #27
 80007cc:	2400      	movs	r4, #0
 80007ce:	3f01      	subs	r7, #1
 80007d0:	2601      	movs	r6, #1
 80007d2:	0029      	movs	r1, r5
 80007d4:	0064      	lsls	r4, r4, #1
 80007d6:	006d      	lsls	r5, r5, #1
 80007d8:	2900      	cmp	r1, #0
 80007da:	db01      	blt.n	80007e0 <__aeabi_fdiv+0x1b4>
 80007dc:	4285      	cmp	r5, r0
 80007de:	d301      	bcc.n	80007e4 <__aeabi_fdiv+0x1b8>
 80007e0:	1a2d      	subs	r5, r5, r0
 80007e2:	4334      	orrs	r4, r6
 80007e4:	3b01      	subs	r3, #1
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d1f3      	bne.n	80007d2 <__aeabi_fdiv+0x1a6>
 80007ea:	1e6b      	subs	r3, r5, #1
 80007ec:	419d      	sbcs	r5, r3
 80007ee:	432c      	orrs	r4, r5
 80007f0:	e7b3      	b.n	800075a <__aeabi_fdiv+0x12e>
 80007f2:	2301      	movs	r3, #1
 80007f4:	1a1b      	subs	r3, r3, r0
 80007f6:	2b1b      	cmp	r3, #27
 80007f8:	dd00      	ble.n	80007fc <__aeabi_fdiv+0x1d0>
 80007fa:	e76d      	b.n	80006d8 <__aeabi_fdiv+0xac>
 80007fc:	0021      	movs	r1, r4
 80007fe:	379e      	adds	r7, #158	@ 0x9e
 8000800:	40d9      	lsrs	r1, r3
 8000802:	40bc      	lsls	r4, r7
 8000804:	000b      	movs	r3, r1
 8000806:	1e61      	subs	r1, r4, #1
 8000808:	418c      	sbcs	r4, r1
 800080a:	4323      	orrs	r3, r4
 800080c:	0759      	lsls	r1, r3, #29
 800080e:	d004      	beq.n	800081a <__aeabi_fdiv+0x1ee>
 8000810:	210f      	movs	r1, #15
 8000812:	4019      	ands	r1, r3
 8000814:	2904      	cmp	r1, #4
 8000816:	d000      	beq.n	800081a <__aeabi_fdiv+0x1ee>
 8000818:	3304      	adds	r3, #4
 800081a:	0159      	lsls	r1, r3, #5
 800081c:	d413      	bmi.n	8000846 <__aeabi_fdiv+0x21a>
 800081e:	019b      	lsls	r3, r3, #6
 8000820:	2000      	movs	r0, #0
 8000822:	0a5c      	lsrs	r4, r3, #9
 8000824:	e75a      	b.n	80006dc <__aeabi_fdiv+0xb0>
 8000826:	231a      	movs	r3, #26
 8000828:	2401      	movs	r4, #1
 800082a:	1a2d      	subs	r5, r5, r0
 800082c:	e7d0      	b.n	80007d0 <__aeabi_fdiv+0x1a4>
 800082e:	1e98      	subs	r0, r3, #2
 8000830:	4243      	negs	r3, r0
 8000832:	4158      	adcs	r0, r3
 8000834:	4240      	negs	r0, r0
 8000836:	0032      	movs	r2, r6
 8000838:	2400      	movs	r4, #0
 800083a:	b2c0      	uxtb	r0, r0
 800083c:	e74e      	b.n	80006dc <__aeabi_fdiv+0xb0>
 800083e:	4642      	mov	r2, r8
 8000840:	20ff      	movs	r0, #255	@ 0xff
 8000842:	2400      	movs	r4, #0
 8000844:	e74a      	b.n	80006dc <__aeabi_fdiv+0xb0>
 8000846:	2001      	movs	r0, #1
 8000848:	2400      	movs	r4, #0
 800084a:	e747      	b.n	80006dc <__aeabi_fdiv+0xb0>
 800084c:	08004794 	.word	0x08004794
 8000850:	080047d4 	.word	0x080047d4
 8000854:	f7ffffff 	.word	0xf7ffffff

08000858 <__aeabi_fmul>:
 8000858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085a:	464f      	mov	r7, r9
 800085c:	4646      	mov	r6, r8
 800085e:	46d6      	mov	lr, sl
 8000860:	0044      	lsls	r4, r0, #1
 8000862:	b5c0      	push	{r6, r7, lr}
 8000864:	0246      	lsls	r6, r0, #9
 8000866:	1c0f      	adds	r7, r1, #0
 8000868:	0a76      	lsrs	r6, r6, #9
 800086a:	0e24      	lsrs	r4, r4, #24
 800086c:	0fc5      	lsrs	r5, r0, #31
 800086e:	2c00      	cmp	r4, #0
 8000870:	d100      	bne.n	8000874 <__aeabi_fmul+0x1c>
 8000872:	e0da      	b.n	8000a2a <__aeabi_fmul+0x1d2>
 8000874:	2cff      	cmp	r4, #255	@ 0xff
 8000876:	d074      	beq.n	8000962 <__aeabi_fmul+0x10a>
 8000878:	2380      	movs	r3, #128	@ 0x80
 800087a:	00f6      	lsls	r6, r6, #3
 800087c:	04db      	lsls	r3, r3, #19
 800087e:	431e      	orrs	r6, r3
 8000880:	2300      	movs	r3, #0
 8000882:	4699      	mov	r9, r3
 8000884:	469a      	mov	sl, r3
 8000886:	3c7f      	subs	r4, #127	@ 0x7f
 8000888:	027b      	lsls	r3, r7, #9
 800088a:	0a5b      	lsrs	r3, r3, #9
 800088c:	4698      	mov	r8, r3
 800088e:	007b      	lsls	r3, r7, #1
 8000890:	0e1b      	lsrs	r3, r3, #24
 8000892:	0fff      	lsrs	r7, r7, #31
 8000894:	2b00      	cmp	r3, #0
 8000896:	d074      	beq.n	8000982 <__aeabi_fmul+0x12a>
 8000898:	2bff      	cmp	r3, #255	@ 0xff
 800089a:	d100      	bne.n	800089e <__aeabi_fmul+0x46>
 800089c:	e08e      	b.n	80009bc <__aeabi_fmul+0x164>
 800089e:	4642      	mov	r2, r8
 80008a0:	2180      	movs	r1, #128	@ 0x80
 80008a2:	00d2      	lsls	r2, r2, #3
 80008a4:	04c9      	lsls	r1, r1, #19
 80008a6:	4311      	orrs	r1, r2
 80008a8:	3b7f      	subs	r3, #127	@ 0x7f
 80008aa:	002a      	movs	r2, r5
 80008ac:	18e4      	adds	r4, r4, r3
 80008ae:	464b      	mov	r3, r9
 80008b0:	407a      	eors	r2, r7
 80008b2:	4688      	mov	r8, r1
 80008b4:	b2d2      	uxtb	r2, r2
 80008b6:	2b0a      	cmp	r3, #10
 80008b8:	dc75      	bgt.n	80009a6 <__aeabi_fmul+0x14e>
 80008ba:	464b      	mov	r3, r9
 80008bc:	2000      	movs	r0, #0
 80008be:	2b02      	cmp	r3, #2
 80008c0:	dd0f      	ble.n	80008e2 <__aeabi_fmul+0x8a>
 80008c2:	4649      	mov	r1, r9
 80008c4:	2301      	movs	r3, #1
 80008c6:	408b      	lsls	r3, r1
 80008c8:	21a6      	movs	r1, #166	@ 0xa6
 80008ca:	00c9      	lsls	r1, r1, #3
 80008cc:	420b      	tst	r3, r1
 80008ce:	d169      	bne.n	80009a4 <__aeabi_fmul+0x14c>
 80008d0:	2190      	movs	r1, #144	@ 0x90
 80008d2:	0089      	lsls	r1, r1, #2
 80008d4:	420b      	tst	r3, r1
 80008d6:	d000      	beq.n	80008da <__aeabi_fmul+0x82>
 80008d8:	e100      	b.n	8000adc <__aeabi_fmul+0x284>
 80008da:	2188      	movs	r1, #136	@ 0x88
 80008dc:	4219      	tst	r1, r3
 80008de:	d000      	beq.n	80008e2 <__aeabi_fmul+0x8a>
 80008e0:	e0f5      	b.n	8000ace <__aeabi_fmul+0x276>
 80008e2:	4641      	mov	r1, r8
 80008e4:	0409      	lsls	r1, r1, #16
 80008e6:	0c09      	lsrs	r1, r1, #16
 80008e8:	4643      	mov	r3, r8
 80008ea:	0008      	movs	r0, r1
 80008ec:	0c35      	lsrs	r5, r6, #16
 80008ee:	0436      	lsls	r6, r6, #16
 80008f0:	0c1b      	lsrs	r3, r3, #16
 80008f2:	0c36      	lsrs	r6, r6, #16
 80008f4:	4370      	muls	r0, r6
 80008f6:	4369      	muls	r1, r5
 80008f8:	435e      	muls	r6, r3
 80008fa:	435d      	muls	r5, r3
 80008fc:	1876      	adds	r6, r6, r1
 80008fe:	0c03      	lsrs	r3, r0, #16
 8000900:	199b      	adds	r3, r3, r6
 8000902:	4299      	cmp	r1, r3
 8000904:	d903      	bls.n	800090e <__aeabi_fmul+0xb6>
 8000906:	2180      	movs	r1, #128	@ 0x80
 8000908:	0249      	lsls	r1, r1, #9
 800090a:	468c      	mov	ip, r1
 800090c:	4465      	add	r5, ip
 800090e:	0400      	lsls	r0, r0, #16
 8000910:	0419      	lsls	r1, r3, #16
 8000912:	0c00      	lsrs	r0, r0, #16
 8000914:	1809      	adds	r1, r1, r0
 8000916:	018e      	lsls	r6, r1, #6
 8000918:	1e70      	subs	r0, r6, #1
 800091a:	4186      	sbcs	r6, r0
 800091c:	0c1b      	lsrs	r3, r3, #16
 800091e:	0e89      	lsrs	r1, r1, #26
 8000920:	195b      	adds	r3, r3, r5
 8000922:	430e      	orrs	r6, r1
 8000924:	019b      	lsls	r3, r3, #6
 8000926:	431e      	orrs	r6, r3
 8000928:	011b      	lsls	r3, r3, #4
 800092a:	d46c      	bmi.n	8000a06 <__aeabi_fmul+0x1ae>
 800092c:	0023      	movs	r3, r4
 800092e:	337f      	adds	r3, #127	@ 0x7f
 8000930:	2b00      	cmp	r3, #0
 8000932:	dc00      	bgt.n	8000936 <__aeabi_fmul+0xde>
 8000934:	e0b1      	b.n	8000a9a <__aeabi_fmul+0x242>
 8000936:	0015      	movs	r5, r2
 8000938:	0771      	lsls	r1, r6, #29
 800093a:	d00b      	beq.n	8000954 <__aeabi_fmul+0xfc>
 800093c:	200f      	movs	r0, #15
 800093e:	0021      	movs	r1, r4
 8000940:	4030      	ands	r0, r6
 8000942:	2804      	cmp	r0, #4
 8000944:	d006      	beq.n	8000954 <__aeabi_fmul+0xfc>
 8000946:	3604      	adds	r6, #4
 8000948:	0132      	lsls	r2, r6, #4
 800094a:	d503      	bpl.n	8000954 <__aeabi_fmul+0xfc>
 800094c:	4b6e      	ldr	r3, [pc, #440]	@ (8000b08 <__aeabi_fmul+0x2b0>)
 800094e:	401e      	ands	r6, r3
 8000950:	000b      	movs	r3, r1
 8000952:	3380      	adds	r3, #128	@ 0x80
 8000954:	2bfe      	cmp	r3, #254	@ 0xfe
 8000956:	dd00      	ble.n	800095a <__aeabi_fmul+0x102>
 8000958:	e0bd      	b.n	8000ad6 <__aeabi_fmul+0x27e>
 800095a:	01b2      	lsls	r2, r6, #6
 800095c:	0a52      	lsrs	r2, r2, #9
 800095e:	b2db      	uxtb	r3, r3
 8000960:	e048      	b.n	80009f4 <__aeabi_fmul+0x19c>
 8000962:	2e00      	cmp	r6, #0
 8000964:	d000      	beq.n	8000968 <__aeabi_fmul+0x110>
 8000966:	e092      	b.n	8000a8e <__aeabi_fmul+0x236>
 8000968:	2308      	movs	r3, #8
 800096a:	4699      	mov	r9, r3
 800096c:	3b06      	subs	r3, #6
 800096e:	469a      	mov	sl, r3
 8000970:	027b      	lsls	r3, r7, #9
 8000972:	0a5b      	lsrs	r3, r3, #9
 8000974:	4698      	mov	r8, r3
 8000976:	007b      	lsls	r3, r7, #1
 8000978:	24ff      	movs	r4, #255	@ 0xff
 800097a:	0e1b      	lsrs	r3, r3, #24
 800097c:	0fff      	lsrs	r7, r7, #31
 800097e:	2b00      	cmp	r3, #0
 8000980:	d18a      	bne.n	8000898 <__aeabi_fmul+0x40>
 8000982:	4642      	mov	r2, r8
 8000984:	2a00      	cmp	r2, #0
 8000986:	d164      	bne.n	8000a52 <__aeabi_fmul+0x1fa>
 8000988:	4649      	mov	r1, r9
 800098a:	3201      	adds	r2, #1
 800098c:	4311      	orrs	r1, r2
 800098e:	4689      	mov	r9, r1
 8000990:	290a      	cmp	r1, #10
 8000992:	dc08      	bgt.n	80009a6 <__aeabi_fmul+0x14e>
 8000994:	407d      	eors	r5, r7
 8000996:	2001      	movs	r0, #1
 8000998:	b2ea      	uxtb	r2, r5
 800099a:	2902      	cmp	r1, #2
 800099c:	dc91      	bgt.n	80008c2 <__aeabi_fmul+0x6a>
 800099e:	0015      	movs	r5, r2
 80009a0:	2200      	movs	r2, #0
 80009a2:	e027      	b.n	80009f4 <__aeabi_fmul+0x19c>
 80009a4:	0015      	movs	r5, r2
 80009a6:	4653      	mov	r3, sl
 80009a8:	2b02      	cmp	r3, #2
 80009aa:	d100      	bne.n	80009ae <__aeabi_fmul+0x156>
 80009ac:	e093      	b.n	8000ad6 <__aeabi_fmul+0x27e>
 80009ae:	2b03      	cmp	r3, #3
 80009b0:	d01a      	beq.n	80009e8 <__aeabi_fmul+0x190>
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d12c      	bne.n	8000a10 <__aeabi_fmul+0x1b8>
 80009b6:	2300      	movs	r3, #0
 80009b8:	2200      	movs	r2, #0
 80009ba:	e01b      	b.n	80009f4 <__aeabi_fmul+0x19c>
 80009bc:	4643      	mov	r3, r8
 80009be:	34ff      	adds	r4, #255	@ 0xff
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d055      	beq.n	8000a70 <__aeabi_fmul+0x218>
 80009c4:	2103      	movs	r1, #3
 80009c6:	464b      	mov	r3, r9
 80009c8:	430b      	orrs	r3, r1
 80009ca:	0019      	movs	r1, r3
 80009cc:	2b0a      	cmp	r3, #10
 80009ce:	dc00      	bgt.n	80009d2 <__aeabi_fmul+0x17a>
 80009d0:	e092      	b.n	8000af8 <__aeabi_fmul+0x2a0>
 80009d2:	2b0f      	cmp	r3, #15
 80009d4:	d000      	beq.n	80009d8 <__aeabi_fmul+0x180>
 80009d6:	e08c      	b.n	8000af2 <__aeabi_fmul+0x29a>
 80009d8:	2280      	movs	r2, #128	@ 0x80
 80009da:	03d2      	lsls	r2, r2, #15
 80009dc:	4216      	tst	r6, r2
 80009de:	d003      	beq.n	80009e8 <__aeabi_fmul+0x190>
 80009e0:	4643      	mov	r3, r8
 80009e2:	4213      	tst	r3, r2
 80009e4:	d100      	bne.n	80009e8 <__aeabi_fmul+0x190>
 80009e6:	e07d      	b.n	8000ae4 <__aeabi_fmul+0x28c>
 80009e8:	2280      	movs	r2, #128	@ 0x80
 80009ea:	03d2      	lsls	r2, r2, #15
 80009ec:	4332      	orrs	r2, r6
 80009ee:	0252      	lsls	r2, r2, #9
 80009f0:	0a52      	lsrs	r2, r2, #9
 80009f2:	23ff      	movs	r3, #255	@ 0xff
 80009f4:	05d8      	lsls	r0, r3, #23
 80009f6:	07ed      	lsls	r5, r5, #31
 80009f8:	4310      	orrs	r0, r2
 80009fa:	4328      	orrs	r0, r5
 80009fc:	bce0      	pop	{r5, r6, r7}
 80009fe:	46ba      	mov	sl, r7
 8000a00:	46b1      	mov	r9, r6
 8000a02:	46a8      	mov	r8, r5
 8000a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a06:	2301      	movs	r3, #1
 8000a08:	0015      	movs	r5, r2
 8000a0a:	0871      	lsrs	r1, r6, #1
 8000a0c:	401e      	ands	r6, r3
 8000a0e:	430e      	orrs	r6, r1
 8000a10:	0023      	movs	r3, r4
 8000a12:	3380      	adds	r3, #128	@ 0x80
 8000a14:	1c61      	adds	r1, r4, #1
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	dd41      	ble.n	8000a9e <__aeabi_fmul+0x246>
 8000a1a:	0772      	lsls	r2, r6, #29
 8000a1c:	d094      	beq.n	8000948 <__aeabi_fmul+0xf0>
 8000a1e:	220f      	movs	r2, #15
 8000a20:	4032      	ands	r2, r6
 8000a22:	2a04      	cmp	r2, #4
 8000a24:	d000      	beq.n	8000a28 <__aeabi_fmul+0x1d0>
 8000a26:	e78e      	b.n	8000946 <__aeabi_fmul+0xee>
 8000a28:	e78e      	b.n	8000948 <__aeabi_fmul+0xf0>
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d105      	bne.n	8000a3a <__aeabi_fmul+0x1e2>
 8000a2e:	2304      	movs	r3, #4
 8000a30:	4699      	mov	r9, r3
 8000a32:	3b03      	subs	r3, #3
 8000a34:	2400      	movs	r4, #0
 8000a36:	469a      	mov	sl, r3
 8000a38:	e726      	b.n	8000888 <__aeabi_fmul+0x30>
 8000a3a:	0030      	movs	r0, r6
 8000a3c:	f000 fbba 	bl	80011b4 <__clzsi2>
 8000a40:	2476      	movs	r4, #118	@ 0x76
 8000a42:	1f43      	subs	r3, r0, #5
 8000a44:	409e      	lsls	r6, r3
 8000a46:	2300      	movs	r3, #0
 8000a48:	4264      	negs	r4, r4
 8000a4a:	4699      	mov	r9, r3
 8000a4c:	469a      	mov	sl, r3
 8000a4e:	1a24      	subs	r4, r4, r0
 8000a50:	e71a      	b.n	8000888 <__aeabi_fmul+0x30>
 8000a52:	4640      	mov	r0, r8
 8000a54:	f000 fbae 	bl	80011b4 <__clzsi2>
 8000a58:	464b      	mov	r3, r9
 8000a5a:	1a24      	subs	r4, r4, r0
 8000a5c:	3c76      	subs	r4, #118	@ 0x76
 8000a5e:	2b0a      	cmp	r3, #10
 8000a60:	dca1      	bgt.n	80009a6 <__aeabi_fmul+0x14e>
 8000a62:	4643      	mov	r3, r8
 8000a64:	3805      	subs	r0, #5
 8000a66:	4083      	lsls	r3, r0
 8000a68:	407d      	eors	r5, r7
 8000a6a:	4698      	mov	r8, r3
 8000a6c:	b2ea      	uxtb	r2, r5
 8000a6e:	e724      	b.n	80008ba <__aeabi_fmul+0x62>
 8000a70:	464a      	mov	r2, r9
 8000a72:	3302      	adds	r3, #2
 8000a74:	4313      	orrs	r3, r2
 8000a76:	002a      	movs	r2, r5
 8000a78:	407a      	eors	r2, r7
 8000a7a:	b2d2      	uxtb	r2, r2
 8000a7c:	2b0a      	cmp	r3, #10
 8000a7e:	dc92      	bgt.n	80009a6 <__aeabi_fmul+0x14e>
 8000a80:	4649      	mov	r1, r9
 8000a82:	0015      	movs	r5, r2
 8000a84:	2900      	cmp	r1, #0
 8000a86:	d026      	beq.n	8000ad6 <__aeabi_fmul+0x27e>
 8000a88:	4699      	mov	r9, r3
 8000a8a:	2002      	movs	r0, #2
 8000a8c:	e719      	b.n	80008c2 <__aeabi_fmul+0x6a>
 8000a8e:	230c      	movs	r3, #12
 8000a90:	4699      	mov	r9, r3
 8000a92:	3b09      	subs	r3, #9
 8000a94:	24ff      	movs	r4, #255	@ 0xff
 8000a96:	469a      	mov	sl, r3
 8000a98:	e6f6      	b.n	8000888 <__aeabi_fmul+0x30>
 8000a9a:	0015      	movs	r5, r2
 8000a9c:	0021      	movs	r1, r4
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	2b1b      	cmp	r3, #27
 8000aa4:	dd00      	ble.n	8000aa8 <__aeabi_fmul+0x250>
 8000aa6:	e786      	b.n	80009b6 <__aeabi_fmul+0x15e>
 8000aa8:	319e      	adds	r1, #158	@ 0x9e
 8000aaa:	0032      	movs	r2, r6
 8000aac:	408e      	lsls	r6, r1
 8000aae:	40da      	lsrs	r2, r3
 8000ab0:	1e73      	subs	r3, r6, #1
 8000ab2:	419e      	sbcs	r6, r3
 8000ab4:	4332      	orrs	r2, r6
 8000ab6:	0753      	lsls	r3, r2, #29
 8000ab8:	d004      	beq.n	8000ac4 <__aeabi_fmul+0x26c>
 8000aba:	230f      	movs	r3, #15
 8000abc:	4013      	ands	r3, r2
 8000abe:	2b04      	cmp	r3, #4
 8000ac0:	d000      	beq.n	8000ac4 <__aeabi_fmul+0x26c>
 8000ac2:	3204      	adds	r2, #4
 8000ac4:	0153      	lsls	r3, r2, #5
 8000ac6:	d510      	bpl.n	8000aea <__aeabi_fmul+0x292>
 8000ac8:	2301      	movs	r3, #1
 8000aca:	2200      	movs	r2, #0
 8000acc:	e792      	b.n	80009f4 <__aeabi_fmul+0x19c>
 8000ace:	003d      	movs	r5, r7
 8000ad0:	4646      	mov	r6, r8
 8000ad2:	4682      	mov	sl, r0
 8000ad4:	e767      	b.n	80009a6 <__aeabi_fmul+0x14e>
 8000ad6:	23ff      	movs	r3, #255	@ 0xff
 8000ad8:	2200      	movs	r2, #0
 8000ada:	e78b      	b.n	80009f4 <__aeabi_fmul+0x19c>
 8000adc:	2280      	movs	r2, #128	@ 0x80
 8000ade:	2500      	movs	r5, #0
 8000ae0:	03d2      	lsls	r2, r2, #15
 8000ae2:	e786      	b.n	80009f2 <__aeabi_fmul+0x19a>
 8000ae4:	003d      	movs	r5, r7
 8000ae6:	431a      	orrs	r2, r3
 8000ae8:	e783      	b.n	80009f2 <__aeabi_fmul+0x19a>
 8000aea:	0192      	lsls	r2, r2, #6
 8000aec:	2300      	movs	r3, #0
 8000aee:	0a52      	lsrs	r2, r2, #9
 8000af0:	e780      	b.n	80009f4 <__aeabi_fmul+0x19c>
 8000af2:	003d      	movs	r5, r7
 8000af4:	4646      	mov	r6, r8
 8000af6:	e777      	b.n	80009e8 <__aeabi_fmul+0x190>
 8000af8:	002a      	movs	r2, r5
 8000afa:	2301      	movs	r3, #1
 8000afc:	407a      	eors	r2, r7
 8000afe:	408b      	lsls	r3, r1
 8000b00:	2003      	movs	r0, #3
 8000b02:	b2d2      	uxtb	r2, r2
 8000b04:	e6e9      	b.n	80008da <__aeabi_fmul+0x82>
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	f7ffffff 	.word	0xf7ffffff

08000b0c <__aeabi_fsub>:
 8000b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b0e:	4647      	mov	r7, r8
 8000b10:	46ce      	mov	lr, r9
 8000b12:	0243      	lsls	r3, r0, #9
 8000b14:	b580      	push	{r7, lr}
 8000b16:	0a5f      	lsrs	r7, r3, #9
 8000b18:	099b      	lsrs	r3, r3, #6
 8000b1a:	0045      	lsls	r5, r0, #1
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	469c      	mov	ip, r3
 8000b20:	024b      	lsls	r3, r1, #9
 8000b22:	0fc4      	lsrs	r4, r0, #31
 8000b24:	0fce      	lsrs	r6, r1, #31
 8000b26:	0e2d      	lsrs	r5, r5, #24
 8000b28:	0a58      	lsrs	r0, r3, #9
 8000b2a:	0e12      	lsrs	r2, r2, #24
 8000b2c:	0999      	lsrs	r1, r3, #6
 8000b2e:	2aff      	cmp	r2, #255	@ 0xff
 8000b30:	d06b      	beq.n	8000c0a <__aeabi_fsub+0xfe>
 8000b32:	2301      	movs	r3, #1
 8000b34:	405e      	eors	r6, r3
 8000b36:	1aab      	subs	r3, r5, r2
 8000b38:	42b4      	cmp	r4, r6
 8000b3a:	d04b      	beq.n	8000bd4 <__aeabi_fsub+0xc8>
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	dc00      	bgt.n	8000b42 <__aeabi_fsub+0x36>
 8000b40:	e0ff      	b.n	8000d42 <__aeabi_fsub+0x236>
 8000b42:	2a00      	cmp	r2, #0
 8000b44:	d100      	bne.n	8000b48 <__aeabi_fsub+0x3c>
 8000b46:	e088      	b.n	8000c5a <__aeabi_fsub+0x14e>
 8000b48:	2dff      	cmp	r5, #255	@ 0xff
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_fsub+0x42>
 8000b4c:	e0ef      	b.n	8000d2e <__aeabi_fsub+0x222>
 8000b4e:	2280      	movs	r2, #128	@ 0x80
 8000b50:	04d2      	lsls	r2, r2, #19
 8000b52:	4311      	orrs	r1, r2
 8000b54:	2001      	movs	r0, #1
 8000b56:	2b1b      	cmp	r3, #27
 8000b58:	dc08      	bgt.n	8000b6c <__aeabi_fsub+0x60>
 8000b5a:	0008      	movs	r0, r1
 8000b5c:	2220      	movs	r2, #32
 8000b5e:	40d8      	lsrs	r0, r3
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	4099      	lsls	r1, r3
 8000b64:	000b      	movs	r3, r1
 8000b66:	1e5a      	subs	r2, r3, #1
 8000b68:	4193      	sbcs	r3, r2
 8000b6a:	4318      	orrs	r0, r3
 8000b6c:	4663      	mov	r3, ip
 8000b6e:	1a1b      	subs	r3, r3, r0
 8000b70:	469c      	mov	ip, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	015b      	lsls	r3, r3, #5
 8000b76:	d400      	bmi.n	8000b7a <__aeabi_fsub+0x6e>
 8000b78:	e0cd      	b.n	8000d16 <__aeabi_fsub+0x20a>
 8000b7a:	4663      	mov	r3, ip
 8000b7c:	019f      	lsls	r7, r3, #6
 8000b7e:	09bf      	lsrs	r7, r7, #6
 8000b80:	0038      	movs	r0, r7
 8000b82:	f000 fb17 	bl	80011b4 <__clzsi2>
 8000b86:	003b      	movs	r3, r7
 8000b88:	3805      	subs	r0, #5
 8000b8a:	4083      	lsls	r3, r0
 8000b8c:	4285      	cmp	r5, r0
 8000b8e:	dc00      	bgt.n	8000b92 <__aeabi_fsub+0x86>
 8000b90:	e0a2      	b.n	8000cd8 <__aeabi_fsub+0x1cc>
 8000b92:	4ab7      	ldr	r2, [pc, #732]	@ (8000e70 <__aeabi_fsub+0x364>)
 8000b94:	1a2d      	subs	r5, r5, r0
 8000b96:	401a      	ands	r2, r3
 8000b98:	4694      	mov	ip, r2
 8000b9a:	075a      	lsls	r2, r3, #29
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_fsub+0x94>
 8000b9e:	e0c3      	b.n	8000d28 <__aeabi_fsub+0x21c>
 8000ba0:	220f      	movs	r2, #15
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	2b04      	cmp	r3, #4
 8000ba6:	d100      	bne.n	8000baa <__aeabi_fsub+0x9e>
 8000ba8:	e0be      	b.n	8000d28 <__aeabi_fsub+0x21c>
 8000baa:	2304      	movs	r3, #4
 8000bac:	4698      	mov	r8, r3
 8000bae:	44c4      	add	ip, r8
 8000bb0:	4663      	mov	r3, ip
 8000bb2:	015b      	lsls	r3, r3, #5
 8000bb4:	d400      	bmi.n	8000bb8 <__aeabi_fsub+0xac>
 8000bb6:	e0b7      	b.n	8000d28 <__aeabi_fsub+0x21c>
 8000bb8:	1c68      	adds	r0, r5, #1
 8000bba:	2dfe      	cmp	r5, #254	@ 0xfe
 8000bbc:	d000      	beq.n	8000bc0 <__aeabi_fsub+0xb4>
 8000bbe:	e0a5      	b.n	8000d0c <__aeabi_fsub+0x200>
 8000bc0:	20ff      	movs	r0, #255	@ 0xff
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	05c0      	lsls	r0, r0, #23
 8000bc6:	4310      	orrs	r0, r2
 8000bc8:	07e4      	lsls	r4, r4, #31
 8000bca:	4320      	orrs	r0, r4
 8000bcc:	bcc0      	pop	{r6, r7}
 8000bce:	46b9      	mov	r9, r7
 8000bd0:	46b0      	mov	r8, r6
 8000bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	dc00      	bgt.n	8000bda <__aeabi_fsub+0xce>
 8000bd8:	e1eb      	b.n	8000fb2 <__aeabi_fsub+0x4a6>
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	d046      	beq.n	8000c6c <__aeabi_fsub+0x160>
 8000bde:	2dff      	cmp	r5, #255	@ 0xff
 8000be0:	d100      	bne.n	8000be4 <__aeabi_fsub+0xd8>
 8000be2:	e0a4      	b.n	8000d2e <__aeabi_fsub+0x222>
 8000be4:	2280      	movs	r2, #128	@ 0x80
 8000be6:	04d2      	lsls	r2, r2, #19
 8000be8:	4311      	orrs	r1, r2
 8000bea:	2b1b      	cmp	r3, #27
 8000bec:	dc00      	bgt.n	8000bf0 <__aeabi_fsub+0xe4>
 8000bee:	e0fb      	b.n	8000de8 <__aeabi_fsub+0x2dc>
 8000bf0:	2305      	movs	r3, #5
 8000bf2:	4698      	mov	r8, r3
 8000bf4:	002b      	movs	r3, r5
 8000bf6:	44c4      	add	ip, r8
 8000bf8:	4662      	mov	r2, ip
 8000bfa:	08d7      	lsrs	r7, r2, #3
 8000bfc:	2bff      	cmp	r3, #255	@ 0xff
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_fsub+0xf6>
 8000c00:	e095      	b.n	8000d2e <__aeabi_fsub+0x222>
 8000c02:	027a      	lsls	r2, r7, #9
 8000c04:	0a52      	lsrs	r2, r2, #9
 8000c06:	b2d8      	uxtb	r0, r3
 8000c08:	e7dc      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000c0a:	002b      	movs	r3, r5
 8000c0c:	3bff      	subs	r3, #255	@ 0xff
 8000c0e:	4699      	mov	r9, r3
 8000c10:	2900      	cmp	r1, #0
 8000c12:	d118      	bne.n	8000c46 <__aeabi_fsub+0x13a>
 8000c14:	2301      	movs	r3, #1
 8000c16:	405e      	eors	r6, r3
 8000c18:	42b4      	cmp	r4, r6
 8000c1a:	d100      	bne.n	8000c1e <__aeabi_fsub+0x112>
 8000c1c:	e0ca      	b.n	8000db4 <__aeabi_fsub+0x2a8>
 8000c1e:	464b      	mov	r3, r9
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d02d      	beq.n	8000c80 <__aeabi_fsub+0x174>
 8000c24:	2d00      	cmp	r5, #0
 8000c26:	d000      	beq.n	8000c2a <__aeabi_fsub+0x11e>
 8000c28:	e13c      	b.n	8000ea4 <__aeabi_fsub+0x398>
 8000c2a:	23ff      	movs	r3, #255	@ 0xff
 8000c2c:	4664      	mov	r4, ip
 8000c2e:	2c00      	cmp	r4, #0
 8000c30:	d100      	bne.n	8000c34 <__aeabi_fsub+0x128>
 8000c32:	e15f      	b.n	8000ef4 <__aeabi_fsub+0x3e8>
 8000c34:	1e5d      	subs	r5, r3, #1
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fsub+0x130>
 8000c3a:	e174      	b.n	8000f26 <__aeabi_fsub+0x41a>
 8000c3c:	0034      	movs	r4, r6
 8000c3e:	2bff      	cmp	r3, #255	@ 0xff
 8000c40:	d074      	beq.n	8000d2c <__aeabi_fsub+0x220>
 8000c42:	002b      	movs	r3, r5
 8000c44:	e103      	b.n	8000e4e <__aeabi_fsub+0x342>
 8000c46:	42b4      	cmp	r4, r6
 8000c48:	d100      	bne.n	8000c4c <__aeabi_fsub+0x140>
 8000c4a:	e09c      	b.n	8000d86 <__aeabi_fsub+0x27a>
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d017      	beq.n	8000c80 <__aeabi_fsub+0x174>
 8000c50:	2d00      	cmp	r5, #0
 8000c52:	d0ea      	beq.n	8000c2a <__aeabi_fsub+0x11e>
 8000c54:	0007      	movs	r7, r0
 8000c56:	0034      	movs	r4, r6
 8000c58:	e06c      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000c5a:	2900      	cmp	r1, #0
 8000c5c:	d0cc      	beq.n	8000bf8 <__aeabi_fsub+0xec>
 8000c5e:	1e5a      	subs	r2, r3, #1
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d02b      	beq.n	8000cbc <__aeabi_fsub+0x1b0>
 8000c64:	2bff      	cmp	r3, #255	@ 0xff
 8000c66:	d062      	beq.n	8000d2e <__aeabi_fsub+0x222>
 8000c68:	0013      	movs	r3, r2
 8000c6a:	e773      	b.n	8000b54 <__aeabi_fsub+0x48>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	d0c3      	beq.n	8000bf8 <__aeabi_fsub+0xec>
 8000c70:	1e5a      	subs	r2, r3, #1
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d100      	bne.n	8000c78 <__aeabi_fsub+0x16c>
 8000c76:	e11e      	b.n	8000eb6 <__aeabi_fsub+0x3aa>
 8000c78:	2bff      	cmp	r3, #255	@ 0xff
 8000c7a:	d058      	beq.n	8000d2e <__aeabi_fsub+0x222>
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	e7b4      	b.n	8000bea <__aeabi_fsub+0xde>
 8000c80:	22fe      	movs	r2, #254	@ 0xfe
 8000c82:	1c6b      	adds	r3, r5, #1
 8000c84:	421a      	tst	r2, r3
 8000c86:	d10d      	bne.n	8000ca4 <__aeabi_fsub+0x198>
 8000c88:	2d00      	cmp	r5, #0
 8000c8a:	d060      	beq.n	8000d4e <__aeabi_fsub+0x242>
 8000c8c:	4663      	mov	r3, ip
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d000      	beq.n	8000c94 <__aeabi_fsub+0x188>
 8000c92:	e120      	b.n	8000ed6 <__aeabi_fsub+0x3ca>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	d000      	beq.n	8000c9a <__aeabi_fsub+0x18e>
 8000c98:	e128      	b.n	8000eec <__aeabi_fsub+0x3e0>
 8000c9a:	2280      	movs	r2, #128	@ 0x80
 8000c9c:	2400      	movs	r4, #0
 8000c9e:	20ff      	movs	r0, #255	@ 0xff
 8000ca0:	03d2      	lsls	r2, r2, #15
 8000ca2:	e78f      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000ca4:	4663      	mov	r3, ip
 8000ca6:	1a5f      	subs	r7, r3, r1
 8000ca8:	017b      	lsls	r3, r7, #5
 8000caa:	d500      	bpl.n	8000cae <__aeabi_fsub+0x1a2>
 8000cac:	e0fe      	b.n	8000eac <__aeabi_fsub+0x3a0>
 8000cae:	2f00      	cmp	r7, #0
 8000cb0:	d000      	beq.n	8000cb4 <__aeabi_fsub+0x1a8>
 8000cb2:	e765      	b.n	8000b80 <__aeabi_fsub+0x74>
 8000cb4:	2400      	movs	r4, #0
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e783      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000cbc:	4663      	mov	r3, ip
 8000cbe:	1a59      	subs	r1, r3, r1
 8000cc0:	014b      	lsls	r3, r1, #5
 8000cc2:	d400      	bmi.n	8000cc6 <__aeabi_fsub+0x1ba>
 8000cc4:	e119      	b.n	8000efa <__aeabi_fsub+0x3ee>
 8000cc6:	018f      	lsls	r7, r1, #6
 8000cc8:	09bf      	lsrs	r7, r7, #6
 8000cca:	0038      	movs	r0, r7
 8000ccc:	f000 fa72 	bl	80011b4 <__clzsi2>
 8000cd0:	003b      	movs	r3, r7
 8000cd2:	3805      	subs	r0, #5
 8000cd4:	4083      	lsls	r3, r0
 8000cd6:	2501      	movs	r5, #1
 8000cd8:	2220      	movs	r2, #32
 8000cda:	1b40      	subs	r0, r0, r5
 8000cdc:	3001      	adds	r0, #1
 8000cde:	1a12      	subs	r2, r2, r0
 8000ce0:	0019      	movs	r1, r3
 8000ce2:	4093      	lsls	r3, r2
 8000ce4:	40c1      	lsrs	r1, r0
 8000ce6:	1e5a      	subs	r2, r3, #1
 8000ce8:	4193      	sbcs	r3, r2
 8000cea:	4319      	orrs	r1, r3
 8000cec:	468c      	mov	ip, r1
 8000cee:	1e0b      	subs	r3, r1, #0
 8000cf0:	d0e1      	beq.n	8000cb6 <__aeabi_fsub+0x1aa>
 8000cf2:	075b      	lsls	r3, r3, #29
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_fsub+0x1ec>
 8000cf6:	e152      	b.n	8000f9e <__aeabi_fsub+0x492>
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	2500      	movs	r5, #0
 8000cfc:	400b      	ands	r3, r1
 8000cfe:	2b04      	cmp	r3, #4
 8000d00:	d000      	beq.n	8000d04 <__aeabi_fsub+0x1f8>
 8000d02:	e752      	b.n	8000baa <__aeabi_fsub+0x9e>
 8000d04:	2001      	movs	r0, #1
 8000d06:	014a      	lsls	r2, r1, #5
 8000d08:	d400      	bmi.n	8000d0c <__aeabi_fsub+0x200>
 8000d0a:	e092      	b.n	8000e32 <__aeabi_fsub+0x326>
 8000d0c:	b2c0      	uxtb	r0, r0
 8000d0e:	4663      	mov	r3, ip
 8000d10:	019a      	lsls	r2, r3, #6
 8000d12:	0a52      	lsrs	r2, r2, #9
 8000d14:	e756      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000d16:	4663      	mov	r3, ip
 8000d18:	075b      	lsls	r3, r3, #29
 8000d1a:	d005      	beq.n	8000d28 <__aeabi_fsub+0x21c>
 8000d1c:	230f      	movs	r3, #15
 8000d1e:	4662      	mov	r2, ip
 8000d20:	4013      	ands	r3, r2
 8000d22:	2b04      	cmp	r3, #4
 8000d24:	d000      	beq.n	8000d28 <__aeabi_fsub+0x21c>
 8000d26:	e740      	b.n	8000baa <__aeabi_fsub+0x9e>
 8000d28:	002b      	movs	r3, r5
 8000d2a:	e765      	b.n	8000bf8 <__aeabi_fsub+0xec>
 8000d2c:	0007      	movs	r7, r0
 8000d2e:	2f00      	cmp	r7, #0
 8000d30:	d100      	bne.n	8000d34 <__aeabi_fsub+0x228>
 8000d32:	e745      	b.n	8000bc0 <__aeabi_fsub+0xb4>
 8000d34:	2280      	movs	r2, #128	@ 0x80
 8000d36:	03d2      	lsls	r2, r2, #15
 8000d38:	433a      	orrs	r2, r7
 8000d3a:	0252      	lsls	r2, r2, #9
 8000d3c:	20ff      	movs	r0, #255	@ 0xff
 8000d3e:	0a52      	lsrs	r2, r2, #9
 8000d40:	e740      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d179      	bne.n	8000e3a <__aeabi_fsub+0x32e>
 8000d46:	22fe      	movs	r2, #254	@ 0xfe
 8000d48:	1c6b      	adds	r3, r5, #1
 8000d4a:	421a      	tst	r2, r3
 8000d4c:	d1aa      	bne.n	8000ca4 <__aeabi_fsub+0x198>
 8000d4e:	4663      	mov	r3, ip
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d100      	bne.n	8000d56 <__aeabi_fsub+0x24a>
 8000d54:	e0f5      	b.n	8000f42 <__aeabi_fsub+0x436>
 8000d56:	2900      	cmp	r1, #0
 8000d58:	d100      	bne.n	8000d5c <__aeabi_fsub+0x250>
 8000d5a:	e0d1      	b.n	8000f00 <__aeabi_fsub+0x3f4>
 8000d5c:	1a5f      	subs	r7, r3, r1
 8000d5e:	2380      	movs	r3, #128	@ 0x80
 8000d60:	04db      	lsls	r3, r3, #19
 8000d62:	421f      	tst	r7, r3
 8000d64:	d100      	bne.n	8000d68 <__aeabi_fsub+0x25c>
 8000d66:	e10e      	b.n	8000f86 <__aeabi_fsub+0x47a>
 8000d68:	4662      	mov	r2, ip
 8000d6a:	2401      	movs	r4, #1
 8000d6c:	1a8a      	subs	r2, r1, r2
 8000d6e:	4694      	mov	ip, r2
 8000d70:	2000      	movs	r0, #0
 8000d72:	4034      	ands	r4, r6
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	d100      	bne.n	8000d7a <__aeabi_fsub+0x26e>
 8000d78:	e724      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	421a      	tst	r2, r3
 8000d7e:	d1c6      	bne.n	8000d0e <__aeabi_fsub+0x202>
 8000d80:	2300      	movs	r3, #0
 8000d82:	08d7      	lsrs	r7, r2, #3
 8000d84:	e73d      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d017      	beq.n	8000dba <__aeabi_fsub+0x2ae>
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d000      	beq.n	8000d90 <__aeabi_fsub+0x284>
 8000d8e:	e0af      	b.n	8000ef0 <__aeabi_fsub+0x3e4>
 8000d90:	23ff      	movs	r3, #255	@ 0xff
 8000d92:	4665      	mov	r5, ip
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d100      	bne.n	8000d9a <__aeabi_fsub+0x28e>
 8000d98:	e0ad      	b.n	8000ef6 <__aeabi_fsub+0x3ea>
 8000d9a:	1e5e      	subs	r6, r3, #1
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d100      	bne.n	8000da2 <__aeabi_fsub+0x296>
 8000da0:	e089      	b.n	8000eb6 <__aeabi_fsub+0x3aa>
 8000da2:	2bff      	cmp	r3, #255	@ 0xff
 8000da4:	d0c2      	beq.n	8000d2c <__aeabi_fsub+0x220>
 8000da6:	2e1b      	cmp	r6, #27
 8000da8:	dc00      	bgt.n	8000dac <__aeabi_fsub+0x2a0>
 8000daa:	e0ab      	b.n	8000f04 <__aeabi_fsub+0x3f8>
 8000dac:	1d4b      	adds	r3, r1, #5
 8000dae:	469c      	mov	ip, r3
 8000db0:	0013      	movs	r3, r2
 8000db2:	e721      	b.n	8000bf8 <__aeabi_fsub+0xec>
 8000db4:	464b      	mov	r3, r9
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d170      	bne.n	8000e9c <__aeabi_fsub+0x390>
 8000dba:	22fe      	movs	r2, #254	@ 0xfe
 8000dbc:	1c6b      	adds	r3, r5, #1
 8000dbe:	421a      	tst	r2, r3
 8000dc0:	d15e      	bne.n	8000e80 <__aeabi_fsub+0x374>
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d000      	beq.n	8000dc8 <__aeabi_fsub+0x2bc>
 8000dc6:	e0c3      	b.n	8000f50 <__aeabi_fsub+0x444>
 8000dc8:	4663      	mov	r3, ip
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d100      	bne.n	8000dd0 <__aeabi_fsub+0x2c4>
 8000dce:	e0d0      	b.n	8000f72 <__aeabi_fsub+0x466>
 8000dd0:	2900      	cmp	r1, #0
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_fsub+0x2ca>
 8000dd4:	e094      	b.n	8000f00 <__aeabi_fsub+0x3f4>
 8000dd6:	000a      	movs	r2, r1
 8000dd8:	4462      	add	r2, ip
 8000dda:	0153      	lsls	r3, r2, #5
 8000ddc:	d400      	bmi.n	8000de0 <__aeabi_fsub+0x2d4>
 8000dde:	e0d8      	b.n	8000f92 <__aeabi_fsub+0x486>
 8000de0:	0192      	lsls	r2, r2, #6
 8000de2:	2001      	movs	r0, #1
 8000de4:	0a52      	lsrs	r2, r2, #9
 8000de6:	e6ed      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000de8:	0008      	movs	r0, r1
 8000dea:	2220      	movs	r2, #32
 8000dec:	40d8      	lsrs	r0, r3
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	4099      	lsls	r1, r3
 8000df2:	000b      	movs	r3, r1
 8000df4:	1e5a      	subs	r2, r3, #1
 8000df6:	4193      	sbcs	r3, r2
 8000df8:	4303      	orrs	r3, r0
 8000dfa:	449c      	add	ip, r3
 8000dfc:	4663      	mov	r3, ip
 8000dfe:	015b      	lsls	r3, r3, #5
 8000e00:	d589      	bpl.n	8000d16 <__aeabi_fsub+0x20a>
 8000e02:	3501      	adds	r5, #1
 8000e04:	2dff      	cmp	r5, #255	@ 0xff
 8000e06:	d100      	bne.n	8000e0a <__aeabi_fsub+0x2fe>
 8000e08:	e6da      	b.n	8000bc0 <__aeabi_fsub+0xb4>
 8000e0a:	4662      	mov	r2, ip
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	4919      	ldr	r1, [pc, #100]	@ (8000e74 <__aeabi_fsub+0x368>)
 8000e10:	4013      	ands	r3, r2
 8000e12:	0852      	lsrs	r2, r2, #1
 8000e14:	400a      	ands	r2, r1
 8000e16:	431a      	orrs	r2, r3
 8000e18:	0013      	movs	r3, r2
 8000e1a:	4694      	mov	ip, r2
 8000e1c:	075b      	lsls	r3, r3, #29
 8000e1e:	d004      	beq.n	8000e2a <__aeabi_fsub+0x31e>
 8000e20:	230f      	movs	r3, #15
 8000e22:	4013      	ands	r3, r2
 8000e24:	2b04      	cmp	r3, #4
 8000e26:	d000      	beq.n	8000e2a <__aeabi_fsub+0x31e>
 8000e28:	e6bf      	b.n	8000baa <__aeabi_fsub+0x9e>
 8000e2a:	4663      	mov	r3, ip
 8000e2c:	015b      	lsls	r3, r3, #5
 8000e2e:	d500      	bpl.n	8000e32 <__aeabi_fsub+0x326>
 8000e30:	e6c2      	b.n	8000bb8 <__aeabi_fsub+0xac>
 8000e32:	4663      	mov	r3, ip
 8000e34:	08df      	lsrs	r7, r3, #3
 8000e36:	002b      	movs	r3, r5
 8000e38:	e6e3      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000e3a:	1b53      	subs	r3, r2, r5
 8000e3c:	2d00      	cmp	r5, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_fsub+0x336>
 8000e40:	e6f4      	b.n	8000c2c <__aeabi_fsub+0x120>
 8000e42:	2080      	movs	r0, #128	@ 0x80
 8000e44:	4664      	mov	r4, ip
 8000e46:	04c0      	lsls	r0, r0, #19
 8000e48:	4304      	orrs	r4, r0
 8000e4a:	46a4      	mov	ip, r4
 8000e4c:	0034      	movs	r4, r6
 8000e4e:	2001      	movs	r0, #1
 8000e50:	2b1b      	cmp	r3, #27
 8000e52:	dc09      	bgt.n	8000e68 <__aeabi_fsub+0x35c>
 8000e54:	2520      	movs	r5, #32
 8000e56:	4660      	mov	r0, ip
 8000e58:	40d8      	lsrs	r0, r3
 8000e5a:	1aeb      	subs	r3, r5, r3
 8000e5c:	4665      	mov	r5, ip
 8000e5e:	409d      	lsls	r5, r3
 8000e60:	002b      	movs	r3, r5
 8000e62:	1e5d      	subs	r5, r3, #1
 8000e64:	41ab      	sbcs	r3, r5
 8000e66:	4318      	orrs	r0, r3
 8000e68:	1a0b      	subs	r3, r1, r0
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	0015      	movs	r5, r2
 8000e6e:	e680      	b.n	8000b72 <__aeabi_fsub+0x66>
 8000e70:	fbffffff 	.word	0xfbffffff
 8000e74:	7dffffff 	.word	0x7dffffff
 8000e78:	22fe      	movs	r2, #254	@ 0xfe
 8000e7a:	1c6b      	adds	r3, r5, #1
 8000e7c:	4213      	tst	r3, r2
 8000e7e:	d0a3      	beq.n	8000dc8 <__aeabi_fsub+0x2bc>
 8000e80:	2bff      	cmp	r3, #255	@ 0xff
 8000e82:	d100      	bne.n	8000e86 <__aeabi_fsub+0x37a>
 8000e84:	e69c      	b.n	8000bc0 <__aeabi_fsub+0xb4>
 8000e86:	4461      	add	r1, ip
 8000e88:	0849      	lsrs	r1, r1, #1
 8000e8a:	074a      	lsls	r2, r1, #29
 8000e8c:	d049      	beq.n	8000f22 <__aeabi_fsub+0x416>
 8000e8e:	220f      	movs	r2, #15
 8000e90:	400a      	ands	r2, r1
 8000e92:	2a04      	cmp	r2, #4
 8000e94:	d045      	beq.n	8000f22 <__aeabi_fsub+0x416>
 8000e96:	1d0a      	adds	r2, r1, #4
 8000e98:	4694      	mov	ip, r2
 8000e9a:	e6ad      	b.n	8000bf8 <__aeabi_fsub+0xec>
 8000e9c:	2d00      	cmp	r5, #0
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_fsub+0x396>
 8000ea0:	e776      	b.n	8000d90 <__aeabi_fsub+0x284>
 8000ea2:	e68d      	b.n	8000bc0 <__aeabi_fsub+0xb4>
 8000ea4:	0034      	movs	r4, r6
 8000ea6:	20ff      	movs	r0, #255	@ 0xff
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	e68b      	b.n	8000bc4 <__aeabi_fsub+0xb8>
 8000eac:	4663      	mov	r3, ip
 8000eae:	2401      	movs	r4, #1
 8000eb0:	1acf      	subs	r7, r1, r3
 8000eb2:	4034      	ands	r4, r6
 8000eb4:	e664      	b.n	8000b80 <__aeabi_fsub+0x74>
 8000eb6:	4461      	add	r1, ip
 8000eb8:	014b      	lsls	r3, r1, #5
 8000eba:	d56d      	bpl.n	8000f98 <__aeabi_fsub+0x48c>
 8000ebc:	0848      	lsrs	r0, r1, #1
 8000ebe:	4944      	ldr	r1, [pc, #272]	@ (8000fd0 <__aeabi_fsub+0x4c4>)
 8000ec0:	4001      	ands	r1, r0
 8000ec2:	0743      	lsls	r3, r0, #29
 8000ec4:	d02c      	beq.n	8000f20 <__aeabi_fsub+0x414>
 8000ec6:	230f      	movs	r3, #15
 8000ec8:	4003      	ands	r3, r0
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d028      	beq.n	8000f20 <__aeabi_fsub+0x414>
 8000ece:	1d0b      	adds	r3, r1, #4
 8000ed0:	469c      	mov	ip, r3
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	e690      	b.n	8000bf8 <__aeabi_fsub+0xec>
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x3d0>
 8000eda:	e72b      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000edc:	2380      	movs	r3, #128	@ 0x80
 8000ede:	03db      	lsls	r3, r3, #15
 8000ee0:	429f      	cmp	r7, r3
 8000ee2:	d200      	bcs.n	8000ee6 <__aeabi_fsub+0x3da>
 8000ee4:	e726      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000ee6:	4298      	cmp	r0, r3
 8000ee8:	d300      	bcc.n	8000eec <__aeabi_fsub+0x3e0>
 8000eea:	e723      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000eec:	2401      	movs	r4, #1
 8000eee:	4034      	ands	r4, r6
 8000ef0:	0007      	movs	r7, r0
 8000ef2:	e71f      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000ef4:	0034      	movs	r4, r6
 8000ef6:	468c      	mov	ip, r1
 8000ef8:	e67e      	b.n	8000bf8 <__aeabi_fsub+0xec>
 8000efa:	2301      	movs	r3, #1
 8000efc:	08cf      	lsrs	r7, r1, #3
 8000efe:	e680      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f00:	2300      	movs	r3, #0
 8000f02:	e67e      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f04:	2020      	movs	r0, #32
 8000f06:	4665      	mov	r5, ip
 8000f08:	1b80      	subs	r0, r0, r6
 8000f0a:	4085      	lsls	r5, r0
 8000f0c:	4663      	mov	r3, ip
 8000f0e:	0028      	movs	r0, r5
 8000f10:	40f3      	lsrs	r3, r6
 8000f12:	1e45      	subs	r5, r0, #1
 8000f14:	41a8      	sbcs	r0, r5
 8000f16:	4303      	orrs	r3, r0
 8000f18:	469c      	mov	ip, r3
 8000f1a:	0015      	movs	r5, r2
 8000f1c:	448c      	add	ip, r1
 8000f1e:	e76d      	b.n	8000dfc <__aeabi_fsub+0x2f0>
 8000f20:	2302      	movs	r3, #2
 8000f22:	08cf      	lsrs	r7, r1, #3
 8000f24:	e66d      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f26:	1b0f      	subs	r7, r1, r4
 8000f28:	017b      	lsls	r3, r7, #5
 8000f2a:	d528      	bpl.n	8000f7e <__aeabi_fsub+0x472>
 8000f2c:	01bf      	lsls	r7, r7, #6
 8000f2e:	09bf      	lsrs	r7, r7, #6
 8000f30:	0038      	movs	r0, r7
 8000f32:	f000 f93f 	bl	80011b4 <__clzsi2>
 8000f36:	003b      	movs	r3, r7
 8000f38:	3805      	subs	r0, #5
 8000f3a:	4083      	lsls	r3, r0
 8000f3c:	0034      	movs	r4, r6
 8000f3e:	2501      	movs	r5, #1
 8000f40:	e6ca      	b.n	8000cd8 <__aeabi_fsub+0x1cc>
 8000f42:	2900      	cmp	r1, #0
 8000f44:	d100      	bne.n	8000f48 <__aeabi_fsub+0x43c>
 8000f46:	e6b5      	b.n	8000cb4 <__aeabi_fsub+0x1a8>
 8000f48:	2401      	movs	r4, #1
 8000f4a:	0007      	movs	r7, r0
 8000f4c:	4034      	ands	r4, r6
 8000f4e:	e658      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f50:	4663      	mov	r3, ip
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d100      	bne.n	8000f58 <__aeabi_fsub+0x44c>
 8000f56:	e6e9      	b.n	8000d2c <__aeabi_fsub+0x220>
 8000f58:	2900      	cmp	r1, #0
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_fsub+0x452>
 8000f5c:	e6ea      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000f5e:	2380      	movs	r3, #128	@ 0x80
 8000f60:	03db      	lsls	r3, r3, #15
 8000f62:	429f      	cmp	r7, r3
 8000f64:	d200      	bcs.n	8000f68 <__aeabi_fsub+0x45c>
 8000f66:	e6e5      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000f68:	4298      	cmp	r0, r3
 8000f6a:	d300      	bcc.n	8000f6e <__aeabi_fsub+0x462>
 8000f6c:	e6e2      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000f6e:	0007      	movs	r7, r0
 8000f70:	e6e0      	b.n	8000d34 <__aeabi_fsub+0x228>
 8000f72:	2900      	cmp	r1, #0
 8000f74:	d100      	bne.n	8000f78 <__aeabi_fsub+0x46c>
 8000f76:	e69e      	b.n	8000cb6 <__aeabi_fsub+0x1aa>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	08cf      	lsrs	r7, r1, #3
 8000f7c:	e641      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f7e:	0034      	movs	r4, r6
 8000f80:	2301      	movs	r3, #1
 8000f82:	08ff      	lsrs	r7, r7, #3
 8000f84:	e63d      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f86:	2f00      	cmp	r7, #0
 8000f88:	d100      	bne.n	8000f8c <__aeabi_fsub+0x480>
 8000f8a:	e693      	b.n	8000cb4 <__aeabi_fsub+0x1a8>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	08ff      	lsrs	r7, r7, #3
 8000f90:	e637      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f92:	2300      	movs	r3, #0
 8000f94:	08d7      	lsrs	r7, r2, #3
 8000f96:	e634      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	08cf      	lsrs	r7, r1, #3
 8000f9c:	e631      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000f9e:	2280      	movs	r2, #128	@ 0x80
 8000fa0:	000b      	movs	r3, r1
 8000fa2:	04d2      	lsls	r2, r2, #19
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	4211      	tst	r1, r2
 8000faa:	d000      	beq.n	8000fae <__aeabi_fsub+0x4a2>
 8000fac:	e6ae      	b.n	8000d0c <__aeabi_fsub+0x200>
 8000fae:	08cf      	lsrs	r7, r1, #3
 8000fb0:	e627      	b.n	8000c02 <__aeabi_fsub+0xf6>
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_fsub+0x4ac>
 8000fb6:	e75f      	b.n	8000e78 <__aeabi_fsub+0x36c>
 8000fb8:	1b56      	subs	r6, r2, r5
 8000fba:	2d00      	cmp	r5, #0
 8000fbc:	d101      	bne.n	8000fc2 <__aeabi_fsub+0x4b6>
 8000fbe:	0033      	movs	r3, r6
 8000fc0:	e6e7      	b.n	8000d92 <__aeabi_fsub+0x286>
 8000fc2:	2380      	movs	r3, #128	@ 0x80
 8000fc4:	4660      	mov	r0, ip
 8000fc6:	04db      	lsls	r3, r3, #19
 8000fc8:	4318      	orrs	r0, r3
 8000fca:	4684      	mov	ip, r0
 8000fcc:	e6eb      	b.n	8000da6 <__aeabi_fsub+0x29a>
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	7dffffff 	.word	0x7dffffff

08000fd4 <__aeabi_f2iz>:
 8000fd4:	0241      	lsls	r1, r0, #9
 8000fd6:	0042      	lsls	r2, r0, #1
 8000fd8:	0fc3      	lsrs	r3, r0, #31
 8000fda:	0a49      	lsrs	r1, r1, #9
 8000fdc:	2000      	movs	r0, #0
 8000fde:	0e12      	lsrs	r2, r2, #24
 8000fe0:	2a7e      	cmp	r2, #126	@ 0x7e
 8000fe2:	dd03      	ble.n	8000fec <__aeabi_f2iz+0x18>
 8000fe4:	2a9d      	cmp	r2, #157	@ 0x9d
 8000fe6:	dd02      	ble.n	8000fee <__aeabi_f2iz+0x1a>
 8000fe8:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <__aeabi_f2iz+0x3c>)
 8000fea:	1898      	adds	r0, r3, r2
 8000fec:	4770      	bx	lr
 8000fee:	2080      	movs	r0, #128	@ 0x80
 8000ff0:	0400      	lsls	r0, r0, #16
 8000ff2:	4301      	orrs	r1, r0
 8000ff4:	2a95      	cmp	r2, #149	@ 0x95
 8000ff6:	dc07      	bgt.n	8001008 <__aeabi_f2iz+0x34>
 8000ff8:	2096      	movs	r0, #150	@ 0x96
 8000ffa:	1a82      	subs	r2, r0, r2
 8000ffc:	40d1      	lsrs	r1, r2
 8000ffe:	4248      	negs	r0, r1
 8001000:	2b00      	cmp	r3, #0
 8001002:	d1f3      	bne.n	8000fec <__aeabi_f2iz+0x18>
 8001004:	0008      	movs	r0, r1
 8001006:	e7f1      	b.n	8000fec <__aeabi_f2iz+0x18>
 8001008:	3a96      	subs	r2, #150	@ 0x96
 800100a:	4091      	lsls	r1, r2
 800100c:	e7f7      	b.n	8000ffe <__aeabi_f2iz+0x2a>
 800100e:	46c0      	nop			@ (mov r8, r8)
 8001010:	7fffffff 	.word	0x7fffffff

08001014 <__aeabi_i2f>:
 8001014:	b570      	push	{r4, r5, r6, lr}
 8001016:	2800      	cmp	r0, #0
 8001018:	d012      	beq.n	8001040 <__aeabi_i2f+0x2c>
 800101a:	17c3      	asrs	r3, r0, #31
 800101c:	18c5      	adds	r5, r0, r3
 800101e:	405d      	eors	r5, r3
 8001020:	0fc4      	lsrs	r4, r0, #31
 8001022:	0028      	movs	r0, r5
 8001024:	f000 f8c6 	bl	80011b4 <__clzsi2>
 8001028:	239e      	movs	r3, #158	@ 0x9e
 800102a:	1a1b      	subs	r3, r3, r0
 800102c:	2b96      	cmp	r3, #150	@ 0x96
 800102e:	dc0f      	bgt.n	8001050 <__aeabi_i2f+0x3c>
 8001030:	2808      	cmp	r0, #8
 8001032:	d038      	beq.n	80010a6 <__aeabi_i2f+0x92>
 8001034:	3808      	subs	r0, #8
 8001036:	4085      	lsls	r5, r0
 8001038:	026d      	lsls	r5, r5, #9
 800103a:	0a6d      	lsrs	r5, r5, #9
 800103c:	b2d8      	uxtb	r0, r3
 800103e:	e002      	b.n	8001046 <__aeabi_i2f+0x32>
 8001040:	2400      	movs	r4, #0
 8001042:	2000      	movs	r0, #0
 8001044:	2500      	movs	r5, #0
 8001046:	05c0      	lsls	r0, r0, #23
 8001048:	4328      	orrs	r0, r5
 800104a:	07e4      	lsls	r4, r4, #31
 800104c:	4320      	orrs	r0, r4
 800104e:	bd70      	pop	{r4, r5, r6, pc}
 8001050:	2b99      	cmp	r3, #153	@ 0x99
 8001052:	dc14      	bgt.n	800107e <__aeabi_i2f+0x6a>
 8001054:	1f42      	subs	r2, r0, #5
 8001056:	4095      	lsls	r5, r2
 8001058:	002a      	movs	r2, r5
 800105a:	4915      	ldr	r1, [pc, #84]	@ (80010b0 <__aeabi_i2f+0x9c>)
 800105c:	4011      	ands	r1, r2
 800105e:	0755      	lsls	r5, r2, #29
 8001060:	d01c      	beq.n	800109c <__aeabi_i2f+0x88>
 8001062:	250f      	movs	r5, #15
 8001064:	402a      	ands	r2, r5
 8001066:	2a04      	cmp	r2, #4
 8001068:	d018      	beq.n	800109c <__aeabi_i2f+0x88>
 800106a:	3104      	adds	r1, #4
 800106c:	08ca      	lsrs	r2, r1, #3
 800106e:	0149      	lsls	r1, r1, #5
 8001070:	d515      	bpl.n	800109e <__aeabi_i2f+0x8a>
 8001072:	239f      	movs	r3, #159	@ 0x9f
 8001074:	0252      	lsls	r2, r2, #9
 8001076:	1a18      	subs	r0, r3, r0
 8001078:	0a55      	lsrs	r5, r2, #9
 800107a:	b2c0      	uxtb	r0, r0
 800107c:	e7e3      	b.n	8001046 <__aeabi_i2f+0x32>
 800107e:	2205      	movs	r2, #5
 8001080:	0029      	movs	r1, r5
 8001082:	1a12      	subs	r2, r2, r0
 8001084:	40d1      	lsrs	r1, r2
 8001086:	0002      	movs	r2, r0
 8001088:	321b      	adds	r2, #27
 800108a:	4095      	lsls	r5, r2
 800108c:	002a      	movs	r2, r5
 800108e:	1e55      	subs	r5, r2, #1
 8001090:	41aa      	sbcs	r2, r5
 8001092:	430a      	orrs	r2, r1
 8001094:	4906      	ldr	r1, [pc, #24]	@ (80010b0 <__aeabi_i2f+0x9c>)
 8001096:	4011      	ands	r1, r2
 8001098:	0755      	lsls	r5, r2, #29
 800109a:	d1e2      	bne.n	8001062 <__aeabi_i2f+0x4e>
 800109c:	08ca      	lsrs	r2, r1, #3
 800109e:	0252      	lsls	r2, r2, #9
 80010a0:	0a55      	lsrs	r5, r2, #9
 80010a2:	b2d8      	uxtb	r0, r3
 80010a4:	e7cf      	b.n	8001046 <__aeabi_i2f+0x32>
 80010a6:	026d      	lsls	r5, r5, #9
 80010a8:	0a6d      	lsrs	r5, r5, #9
 80010aa:	308e      	adds	r0, #142	@ 0x8e
 80010ac:	e7cb      	b.n	8001046 <__aeabi_i2f+0x32>
 80010ae:	46c0      	nop			@ (mov r8, r8)
 80010b0:	fbffffff 	.word	0xfbffffff

080010b4 <__aeabi_ui2f>:
 80010b4:	b510      	push	{r4, lr}
 80010b6:	1e04      	subs	r4, r0, #0
 80010b8:	d00d      	beq.n	80010d6 <__aeabi_ui2f+0x22>
 80010ba:	f000 f87b 	bl	80011b4 <__clzsi2>
 80010be:	239e      	movs	r3, #158	@ 0x9e
 80010c0:	1a1b      	subs	r3, r3, r0
 80010c2:	2b96      	cmp	r3, #150	@ 0x96
 80010c4:	dc0c      	bgt.n	80010e0 <__aeabi_ui2f+0x2c>
 80010c6:	2808      	cmp	r0, #8
 80010c8:	d034      	beq.n	8001134 <__aeabi_ui2f+0x80>
 80010ca:	3808      	subs	r0, #8
 80010cc:	4084      	lsls	r4, r0
 80010ce:	0264      	lsls	r4, r4, #9
 80010d0:	0a64      	lsrs	r4, r4, #9
 80010d2:	b2d8      	uxtb	r0, r3
 80010d4:	e001      	b.n	80010da <__aeabi_ui2f+0x26>
 80010d6:	2000      	movs	r0, #0
 80010d8:	2400      	movs	r4, #0
 80010da:	05c0      	lsls	r0, r0, #23
 80010dc:	4320      	orrs	r0, r4
 80010de:	bd10      	pop	{r4, pc}
 80010e0:	2b99      	cmp	r3, #153	@ 0x99
 80010e2:	dc13      	bgt.n	800110c <__aeabi_ui2f+0x58>
 80010e4:	1f42      	subs	r2, r0, #5
 80010e6:	4094      	lsls	r4, r2
 80010e8:	4a14      	ldr	r2, [pc, #80]	@ (800113c <__aeabi_ui2f+0x88>)
 80010ea:	4022      	ands	r2, r4
 80010ec:	0761      	lsls	r1, r4, #29
 80010ee:	d01c      	beq.n	800112a <__aeabi_ui2f+0x76>
 80010f0:	210f      	movs	r1, #15
 80010f2:	4021      	ands	r1, r4
 80010f4:	2904      	cmp	r1, #4
 80010f6:	d018      	beq.n	800112a <__aeabi_ui2f+0x76>
 80010f8:	3204      	adds	r2, #4
 80010fa:	08d4      	lsrs	r4, r2, #3
 80010fc:	0152      	lsls	r2, r2, #5
 80010fe:	d515      	bpl.n	800112c <__aeabi_ui2f+0x78>
 8001100:	239f      	movs	r3, #159	@ 0x9f
 8001102:	0264      	lsls	r4, r4, #9
 8001104:	1a18      	subs	r0, r3, r0
 8001106:	0a64      	lsrs	r4, r4, #9
 8001108:	b2c0      	uxtb	r0, r0
 800110a:	e7e6      	b.n	80010da <__aeabi_ui2f+0x26>
 800110c:	0002      	movs	r2, r0
 800110e:	0021      	movs	r1, r4
 8001110:	321b      	adds	r2, #27
 8001112:	4091      	lsls	r1, r2
 8001114:	000a      	movs	r2, r1
 8001116:	1e51      	subs	r1, r2, #1
 8001118:	418a      	sbcs	r2, r1
 800111a:	2105      	movs	r1, #5
 800111c:	1a09      	subs	r1, r1, r0
 800111e:	40cc      	lsrs	r4, r1
 8001120:	4314      	orrs	r4, r2
 8001122:	4a06      	ldr	r2, [pc, #24]	@ (800113c <__aeabi_ui2f+0x88>)
 8001124:	4022      	ands	r2, r4
 8001126:	0761      	lsls	r1, r4, #29
 8001128:	d1e2      	bne.n	80010f0 <__aeabi_ui2f+0x3c>
 800112a:	08d4      	lsrs	r4, r2, #3
 800112c:	0264      	lsls	r4, r4, #9
 800112e:	0a64      	lsrs	r4, r4, #9
 8001130:	b2d8      	uxtb	r0, r3
 8001132:	e7d2      	b.n	80010da <__aeabi_ui2f+0x26>
 8001134:	0264      	lsls	r4, r4, #9
 8001136:	0a64      	lsrs	r4, r4, #9
 8001138:	308e      	adds	r0, #142	@ 0x8e
 800113a:	e7ce      	b.n	80010da <__aeabi_ui2f+0x26>
 800113c:	fbffffff 	.word	0xfbffffff

08001140 <__aeabi_cfrcmple>:
 8001140:	4684      	mov	ip, r0
 8001142:	0008      	movs	r0, r1
 8001144:	4661      	mov	r1, ip
 8001146:	e7ff      	b.n	8001148 <__aeabi_cfcmpeq>

08001148 <__aeabi_cfcmpeq>:
 8001148:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800114a:	f000 f8c1 	bl	80012d0 <__lesf2>
 800114e:	2800      	cmp	r0, #0
 8001150:	d401      	bmi.n	8001156 <__aeabi_cfcmpeq+0xe>
 8001152:	2100      	movs	r1, #0
 8001154:	42c8      	cmn	r0, r1
 8001156:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001158 <__aeabi_fcmpeq>:
 8001158:	b510      	push	{r4, lr}
 800115a:	f000 f849 	bl	80011f0 <__eqsf2>
 800115e:	4240      	negs	r0, r0
 8001160:	3001      	adds	r0, #1
 8001162:	bd10      	pop	{r4, pc}

08001164 <__aeabi_fcmplt>:
 8001164:	b510      	push	{r4, lr}
 8001166:	f000 f8b3 	bl	80012d0 <__lesf2>
 800116a:	2800      	cmp	r0, #0
 800116c:	db01      	blt.n	8001172 <__aeabi_fcmplt+0xe>
 800116e:	2000      	movs	r0, #0
 8001170:	bd10      	pop	{r4, pc}
 8001172:	2001      	movs	r0, #1
 8001174:	bd10      	pop	{r4, pc}
 8001176:	46c0      	nop			@ (mov r8, r8)

08001178 <__aeabi_fcmple>:
 8001178:	b510      	push	{r4, lr}
 800117a:	f000 f8a9 	bl	80012d0 <__lesf2>
 800117e:	2800      	cmp	r0, #0
 8001180:	dd01      	ble.n	8001186 <__aeabi_fcmple+0xe>
 8001182:	2000      	movs	r0, #0
 8001184:	bd10      	pop	{r4, pc}
 8001186:	2001      	movs	r0, #1
 8001188:	bd10      	pop	{r4, pc}
 800118a:	46c0      	nop			@ (mov r8, r8)

0800118c <__aeabi_fcmpgt>:
 800118c:	b510      	push	{r4, lr}
 800118e:	f000 f857 	bl	8001240 <__gesf2>
 8001192:	2800      	cmp	r0, #0
 8001194:	dc01      	bgt.n	800119a <__aeabi_fcmpgt+0xe>
 8001196:	2000      	movs	r0, #0
 8001198:	bd10      	pop	{r4, pc}
 800119a:	2001      	movs	r0, #1
 800119c:	bd10      	pop	{r4, pc}
 800119e:	46c0      	nop			@ (mov r8, r8)

080011a0 <__aeabi_fcmpge>:
 80011a0:	b510      	push	{r4, lr}
 80011a2:	f000 f84d 	bl	8001240 <__gesf2>
 80011a6:	2800      	cmp	r0, #0
 80011a8:	da01      	bge.n	80011ae <__aeabi_fcmpge+0xe>
 80011aa:	2000      	movs	r0, #0
 80011ac:	bd10      	pop	{r4, pc}
 80011ae:	2001      	movs	r0, #1
 80011b0:	bd10      	pop	{r4, pc}
 80011b2:	46c0      	nop			@ (mov r8, r8)

080011b4 <__clzsi2>:
 80011b4:	211c      	movs	r1, #28
 80011b6:	2301      	movs	r3, #1
 80011b8:	041b      	lsls	r3, r3, #16
 80011ba:	4298      	cmp	r0, r3
 80011bc:	d301      	bcc.n	80011c2 <__clzsi2+0xe>
 80011be:	0c00      	lsrs	r0, r0, #16
 80011c0:	3910      	subs	r1, #16
 80011c2:	0a1b      	lsrs	r3, r3, #8
 80011c4:	4298      	cmp	r0, r3
 80011c6:	d301      	bcc.n	80011cc <__clzsi2+0x18>
 80011c8:	0a00      	lsrs	r0, r0, #8
 80011ca:	3908      	subs	r1, #8
 80011cc:	091b      	lsrs	r3, r3, #4
 80011ce:	4298      	cmp	r0, r3
 80011d0:	d301      	bcc.n	80011d6 <__clzsi2+0x22>
 80011d2:	0900      	lsrs	r0, r0, #4
 80011d4:	3904      	subs	r1, #4
 80011d6:	a202      	add	r2, pc, #8	@ (adr r2, 80011e0 <__clzsi2+0x2c>)
 80011d8:	5c10      	ldrb	r0, [r2, r0]
 80011da:	1840      	adds	r0, r0, r1
 80011dc:	4770      	bx	lr
 80011de:	46c0      	nop			@ (mov r8, r8)
 80011e0:	02020304 	.word	0x02020304
 80011e4:	01010101 	.word	0x01010101
	...

080011f0 <__eqsf2>:
 80011f0:	b570      	push	{r4, r5, r6, lr}
 80011f2:	0042      	lsls	r2, r0, #1
 80011f4:	024e      	lsls	r6, r1, #9
 80011f6:	004c      	lsls	r4, r1, #1
 80011f8:	0245      	lsls	r5, r0, #9
 80011fa:	0a6d      	lsrs	r5, r5, #9
 80011fc:	0e12      	lsrs	r2, r2, #24
 80011fe:	0fc3      	lsrs	r3, r0, #31
 8001200:	0a76      	lsrs	r6, r6, #9
 8001202:	0e24      	lsrs	r4, r4, #24
 8001204:	0fc9      	lsrs	r1, r1, #31
 8001206:	2aff      	cmp	r2, #255	@ 0xff
 8001208:	d010      	beq.n	800122c <__eqsf2+0x3c>
 800120a:	2cff      	cmp	r4, #255	@ 0xff
 800120c:	d00c      	beq.n	8001228 <__eqsf2+0x38>
 800120e:	2001      	movs	r0, #1
 8001210:	42a2      	cmp	r2, r4
 8001212:	d10a      	bne.n	800122a <__eqsf2+0x3a>
 8001214:	42b5      	cmp	r5, r6
 8001216:	d108      	bne.n	800122a <__eqsf2+0x3a>
 8001218:	428b      	cmp	r3, r1
 800121a:	d00f      	beq.n	800123c <__eqsf2+0x4c>
 800121c:	2a00      	cmp	r2, #0
 800121e:	d104      	bne.n	800122a <__eqsf2+0x3a>
 8001220:	0028      	movs	r0, r5
 8001222:	1e43      	subs	r3, r0, #1
 8001224:	4198      	sbcs	r0, r3
 8001226:	e000      	b.n	800122a <__eqsf2+0x3a>
 8001228:	2001      	movs	r0, #1
 800122a:	bd70      	pop	{r4, r5, r6, pc}
 800122c:	2001      	movs	r0, #1
 800122e:	2cff      	cmp	r4, #255	@ 0xff
 8001230:	d1fb      	bne.n	800122a <__eqsf2+0x3a>
 8001232:	4335      	orrs	r5, r6
 8001234:	d1f9      	bne.n	800122a <__eqsf2+0x3a>
 8001236:	404b      	eors	r3, r1
 8001238:	0018      	movs	r0, r3
 800123a:	e7f6      	b.n	800122a <__eqsf2+0x3a>
 800123c:	2000      	movs	r0, #0
 800123e:	e7f4      	b.n	800122a <__eqsf2+0x3a>

08001240 <__gesf2>:
 8001240:	b530      	push	{r4, r5, lr}
 8001242:	0042      	lsls	r2, r0, #1
 8001244:	0244      	lsls	r4, r0, #9
 8001246:	024d      	lsls	r5, r1, #9
 8001248:	0fc3      	lsrs	r3, r0, #31
 800124a:	0048      	lsls	r0, r1, #1
 800124c:	0a64      	lsrs	r4, r4, #9
 800124e:	0e12      	lsrs	r2, r2, #24
 8001250:	0a6d      	lsrs	r5, r5, #9
 8001252:	0e00      	lsrs	r0, r0, #24
 8001254:	0fc9      	lsrs	r1, r1, #31
 8001256:	2aff      	cmp	r2, #255	@ 0xff
 8001258:	d018      	beq.n	800128c <__gesf2+0x4c>
 800125a:	28ff      	cmp	r0, #255	@ 0xff
 800125c:	d00a      	beq.n	8001274 <__gesf2+0x34>
 800125e:	2a00      	cmp	r2, #0
 8001260:	d11e      	bne.n	80012a0 <__gesf2+0x60>
 8001262:	2800      	cmp	r0, #0
 8001264:	d10a      	bne.n	800127c <__gesf2+0x3c>
 8001266:	2d00      	cmp	r5, #0
 8001268:	d029      	beq.n	80012be <__gesf2+0x7e>
 800126a:	2c00      	cmp	r4, #0
 800126c:	d12d      	bne.n	80012ca <__gesf2+0x8a>
 800126e:	0048      	lsls	r0, r1, #1
 8001270:	3801      	subs	r0, #1
 8001272:	bd30      	pop	{r4, r5, pc}
 8001274:	2d00      	cmp	r5, #0
 8001276:	d125      	bne.n	80012c4 <__gesf2+0x84>
 8001278:	2a00      	cmp	r2, #0
 800127a:	d101      	bne.n	8001280 <__gesf2+0x40>
 800127c:	2c00      	cmp	r4, #0
 800127e:	d0f6      	beq.n	800126e <__gesf2+0x2e>
 8001280:	428b      	cmp	r3, r1
 8001282:	d019      	beq.n	80012b8 <__gesf2+0x78>
 8001284:	2001      	movs	r0, #1
 8001286:	425b      	negs	r3, r3
 8001288:	4318      	orrs	r0, r3
 800128a:	e7f2      	b.n	8001272 <__gesf2+0x32>
 800128c:	2c00      	cmp	r4, #0
 800128e:	d119      	bne.n	80012c4 <__gesf2+0x84>
 8001290:	28ff      	cmp	r0, #255	@ 0xff
 8001292:	d1f7      	bne.n	8001284 <__gesf2+0x44>
 8001294:	2d00      	cmp	r5, #0
 8001296:	d115      	bne.n	80012c4 <__gesf2+0x84>
 8001298:	2000      	movs	r0, #0
 800129a:	428b      	cmp	r3, r1
 800129c:	d1f2      	bne.n	8001284 <__gesf2+0x44>
 800129e:	e7e8      	b.n	8001272 <__gesf2+0x32>
 80012a0:	2800      	cmp	r0, #0
 80012a2:	d0ef      	beq.n	8001284 <__gesf2+0x44>
 80012a4:	428b      	cmp	r3, r1
 80012a6:	d1ed      	bne.n	8001284 <__gesf2+0x44>
 80012a8:	4282      	cmp	r2, r0
 80012aa:	dceb      	bgt.n	8001284 <__gesf2+0x44>
 80012ac:	db04      	blt.n	80012b8 <__gesf2+0x78>
 80012ae:	42ac      	cmp	r4, r5
 80012b0:	d8e8      	bhi.n	8001284 <__gesf2+0x44>
 80012b2:	2000      	movs	r0, #0
 80012b4:	42ac      	cmp	r4, r5
 80012b6:	d2dc      	bcs.n	8001272 <__gesf2+0x32>
 80012b8:	0058      	lsls	r0, r3, #1
 80012ba:	3801      	subs	r0, #1
 80012bc:	e7d9      	b.n	8001272 <__gesf2+0x32>
 80012be:	2c00      	cmp	r4, #0
 80012c0:	d0d7      	beq.n	8001272 <__gesf2+0x32>
 80012c2:	e7df      	b.n	8001284 <__gesf2+0x44>
 80012c4:	2002      	movs	r0, #2
 80012c6:	4240      	negs	r0, r0
 80012c8:	e7d3      	b.n	8001272 <__gesf2+0x32>
 80012ca:	428b      	cmp	r3, r1
 80012cc:	d1da      	bne.n	8001284 <__gesf2+0x44>
 80012ce:	e7ee      	b.n	80012ae <__gesf2+0x6e>

080012d0 <__lesf2>:
 80012d0:	b530      	push	{r4, r5, lr}
 80012d2:	0042      	lsls	r2, r0, #1
 80012d4:	0244      	lsls	r4, r0, #9
 80012d6:	024d      	lsls	r5, r1, #9
 80012d8:	0fc3      	lsrs	r3, r0, #31
 80012da:	0048      	lsls	r0, r1, #1
 80012dc:	0a64      	lsrs	r4, r4, #9
 80012de:	0e12      	lsrs	r2, r2, #24
 80012e0:	0a6d      	lsrs	r5, r5, #9
 80012e2:	0e00      	lsrs	r0, r0, #24
 80012e4:	0fc9      	lsrs	r1, r1, #31
 80012e6:	2aff      	cmp	r2, #255	@ 0xff
 80012e8:	d017      	beq.n	800131a <__lesf2+0x4a>
 80012ea:	28ff      	cmp	r0, #255	@ 0xff
 80012ec:	d00a      	beq.n	8001304 <__lesf2+0x34>
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d11b      	bne.n	800132a <__lesf2+0x5a>
 80012f2:	2800      	cmp	r0, #0
 80012f4:	d10a      	bne.n	800130c <__lesf2+0x3c>
 80012f6:	2d00      	cmp	r5, #0
 80012f8:	d01d      	beq.n	8001336 <__lesf2+0x66>
 80012fa:	2c00      	cmp	r4, #0
 80012fc:	d12d      	bne.n	800135a <__lesf2+0x8a>
 80012fe:	0048      	lsls	r0, r1, #1
 8001300:	3801      	subs	r0, #1
 8001302:	e011      	b.n	8001328 <__lesf2+0x58>
 8001304:	2d00      	cmp	r5, #0
 8001306:	d10e      	bne.n	8001326 <__lesf2+0x56>
 8001308:	2a00      	cmp	r2, #0
 800130a:	d101      	bne.n	8001310 <__lesf2+0x40>
 800130c:	2c00      	cmp	r4, #0
 800130e:	d0f6      	beq.n	80012fe <__lesf2+0x2e>
 8001310:	428b      	cmp	r3, r1
 8001312:	d10c      	bne.n	800132e <__lesf2+0x5e>
 8001314:	0058      	lsls	r0, r3, #1
 8001316:	3801      	subs	r0, #1
 8001318:	e006      	b.n	8001328 <__lesf2+0x58>
 800131a:	2c00      	cmp	r4, #0
 800131c:	d103      	bne.n	8001326 <__lesf2+0x56>
 800131e:	28ff      	cmp	r0, #255	@ 0xff
 8001320:	d105      	bne.n	800132e <__lesf2+0x5e>
 8001322:	2d00      	cmp	r5, #0
 8001324:	d015      	beq.n	8001352 <__lesf2+0x82>
 8001326:	2002      	movs	r0, #2
 8001328:	bd30      	pop	{r4, r5, pc}
 800132a:	2800      	cmp	r0, #0
 800132c:	d106      	bne.n	800133c <__lesf2+0x6c>
 800132e:	2001      	movs	r0, #1
 8001330:	425b      	negs	r3, r3
 8001332:	4318      	orrs	r0, r3
 8001334:	e7f8      	b.n	8001328 <__lesf2+0x58>
 8001336:	2c00      	cmp	r4, #0
 8001338:	d0f6      	beq.n	8001328 <__lesf2+0x58>
 800133a:	e7f8      	b.n	800132e <__lesf2+0x5e>
 800133c:	428b      	cmp	r3, r1
 800133e:	d1f6      	bne.n	800132e <__lesf2+0x5e>
 8001340:	4282      	cmp	r2, r0
 8001342:	dcf4      	bgt.n	800132e <__lesf2+0x5e>
 8001344:	dbe6      	blt.n	8001314 <__lesf2+0x44>
 8001346:	42ac      	cmp	r4, r5
 8001348:	d8f1      	bhi.n	800132e <__lesf2+0x5e>
 800134a:	2000      	movs	r0, #0
 800134c:	42ac      	cmp	r4, r5
 800134e:	d2eb      	bcs.n	8001328 <__lesf2+0x58>
 8001350:	e7e0      	b.n	8001314 <__lesf2+0x44>
 8001352:	2000      	movs	r0, #0
 8001354:	428b      	cmp	r3, r1
 8001356:	d1ea      	bne.n	800132e <__lesf2+0x5e>
 8001358:	e7e6      	b.n	8001328 <__lesf2+0x58>
 800135a:	428b      	cmp	r3, r1
 800135c:	d1e7      	bne.n	800132e <__lesf2+0x5e>
 800135e:	e7f2      	b.n	8001346 <__lesf2+0x76>

08001360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001364:	f001 fae6 	bl	8002934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001368:	f000 f868 	bl	800143c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800136c:	f000 f91a 	bl	80015a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001370:	f000 f8ac 	bl	80014cc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 8001374:	4b2e      	ldr	r3, [pc, #184]	@ (8001430 <main+0xd0>)
 8001376:	0018      	movs	r0, r3
 8001378:	f001 fe70 	bl	800305c <HAL_ADC_Start_IT>
  HAL_Delay(1500);
 800137c:	4b2d      	ldr	r3, [pc, #180]	@ (8001434 <main+0xd4>)
 800137e:	0018      	movs	r0, r3
 8001380:	f001 fb5e 	bl	8002a40 <HAL_Delay>

  while (1)
  {

	  //NORMAL DE 4 A 26 LETRAS (actual 2024)
	  Barrido1(2,60,2500);Blink(2,2000);
 8001384:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <main+0xd8>)
 8001386:	001a      	movs	r2, r3
 8001388:	213c      	movs	r1, #60	@ 0x3c
 800138a:	2002      	movs	r0, #2
 800138c:	f000 faee 	bl	800196c <Barrido1>
 8001390:	23fa      	movs	r3, #250	@ 0xfa
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	0019      	movs	r1, r3
 8001396:	2002      	movs	r0, #2
 8001398:	f001 f97a 	bl	8002690 <Blink>
	  ArmarIzquierda(2,30,2000);Blink(2,2000);
 800139c:	23fa      	movs	r3, #250	@ 0xfa
 800139e:	00db      	lsls	r3, r3, #3
 80013a0:	001a      	movs	r2, r3
 80013a2:	211e      	movs	r1, #30
 80013a4:	2002      	movs	r0, #2
 80013a6:	f001 f88d 	bl	80024c4 <ArmarIzquierda>
 80013aa:	23fa      	movs	r3, #250	@ 0xfa
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	0019      	movs	r1, r3
 80013b0:	2002      	movs	r0, #2
 80013b2:	f001 f96d 	bl	8002690 <Blink>
	  VolumenAbrir(2,30,2500);Blink(2,2000);
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <main+0xd8>)
 80013b8:	001a      	movs	r2, r3
 80013ba:	211e      	movs	r1, #30
 80013bc:	2002      	movs	r0, #2
 80013be:	f000 fef3 	bl	80021a8 <VolumenAbrir>
 80013c2:	23fa      	movs	r3, #250	@ 0xfa
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	0019      	movs	r1, r3
 80013c8:	2002      	movs	r0, #2
 80013ca:	f001 f961 	bl	8002690 <Blink>
	  //estos dos no quiere luis
	  //EncenderAleatorio(2,150,2000);Blink(2,2000);
	  //Girar(4,100);Blink(2,2000);

	  VolumenCerrar(2,30,2500);Blink(2,2000);
 80013ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <main+0xd8>)
 80013d0:	001a      	movs	r2, r3
 80013d2:	211e      	movs	r1, #30
 80013d4:	2002      	movs	r0, #2
 80013d6:	f000 ffaf 	bl	8002338 <VolumenCerrar>
 80013da:	23fa      	movs	r3, #250	@ 0xfa
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	0019      	movs	r1, r3
 80013e0:	2002      	movs	r0, #2
 80013e2:	f001 f955 	bl	8002690 <Blink>

	  CerrarApagar(1,150,2000);
 80013e6:	23fa      	movs	r3, #250	@ 0xfa
 80013e8:	00db      	lsls	r3, r3, #3
 80013ea:	001a      	movs	r2, r3
 80013ec:	2196      	movs	r1, #150	@ 0x96
 80013ee:	2001      	movs	r0, #1
 80013f0:	f000 fd60 	bl	8001eb4 <CerrarApagar>
	  AbrirApagar(1,150,2000);
 80013f4:	23fa      	movs	r3, #250	@ 0xfa
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	001a      	movs	r2, r3
 80013fa:	2196      	movs	r1, #150	@ 0x96
 80013fc:	2001      	movs	r0, #1
 80013fe:	f000 fbed 	bl	8001bdc <AbrirApagar>
	  AbrirApagar(1,150,2000);
 8001402:	23fa      	movs	r3, #250	@ 0xfa
 8001404:	00db      	lsls	r3, r3, #3
 8001406:	001a      	movs	r2, r3
 8001408:	2196      	movs	r1, #150	@ 0x96
 800140a:	2001      	movs	r0, #1
 800140c:	f000 fbe6 	bl	8001bdc <AbrirApagar>
	  CerrarApagar(1,150,2000);
 8001410:	23fa      	movs	r3, #250	@ 0xfa
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	001a      	movs	r2, r3
 8001416:	2196      	movs	r1, #150	@ 0x96
 8001418:	2001      	movs	r0, #1
 800141a:	f000 fd4b 	bl	8001eb4 <CerrarApagar>

	  Blink(2,2000);
 800141e:	23fa      	movs	r3, #250	@ 0xfa
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	0019      	movs	r1, r3
 8001424:	2002      	movs	r0, #2
 8001426:	f001 f933 	bl	8002690 <Blink>
	  Barrido1(2,60,2500);Blink(2,2000);
 800142a:	46c0      	nop			@ (mov r8, r8)
 800142c:	e7aa      	b.n	8001384 <main+0x24>
 800142e:	46c0      	nop			@ (mov r8, r8)
 8001430:	2000002c 	.word	0x2000002c
 8001434:	000005dc 	.word	0x000005dc
 8001438:	000009c4 	.word	0x000009c4

0800143c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b093      	sub	sp, #76	@ 0x4c
 8001440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001442:	2414      	movs	r4, #20
 8001444:	193b      	adds	r3, r7, r4
 8001446:	0018      	movs	r0, r3
 8001448:	2334      	movs	r3, #52	@ 0x34
 800144a:	001a      	movs	r2, r3
 800144c:	2100      	movs	r1, #0
 800144e:	f003 f969 	bl	8004724 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	0018      	movs	r0, r3
 8001456:	2310      	movs	r3, #16
 8001458:	001a      	movs	r2, r3
 800145a:	2100      	movs	r1, #0
 800145c:	f003 f962 	bl	8004724 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001460:	2380      	movs	r3, #128	@ 0x80
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	0018      	movs	r0, r3
 8001466:	f002 fc83 	bl	8003d70 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800146a:	193b      	adds	r3, r7, r4
 800146c:	2202      	movs	r2, #2
 800146e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001470:	193b      	adds	r3, r7, r4
 8001472:	2280      	movs	r2, #128	@ 0x80
 8001474:	0052      	lsls	r2, r2, #1
 8001476:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001478:	193b      	adds	r3, r7, r4
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800147e:	193b      	adds	r3, r7, r4
 8001480:	2240      	movs	r2, #64	@ 0x40
 8001482:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001484:	193b      	adds	r3, r7, r4
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148a:	193b      	adds	r3, r7, r4
 800148c:	0018      	movs	r0, r3
 800148e:	f002 fcaf 	bl	8003df0 <HAL_RCC_OscConfig>
 8001492:	1e03      	subs	r3, r0, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001496:	f001 f981 	bl	800279c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149a:	1d3b      	adds	r3, r7, #4
 800149c:	2207      	movs	r2, #7
 800149e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	2200      	movs	r2, #0
 80014a4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	2100      	movs	r1, #0
 80014b6:	0018      	movs	r0, r3
 80014b8:	f002 ffaa 	bl	8004410 <HAL_RCC_ClockConfig>
 80014bc:	1e03      	subs	r3, r0, #0
 80014be:	d001      	beq.n	80014c4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80014c0:	f001 f96c 	bl	800279c <Error_Handler>
  }
}
 80014c4:	46c0      	nop			@ (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b013      	add	sp, #76	@ 0x4c
 80014ca:	bd90      	pop	{r4, r7, pc}

080014cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	0018      	movs	r0, r3
 80014d6:	230c      	movs	r3, #12
 80014d8:	001a      	movs	r2, r3
 80014da:	2100      	movs	r1, #0
 80014dc:	f003 f922 	bl	8004724 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001598 <MX_ADC1_Init+0xcc>)
 80014e2:	4a2e      	ldr	r2, [pc, #184]	@ (800159c <MX_ADC1_Init+0xd0>)
 80014e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001598 <MX_ADC1_Init+0xcc>)
 80014e8:	2280      	movs	r2, #128	@ 0x80
 80014ea:	05d2      	lsls	r2, r2, #23
 80014ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001598 <MX_ADC1_Init+0xcc>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014f4:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <MX_ADC1_Init+0xcc>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014fa:	4b27      	ldr	r3, [pc, #156]	@ (8001598 <MX_ADC1_Init+0xcc>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001500:	4b25      	ldr	r3, [pc, #148]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001502:	2204      	movs	r2, #4
 8001504:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001506:	4b24      	ldr	r3, [pc, #144]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001508:	2200      	movs	r2, #0
 800150a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800150c:	4b22      	ldr	r3, [pc, #136]	@ (8001598 <MX_ADC1_Init+0xcc>)
 800150e:	2200      	movs	r2, #0
 8001510:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001512:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001514:	2200      	movs	r2, #0
 8001516:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001518:	4b1f      	ldr	r3, [pc, #124]	@ (8001598 <MX_ADC1_Init+0xcc>)
 800151a:	2201      	movs	r2, #1
 800151c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800151e:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001520:	2220      	movs	r2, #32
 8001522:	2100      	movs	r1, #0
 8001524:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001526:	4b1c      	ldr	r3, [pc, #112]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001528:	2200      	movs	r2, #0
 800152a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800152c:	4b1a      	ldr	r3, [pc, #104]	@ (8001598 <MX_ADC1_Init+0xcc>)
 800152e:	2200      	movs	r2, #0
 8001530:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001532:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001534:	222c      	movs	r2, #44	@ 0x2c
 8001536:	2100      	movs	r1, #0
 8001538:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800153a:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <MX_ADC1_Init+0xcc>)
 800153c:	2200      	movs	r2, #0
 800153e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001540:	4b15      	ldr	r3, [pc, #84]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001542:	2207      	movs	r2, #7
 8001544:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001546:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001548:	2207      	movs	r2, #7
 800154a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800154c:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <MX_ADC1_Init+0xcc>)
 800154e:	223c      	movs	r2, #60	@ 0x3c
 8001550:	2100      	movs	r1, #0
 8001552:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001554:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001556:	2200      	movs	r2, #0
 8001558:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800155a:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <MX_ADC1_Init+0xcc>)
 800155c:	0018      	movs	r0, r3
 800155e:	f001 fbd5 	bl	8002d0c <HAL_ADC_Init>
 8001562:	1e03      	subs	r3, r0, #0
 8001564:	d001      	beq.n	800156a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001566:	f001 f919 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	4a0c      	ldr	r2, [pc, #48]	@ (80015a0 <MX_ADC1_Init+0xd4>)
 800156e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	2200      	movs	r2, #0
 8001574:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800157c:	1d3a      	adds	r2, r7, #4
 800157e:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <MX_ADC1_Init+0xcc>)
 8001580:	0011      	movs	r1, r2
 8001582:	0018      	movs	r0, r3
 8001584:	f001 ff16 	bl	80033b4 <HAL_ADC_ConfigChannel>
 8001588:	1e03      	subs	r3, r0, #0
 800158a:	d001      	beq.n	8001590 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800158c:	f001 f906 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001590:	46c0      	nop			@ (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}
 8001598:	2000002c 	.word	0x2000002c
 800159c:	40012400 	.word	0x40012400
 80015a0:	2c000800 	.word	0x2c000800

080015a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a4:	b590      	push	{r4, r7, lr}
 80015a6:	b089      	sub	sp, #36	@ 0x24
 80015a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015aa:	240c      	movs	r4, #12
 80015ac:	193b      	adds	r3, r7, r4
 80015ae:	0018      	movs	r0, r3
 80015b0:	2314      	movs	r3, #20
 80015b2:	001a      	movs	r2, r3
 80015b4:	2100      	movs	r1, #0
 80015b6:	f003 f8b5 	bl	8004724 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ba:	4b39      	ldr	r3, [pc, #228]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015be:	4b38      	ldr	r3, [pc, #224]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015c0:	2102      	movs	r1, #2
 80015c2:	430a      	orrs	r2, r1
 80015c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80015c6:	4b36      	ldr	r3, [pc, #216]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015ca:	2202      	movs	r2, #2
 80015cc:	4013      	ands	r3, r2
 80015ce:	60bb      	str	r3, [r7, #8]
 80015d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d2:	4b33      	ldr	r3, [pc, #204]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015d6:	4b32      	ldr	r3, [pc, #200]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015d8:	2104      	movs	r1, #4
 80015da:	430a      	orrs	r2, r1
 80015dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80015de:	4b30      	ldr	r3, [pc, #192]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015e2:	2204      	movs	r2, #4
 80015e4:	4013      	ands	r3, r2
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ea:	4b2d      	ldr	r3, [pc, #180]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015ee:	4b2c      	ldr	r3, [pc, #176]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015f0:	2101      	movs	r1, #1
 80015f2:	430a      	orrs	r2, r1
 80015f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80015f6:	4b2a      	ldr	r3, [pc, #168]	@ (80016a0 <MX_GPIO_Init+0xfc>)
 80015f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015fa:	2201      	movs	r2, #1
 80015fc:	4013      	ands	r3, r2
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED12_Pin|LED13_Pin|LED14_Pin
 8001602:	4928      	ldr	r1, [pc, #160]	@ (80016a4 <MX_GPIO_Init+0x100>)
 8001604:	4b28      	ldr	r3, [pc, #160]	@ (80016a8 <MX_GPIO_Init+0x104>)
 8001606:	2200      	movs	r2, #0
 8001608:	0018      	movs	r0, r3
 800160a:	f002 fb93 	bl	8003d34 <HAL_GPIO_WritePin>
                          |LED22_Pin|LED23_Pin|LED24_Pin|LED25_Pin
                          |LED26_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED3_Pin|LED17_Pin, GPIO_PIN_RESET);
 800160e:	4927      	ldr	r1, [pc, #156]	@ (80016ac <MX_GPIO_Init+0x108>)
 8001610:	4b27      	ldr	r3, [pc, #156]	@ (80016b0 <MX_GPIO_Init+0x10c>)
 8001612:	2200      	movs	r2, #0
 8001614:	0018      	movs	r0, r3
 8001616:	f002 fb8d 	bl	8003d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin
 800161a:	4926      	ldr	r1, [pc, #152]	@ (80016b4 <MX_GPIO_Init+0x110>)
 800161c:	23a0      	movs	r3, #160	@ 0xa0
 800161e:	05db      	lsls	r3, r3, #23
 8001620:	2200      	movs	r2, #0
 8001622:	0018      	movs	r0, r3
 8001624:	f002 fb86 	bl	8003d34 <HAL_GPIO_WritePin>
                          |LED20_Pin|LED21_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED1_Pin LED12_Pin LED13_Pin LED14_Pin
                           LED22_Pin LED23_Pin LED24_Pin LED25_Pin
                           LED26_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED12_Pin|LED13_Pin|LED14_Pin
 8001628:	193b      	adds	r3, r7, r4
 800162a:	4a1e      	ldr	r2, [pc, #120]	@ (80016a4 <MX_GPIO_Init+0x100>)
 800162c:	601a      	str	r2, [r3, #0]
                          |LED22_Pin|LED23_Pin|LED24_Pin|LED25_Pin
                          |LED26_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800162e:	193b      	adds	r3, r7, r4
 8001630:	2211      	movs	r2, #17
 8001632:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	193b      	adds	r3, r7, r4
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	193b      	adds	r3, r7, r4
 800163c:	2200      	movs	r2, #0
 800163e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001640:	193b      	adds	r3, r7, r4
 8001642:	4a19      	ldr	r2, [pc, #100]	@ (80016a8 <MX_GPIO_Init+0x104>)
 8001644:	0019      	movs	r1, r3
 8001646:	0010      	movs	r0, r2
 8001648:	f002 fa10 	bl	8003a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED3_Pin LED17_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED17_Pin;
 800164c:	193b      	adds	r3, r7, r4
 800164e:	4a17      	ldr	r2, [pc, #92]	@ (80016ac <MX_GPIO_Init+0x108>)
 8001650:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001652:	193b      	adds	r3, r7, r4
 8001654:	2211      	movs	r2, #17
 8001656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	193b      	adds	r3, r7, r4
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	193b      	adds	r3, r7, r4
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001664:	193b      	adds	r3, r7, r4
 8001666:	4a12      	ldr	r2, [pc, #72]	@ (80016b0 <MX_GPIO_Init+0x10c>)
 8001668:	0019      	movs	r1, r3
 800166a:	0010      	movs	r0, r2
 800166c:	f002 f9fe 	bl	8003a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED5_Pin LED6_Pin LED7_Pin
                           LED8_Pin LED9_Pin LED10_Pin LED11_Pin
                           LED15_Pin LED16_Pin LED18_Pin LED19_Pin
                           LED20_Pin LED21_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin
 8001670:	0021      	movs	r1, r4
 8001672:	187b      	adds	r3, r7, r1
 8001674:	4a0f      	ldr	r2, [pc, #60]	@ (80016b4 <MX_GPIO_Init+0x110>)
 8001676:	601a      	str	r2, [r3, #0]
                          |LED8_Pin|LED9_Pin|LED10_Pin|LED11_Pin
                          |LED15_Pin|LED16_Pin|LED18_Pin|LED19_Pin
                          |LED20_Pin|LED21_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001678:	187b      	adds	r3, r7, r1
 800167a:	2211      	movs	r2, #17
 800167c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	187b      	adds	r3, r7, r1
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	187b      	adds	r3, r7, r1
 8001686:	2200      	movs	r2, #0
 8001688:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168a:	187a      	adds	r2, r7, r1
 800168c:	23a0      	movs	r3, #160	@ 0xa0
 800168e:	05db      	lsls	r3, r3, #23
 8001690:	0011      	movs	r1, r2
 8001692:	0018      	movs	r0, r3
 8001694:	f002 f9ea 	bl	8003a6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001698:	46c0      	nop			@ (mov r8, r8)
 800169a:	46bd      	mov	sp, r7
 800169c:	b009      	add	sp, #36	@ 0x24
 800169e:	bd90      	pop	{r4, r7, pc}
 80016a0:	40021000 	.word	0x40021000
 80016a4:	0000037f 	.word	0x0000037f
 80016a8:	50000400 	.word	0x50000400
 80016ac:	0000c040 	.word	0x0000c040
 80016b0:	50000800 	.word	0x50000800
 80016b4:	00009fff 	.word	0x00009fff

080016b8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	adc = HAL_ADC_GetValue(&hadc1);
 80016c0:	4b0e      	ldr	r3, [pc, #56]	@ (80016fc <HAL_ADC_ConvCpltCallback+0x44>)
 80016c2:	0018      	movs	r0, r3
 80016c4:	f001 fd42 	bl	800314c <HAL_ADC_GetValue>
 80016c8:	0003      	movs	r3, r0
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <HAL_ADC_ConvCpltCallback+0x48>)
 80016ce:	801a      	strh	r2, [r3, #0]
	vel = (float)adc/1023;
 80016d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <HAL_ADC_ConvCpltCallback+0x48>)
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f7ff fced 	bl	80010b4 <__aeabi_ui2f>
 80016da:	1c03      	adds	r3, r0, #0
 80016dc:	4909      	ldr	r1, [pc, #36]	@ (8001704 <HAL_ADC_ConvCpltCallback+0x4c>)
 80016de:	1c18      	adds	r0, r3, #0
 80016e0:	f7fe ffa4 	bl	800062c <__aeabi_fdiv>
 80016e4:	1c03      	adds	r3, r0, #0
 80016e6:	1c1a      	adds	r2, r3, #0
 80016e8:	4b07      	ldr	r3, [pc, #28]	@ (8001708 <HAL_ADC_ConvCpltCallback+0x50>)
 80016ea:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 80016ec:	4b03      	ldr	r3, [pc, #12]	@ (80016fc <HAL_ADC_ConvCpltCallback+0x44>)
 80016ee:	0018      	movs	r0, r3
 80016f0:	f001 fcb4 	bl	800305c <HAL_ADC_Start_IT>
}
 80016f4:	46c0      	nop			@ (mov r8, r8)
 80016f6:	46bd      	mov	sp, r7
 80016f8:	b002      	add	sp, #8
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	2000002c 	.word	0x2000002c
 8001700:	20000090 	.word	0x20000090
 8001704:	447fc000 	.word	0x447fc000
 8001708:	20000094 	.word	0x20000094

0800170c <Refresh_ADC_Value>:

float Refresh_ADC_Value(void){
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	adc = HAL_ADC_GetValue(&hadc1);
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <Refresh_ADC_Value+0x44>)
 8001712:	0018      	movs	r0, r3
 8001714:	f001 fd1a 	bl	800314c <HAL_ADC_GetValue>
 8001718:	0003      	movs	r3, r0
 800171a:	b29a      	uxth	r2, r3
 800171c:	4b0d      	ldr	r3, [pc, #52]	@ (8001754 <Refresh_ADC_Value+0x48>)
 800171e:	801a      	strh	r2, [r3, #0]
	vel = (float)adc/1023;
 8001720:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <Refresh_ADC_Value+0x48>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	0018      	movs	r0, r3
 8001726:	f7ff fcc5 	bl	80010b4 <__aeabi_ui2f>
 800172a:	1c03      	adds	r3, r0, #0
 800172c:	490a      	ldr	r1, [pc, #40]	@ (8001758 <Refresh_ADC_Value+0x4c>)
 800172e:	1c18      	adds	r0, r3, #0
 8001730:	f7fe ff7c 	bl	800062c <__aeabi_fdiv>
 8001734:	1c03      	adds	r3, r0, #0
 8001736:	1c1a      	adds	r2, r3, #0
 8001738:	4b08      	ldr	r3, [pc, #32]	@ (800175c <Refresh_ADC_Value+0x50>)
 800173a:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <Refresh_ADC_Value+0x44>)
 800173e:	0018      	movs	r0, r3
 8001740:	f001 fc8c 	bl	800305c <HAL_ADC_Start_IT>
	return vel;
 8001744:	4b05      	ldr	r3, [pc, #20]	@ (800175c <Refresh_ADC_Value+0x50>)
 8001746:	681b      	ldr	r3, [r3, #0]
}
 8001748:	1c18      	adds	r0, r3, #0
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	46c0      	nop			@ (mov r8, r8)
 8001750:	2000002c 	.word	0x2000002c
 8001754:	20000090 	.word	0x20000090
 8001758:	447fc000 	.word	0x447fc000
 800175c:	20000094 	.word	0x20000094

08001760 <ControlLeds>:

void ControlLeds(uint8_t led, uint8_t state){
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	0002      	movs	r2, r0
 8001768:	1dfb      	adds	r3, r7, #7
 800176a:	701a      	strb	r2, [r3, #0]
 800176c:	1dbb      	adds	r3, r7, #6
 800176e:	1c0a      	adds	r2, r1, #0
 8001770:	701a      	strb	r2, [r3, #0]
	switch(led){
 8001772:	1dfb      	adds	r3, r7, #7
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b1a      	cmp	r3, #26
 8001778:	d900      	bls.n	800177c <ControlLeds+0x1c>
 800177a:	e0ec      	b.n	8001956 <ControlLeds+0x1f6>
 800177c:	009a      	lsls	r2, r3, #2
 800177e:	4b78      	ldr	r3, [pc, #480]	@ (8001960 <ControlLeds+0x200>)
 8001780:	18d3      	adds	r3, r2, r3
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	469f      	mov	pc, r3
		case 1:  L1(state); break;
 8001786:	1dbb      	adds	r3, r7, #6
 8001788:	781a      	ldrb	r2, [r3, #0]
 800178a:	2380      	movs	r3, #128	@ 0x80
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	4875      	ldr	r0, [pc, #468]	@ (8001964 <ControlLeds+0x204>)
 8001790:	0019      	movs	r1, r3
 8001792:	f002 facf 	bl	8003d34 <HAL_GPIO_WritePin>
 8001796:	e0de      	b.n	8001956 <ControlLeds+0x1f6>
		case 2:  L2(state); break;
 8001798:	1dbb      	adds	r3, r7, #6
 800179a:	781a      	ldrb	r2, [r3, #0]
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	01db      	lsls	r3, r3, #7
 80017a0:	4871      	ldr	r0, [pc, #452]	@ (8001968 <ControlLeds+0x208>)
 80017a2:	0019      	movs	r1, r3
 80017a4:	f002 fac6 	bl	8003d34 <HAL_GPIO_WritePin>
 80017a8:	e0d5      	b.n	8001956 <ControlLeds+0x1f6>
		case 3:  L3(state); break;
 80017aa:	1dbb      	adds	r3, r7, #6
 80017ac:	781a      	ldrb	r2, [r3, #0]
 80017ae:	2380      	movs	r3, #128	@ 0x80
 80017b0:	021b      	lsls	r3, r3, #8
 80017b2:	486d      	ldr	r0, [pc, #436]	@ (8001968 <ControlLeds+0x208>)
 80017b4:	0019      	movs	r1, r3
 80017b6:	f002 fabd 	bl	8003d34 <HAL_GPIO_WritePin>
 80017ba:	e0cc      	b.n	8001956 <ControlLeds+0x1f6>
		case 4:  L4(state); break;
 80017bc:	1dbb      	adds	r3, r7, #6
 80017be:	781a      	ldrb	r2, [r3, #0]
 80017c0:	23a0      	movs	r3, #160	@ 0xa0
 80017c2:	05db      	lsls	r3, r3, #23
 80017c4:	2101      	movs	r1, #1
 80017c6:	0018      	movs	r0, r3
 80017c8:	f002 fab4 	bl	8003d34 <HAL_GPIO_WritePin>
 80017cc:	e0c3      	b.n	8001956 <ControlLeds+0x1f6>
		case 5:  L5(state); break;
 80017ce:	1dbb      	adds	r3, r7, #6
 80017d0:	781a      	ldrb	r2, [r3, #0]
 80017d2:	23a0      	movs	r3, #160	@ 0xa0
 80017d4:	05db      	lsls	r3, r3, #23
 80017d6:	2102      	movs	r1, #2
 80017d8:	0018      	movs	r0, r3
 80017da:	f002 faab 	bl	8003d34 <HAL_GPIO_WritePin>
 80017de:	e0ba      	b.n	8001956 <ControlLeds+0x1f6>
		case 6:  L6(state); break;
 80017e0:	1dbb      	adds	r3, r7, #6
 80017e2:	781a      	ldrb	r2, [r3, #0]
 80017e4:	23a0      	movs	r3, #160	@ 0xa0
 80017e6:	05db      	lsls	r3, r3, #23
 80017e8:	2104      	movs	r1, #4
 80017ea:	0018      	movs	r0, r3
 80017ec:	f002 faa2 	bl	8003d34 <HAL_GPIO_WritePin>
 80017f0:	e0b1      	b.n	8001956 <ControlLeds+0x1f6>
		case 7:  L7(state); break;
 80017f2:	1dbb      	adds	r3, r7, #6
 80017f4:	781a      	ldrb	r2, [r3, #0]
 80017f6:	23a0      	movs	r3, #160	@ 0xa0
 80017f8:	05db      	lsls	r3, r3, #23
 80017fa:	2108      	movs	r1, #8
 80017fc:	0018      	movs	r0, r3
 80017fe:	f002 fa99 	bl	8003d34 <HAL_GPIO_WritePin>
 8001802:	e0a8      	b.n	8001956 <ControlLeds+0x1f6>
		case 8:  L8(state); break;
 8001804:	1dbb      	adds	r3, r7, #6
 8001806:	781a      	ldrb	r2, [r3, #0]
 8001808:	23a0      	movs	r3, #160	@ 0xa0
 800180a:	05db      	lsls	r3, r3, #23
 800180c:	2110      	movs	r1, #16
 800180e:	0018      	movs	r0, r3
 8001810:	f002 fa90 	bl	8003d34 <HAL_GPIO_WritePin>
 8001814:	e09f      	b.n	8001956 <ControlLeds+0x1f6>
		case 9:  L9(state); break;
 8001816:	1dbb      	adds	r3, r7, #6
 8001818:	781a      	ldrb	r2, [r3, #0]
 800181a:	23a0      	movs	r3, #160	@ 0xa0
 800181c:	05db      	lsls	r3, r3, #23
 800181e:	2120      	movs	r1, #32
 8001820:	0018      	movs	r0, r3
 8001822:	f002 fa87 	bl	8003d34 <HAL_GPIO_WritePin>
 8001826:	e096      	b.n	8001956 <ControlLeds+0x1f6>
		case 10: L10(state);break;
 8001828:	1dbb      	adds	r3, r7, #6
 800182a:	781a      	ldrb	r2, [r3, #0]
 800182c:	23a0      	movs	r3, #160	@ 0xa0
 800182e:	05db      	lsls	r3, r3, #23
 8001830:	2140      	movs	r1, #64	@ 0x40
 8001832:	0018      	movs	r0, r3
 8001834:	f002 fa7e 	bl	8003d34 <HAL_GPIO_WritePin>
 8001838:	e08d      	b.n	8001956 <ControlLeds+0x1f6>
		case 11: L11(state);break;
 800183a:	1dbb      	adds	r3, r7, #6
 800183c:	781a      	ldrb	r2, [r3, #0]
 800183e:	23a0      	movs	r3, #160	@ 0xa0
 8001840:	05db      	lsls	r3, r3, #23
 8001842:	2180      	movs	r1, #128	@ 0x80
 8001844:	0018      	movs	r0, r3
 8001846:	f002 fa75 	bl	8003d34 <HAL_GPIO_WritePin>
 800184a:	e084      	b.n	8001956 <ControlLeds+0x1f6>
		case 12: L12(state);break;
 800184c:	1dbb      	adds	r3, r7, #6
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	4844      	ldr	r0, [pc, #272]	@ (8001964 <ControlLeds+0x204>)
 8001852:	001a      	movs	r2, r3
 8001854:	2101      	movs	r1, #1
 8001856:	f002 fa6d 	bl	8003d34 <HAL_GPIO_WritePin>
 800185a:	e07c      	b.n	8001956 <ControlLeds+0x1f6>
		case 13: L13(state);break;
 800185c:	1dbb      	adds	r3, r7, #6
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4840      	ldr	r0, [pc, #256]	@ (8001964 <ControlLeds+0x204>)
 8001862:	001a      	movs	r2, r3
 8001864:	2102      	movs	r1, #2
 8001866:	f002 fa65 	bl	8003d34 <HAL_GPIO_WritePin>
 800186a:	e074      	b.n	8001956 <ControlLeds+0x1f6>
		case 14: L14(state);break;
 800186c:	1dbb      	adds	r3, r7, #6
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	483c      	ldr	r0, [pc, #240]	@ (8001964 <ControlLeds+0x204>)
 8001872:	001a      	movs	r2, r3
 8001874:	2104      	movs	r1, #4
 8001876:	f002 fa5d 	bl	8003d34 <HAL_GPIO_WritePin>
 800187a:	e06c      	b.n	8001956 <ControlLeds+0x1f6>
		case 15: L15(state);break;
 800187c:	1dbb      	adds	r3, r7, #6
 800187e:	781a      	ldrb	r2, [r3, #0]
 8001880:	2380      	movs	r3, #128	@ 0x80
 8001882:	0059      	lsls	r1, r3, #1
 8001884:	23a0      	movs	r3, #160	@ 0xa0
 8001886:	05db      	lsls	r3, r3, #23
 8001888:	0018      	movs	r0, r3
 800188a:	f002 fa53 	bl	8003d34 <HAL_GPIO_WritePin>
 800188e:	e062      	b.n	8001956 <ControlLeds+0x1f6>
		case 16: L16(state);break;
 8001890:	1dbb      	adds	r3, r7, #6
 8001892:	781a      	ldrb	r2, [r3, #0]
 8001894:	2380      	movs	r3, #128	@ 0x80
 8001896:	0099      	lsls	r1, r3, #2
 8001898:	23a0      	movs	r3, #160	@ 0xa0
 800189a:	05db      	lsls	r3, r3, #23
 800189c:	0018      	movs	r0, r3
 800189e:	f002 fa49 	bl	8003d34 <HAL_GPIO_WritePin>
 80018a2:	e058      	b.n	8001956 <ControlLeds+0x1f6>
		case 17: L17(state);break;
 80018a4:	1dbb      	adds	r3, r7, #6
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	482f      	ldr	r0, [pc, #188]	@ (8001968 <ControlLeds+0x208>)
 80018aa:	001a      	movs	r2, r3
 80018ac:	2140      	movs	r1, #64	@ 0x40
 80018ae:	f002 fa41 	bl	8003d34 <HAL_GPIO_WritePin>
 80018b2:	e050      	b.n	8001956 <ControlLeds+0x1f6>
		case 18: L18(state);break;
 80018b4:	1dbb      	adds	r3, r7, #6
 80018b6:	781a      	ldrb	r2, [r3, #0]
 80018b8:	2380      	movs	r3, #128	@ 0x80
 80018ba:	00d9      	lsls	r1, r3, #3
 80018bc:	23a0      	movs	r3, #160	@ 0xa0
 80018be:	05db      	lsls	r3, r3, #23
 80018c0:	0018      	movs	r0, r3
 80018c2:	f002 fa37 	bl	8003d34 <HAL_GPIO_WritePin>
 80018c6:	e046      	b.n	8001956 <ControlLeds+0x1f6>
		case 19: L19(state);break;
 80018c8:	1dbb      	adds	r3, r7, #6
 80018ca:	781a      	ldrb	r2, [r3, #0]
 80018cc:	2380      	movs	r3, #128	@ 0x80
 80018ce:	0119      	lsls	r1, r3, #4
 80018d0:	23a0      	movs	r3, #160	@ 0xa0
 80018d2:	05db      	lsls	r3, r3, #23
 80018d4:	0018      	movs	r0, r3
 80018d6:	f002 fa2d 	bl	8003d34 <HAL_GPIO_WritePin>
 80018da:	e03c      	b.n	8001956 <ControlLeds+0x1f6>
		case 20: L20(state);break;
 80018dc:	1dbb      	adds	r3, r7, #6
 80018de:	781a      	ldrb	r2, [r3, #0]
 80018e0:	2380      	movs	r3, #128	@ 0x80
 80018e2:	0159      	lsls	r1, r3, #5
 80018e4:	23a0      	movs	r3, #160	@ 0xa0
 80018e6:	05db      	lsls	r3, r3, #23
 80018e8:	0018      	movs	r0, r3
 80018ea:	f002 fa23 	bl	8003d34 <HAL_GPIO_WritePin>
 80018ee:	e032      	b.n	8001956 <ControlLeds+0x1f6>
		case 21: L21(state);break;
 80018f0:	1dbb      	adds	r3, r7, #6
 80018f2:	781a      	ldrb	r2, [r3, #0]
 80018f4:	2380      	movs	r3, #128	@ 0x80
 80018f6:	0219      	lsls	r1, r3, #8
 80018f8:	23a0      	movs	r3, #160	@ 0xa0
 80018fa:	05db      	lsls	r3, r3, #23
 80018fc:	0018      	movs	r0, r3
 80018fe:	f002 fa19 	bl	8003d34 <HAL_GPIO_WritePin>
 8001902:	e028      	b.n	8001956 <ControlLeds+0x1f6>
		case 22: L22(state);break;
 8001904:	1dbb      	adds	r3, r7, #6
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4816      	ldr	r0, [pc, #88]	@ (8001964 <ControlLeds+0x204>)
 800190a:	001a      	movs	r2, r3
 800190c:	2108      	movs	r1, #8
 800190e:	f002 fa11 	bl	8003d34 <HAL_GPIO_WritePin>
 8001912:	e020      	b.n	8001956 <ControlLeds+0x1f6>
		case 23: L23(state);break;
 8001914:	1dbb      	adds	r3, r7, #6
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	4812      	ldr	r0, [pc, #72]	@ (8001964 <ControlLeds+0x204>)
 800191a:	001a      	movs	r2, r3
 800191c:	2110      	movs	r1, #16
 800191e:	f002 fa09 	bl	8003d34 <HAL_GPIO_WritePin>
 8001922:	e018      	b.n	8001956 <ControlLeds+0x1f6>
		case 24: L24(state);break;
 8001924:	1dbb      	adds	r3, r7, #6
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	480e      	ldr	r0, [pc, #56]	@ (8001964 <ControlLeds+0x204>)
 800192a:	001a      	movs	r2, r3
 800192c:	2120      	movs	r1, #32
 800192e:	f002 fa01 	bl	8003d34 <HAL_GPIO_WritePin>
 8001932:	e010      	b.n	8001956 <ControlLeds+0x1f6>
		case 25: L25(state);break;
 8001934:	1dbb      	adds	r3, r7, #6
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	480a      	ldr	r0, [pc, #40]	@ (8001964 <ControlLeds+0x204>)
 800193a:	001a      	movs	r2, r3
 800193c:	2140      	movs	r1, #64	@ 0x40
 800193e:	f002 f9f9 	bl	8003d34 <HAL_GPIO_WritePin>
 8001942:	e008      	b.n	8001956 <ControlLeds+0x1f6>
		case 26: L26(state);break;
 8001944:	1dbb      	adds	r3, r7, #6
 8001946:	781a      	ldrb	r2, [r3, #0]
 8001948:	2380      	movs	r3, #128	@ 0x80
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4805      	ldr	r0, [pc, #20]	@ (8001964 <ControlLeds+0x204>)
 800194e:	0019      	movs	r1, r3
 8001950:	f002 f9f0 	bl	8003d34 <HAL_GPIO_WritePin>
 8001954:	46c0      	nop			@ (mov r8, r8)
	}
}
 8001956:	46c0      	nop			@ (mov r8, r8)
 8001958:	46bd      	mov	sp, r7
 800195a:	b002      	add	sp, #8
 800195c:	bd80      	pop	{r7, pc}
 800195e:	46c0      	nop			@ (mov r8, r8)
 8001960:	08004810 	.word	0x08004810
 8001964:	50000400 	.word	0x50000400
 8001968:	50000800 	.word	0x50000800

0800196c <Barrido1>:

void Barrido1(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 800196c:	b5b0      	push	{r4, r5, r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	0004      	movs	r4, r0
 8001974:	0008      	movs	r0, r1
 8001976:	0011      	movs	r1, r2
 8001978:	1dfb      	adds	r3, r7, #7
 800197a:	1c22      	adds	r2, r4, #0
 800197c:	701a      	strb	r2, [r3, #0]
 800197e:	1d3b      	adds	r3, r7, #4
 8001980:	1c02      	adds	r2, r0, #0
 8001982:	801a      	strh	r2, [r3, #0]
 8001984:	1cbb      	adds	r3, r7, #2
 8001986:	1c0a      	adds	r2, r1, #0
 8001988:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 800198a:	230f      	movs	r3, #15
 800198c:	18fb      	adds	r3, r7, r3
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e074      	b.n	8001a7e <Barrido1+0x112>
		for(uint8_t i=1; i<=cantLeds; i++){ControlLeds(i,1);HAL_Delay(tiempo*Refresh_ADC_Value());}
 8001994:	230e      	movs	r3, #14
 8001996:	18fb      	adds	r3, r7, r3
 8001998:	2201      	movs	r2, #1
 800199a:	701a      	strb	r2, [r3, #0]
 800199c:	e020      	b.n	80019e0 <Barrido1+0x74>
 800199e:	250e      	movs	r5, #14
 80019a0:	197b      	adds	r3, r7, r5
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2101      	movs	r1, #1
 80019a6:	0018      	movs	r0, r3
 80019a8:	f7ff feda 	bl	8001760 <ControlLeds>
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	0018      	movs	r0, r3
 80019b2:	f7ff fb2f 	bl	8001014 <__aeabi_i2f>
 80019b6:	1c04      	adds	r4, r0, #0
 80019b8:	f7ff fea8 	bl	800170c <Refresh_ADC_Value>
 80019bc:	1c03      	adds	r3, r0, #0
 80019be:	1c19      	adds	r1, r3, #0
 80019c0:	1c20      	adds	r0, r4, #0
 80019c2:	f7fe ff49 	bl	8000858 <__aeabi_fmul>
 80019c6:	1c03      	adds	r3, r0, #0
 80019c8:	1c18      	adds	r0, r3, #0
 80019ca:	f7fe fc25 	bl	8000218 <__aeabi_f2uiz>
 80019ce:	0003      	movs	r3, r0
 80019d0:	0018      	movs	r0, r3
 80019d2:	f001 f835 	bl	8002a40 <HAL_Delay>
 80019d6:	197b      	adds	r3, r7, r5
 80019d8:	781a      	ldrb	r2, [r3, #0]
 80019da:	197b      	adds	r3, r7, r5
 80019dc:	3201      	adds	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a98 <Barrido1+0x12c>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	220e      	movs	r2, #14
 80019e6:	18ba      	adds	r2, r7, r2
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d9d7      	bls.n	800199e <Barrido1+0x32>
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 80019ee:	1cbb      	adds	r3, r7, #2
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	0018      	movs	r0, r3
 80019f4:	f7ff fb0e 	bl	8001014 <__aeabi_i2f>
 80019f8:	1c04      	adds	r4, r0, #0
 80019fa:	f7ff fe87 	bl	800170c <Refresh_ADC_Value>
 80019fe:	1c03      	adds	r3, r0, #0
 8001a00:	1c19      	adds	r1, r3, #0
 8001a02:	1c20      	adds	r0, r4, #0
 8001a04:	f7fe ff28 	bl	8000858 <__aeabi_fmul>
 8001a08:	1c03      	adds	r3, r0, #0
 8001a0a:	1c18      	adds	r0, r3, #0
 8001a0c:	f7fe fc04 	bl	8000218 <__aeabi_f2uiz>
 8001a10:	0003      	movs	r3, r0
 8001a12:	0018      	movs	r0, r3
 8001a14:	f001 f814 	bl	8002a40 <HAL_Delay>
		for(uint8_t i=1; i<=cantLeds; i++){ControlLeds(i,0);HAL_Delay(tiempo*Refresh_ADC_Value());}
 8001a18:	230d      	movs	r3, #13
 8001a1a:	18fb      	adds	r3, r7, r3
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	e020      	b.n	8001a64 <Barrido1+0xf8>
 8001a22:	250d      	movs	r5, #13
 8001a24:	197b      	adds	r3, r7, r5
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2100      	movs	r1, #0
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f7ff fe98 	bl	8001760 <ControlLeds>
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	0018      	movs	r0, r3
 8001a36:	f7ff faed 	bl	8001014 <__aeabi_i2f>
 8001a3a:	1c04      	adds	r4, r0, #0
 8001a3c:	f7ff fe66 	bl	800170c <Refresh_ADC_Value>
 8001a40:	1c03      	adds	r3, r0, #0
 8001a42:	1c19      	adds	r1, r3, #0
 8001a44:	1c20      	adds	r0, r4, #0
 8001a46:	f7fe ff07 	bl	8000858 <__aeabi_fmul>
 8001a4a:	1c03      	adds	r3, r0, #0
 8001a4c:	1c18      	adds	r0, r3, #0
 8001a4e:	f7fe fbe3 	bl	8000218 <__aeabi_f2uiz>
 8001a52:	0003      	movs	r3, r0
 8001a54:	0018      	movs	r0, r3
 8001a56:	f000 fff3 	bl	8002a40 <HAL_Delay>
 8001a5a:	197b      	adds	r3, r7, r5
 8001a5c:	781a      	ldrb	r2, [r3, #0]
 8001a5e:	197b      	adds	r3, r7, r5
 8001a60:	3201      	adds	r2, #1
 8001a62:	701a      	strb	r2, [r3, #0]
 8001a64:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <Barrido1+0x12c>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	220d      	movs	r2, #13
 8001a6a:	18ba      	adds	r2, r7, r2
 8001a6c:	7812      	ldrb	r2, [r2, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d9d7      	bls.n	8001a22 <Barrido1+0xb6>
	for(uint8_t v=0;v<veces;v++){
 8001a72:	210f      	movs	r1, #15
 8001a74:	187b      	adds	r3, r7, r1
 8001a76:	781a      	ldrb	r2, [r3, #0]
 8001a78:	187b      	adds	r3, r7, r1
 8001a7a:	3201      	adds	r2, #1
 8001a7c:	701a      	strb	r2, [r3, #0]
 8001a7e:	230f      	movs	r3, #15
 8001a80:	18fa      	adds	r2, r7, r3
 8001a82:	1dfb      	adds	r3, r7, #7
 8001a84:	7812      	ldrb	r2, [r2, #0]
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d383      	bcc.n	8001994 <Barrido1+0x28>
	}
}
 8001a8c:	46c0      	nop			@ (mov r8, r8)
 8001a8e:	46c0      	nop			@ (mov r8, r8)
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b004      	add	sp, #16
 8001a94:	bdb0      	pop	{r4, r5, r7, pc}
 8001a96:	46c0      	nop			@ (mov r8, r8)
 8001a98:	20000000 	.word	0x20000000

08001a9c <Encender_1_Led_2>:
			ControlLeds(i,0);
		}
	}
}

void Encender_1_Led_2(uint8_t num_led){
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	1dfb      	adds	r3, r7, #7
 8001aa6:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=cantLeds; i++){
 8001aa8:	230f      	movs	r3, #15
 8001aaa:	18fb      	adds	r3, r7, r3
 8001aac:	2201      	movs	r2, #1
 8001aae:	701a      	strb	r2, [r3, #0]
 8001ab0:	e01a      	b.n	8001ae8 <Encender_1_Led_2+0x4c>
		if(i<=num_led){
 8001ab2:	210f      	movs	r1, #15
 8001ab4:	187a      	adds	r2, r7, r1
 8001ab6:	1dfb      	adds	r3, r7, #7
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d806      	bhi.n	8001ace <Encender_1_Led_2+0x32>
			ControlLeds(i,1);
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	f7ff fe4a 	bl	8001760 <ControlLeds>
 8001acc:	e006      	b.n	8001adc <Encender_1_Led_2+0x40>
		}else{
			ControlLeds(i,0);
 8001ace:	230f      	movs	r3, #15
 8001ad0:	18fb      	adds	r3, r7, r3
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f7ff fe42 	bl	8001760 <ControlLeds>
	for(uint8_t i=1; i<=cantLeds; i++){
 8001adc:	210f      	movs	r1, #15
 8001ade:	187b      	adds	r3, r7, r1
 8001ae0:	781a      	ldrb	r2, [r3, #0]
 8001ae2:	187b      	adds	r3, r7, r1
 8001ae4:	3201      	adds	r2, #1
 8001ae6:	701a      	strb	r2, [r3, #0]
 8001ae8:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <Encender_1_Led_2+0x64>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	220f      	movs	r2, #15
 8001aee:	18ba      	adds	r2, r7, r2
 8001af0:	7812      	ldrb	r2, [r2, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d9dd      	bls.n	8001ab2 <Encender_1_Led_2+0x16>
		}
	}
}
 8001af6:	46c0      	nop			@ (mov r8, r8)
 8001af8:	46c0      	nop			@ (mov r8, r8)
 8001afa:	46bd      	mov	sp, r7
 8001afc:	b004      	add	sp, #16
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000000 	.word	0x20000000

08001b04 <Encender_1_Led_3>:

void Encender_1_Led_3(uint8_t num_led){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	1dfb      	adds	r3, r7, #7
 8001b0e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=cantLeds; i++){
 8001b10:	230f      	movs	r3, #15
 8001b12:	18fb      	adds	r3, r7, r3
 8001b14:	2201      	movs	r2, #1
 8001b16:	701a      	strb	r2, [r3, #0]
 8001b18:	e01a      	b.n	8001b50 <Encender_1_Led_3+0x4c>
		if(i>=num_led){
 8001b1a:	210f      	movs	r1, #15
 8001b1c:	187a      	adds	r2, r7, r1
 8001b1e:	1dfb      	adds	r3, r7, #7
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d306      	bcc.n	8001b36 <Encender_1_Led_3+0x32>
			ControlLeds(i,1);
 8001b28:	187b      	adds	r3, r7, r1
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f7ff fe16 	bl	8001760 <ControlLeds>
 8001b34:	e006      	b.n	8001b44 <Encender_1_Led_3+0x40>
		}else{
			ControlLeds(i,0);
 8001b36:	230f      	movs	r3, #15
 8001b38:	18fb      	adds	r3, r7, r3
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	0018      	movs	r0, r3
 8001b40:	f7ff fe0e 	bl	8001760 <ControlLeds>
	for(uint8_t i=1; i<=cantLeds; i++){
 8001b44:	210f      	movs	r1, #15
 8001b46:	187b      	adds	r3, r7, r1
 8001b48:	781a      	ldrb	r2, [r3, #0]
 8001b4a:	187b      	adds	r3, r7, r1
 8001b4c:	3201      	adds	r2, #1
 8001b4e:	701a      	strb	r2, [r3, #0]
 8001b50:	4b05      	ldr	r3, [pc, #20]	@ (8001b68 <Encender_1_Led_3+0x64>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	220f      	movs	r2, #15
 8001b56:	18ba      	adds	r2, r7, r2
 8001b58:	7812      	ldrb	r2, [r2, #0]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d9dd      	bls.n	8001b1a <Encender_1_Led_3+0x16>
		}
	}
}
 8001b5e:	46c0      	nop			@ (mov r8, r8)
 8001b60:	46c0      	nop			@ (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b004      	add	sp, #16
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000000 	.word	0x20000000

08001b6c <Encender_1_Led_4>:

void Encender_1_Led_4(uint8_t num_led, uint8_t indice){
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	0002      	movs	r2, r0
 8001b74:	1dfb      	adds	r3, r7, #7
 8001b76:	701a      	strb	r2, [r3, #0]
 8001b78:	1dbb      	adds	r3, r7, #6
 8001b7a:	1c0a      	adds	r2, r1, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=cantLeds;i>=indice;i--){
 8001b7e:	230f      	movs	r3, #15
 8001b80:	18fb      	adds	r3, r7, r3
 8001b82:	4a15      	ldr	r2, [pc, #84]	@ (8001bd8 <Encender_1_Led_4+0x6c>)
 8001b84:	7812      	ldrb	r2, [r2, #0]
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e01a      	b.n	8001bc0 <Encender_1_Led_4+0x54>
		if(i == num_led){
 8001b8a:	210f      	movs	r1, #15
 8001b8c:	187a      	adds	r2, r7, r1
 8001b8e:	1dfb      	adds	r3, r7, #7
 8001b90:	7812      	ldrb	r2, [r2, #0]
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d106      	bne.n	8001ba6 <Encender_1_Led_4+0x3a>
			ControlLeds(i,1);
 8001b98:	187b      	adds	r3, r7, r1
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f7ff fdde 	bl	8001760 <ControlLeds>
 8001ba4:	e006      	b.n	8001bb4 <Encender_1_Led_4+0x48>
		}else{
			ControlLeds(i,0);
 8001ba6:	230f      	movs	r3, #15
 8001ba8:	18fb      	adds	r3, r7, r3
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2100      	movs	r1, #0
 8001bae:	0018      	movs	r0, r3
 8001bb0:	f7ff fdd6 	bl	8001760 <ControlLeds>
	for(uint8_t i=cantLeds;i>=indice;i--){
 8001bb4:	210f      	movs	r1, #15
 8001bb6:	187b      	adds	r3, r7, r1
 8001bb8:	781a      	ldrb	r2, [r3, #0]
 8001bba:	187b      	adds	r3, r7, r1
 8001bbc:	3a01      	subs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]
 8001bc0:	230f      	movs	r3, #15
 8001bc2:	18fa      	adds	r2, r7, r3
 8001bc4:	1dbb      	adds	r3, r7, #6
 8001bc6:	7812      	ldrb	r2, [r2, #0]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d2dd      	bcs.n	8001b8a <Encender_1_Led_4+0x1e>
		}
	}
}
 8001bce:	46c0      	nop			@ (mov r8, r8)
 8001bd0:	46c0      	nop			@ (mov r8, r8)
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	b004      	add	sp, #16
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20000000 	.word	0x20000000

08001bdc <AbrirApagar>:

void AbrirApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8001bdc:	b5b0      	push	{r4, r5, r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	0004      	movs	r4, r0
 8001be4:	0008      	movs	r0, r1
 8001be6:	0011      	movs	r1, r2
 8001be8:	1dfb      	adds	r3, r7, #7
 8001bea:	1c22      	adds	r2, r4, #0
 8001bec:	701a      	strb	r2, [r3, #0]
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	1c02      	adds	r2, r0, #0
 8001bf2:	801a      	strh	r2, [r3, #0]
 8001bf4:	1cbb      	adds	r3, r7, #2
 8001bf6:	1c0a      	adds	r2, r1, #0
 8001bf8:	801a      	strh	r2, [r3, #0]

	for(uint8_t v=0;v<veces;v++){
 8001bfa:	230f      	movs	r3, #15
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
 8001c02:	e148      	b.n	8001e96 <AbrirApagar+0x2ba>
		uint8_t centro,impar=1,par=0;
 8001c04:	230e      	movs	r3, #14
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	2201      	movs	r2, #1
 8001c0a:	701a      	strb	r2, [r3, #0]
 8001c0c:	230d      	movs	r3, #13
 8001c0e:	18fb      	adds	r3, r7, r3
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
		if(cantLeds%2==0){//si es par
 8001c14:	4ba6      	ldr	r3, [pc, #664]	@ (8001eb0 <AbrirApagar+0x2d4>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d000      	beq.n	8001c24 <AbrirApagar+0x48>
 8001c22:	e098      	b.n	8001d56 <AbrirApagar+0x17a>
			centro = cantLeds/2;
 8001c24:	4ba2      	ldr	r3, [pc, #648]	@ (8001eb0 <AbrirApagar+0x2d4>)
 8001c26:	781a      	ldrb	r2, [r3, #0]
 8001c28:	2108      	movs	r1, #8
 8001c2a:	187b      	adds	r3, r7, r1
 8001c2c:	0852      	lsrs	r2, r2, #1
 8001c2e:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=centro;i>=1;i--){
 8001c30:	230c      	movs	r3, #12
 8001c32:	18fb      	adds	r3, r7, r3
 8001c34:	187a      	adds	r2, r7, r1
 8001c36:	7812      	ldrb	r2, [r2, #0]
 8001c38:	701a      	strb	r2, [r3, #0]
 8001c3a:	e030      	b.n	8001c9e <AbrirApagar+0xc2>
				ControlLeds(i, 1);
 8001c3c:	250c      	movs	r5, #12
 8001c3e:	197b      	adds	r3, r7, r5
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2101      	movs	r1, #1
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff fd8b 	bl	8001760 <ControlLeds>
				ControlLeds(i+impar, 1);
 8001c4a:	197a      	adds	r2, r7, r5
 8001c4c:	240e      	movs	r4, #14
 8001c4e:	193b      	adds	r3, r7, r4
 8001c50:	7812      	ldrb	r2, [r2, #0]
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	18d3      	adds	r3, r2, r3
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2101      	movs	r1, #1
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f7ff fd80 	bl	8001760 <ControlLeds>
				impar=impar+2;
 8001c60:	193b      	adds	r3, r7, r4
 8001c62:	193a      	adds	r2, r7, r4
 8001c64:	7812      	ldrb	r2, [r2, #0]
 8001c66:	3202      	adds	r2, #2
 8001c68:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f7ff f9d0 	bl	8001014 <__aeabi_i2f>
 8001c74:	1c04      	adds	r4, r0, #0
 8001c76:	f7ff fd49 	bl	800170c <Refresh_ADC_Value>
 8001c7a:	1c03      	adds	r3, r0, #0
 8001c7c:	1c19      	adds	r1, r3, #0
 8001c7e:	1c20      	adds	r0, r4, #0
 8001c80:	f7fe fdea 	bl	8000858 <__aeabi_fmul>
 8001c84:	1c03      	adds	r3, r0, #0
 8001c86:	1c18      	adds	r0, r3, #0
 8001c88:	f7fe fac6 	bl	8000218 <__aeabi_f2uiz>
 8001c8c:	0003      	movs	r3, r0
 8001c8e:	0018      	movs	r0, r3
 8001c90:	f000 fed6 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8001c94:	197b      	adds	r3, r7, r5
 8001c96:	781a      	ldrb	r2, [r3, #0]
 8001c98:	197b      	adds	r3, r7, r5
 8001c9a:	3a01      	subs	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]
 8001c9e:	230c      	movs	r3, #12
 8001ca0:	18fb      	adds	r3, r7, r3
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1c9      	bne.n	8001c3c <AbrirApagar+0x60>
			}

			impar=1;
 8001ca8:	230e      	movs	r3, #14
 8001caa:	18fb      	adds	r3, r7, r3
 8001cac:	2201      	movs	r2, #1
 8001cae:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8001cb0:	1cbb      	adds	r3, r7, #2
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff f9ad 	bl	8001014 <__aeabi_i2f>
 8001cba:	1c04      	adds	r4, r0, #0
 8001cbc:	f7ff fd26 	bl	800170c <Refresh_ADC_Value>
 8001cc0:	1c03      	adds	r3, r0, #0
 8001cc2:	1c19      	adds	r1, r3, #0
 8001cc4:	1c20      	adds	r0, r4, #0
 8001cc6:	f7fe fdc7 	bl	8000858 <__aeabi_fmul>
 8001cca:	1c03      	adds	r3, r0, #0
 8001ccc:	1c18      	adds	r0, r3, #0
 8001cce:	f7fe faa3 	bl	8000218 <__aeabi_f2uiz>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f000 feb3 	bl	8002a40 <HAL_Delay>

			for(uint8_t i=centro;i>=1;i--){
 8001cda:	230b      	movs	r3, #11
 8001cdc:	18fb      	adds	r3, r7, r3
 8001cde:	2208      	movs	r2, #8
 8001ce0:	18ba      	adds	r2, r7, r2
 8001ce2:	7812      	ldrb	r2, [r2, #0]
 8001ce4:	701a      	strb	r2, [r3, #0]
 8001ce6:	e030      	b.n	8001d4a <AbrirApagar+0x16e>
				ControlLeds(i, 0);
 8001ce8:	250b      	movs	r5, #11
 8001cea:	197b      	adds	r3, r7, r5
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2100      	movs	r1, #0
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f7ff fd35 	bl	8001760 <ControlLeds>
				ControlLeds(i+impar, 0);
 8001cf6:	197a      	adds	r2, r7, r5
 8001cf8:	240e      	movs	r4, #14
 8001cfa:	193b      	adds	r3, r7, r4
 8001cfc:	7812      	ldrb	r2, [r2, #0]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	18d3      	adds	r3, r2, r3
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2100      	movs	r1, #0
 8001d06:	0018      	movs	r0, r3
 8001d08:	f7ff fd2a 	bl	8001760 <ControlLeds>
				impar=impar+2;
 8001d0c:	193b      	adds	r3, r7, r4
 8001d0e:	193a      	adds	r2, r7, r4
 8001d10:	7812      	ldrb	r2, [r2, #0]
 8001d12:	3202      	adds	r2, #2
 8001d14:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f7ff f97a 	bl	8001014 <__aeabi_i2f>
 8001d20:	1c04      	adds	r4, r0, #0
 8001d22:	f7ff fcf3 	bl	800170c <Refresh_ADC_Value>
 8001d26:	1c03      	adds	r3, r0, #0
 8001d28:	1c19      	adds	r1, r3, #0
 8001d2a:	1c20      	adds	r0, r4, #0
 8001d2c:	f7fe fd94 	bl	8000858 <__aeabi_fmul>
 8001d30:	1c03      	adds	r3, r0, #0
 8001d32:	1c18      	adds	r0, r3, #0
 8001d34:	f7fe fa70 	bl	8000218 <__aeabi_f2uiz>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f000 fe80 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8001d40:	197b      	adds	r3, r7, r5
 8001d42:	781a      	ldrb	r2, [r3, #0]
 8001d44:	197b      	adds	r3, r7, r5
 8001d46:	3a01      	subs	r2, #1
 8001d48:	701a      	strb	r2, [r3, #0]
 8001d4a:	230b      	movs	r3, #11
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1c9      	bne.n	8001ce8 <AbrirApagar+0x10c>
 8001d54:	e099      	b.n	8001e8a <AbrirApagar+0x2ae>
			}

		}else{//si es impar
			centro = (cantLeds/2)+1;
 8001d56:	4b56      	ldr	r3, [pc, #344]	@ (8001eb0 <AbrirApagar+0x2d4>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	085b      	lsrs	r3, r3, #1
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	2108      	movs	r1, #8
 8001d60:	187b      	adds	r3, r7, r1
 8001d62:	3201      	adds	r2, #1
 8001d64:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=centro;i>=1;i--){
 8001d66:	230a      	movs	r3, #10
 8001d68:	18fb      	adds	r3, r7, r3
 8001d6a:	187a      	adds	r2, r7, r1
 8001d6c:	7812      	ldrb	r2, [r2, #0]
 8001d6e:	701a      	strb	r2, [r3, #0]
 8001d70:	e030      	b.n	8001dd4 <AbrirApagar+0x1f8>
				ControlLeds(i, 1);
 8001d72:	250a      	movs	r5, #10
 8001d74:	197b      	adds	r3, r7, r5
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2101      	movs	r1, #1
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	f7ff fcf0 	bl	8001760 <ControlLeds>
				ControlLeds(i+par, 1);
 8001d80:	197a      	adds	r2, r7, r5
 8001d82:	240d      	movs	r4, #13
 8001d84:	193b      	adds	r3, r7, r4
 8001d86:	7812      	ldrb	r2, [r2, #0]
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	18d3      	adds	r3, r2, r3
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2101      	movs	r1, #1
 8001d90:	0018      	movs	r0, r3
 8001d92:	f7ff fce5 	bl	8001760 <ControlLeds>
				par=par+2;
 8001d96:	193b      	adds	r3, r7, r4
 8001d98:	193a      	adds	r2, r7, r4
 8001d9a:	7812      	ldrb	r2, [r2, #0]
 8001d9c:	3202      	adds	r2, #2
 8001d9e:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	0018      	movs	r0, r3
 8001da6:	f7ff f935 	bl	8001014 <__aeabi_i2f>
 8001daa:	1c04      	adds	r4, r0, #0
 8001dac:	f7ff fcae 	bl	800170c <Refresh_ADC_Value>
 8001db0:	1c03      	adds	r3, r0, #0
 8001db2:	1c19      	adds	r1, r3, #0
 8001db4:	1c20      	adds	r0, r4, #0
 8001db6:	f7fe fd4f 	bl	8000858 <__aeabi_fmul>
 8001dba:	1c03      	adds	r3, r0, #0
 8001dbc:	1c18      	adds	r0, r3, #0
 8001dbe:	f7fe fa2b 	bl	8000218 <__aeabi_f2uiz>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f000 fe3b 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8001dca:	197b      	adds	r3, r7, r5
 8001dcc:	781a      	ldrb	r2, [r3, #0]
 8001dce:	197b      	adds	r3, r7, r5
 8001dd0:	3a01      	subs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
 8001dd4:	230a      	movs	r3, #10
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1c9      	bne.n	8001d72 <AbrirApagar+0x196>
			}

			par=0;
 8001dde:	230d      	movs	r3, #13
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8001de6:	1cbb      	adds	r3, r7, #2
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	0018      	movs	r0, r3
 8001dec:	f7ff f912 	bl	8001014 <__aeabi_i2f>
 8001df0:	1c04      	adds	r4, r0, #0
 8001df2:	f7ff fc8b 	bl	800170c <Refresh_ADC_Value>
 8001df6:	1c03      	adds	r3, r0, #0
 8001df8:	1c19      	adds	r1, r3, #0
 8001dfa:	1c20      	adds	r0, r4, #0
 8001dfc:	f7fe fd2c 	bl	8000858 <__aeabi_fmul>
 8001e00:	1c03      	adds	r3, r0, #0
 8001e02:	1c18      	adds	r0, r3, #0
 8001e04:	f7fe fa08 	bl	8000218 <__aeabi_f2uiz>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	f000 fe18 	bl	8002a40 <HAL_Delay>

			for(uint8_t i=centro;i>=1;i--){
 8001e10:	2309      	movs	r3, #9
 8001e12:	18fb      	adds	r3, r7, r3
 8001e14:	2208      	movs	r2, #8
 8001e16:	18ba      	adds	r2, r7, r2
 8001e18:	7812      	ldrb	r2, [r2, #0]
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e030      	b.n	8001e80 <AbrirApagar+0x2a4>
				ControlLeds(i, 0);
 8001e1e:	2509      	movs	r5, #9
 8001e20:	197b      	adds	r3, r7, r5
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2100      	movs	r1, #0
 8001e26:	0018      	movs	r0, r3
 8001e28:	f7ff fc9a 	bl	8001760 <ControlLeds>
				ControlLeds(i+par, 0);
 8001e2c:	197a      	adds	r2, r7, r5
 8001e2e:	240d      	movs	r4, #13
 8001e30:	193b      	adds	r3, r7, r4
 8001e32:	7812      	ldrb	r2, [r2, #0]
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	18d3      	adds	r3, r2, r3
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f7ff fc8f 	bl	8001760 <ControlLeds>
				par=par+2;
 8001e42:	193b      	adds	r3, r7, r4
 8001e44:	193a      	adds	r2, r7, r4
 8001e46:	7812      	ldrb	r2, [r2, #0]
 8001e48:	3202      	adds	r2, #2
 8001e4a:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f7ff f8df 	bl	8001014 <__aeabi_i2f>
 8001e56:	1c04      	adds	r4, r0, #0
 8001e58:	f7ff fc58 	bl	800170c <Refresh_ADC_Value>
 8001e5c:	1c03      	adds	r3, r0, #0
 8001e5e:	1c19      	adds	r1, r3, #0
 8001e60:	1c20      	adds	r0, r4, #0
 8001e62:	f7fe fcf9 	bl	8000858 <__aeabi_fmul>
 8001e66:	1c03      	adds	r3, r0, #0
 8001e68:	1c18      	adds	r0, r3, #0
 8001e6a:	f7fe f9d5 	bl	8000218 <__aeabi_f2uiz>
 8001e6e:	0003      	movs	r3, r0
 8001e70:	0018      	movs	r0, r3
 8001e72:	f000 fde5 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8001e76:	197b      	adds	r3, r7, r5
 8001e78:	781a      	ldrb	r2, [r3, #0]
 8001e7a:	197b      	adds	r3, r7, r5
 8001e7c:	3a01      	subs	r2, #1
 8001e7e:	701a      	strb	r2, [r3, #0]
 8001e80:	2309      	movs	r3, #9
 8001e82:	18fb      	adds	r3, r7, r3
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1c9      	bne.n	8001e1e <AbrirApagar+0x242>
	for(uint8_t v=0;v<veces;v++){
 8001e8a:	210f      	movs	r1, #15
 8001e8c:	187b      	adds	r3, r7, r1
 8001e8e:	781a      	ldrb	r2, [r3, #0]
 8001e90:	187b      	adds	r3, r7, r1
 8001e92:	3201      	adds	r2, #1
 8001e94:	701a      	strb	r2, [r3, #0]
 8001e96:	230f      	movs	r3, #15
 8001e98:	18fa      	adds	r2, r7, r3
 8001e9a:	1dfb      	adds	r3, r7, #7
 8001e9c:	7812      	ldrb	r2, [r2, #0]
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d200      	bcs.n	8001ea6 <AbrirApagar+0x2ca>
 8001ea4:	e6ae      	b.n	8001c04 <AbrirApagar+0x28>
			}
		}
	}
}
 8001ea6:	46c0      	nop			@ (mov r8, r8)
 8001ea8:	46c0      	nop			@ (mov r8, r8)
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	b004      	add	sp, #16
 8001eae:	bdb0      	pop	{r4, r5, r7, pc}
 8001eb0:	20000000 	.word	0x20000000

08001eb4 <CerrarApagar>:

void CerrarApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8001eb4:	b5b0      	push	{r4, r5, r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	0004      	movs	r4, r0
 8001ebc:	0008      	movs	r0, r1
 8001ebe:	0011      	movs	r1, r2
 8001ec0:	1dfb      	adds	r3, r7, #7
 8001ec2:	1c22      	adds	r2, r4, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
 8001ec6:	1d3b      	adds	r3, r7, #4
 8001ec8:	1c02      	adds	r2, r0, #0
 8001eca:	801a      	strh	r2, [r3, #0]
 8001ecc:	1cbb      	adds	r3, r7, #2
 8001ece:	1c0a      	adds	r2, r1, #0
 8001ed0:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8001ed2:	230f      	movs	r3, #15
 8001ed4:	18fb      	adds	r3, r7, r3
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	701a      	strb	r2, [r3, #0]
 8001eda:	e156      	b.n	800218a <CerrarApagar+0x2d6>
		uint8_t limite,centro;
		if(cantLeds%2==0){//si es par
 8001edc:	4bb1      	ldr	r3, [pc, #708]	@ (80021a4 <CerrarApagar+0x2f0>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d000      	beq.n	8001eec <CerrarApagar+0x38>
 8001eea:	e0a3      	b.n	8002034 <CerrarApagar+0x180>

			centro = cantLeds/2;//5
 8001eec:	4bad      	ldr	r3, [pc, #692]	@ (80021a4 <CerrarApagar+0x2f0>)
 8001eee:	781a      	ldrb	r2, [r3, #0]
 8001ef0:	2309      	movs	r3, #9
 8001ef2:	18fb      	adds	r3, r7, r3
 8001ef4:	0852      	lsrs	r2, r2, #1
 8001ef6:	701a      	strb	r2, [r3, #0]
			limite = cantLeds-1;
 8001ef8:	4baa      	ldr	r3, [pc, #680]	@ (80021a4 <CerrarApagar+0x2f0>)
 8001efa:	781a      	ldrb	r2, [r3, #0]
 8001efc:	230e      	movs	r3, #14
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	3a01      	subs	r2, #1
 8001f02:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=1;i<=centro;i++){
 8001f04:	230d      	movs	r3, #13
 8001f06:	18fb      	adds	r3, r7, r3
 8001f08:	2201      	movs	r2, #1
 8001f0a:	701a      	strb	r2, [r3, #0]
 8001f0c:	e030      	b.n	8001f70 <CerrarApagar+0xbc>
				ControlLeds(i, 1);
 8001f0e:	250d      	movs	r5, #13
 8001f10:	197b      	adds	r3, r7, r5
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2101      	movs	r1, #1
 8001f16:	0018      	movs	r0, r3
 8001f18:	f7ff fc22 	bl	8001760 <ControlLeds>
				ControlLeds(i+limite, 1);
 8001f1c:	197a      	adds	r2, r7, r5
 8001f1e:	240e      	movs	r4, #14
 8001f20:	193b      	adds	r3, r7, r4
 8001f22:	7812      	ldrb	r2, [r2, #0]
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	18d3      	adds	r3, r2, r3
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f7ff fc17 	bl	8001760 <ControlLeds>
				limite=limite-2;
 8001f32:	193b      	adds	r3, r7, r4
 8001f34:	193a      	adds	r2, r7, r4
 8001f36:	7812      	ldrb	r2, [r2, #0]
 8001f38:	3a02      	subs	r2, #2
 8001f3a:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8001f3c:	1d3b      	adds	r3, r7, #4
 8001f3e:	881b      	ldrh	r3, [r3, #0]
 8001f40:	0018      	movs	r0, r3
 8001f42:	f7ff f867 	bl	8001014 <__aeabi_i2f>
 8001f46:	1c04      	adds	r4, r0, #0
 8001f48:	f7ff fbe0 	bl	800170c <Refresh_ADC_Value>
 8001f4c:	1c03      	adds	r3, r0, #0
 8001f4e:	1c19      	adds	r1, r3, #0
 8001f50:	1c20      	adds	r0, r4, #0
 8001f52:	f7fe fc81 	bl	8000858 <__aeabi_fmul>
 8001f56:	1c03      	adds	r3, r0, #0
 8001f58:	1c18      	adds	r0, r3, #0
 8001f5a:	f7fe f95d 	bl	8000218 <__aeabi_f2uiz>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	0018      	movs	r0, r3
 8001f62:	f000 fd6d 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8001f66:	197b      	adds	r3, r7, r5
 8001f68:	781a      	ldrb	r2, [r3, #0]
 8001f6a:	197b      	adds	r3, r7, r5
 8001f6c:	3201      	adds	r2, #1
 8001f6e:	701a      	strb	r2, [r3, #0]
 8001f70:	230d      	movs	r3, #13
 8001f72:	18fa      	adds	r2, r7, r3
 8001f74:	2309      	movs	r3, #9
 8001f76:	18fb      	adds	r3, r7, r3
 8001f78:	7812      	ldrb	r2, [r2, #0]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d9c6      	bls.n	8001f0e <CerrarApagar+0x5a>
			}
			limite = cantLeds-1;
 8001f80:	4b88      	ldr	r3, [pc, #544]	@ (80021a4 <CerrarApagar+0x2f0>)
 8001f82:	781a      	ldrb	r2, [r3, #0]
 8001f84:	230e      	movs	r3, #14
 8001f86:	18fb      	adds	r3, r7, r3
 8001f88:	3a01      	subs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8001f8c:	1cbb      	adds	r3, r7, #2
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	0018      	movs	r0, r3
 8001f92:	f7ff f83f 	bl	8001014 <__aeabi_i2f>
 8001f96:	1c04      	adds	r4, r0, #0
 8001f98:	f7ff fbb8 	bl	800170c <Refresh_ADC_Value>
 8001f9c:	1c03      	adds	r3, r0, #0
 8001f9e:	1c19      	adds	r1, r3, #0
 8001fa0:	1c20      	adds	r0, r4, #0
 8001fa2:	f7fe fc59 	bl	8000858 <__aeabi_fmul>
 8001fa6:	1c03      	adds	r3, r0, #0
 8001fa8:	1c18      	adds	r0, r3, #0
 8001faa:	f7fe f935 	bl	8000218 <__aeabi_f2uiz>
 8001fae:	0003      	movs	r3, r0
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f000 fd45 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8001fb6:	230c      	movs	r3, #12
 8001fb8:	18fb      	adds	r3, r7, r3
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	e030      	b.n	8002022 <CerrarApagar+0x16e>
				ControlLeds(i, 0);
 8001fc0:	250c      	movs	r5, #12
 8001fc2:	197b      	adds	r3, r7, r5
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	0018      	movs	r0, r3
 8001fca:	f7ff fbc9 	bl	8001760 <ControlLeds>
				ControlLeds(i+limite, 0);
 8001fce:	197a      	adds	r2, r7, r5
 8001fd0:	240e      	movs	r4, #14
 8001fd2:	193b      	adds	r3, r7, r4
 8001fd4:	7812      	ldrb	r2, [r2, #0]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	18d3      	adds	r3, r2, r3
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2100      	movs	r1, #0
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f7ff fbbe 	bl	8001760 <ControlLeds>
				limite=limite-2;
 8001fe4:	193b      	adds	r3, r7, r4
 8001fe6:	193a      	adds	r2, r7, r4
 8001fe8:	7812      	ldrb	r2, [r2, #0]
 8001fea:	3a02      	subs	r2, #2
 8001fec:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	f7ff f80e 	bl	8001014 <__aeabi_i2f>
 8001ff8:	1c04      	adds	r4, r0, #0
 8001ffa:	f7ff fb87 	bl	800170c <Refresh_ADC_Value>
 8001ffe:	1c03      	adds	r3, r0, #0
 8002000:	1c19      	adds	r1, r3, #0
 8002002:	1c20      	adds	r0, r4, #0
 8002004:	f7fe fc28 	bl	8000858 <__aeabi_fmul>
 8002008:	1c03      	adds	r3, r0, #0
 800200a:	1c18      	adds	r0, r3, #0
 800200c:	f7fe f904 	bl	8000218 <__aeabi_f2uiz>
 8002010:	0003      	movs	r3, r0
 8002012:	0018      	movs	r0, r3
 8002014:	f000 fd14 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002018:	197b      	adds	r3, r7, r5
 800201a:	781a      	ldrb	r2, [r3, #0]
 800201c:	197b      	adds	r3, r7, r5
 800201e:	3201      	adds	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]
 8002022:	230c      	movs	r3, #12
 8002024:	18fa      	adds	r2, r7, r3
 8002026:	2309      	movs	r3, #9
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	7812      	ldrb	r2, [r2, #0]
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d9c6      	bls.n	8001fc0 <CerrarApagar+0x10c>
 8002032:	e0a4      	b.n	800217e <CerrarApagar+0x2ca>
			}

		}else{//si es impar
			centro = (cantLeds/2)+1;//5
 8002034:	4b5b      	ldr	r3, [pc, #364]	@ (80021a4 <CerrarApagar+0x2f0>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	b2da      	uxtb	r2, r3
 800203c:	2309      	movs	r3, #9
 800203e:	18fb      	adds	r3, r7, r3
 8002040:	3201      	adds	r2, #1
 8002042:	701a      	strb	r2, [r3, #0]
			limite = cantLeds-1;
 8002044:	4b57      	ldr	r3, [pc, #348]	@ (80021a4 <CerrarApagar+0x2f0>)
 8002046:	781a      	ldrb	r2, [r3, #0]
 8002048:	230e      	movs	r3, #14
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	3a01      	subs	r2, #1
 800204e:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=1;i<=centro;i++){
 8002050:	230b      	movs	r3, #11
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	2201      	movs	r2, #1
 8002056:	701a      	strb	r2, [r3, #0]
 8002058:	e030      	b.n	80020bc <CerrarApagar+0x208>
				ControlLeds(i, 1);
 800205a:	250b      	movs	r5, #11
 800205c:	197b      	adds	r3, r7, r5
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	0018      	movs	r0, r3
 8002064:	f7ff fb7c 	bl	8001760 <ControlLeds>
				ControlLeds(i+limite, 1);
 8002068:	197a      	adds	r2, r7, r5
 800206a:	240e      	movs	r4, #14
 800206c:	193b      	adds	r3, r7, r4
 800206e:	7812      	ldrb	r2, [r2, #0]
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	18d3      	adds	r3, r2, r3
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2101      	movs	r1, #1
 8002078:	0018      	movs	r0, r3
 800207a:	f7ff fb71 	bl	8001760 <ControlLeds>
				limite=limite-2;
 800207e:	193b      	adds	r3, r7, r4
 8002080:	193a      	adds	r2, r7, r4
 8002082:	7812      	ldrb	r2, [r2, #0]
 8002084:	3a02      	subs	r2, #2
 8002086:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	0018      	movs	r0, r3
 800208e:	f7fe ffc1 	bl	8001014 <__aeabi_i2f>
 8002092:	1c04      	adds	r4, r0, #0
 8002094:	f7ff fb3a 	bl	800170c <Refresh_ADC_Value>
 8002098:	1c03      	adds	r3, r0, #0
 800209a:	1c19      	adds	r1, r3, #0
 800209c:	1c20      	adds	r0, r4, #0
 800209e:	f7fe fbdb 	bl	8000858 <__aeabi_fmul>
 80020a2:	1c03      	adds	r3, r0, #0
 80020a4:	1c18      	adds	r0, r3, #0
 80020a6:	f7fe f8b7 	bl	8000218 <__aeabi_f2uiz>
 80020aa:	0003      	movs	r3, r0
 80020ac:	0018      	movs	r0, r3
 80020ae:	f000 fcc7 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 80020b2:	197b      	adds	r3, r7, r5
 80020b4:	781a      	ldrb	r2, [r3, #0]
 80020b6:	197b      	adds	r3, r7, r5
 80020b8:	3201      	adds	r2, #1
 80020ba:	701a      	strb	r2, [r3, #0]
 80020bc:	230b      	movs	r3, #11
 80020be:	18fa      	adds	r2, r7, r3
 80020c0:	2309      	movs	r3, #9
 80020c2:	18fb      	adds	r3, r7, r3
 80020c4:	7812      	ldrb	r2, [r2, #0]
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d9c6      	bls.n	800205a <CerrarApagar+0x1a6>
			}
			limite = cantLeds-1;
 80020cc:	4b35      	ldr	r3, [pc, #212]	@ (80021a4 <CerrarApagar+0x2f0>)
 80020ce:	781a      	ldrb	r2, [r3, #0]
 80020d0:	230e      	movs	r3, #14
 80020d2:	18fb      	adds	r3, r7, r3
 80020d4:	3a01      	subs	r2, #1
 80020d6:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 80020d8:	1cbb      	adds	r3, r7, #2
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	0018      	movs	r0, r3
 80020de:	f7fe ff99 	bl	8001014 <__aeabi_i2f>
 80020e2:	1c04      	adds	r4, r0, #0
 80020e4:	f7ff fb12 	bl	800170c <Refresh_ADC_Value>
 80020e8:	1c03      	adds	r3, r0, #0
 80020ea:	1c19      	adds	r1, r3, #0
 80020ec:	1c20      	adds	r0, r4, #0
 80020ee:	f7fe fbb3 	bl	8000858 <__aeabi_fmul>
 80020f2:	1c03      	adds	r3, r0, #0
 80020f4:	1c18      	adds	r0, r3, #0
 80020f6:	f7fe f88f 	bl	8000218 <__aeabi_f2uiz>
 80020fa:	0003      	movs	r3, r0
 80020fc:	0018      	movs	r0, r3
 80020fe:	f000 fc9f 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002102:	230a      	movs	r3, #10
 8002104:	18fb      	adds	r3, r7, r3
 8002106:	2201      	movs	r2, #1
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	e030      	b.n	800216e <CerrarApagar+0x2ba>
				ControlLeds(i, 0);
 800210c:	250a      	movs	r5, #10
 800210e:	197b      	adds	r3, r7, r5
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	2100      	movs	r1, #0
 8002114:	0018      	movs	r0, r3
 8002116:	f7ff fb23 	bl	8001760 <ControlLeds>
				ControlLeds(i+limite, 0);
 800211a:	197a      	adds	r2, r7, r5
 800211c:	240e      	movs	r4, #14
 800211e:	193b      	adds	r3, r7, r4
 8002120:	7812      	ldrb	r2, [r2, #0]
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	18d3      	adds	r3, r2, r3
 8002126:	b2db      	uxtb	r3, r3
 8002128:	2100      	movs	r1, #0
 800212a:	0018      	movs	r0, r3
 800212c:	f7ff fb18 	bl	8001760 <ControlLeds>
				limite=limite-2;
 8002130:	193b      	adds	r3, r7, r4
 8002132:	193a      	adds	r2, r7, r4
 8002134:	7812      	ldrb	r2, [r2, #0]
 8002136:	3a02      	subs	r2, #2
 8002138:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	0018      	movs	r0, r3
 8002140:	f7fe ff68 	bl	8001014 <__aeabi_i2f>
 8002144:	1c04      	adds	r4, r0, #0
 8002146:	f7ff fae1 	bl	800170c <Refresh_ADC_Value>
 800214a:	1c03      	adds	r3, r0, #0
 800214c:	1c19      	adds	r1, r3, #0
 800214e:	1c20      	adds	r0, r4, #0
 8002150:	f7fe fb82 	bl	8000858 <__aeabi_fmul>
 8002154:	1c03      	adds	r3, r0, #0
 8002156:	1c18      	adds	r0, r3, #0
 8002158:	f7fe f85e 	bl	8000218 <__aeabi_f2uiz>
 800215c:	0003      	movs	r3, r0
 800215e:	0018      	movs	r0, r3
 8002160:	f000 fc6e 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002164:	197b      	adds	r3, r7, r5
 8002166:	781a      	ldrb	r2, [r3, #0]
 8002168:	197b      	adds	r3, r7, r5
 800216a:	3201      	adds	r2, #1
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	230a      	movs	r3, #10
 8002170:	18fa      	adds	r2, r7, r3
 8002172:	2309      	movs	r3, #9
 8002174:	18fb      	adds	r3, r7, r3
 8002176:	7812      	ldrb	r2, [r2, #0]
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	429a      	cmp	r2, r3
 800217c:	d9c6      	bls.n	800210c <CerrarApagar+0x258>
	for(uint8_t v=0;v<veces;v++){
 800217e:	210f      	movs	r1, #15
 8002180:	187b      	adds	r3, r7, r1
 8002182:	781a      	ldrb	r2, [r3, #0]
 8002184:	187b      	adds	r3, r7, r1
 8002186:	3201      	adds	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
 800218a:	230f      	movs	r3, #15
 800218c:	18fa      	adds	r2, r7, r3
 800218e:	1dfb      	adds	r3, r7, #7
 8002190:	7812      	ldrb	r2, [r2, #0]
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d200      	bcs.n	800219a <CerrarApagar+0x2e6>
 8002198:	e6a0      	b.n	8001edc <CerrarApagar+0x28>
			}
		}
	}
}
 800219a:	46c0      	nop			@ (mov r8, r8)
 800219c:	46c0      	nop			@ (mov r8, r8)
 800219e:	46bd      	mov	sp, r7
 80021a0:	b004      	add	sp, #16
 80021a2:	bdb0      	pop	{r4, r5, r7, pc}
 80021a4:	20000000 	.word	0x20000000

080021a8 <VolumenAbrir>:
		AbrirApagar(1,tiempo*Refresh_ADC_Value(),0);
		CerrarApagar(1,tiempo*Refresh_ADC_Value(),0);
	}
}

void VolumenAbrir(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 80021a8:	b5b0      	push	{r4, r5, r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	0004      	movs	r4, r0
 80021b0:	0008      	movs	r0, r1
 80021b2:	0011      	movs	r1, r2
 80021b4:	1dfb      	adds	r3, r7, #7
 80021b6:	1c22      	adds	r2, r4, #0
 80021b8:	701a      	strb	r2, [r3, #0]
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	1c02      	adds	r2, r0, #0
 80021be:	801a      	strh	r2, [r3, #0]
 80021c0:	1cbb      	adds	r3, r7, #2
 80021c2:	1c0a      	adds	r2, r1, #0
 80021c4:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 80021c6:	230f      	movs	r3, #15
 80021c8:	18fb      	adds	r3, r7, r3
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]
 80021ce:	e0a3      	b.n	8002318 <VolumenAbrir+0x170>
		uint8_t l;
		for(uint8_t i=1;i<=cantLeds;i++){
 80021d0:	230e      	movs	r3, #14
 80021d2:	18fb      	adds	r3, r7, r3
 80021d4:	2201      	movs	r2, #1
 80021d6:	701a      	strb	r2, [r3, #0]
 80021d8:	e07b      	b.n	80022d2 <VolumenAbrir+0x12a>
			l=i;
 80021da:	250b      	movs	r5, #11
 80021dc:	197b      	adds	r3, r7, r5
 80021de:	220e      	movs	r2, #14
 80021e0:	18ba      	adds	r2, r7, r2
 80021e2:	7812      	ldrb	r2, [r2, #0]
 80021e4:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo*Refresh_ADC_Value());
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	0018      	movs	r0, r3
 80021ec:	f7fe ff12 	bl	8001014 <__aeabi_i2f>
 80021f0:	1c04      	adds	r4, r0, #0
 80021f2:	f7ff fa8b 	bl	800170c <Refresh_ADC_Value>
 80021f6:	1c03      	adds	r3, r0, #0
 80021f8:	1c19      	adds	r1, r3, #0
 80021fa:	1c20      	adds	r0, r4, #0
 80021fc:	f7fe fb2c 	bl	8000858 <__aeabi_fmul>
 8002200:	1c03      	adds	r3, r0, #0
 8002202:	1c18      	adds	r0, r3, #0
 8002204:	f7fe f808 	bl	8000218 <__aeabi_f2uiz>
 8002208:	0003      	movs	r3, r0
 800220a:	0018      	movs	r0, r3
 800220c:	f000 fc18 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 8002210:	230d      	movs	r3, #13
 8002212:	18fb      	adds	r3, r7, r3
 8002214:	197a      	adds	r2, r7, r5
 8002216:	7812      	ldrb	r2, [r2, #0]
 8002218:	701a      	strb	r2, [r3, #0]
 800221a:	e01f      	b.n	800225c <VolumenAbrir+0xb4>
				Encender_1_Led_2(i);
 800221c:	250d      	movs	r5, #13
 800221e:	197b      	adds	r3, r7, r5
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	0018      	movs	r0, r3
 8002224:	f7ff fc3a 	bl	8001a9c <Encender_1_Led_2>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002228:	1d3b      	adds	r3, r7, #4
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	0018      	movs	r0, r3
 800222e:	f7fe fef1 	bl	8001014 <__aeabi_i2f>
 8002232:	1c04      	adds	r4, r0, #0
 8002234:	f7ff fa6a 	bl	800170c <Refresh_ADC_Value>
 8002238:	1c03      	adds	r3, r0, #0
 800223a:	1c19      	adds	r1, r3, #0
 800223c:	1c20      	adds	r0, r4, #0
 800223e:	f7fe fb0b 	bl	8000858 <__aeabi_fmul>
 8002242:	1c03      	adds	r3, r0, #0
 8002244:	1c18      	adds	r0, r3, #0
 8002246:	f7fd ffe7 	bl	8000218 <__aeabi_f2uiz>
 800224a:	0003      	movs	r3, r0
 800224c:	0018      	movs	r0, r3
 800224e:	f000 fbf7 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 8002252:	197b      	adds	r3, r7, r5
 8002254:	781a      	ldrb	r2, [r3, #0]
 8002256:	197b      	adds	r3, r7, r5
 8002258:	3201      	adds	r2, #1
 800225a:	701a      	strb	r2, [r3, #0]
 800225c:	4b35      	ldr	r3, [pc, #212]	@ (8002334 <VolumenAbrir+0x18c>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	220d      	movs	r2, #13
 8002262:	18ba      	adds	r2, r7, r2
 8002264:	7812      	ldrb	r2, [r2, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d9d8      	bls.n	800221c <VolumenAbrir+0x74>
			}
			for(uint8_t i=cantLeds;i>=l;i--){
 800226a:	230c      	movs	r3, #12
 800226c:	18fb      	adds	r3, r7, r3
 800226e:	4a31      	ldr	r2, [pc, #196]	@ (8002334 <VolumenAbrir+0x18c>)
 8002270:	7812      	ldrb	r2, [r2, #0]
 8002272:	701a      	strb	r2, [r3, #0]
 8002274:	e01f      	b.n	80022b6 <VolumenAbrir+0x10e>
				Encender_1_Led_2(i);
 8002276:	250c      	movs	r5, #12
 8002278:	197b      	adds	r3, r7, r5
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	0018      	movs	r0, r3
 800227e:	f7ff fc0d 	bl	8001a9c <Encender_1_Led_2>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	0018      	movs	r0, r3
 8002288:	f7fe fec4 	bl	8001014 <__aeabi_i2f>
 800228c:	1c04      	adds	r4, r0, #0
 800228e:	f7ff fa3d 	bl	800170c <Refresh_ADC_Value>
 8002292:	1c03      	adds	r3, r0, #0
 8002294:	1c19      	adds	r1, r3, #0
 8002296:	1c20      	adds	r0, r4, #0
 8002298:	f7fe fade 	bl	8000858 <__aeabi_fmul>
 800229c:	1c03      	adds	r3, r0, #0
 800229e:	1c18      	adds	r0, r3, #0
 80022a0:	f7fd ffba 	bl	8000218 <__aeabi_f2uiz>
 80022a4:	0003      	movs	r3, r0
 80022a6:	0018      	movs	r0, r3
 80022a8:	f000 fbca 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 80022ac:	197b      	adds	r3, r7, r5
 80022ae:	781a      	ldrb	r2, [r3, #0]
 80022b0:	197b      	adds	r3, r7, r5
 80022b2:	3a01      	subs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
 80022b6:	230c      	movs	r3, #12
 80022b8:	18fa      	adds	r2, r7, r3
 80022ba:	230b      	movs	r3, #11
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	7812      	ldrb	r2, [r2, #0]
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d2d7      	bcs.n	8002276 <VolumenAbrir+0xce>
		for(uint8_t i=1;i<=cantLeds;i++){
 80022c6:	210e      	movs	r1, #14
 80022c8:	187b      	adds	r3, r7, r1
 80022ca:	781a      	ldrb	r2, [r3, #0]
 80022cc:	187b      	adds	r3, r7, r1
 80022ce:	3201      	adds	r2, #1
 80022d0:	701a      	strb	r2, [r3, #0]
 80022d2:	4b18      	ldr	r3, [pc, #96]	@ (8002334 <VolumenAbrir+0x18c>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	220e      	movs	r2, #14
 80022d8:	18ba      	adds	r2, r7, r2
 80022da:	7812      	ldrb	r2, [r2, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d800      	bhi.n	80022e2 <VolumenAbrir+0x13a>
 80022e0:	e77b      	b.n	80021da <VolumenAbrir+0x32>
			}
		}
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 80022e2:	1cbb      	adds	r3, r7, #2
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	0018      	movs	r0, r3
 80022e8:	f7fe fe94 	bl	8001014 <__aeabi_i2f>
 80022ec:	1c04      	adds	r4, r0, #0
 80022ee:	f7ff fa0d 	bl	800170c <Refresh_ADC_Value>
 80022f2:	1c03      	adds	r3, r0, #0
 80022f4:	1c19      	adds	r1, r3, #0
 80022f6:	1c20      	adds	r0, r4, #0
 80022f8:	f7fe faae 	bl	8000858 <__aeabi_fmul>
 80022fc:	1c03      	adds	r3, r0, #0
 80022fe:	1c18      	adds	r0, r3, #0
 8002300:	f7fd ff8a 	bl	8000218 <__aeabi_f2uiz>
 8002304:	0003      	movs	r3, r0
 8002306:	0018      	movs	r0, r3
 8002308:	f000 fb9a 	bl	8002a40 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 800230c:	210f      	movs	r1, #15
 800230e:	187b      	adds	r3, r7, r1
 8002310:	781a      	ldrb	r2, [r3, #0]
 8002312:	187b      	adds	r3, r7, r1
 8002314:	3201      	adds	r2, #1
 8002316:	701a      	strb	r2, [r3, #0]
 8002318:	230f      	movs	r3, #15
 800231a:	18fa      	adds	r2, r7, r3
 800231c:	1dfb      	adds	r3, r7, #7
 800231e:	7812      	ldrb	r2, [r2, #0]
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d200      	bcs.n	8002328 <VolumenAbrir+0x180>
 8002326:	e753      	b.n	80021d0 <VolumenAbrir+0x28>
	}
}
 8002328:	46c0      	nop			@ (mov r8, r8)
 800232a:	46c0      	nop			@ (mov r8, r8)
 800232c:	46bd      	mov	sp, r7
 800232e:	b004      	add	sp, #16
 8002330:	bdb0      	pop	{r4, r5, r7, pc}
 8002332:	46c0      	nop			@ (mov r8, r8)
 8002334:	20000000 	.word	0x20000000

08002338 <VolumenCerrar>:

void VolumenCerrar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8002338:	b5b0      	push	{r4, r5, r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	0004      	movs	r4, r0
 8002340:	0008      	movs	r0, r1
 8002342:	0011      	movs	r1, r2
 8002344:	1dfb      	adds	r3, r7, #7
 8002346:	1c22      	adds	r2, r4, #0
 8002348:	701a      	strb	r2, [r3, #0]
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	1c02      	adds	r2, r0, #0
 800234e:	801a      	strh	r2, [r3, #0]
 8002350:	1cbb      	adds	r3, r7, #2
 8002352:	1c0a      	adds	r2, r1, #0
 8002354:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8002356:	230f      	movs	r3, #15
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	2200      	movs	r2, #0
 800235c:	701a      	strb	r2, [r3, #0]
 800235e:	e0a2      	b.n	80024a6 <VolumenCerrar+0x16e>
		uint8_t l;
		for(uint8_t i=cantLeds;i>=1;i--){
 8002360:	230e      	movs	r3, #14
 8002362:	18fb      	adds	r3, r7, r3
 8002364:	4a56      	ldr	r2, [pc, #344]	@ (80024c0 <VolumenCerrar+0x188>)
 8002366:	7812      	ldrb	r2, [r2, #0]
 8002368:	701a      	strb	r2, [r3, #0]
 800236a:	e07b      	b.n	8002464 <VolumenCerrar+0x12c>
			l=i;
 800236c:	250b      	movs	r5, #11
 800236e:	197b      	adds	r3, r7, r5
 8002370:	220e      	movs	r2, #14
 8002372:	18ba      	adds	r2, r7, r2
 8002374:	7812      	ldrb	r2, [r2, #0]
 8002376:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo*Refresh_ADC_Value());
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	0018      	movs	r0, r3
 800237e:	f7fe fe49 	bl	8001014 <__aeabi_i2f>
 8002382:	1c04      	adds	r4, r0, #0
 8002384:	f7ff f9c2 	bl	800170c <Refresh_ADC_Value>
 8002388:	1c03      	adds	r3, r0, #0
 800238a:	1c19      	adds	r1, r3, #0
 800238c:	1c20      	adds	r0, r4, #0
 800238e:	f7fe fa63 	bl	8000858 <__aeabi_fmul>
 8002392:	1c03      	adds	r3, r0, #0
 8002394:	1c18      	adds	r0, r3, #0
 8002396:	f7fd ff3f 	bl	8000218 <__aeabi_f2uiz>
 800239a:	0003      	movs	r3, r0
 800239c:	0018      	movs	r0, r3
 800239e:	f000 fb4f 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 80023a2:	230d      	movs	r3, #13
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	197a      	adds	r2, r7, r5
 80023a8:	7812      	ldrb	r2, [r2, #0]
 80023aa:	701a      	strb	r2, [r3, #0]
 80023ac:	e01f      	b.n	80023ee <VolumenCerrar+0xb6>
				Encender_1_Led_3(i);
 80023ae:	250d      	movs	r5, #13
 80023b0:	197b      	adds	r3, r7, r5
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	0018      	movs	r0, r3
 80023b6:	f7ff fba5 	bl	8001b04 <Encender_1_Led_3>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	0018      	movs	r0, r3
 80023c0:	f7fe fe28 	bl	8001014 <__aeabi_i2f>
 80023c4:	1c04      	adds	r4, r0, #0
 80023c6:	f7ff f9a1 	bl	800170c <Refresh_ADC_Value>
 80023ca:	1c03      	adds	r3, r0, #0
 80023cc:	1c19      	adds	r1, r3, #0
 80023ce:	1c20      	adds	r0, r4, #0
 80023d0:	f7fe fa42 	bl	8000858 <__aeabi_fmul>
 80023d4:	1c03      	adds	r3, r0, #0
 80023d6:	1c18      	adds	r0, r3, #0
 80023d8:	f7fd ff1e 	bl	8000218 <__aeabi_f2uiz>
 80023dc:	0003      	movs	r3, r0
 80023de:	0018      	movs	r0, r3
 80023e0:	f000 fb2e 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 80023e4:	197b      	adds	r3, r7, r5
 80023e6:	781a      	ldrb	r2, [r3, #0]
 80023e8:	197b      	adds	r3, r7, r5
 80023ea:	3201      	adds	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
 80023ee:	4b34      	ldr	r3, [pc, #208]	@ (80024c0 <VolumenCerrar+0x188>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	220d      	movs	r2, #13
 80023f4:	18ba      	adds	r2, r7, r2
 80023f6:	7812      	ldrb	r2, [r2, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d9d8      	bls.n	80023ae <VolumenCerrar+0x76>
			}
			for(uint8_t i=cantLeds;i>=l;i--){
 80023fc:	230c      	movs	r3, #12
 80023fe:	18fb      	adds	r3, r7, r3
 8002400:	4a2f      	ldr	r2, [pc, #188]	@ (80024c0 <VolumenCerrar+0x188>)
 8002402:	7812      	ldrb	r2, [r2, #0]
 8002404:	701a      	strb	r2, [r3, #0]
 8002406:	e01f      	b.n	8002448 <VolumenCerrar+0x110>
				Encender_1_Led_3(i);
 8002408:	250c      	movs	r5, #12
 800240a:	197b      	adds	r3, r7, r5
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	0018      	movs	r0, r3
 8002410:	f7ff fb78 	bl	8001b04 <Encender_1_Led_3>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002414:	1d3b      	adds	r3, r7, #4
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	0018      	movs	r0, r3
 800241a:	f7fe fdfb 	bl	8001014 <__aeabi_i2f>
 800241e:	1c04      	adds	r4, r0, #0
 8002420:	f7ff f974 	bl	800170c <Refresh_ADC_Value>
 8002424:	1c03      	adds	r3, r0, #0
 8002426:	1c19      	adds	r1, r3, #0
 8002428:	1c20      	adds	r0, r4, #0
 800242a:	f7fe fa15 	bl	8000858 <__aeabi_fmul>
 800242e:	1c03      	adds	r3, r0, #0
 8002430:	1c18      	adds	r0, r3, #0
 8002432:	f7fd fef1 	bl	8000218 <__aeabi_f2uiz>
 8002436:	0003      	movs	r3, r0
 8002438:	0018      	movs	r0, r3
 800243a:	f000 fb01 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 800243e:	197b      	adds	r3, r7, r5
 8002440:	781a      	ldrb	r2, [r3, #0]
 8002442:	197b      	adds	r3, r7, r5
 8002444:	3a01      	subs	r2, #1
 8002446:	701a      	strb	r2, [r3, #0]
 8002448:	230c      	movs	r3, #12
 800244a:	18fa      	adds	r2, r7, r3
 800244c:	230b      	movs	r3, #11
 800244e:	18fb      	adds	r3, r7, r3
 8002450:	7812      	ldrb	r2, [r2, #0]
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d2d7      	bcs.n	8002408 <VolumenCerrar+0xd0>
		for(uint8_t i=cantLeds;i>=1;i--){
 8002458:	210e      	movs	r1, #14
 800245a:	187b      	adds	r3, r7, r1
 800245c:	781a      	ldrb	r2, [r3, #0]
 800245e:	187b      	adds	r3, r7, r1
 8002460:	3a01      	subs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
 8002464:	230e      	movs	r3, #14
 8002466:	18fb      	adds	r3, r7, r3
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d000      	beq.n	8002470 <VolumenCerrar+0x138>
 800246e:	e77d      	b.n	800236c <VolumenCerrar+0x34>
			}
		}
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002470:	1cbb      	adds	r3, r7, #2
 8002472:	881b      	ldrh	r3, [r3, #0]
 8002474:	0018      	movs	r0, r3
 8002476:	f7fe fdcd 	bl	8001014 <__aeabi_i2f>
 800247a:	1c04      	adds	r4, r0, #0
 800247c:	f7ff f946 	bl	800170c <Refresh_ADC_Value>
 8002480:	1c03      	adds	r3, r0, #0
 8002482:	1c19      	adds	r1, r3, #0
 8002484:	1c20      	adds	r0, r4, #0
 8002486:	f7fe f9e7 	bl	8000858 <__aeabi_fmul>
 800248a:	1c03      	adds	r3, r0, #0
 800248c:	1c18      	adds	r0, r3, #0
 800248e:	f7fd fec3 	bl	8000218 <__aeabi_f2uiz>
 8002492:	0003      	movs	r3, r0
 8002494:	0018      	movs	r0, r3
 8002496:	f000 fad3 	bl	8002a40 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 800249a:	210f      	movs	r1, #15
 800249c:	187b      	adds	r3, r7, r1
 800249e:	781a      	ldrb	r2, [r3, #0]
 80024a0:	187b      	adds	r3, r7, r1
 80024a2:	3201      	adds	r2, #1
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	230f      	movs	r3, #15
 80024a8:	18fa      	adds	r2, r7, r3
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	7812      	ldrb	r2, [r2, #0]
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d200      	bcs.n	80024b6 <VolumenCerrar+0x17e>
 80024b4:	e754      	b.n	8002360 <VolumenCerrar+0x28>
	}
}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	46c0      	nop			@ (mov r8, r8)
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b004      	add	sp, #16
 80024be:	bdb0      	pop	{r4, r5, r7, pc}
 80024c0:	20000000 	.word	0x20000000

080024c4 <ArmarIzquierda>:
void ArmarIzquierda(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 80024c4:	b590      	push	{r4, r7, lr}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	0004      	movs	r4, r0
 80024cc:	0008      	movs	r0, r1
 80024ce:	0011      	movs	r1, r2
 80024d0:	1dfb      	adds	r3, r7, #7
 80024d2:	1c22      	adds	r2, r4, #0
 80024d4:	701a      	strb	r2, [r3, #0]
 80024d6:	1d3b      	adds	r3, r7, #4
 80024d8:	1c02      	adds	r2, r0, #0
 80024da:	801a      	strh	r2, [r3, #0]
 80024dc:	1cbb      	adds	r3, r7, #2
 80024de:	1c0a      	adds	r2, r1, #0
 80024e0:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 80024e2:	230f      	movs	r3, #15
 80024e4:	18fb      	adds	r3, r7, r3
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]
 80024ea:	e0c1      	b.n	8002670 <ArmarIzquierda+0x1ac>

		uint8_t l=1;
 80024ec:	230e      	movs	r3, #14
 80024ee:	18fb      	adds	r3, r7, r3
 80024f0:	2201      	movs	r2, #1
 80024f2:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=cantLeds;i>=1;i--){
 80024f4:	230d      	movs	r3, #13
 80024f6:	18fb      	adds	r3, r7, r3
 80024f8:	4a64      	ldr	r2, [pc, #400]	@ (800268c <ArmarIzquierda+0x1c8>)
 80024fa:	7812      	ldrb	r2, [r2, #0]
 80024fc:	701a      	strb	r2, [r3, #0]
 80024fe:	e096      	b.n	800262e <ArmarIzquierda+0x16a>
			for(uint8_t i=cantLeds;i>=l;i--){
 8002500:	230c      	movs	r3, #12
 8002502:	18fb      	adds	r3, r7, r3
 8002504:	4a61      	ldr	r2, [pc, #388]	@ (800268c <ArmarIzquierda+0x1c8>)
 8002506:	7812      	ldrb	r2, [r2, #0]
 8002508:	701a      	strb	r2, [r3, #0]
 800250a:	e06b      	b.n	80025e4 <ArmarIzquierda+0x120>
				Encender_1_Led_4(i,l);
 800250c:	240e      	movs	r4, #14
 800250e:	193b      	adds	r3, r7, r4
 8002510:	781a      	ldrb	r2, [r3, #0]
 8002512:	230c      	movs	r3, #12
 8002514:	18fb      	adds	r3, r7, r3
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	0011      	movs	r1, r2
 800251a:	0018      	movs	r0, r3
 800251c:	f7ff fb26 	bl	8001b6c <Encender_1_Led_4>
				if(l<cantLeds/2){
 8002520:	4b5a      	ldr	r3, [pc, #360]	@ (800268c <ArmarIzquierda+0x1c8>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	085b      	lsrs	r3, r3, #1
 8002526:	b2db      	uxtb	r3, r3
 8002528:	193a      	adds	r2, r7, r4
 800252a:	7812      	ldrb	r2, [r2, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d215      	bcs.n	800255c <ArmarIzquierda+0x98>
					HAL_Delay(tiempo*Refresh_ADC_Value());
 8002530:	1d3b      	adds	r3, r7, #4
 8002532:	881b      	ldrh	r3, [r3, #0]
 8002534:	0018      	movs	r0, r3
 8002536:	f7fe fd6d 	bl	8001014 <__aeabi_i2f>
 800253a:	1c04      	adds	r4, r0, #0
 800253c:	f7ff f8e6 	bl	800170c <Refresh_ADC_Value>
 8002540:	1c03      	adds	r3, r0, #0
 8002542:	1c19      	adds	r1, r3, #0
 8002544:	1c20      	adds	r0, r4, #0
 8002546:	f7fe f987 	bl	8000858 <__aeabi_fmul>
 800254a:	1c03      	adds	r3, r0, #0
 800254c:	1c18      	adds	r0, r3, #0
 800254e:	f7fd fe63 	bl	8000218 <__aeabi_f2uiz>
 8002552:	0003      	movs	r3, r0
 8002554:	0018      	movs	r0, r3
 8002556:	f000 fa73 	bl	8002a40 <HAL_Delay>
 800255a:	e03d      	b.n	80025d8 <ArmarIzquierda+0x114>
				}else if(l>=cantLeds-2){
 800255c:	230e      	movs	r3, #14
 800255e:	18fb      	adds	r3, r7, r3
 8002560:	781a      	ldrb	r2, [r3, #0]
 8002562:	4b4a      	ldr	r3, [pc, #296]	@ (800268c <ArmarIzquierda+0x1c8>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	3b02      	subs	r3, #2
 8002568:	429a      	cmp	r2, r3
 800256a:	db1b      	blt.n	80025a4 <ArmarIzquierda+0xe0>
					HAL_Delay(tiempo*Refresh_ADC_Value()*4);
 800256c:	1d3b      	adds	r3, r7, #4
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	0018      	movs	r0, r3
 8002572:	f7fe fd4f 	bl	8001014 <__aeabi_i2f>
 8002576:	1c04      	adds	r4, r0, #0
 8002578:	f7ff f8c8 	bl	800170c <Refresh_ADC_Value>
 800257c:	1c03      	adds	r3, r0, #0
 800257e:	1c19      	adds	r1, r3, #0
 8002580:	1c20      	adds	r0, r4, #0
 8002582:	f7fe f969 	bl	8000858 <__aeabi_fmul>
 8002586:	1c03      	adds	r3, r0, #0
 8002588:	2181      	movs	r1, #129	@ 0x81
 800258a:	05c9      	lsls	r1, r1, #23
 800258c:	1c18      	adds	r0, r3, #0
 800258e:	f7fe f963 	bl	8000858 <__aeabi_fmul>
 8002592:	1c03      	adds	r3, r0, #0
 8002594:	1c18      	adds	r0, r3, #0
 8002596:	f7fd fe3f 	bl	8000218 <__aeabi_f2uiz>
 800259a:	0003      	movs	r3, r0
 800259c:	0018      	movs	r0, r3
 800259e:	f000 fa4f 	bl	8002a40 <HAL_Delay>
 80025a2:	e019      	b.n	80025d8 <ArmarIzquierda+0x114>
				}else{
					HAL_Delay(tiempo*Refresh_ADC_Value()*2);
 80025a4:	1d3b      	adds	r3, r7, #4
 80025a6:	881b      	ldrh	r3, [r3, #0]
 80025a8:	0018      	movs	r0, r3
 80025aa:	f7fe fd33 	bl	8001014 <__aeabi_i2f>
 80025ae:	1c04      	adds	r4, r0, #0
 80025b0:	f7ff f8ac 	bl	800170c <Refresh_ADC_Value>
 80025b4:	1c03      	adds	r3, r0, #0
 80025b6:	1c19      	adds	r1, r3, #0
 80025b8:	1c20      	adds	r0, r4, #0
 80025ba:	f7fe f94d 	bl	8000858 <__aeabi_fmul>
 80025be:	1c03      	adds	r3, r0, #0
 80025c0:	1c19      	adds	r1, r3, #0
 80025c2:	1c18      	adds	r0, r3, #0
 80025c4:	f7fd fe40 	bl	8000248 <__aeabi_fadd>
 80025c8:	1c03      	adds	r3, r0, #0
 80025ca:	1c18      	adds	r0, r3, #0
 80025cc:	f7fd fe24 	bl	8000218 <__aeabi_f2uiz>
 80025d0:	0003      	movs	r3, r0
 80025d2:	0018      	movs	r0, r3
 80025d4:	f000 fa34 	bl	8002a40 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 80025d8:	210c      	movs	r1, #12
 80025da:	187b      	adds	r3, r7, r1
 80025dc:	781a      	ldrb	r2, [r3, #0]
 80025de:	187b      	adds	r3, r7, r1
 80025e0:	3a01      	subs	r2, #1
 80025e2:	701a      	strb	r2, [r3, #0]
 80025e4:	230c      	movs	r3, #12
 80025e6:	18fa      	adds	r2, r7, r3
 80025e8:	210e      	movs	r1, #14
 80025ea:	187b      	adds	r3, r7, r1
 80025ec:	7812      	ldrb	r2, [r2, #0]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d28b      	bcs.n	800250c <ArmarIzquierda+0x48>
				}
				//HAL_Delay(tiempo);
			}

			if(l>=cantLeds){
 80025f4:	4b25      	ldr	r3, [pc, #148]	@ (800268c <ArmarIzquierda+0x1c8>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	187a      	adds	r2, r7, r1
 80025fa:	7812      	ldrb	r2, [r2, #0]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d303      	bcc.n	8002608 <ArmarIzquierda+0x144>
				l=1;
 8002600:	187b      	adds	r3, r7, r1
 8002602:	2201      	movs	r2, #1
 8002604:	701a      	strb	r2, [r3, #0]
 8002606:	e00c      	b.n	8002622 <ArmarIzquierda+0x15e>
			}else{
				ControlLeds(l, 1);
 8002608:	240e      	movs	r4, #14
 800260a:	193b      	adds	r3, r7, r4
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2101      	movs	r1, #1
 8002610:	0018      	movs	r0, r3
 8002612:	f7ff f8a5 	bl	8001760 <ControlLeds>
				l++;
 8002616:	0021      	movs	r1, r4
 8002618:	187b      	adds	r3, r7, r1
 800261a:	781a      	ldrb	r2, [r3, #0]
 800261c:	187b      	adds	r3, r7, r1
 800261e:	3201      	adds	r2, #1
 8002620:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=cantLeds;i>=1;i--){
 8002622:	210d      	movs	r1, #13
 8002624:	187b      	adds	r3, r7, r1
 8002626:	781a      	ldrb	r2, [r3, #0]
 8002628:	187b      	adds	r3, r7, r1
 800262a:	3a01      	subs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
 800262e:	230d      	movs	r3, #13
 8002630:	18fb      	adds	r3, r7, r3
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d000      	beq.n	800263a <ArmarIzquierda+0x176>
 8002638:	e762      	b.n	8002500 <ArmarIzquierda+0x3c>
			}
		}

		HAL_Delay(tiempo2*Refresh_ADC_Value());
 800263a:	1cbb      	adds	r3, r7, #2
 800263c:	881b      	ldrh	r3, [r3, #0]
 800263e:	0018      	movs	r0, r3
 8002640:	f7fe fce8 	bl	8001014 <__aeabi_i2f>
 8002644:	1c04      	adds	r4, r0, #0
 8002646:	f7ff f861 	bl	800170c <Refresh_ADC_Value>
 800264a:	1c03      	adds	r3, r0, #0
 800264c:	1c19      	adds	r1, r3, #0
 800264e:	1c20      	adds	r0, r4, #0
 8002650:	f7fe f902 	bl	8000858 <__aeabi_fmul>
 8002654:	1c03      	adds	r3, r0, #0
 8002656:	1c18      	adds	r0, r3, #0
 8002658:	f7fd fdde 	bl	8000218 <__aeabi_f2uiz>
 800265c:	0003      	movs	r3, r0
 800265e:	0018      	movs	r0, r3
 8002660:	f000 f9ee 	bl	8002a40 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8002664:	210f      	movs	r1, #15
 8002666:	187b      	adds	r3, r7, r1
 8002668:	781a      	ldrb	r2, [r3, #0]
 800266a:	187b      	adds	r3, r7, r1
 800266c:	3201      	adds	r2, #1
 800266e:	701a      	strb	r2, [r3, #0]
 8002670:	230f      	movs	r3, #15
 8002672:	18fa      	adds	r2, r7, r3
 8002674:	1dfb      	adds	r3, r7, #7
 8002676:	7812      	ldrb	r2, [r2, #0]
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	429a      	cmp	r2, r3
 800267c:	d200      	bcs.n	8002680 <ArmarIzquierda+0x1bc>
 800267e:	e735      	b.n	80024ec <ArmarIzquierda+0x28>
	}
}
 8002680:	46c0      	nop			@ (mov r8, r8)
 8002682:	46c0      	nop			@ (mov r8, r8)
 8002684:	46bd      	mov	sp, r7
 8002686:	b005      	add	sp, #20
 8002688:	bd90      	pop	{r4, r7, pc}
 800268a:	46c0      	nop			@ (mov r8, r8)
 800268c:	20000000 	.word	0x20000000

08002690 <Blink>:

	HAL_Delay(tiempo2*Refresh_ADC_Value()*0.20);

}

void Blink(uint8_t veces, uint16_t tiempo){
 8002690:	b590      	push	{r4, r7, lr}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	0002      	movs	r2, r0
 8002698:	1dfb      	adds	r3, r7, #7
 800269a:	701a      	strb	r2, [r3, #0]
 800269c:	1d3b      	adds	r3, r7, #4
 800269e:	1c0a      	adds	r2, r1, #0
 80026a0:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 80026a2:	230f      	movs	r3, #15
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
 80026aa:	e066      	b.n	800277a <Blink+0xea>
		for(uint8_t i=1;i<=cantLeds;i++){
 80026ac:	230e      	movs	r3, #14
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	2201      	movs	r2, #1
 80026b2:	701a      	strb	r2, [r3, #0]
 80026b4:	e00c      	b.n	80026d0 <Blink+0x40>
			ControlLeds(i, 1);
 80026b6:	240e      	movs	r4, #14
 80026b8:	193b      	adds	r3, r7, r4
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2101      	movs	r1, #1
 80026be:	0018      	movs	r0, r3
 80026c0:	f7ff f84e 	bl	8001760 <ControlLeds>
		for(uint8_t i=1;i<=cantLeds;i++){
 80026c4:	0021      	movs	r1, r4
 80026c6:	187b      	adds	r3, r7, r1
 80026c8:	781a      	ldrb	r2, [r3, #0]
 80026ca:	187b      	adds	r3, r7, r1
 80026cc:	3201      	adds	r2, #1
 80026ce:	701a      	strb	r2, [r3, #0]
 80026d0:	4b30      	ldr	r3, [pc, #192]	@ (8002794 <Blink+0x104>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	220e      	movs	r2, #14
 80026d6:	18ba      	adds	r2, r7, r2
 80026d8:	7812      	ldrb	r2, [r2, #0]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d9eb      	bls.n	80026b6 <Blink+0x26>
		}
		HAL_Delay(tiempo*Refresh_ADC_Value());
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	0018      	movs	r0, r3
 80026e4:	f7fe fc96 	bl	8001014 <__aeabi_i2f>
 80026e8:	1c04      	adds	r4, r0, #0
 80026ea:	f7ff f80f 	bl	800170c <Refresh_ADC_Value>
 80026ee:	1c03      	adds	r3, r0, #0
 80026f0:	1c19      	adds	r1, r3, #0
 80026f2:	1c20      	adds	r0, r4, #0
 80026f4:	f7fe f8b0 	bl	8000858 <__aeabi_fmul>
 80026f8:	1c03      	adds	r3, r0, #0
 80026fa:	1c18      	adds	r0, r3, #0
 80026fc:	f7fd fd8c 	bl	8000218 <__aeabi_f2uiz>
 8002700:	0003      	movs	r3, r0
 8002702:	0018      	movs	r0, r3
 8002704:	f000 f99c 	bl	8002a40 <HAL_Delay>
		for(uint8_t i=1;i<=cantLeds;i++){
 8002708:	230d      	movs	r3, #13
 800270a:	18fb      	adds	r3, r7, r3
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	e00c      	b.n	800272c <Blink+0x9c>
			ControlLeds(i, 0);
 8002712:	240d      	movs	r4, #13
 8002714:	193b      	adds	r3, r7, r4
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2100      	movs	r1, #0
 800271a:	0018      	movs	r0, r3
 800271c:	f7ff f820 	bl	8001760 <ControlLeds>
		for(uint8_t i=1;i<=cantLeds;i++){
 8002720:	0021      	movs	r1, r4
 8002722:	187b      	adds	r3, r7, r1
 8002724:	781a      	ldrb	r2, [r3, #0]
 8002726:	187b      	adds	r3, r7, r1
 8002728:	3201      	adds	r2, #1
 800272a:	701a      	strb	r2, [r3, #0]
 800272c:	4b19      	ldr	r3, [pc, #100]	@ (8002794 <Blink+0x104>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	220d      	movs	r2, #13
 8002732:	18ba      	adds	r2, r7, r2
 8002734:	7812      	ldrb	r2, [r2, #0]
 8002736:	429a      	cmp	r2, r3
 8002738:	d9eb      	bls.n	8002712 <Blink+0x82>
		}
		HAL_Delay((tiempo*Refresh_ADC_Value())/5);
 800273a:	1d3b      	adds	r3, r7, #4
 800273c:	881b      	ldrh	r3, [r3, #0]
 800273e:	0018      	movs	r0, r3
 8002740:	f7fe fc68 	bl	8001014 <__aeabi_i2f>
 8002744:	1c04      	adds	r4, r0, #0
 8002746:	f7fe ffe1 	bl	800170c <Refresh_ADC_Value>
 800274a:	1c03      	adds	r3, r0, #0
 800274c:	1c19      	adds	r1, r3, #0
 800274e:	1c20      	adds	r0, r4, #0
 8002750:	f7fe f882 	bl	8000858 <__aeabi_fmul>
 8002754:	1c03      	adds	r3, r0, #0
 8002756:	4910      	ldr	r1, [pc, #64]	@ (8002798 <Blink+0x108>)
 8002758:	1c18      	adds	r0, r3, #0
 800275a:	f7fd ff67 	bl	800062c <__aeabi_fdiv>
 800275e:	1c03      	adds	r3, r0, #0
 8002760:	1c18      	adds	r0, r3, #0
 8002762:	f7fd fd59 	bl	8000218 <__aeabi_f2uiz>
 8002766:	0003      	movs	r3, r0
 8002768:	0018      	movs	r0, r3
 800276a:	f000 f969 	bl	8002a40 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 800276e:	210f      	movs	r1, #15
 8002770:	187b      	adds	r3, r7, r1
 8002772:	781a      	ldrb	r2, [r3, #0]
 8002774:	187b      	adds	r3, r7, r1
 8002776:	3201      	adds	r2, #1
 8002778:	701a      	strb	r2, [r3, #0]
 800277a:	230f      	movs	r3, #15
 800277c:	18fa      	adds	r2, r7, r3
 800277e:	1dfb      	adds	r3, r7, #7
 8002780:	7812      	ldrb	r2, [r2, #0]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	429a      	cmp	r2, r3
 8002786:	d391      	bcc.n	80026ac <Blink+0x1c>
	}
}
 8002788:	46c0      	nop			@ (mov r8, r8)
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	46bd      	mov	sp, r7
 800278e:	b005      	add	sp, #20
 8002790:	bd90      	pop	{r4, r7, pc}
 8002792:	46c0      	nop			@ (mov r8, r8)
 8002794:	20000000 	.word	0x20000000
 8002798:	40a00000 	.word	0x40a00000

0800279c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a0:	b672      	cpsid	i
}
 80027a2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027a4:	46c0      	nop			@ (mov r8, r8)
 80027a6:	e7fd      	b.n	80027a4 <Error_Handler+0x8>

080027a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ae:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <HAL_MspInit+0x44>)
 80027b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027b2:	4b0e      	ldr	r3, [pc, #56]	@ (80027ec <HAL_MspInit+0x44>)
 80027b4:	2101      	movs	r1, #1
 80027b6:	430a      	orrs	r2, r1
 80027b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80027ba:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <HAL_MspInit+0x44>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	2201      	movs	r2, #1
 80027c0:	4013      	ands	r3, r2
 80027c2:	607b      	str	r3, [r7, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <HAL_MspInit+0x44>)
 80027c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027ca:	4b08      	ldr	r3, [pc, #32]	@ (80027ec <HAL_MspInit+0x44>)
 80027cc:	2180      	movs	r1, #128	@ 0x80
 80027ce:	0549      	lsls	r1, r1, #21
 80027d0:	430a      	orrs	r2, r1
 80027d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027d4:	4b05      	ldr	r3, [pc, #20]	@ (80027ec <HAL_MspInit+0x44>)
 80027d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027d8:	2380      	movs	r3, #128	@ 0x80
 80027da:	055b      	lsls	r3, r3, #21
 80027dc:	4013      	ands	r3, r2
 80027de:	603b      	str	r3, [r7, #0]
 80027e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027e2:	46c0      	nop			@ (mov r8, r8)
 80027e4:	46bd      	mov	sp, r7
 80027e6:	b002      	add	sp, #8
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	46c0      	nop			@ (mov r8, r8)
 80027ec:	40021000 	.word	0x40021000

080027f0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027f0:	b590      	push	{r4, r7, lr}
 80027f2:	b08b      	sub	sp, #44	@ 0x2c
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	2414      	movs	r4, #20
 80027fa:	193b      	adds	r3, r7, r4
 80027fc:	0018      	movs	r0, r3
 80027fe:	2314      	movs	r3, #20
 8002800:	001a      	movs	r2, r3
 8002802:	2100      	movs	r1, #0
 8002804:	f001 ff8e 	bl	8004724 <memset>
  if(hadc->Instance==ADC1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a1b      	ldr	r2, [pc, #108]	@ (800287c <HAL_ADC_MspInit+0x8c>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d130      	bne.n	8002874 <HAL_ADC_MspInit+0x84>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002812:	4b1b      	ldr	r3, [pc, #108]	@ (8002880 <HAL_ADC_MspInit+0x90>)
 8002814:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002816:	4b1a      	ldr	r3, [pc, #104]	@ (8002880 <HAL_ADC_MspInit+0x90>)
 8002818:	2180      	movs	r1, #128	@ 0x80
 800281a:	0349      	lsls	r1, r1, #13
 800281c:	430a      	orrs	r2, r1
 800281e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002820:	4b17      	ldr	r3, [pc, #92]	@ (8002880 <HAL_ADC_MspInit+0x90>)
 8002822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002824:	2380      	movs	r3, #128	@ 0x80
 8002826:	035b      	lsls	r3, r3, #13
 8002828:	4013      	ands	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800282e:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <HAL_ADC_MspInit+0x90>)
 8002830:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002832:	4b13      	ldr	r3, [pc, #76]	@ (8002880 <HAL_ADC_MspInit+0x90>)
 8002834:	2102      	movs	r1, #2
 8002836:	430a      	orrs	r2, r1
 8002838:	635a      	str	r2, [r3, #52]	@ 0x34
 800283a:	4b11      	ldr	r3, [pc, #68]	@ (8002880 <HAL_ADC_MspInit+0x90>)
 800283c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800283e:	2202      	movs	r2, #2
 8002840:	4013      	ands	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB7     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002846:	193b      	adds	r3, r7, r4
 8002848:	2280      	movs	r2, #128	@ 0x80
 800284a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800284c:	193b      	adds	r3, r7, r4
 800284e:	2203      	movs	r2, #3
 8002850:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	193b      	adds	r3, r7, r4
 8002854:	2200      	movs	r2, #0
 8002856:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002858:	193b      	adds	r3, r7, r4
 800285a:	4a0a      	ldr	r2, [pc, #40]	@ (8002884 <HAL_ADC_MspInit+0x94>)
 800285c:	0019      	movs	r1, r3
 800285e:	0010      	movs	r0, r2
 8002860:	f001 f904 	bl	8003a6c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002864:	2200      	movs	r2, #0
 8002866:	2100      	movs	r1, #0
 8002868:	200c      	movs	r0, #12
 800286a:	f001 f8cd 	bl	8003a08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800286e:	200c      	movs	r0, #12
 8002870:	f001 f8df 	bl	8003a32 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002874:	46c0      	nop			@ (mov r8, r8)
 8002876:	46bd      	mov	sp, r7
 8002878:	b00b      	add	sp, #44	@ 0x2c
 800287a:	bd90      	pop	{r4, r7, pc}
 800287c:	40012400 	.word	0x40012400
 8002880:	40021000 	.word	0x40021000
 8002884:	50000400 	.word	0x50000400

08002888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800288c:	46c0      	nop			@ (mov r8, r8)
 800288e:	e7fd      	b.n	800288c <NMI_Handler+0x4>

08002890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002894:	46c0      	nop			@ (mov r8, r8)
 8002896:	e7fd      	b.n	8002894 <HardFault_Handler+0x4>

08002898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800289c:	46c0      	nop			@ (mov r8, r8)
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028a6:	46c0      	nop			@ (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}

080028ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028b0:	f000 f8aa 	bl	8002a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028b4:	46c0      	nop			@ (mov r8, r8)
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80028c0:	4b03      	ldr	r3, [pc, #12]	@ (80028d0 <ADC1_IRQHandler+0x14>)
 80028c2:	0018      	movs	r0, r3
 80028c4:	f000 fc4e 	bl	8003164 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80028c8:	46c0      	nop			@ (mov r8, r8)
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	46c0      	nop			@ (mov r8, r8)
 80028d0:	2000002c 	.word	0x2000002c

080028d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028d8:	46c0      	nop			@ (mov r8, r8)
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80028e0:	480d      	ldr	r0, [pc, #52]	@ (8002918 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80028e2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80028e4:	f7ff fff6 	bl	80028d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028e8:	480c      	ldr	r0, [pc, #48]	@ (800291c <LoopForever+0x6>)
  ldr r1, =_edata
 80028ea:	490d      	ldr	r1, [pc, #52]	@ (8002920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002924 <LoopForever+0xe>)
  movs r3, #0
 80028ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028f0:	e002      	b.n	80028f8 <LoopCopyDataInit>

080028f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028f6:	3304      	adds	r3, #4

080028f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028fc:	d3f9      	bcc.n	80028f2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002928 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002900:	4c0a      	ldr	r4, [pc, #40]	@ (800292c <LoopForever+0x16>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002904:	e001      	b.n	800290a <LoopFillZerobss>

08002906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002908:	3204      	adds	r2, #4

0800290a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800290a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800290c:	d3fb      	bcc.n	8002906 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800290e:	f001 ff11 	bl	8004734 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002912:	f7fe fd25 	bl	8001360 <main>

08002916 <LoopForever>:

LoopForever:
  b LoopForever
 8002916:	e7fe      	b.n	8002916 <LoopForever>
  ldr   r0, =_estack
 8002918:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800291c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002920:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002924:	080048c4 	.word	0x080048c4
  ldr r2, =_sbss
 8002928:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800292c:	2000009c 	.word	0x2000009c

08002930 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002930:	e7fe      	b.n	8002930 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08002934 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800293a:	1dfb      	adds	r3, r7, #7
 800293c:	2200      	movs	r2, #0
 800293e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002940:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <HAL_Init+0x3c>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <HAL_Init+0x3c>)
 8002946:	2180      	movs	r1, #128	@ 0x80
 8002948:	0049      	lsls	r1, r1, #1
 800294a:	430a      	orrs	r2, r1
 800294c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800294e:	2003      	movs	r0, #3
 8002950:	f000 f810 	bl	8002974 <HAL_InitTick>
 8002954:	1e03      	subs	r3, r0, #0
 8002956:	d003      	beq.n	8002960 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002958:	1dfb      	adds	r3, r7, #7
 800295a:	2201      	movs	r2, #1
 800295c:	701a      	strb	r2, [r3, #0]
 800295e:	e001      	b.n	8002964 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002960:	f7ff ff22 	bl	80027a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002964:	1dfb      	adds	r3, r7, #7
 8002966:	781b      	ldrb	r3, [r3, #0]
}
 8002968:	0018      	movs	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	b002      	add	sp, #8
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40022000 	.word	0x40022000

08002974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002974:	b590      	push	{r4, r7, lr}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800297c:	230f      	movs	r3, #15
 800297e:	18fb      	adds	r3, r7, r3
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002984:	4b1d      	ldr	r3, [pc, #116]	@ (80029fc <HAL_InitTick+0x88>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d02b      	beq.n	80029e4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800298c:	4b1c      	ldr	r3, [pc, #112]	@ (8002a00 <HAL_InitTick+0x8c>)
 800298e:	681c      	ldr	r4, [r3, #0]
 8002990:	4b1a      	ldr	r3, [pc, #104]	@ (80029fc <HAL_InitTick+0x88>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	0019      	movs	r1, r3
 8002996:	23fa      	movs	r3, #250	@ 0xfa
 8002998:	0098      	lsls	r0, r3, #2
 800299a:	f7fd fbb1 	bl	8000100 <__udivsi3>
 800299e:	0003      	movs	r3, r0
 80029a0:	0019      	movs	r1, r3
 80029a2:	0020      	movs	r0, r4
 80029a4:	f7fd fbac 	bl	8000100 <__udivsi3>
 80029a8:	0003      	movs	r3, r0
 80029aa:	0018      	movs	r0, r3
 80029ac:	f001 f851 	bl	8003a52 <HAL_SYSTICK_Config>
 80029b0:	1e03      	subs	r3, r0, #0
 80029b2:	d112      	bne.n	80029da <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	d80a      	bhi.n	80029d0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	2301      	movs	r3, #1
 80029be:	425b      	negs	r3, r3
 80029c0:	2200      	movs	r2, #0
 80029c2:	0018      	movs	r0, r3
 80029c4:	f001 f820 	bl	8003a08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002a04 <HAL_InitTick+0x90>)
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	e00d      	b.n	80029ec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80029d0:	230f      	movs	r3, #15
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	2201      	movs	r2, #1
 80029d6:	701a      	strb	r2, [r3, #0]
 80029d8:	e008      	b.n	80029ec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80029da:	230f      	movs	r3, #15
 80029dc:	18fb      	adds	r3, r7, r3
 80029de:	2201      	movs	r2, #1
 80029e0:	701a      	strb	r2, [r3, #0]
 80029e2:	e003      	b.n	80029ec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80029e4:	230f      	movs	r3, #15
 80029e6:	18fb      	adds	r3, r7, r3
 80029e8:	2201      	movs	r2, #1
 80029ea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80029ec:	230f      	movs	r3, #15
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	781b      	ldrb	r3, [r3, #0]
}
 80029f2:	0018      	movs	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	b005      	add	sp, #20
 80029f8:	bd90      	pop	{r4, r7, pc}
 80029fa:	46c0      	nop			@ (mov r8, r8)
 80029fc:	2000000c 	.word	0x2000000c
 8002a00:	20000004 	.word	0x20000004
 8002a04:	20000008 	.word	0x20000008

08002a08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a0c:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <HAL_IncTick+0x1c>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	001a      	movs	r2, r3
 8002a12:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_IncTick+0x20>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	18d2      	adds	r2, r2, r3
 8002a18:	4b03      	ldr	r3, [pc, #12]	@ (8002a28 <HAL_IncTick+0x20>)
 8002a1a:	601a      	str	r2, [r3, #0]
}
 8002a1c:	46c0      	nop			@ (mov r8, r8)
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	46c0      	nop			@ (mov r8, r8)
 8002a24:	2000000c 	.word	0x2000000c
 8002a28:	20000098 	.word	0x20000098

08002a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a30:	4b02      	ldr	r3, [pc, #8]	@ (8002a3c <HAL_GetTick+0x10>)
 8002a32:	681b      	ldr	r3, [r3, #0]
}
 8002a34:	0018      	movs	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	46c0      	nop			@ (mov r8, r8)
 8002a3c:	20000098 	.word	0x20000098

08002a40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a48:	f7ff fff0 	bl	8002a2c <HAL_GetTick>
 8002a4c:	0003      	movs	r3, r0
 8002a4e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	3301      	adds	r3, #1
 8002a58:	d005      	beq.n	8002a66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a84 <HAL_Delay+0x44>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	001a      	movs	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	189b      	adds	r3, r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a66:	46c0      	nop			@ (mov r8, r8)
 8002a68:	f7ff ffe0 	bl	8002a2c <HAL_GetTick>
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d8f7      	bhi.n	8002a68 <HAL_Delay+0x28>
  {
  }
}
 8002a78:	46c0      	nop			@ (mov r8, r8)
 8002a7a:	46c0      	nop			@ (mov r8, r8)
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	b004      	add	sp, #16
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	46c0      	nop			@ (mov r8, r8)
 8002a84:	2000000c 	.word	0x2000000c

08002a88 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a05      	ldr	r2, [pc, #20]	@ (8002aac <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002a98:	401a      	ands	r2, r3
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	601a      	str	r2, [r3, #0]
}
 8002aa2:	46c0      	nop			@ (mov r8, r8)
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	b002      	add	sp, #8
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	46c0      	nop			@ (mov r8, r8)
 8002aac:	fe3fffff 	.word	0xfe3fffff

08002ab0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	23e0      	movs	r3, #224	@ 0xe0
 8002abe:	045b      	lsls	r3, r3, #17
 8002ac0:	4013      	ands	r3, r2
}
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	b002      	add	sp, #8
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b084      	sub	sp, #16
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	68ba      	ldr	r2, [r7, #8]
 8002adc:	2104      	movs	r1, #4
 8002ade:	400a      	ands	r2, r1
 8002ae0:	2107      	movs	r1, #7
 8002ae2:	4091      	lsls	r1, r2
 8002ae4:	000a      	movs	r2, r1
 8002ae6:	43d2      	mvns	r2, r2
 8002ae8:	401a      	ands	r2, r3
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2104      	movs	r1, #4
 8002aee:	400b      	ands	r3, r1
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4099      	lsls	r1, r3
 8002af4:	000b      	movs	r3, r1
 8002af6:	431a      	orrs	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002afc:	46c0      	nop			@ (mov r8, r8)
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b004      	add	sp, #16
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	2104      	movs	r1, #4
 8002b16:	400a      	ands	r2, r1
 8002b18:	2107      	movs	r1, #7
 8002b1a:	4091      	lsls	r1, r2
 8002b1c:	000a      	movs	r2, r1
 8002b1e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	2104      	movs	r1, #4
 8002b24:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002b26:	40da      	lsrs	r2, r3
 8002b28:	0013      	movs	r3, r2
}
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b002      	add	sp, #8
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	23c0      	movs	r3, #192	@ 0xc0
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	4013      	ands	r3, r2
 8002b44:	d101      	bne.n	8002b4a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b46:	2301      	movs	r3, #1
 8002b48:	e000      	b.n	8002b4c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b002      	add	sp, #8
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	211f      	movs	r1, #31
 8002b68:	400a      	ands	r2, r1
 8002b6a:	210f      	movs	r1, #15
 8002b6c:	4091      	lsls	r1, r2
 8002b6e:	000a      	movs	r2, r1
 8002b70:	43d2      	mvns	r2, r2
 8002b72:	401a      	ands	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	0e9b      	lsrs	r3, r3, #26
 8002b78:	210f      	movs	r1, #15
 8002b7a:	4019      	ands	r1, r3
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	201f      	movs	r0, #31
 8002b80:	4003      	ands	r3, r0
 8002b82:	4099      	lsls	r1, r3
 8002b84:	000b      	movs	r3, r1
 8002b86:	431a      	orrs	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b8c:	46c0      	nop			@ (mov r8, r8)
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	b004      	add	sp, #16
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	035b      	lsls	r3, r3, #13
 8002ba6:	0b5b      	lsrs	r3, r3, #13
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bae:	46c0      	nop			@ (mov r8, r8)
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	b002      	add	sp, #8
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b082      	sub	sp, #8
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
 8002bbe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	0352      	lsls	r2, r2, #13
 8002bc8:	0b52      	lsrs	r2, r2, #13
 8002bca:	43d2      	mvns	r2, r2
 8002bcc:	401a      	ands	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bd2:	46c0      	nop			@ (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b002      	add	sp, #8
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2203      	movs	r2, #3
 8002be8:	4013      	ands	r3, r2
}
 8002bea:	0018      	movs	r0, r3
 8002bec:	46bd      	mov	sp, r7
 8002bee:	b002      	add	sp, #8
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	68ba      	ldr	r2, [r7, #8]
 8002c06:	0212      	lsls	r2, r2, #8
 8002c08:	43d2      	mvns	r2, r2
 8002c0a:	401a      	ands	r2, r3
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	021b      	lsls	r3, r3, #8
 8002c10:	6879      	ldr	r1, [r7, #4]
 8002c12:	400b      	ands	r3, r1
 8002c14:	4904      	ldr	r1, [pc, #16]	@ (8002c28 <LL_ADC_SetChannelSamplingTime+0x34>)
 8002c16:	400b      	ands	r3, r1
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002c1e:	46c0      	nop			@ (mov r8, r8)
 8002c20:	46bd      	mov	sp, r7
 8002c22:	b004      	add	sp, #16
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	07ffff00 	.word	0x07ffff00

08002c2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4a05      	ldr	r2, [pc, #20]	@ (8002c50 <LL_ADC_EnableInternalRegulator+0x24>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	2280      	movs	r2, #128	@ 0x80
 8002c3e:	0552      	lsls	r2, r2, #21
 8002c40:	431a      	orrs	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	b002      	add	sp, #8
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	46c0      	nop			@ (mov r8, r8)
 8002c50:	6fffffe8 	.word	0x6fffffe8

08002c54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	2380      	movs	r3, #128	@ 0x80
 8002c62:	055b      	lsls	r3, r3, #21
 8002c64:	401a      	ands	r2, r3
 8002c66:	2380      	movs	r3, #128	@ 0x80
 8002c68:	055b      	lsls	r3, r3, #21
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d101      	bne.n	8002c72 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	0018      	movs	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b002      	add	sp, #8
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	4a04      	ldr	r2, [pc, #16]	@ (8002c9c <LL_ADC_Enable+0x20>)
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c94:	46c0      	nop			@ (mov r8, r8)
 8002c96:	46bd      	mov	sp, r7
 8002c98:	b002      	add	sp, #8
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	7fffffe8 	.word	0x7fffffe8

08002ca0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2201      	movs	r2, #1
 8002cae:	4013      	ands	r3, r2
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <LL_ADC_IsEnabled+0x18>
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <LL_ADC_IsEnabled+0x1a>
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	0018      	movs	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b002      	add	sp, #8
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	4a04      	ldr	r2, [pc, #16]	@ (8002ce4 <LL_ADC_REG_StartConversion+0x20>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2204      	movs	r2, #4
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002cdc:	46c0      	nop			@ (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b002      	add	sp, #8
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	7fffffe8 	.word	0x7fffffe8

08002ce8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2204      	movs	r2, #4
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d101      	bne.n	8002d00 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	0018      	movs	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b002      	add	sp, #8
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d14:	231f      	movs	r3, #31
 8002d16:	18fb      	adds	r3, r7, r3
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e17f      	b.n	8003032 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10a      	bne.n	8002d50 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7ff fd57 	bl	80027f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2254      	movs	r2, #84	@ 0x54
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	0018      	movs	r0, r3
 8002d56:	f7ff ff7d 	bl	8002c54 <LL_ADC_IsInternalRegulatorEnabled>
 8002d5a:	1e03      	subs	r3, r0, #0
 8002d5c:	d115      	bne.n	8002d8a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	0018      	movs	r0, r3
 8002d64:	f7ff ff62 	bl	8002c2c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d68:	4bb4      	ldr	r3, [pc, #720]	@ (800303c <HAL_ADC_Init+0x330>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	49b4      	ldr	r1, [pc, #720]	@ (8003040 <HAL_ADC_Init+0x334>)
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f7fd f9c6 	bl	8000100 <__udivsi3>
 8002d74:	0003      	movs	r3, r0
 8002d76:	3301      	adds	r3, #1
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002d7c:	e002      	b.n	8002d84 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	3b01      	subs	r3, #1
 8002d82:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1f9      	bne.n	8002d7e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f7ff ff60 	bl	8002c54 <LL_ADC_IsInternalRegulatorEnabled>
 8002d94:	1e03      	subs	r3, r0, #0
 8002d96:	d10f      	bne.n	8002db8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da8:	2201      	movs	r2, #1
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002db0:	231f      	movs	r3, #31
 8002db2:	18fb      	adds	r3, r7, r3
 8002db4:	2201      	movs	r2, #1
 8002db6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f7ff ff93 	bl	8002ce8 <LL_ADC_REG_IsConversionOngoing>
 8002dc2:	0003      	movs	r3, r0
 8002dc4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dca:	2210      	movs	r2, #16
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d000      	beq.n	8002dd2 <HAL_ADC_Init+0xc6>
 8002dd0:	e122      	b.n	8003018 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d000      	beq.n	8002dda <HAL_ADC_Init+0xce>
 8002dd8:	e11e      	b.n	8003018 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dde:	4a99      	ldr	r2, [pc, #612]	@ (8003044 <HAL_ADC_Init+0x338>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	2202      	movs	r2, #2
 8002de4:	431a      	orrs	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	0018      	movs	r0, r3
 8002df0:	f7ff ff56 	bl	8002ca0 <LL_ADC_IsEnabled>
 8002df4:	1e03      	subs	r3, r0, #0
 8002df6:	d000      	beq.n	8002dfa <HAL_ADC_Init+0xee>
 8002df8:	e0ad      	b.n	8002f56 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	7e1b      	ldrb	r3, [r3, #24]
 8002e02:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002e04:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	7e5b      	ldrb	r3, [r3, #25]
 8002e0a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002e0c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	7e9b      	ldrb	r3, [r3, #26]
 8002e12:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002e14:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <HAL_ADC_Init+0x118>
 8002e1e:	2380      	movs	r3, #128	@ 0x80
 8002e20:	015b      	lsls	r3, r3, #5
 8002e22:	e000      	b.n	8002e26 <HAL_ADC_Init+0x11a>
 8002e24:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002e26:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002e2c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	da04      	bge.n	8002e40 <HAL_ADC_Init+0x134>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	085b      	lsrs	r3, r3, #1
 8002e3e:	e001      	b.n	8002e44 <HAL_ADC_Init+0x138>
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8002e44:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	212c      	movs	r1, #44	@ 0x2c
 8002e4a:	5c5b      	ldrb	r3, [r3, r1]
 8002e4c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002e4e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2220      	movs	r2, #32
 8002e5a:	5c9b      	ldrb	r3, [r3, r2]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d115      	bne.n	8002e8c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	7e9b      	ldrb	r3, [r3, #26]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d105      	bne.n	8002e74 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	2280      	movs	r2, #128	@ 0x80
 8002e6c:	0252      	lsls	r2, r2, #9
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	e00b      	b.n	8002e8c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e78:	2220      	movs	r2, #32
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	2201      	movs	r2, #1
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00a      	beq.n	8002eaa <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e98:	23e0      	movs	r3, #224	@ 0xe0
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4a65      	ldr	r2, [pc, #404]	@ (8003048 <HAL_ADC_Init+0x33c>)
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	0019      	movs	r1, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	0f9b      	lsrs	r3, r3, #30
 8002ec6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	223c      	movs	r2, #60	@ 0x3c
 8002ed8:	5c9b      	ldrb	r3, [r3, r2]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d111      	bne.n	8002f02 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	0f9b      	lsrs	r3, r3, #30
 8002ee4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002eea:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8002ef0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8002ef6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	2201      	movs	r2, #1
 8002efe:	4313      	orrs	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	4a50      	ldr	r2, [pc, #320]	@ (800304c <HAL_ADC_Init+0x340>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	0019      	movs	r1, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	697a      	ldr	r2, [r7, #20]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685a      	ldr	r2, [r3, #4]
 8002f1c:	23c0      	movs	r3, #192	@ 0xc0
 8002f1e:	061b      	lsls	r3, r3, #24
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d018      	beq.n	8002f56 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002f28:	2380      	movs	r3, #128	@ 0x80
 8002f2a:	05db      	lsls	r3, r3, #23
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d012      	beq.n	8002f56 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002f34:	2380      	movs	r3, #128	@ 0x80
 8002f36:	061b      	lsls	r3, r3, #24
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d00c      	beq.n	8002f56 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002f3c:	4b44      	ldr	r3, [pc, #272]	@ (8003050 <HAL_ADC_Init+0x344>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a44      	ldr	r2, [pc, #272]	@ (8003054 <HAL_ADC_Init+0x348>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	0019      	movs	r1, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	23f0      	movs	r3, #240	@ 0xf0
 8002f4c:	039b      	lsls	r3, r3, #14
 8002f4e:	401a      	ands	r2, r3
 8002f50:	4b3f      	ldr	r3, [pc, #252]	@ (8003050 <HAL_ADC_Init+0x344>)
 8002f52:	430a      	orrs	r2, r1
 8002f54:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6818      	ldr	r0, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f5e:	001a      	movs	r2, r3
 8002f60:	2100      	movs	r1, #0
 8002f62:	f7ff fdb2 	bl	8002aca <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6818      	ldr	r0, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f6e:	493a      	ldr	r1, [pc, #232]	@ (8003058 <HAL_ADC_Init+0x34c>)
 8002f70:	001a      	movs	r2, r3
 8002f72:	f7ff fdaa 	bl	8002aca <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d109      	bne.n	8002f92 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2110      	movs	r1, #16
 8002f8a:	4249      	negs	r1, r1
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f90:	e018      	b.n	8002fc4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	691a      	ldr	r2, [r3, #16]
 8002f96:	2380      	movs	r3, #128	@ 0x80
 8002f98:	039b      	lsls	r3, r3, #14
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d112      	bne.n	8002fc4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69db      	ldr	r3, [r3, #28]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	221c      	movs	r2, #28
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2210      	movs	r2, #16
 8002fb2:	4252      	negs	r2, r2
 8002fb4:	409a      	lsls	r2, r3
 8002fb6:	0011      	movs	r1, r2
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2100      	movs	r1, #0
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f7ff fd9a 	bl	8002b04 <LL_ADC_GetSamplingTimeCommonChannels>
 8002fd0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d10b      	bne.n	8002ff2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	4393      	bics	r3, r2
 8002fe8:	2201      	movs	r2, #1
 8002fea:	431a      	orrs	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002ff0:	e01c      	b.n	800302c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff6:	2212      	movs	r2, #18
 8002ff8:	4393      	bics	r3, r2
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003006:	2201      	movs	r2, #1
 8003008:	431a      	orrs	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800300e:	231f      	movs	r3, #31
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	2201      	movs	r2, #1
 8003014:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003016:	e009      	b.n	800302c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301c:	2210      	movs	r2, #16
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003024:	231f      	movs	r3, #31
 8003026:	18fb      	adds	r3, r7, r3
 8003028:	2201      	movs	r2, #1
 800302a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800302c:	231f      	movs	r3, #31
 800302e:	18fb      	adds	r3, r7, r3
 8003030:	781b      	ldrb	r3, [r3, #0]
}
 8003032:	0018      	movs	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	b008      	add	sp, #32
 8003038:	bd80      	pop	{r7, pc}
 800303a:	46c0      	nop			@ (mov r8, r8)
 800303c:	20000004 	.word	0x20000004
 8003040:	00030d40 	.word	0x00030d40
 8003044:	fffffefd 	.word	0xfffffefd
 8003048:	ffde0201 	.word	0xffde0201
 800304c:	1ffffc02 	.word	0x1ffffc02
 8003050:	40012708 	.word	0x40012708
 8003054:	ffc3ffff 	.word	0xffc3ffff
 8003058:	07ffff04 	.word	0x07ffff04

0800305c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800305c:	b5b0      	push	{r4, r5, r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	0018      	movs	r0, r3
 800306a:	f7ff fe3d 	bl	8002ce8 <LL_ADC_REG_IsConversionOngoing>
 800306e:	1e03      	subs	r3, r0, #0
 8003070:	d15f      	bne.n	8003132 <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2254      	movs	r2, #84	@ 0x54
 8003076:	5c9b      	ldrb	r3, [r3, r2]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d101      	bne.n	8003080 <HAL_ADC_Start_IT+0x24>
 800307c:	2302      	movs	r3, #2
 800307e:	e05f      	b.n	8003140 <HAL_ADC_Start_IT+0xe4>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2254      	movs	r2, #84	@ 0x54
 8003084:	2101      	movs	r1, #1
 8003086:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003088:	250f      	movs	r5, #15
 800308a:	197c      	adds	r4, r7, r5
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	0018      	movs	r0, r3
 8003090:	f000 fb68 	bl	8003764 <ADC_Enable>
 8003094:	0003      	movs	r3, r0
 8003096:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003098:	197b      	adds	r3, r7, r5
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d143      	bne.n	8003128 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a4:	4a28      	ldr	r2, [pc, #160]	@ (8003148 <HAL_ADC_Start_IT+0xec>)
 80030a6:	4013      	ands	r3, r2
 80030a8:	2280      	movs	r2, #128	@ 0x80
 80030aa:	0052      	lsls	r2, r2, #1
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	221c      	movs	r2, #28
 80030be:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2254      	movs	r2, #84	@ 0x54
 80030c4:	2100      	movs	r1, #0
 80030c6:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	211c      	movs	r1, #28
 80030d4:	438a      	bics	r2, r1
 80030d6:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	695b      	ldr	r3, [r3, #20]
 80030dc:	2b08      	cmp	r3, #8
 80030de:	d108      	bne.n	80030f2 <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2108      	movs	r1, #8
 80030ec:	430a      	orrs	r2, r1
 80030ee:	605a      	str	r2, [r3, #4]
          break;
 80030f0:	e008      	b.n	8003104 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2104      	movs	r1, #4
 80030fe:	430a      	orrs	r2, r1
 8003100:	605a      	str	r2, [r3, #4]
          break;
 8003102:	46c0      	nop			@ (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003108:	2b00      	cmp	r3, #0
 800310a:	d107      	bne.n	800311c <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2110      	movs	r1, #16
 8003118:	430a      	orrs	r2, r1
 800311a:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	0018      	movs	r0, r3
 8003122:	f7ff fdcf 	bl	8002cc4 <LL_ADC_REG_StartConversion>
 8003126:	e008      	b.n	800313a <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2254      	movs	r2, #84	@ 0x54
 800312c:	2100      	movs	r1, #0
 800312e:	5499      	strb	r1, [r3, r2]
 8003130:	e003      	b.n	800313a <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003132:	230f      	movs	r3, #15
 8003134:	18fb      	adds	r3, r7, r3
 8003136:	2202      	movs	r2, #2
 8003138:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800313a:	230f      	movs	r3, #15
 800313c:	18fb      	adds	r3, r7, r3
 800313e:	781b      	ldrb	r3, [r3, #0]
}
 8003140:	0018      	movs	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	b004      	add	sp, #16
 8003146:	bdb0      	pop	{r4, r5, r7, pc}
 8003148:	fffff0fe 	.word	0xfffff0fe

0800314c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800315a:	0018      	movs	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	b002      	add	sp, #8
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800316c:	2300      	movs	r3, #0
 800316e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	2202      	movs	r2, #2
 8003184:	4013      	ands	r3, r2
 8003186:	d017      	beq.n	80031b8 <HAL_ADC_IRQHandler+0x54>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2202      	movs	r2, #2
 800318c:	4013      	ands	r3, r2
 800318e:	d013      	beq.n	80031b8 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003194:	2210      	movs	r2, #16
 8003196:	4013      	ands	r3, r2
 8003198:	d106      	bne.n	80031a8 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800319e:	2280      	movs	r2, #128	@ 0x80
 80031a0:	0112      	lsls	r2, r2, #4
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	0018      	movs	r0, r3
 80031ac:	f000 fb70 	bl	8003890 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2202      	movs	r2, #2
 80031b6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	2204      	movs	r2, #4
 80031bc:	4013      	ands	r3, r2
 80031be:	d003      	beq.n	80031c8 <HAL_ADC_IRQHandler+0x64>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2204      	movs	r2, #4
 80031c4:	4013      	ands	r3, r2
 80031c6:	d107      	bne.n	80031d8 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	2208      	movs	r2, #8
 80031cc:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80031ce:	d04d      	beq.n	800326c <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2208      	movs	r2, #8
 80031d4:	4013      	ands	r3, r2
 80031d6:	d049      	beq.n	800326c <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031dc:	2210      	movs	r2, #16
 80031de:	4013      	ands	r3, r2
 80031e0:	d106      	bne.n	80031f0 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e6:	2280      	movs	r2, #128	@ 0x80
 80031e8:	0092      	lsls	r2, r2, #2
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	0018      	movs	r0, r3
 80031f6:	f7ff fc9c 	bl	8002b32 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031fa:	1e03      	subs	r3, r0, #0
 80031fc:	d02e      	beq.n	800325c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	7e9b      	ldrb	r3, [r3, #26]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d12a      	bne.n	800325c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2208      	movs	r2, #8
 800320e:	4013      	ands	r3, r2
 8003210:	2b08      	cmp	r3, #8
 8003212:	d123      	bne.n	800325c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	0018      	movs	r0, r3
 800321a:	f7ff fd65 	bl	8002ce8 <LL_ADC_REG_IsConversionOngoing>
 800321e:	1e03      	subs	r3, r0, #0
 8003220:	d110      	bne.n	8003244 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	210c      	movs	r1, #12
 800322e:	438a      	bics	r2, r1
 8003230:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003236:	4a56      	ldr	r2, [pc, #344]	@ (8003390 <HAL_ADC_IRQHandler+0x22c>)
 8003238:	4013      	ands	r3, r2
 800323a:	2201      	movs	r2, #1
 800323c:	431a      	orrs	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	659a      	str	r2, [r3, #88]	@ 0x58
 8003242:	e00b      	b.n	800325c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003248:	2220      	movs	r2, #32
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003254:	2201      	movs	r2, #1
 8003256:	431a      	orrs	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	0018      	movs	r0, r3
 8003260:	f7fe fa2a 	bl	80016b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	220c      	movs	r2, #12
 800326a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	2280      	movs	r2, #128	@ 0x80
 8003270:	4013      	ands	r3, r2
 8003272:	d012      	beq.n	800329a <HAL_ADC_IRQHandler+0x136>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2280      	movs	r2, #128	@ 0x80
 8003278:	4013      	ands	r3, r2
 800327a:	d00e      	beq.n	800329a <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003280:	2280      	movs	r2, #128	@ 0x80
 8003282:	0252      	lsls	r2, r2, #9
 8003284:	431a      	orrs	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	0018      	movs	r0, r3
 800328e:	f000 f881 	bl	8003394 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2280      	movs	r2, #128	@ 0x80
 8003298:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	2380      	movs	r3, #128	@ 0x80
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	4013      	ands	r3, r2
 80032a2:	d014      	beq.n	80032ce <HAL_ADC_IRQHandler+0x16a>
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	2380      	movs	r3, #128	@ 0x80
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	4013      	ands	r3, r2
 80032ac:	d00f      	beq.n	80032ce <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b2:	2280      	movs	r2, #128	@ 0x80
 80032b4:	0292      	lsls	r2, r2, #10
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	0018      	movs	r0, r3
 80032c0:	f000 fad6 	bl	8003870 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2280      	movs	r2, #128	@ 0x80
 80032ca:	0052      	lsls	r2, r2, #1
 80032cc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	2380      	movs	r3, #128	@ 0x80
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	4013      	ands	r3, r2
 80032d6:	d014      	beq.n	8003302 <HAL_ADC_IRQHandler+0x19e>
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	2380      	movs	r3, #128	@ 0x80
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4013      	ands	r3, r2
 80032e0:	d00f      	beq.n	8003302 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e6:	2280      	movs	r2, #128	@ 0x80
 80032e8:	02d2      	lsls	r2, r2, #11
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	0018      	movs	r0, r3
 80032f4:	f000 fac4 	bl	8003880 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2280      	movs	r2, #128	@ 0x80
 80032fe:	0092      	lsls	r2, r2, #2
 8003300:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	2210      	movs	r2, #16
 8003306:	4013      	ands	r3, r2
 8003308:	d02b      	beq.n	8003362 <HAL_ADC_IRQHandler+0x1fe>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2210      	movs	r2, #16
 800330e:	4013      	ands	r3, r2
 8003310:	d027      	beq.n	8003362 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	2b00      	cmp	r3, #0
 8003318:	d102      	bne.n	8003320 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800331a:	2301      	movs	r3, #1
 800331c:	617b      	str	r3, [r7, #20]
 800331e:	e008      	b.n	8003332 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	0018      	movs	r0, r3
 8003326:	f7ff fc58 	bl	8002bda <LL_ADC_REG_GetDMATransfer>
 800332a:	1e03      	subs	r3, r0, #0
 800332c:	d001      	beq.n	8003332 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800332e:	2301      	movs	r3, #1
 8003330:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d110      	bne.n	800335a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333c:	2280      	movs	r2, #128	@ 0x80
 800333e:	00d2      	lsls	r2, r2, #3
 8003340:	431a      	orrs	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800334a:	2202      	movs	r2, #2
 800334c:	431a      	orrs	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	0018      	movs	r0, r3
 8003356:	f000 f825 	bl	80033a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2210      	movs	r2, #16
 8003360:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	2380      	movs	r3, #128	@ 0x80
 8003366:	019b      	lsls	r3, r3, #6
 8003368:	4013      	ands	r3, r2
 800336a:	d00d      	beq.n	8003388 <HAL_ADC_IRQHandler+0x224>
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	2380      	movs	r3, #128	@ 0x80
 8003370:	019b      	lsls	r3, r3, #6
 8003372:	4013      	ands	r3, r2
 8003374:	d008      	beq.n	8003388 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	0018      	movs	r0, r3
 800337a:	f000 fa91 	bl	80038a0 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2280      	movs	r2, #128	@ 0x80
 8003384:	0192      	lsls	r2, r2, #6
 8003386:	601a      	str	r2, [r3, #0]
  }
}
 8003388:	46c0      	nop			@ (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b006      	add	sp, #24
 800338e:	bd80      	pop	{r7, pc}
 8003390:	fffffefe 	.word	0xfffffefe

08003394 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800339c:	46c0      	nop			@ (mov r8, r8)
 800339e:	46bd      	mov	sp, r7
 80033a0:	b002      	add	sp, #8
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80033ac:	46c0      	nop			@ (mov r8, r8)
 80033ae:	46bd      	mov	sp, r7
 80033b0:	b002      	add	sp, #8
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033be:	2317      	movs	r3, #23
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2254      	movs	r2, #84	@ 0x54
 80033ce:	5c9b      	ldrb	r3, [r3, r2]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x24>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e1c0      	b.n	800375a <HAL_ADC_ConfigChannel+0x3a6>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2254      	movs	r2, #84	@ 0x54
 80033dc:	2101      	movs	r1, #1
 80033de:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	0018      	movs	r0, r3
 80033e6:	f7ff fc7f 	bl	8002ce8 <LL_ADC_REG_IsConversionOngoing>
 80033ea:	1e03      	subs	r3, r0, #0
 80033ec:	d000      	beq.n	80033f0 <HAL_ADC_ConfigChannel+0x3c>
 80033ee:	e1a3      	b.n	8003738 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d100      	bne.n	80033fa <HAL_ADC_ConfigChannel+0x46>
 80033f8:	e143      	b.n	8003682 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691a      	ldr	r2, [r3, #16]
 80033fe:	2380      	movs	r3, #128	@ 0x80
 8003400:	061b      	lsls	r3, r3, #24
 8003402:	429a      	cmp	r2, r3
 8003404:	d004      	beq.n	8003410 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800340a:	4ac1      	ldr	r2, [pc, #772]	@ (8003710 <HAL_ADC_ConfigChannel+0x35c>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d108      	bne.n	8003422 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	0019      	movs	r1, r3
 800341a:	0010      	movs	r0, r2
 800341c:	f7ff fbba 	bl	8002b94 <LL_ADC_REG_SetSequencerChAdd>
 8003420:	e0c9      	b.n	80035b6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	211f      	movs	r1, #31
 800342c:	400b      	ands	r3, r1
 800342e:	210f      	movs	r1, #15
 8003430:	4099      	lsls	r1, r3
 8003432:	000b      	movs	r3, r1
 8003434:	43db      	mvns	r3, r3
 8003436:	4013      	ands	r3, r2
 8003438:	0019      	movs	r1, r3
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	035b      	lsls	r3, r3, #13
 8003440:	0b5b      	lsrs	r3, r3, #13
 8003442:	d105      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x9c>
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	0e9b      	lsrs	r3, r3, #26
 800344a:	221f      	movs	r2, #31
 800344c:	4013      	ands	r3, r2
 800344e:	e098      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2201      	movs	r2, #1
 8003456:	4013      	ands	r3, r2
 8003458:	d000      	beq.n	800345c <HAL_ADC_ConfigChannel+0xa8>
 800345a:	e091      	b.n	8003580 <HAL_ADC_ConfigChannel+0x1cc>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2202      	movs	r2, #2
 8003462:	4013      	ands	r3, r2
 8003464:	d000      	beq.n	8003468 <HAL_ADC_ConfigChannel+0xb4>
 8003466:	e089      	b.n	800357c <HAL_ADC_ConfigChannel+0x1c8>
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2204      	movs	r2, #4
 800346e:	4013      	ands	r3, r2
 8003470:	d000      	beq.n	8003474 <HAL_ADC_ConfigChannel+0xc0>
 8003472:	e081      	b.n	8003578 <HAL_ADC_ConfigChannel+0x1c4>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2208      	movs	r2, #8
 800347a:	4013      	ands	r3, r2
 800347c:	d000      	beq.n	8003480 <HAL_ADC_ConfigChannel+0xcc>
 800347e:	e079      	b.n	8003574 <HAL_ADC_ConfigChannel+0x1c0>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2210      	movs	r2, #16
 8003486:	4013      	ands	r3, r2
 8003488:	d000      	beq.n	800348c <HAL_ADC_ConfigChannel+0xd8>
 800348a:	e071      	b.n	8003570 <HAL_ADC_ConfigChannel+0x1bc>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2220      	movs	r2, #32
 8003492:	4013      	ands	r3, r2
 8003494:	d000      	beq.n	8003498 <HAL_ADC_ConfigChannel+0xe4>
 8003496:	e069      	b.n	800356c <HAL_ADC_ConfigChannel+0x1b8>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2240      	movs	r2, #64	@ 0x40
 800349e:	4013      	ands	r3, r2
 80034a0:	d000      	beq.n	80034a4 <HAL_ADC_ConfigChannel+0xf0>
 80034a2:	e061      	b.n	8003568 <HAL_ADC_ConfigChannel+0x1b4>
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2280      	movs	r2, #128	@ 0x80
 80034aa:	4013      	ands	r3, r2
 80034ac:	d000      	beq.n	80034b0 <HAL_ADC_ConfigChannel+0xfc>
 80034ae:	e059      	b.n	8003564 <HAL_ADC_ConfigChannel+0x1b0>
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	2380      	movs	r3, #128	@ 0x80
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	4013      	ands	r3, r2
 80034ba:	d151      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x1ac>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	2380      	movs	r3, #128	@ 0x80
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4013      	ands	r3, r2
 80034c6:	d149      	bne.n	800355c <HAL_ADC_ConfigChannel+0x1a8>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	2380      	movs	r3, #128	@ 0x80
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	4013      	ands	r3, r2
 80034d2:	d141      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x1a4>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	011b      	lsls	r3, r3, #4
 80034dc:	4013      	ands	r3, r2
 80034de:	d139      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x1a0>
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	2380      	movs	r3, #128	@ 0x80
 80034e6:	015b      	lsls	r3, r3, #5
 80034e8:	4013      	ands	r3, r2
 80034ea:	d131      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x19c>
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	2380      	movs	r3, #128	@ 0x80
 80034f2:	019b      	lsls	r3, r3, #6
 80034f4:	4013      	ands	r3, r2
 80034f6:	d129      	bne.n	800354c <HAL_ADC_ConfigChannel+0x198>
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	2380      	movs	r3, #128	@ 0x80
 80034fe:	01db      	lsls	r3, r3, #7
 8003500:	4013      	ands	r3, r2
 8003502:	d121      	bne.n	8003548 <HAL_ADC_ConfigChannel+0x194>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	2380      	movs	r3, #128	@ 0x80
 800350a:	021b      	lsls	r3, r3, #8
 800350c:	4013      	ands	r3, r2
 800350e:	d119      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x190>
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	2380      	movs	r3, #128	@ 0x80
 8003516:	025b      	lsls	r3, r3, #9
 8003518:	4013      	ands	r3, r2
 800351a:	d111      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x18c>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	2380      	movs	r3, #128	@ 0x80
 8003522:	029b      	lsls	r3, r3, #10
 8003524:	4013      	ands	r3, r2
 8003526:	d109      	bne.n	800353c <HAL_ADC_ConfigChannel+0x188>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	2380      	movs	r3, #128	@ 0x80
 800352e:	02db      	lsls	r3, r3, #11
 8003530:	4013      	ands	r3, r2
 8003532:	d001      	beq.n	8003538 <HAL_ADC_ConfigChannel+0x184>
 8003534:	2312      	movs	r3, #18
 8003536:	e024      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003538:	2300      	movs	r3, #0
 800353a:	e022      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 800353c:	2311      	movs	r3, #17
 800353e:	e020      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003540:	2310      	movs	r3, #16
 8003542:	e01e      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003544:	230f      	movs	r3, #15
 8003546:	e01c      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003548:	230e      	movs	r3, #14
 800354a:	e01a      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 800354c:	230d      	movs	r3, #13
 800354e:	e018      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003550:	230c      	movs	r3, #12
 8003552:	e016      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003554:	230b      	movs	r3, #11
 8003556:	e014      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003558:	230a      	movs	r3, #10
 800355a:	e012      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 800355c:	2309      	movs	r3, #9
 800355e:	e010      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003560:	2308      	movs	r3, #8
 8003562:	e00e      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003564:	2307      	movs	r3, #7
 8003566:	e00c      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003568:	2306      	movs	r3, #6
 800356a:	e00a      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 800356c:	2305      	movs	r3, #5
 800356e:	e008      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003570:	2304      	movs	r3, #4
 8003572:	e006      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003574:	2303      	movs	r3, #3
 8003576:	e004      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003578:	2302      	movs	r3, #2
 800357a:	e002      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 800357c:	2301      	movs	r3, #1
 800357e:	e000      	b.n	8003582 <HAL_ADC_ConfigChannel+0x1ce>
 8003580:	2300      	movs	r3, #0
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	6852      	ldr	r2, [r2, #4]
 8003586:	201f      	movs	r0, #31
 8003588:	4002      	ands	r2, r0
 800358a:	4093      	lsls	r3, r2
 800358c:	000a      	movs	r2, r1
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	089b      	lsrs	r3, r3, #2
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	69db      	ldr	r3, [r3, #28]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d808      	bhi.n	80035b6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6818      	ldr	r0, [r3, #0]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	6859      	ldr	r1, [r3, #4]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	001a      	movs	r2, r3
 80035b2:	f7ff facf 	bl	8002b54 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6818      	ldr	r0, [r3, #0]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	6819      	ldr	r1, [r3, #0]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	001a      	movs	r2, r3
 80035c4:	f7ff fb16 	bl	8002bf4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	db00      	blt.n	80035d2 <HAL_ADC_ConfigChannel+0x21e>
 80035d0:	e0bc      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035d2:	4b50      	ldr	r3, [pc, #320]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 80035d4:	0018      	movs	r0, r3
 80035d6:	f7ff fa6b 	bl	8002ab0 <LL_ADC_GetCommonPathInternalCh>
 80035da:	0003      	movs	r3, r0
 80035dc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003718 <HAL_ADC_ConfigChannel+0x364>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d122      	bne.n	800362e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	2380      	movs	r3, #128	@ 0x80
 80035ec:	041b      	lsls	r3, r3, #16
 80035ee:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035f0:	d11d      	bne.n	800362e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2280      	movs	r2, #128	@ 0x80
 80035f6:	0412      	lsls	r2, r2, #16
 80035f8:	4313      	orrs	r3, r2
 80035fa:	4a46      	ldr	r2, [pc, #280]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 80035fc:	0019      	movs	r1, r3
 80035fe:	0010      	movs	r0, r2
 8003600:	f7ff fa42 	bl	8002a88 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003604:	4b45      	ldr	r3, [pc, #276]	@ (800371c <HAL_ADC_ConfigChannel+0x368>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4945      	ldr	r1, [pc, #276]	@ (8003720 <HAL_ADC_ConfigChannel+0x36c>)
 800360a:	0018      	movs	r0, r3
 800360c:	f7fc fd78 	bl	8000100 <__udivsi3>
 8003610:	0003      	movs	r3, r0
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	0013      	movs	r3, r2
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	189b      	adds	r3, r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800361e:	e002      	b.n	8003626 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	3b01      	subs	r3, #1
 8003624:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1f9      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800362c:	e08e      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a3c      	ldr	r2, [pc, #240]	@ (8003724 <HAL_ADC_ConfigChannel+0x370>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d10e      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	2380      	movs	r3, #128	@ 0x80
 800363c:	045b      	lsls	r3, r3, #17
 800363e:	4013      	ands	r3, r2
 8003640:	d109      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	2280      	movs	r2, #128	@ 0x80
 8003646:	0452      	lsls	r2, r2, #17
 8003648:	4313      	orrs	r3, r2
 800364a:	4a32      	ldr	r2, [pc, #200]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 800364c:	0019      	movs	r1, r3
 800364e:	0010      	movs	r0, r2
 8003650:	f7ff fa1a 	bl	8002a88 <LL_ADC_SetCommonPathInternalCh>
 8003654:	e07a      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a33      	ldr	r2, [pc, #204]	@ (8003728 <HAL_ADC_ConfigChannel+0x374>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d000      	beq.n	8003662 <HAL_ADC_ConfigChannel+0x2ae>
 8003660:	e074      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	2380      	movs	r3, #128	@ 0x80
 8003666:	03db      	lsls	r3, r3, #15
 8003668:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800366a:	d000      	beq.n	800366e <HAL_ADC_ConfigChannel+0x2ba>
 800366c:	e06e      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	2280      	movs	r2, #128	@ 0x80
 8003672:	03d2      	lsls	r2, r2, #15
 8003674:	4313      	orrs	r3, r2
 8003676:	4a27      	ldr	r2, [pc, #156]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 8003678:	0019      	movs	r1, r3
 800367a:	0010      	movs	r0, r2
 800367c:	f7ff fa04 	bl	8002a88 <LL_ADC_SetCommonPathInternalCh>
 8003680:	e064      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691a      	ldr	r2, [r3, #16]
 8003686:	2380      	movs	r3, #128	@ 0x80
 8003688:	061b      	lsls	r3, r3, #24
 800368a:	429a      	cmp	r2, r3
 800368c:	d004      	beq.n	8003698 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003692:	4a1f      	ldr	r2, [pc, #124]	@ (8003710 <HAL_ADC_ConfigChannel+0x35c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d107      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	0019      	movs	r1, r3
 80036a2:	0010      	movs	r0, r2
 80036a4:	f7ff fa87 	bl	8002bb6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	da4d      	bge.n	800374c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036b0:	4b18      	ldr	r3, [pc, #96]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 80036b2:	0018      	movs	r0, r3
 80036b4:	f7ff f9fc 	bl	8002ab0 <LL_ADC_GetCommonPathInternalCh>
 80036b8:	0003      	movs	r3, r0
 80036ba:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a15      	ldr	r2, [pc, #84]	@ (8003718 <HAL_ADC_ConfigChannel+0x364>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d108      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	4a18      	ldr	r2, [pc, #96]	@ (800372c <HAL_ADC_ConfigChannel+0x378>)
 80036ca:	4013      	ands	r3, r2
 80036cc:	4a11      	ldr	r2, [pc, #68]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 80036ce:	0019      	movs	r1, r3
 80036d0:	0010      	movs	r0, r2
 80036d2:	f7ff f9d9 	bl	8002a88 <LL_ADC_SetCommonPathInternalCh>
 80036d6:	e039      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a11      	ldr	r2, [pc, #68]	@ (8003724 <HAL_ADC_ConfigChannel+0x370>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d108      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4a12      	ldr	r2, [pc, #72]	@ (8003730 <HAL_ADC_ConfigChannel+0x37c>)
 80036e6:	4013      	ands	r3, r2
 80036e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 80036ea:	0019      	movs	r1, r3
 80036ec:	0010      	movs	r0, r2
 80036ee:	f7ff f9cb 	bl	8002a88 <LL_ADC_SetCommonPathInternalCh>
 80036f2:	e02b      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a0b      	ldr	r2, [pc, #44]	@ (8003728 <HAL_ADC_ConfigChannel+0x374>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d126      	bne.n	800374c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4a0c      	ldr	r2, [pc, #48]	@ (8003734 <HAL_ADC_ConfigChannel+0x380>)
 8003702:	4013      	ands	r3, r2
 8003704:	4a03      	ldr	r2, [pc, #12]	@ (8003714 <HAL_ADC_ConfigChannel+0x360>)
 8003706:	0019      	movs	r1, r3
 8003708:	0010      	movs	r0, r2
 800370a:	f7ff f9bd 	bl	8002a88 <LL_ADC_SetCommonPathInternalCh>
 800370e:	e01d      	b.n	800374c <HAL_ADC_ConfigChannel+0x398>
 8003710:	80000004 	.word	0x80000004
 8003714:	40012708 	.word	0x40012708
 8003718:	b0001000 	.word	0xb0001000
 800371c:	20000004 	.word	0x20000004
 8003720:	00030d40 	.word	0x00030d40
 8003724:	b8004000 	.word	0xb8004000
 8003728:	b4002000 	.word	0xb4002000
 800372c:	ff7fffff 	.word	0xff7fffff
 8003730:	feffffff 	.word	0xfeffffff
 8003734:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373c:	2220      	movs	r2, #32
 800373e:	431a      	orrs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003744:	2317      	movs	r3, #23
 8003746:	18fb      	adds	r3, r7, r3
 8003748:	2201      	movs	r2, #1
 800374a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2254      	movs	r2, #84	@ 0x54
 8003750:	2100      	movs	r1, #0
 8003752:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003754:	2317      	movs	r3, #23
 8003756:	18fb      	adds	r3, r7, r3
 8003758:	781b      	ldrb	r3, [r3, #0]
}
 800375a:	0018      	movs	r0, r3
 800375c:	46bd      	mov	sp, r7
 800375e:	b006      	add	sp, #24
 8003760:	bd80      	pop	{r7, pc}
 8003762:	46c0      	nop			@ (mov r8, r8)

08003764 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800376c:	2300      	movs	r3, #0
 800376e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	0018      	movs	r0, r3
 8003776:	f7ff fa93 	bl	8002ca0 <LL_ADC_IsEnabled>
 800377a:	1e03      	subs	r3, r0, #0
 800377c:	d000      	beq.n	8003780 <ADC_Enable+0x1c>
 800377e:	e069      	b.n	8003854 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	4a36      	ldr	r2, [pc, #216]	@ (8003860 <ADC_Enable+0xfc>)
 8003788:	4013      	ands	r3, r2
 800378a:	d00d      	beq.n	80037a8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003790:	2210      	movs	r2, #16
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379c:	2201      	movs	r2, #1
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e056      	b.n	8003856 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f7ff fa65 	bl	8002c7c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80037b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003864 <ADC_Enable+0x100>)
 80037b4:	0018      	movs	r0, r3
 80037b6:	f7ff f97b 	bl	8002ab0 <LL_ADC_GetCommonPathInternalCh>
 80037ba:	0002      	movs	r2, r0
 80037bc:	2380      	movs	r3, #128	@ 0x80
 80037be:	041b      	lsls	r3, r3, #16
 80037c0:	4013      	ands	r3, r2
 80037c2:	d00f      	beq.n	80037e4 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037c4:	4b28      	ldr	r3, [pc, #160]	@ (8003868 <ADC_Enable+0x104>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4928      	ldr	r1, [pc, #160]	@ (800386c <ADC_Enable+0x108>)
 80037ca:	0018      	movs	r0, r3
 80037cc:	f7fc fc98 	bl	8000100 <__udivsi3>
 80037d0:	0003      	movs	r3, r0
 80037d2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80037d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037d6:	e002      	b.n	80037de <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	3b01      	subs	r3, #1
 80037dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1f9      	bne.n	80037d8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	7e5b      	ldrb	r3, [r3, #25]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d033      	beq.n	8003854 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80037ec:	f7ff f91e 	bl	8002a2c <HAL_GetTick>
 80037f0:	0003      	movs	r3, r0
 80037f2:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037f4:	e027      	b.n	8003846 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	0018      	movs	r0, r3
 80037fc:	f7ff fa50 	bl	8002ca0 <LL_ADC_IsEnabled>
 8003800:	1e03      	subs	r3, r0, #0
 8003802:	d104      	bne.n	800380e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	0018      	movs	r0, r3
 800380a:	f7ff fa37 	bl	8002c7c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800380e:	f7ff f90d 	bl	8002a2c <HAL_GetTick>
 8003812:	0002      	movs	r2, r0
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d914      	bls.n	8003846 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2201      	movs	r2, #1
 8003824:	4013      	ands	r3, r2
 8003826:	2b01      	cmp	r3, #1
 8003828:	d00d      	beq.n	8003846 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382e:	2210      	movs	r2, #16
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800383a:	2201      	movs	r2, #1
 800383c:	431a      	orrs	r2, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e007      	b.n	8003856 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2201      	movs	r2, #1
 800384e:	4013      	ands	r3, r2
 8003850:	2b01      	cmp	r3, #1
 8003852:	d1d0      	bne.n	80037f6 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	0018      	movs	r0, r3
 8003858:	46bd      	mov	sp, r7
 800385a:	b004      	add	sp, #16
 800385c:	bd80      	pop	{r7, pc}
 800385e:	46c0      	nop			@ (mov r8, r8)
 8003860:	80000017 	.word	0x80000017
 8003864:	40012708 	.word	0x40012708
 8003868:	20000004 	.word	0x20000004
 800386c:	00030d40 	.word	0x00030d40

08003870 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003878:	46c0      	nop			@ (mov r8, r8)
 800387a:	46bd      	mov	sp, r7
 800387c:	b002      	add	sp, #8
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003888:	46c0      	nop			@ (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	b002      	add	sp, #8
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003898:	46c0      	nop			@ (mov r8, r8)
 800389a:	46bd      	mov	sp, r7
 800389c:	b002      	add	sp, #8
 800389e:	bd80      	pop	{r7, pc}

080038a0 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 80038a8:	46c0      	nop			@ (mov r8, r8)
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b002      	add	sp, #8
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	0002      	movs	r2, r0
 80038b8:	1dfb      	adds	r3, r7, #7
 80038ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038bc:	1dfb      	adds	r3, r7, #7
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80038c2:	d809      	bhi.n	80038d8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038c4:	1dfb      	adds	r3, r7, #7
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	001a      	movs	r2, r3
 80038ca:	231f      	movs	r3, #31
 80038cc:	401a      	ands	r2, r3
 80038ce:	4b04      	ldr	r3, [pc, #16]	@ (80038e0 <__NVIC_EnableIRQ+0x30>)
 80038d0:	2101      	movs	r1, #1
 80038d2:	4091      	lsls	r1, r2
 80038d4:	000a      	movs	r2, r1
 80038d6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80038d8:	46c0      	nop			@ (mov r8, r8)
 80038da:	46bd      	mov	sp, r7
 80038dc:	b002      	add	sp, #8
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	e000e100 	.word	0xe000e100

080038e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038e4:	b590      	push	{r4, r7, lr}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	0002      	movs	r2, r0
 80038ec:	6039      	str	r1, [r7, #0]
 80038ee:	1dfb      	adds	r3, r7, #7
 80038f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038f2:	1dfb      	adds	r3, r7, #7
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80038f8:	d828      	bhi.n	800394c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038fa:	4a2f      	ldr	r2, [pc, #188]	@ (80039b8 <__NVIC_SetPriority+0xd4>)
 80038fc:	1dfb      	adds	r3, r7, #7
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	b25b      	sxtb	r3, r3
 8003902:	089b      	lsrs	r3, r3, #2
 8003904:	33c0      	adds	r3, #192	@ 0xc0
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	589b      	ldr	r3, [r3, r2]
 800390a:	1dfa      	adds	r2, r7, #7
 800390c:	7812      	ldrb	r2, [r2, #0]
 800390e:	0011      	movs	r1, r2
 8003910:	2203      	movs	r2, #3
 8003912:	400a      	ands	r2, r1
 8003914:	00d2      	lsls	r2, r2, #3
 8003916:	21ff      	movs	r1, #255	@ 0xff
 8003918:	4091      	lsls	r1, r2
 800391a:	000a      	movs	r2, r1
 800391c:	43d2      	mvns	r2, r2
 800391e:	401a      	ands	r2, r3
 8003920:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	019b      	lsls	r3, r3, #6
 8003926:	22ff      	movs	r2, #255	@ 0xff
 8003928:	401a      	ands	r2, r3
 800392a:	1dfb      	adds	r3, r7, #7
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	0018      	movs	r0, r3
 8003930:	2303      	movs	r3, #3
 8003932:	4003      	ands	r3, r0
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003938:	481f      	ldr	r0, [pc, #124]	@ (80039b8 <__NVIC_SetPriority+0xd4>)
 800393a:	1dfb      	adds	r3, r7, #7
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	b25b      	sxtb	r3, r3
 8003940:	089b      	lsrs	r3, r3, #2
 8003942:	430a      	orrs	r2, r1
 8003944:	33c0      	adds	r3, #192	@ 0xc0
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800394a:	e031      	b.n	80039b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800394c:	4a1b      	ldr	r2, [pc, #108]	@ (80039bc <__NVIC_SetPriority+0xd8>)
 800394e:	1dfb      	adds	r3, r7, #7
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	0019      	movs	r1, r3
 8003954:	230f      	movs	r3, #15
 8003956:	400b      	ands	r3, r1
 8003958:	3b08      	subs	r3, #8
 800395a:	089b      	lsrs	r3, r3, #2
 800395c:	3306      	adds	r3, #6
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	18d3      	adds	r3, r2, r3
 8003962:	3304      	adds	r3, #4
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	1dfa      	adds	r2, r7, #7
 8003968:	7812      	ldrb	r2, [r2, #0]
 800396a:	0011      	movs	r1, r2
 800396c:	2203      	movs	r2, #3
 800396e:	400a      	ands	r2, r1
 8003970:	00d2      	lsls	r2, r2, #3
 8003972:	21ff      	movs	r1, #255	@ 0xff
 8003974:	4091      	lsls	r1, r2
 8003976:	000a      	movs	r2, r1
 8003978:	43d2      	mvns	r2, r2
 800397a:	401a      	ands	r2, r3
 800397c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	019b      	lsls	r3, r3, #6
 8003982:	22ff      	movs	r2, #255	@ 0xff
 8003984:	401a      	ands	r2, r3
 8003986:	1dfb      	adds	r3, r7, #7
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	0018      	movs	r0, r3
 800398c:	2303      	movs	r3, #3
 800398e:	4003      	ands	r3, r0
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003994:	4809      	ldr	r0, [pc, #36]	@ (80039bc <__NVIC_SetPriority+0xd8>)
 8003996:	1dfb      	adds	r3, r7, #7
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	001c      	movs	r4, r3
 800399c:	230f      	movs	r3, #15
 800399e:	4023      	ands	r3, r4
 80039a0:	3b08      	subs	r3, #8
 80039a2:	089b      	lsrs	r3, r3, #2
 80039a4:	430a      	orrs	r2, r1
 80039a6:	3306      	adds	r3, #6
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	18c3      	adds	r3, r0, r3
 80039ac:	3304      	adds	r3, #4
 80039ae:	601a      	str	r2, [r3, #0]
}
 80039b0:	46c0      	nop			@ (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b003      	add	sp, #12
 80039b6:	bd90      	pop	{r4, r7, pc}
 80039b8:	e000e100 	.word	0xe000e100
 80039bc:	e000ed00 	.word	0xe000ed00

080039c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	1e5a      	subs	r2, r3, #1
 80039cc:	2380      	movs	r3, #128	@ 0x80
 80039ce:	045b      	lsls	r3, r3, #17
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d301      	bcc.n	80039d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039d4:	2301      	movs	r3, #1
 80039d6:	e010      	b.n	80039fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003a04 <SysTick_Config+0x44>)
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	3a01      	subs	r2, #1
 80039de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039e0:	2301      	movs	r3, #1
 80039e2:	425b      	negs	r3, r3
 80039e4:	2103      	movs	r1, #3
 80039e6:	0018      	movs	r0, r3
 80039e8:	f7ff ff7c 	bl	80038e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039ec:	4b05      	ldr	r3, [pc, #20]	@ (8003a04 <SysTick_Config+0x44>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039f2:	4b04      	ldr	r3, [pc, #16]	@ (8003a04 <SysTick_Config+0x44>)
 80039f4:	2207      	movs	r2, #7
 80039f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	0018      	movs	r0, r3
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b002      	add	sp, #8
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	46c0      	nop			@ (mov r8, r8)
 8003a04:	e000e010 	.word	0xe000e010

08003a08 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60b9      	str	r1, [r7, #8]
 8003a10:	607a      	str	r2, [r7, #4]
 8003a12:	210f      	movs	r1, #15
 8003a14:	187b      	adds	r3, r7, r1
 8003a16:	1c02      	adds	r2, r0, #0
 8003a18:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	187b      	adds	r3, r7, r1
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	b25b      	sxtb	r3, r3
 8003a22:	0011      	movs	r1, r2
 8003a24:	0018      	movs	r0, r3
 8003a26:	f7ff ff5d 	bl	80038e4 <__NVIC_SetPriority>
}
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	b004      	add	sp, #16
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b082      	sub	sp, #8
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	0002      	movs	r2, r0
 8003a3a:	1dfb      	adds	r3, r7, #7
 8003a3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a3e:	1dfb      	adds	r3, r7, #7
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	b25b      	sxtb	r3, r3
 8003a44:	0018      	movs	r0, r3
 8003a46:	f7ff ff33 	bl	80038b0 <__NVIC_EnableIRQ>
}
 8003a4a:	46c0      	nop			@ (mov r8, r8)
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	b002      	add	sp, #8
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	b082      	sub	sp, #8
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f7ff ffaf 	bl	80039c0 <SysTick_Config>
 8003a62:	0003      	movs	r3, r0
}
 8003a64:	0018      	movs	r0, r3
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b002      	add	sp, #8
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a76:	2300      	movs	r3, #0
 8003a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a7a:	e147      	b.n	8003d0c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2101      	movs	r1, #1
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	4091      	lsls	r1, r2
 8003a86:	000a      	movs	r2, r1
 8003a88:	4013      	ands	r3, r2
 8003a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d100      	bne.n	8003a94 <HAL_GPIO_Init+0x28>
 8003a92:	e138      	b.n	8003d06 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2203      	movs	r2, #3
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d005      	beq.n	8003aac <HAL_GPIO_Init+0x40>
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d130      	bne.n	8003b0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	005b      	lsls	r3, r3, #1
 8003ab6:	2203      	movs	r2, #3
 8003ab8:	409a      	lsls	r2, r3
 8003aba:	0013      	movs	r3, r2
 8003abc:	43da      	mvns	r2, r3
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	68da      	ldr	r2, [r3, #12]
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	409a      	lsls	r2, r3
 8003ace:	0013      	movs	r3, r2
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	409a      	lsls	r2, r3
 8003ae8:	0013      	movs	r3, r2
 8003aea:	43da      	mvns	r2, r3
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	091b      	lsrs	r3, r3, #4
 8003af8:	2201      	movs	r2, #1
 8003afa:	401a      	ands	r2, r3
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	409a      	lsls	r2, r3
 8003b00:	0013      	movs	r3, r2
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2203      	movs	r2, #3
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b03      	cmp	r3, #3
 8003b18:	d017      	beq.n	8003b4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	2203      	movs	r2, #3
 8003b26:	409a      	lsls	r2, r3
 8003b28:	0013      	movs	r3, r2
 8003b2a:	43da      	mvns	r2, r3
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	409a      	lsls	r2, r3
 8003b3c:	0013      	movs	r3, r2
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2203      	movs	r2, #3
 8003b50:	4013      	ands	r3, r2
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d123      	bne.n	8003b9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	08da      	lsrs	r2, r3, #3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3208      	adds	r2, #8
 8003b5e:	0092      	lsls	r2, r2, #2
 8003b60:	58d3      	ldr	r3, [r2, r3]
 8003b62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	2207      	movs	r2, #7
 8003b68:	4013      	ands	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	220f      	movs	r2, #15
 8003b6e:	409a      	lsls	r2, r3
 8003b70:	0013      	movs	r3, r2
 8003b72:	43da      	mvns	r2, r3
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	4013      	ands	r3, r2
 8003b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	691a      	ldr	r2, [r3, #16]
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	2107      	movs	r1, #7
 8003b82:	400b      	ands	r3, r1
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	409a      	lsls	r2, r3
 8003b88:	0013      	movs	r3, r2
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	08da      	lsrs	r2, r3, #3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3208      	adds	r2, #8
 8003b98:	0092      	lsls	r2, r2, #2
 8003b9a:	6939      	ldr	r1, [r7, #16]
 8003b9c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	2203      	movs	r2, #3
 8003baa:	409a      	lsls	r2, r3
 8003bac:	0013      	movs	r3, r2
 8003bae:	43da      	mvns	r2, r3
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2203      	movs	r2, #3
 8003bbc:	401a      	ands	r2, r3
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	0013      	movs	r3, r2
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	23c0      	movs	r3, #192	@ 0xc0
 8003bd8:	029b      	lsls	r3, r3, #10
 8003bda:	4013      	ands	r3, r2
 8003bdc:	d100      	bne.n	8003be0 <HAL_GPIO_Init+0x174>
 8003bde:	e092      	b.n	8003d06 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003be0:	4a50      	ldr	r2, [pc, #320]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	089b      	lsrs	r3, r3, #2
 8003be6:	3318      	adds	r3, #24
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	589b      	ldr	r3, [r3, r2]
 8003bec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	00db      	lsls	r3, r3, #3
 8003bf6:	220f      	movs	r2, #15
 8003bf8:	409a      	lsls	r2, r3
 8003bfa:	0013      	movs	r3, r2
 8003bfc:	43da      	mvns	r2, r3
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4013      	ands	r3, r2
 8003c02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	23a0      	movs	r3, #160	@ 0xa0
 8003c08:	05db      	lsls	r3, r3, #23
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d013      	beq.n	8003c36 <HAL_GPIO_Init+0x1ca>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a45      	ldr	r2, [pc, #276]	@ (8003d28 <HAL_GPIO_Init+0x2bc>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d00d      	beq.n	8003c32 <HAL_GPIO_Init+0x1c6>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a44      	ldr	r2, [pc, #272]	@ (8003d2c <HAL_GPIO_Init+0x2c0>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d007      	beq.n	8003c2e <HAL_GPIO_Init+0x1c2>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a43      	ldr	r2, [pc, #268]	@ (8003d30 <HAL_GPIO_Init+0x2c4>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d101      	bne.n	8003c2a <HAL_GPIO_Init+0x1be>
 8003c26:	2303      	movs	r3, #3
 8003c28:	e006      	b.n	8003c38 <HAL_GPIO_Init+0x1cc>
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	e004      	b.n	8003c38 <HAL_GPIO_Init+0x1cc>
 8003c2e:	2302      	movs	r3, #2
 8003c30:	e002      	b.n	8003c38 <HAL_GPIO_Init+0x1cc>
 8003c32:	2301      	movs	r3, #1
 8003c34:	e000      	b.n	8003c38 <HAL_GPIO_Init+0x1cc>
 8003c36:	2300      	movs	r3, #0
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	2103      	movs	r1, #3
 8003c3c:	400a      	ands	r2, r1
 8003c3e:	00d2      	lsls	r2, r2, #3
 8003c40:	4093      	lsls	r3, r2
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003c48:	4936      	ldr	r1, [pc, #216]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	089b      	lsrs	r3, r3, #2
 8003c4e:	3318      	adds	r3, #24
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c56:	4b33      	ldr	r3, [pc, #204]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	43da      	mvns	r2, r3
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	4013      	ands	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	2380      	movs	r3, #128	@ 0x80
 8003c6c:	035b      	lsls	r3, r3, #13
 8003c6e:	4013      	ands	r3, r2
 8003c70:	d003      	beq.n	8003c7a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003c80:	4b28      	ldr	r3, [pc, #160]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	43da      	mvns	r2, r3
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	2380      	movs	r3, #128	@ 0x80
 8003c96:	039b      	lsls	r3, r3, #14
 8003c98:	4013      	ands	r3, r2
 8003c9a:	d003      	beq.n	8003ca4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003caa:	4a1e      	ldr	r2, [pc, #120]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003cac:	2384      	movs	r3, #132	@ 0x84
 8003cae:	58d3      	ldr	r3, [r2, r3]
 8003cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	43da      	mvns	r2, r3
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	2380      	movs	r3, #128	@ 0x80
 8003cc2:	029b      	lsls	r3, r3, #10
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cd0:	4914      	ldr	r1, [pc, #80]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003cd2:	2284      	movs	r2, #132	@ 0x84
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003cd8:	4a12      	ldr	r2, [pc, #72]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003cda:	2380      	movs	r3, #128	@ 0x80
 8003cdc:	58d3      	ldr	r3, [r2, r3]
 8003cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	43da      	mvns	r2, r3
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	2380      	movs	r3, #128	@ 0x80
 8003cf0:	025b      	lsls	r3, r3, #9
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d003      	beq.n	8003cfe <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cfe:	4909      	ldr	r1, [pc, #36]	@ (8003d24 <HAL_GPIO_Init+0x2b8>)
 8003d00:	2280      	movs	r2, #128	@ 0x80
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	40da      	lsrs	r2, r3
 8003d14:	1e13      	subs	r3, r2, #0
 8003d16:	d000      	beq.n	8003d1a <HAL_GPIO_Init+0x2ae>
 8003d18:	e6b0      	b.n	8003a7c <HAL_GPIO_Init+0x10>
  }
}
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	46c0      	nop			@ (mov r8, r8)
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	b006      	add	sp, #24
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40021800 	.word	0x40021800
 8003d28:	50000400 	.word	0x50000400
 8003d2c:	50000800 	.word	0x50000800
 8003d30:	50000c00 	.word	0x50000c00

08003d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	0008      	movs	r0, r1
 8003d3e:	0011      	movs	r1, r2
 8003d40:	1cbb      	adds	r3, r7, #2
 8003d42:	1c02      	adds	r2, r0, #0
 8003d44:	801a      	strh	r2, [r3, #0]
 8003d46:	1c7b      	adds	r3, r7, #1
 8003d48:	1c0a      	adds	r2, r1, #0
 8003d4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d4c:	1c7b      	adds	r3, r7, #1
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d004      	beq.n	8003d5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d54:	1cbb      	adds	r3, r7, #2
 8003d56:	881a      	ldrh	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d5c:	e003      	b.n	8003d66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d5e:	1cbb      	adds	r3, r7, #2
 8003d60:	881a      	ldrh	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d66:	46c0      	nop			@ (mov r8, r8)
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b002      	add	sp, #8
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003d78:	4b19      	ldr	r3, [pc, #100]	@ (8003de0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a19      	ldr	r2, [pc, #100]	@ (8003de4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003d7e:	4013      	ands	r3, r2
 8003d80:	0019      	movs	r1, r3
 8003d82:	4b17      	ldr	r3, [pc, #92]	@ (8003de0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	2380      	movs	r3, #128	@ 0x80
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d11f      	bne.n	8003dd4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003d94:	4b14      	ldr	r3, [pc, #80]	@ (8003de8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	0013      	movs	r3, r2
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	189b      	adds	r3, r3, r2
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	4912      	ldr	r1, [pc, #72]	@ (8003dec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003da2:	0018      	movs	r0, r3
 8003da4:	f7fc f9ac 	bl	8000100 <__udivsi3>
 8003da8:	0003      	movs	r3, r0
 8003daa:	3301      	adds	r3, #1
 8003dac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dae:	e008      	b.n	8003dc2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d003      	beq.n	8003dbe <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	3b01      	subs	r3, #1
 8003dba:	60fb      	str	r3, [r7, #12]
 8003dbc:	e001      	b.n	8003dc2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e009      	b.n	8003dd6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dc2:	4b07      	ldr	r3, [pc, #28]	@ (8003de0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003dc4:	695a      	ldr	r2, [r3, #20]
 8003dc6:	2380      	movs	r3, #128	@ 0x80
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	401a      	ands	r2, r3
 8003dcc:	2380      	movs	r3, #128	@ 0x80
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d0ed      	beq.n	8003db0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b004      	add	sp, #16
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	46c0      	nop			@ (mov r8, r8)
 8003de0:	40007000 	.word	0x40007000
 8003de4:	fffff9ff 	.word	0xfffff9ff
 8003de8:	20000004 	.word	0x20000004
 8003dec:	000f4240 	.word	0x000f4240

08003df0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e2f3      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2201      	movs	r2, #1
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d100      	bne.n	8003e0e <HAL_RCC_OscConfig+0x1e>
 8003e0c:	e07c      	b.n	8003f08 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e0e:	4bc3      	ldr	r3, [pc, #780]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	2238      	movs	r2, #56	@ 0x38
 8003e14:	4013      	ands	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e18:	4bc0      	ldr	r3, [pc, #768]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	2203      	movs	r2, #3
 8003e1e:	4013      	ands	r3, r2
 8003e20:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	2b10      	cmp	r3, #16
 8003e26:	d102      	bne.n	8003e2e <HAL_RCC_OscConfig+0x3e>
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	2b03      	cmp	r3, #3
 8003e2c:	d002      	beq.n	8003e34 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	2b08      	cmp	r3, #8
 8003e32:	d10b      	bne.n	8003e4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e34:	4bb9      	ldr	r3, [pc, #740]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	029b      	lsls	r3, r3, #10
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	d062      	beq.n	8003f06 <HAL_RCC_OscConfig+0x116>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d15e      	bne.n	8003f06 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e2ce      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685a      	ldr	r2, [r3, #4]
 8003e50:	2380      	movs	r3, #128	@ 0x80
 8003e52:	025b      	lsls	r3, r3, #9
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d107      	bne.n	8003e68 <HAL_RCC_OscConfig+0x78>
 8003e58:	4bb0      	ldr	r3, [pc, #704]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	4baf      	ldr	r3, [pc, #700]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e5e:	2180      	movs	r1, #128	@ 0x80
 8003e60:	0249      	lsls	r1, r1, #9
 8003e62:	430a      	orrs	r2, r1
 8003e64:	601a      	str	r2, [r3, #0]
 8003e66:	e020      	b.n	8003eaa <HAL_RCC_OscConfig+0xba>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	23a0      	movs	r3, #160	@ 0xa0
 8003e6e:	02db      	lsls	r3, r3, #11
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d10e      	bne.n	8003e92 <HAL_RCC_OscConfig+0xa2>
 8003e74:	4ba9      	ldr	r3, [pc, #676]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	4ba8      	ldr	r3, [pc, #672]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e7a:	2180      	movs	r1, #128	@ 0x80
 8003e7c:	02c9      	lsls	r1, r1, #11
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	4ba6      	ldr	r3, [pc, #664]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	4ba5      	ldr	r3, [pc, #660]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e88:	2180      	movs	r1, #128	@ 0x80
 8003e8a:	0249      	lsls	r1, r1, #9
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]
 8003e90:	e00b      	b.n	8003eaa <HAL_RCC_OscConfig+0xba>
 8003e92:	4ba2      	ldr	r3, [pc, #648]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	4ba1      	ldr	r3, [pc, #644]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003e98:	49a1      	ldr	r1, [pc, #644]	@ (8004120 <HAL_RCC_OscConfig+0x330>)
 8003e9a:	400a      	ands	r2, r1
 8003e9c:	601a      	str	r2, [r3, #0]
 8003e9e:	4b9f      	ldr	r3, [pc, #636]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	4b9e      	ldr	r3, [pc, #632]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003ea4:	499f      	ldr	r1, [pc, #636]	@ (8004124 <HAL_RCC_OscConfig+0x334>)
 8003ea6:	400a      	ands	r2, r1
 8003ea8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d014      	beq.n	8003edc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb2:	f7fe fdbb 	bl	8002a2c <HAL_GetTick>
 8003eb6:	0003      	movs	r3, r0
 8003eb8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ebc:	f7fe fdb6 	bl	8002a2c <HAL_GetTick>
 8003ec0:	0002      	movs	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b64      	cmp	r3, #100	@ 0x64
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e28d      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ece:	4b93      	ldr	r3, [pc, #588]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	2380      	movs	r3, #128	@ 0x80
 8003ed4:	029b      	lsls	r3, r3, #10
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d0f0      	beq.n	8003ebc <HAL_RCC_OscConfig+0xcc>
 8003eda:	e015      	b.n	8003f08 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003edc:	f7fe fda6 	bl	8002a2c <HAL_GetTick>
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ee6:	f7fe fda1 	bl	8002a2c <HAL_GetTick>
 8003eea:	0002      	movs	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b64      	cmp	r3, #100	@ 0x64
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e278      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ef8:	4b88      	ldr	r3, [pc, #544]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	2380      	movs	r3, #128	@ 0x80
 8003efe:	029b      	lsls	r3, r3, #10
 8003f00:	4013      	ands	r3, r2
 8003f02:	d1f0      	bne.n	8003ee6 <HAL_RCC_OscConfig+0xf6>
 8003f04:	e000      	b.n	8003f08 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f06:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d100      	bne.n	8003f14 <HAL_RCC_OscConfig+0x124>
 8003f12:	e099      	b.n	8004048 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f14:	4b81      	ldr	r3, [pc, #516]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	2238      	movs	r2, #56	@ 0x38
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f1e:	4b7f      	ldr	r3, [pc, #508]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	2203      	movs	r2, #3
 8003f24:	4013      	ands	r3, r2
 8003f26:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	2b10      	cmp	r3, #16
 8003f2c:	d102      	bne.n	8003f34 <HAL_RCC_OscConfig+0x144>
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d002      	beq.n	8003f3a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d135      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f3a:	4b78      	ldr	r3, [pc, #480]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	2380      	movs	r3, #128	@ 0x80
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4013      	ands	r3, r2
 8003f44:	d005      	beq.n	8003f52 <HAL_RCC_OscConfig+0x162>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e24b      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f52:	4b72      	ldr	r3, [pc, #456]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	4a74      	ldr	r2, [pc, #464]	@ (8004128 <HAL_RCC_OscConfig+0x338>)
 8003f58:	4013      	ands	r3, r2
 8003f5a:	0019      	movs	r1, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	021a      	lsls	r2, r3, #8
 8003f62:	4b6e      	ldr	r3, [pc, #440]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f64:	430a      	orrs	r2, r1
 8003f66:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d112      	bne.n	8003f94 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003f6e:	4b6b      	ldr	r3, [pc, #428]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a6e      	ldr	r2, [pc, #440]	@ (800412c <HAL_RCC_OscConfig+0x33c>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	0019      	movs	r1, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	4b67      	ldr	r3, [pc, #412]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003f82:	4b66      	ldr	r3, [pc, #408]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	0adb      	lsrs	r3, r3, #11
 8003f88:	2207      	movs	r2, #7
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	4a68      	ldr	r2, [pc, #416]	@ (8004130 <HAL_RCC_OscConfig+0x340>)
 8003f8e:	40da      	lsrs	r2, r3
 8003f90:	4b68      	ldr	r3, [pc, #416]	@ (8004134 <HAL_RCC_OscConfig+0x344>)
 8003f92:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f94:	4b68      	ldr	r3, [pc, #416]	@ (8004138 <HAL_RCC_OscConfig+0x348>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	0018      	movs	r0, r3
 8003f9a:	f7fe fceb 	bl	8002974 <HAL_InitTick>
 8003f9e:	1e03      	subs	r3, r0, #0
 8003fa0:	d051      	beq.n	8004046 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e221      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d030      	beq.n	8004010 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003fae:	4b5b      	ldr	r3, [pc, #364]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a5e      	ldr	r2, [pc, #376]	@ (800412c <HAL_RCC_OscConfig+0x33c>)
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	0019      	movs	r1, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	691a      	ldr	r2, [r3, #16]
 8003fbc:	4b57      	ldr	r3, [pc, #348]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003fc2:	4b56      	ldr	r3, [pc, #344]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	4b55      	ldr	r3, [pc, #340]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003fc8:	2180      	movs	r1, #128	@ 0x80
 8003fca:	0049      	lsls	r1, r1, #1
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd0:	f7fe fd2c 	bl	8002a2c <HAL_GetTick>
 8003fd4:	0003      	movs	r3, r0
 8003fd6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fd8:	e008      	b.n	8003fec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fda:	f7fe fd27 	bl	8002a2c <HAL_GetTick>
 8003fde:	0002      	movs	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e1fe      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fec:	4b4b      	ldr	r3, [pc, #300]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	2380      	movs	r3, #128	@ 0x80
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	d0f0      	beq.n	8003fda <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff8:	4b48      	ldr	r3, [pc, #288]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a4a      	ldr	r2, [pc, #296]	@ (8004128 <HAL_RCC_OscConfig+0x338>)
 8003ffe:	4013      	ands	r3, r2
 8004000:	0019      	movs	r1, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	021a      	lsls	r2, r3, #8
 8004008:	4b44      	ldr	r3, [pc, #272]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 800400a:	430a      	orrs	r2, r1
 800400c:	605a      	str	r2, [r3, #4]
 800400e:	e01b      	b.n	8004048 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004010:	4b42      	ldr	r3, [pc, #264]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	4b41      	ldr	r3, [pc, #260]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8004016:	4949      	ldr	r1, [pc, #292]	@ (800413c <HAL_RCC_OscConfig+0x34c>)
 8004018:	400a      	ands	r2, r1
 800401a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401c:	f7fe fd06 	bl	8002a2c <HAL_GetTick>
 8004020:	0003      	movs	r3, r0
 8004022:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004024:	e008      	b.n	8004038 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004026:	f7fe fd01 	bl	8002a2c <HAL_GetTick>
 800402a:	0002      	movs	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b02      	cmp	r3, #2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e1d8      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004038:	4b38      	ldr	r3, [pc, #224]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	2380      	movs	r3, #128	@ 0x80
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	4013      	ands	r3, r2
 8004042:	d1f0      	bne.n	8004026 <HAL_RCC_OscConfig+0x236>
 8004044:	e000      	b.n	8004048 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004046:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2208      	movs	r2, #8
 800404e:	4013      	ands	r3, r2
 8004050:	d047      	beq.n	80040e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004052:	4b32      	ldr	r3, [pc, #200]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	2238      	movs	r2, #56	@ 0x38
 8004058:	4013      	ands	r3, r2
 800405a:	2b18      	cmp	r3, #24
 800405c:	d10a      	bne.n	8004074 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800405e:	4b2f      	ldr	r3, [pc, #188]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8004060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004062:	2202      	movs	r2, #2
 8004064:	4013      	ands	r3, r2
 8004066:	d03c      	beq.n	80040e2 <HAL_RCC_OscConfig+0x2f2>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d138      	bne.n	80040e2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e1ba      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d019      	beq.n	80040b0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800407c:	4b27      	ldr	r3, [pc, #156]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 800407e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004080:	4b26      	ldr	r3, [pc, #152]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8004082:	2101      	movs	r1, #1
 8004084:	430a      	orrs	r2, r1
 8004086:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004088:	f7fe fcd0 	bl	8002a2c <HAL_GetTick>
 800408c:	0003      	movs	r3, r0
 800408e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004090:	e008      	b.n	80040a4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004092:	f7fe fccb 	bl	8002a2c <HAL_GetTick>
 8004096:	0002      	movs	r2, r0
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e1a2      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040a4:	4b1d      	ldr	r3, [pc, #116]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 80040a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a8:	2202      	movs	r2, #2
 80040aa:	4013      	ands	r3, r2
 80040ac:	d0f1      	beq.n	8004092 <HAL_RCC_OscConfig+0x2a2>
 80040ae:	e018      	b.n	80040e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80040b0:	4b1a      	ldr	r3, [pc, #104]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 80040b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80040b4:	4b19      	ldr	r3, [pc, #100]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 80040b6:	2101      	movs	r1, #1
 80040b8:	438a      	bics	r2, r1
 80040ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040bc:	f7fe fcb6 	bl	8002a2c <HAL_GetTick>
 80040c0:	0003      	movs	r3, r0
 80040c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040c6:	f7fe fcb1 	bl	8002a2c <HAL_GetTick>
 80040ca:	0002      	movs	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e188      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040d8:	4b10      	ldr	r3, [pc, #64]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 80040da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040dc:	2202      	movs	r2, #2
 80040de:	4013      	ands	r3, r2
 80040e0:	d1f1      	bne.n	80040c6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2204      	movs	r2, #4
 80040e8:	4013      	ands	r3, r2
 80040ea:	d100      	bne.n	80040ee <HAL_RCC_OscConfig+0x2fe>
 80040ec:	e0c6      	b.n	800427c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ee:	231f      	movs	r3, #31
 80040f0:	18fb      	adds	r3, r7, r3
 80040f2:	2200      	movs	r2, #0
 80040f4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80040f6:	4b09      	ldr	r3, [pc, #36]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	2238      	movs	r2, #56	@ 0x38
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b20      	cmp	r3, #32
 8004100:	d11e      	bne.n	8004140 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004102:	4b06      	ldr	r3, [pc, #24]	@ (800411c <HAL_RCC_OscConfig+0x32c>)
 8004104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004106:	2202      	movs	r2, #2
 8004108:	4013      	ands	r3, r2
 800410a:	d100      	bne.n	800410e <HAL_RCC_OscConfig+0x31e>
 800410c:	e0b6      	b.n	800427c <HAL_RCC_OscConfig+0x48c>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d000      	beq.n	8004118 <HAL_RCC_OscConfig+0x328>
 8004116:	e0b1      	b.n	800427c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e166      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
 800411c:	40021000 	.word	0x40021000
 8004120:	fffeffff 	.word	0xfffeffff
 8004124:	fffbffff 	.word	0xfffbffff
 8004128:	ffff80ff 	.word	0xffff80ff
 800412c:	ffffc7ff 	.word	0xffffc7ff
 8004130:	00f42400 	.word	0x00f42400
 8004134:	20000004 	.word	0x20000004
 8004138:	20000008 	.word	0x20000008
 800413c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004140:	4bac      	ldr	r3, [pc, #688]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004142:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004144:	2380      	movs	r3, #128	@ 0x80
 8004146:	055b      	lsls	r3, r3, #21
 8004148:	4013      	ands	r3, r2
 800414a:	d101      	bne.n	8004150 <HAL_RCC_OscConfig+0x360>
 800414c:	2301      	movs	r3, #1
 800414e:	e000      	b.n	8004152 <HAL_RCC_OscConfig+0x362>
 8004150:	2300      	movs	r3, #0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d011      	beq.n	800417a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004156:	4ba7      	ldr	r3, [pc, #668]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004158:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800415a:	4ba6      	ldr	r3, [pc, #664]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800415c:	2180      	movs	r1, #128	@ 0x80
 800415e:	0549      	lsls	r1, r1, #21
 8004160:	430a      	orrs	r2, r1
 8004162:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004164:	4ba3      	ldr	r3, [pc, #652]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004166:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004168:	2380      	movs	r3, #128	@ 0x80
 800416a:	055b      	lsls	r3, r3, #21
 800416c:	4013      	ands	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004172:	231f      	movs	r3, #31
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	2201      	movs	r2, #1
 8004178:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800417a:	4b9f      	ldr	r3, [pc, #636]	@ (80043f8 <HAL_RCC_OscConfig+0x608>)
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	2380      	movs	r3, #128	@ 0x80
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	4013      	ands	r3, r2
 8004184:	d11a      	bne.n	80041bc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004186:	4b9c      	ldr	r3, [pc, #624]	@ (80043f8 <HAL_RCC_OscConfig+0x608>)
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	4b9b      	ldr	r3, [pc, #620]	@ (80043f8 <HAL_RCC_OscConfig+0x608>)
 800418c:	2180      	movs	r1, #128	@ 0x80
 800418e:	0049      	lsls	r1, r1, #1
 8004190:	430a      	orrs	r2, r1
 8004192:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004194:	f7fe fc4a 	bl	8002a2c <HAL_GetTick>
 8004198:	0003      	movs	r3, r0
 800419a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800419e:	f7fe fc45 	bl	8002a2c <HAL_GetTick>
 80041a2:	0002      	movs	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e11c      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041b0:	4b91      	ldr	r3, [pc, #580]	@ (80043f8 <HAL_RCC_OscConfig+0x608>)
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	2380      	movs	r3, #128	@ 0x80
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	4013      	ands	r3, r2
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d106      	bne.n	80041d2 <HAL_RCC_OscConfig+0x3e2>
 80041c4:	4b8b      	ldr	r3, [pc, #556]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041c8:	4b8a      	ldr	r3, [pc, #552]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041ca:	2101      	movs	r1, #1
 80041cc:	430a      	orrs	r2, r1
 80041ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041d0:	e01c      	b.n	800420c <HAL_RCC_OscConfig+0x41c>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b05      	cmp	r3, #5
 80041d8:	d10c      	bne.n	80041f4 <HAL_RCC_OscConfig+0x404>
 80041da:	4b86      	ldr	r3, [pc, #536]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041de:	4b85      	ldr	r3, [pc, #532]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041e0:	2104      	movs	r1, #4
 80041e2:	430a      	orrs	r2, r1
 80041e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041e6:	4b83      	ldr	r3, [pc, #524]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041ea:	4b82      	ldr	r3, [pc, #520]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041ec:	2101      	movs	r1, #1
 80041ee:	430a      	orrs	r2, r1
 80041f0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041f2:	e00b      	b.n	800420c <HAL_RCC_OscConfig+0x41c>
 80041f4:	4b7f      	ldr	r3, [pc, #508]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041f8:	4b7e      	ldr	r3, [pc, #504]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80041fa:	2101      	movs	r1, #1
 80041fc:	438a      	bics	r2, r1
 80041fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004200:	4b7c      	ldr	r3, [pc, #496]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004202:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004204:	4b7b      	ldr	r3, [pc, #492]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004206:	2104      	movs	r1, #4
 8004208:	438a      	bics	r2, r1
 800420a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d014      	beq.n	800423e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004214:	f7fe fc0a 	bl	8002a2c <HAL_GetTick>
 8004218:	0003      	movs	r3, r0
 800421a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800421c:	e009      	b.n	8004232 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421e:	f7fe fc05 	bl	8002a2c <HAL_GetTick>
 8004222:	0002      	movs	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	4a74      	ldr	r2, [pc, #464]	@ (80043fc <HAL_RCC_OscConfig+0x60c>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e0db      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004232:	4b70      	ldr	r3, [pc, #448]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004236:	2202      	movs	r2, #2
 8004238:	4013      	ands	r3, r2
 800423a:	d0f0      	beq.n	800421e <HAL_RCC_OscConfig+0x42e>
 800423c:	e013      	b.n	8004266 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423e:	f7fe fbf5 	bl	8002a2c <HAL_GetTick>
 8004242:	0003      	movs	r3, r0
 8004244:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004246:	e009      	b.n	800425c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004248:	f7fe fbf0 	bl	8002a2c <HAL_GetTick>
 800424c:	0002      	movs	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	4a6a      	ldr	r2, [pc, #424]	@ (80043fc <HAL_RCC_OscConfig+0x60c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d901      	bls.n	800425c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e0c6      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800425c:	4b65      	ldr	r3, [pc, #404]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800425e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004260:	2202      	movs	r2, #2
 8004262:	4013      	ands	r3, r2
 8004264:	d1f0      	bne.n	8004248 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004266:	231f      	movs	r3, #31
 8004268:	18fb      	adds	r3, r7, r3
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d105      	bne.n	800427c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004270:	4b60      	ldr	r3, [pc, #384]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004272:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004274:	4b5f      	ldr	r3, [pc, #380]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004276:	4962      	ldr	r1, [pc, #392]	@ (8004400 <HAL_RCC_OscConfig+0x610>)
 8004278:	400a      	ands	r2, r1
 800427a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	69db      	ldr	r3, [r3, #28]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d100      	bne.n	8004286 <HAL_RCC_OscConfig+0x496>
 8004284:	e0b0      	b.n	80043e8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004286:	4b5b      	ldr	r3, [pc, #364]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	2238      	movs	r2, #56	@ 0x38
 800428c:	4013      	ands	r3, r2
 800428e:	2b10      	cmp	r3, #16
 8004290:	d100      	bne.n	8004294 <HAL_RCC_OscConfig+0x4a4>
 8004292:	e078      	b.n	8004386 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	69db      	ldr	r3, [r3, #28]
 8004298:	2b02      	cmp	r3, #2
 800429a:	d153      	bne.n	8004344 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429c:	4b55      	ldr	r3, [pc, #340]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	4b54      	ldr	r3, [pc, #336]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80042a2:	4958      	ldr	r1, [pc, #352]	@ (8004404 <HAL_RCC_OscConfig+0x614>)
 80042a4:	400a      	ands	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a8:	f7fe fbc0 	bl	8002a2c <HAL_GetTick>
 80042ac:	0003      	movs	r3, r0
 80042ae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b2:	f7fe fbbb 	bl	8002a2c <HAL_GetTick>
 80042b6:	0002      	movs	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e092      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c4:	4b4b      	ldr	r3, [pc, #300]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	2380      	movs	r3, #128	@ 0x80
 80042ca:	049b      	lsls	r3, r3, #18
 80042cc:	4013      	ands	r3, r2
 80042ce:	d1f0      	bne.n	80042b2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042d0:	4b48      	ldr	r3, [pc, #288]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	4a4c      	ldr	r2, [pc, #304]	@ (8004408 <HAL_RCC_OscConfig+0x618>)
 80042d6:	4013      	ands	r3, r2
 80042d8:	0019      	movs	r1, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1a      	ldr	r2, [r3, #32]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e8:	021b      	lsls	r3, r3, #8
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f6:	431a      	orrs	r2, r3
 80042f8:	4b3e      	ldr	r3, [pc, #248]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 80042fa:	430a      	orrs	r2, r1
 80042fc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042fe:	4b3d      	ldr	r3, [pc, #244]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	4b3c      	ldr	r3, [pc, #240]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004304:	2180      	movs	r1, #128	@ 0x80
 8004306:	0449      	lsls	r1, r1, #17
 8004308:	430a      	orrs	r2, r1
 800430a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800430c:	4b39      	ldr	r3, [pc, #228]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800430e:	68da      	ldr	r2, [r3, #12]
 8004310:	4b38      	ldr	r3, [pc, #224]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004312:	2180      	movs	r1, #128	@ 0x80
 8004314:	0549      	lsls	r1, r1, #21
 8004316:	430a      	orrs	r2, r1
 8004318:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431a:	f7fe fb87 	bl	8002a2c <HAL_GetTick>
 800431e:	0003      	movs	r3, r0
 8004320:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004322:	e008      	b.n	8004336 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004324:	f7fe fb82 	bl	8002a2c <HAL_GetTick>
 8004328:	0002      	movs	r2, r0
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b02      	cmp	r3, #2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e059      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004336:	4b2f      	ldr	r3, [pc, #188]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	049b      	lsls	r3, r3, #18
 800433e:	4013      	ands	r3, r2
 8004340:	d0f0      	beq.n	8004324 <HAL_RCC_OscConfig+0x534>
 8004342:	e051      	b.n	80043e8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004344:	4b2b      	ldr	r3, [pc, #172]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	4b2a      	ldr	r3, [pc, #168]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800434a:	492e      	ldr	r1, [pc, #184]	@ (8004404 <HAL_RCC_OscConfig+0x614>)
 800434c:	400a      	ands	r2, r1
 800434e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004350:	f7fe fb6c 	bl	8002a2c <HAL_GetTick>
 8004354:	0003      	movs	r3, r0
 8004356:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800435a:	f7fe fb67 	bl	8002a2c <HAL_GetTick>
 800435e:	0002      	movs	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e03e      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800436c:	4b21      	ldr	r3, [pc, #132]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	2380      	movs	r3, #128	@ 0x80
 8004372:	049b      	lsls	r3, r3, #18
 8004374:	4013      	ands	r3, r2
 8004376:	d1f0      	bne.n	800435a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8004378:	4b1e      	ldr	r3, [pc, #120]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800437a:	68da      	ldr	r2, [r3, #12]
 800437c:	4b1d      	ldr	r3, [pc, #116]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 800437e:	4923      	ldr	r1, [pc, #140]	@ (800440c <HAL_RCC_OscConfig+0x61c>)
 8004380:	400a      	ands	r2, r1
 8004382:	60da      	str	r2, [r3, #12]
 8004384:	e030      	b.n	80043e8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69db      	ldr	r3, [r3, #28]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d101      	bne.n	8004392 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e02b      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004392:	4b18      	ldr	r3, [pc, #96]	@ (80043f4 <HAL_RCC_OscConfig+0x604>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	2203      	movs	r2, #3
 800439c:	401a      	ands	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d11e      	bne.n	80043e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	2270      	movs	r2, #112	@ 0x70
 80043aa:	401a      	ands	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d117      	bne.n	80043e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	23fe      	movs	r3, #254	@ 0xfe
 80043b8:	01db      	lsls	r3, r3, #7
 80043ba:	401a      	ands	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d10e      	bne.n	80043e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	23f8      	movs	r3, #248	@ 0xf8
 80043ca:	039b      	lsls	r3, r3, #14
 80043cc:	401a      	ands	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d106      	bne.n	80043e4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	0f5b      	lsrs	r3, r3, #29
 80043da:	075a      	lsls	r2, r3, #29
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d001      	beq.n	80043e8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e000      	b.n	80043ea <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	0018      	movs	r0, r3
 80043ec:	46bd      	mov	sp, r7
 80043ee:	b008      	add	sp, #32
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	46c0      	nop			@ (mov r8, r8)
 80043f4:	40021000 	.word	0x40021000
 80043f8:	40007000 	.word	0x40007000
 80043fc:	00001388 	.word	0x00001388
 8004400:	efffffff 	.word	0xefffffff
 8004404:	feffffff 	.word	0xfeffffff
 8004408:	1fc1808c 	.word	0x1fc1808c
 800440c:	effefffc 	.word	0xeffefffc

08004410 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e0e9      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004424:	4b76      	ldr	r3, [pc, #472]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2207      	movs	r2, #7
 800442a:	4013      	ands	r3, r2
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d91e      	bls.n	8004470 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004432:	4b73      	ldr	r3, [pc, #460]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2207      	movs	r2, #7
 8004438:	4393      	bics	r3, r2
 800443a:	0019      	movs	r1, r3
 800443c:	4b70      	ldr	r3, [pc, #448]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004444:	f7fe faf2 	bl	8002a2c <HAL_GetTick>
 8004448:	0003      	movs	r3, r0
 800444a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800444c:	e009      	b.n	8004462 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800444e:	f7fe faed 	bl	8002a2c <HAL_GetTick>
 8004452:	0002      	movs	r2, r0
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	4a6a      	ldr	r2, [pc, #424]	@ (8004604 <HAL_RCC_ClockConfig+0x1f4>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e0ca      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004462:	4b67      	ldr	r3, [pc, #412]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2207      	movs	r2, #7
 8004468:	4013      	ands	r3, r2
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d1ee      	bne.n	800444e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2202      	movs	r2, #2
 8004476:	4013      	ands	r3, r2
 8004478:	d015      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2204      	movs	r2, #4
 8004480:	4013      	ands	r3, r2
 8004482:	d006      	beq.n	8004492 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004484:	4b60      	ldr	r3, [pc, #384]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	4b5f      	ldr	r3, [pc, #380]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 800448a:	21e0      	movs	r1, #224	@ 0xe0
 800448c:	01c9      	lsls	r1, r1, #7
 800448e:	430a      	orrs	r2, r1
 8004490:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004492:	4b5d      	ldr	r3, [pc, #372]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	4a5d      	ldr	r2, [pc, #372]	@ (800460c <HAL_RCC_ClockConfig+0x1fc>)
 8004498:	4013      	ands	r3, r2
 800449a:	0019      	movs	r1, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	4b59      	ldr	r3, [pc, #356]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 80044a2:	430a      	orrs	r2, r1
 80044a4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2201      	movs	r2, #1
 80044ac:	4013      	ands	r3, r2
 80044ae:	d057      	beq.n	8004560 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d107      	bne.n	80044c8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044b8:	4b53      	ldr	r3, [pc, #332]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	2380      	movs	r3, #128	@ 0x80
 80044be:	029b      	lsls	r3, r3, #10
 80044c0:	4013      	ands	r3, r2
 80044c2:	d12b      	bne.n	800451c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e097      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d107      	bne.n	80044e0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044d0:	4b4d      	ldr	r3, [pc, #308]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	2380      	movs	r3, #128	@ 0x80
 80044d6:	049b      	lsls	r3, r3, #18
 80044d8:	4013      	ands	r3, r2
 80044da:	d11f      	bne.n	800451c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e08b      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d107      	bne.n	80044f8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044e8:	4b47      	ldr	r3, [pc, #284]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	2380      	movs	r3, #128	@ 0x80
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	4013      	ands	r3, r2
 80044f2:	d113      	bne.n	800451c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e07f      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	2b03      	cmp	r3, #3
 80044fe:	d106      	bne.n	800450e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004500:	4b41      	ldr	r3, [pc, #260]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 8004502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004504:	2202      	movs	r2, #2
 8004506:	4013      	ands	r3, r2
 8004508:	d108      	bne.n	800451c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e074      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800450e:	4b3e      	ldr	r3, [pc, #248]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 8004510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004512:	2202      	movs	r2, #2
 8004514:	4013      	ands	r3, r2
 8004516:	d101      	bne.n	800451c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e06d      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800451c:	4b3a      	ldr	r3, [pc, #232]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	2207      	movs	r2, #7
 8004522:	4393      	bics	r3, r2
 8004524:	0019      	movs	r1, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	4b37      	ldr	r3, [pc, #220]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 800452c:	430a      	orrs	r2, r1
 800452e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004530:	f7fe fa7c 	bl	8002a2c <HAL_GetTick>
 8004534:	0003      	movs	r3, r0
 8004536:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004538:	e009      	b.n	800454e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800453a:	f7fe fa77 	bl	8002a2c <HAL_GetTick>
 800453e:	0002      	movs	r2, r0
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	4a2f      	ldr	r2, [pc, #188]	@ (8004604 <HAL_RCC_ClockConfig+0x1f4>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d901      	bls.n	800454e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e054      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800454e:	4b2e      	ldr	r3, [pc, #184]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	2238      	movs	r2, #56	@ 0x38
 8004554:	401a      	ands	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	00db      	lsls	r3, r3, #3
 800455c:	429a      	cmp	r2, r3
 800455e:	d1ec      	bne.n	800453a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004560:	4b27      	ldr	r3, [pc, #156]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2207      	movs	r2, #7
 8004566:	4013      	ands	r3, r2
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	429a      	cmp	r2, r3
 800456c:	d21e      	bcs.n	80045ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800456e:	4b24      	ldr	r3, [pc, #144]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2207      	movs	r2, #7
 8004574:	4393      	bics	r3, r2
 8004576:	0019      	movs	r1, r3
 8004578:	4b21      	ldr	r3, [pc, #132]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 800457a:	683a      	ldr	r2, [r7, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004580:	f7fe fa54 	bl	8002a2c <HAL_GetTick>
 8004584:	0003      	movs	r3, r0
 8004586:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004588:	e009      	b.n	800459e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800458a:	f7fe fa4f 	bl	8002a2c <HAL_GetTick>
 800458e:	0002      	movs	r2, r0
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	4a1b      	ldr	r2, [pc, #108]	@ (8004604 <HAL_RCC_ClockConfig+0x1f4>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d901      	bls.n	800459e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e02c      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800459e:	4b18      	ldr	r3, [pc, #96]	@ (8004600 <HAL_RCC_ClockConfig+0x1f0>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2207      	movs	r2, #7
 80045a4:	4013      	ands	r3, r2
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d1ee      	bne.n	800458a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2204      	movs	r2, #4
 80045b2:	4013      	ands	r3, r2
 80045b4:	d009      	beq.n	80045ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80045b6:	4b14      	ldr	r3, [pc, #80]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	4a15      	ldr	r2, [pc, #84]	@ (8004610 <HAL_RCC_ClockConfig+0x200>)
 80045bc:	4013      	ands	r3, r2
 80045be:	0019      	movs	r1, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68da      	ldr	r2, [r3, #12]
 80045c4:	4b10      	ldr	r3, [pc, #64]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 80045c6:	430a      	orrs	r2, r1
 80045c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80045ca:	f000 f829 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 80045ce:	0001      	movs	r1, r0
 80045d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004608 <HAL_RCC_ClockConfig+0x1f8>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	0a1b      	lsrs	r3, r3, #8
 80045d6:	220f      	movs	r2, #15
 80045d8:	401a      	ands	r2, r3
 80045da:	4b0e      	ldr	r3, [pc, #56]	@ (8004614 <HAL_RCC_ClockConfig+0x204>)
 80045dc:	0092      	lsls	r2, r2, #2
 80045de:	58d3      	ldr	r3, [r2, r3]
 80045e0:	221f      	movs	r2, #31
 80045e2:	4013      	ands	r3, r2
 80045e4:	000a      	movs	r2, r1
 80045e6:	40da      	lsrs	r2, r3
 80045e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004618 <HAL_RCC_ClockConfig+0x208>)
 80045ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80045ec:	4b0b      	ldr	r3, [pc, #44]	@ (800461c <HAL_RCC_ClockConfig+0x20c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	0018      	movs	r0, r3
 80045f2:	f7fe f9bf 	bl	8002974 <HAL_InitTick>
 80045f6:	0003      	movs	r3, r0
}
 80045f8:	0018      	movs	r0, r3
 80045fa:	46bd      	mov	sp, r7
 80045fc:	b004      	add	sp, #16
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40022000 	.word	0x40022000
 8004604:	00001388 	.word	0x00001388
 8004608:	40021000 	.word	0x40021000
 800460c:	fffff0ff 	.word	0xfffff0ff
 8004610:	ffff8fff 	.word	0xffff8fff
 8004614:	0800487c 	.word	0x0800487c
 8004618:	20000004 	.word	0x20000004
 800461c:	20000008 	.word	0x20000008

08004620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004626:	4b3c      	ldr	r3, [pc, #240]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2238      	movs	r2, #56	@ 0x38
 800462c:	4013      	ands	r3, r2
 800462e:	d10f      	bne.n	8004650 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004630:	4b39      	ldr	r3, [pc, #228]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	0adb      	lsrs	r3, r3, #11
 8004636:	2207      	movs	r2, #7
 8004638:	4013      	ands	r3, r2
 800463a:	2201      	movs	r2, #1
 800463c:	409a      	lsls	r2, r3
 800463e:	0013      	movs	r3, r2
 8004640:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004642:	6839      	ldr	r1, [r7, #0]
 8004644:	4835      	ldr	r0, [pc, #212]	@ (800471c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004646:	f7fb fd5b 	bl	8000100 <__udivsi3>
 800464a:	0003      	movs	r3, r0
 800464c:	613b      	str	r3, [r7, #16]
 800464e:	e05d      	b.n	800470c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004650:	4b31      	ldr	r3, [pc, #196]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2238      	movs	r2, #56	@ 0x38
 8004656:	4013      	ands	r3, r2
 8004658:	2b08      	cmp	r3, #8
 800465a:	d102      	bne.n	8004662 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800465c:	4b30      	ldr	r3, [pc, #192]	@ (8004720 <HAL_RCC_GetSysClockFreq+0x100>)
 800465e:	613b      	str	r3, [r7, #16]
 8004660:	e054      	b.n	800470c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004662:	4b2d      	ldr	r3, [pc, #180]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2238      	movs	r2, #56	@ 0x38
 8004668:	4013      	ands	r3, r2
 800466a:	2b10      	cmp	r3, #16
 800466c:	d138      	bne.n	80046e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800466e:	4b2a      	ldr	r3, [pc, #168]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	2203      	movs	r2, #3
 8004674:	4013      	ands	r3, r2
 8004676:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004678:	4b27      	ldr	r3, [pc, #156]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	091b      	lsrs	r3, r3, #4
 800467e:	2207      	movs	r2, #7
 8004680:	4013      	ands	r3, r2
 8004682:	3301      	adds	r3, #1
 8004684:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2b03      	cmp	r3, #3
 800468a:	d10d      	bne.n	80046a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800468c:	68b9      	ldr	r1, [r7, #8]
 800468e:	4824      	ldr	r0, [pc, #144]	@ (8004720 <HAL_RCC_GetSysClockFreq+0x100>)
 8004690:	f7fb fd36 	bl	8000100 <__udivsi3>
 8004694:	0003      	movs	r3, r0
 8004696:	0019      	movs	r1, r3
 8004698:	4b1f      	ldr	r3, [pc, #124]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	0a1b      	lsrs	r3, r3, #8
 800469e:	227f      	movs	r2, #127	@ 0x7f
 80046a0:	4013      	ands	r3, r2
 80046a2:	434b      	muls	r3, r1
 80046a4:	617b      	str	r3, [r7, #20]
        break;
 80046a6:	e00d      	b.n	80046c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80046a8:	68b9      	ldr	r1, [r7, #8]
 80046aa:	481c      	ldr	r0, [pc, #112]	@ (800471c <HAL_RCC_GetSysClockFreq+0xfc>)
 80046ac:	f7fb fd28 	bl	8000100 <__udivsi3>
 80046b0:	0003      	movs	r3, r0
 80046b2:	0019      	movs	r1, r3
 80046b4:	4b18      	ldr	r3, [pc, #96]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	0a1b      	lsrs	r3, r3, #8
 80046ba:	227f      	movs	r2, #127	@ 0x7f
 80046bc:	4013      	ands	r3, r2
 80046be:	434b      	muls	r3, r1
 80046c0:	617b      	str	r3, [r7, #20]
        break;
 80046c2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80046c4:	4b14      	ldr	r3, [pc, #80]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	0f5b      	lsrs	r3, r3, #29
 80046ca:	2207      	movs	r2, #7
 80046cc:	4013      	ands	r3, r2
 80046ce:	3301      	adds	r3, #1
 80046d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80046d2:	6879      	ldr	r1, [r7, #4]
 80046d4:	6978      	ldr	r0, [r7, #20]
 80046d6:	f7fb fd13 	bl	8000100 <__udivsi3>
 80046da:	0003      	movs	r3, r0
 80046dc:	613b      	str	r3, [r7, #16]
 80046de:	e015      	b.n	800470c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80046e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	2238      	movs	r2, #56	@ 0x38
 80046e6:	4013      	ands	r3, r2
 80046e8:	2b20      	cmp	r3, #32
 80046ea:	d103      	bne.n	80046f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80046ec:	2380      	movs	r3, #128	@ 0x80
 80046ee:	021b      	lsls	r3, r3, #8
 80046f0:	613b      	str	r3, [r7, #16]
 80046f2:	e00b      	b.n	800470c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80046f4:	4b08      	ldr	r3, [pc, #32]	@ (8004718 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2238      	movs	r2, #56	@ 0x38
 80046fa:	4013      	ands	r3, r2
 80046fc:	2b18      	cmp	r3, #24
 80046fe:	d103      	bne.n	8004708 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004700:	23fa      	movs	r3, #250	@ 0xfa
 8004702:	01db      	lsls	r3, r3, #7
 8004704:	613b      	str	r3, [r7, #16]
 8004706:	e001      	b.n	800470c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004708:	2300      	movs	r3, #0
 800470a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800470c:	693b      	ldr	r3, [r7, #16]
}
 800470e:	0018      	movs	r0, r3
 8004710:	46bd      	mov	sp, r7
 8004712:	b006      	add	sp, #24
 8004714:	bd80      	pop	{r7, pc}
 8004716:	46c0      	nop			@ (mov r8, r8)
 8004718:	40021000 	.word	0x40021000
 800471c:	00f42400 	.word	0x00f42400
 8004720:	007a1200 	.word	0x007a1200

08004724 <memset>:
 8004724:	0003      	movs	r3, r0
 8004726:	1882      	adds	r2, r0, r2
 8004728:	4293      	cmp	r3, r2
 800472a:	d100      	bne.n	800472e <memset+0xa>
 800472c:	4770      	bx	lr
 800472e:	7019      	strb	r1, [r3, #0]
 8004730:	3301      	adds	r3, #1
 8004732:	e7f9      	b.n	8004728 <memset+0x4>

08004734 <__libc_init_array>:
 8004734:	b570      	push	{r4, r5, r6, lr}
 8004736:	2600      	movs	r6, #0
 8004738:	4c0c      	ldr	r4, [pc, #48]	@ (800476c <__libc_init_array+0x38>)
 800473a:	4d0d      	ldr	r5, [pc, #52]	@ (8004770 <__libc_init_array+0x3c>)
 800473c:	1b64      	subs	r4, r4, r5
 800473e:	10a4      	asrs	r4, r4, #2
 8004740:	42a6      	cmp	r6, r4
 8004742:	d109      	bne.n	8004758 <__libc_init_array+0x24>
 8004744:	2600      	movs	r6, #0
 8004746:	f000 f819 	bl	800477c <_init>
 800474a:	4c0a      	ldr	r4, [pc, #40]	@ (8004774 <__libc_init_array+0x40>)
 800474c:	4d0a      	ldr	r5, [pc, #40]	@ (8004778 <__libc_init_array+0x44>)
 800474e:	1b64      	subs	r4, r4, r5
 8004750:	10a4      	asrs	r4, r4, #2
 8004752:	42a6      	cmp	r6, r4
 8004754:	d105      	bne.n	8004762 <__libc_init_array+0x2e>
 8004756:	bd70      	pop	{r4, r5, r6, pc}
 8004758:	00b3      	lsls	r3, r6, #2
 800475a:	58eb      	ldr	r3, [r5, r3]
 800475c:	4798      	blx	r3
 800475e:	3601      	adds	r6, #1
 8004760:	e7ee      	b.n	8004740 <__libc_init_array+0xc>
 8004762:	00b3      	lsls	r3, r6, #2
 8004764:	58eb      	ldr	r3, [r5, r3]
 8004766:	4798      	blx	r3
 8004768:	3601      	adds	r6, #1
 800476a:	e7f2      	b.n	8004752 <__libc_init_array+0x1e>
 800476c:	080048bc 	.word	0x080048bc
 8004770:	080048bc 	.word	0x080048bc
 8004774:	080048c0 	.word	0x080048c0
 8004778:	080048bc 	.word	0x080048bc

0800477c <_init>:
 800477c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800477e:	46c0      	nop			@ (mov r8, r8)
 8004780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004782:	bc08      	pop	{r3}
 8004784:	469e      	mov	lr, r3
 8004786:	4770      	bx	lr

08004788 <_fini>:
 8004788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800478a:	46c0      	nop			@ (mov r8, r8)
 800478c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800478e:	bc08      	pop	{r3}
 8004790:	469e      	mov	lr, r3
 8004792:	4770      	bx	lr
