#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_000001f279947bb0 .scope module, "disk_simple_tb" "disk_simple_tb" 2 9;
 .timescale -9 -12;
P_000001f2794ebf60 .param/l "CLK_PERIOD" 0 2 12, +C4<00000000000000000000000000001010>;
P_000001f2794ebf98 .param/l "TEST_ANGLE_BITS" 0 2 14, +C4<00000000000000000000000000010000>;
P_000001f2794ebfd0 .param/l "TEST_SCALE" 0 2 13, +C4<00000000000000000000000000010000>;
v000001f2799ef150_0 .var "clk", 0 0;
v000001f2799ef510_0 .net "disk_x", 31 0, v000001f2799ecab0_0;  1 drivers
v000001f2799f09b0_0 .net "disk_y", 31 0, v000001f2799ec8d0_0;  1 drivers
v000001f2799ef1f0_0 .var "i", 31 0;
v000001f2799eec50_0 .var "pop_enable", 0 0;
v000001f2799ef8d0_0 .var "reseed_enable", 0 0;
v000001f2799f0690_0 .var "rst_n", 0 0;
v000001f2799eff10_0 .var "seed", 31 0;
v000001f2799ef3d0_0 .net "valid", 0 0, v000001f2799ed690_0;  1 drivers
E_000001f2799867a0 .event posedge, v000001f2799ed690_0;
S_000001f279990f60 .scope module, "dut" "disk_32bit" 2 35, 3 30 0, S_000001f279947bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "disk_x";
    .port_info 6 /OUTPUT 32 "disk_y";
    .port_info 7 /OUTPUT 1 "valid";
P_000001f27996f610 .param/l "ANGLE_BITS" 0 3 34, +C4<00000000000000000000000000010000>;
P_000001f27996f648 .param/l "ANGLE_CALC" 1 3 95, C4<0010>;
P_000001f27996f680 .param/l "BASE_0" 0 3 31, +C4<00000000000000000000000000000010>;
P_000001f27996f6b8 .param/l "BASE_1" 0 3 32, +C4<00000000000000000000000000000011>;
P_000001f27996f6f0 .param/l "FIXED_SCALE" 1 3 62, C4<10000000000000000000000000000000>;
P_000001f27996f728 .param/l "IDLE" 1 3 93, C4<0000>;
P_000001f27996f760 .param/l "OUTPUT" 1 3 99, C4<0110>;
P_000001f27996f798 .param/l "RADIUS_CALC" 1 3 96, C4<0011>;
P_000001f27996f7d0 .param/l "SCALE" 0 3 33, +C4<00000000000000000000000000010000>;
P_000001f27996f808 .param/l "TRIG_CALC" 1 3 98, C4<0101>;
P_000001f27996f840 .param/l "TRIG_START" 1 3 97, C4<0100>;
P_000001f27996f878 .param/l "TWO_PI_SCALE" 1 3 61, +C4<000000000000000000000000000000010000000000000000>;
P_000001f27996f8b0 .param/l "WAIT_VDC" 1 3 94, C4<0001>;
v000001f2799edb90_0 .var "angle_reg", 15 0;
v000001f2799ee3b0_0 .var "calc_active", 0 0;
v000001f2799ed230_0 .var "calc_iter", 4 0;
v000001f2799ee630_0 .net "clk", 0 0, v000001f2799ef150_0;  1 drivers
v000001f2799ec830_0 .var "cos_val", 31 0;
v000001f2799ecab0_0 .var "disk_x", 31 0;
v000001f2799ec8d0_0 .var "disk_y", 31 0;
v000001f2799edcd0_0 .net "pop_enable", 0 0, v000001f2799eec50_0;  1 drivers
v000001f2799ec970_0 .var "radius_reg", 31 0;
v000001f2799edf50_0 .net "reseed_enable", 0 0, v000001f2799ef8d0_0;  1 drivers
v000001f2799ed050_0 .net "rst_n", 0 0, v000001f2799f0690_0;  1 drivers
v000001f2799ecbf0_0 .net "seed", 31 0, v000001f2799eff10_0;  1 drivers
v000001f2799ed4b0_0 .var "sin_val", 31 0;
v000001f2799ed190_0 .var "state", 3 0;
v000001f2799ed690_0 .var "valid", 0 0;
v000001f2799ed5f0_0 .net "vdc_out_0", 31 0, v000001f2799edeb0_0;  1 drivers
v000001f2799ecc90_0 .net "vdc_out_1", 31 0, v000001f2799ed2d0_0;  1 drivers
v000001f2799ecd30_0 .net "vdc_valid_0", 0 0, v000001f2799ecfb0_0;  1 drivers
v000001f2799ed730_0 .net "vdc_valid_1", 0 0, v000001f2799edc30_0;  1 drivers
v000001f2799ed7d0_0 .var "vdc_value_0_reg", 31 0;
v000001f2799ed870_0 .var "vdc_value_1_reg", 31 0;
E_000001f279986f20 .event posedge, v000001f279994030_0;
S_000001f27996f8f0 .scope autofunction.vec4.s32, "sqrt_approx" "sqrt_approx" 3 204, 3 204 0, S_000001f279990f60;
 .timescale 0 0;
v000001f2799943f0_0 .var "i", 5 0;
v000001f2799940d0_0 .var "result", 31 0;
; Variable sqrt_approx is vec4 return value of scope S_000001f27996f8f0
v000001f2799942b0_0 .var "temp", 31 0;
v000001f279993e50_0 .var "x", 31 0;
TD_disk_simple_tb.dut.sqrt_approx ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2799940d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2799942b0_0, 0, 32;
    %load/vec4 v000001f279993e50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001f279993e50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 256, 0, 32;
    %store/vec4 v000001f2799940d0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f2799943f0_0, 0, 6;
T_0.2 ;
    %load/vec4 v000001f2799943f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v000001f2799940d0_0;
    %load/vec4 v000001f279993e50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001f2799940d0_0;
    %div;
    %add;
    %store/vec4 v000001f2799942b0_0, 0, 32;
    %load/vec4 v000001f2799942b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f2799940d0_0, 0, 32;
    %load/vec4 v000001f2799943f0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001f2799943f0_0, 0, 6;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v000001f2799940d0_0;
    %ret/vec4 0, 0, 32;  Assign to sqrt_approx (store_vec4_to_lval)
    %end;
S_000001f2799910f0 .scope module, "vdc_gen_0" "vdcorput_32bit" 3 68, 4 22 0, S_000001f279990f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out";
    .port_info 6 /OUTPUT 1 "valid";
P_000001f2794e82a0 .param/l "BASE" 0 4 23, +C4<00000000000000000000000000000010>;
P_000001f2794e82d8 .param/l "SCALE" 0 4 24, +C4<00000000000000000000000000010000>;
L_000001f279a00088 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001f2799948f0_0 .net/2u *"_ivl_0", 31 0, L_000001f279a00088;  1 drivers
L_000001f279a000d0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001f279994990_0 .net/2u *"_ivl_2", 31 0, L_000001f279a000d0;  1 drivers
v000001f279993d10_0 .net "base_pow_scale", 31 0, L_000001f2799f0730;  1 drivers
v000001f279994030_0 .net "clk", 0 0, v000001f2799ef150_0;  alias, 1 drivers
v000001f279993a90_0 .var "count", 31 0;
v000001f279993db0_0 .net "pop_enable", 0 0, v000001f2799eec50_0;  alias, 1 drivers
v000001f2799edff0_0 .net "reseed_enable", 0 0, v000001f2799ef8d0_0;  alias, 1 drivers
v000001f2799ed9b0_0 .net "rst_n", 0 0, v000001f2799f0690_0;  alias, 1 drivers
v000001f2799ee090_0 .net "seed", 31 0, v000001f2799eff10_0;  alias, 1 drivers
v000001f2799ecfb0_0 .var "valid", 0 0;
v000001f2799edeb0_0 .var "vdc_out", 31 0;
E_000001f279986a60/0 .event negedge, v000001f2799ed9b0_0;
E_000001f279986a60/1 .event posedge, v000001f279994030_0;
E_000001f279986a60 .event/or E_000001f279986a60/0, E_000001f279986a60/1;
L_000001f2799f0730 .ufunc/vec4 TD_disk_simple_tb.dut.vdc_gen_0.calc_pow, 32, L_000001f279a00088, L_000001f279a000d0 (v000001f279994210_0, v000001f279994530_0) S_000001f2799165c0;
S_000001f2799165c0 .scope autofunction.vec4.s32, "calc_pow" "calc_pow" 4 43, 4 43 0, S_000001f2799910f0;
 .timescale -9 -12;
v000001f279994210_0 .var "base_val", 31 0;
; Variable calc_pow is vec4 return value of scope S_000001f2799165c0
v000001f279994530_0 .var "exp_val", 31 0;
v000001f279994670_0 .var "i", 31 0;
v000001f279993b30_0 .var "result", 31 0;
TD_disk_simple_tb.dut.vdc_gen_0.calc_pow ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f279993b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f279994670_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001f279994670_0;
    %load/vec4 v000001f279994530_0;
    %cmp/u;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000001f279993b30_0;
    %load/vec4 v000001f279994210_0;
    %mul;
    %store/vec4 v000001f279993b30_0, 0, 32;
    %load/vec4 v000001f279994670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f279994670_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v000001f279993b30_0;
    %ret/vec4 0, 0, 32;  Assign to calc_pow (store_vec4_to_lval)
    %end;
S_000001f279916750 .scope autofunction.vec4.s32, "calculate_vdc" "calculate_vdc" 4 84, 4 84 0, S_000001f2799910f0;
 .timescale -9 -12;
v000001f279994710_0 .var "base", 31 0;
; Variable calculate_vdc is vec4 return value of scope S_000001f279916750
v000001f2799945d0_0 .var "factor_temp", 31 0;
v000001f279993ef0_0 .var "k", 31 0;
v000001f279993f90_0 .var "k_temp", 31 0;
v000001f2799947b0_0 .var "remainder", 31 0;
v000001f279993c70_0 .var "scale_factor", 31 0;
v000001f279994850_0 .var "vdc_val", 31 0;
TD_disk_simple_tb.dut.vdc_gen_0.calculate_vdc ;
    %load/vec4 v000001f279993ef0_0;
    %store/vec4 v000001f279993f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f279994850_0, 0, 32;
    %load/vec4 v000001f279993c70_0;
    %store/vec4 v000001f2799945d0_0, 0, 32;
T_2.6 ;
    %load/vec4 v000001f279993f90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_2.7, 4;
    %load/vec4 v000001f2799945d0_0;
    %load/vec4 v000001f279994710_0;
    %div;
    %store/vec4 v000001f2799945d0_0, 0, 32;
    %load/vec4 v000001f279993f90_0;
    %load/vec4 v000001f279994710_0;
    %mod;
    %store/vec4 v000001f2799947b0_0, 0, 32;
    %load/vec4 v000001f279993f90_0;
    %load/vec4 v000001f279994710_0;
    %div;
    %store/vec4 v000001f279993f90_0, 0, 32;
    %load/vec4 v000001f279994850_0;
    %load/vec4 v000001f2799947b0_0;
    %load/vec4 v000001f2799945d0_0;
    %mul;
    %add;
    %store/vec4 v000001f279994850_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v000001f279994850_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc (store_vec4_to_lval)
    %end;
S_000001f2799ee750 .scope module, "vdc_gen_1" "vdcorput_32bit" 3 81, 4 22 0, S_000001f279990f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out";
    .port_info 6 /OUTPUT 1 "valid";
P_000001f2794e86a0 .param/l "BASE" 0 4 23, +C4<00000000000000000000000000000011>;
P_000001f2794e86d8 .param/l "SCALE" 0 4 24, +C4<00000000000000000000000000010000>;
L_000001f279a00118 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001f2799eca10_0 .net/2u *"_ivl_0", 31 0, L_000001f279a00118;  1 drivers
L_000001f279a00160 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001f2799ee590_0 .net/2u *"_ivl_2", 31 0, L_000001f279a00160;  1 drivers
v000001f2799ecf10_0 .net "base_pow_scale", 31 0, L_000001f2799ef330;  1 drivers
v000001f2799ed550_0 .net "clk", 0 0, v000001f2799ef150_0;  alias, 1 drivers
v000001f2799ede10_0 .var "count", 31 0;
v000001f2799eda50_0 .net "pop_enable", 0 0, v000001f2799eec50_0;  alias, 1 drivers
v000001f2799edaf0_0 .net "reseed_enable", 0 0, v000001f2799ef8d0_0;  alias, 1 drivers
v000001f2799ecdd0_0 .net "rst_n", 0 0, v000001f2799f0690_0;  alias, 1 drivers
v000001f2799ed0f0_0 .net "seed", 31 0, v000001f2799eff10_0;  alias, 1 drivers
v000001f2799edc30_0 .var "valid", 0 0;
v000001f2799ed2d0_0 .var "vdc_out", 31 0;
L_000001f2799ef330 .ufunc/vec4 TD_disk_simple_tb.dut.vdc_gen_1.calc_pow, 32, L_000001f279a00118, L_000001f279a00160 (v000001f2799ee310_0, v000001f2799ed910_0) S_000001f2799ee8e0;
S_000001f2799ee8e0 .scope autofunction.vec4.s32, "calc_pow" "calc_pow" 4 43, 4 43 0, S_000001f2799ee750;
 .timescale -9 -12;
v000001f2799ee310_0 .var "base_val", 31 0;
; Variable calc_pow is vec4 return value of scope S_000001f2799ee8e0
v000001f2799ed910_0 .var "exp_val", 31 0;
v000001f2799ee450_0 .var "i", 31 0;
v000001f2799ece70_0 .var "result", 31 0;
TD_disk_simple_tb.dut.vdc_gen_1.calc_pow ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f2799ece70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2799ee450_0, 0, 32;
T_3.8 ;
    %load/vec4 v000001f2799ee450_0;
    %load/vec4 v000001f2799ed910_0;
    %cmp/u;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v000001f2799ece70_0;
    %load/vec4 v000001f2799ee310_0;
    %mul;
    %store/vec4 v000001f2799ece70_0, 0, 32;
    %load/vec4 v000001f2799ee450_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2799ee450_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %load/vec4 v000001f2799ece70_0;
    %ret/vec4 0, 0, 32;  Assign to calc_pow (store_vec4_to_lval)
    %end;
S_000001f2799eea70 .scope autofunction.vec4.s32, "calculate_vdc" "calculate_vdc" 4 84, 4 84 0, S_000001f2799ee750;
 .timescale -9 -12;
v000001f2799ee270_0 .var "base", 31 0;
; Variable calculate_vdc is vec4 return value of scope S_000001f2799eea70
v000001f2799edd70_0 .var "factor_temp", 31 0;
v000001f2799ec790_0 .var "k", 31 0;
v000001f2799ee1d0_0 .var "k_temp", 31 0;
v000001f2799ee130_0 .var "remainder", 31 0;
v000001f2799ed370_0 .var "scale_factor", 31 0;
v000001f2799ee4f0_0 .var "vdc_val", 31 0;
TD_disk_simple_tb.dut.vdc_gen_1.calculate_vdc ;
    %load/vec4 v000001f2799ec790_0;
    %store/vec4 v000001f2799ee1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2799ee4f0_0, 0, 32;
    %load/vec4 v000001f2799ed370_0;
    %store/vec4 v000001f2799edd70_0, 0, 32;
T_4.10 ;
    %load/vec4 v000001f2799ee1d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_4.11, 4;
    %load/vec4 v000001f2799edd70_0;
    %load/vec4 v000001f2799ee270_0;
    %div;
    %store/vec4 v000001f2799edd70_0, 0, 32;
    %load/vec4 v000001f2799ee1d0_0;
    %load/vec4 v000001f2799ee270_0;
    %mod;
    %store/vec4 v000001f2799ee130_0, 0, 32;
    %load/vec4 v000001f2799ee1d0_0;
    %load/vec4 v000001f2799ee270_0;
    %div;
    %store/vec4 v000001f2799ee1d0_0, 0, 32;
    %load/vec4 v000001f2799ee4f0_0;
    %load/vec4 v000001f2799ee130_0;
    %load/vec4 v000001f2799edd70_0;
    %mul;
    %add;
    %store/vec4 v000001f2799ee4f0_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %load/vec4 v000001f2799ee4f0_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc (store_vec4_to_lval)
    %end;
    .scope S_000001f2799910f0;
T_5 ;
    %wait E_000001f279986a60;
    %load/vec4 v000001f2799ed9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f279993a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799edeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ecfb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f2799edff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001f2799ee090_0;
    %assign/vec4 v000001f279993a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799edeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ecfb0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f279993db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001f279993a90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f279993a90_0, 0;
    %alloc S_000001f279916750;
    %load/vec4 v000001f279993a90_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001f279993d10_0;
    %store/vec4 v000001f279993c70_0, 0, 32;
    %store/vec4 v000001f279994710_0, 0, 32;
    %store/vec4 v000001f279993ef0_0, 0, 32;
    %callf/vec4 TD_disk_simple_tb.dut.vdc_gen_0.calculate_vdc, S_000001f279916750;
    %free S_000001f279916750;
    %assign/vec4 v000001f2799edeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2799ecfb0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ecfb0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f2799ee750;
T_6 ;
    %wait E_000001f279986a60;
    %load/vec4 v000001f2799ecdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ede10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799edc30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f2799edaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f2799ed0f0_0;
    %assign/vec4 v000001f2799ede10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799edc30_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001f2799eda50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001f2799ede10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f2799ede10_0, 0;
    %alloc S_000001f2799eea70;
    %load/vec4 v000001f2799ede10_0;
    %addi 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001f2799ecf10_0;
    %store/vec4 v000001f2799ed370_0, 0, 32;
    %store/vec4 v000001f2799ee270_0, 0, 32;
    %store/vec4 v000001f2799ec790_0, 0, 32;
    %callf/vec4 TD_disk_simple_tb.dut.vdc_gen_1.calculate_vdc, S_000001f2799eea70;
    %free S_000001f2799eea70;
    %assign/vec4 v000001f2799ed2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2799edc30_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799edc30_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f279990f60;
T_7 ;
    %wait E_000001f279986a60;
    %load/vec4 v000001f2799ed050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ecab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ec8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ed690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f2799edb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ec970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f2799ed230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ee3b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f2799ed190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ed690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ee3b0_0, 0;
    %load/vec4 v000001f2799edcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
T_7.11 ;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v000001f2799ecd30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v000001f2799ed730_0;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v000001f2799ed5f0_0;
    %assign/vec4 v000001f2799ed7d0_0, 0;
    %load/vec4 v000001f2799ecc90_0;
    %assign/vec4 v000001f2799ed870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
T_7.13 ;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v000001f2799ed7d0_0;
    %pad/u 48;
    %muli 65536, 0, 48;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001f2799edb90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %alloc S_000001f27996f8f0;
    %load/vec4 v000001f2799ed870_0;
    %store/vec4 v000001f279993e50_0, 0, 32;
    %callf/vec4 TD_disk_simple_tb.dut.sqrt_approx, S_000001f27996f8f0;
    %free S_000001f27996f8f0;
    %assign/vec4 v000001f2799ec970_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f2799ed230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2799ee3b0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v000001f2799ed230_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_7.16, 5;
    %load/vec4 v000001f2799ed230_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f2799ed230_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2799ee3b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
T_7.17 ;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v000001f2799ec830_0;
    %load/vec4 v000001f2799ec970_0;
    %mul;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001f2799ecab0_0, 0;
    %load/vec4 v000001f2799ed4b0_0;
    %load/vec4 v000001f2799ec970_0;
    %mul;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001f2799ec8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2799ed690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2799ed190_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f279990f60;
T_8 ;
    %wait E_000001f279986f20;
    %load/vec4 v000001f2799ee3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001f2799edb90_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.2 ;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.3 ;
    %pushi/vec4 2048909069, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 673720364, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.4 ;
    %pushi/vec4 1518500250, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 1518500250, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.5 ;
    %pushi/vec4 673720364, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 2048909069, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.7 ;
    %pushi/vec4 3621193184, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 2048909069, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.8 ;
    %pushi/vec4 628646298, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 1518500250, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.9 ;
    %pushi/vec4 976064279, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 673720364, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.10 ;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.11 ;
    %pushi/vec4 976064279, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 3621193184, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.12 ;
    %pushi/vec4 628646298, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 628646298, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.13 ;
    %pushi/vec4 3621193184, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 976064279, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.15 ;
    %pushi/vec4 673720364, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 976064279, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.16 ;
    %pushi/vec4 1518500250, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 628646298, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.17 ;
    %pushi/vec4 2048909069, 0, 32;
    %assign/vec4 v000001f2799ec830_0, 0;
    %pushi/vec4 3621193184, 0, 32;
    %assign/vec4 v000001f2799ed4b0_0, 0;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f279947bb0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799ef150_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v000001f2799ef150_0;
    %inv;
    %store/vec4 v000001f2799ef150_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001f279947bb0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799f0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799eec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799ef8d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2799eff10_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2799f0690_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "=== Disk 32-bit Simple Testbench ===" {0 0 0};
    %vpi_call 2 66 "$display", "Testing bases [2,3] with scale %0d", P_000001f2794ebfd0 {0 0 0};
    %vpi_call 2 69 "$display", "\012--- Test 1: Basic Disk Sequence ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2799eec50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2799ef1f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001f2799ef1f0_0;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %wait E_000001f2799867a0;
    %load/vec4 v000001f2799ef1f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 75 "$display", "Point %0d: [%0d, %0d]", S<0,vec4,u32>, v000001f2799ef510_0, v000001f2799f09b0_0 {1 0 0};
    %load/vec4 v000001f2799ef1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2799ef1f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799eec50_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 82 "$display", "\012--- Test 2: Reseed Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2799ef8d0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001f2799eff10_0, 0, 32;
    %wait E_000001f279986f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799ef8d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2799eec50_0, 0, 1;
    %wait E_000001f2799867a0;
    %vpi_call 2 91 "$display", "After reseed to 5: [%0d, %0d]", v000001f2799ef510_0, v000001f2799f09b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799eec50_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 97 "$display", "\012--- Test 3: Reset Test ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799f0690_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2799f0690_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2799eec50_0, 0, 1;
    %wait E_000001f2799867a0;
    %vpi_call 2 105 "$display", "After reset: [%0d, %0d]", v000001f2799ef510_0, v000001f2799f09b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2799eec50_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 110 "$display", "\012=== Disk Simple Tests Completed ===" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001f279947bb0;
T_11 ;
    %delay 50000000, 0;
    %vpi_call 2 117 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "disk_simple_tb.sv";
    "disk_32bit.sv";
    "vdcorput_32bit.sv";
