============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:07:57 pm
  Module:                 ms_es_ordered_cas_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
TOP
  genblk2.stoch2bin
    ctr
      countval_reg[0]/CLK                                0             0 R 
      countval_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
      drc_bufs812/A                                           +0     115   
      drc_bufs812/Y          BUFX2             3 16.0   21   +47     162 F 
      g744/B                                                  +0     162   
      g744/YC                HAX1              1  7.1   22   +58     220 F 
      g741/C                                                  +0     220   
      g741/YC                FAX1              1  7.1   27   +80     300 F 
      g737/C                                                  +0     300   
      g737/YC                FAX1              1  7.1   27   +81     381 F 
      g733/C                                                  +0     381   
      g733/YC                FAX1              1  7.1   27   +81     463 F 
      g729/C                                                  +0     463   
      g729/YC                FAX1              1  7.1   27   +81     544 F 
      g725/C                                                  +0     544   
      g725/YC                FAX1              1  7.1   27   +81     625 F 
      g721/C                                                  +0     625   
      g721/YC                FAX1              1  7.1   27   +81     706 F 
      g717/C                                                  +0     706   
      g717/YC                FAX1              1  7.1   27   +81     787 F 
      g713/C                                                  +0     787   
      g713/YC                FAX1              1  7.1   27   +81     869 F 
      g709/C                                                  +0     869   
      g709/YC                FAX1              1 10.9   37   +89     958 F 
      g2/A                                                    +0     958   
      g2/YS                  FAX1              1  2.8   21   +84    1041 R 
      g703/A                                                  +0    1041   
      g703/Y                 MUX2X1            1  1.5   12   +23    1064 F 
      g702/A                                                  +0    1064   
      g702/Y                 INVX1             1  2.0    0    +1    1065 R 
      countval_reg[10]/D     DFFSR                            +0    1065   
      countval_reg[10]/CLK   setup                       0   +70    1135 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3815ps 
Start-point  : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[10]/D
