// Seed: 1969562430
module module_0 (
    output supply0 id_0,
    output wire id_1
);
  assign id_0 = 1;
  assign id_0 = 1;
  wor id_4;
  assign id_0 = 1'h0;
  assign id_3 = 1;
  logic [7:0] id_5;
  assign id_5[1 : 1] = id_5;
  initial begin : LABEL_0
    #1;
  end
  wire id_7;
  assign id_4 = 1;
  wire id_8;
  assign id_1 = id_3;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input wire id_2,
    output wire id_3,
    input supply0 id_4
    , id_11,
    output supply1 id_5,
    output tri id_6,
    input tri id_7,
    input wor id_8,
    input uwire id_9
);
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
