// Seed: 1753145535
module module_0;
  logic id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd94
) (
    input tri0 _id_0,
    input wire id_1,
    output supply0 id_2
);
  wire id_4, id_5;
  logic [7:0][id_0  !==  -1 'd0] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6 = id_6 ^ $unsigned(98);
  ;
  wire id_7;
  ;
endmodule
