
---------- Begin Simulation Statistics ----------
final_tick                                  207028000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87709                       # Simulator instruction rate (inst/s)
host_mem_usage                                 821236                       # Number of bytes of host memory used
host_op_rate                                   160757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.13                       # Real time elapsed on the host
host_tick_rate                              183100357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       99154                       # Number of instructions simulated
sim_ops                                        181761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000207                       # Number of seconds simulated
sim_ticks                                   207028000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37729                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3031                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39223                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           37729                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            21562                       # Number of indirect misses.
system.cpu.branchPred.lookups                   43627                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2037                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2061                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    135616                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    89019                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3033                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      21724                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7699                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          114002                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                99154                       # Number of instructions committed
system.cpu.commit.committedOps                 181761                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       162336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.119659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.109257                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       108517     66.85%     66.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        16449     10.13%     76.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7101      4.37%     81.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11943      7.36%     88.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3515      2.17%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3972      2.45%     93.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2211      1.36%     94.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          929      0.57%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7699      4.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       162336                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        183                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  897                       # Number of function calls committed.
system.cpu.commit.int_insts                    178418                       # Number of committed integer instructions.
system.cpu.commit.loads                         27010                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3271      1.80%      1.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           136097     74.88%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              24      0.01%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1403      0.77%     77.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     77.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.02%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               2      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              12      0.01%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             19      0.01%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           26972     14.84%     92.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13818      7.60%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           38      0.02%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           64      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            181761                       # Class of committed instruction
system.cpu.commit.refs                          40892                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       99154                       # Number of Instructions Simulated
system.cpu.committedOps                        181761                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.087954                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.087954                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 92046                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 331587                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    35444                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     40708                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3083                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7871                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       36884                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           321                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       17960                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            49                       # TLB misses on write requests
system.cpu.fetch.Branches                       43627                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     22615                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        134029                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1146                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         197443                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            36                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6166                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.210729                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              41995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              18204                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.953697                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             179152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.009450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.192169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   120349     67.18%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3722      2.08%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2615      1.46%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5889      3.29%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5655      3.16%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2619      1.46%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2910      1.62%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2941      1.64%     81.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    32452     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               179152                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       216                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       93                       # number of floating regfile writes
system.cpu.idleCycles                           27877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3718                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    25789                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.193973                       # Inst execution rate
system.cpu.iew.exec_refs                        55328                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      17956                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   34796                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 44392                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 72                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               186                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                20522                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              295762                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 37372                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6143                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                247187                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    280                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2590                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3083                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3028                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3053                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        17379                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6635                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3014                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            704                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    301037                       # num instructions consuming a value
system.cpu.iew.wb_count                        243473                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593535                       # average fanout of values written-back
system.cpu.iew.wb_producers                    178676                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.176033                       # insts written-back per cycle
system.cpu.iew.wb_sent                         244744                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   364019                       # number of integer regfile reads
system.cpu.int_regfile_writes                  202351                       # number of integer regfile writes
system.cpu.ipc                               0.478938                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.478938                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4372      1.73%      1.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                189947     74.98%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   56      0.02%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1575      0.62%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    2      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   20      0.01%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  27      0.01%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                38740     15.29%     92.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18444      7.28%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              44      0.02%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             66      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 253334                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     218                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 429                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          210                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                239                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2784                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010989                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1689     60.67%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    584     20.98%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   504     18.10%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.14%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 251528                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             688665                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       243263                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            409558                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     295686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    253334                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          113977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               494                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       187579                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        179152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.414073                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.118753                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              104909     58.56%     58.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               16353      9.13%     67.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13204      7.37%     75.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               12432      6.94%     82.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10150      5.67%     87.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8790      4.91%     92.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6967      3.89%     96.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3851      2.15%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2496      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          179152                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.223664                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       22624                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1116                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              540                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                44392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20522                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  110761                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      9                       # number of misc regfile writes
system.cpu.numCycles                           207029                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   46813                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                224188                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8193                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    39462                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1828                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1871                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                847781                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 318234                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              391447                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     43890                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  31720                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3083                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 43491                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   167228                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               217                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           501078                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2413                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     35269                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             74                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       450400                       # The number of ROB reads
system.cpu.rob.rob_writes                      608536                       # The number of ROB writes
system.cpu.timesIdled                             417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1882                       # Transaction distribution
system.membus.trans_dist::ReadExReq               456                       # Transaction distribution
system.membus.trans_dist::ReadExResp              456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1882                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       149632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       149632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2338                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2338000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12457250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             473                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           727                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1325                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       138368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 189440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002376                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048698                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2519     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4287000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5394000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2181000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  176                       # number of demand (read+write) hits
system.l2.demand_hits::total                      187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                 176                       # number of overall hits
system.l2.overall_hits::total                     187                       # number of overall hits
system.l2.demand_misses::.cpu.inst                716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1622                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2338                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               716                       # number of overall misses
system.l2.overall_misses::.cpu.data              1622                       # number of overall misses
system.l2.overall_misses::total                  2338                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    160873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        231538000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70665000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    160873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       231538000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              727                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             727                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.902113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925941                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.902113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925941                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98694.134078                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99181.874229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99032.506416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98694.134078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99181.874229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99032.506416                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2338                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    128433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    184778000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    128433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    184778000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.902113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.902113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925941                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78694.134078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79181.874229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79032.506416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78694.134078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79181.874229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79032.506416                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          364                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              364                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     45168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.964059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.964059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99052.631579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99052.631579                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     36048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.964059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.964059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79052.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79052.631579                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98694.134078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98694.134078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78694.134078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78694.134078                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    115705000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    115705000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.880000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99232.418525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99232.418525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     92385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     92385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.880000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79232.418525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79232.418525                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1360.866390                       # Cycle average of tags in use
system.l2.tags.total_refs                        3416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2338                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.461078                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       489.591332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       871.275058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.014941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.026589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.041530                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1661                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.071350                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     29666                       # Number of tag accesses
system.l2.tags.data_accesses                    29666                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          45824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         103808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             149632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45824                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2338                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         221342041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         501420098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             722762138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    221342041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        221342041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        221342041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        501420098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            722762138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000550500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4705                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20872250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                64709750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8927.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27677.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.038902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.919580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.469000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          131     29.98%     29.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          109     24.94%     54.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     10.98%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      8.01%     73.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      5.72%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.89%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.06%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.60%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56     12.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          437                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 149632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  149632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       722.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    722.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     206904000                       # Total gap between requests
system.mem_ctrls.avgGap                      88496.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       103808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 221342040.690148204565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 501420097.764553606510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19598000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     45111750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27371.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27812.42                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1577940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               823515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7546980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         89404500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4211040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          119544615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.432111                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     10122250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    190145750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1606500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               834900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9146340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         86765970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          6432960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          120767310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.338051                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     15868250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    184399750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       207028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        21597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        21597                       # number of overall hits
system.cpu.icache.overall_hits::total           21597                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1018                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1018                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1018                       # number of overall misses
system.cpu.icache.overall_misses::total          1018                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     95481000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95481000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     95481000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95481000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        22615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        22615                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        22615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        22615                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93792.730845                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93792.730845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93792.730845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93792.730845                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          727                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          727                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          727                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          727                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73093000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73093000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100540.577717                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100540.577717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100540.577717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100540.577717                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        21597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21597                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1018                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1018                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     95481000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95481000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        22615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        22615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93792.730845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93792.730845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73093000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73093000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100540.577717                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100540.577717                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.996291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               22324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               727                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.707015                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.996291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.462887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.462887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          656                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             45957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            45957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        42655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            42655                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        42655                       # number of overall hits
system.cpu.dcache.overall_hits::total           42655                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4817                       # number of overall misses
system.cpu.dcache.overall_misses::total          4817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    408654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    408654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    408654000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    408654000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        47472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        47472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        47472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        47472                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.101470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.101470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84835.789911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84835.789911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84835.789911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84835.789911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9841                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               162                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.746914                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          364                       # number of writebacks
system.cpu.dcache.writebacks::total               364                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3019                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3019                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3019                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3019                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1798                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    170111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    170111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    170111000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    170111000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 94611.234705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94611.234705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 94611.234705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94611.234705                       # average overall mshr miss latency
system.cpu.dcache.replacements                    821                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        29247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    360347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    360347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        33587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        33587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.129217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.129217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83029.262673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83029.262673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3015                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3015                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92914.716981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92914.716981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101272.536688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101272.536688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99363.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99363.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    207028000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           625.644301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               44453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.723582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   625.644301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.610981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.610981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          977                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.954102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             96742                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            96742                       # Number of data accesses

---------- End Simulation Statistics   ----------
