/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [6:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  reg [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  reg [4:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire [14:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [12:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [7:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_3z[6] ? 1'h1 : celloutsig_1_4z[1]);
  assign celloutsig_0_11z = ~((celloutsig_0_5z | celloutsig_0_1z) & celloutsig_0_9z[4]);
  assign celloutsig_0_33z = ~((celloutsig_0_21z | celloutsig_0_27z) & celloutsig_0_28z);
  assign celloutsig_0_46z = celloutsig_0_28z | celloutsig_0_38z[2];
  assign celloutsig_1_12z = celloutsig_1_10z[4] | celloutsig_1_3z[6];
  assign celloutsig_1_18z = celloutsig_1_0z[8] | celloutsig_1_8z;
  assign celloutsig_1_1z = ~(in_data[145] ^ in_data[172]);
  assign celloutsig_1_7z = ~(in_data[183] ^ celloutsig_1_6z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z ^ celloutsig_1_3z[7]);
  assign celloutsig_0_1z = ~(in_data[40] ^ celloutsig_0_0z[3]);
  assign celloutsig_0_80z = celloutsig_0_9z[2:0] + celloutsig_0_2z[4:2];
  assign celloutsig_1_0z = in_data[115:97] + in_data[142:124];
  assign celloutsig_1_10z = { in_data[170:169], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z } + { celloutsig_1_3z[4:1], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_13z = { in_data[26:21], celloutsig_0_5z } + celloutsig_0_2z[16:10];
  always_ff @(negedge clkin_data[160], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_37z[10:6];
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_6z[7:1];
  assign celloutsig_0_30z = celloutsig_0_2z[17:13] == { celloutsig_0_29z[3:0], celloutsig_0_5z };
  assign celloutsig_0_28z = celloutsig_0_16z[5:1] || { in_data[65:62], celloutsig_0_25z };
  assign celloutsig_0_5z = celloutsig_0_2z[17:15] < celloutsig_0_4z[3:1];
  assign celloutsig_0_79z = { celloutsig_0_48z[11:9], celloutsig_0_36z, celloutsig_0_25z } < { _00_[4:1], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[92:84] * in_data[48:40];
  assign celloutsig_0_4z = celloutsig_0_0z[4:0] * { in_data[94:92], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_1z ? in_data[162:159] : 4'h9;
  assign celloutsig_0_2z = celloutsig_0_0z[0] ? { in_data[75:68], celloutsig_0_1z, celloutsig_0_0z[8:1], 1'h1 } : { celloutsig_0_0z[8:1], celloutsig_0_0z[8:1], 1'h0, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z[7:4], celloutsig_1_1z, celloutsig_1_1z } != in_data[142:137];
  assign celloutsig_1_9z = { celloutsig_1_0z[8:4], celloutsig_1_4z } != { in_data[143], 1'h1, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, 1'h1 };
  assign celloutsig_0_25z = celloutsig_0_6z[5:0] != { celloutsig_0_9z[4:1], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_38z = - celloutsig_0_0z[5:1];
  assign celloutsig_0_3z = | in_data[35:28];
  assign celloutsig_0_44z = | celloutsig_0_2z[9:7];
  assign celloutsig_0_7z = | celloutsig_0_0z[6:2];
  assign celloutsig_0_8z = | { celloutsig_0_2z[13], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_8z = | { in_data[122:119], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_31z = | celloutsig_0_22z[3:0];
  assign celloutsig_0_10z = ^ celloutsig_0_6z[7:4];
  assign celloutsig_0_17z = ^ celloutsig_0_6z[4:2];
  assign celloutsig_0_19z = ^ { celloutsig_0_18z[3:2], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_21z = ^ { celloutsig_0_0z[7:0], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_27z = ^ { celloutsig_0_23z[5:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_34z = { celloutsig_0_12z[5:0], celloutsig_0_1z } >> _01_;
  assign celloutsig_0_37z = { celloutsig_0_2z[14:13], celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_34z } >> { celloutsig_0_12z[3:2], celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_27z };
  assign celloutsig_0_12z = { celloutsig_0_2z[6], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z } >> { celloutsig_0_2z[13:3], celloutsig_0_1z };
  assign celloutsig_0_48z = { celloutsig_0_16z, celloutsig_0_44z } << { celloutsig_0_21z, celloutsig_0_46z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_30z };
  assign celloutsig_0_9z = { in_data[43:38], celloutsig_0_8z } << { celloutsig_0_0z[6:1], celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_2z[16:13] << { celloutsig_0_6z[7:5], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_16z[6:2], celloutsig_0_1z } << { celloutsig_0_6z[4:1], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_23z = { in_data[36], celloutsig_0_6z, celloutsig_0_8z } << { _01_[5:0], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_22z[5:1] << celloutsig_0_13z[5:1];
  assign celloutsig_0_36z = { celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_11z } >> { celloutsig_0_13z[6:5], celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_21z };
  always_latch
    if (clkin_data[32]) celloutsig_0_35z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_35z = celloutsig_0_29z;
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_6z = { in_data[54:53], celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_3z = { celloutsig_1_0z[18:14], celloutsig_1_1z, celloutsig_1_1z, 1'h1 };
  always_latch
    if (!clkin_data[64]) celloutsig_0_16z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_12z[10:6], _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
