#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr  3 17:12:34 2024
# Process ID: 5812
# Current directory: E:/Verilog/Problema1_CV_PASSWORD_CHECK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13004 E:\Verilog\Problema1_CV_PASSWORD_CHECK\Problema1_CV_PASSWORD_CHECK.xpr
# Log file: E:/Verilog/Problema1_CV_PASSWORD_CHECK/vivado.log
# Journal file: E:/Verilog/Problema1_CV_PASSWORD_CHECK\vivado.jou
# Running On: DESKTOP-NHVLCUB, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 12825 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Verilog/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Verilog/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.996 ; gain = 266.965
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Verilog/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SIM_behav -key {Behavioral:sim_1:Functional:SIM} -tclbatch {SIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source SIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 156 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.910 ; gain = 9.691
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Verilog/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 156 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.785 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: Password_CHECKER
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Verilog/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.938 ; gain = 408.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Password_CHECKER' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_6b' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_6b' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_6b' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_6b' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v:23]
INFO: [Synth 8-6157] synthesizing module 'vowel_checker_struct' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vowel_checker_struct' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_consonants' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_consonants' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_vowels' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_vowels' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v:23]
INFO: [Synth 8-6157] synthesizing module 'demux' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v:23]
INFO: [Synth 8-6157] synthesizing module 'pass_check_fsm' [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v:23]
WARNING: [Synth 8-567] referenced signal 'counter' should be on the sensitivity list [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v:47]
INFO: [Synth 8-6155] done synthesizing module 'pass_check_fsm' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Password_CHECKER' (0#1) [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v:23]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v:36]
WARNING: [Synth 8-7129] Port reset in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[7] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[6] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[5] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[4] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[3] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[2] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[1] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[0] in module pass_check_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel in module demux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.410 ; gain = 486.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.410 ; gain = 486.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.410 ; gain = 486.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2040.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2117.586 ; gain = 563.449
20 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2117.586 ; gain = 922.801
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 156 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.789 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 216 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2137.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 176 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.305 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 166 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2138.305 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 166 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 74
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.305 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 176 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 76
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 266 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 266 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 266 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 236 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 90
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.352 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 266 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2147.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/Password_CHECKER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Password_CHECKER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_consonants.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_consonants
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/ram_vowels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_vowels
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sources_1/new/vowel_checker_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 268 ns : File "E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.srcs/sim_1/new/SIM.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.434 ; gain = 0.000
save_wave_config {E:/Verilog/Problema1_CV_PASSWORD_CHECK/SIM_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/Verilog/Problema1_CV_PASSWORD_CHECK/SIM_behav.wcfg
set_property xsim.view E:/Verilog/Problema1_CV_PASSWORD_CHECK/SIM_behav.wcfg [get_filesets sim_1]
archive_project E:/Verilog/Problema1_CV_PASSWORD_CHECK.xpr.zip -temp_dir E:/Verilog/Problema1_CV_PASSWORD_CHECK/.Xil/Vivado-5812-DESKTOP-NHVLCUB -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/.Xil/Vivado-5812-DESKTOP-NHVLCUB' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/Problema1_CV_PASSWORD_CHECK.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'E:/Verilog/Problema1_CV_PASSWORD_CHECK/.Xil/Vivado-5812-DESKTOP-NHVLCUB/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
