###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       199716   # Number of WRITE/WRITEP commands
num_reads_done                 =      1842004   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1489004   # Number of read row buffer hits
num_read_cmds                  =      1841998   # Number of READ/READP commands
num_writes_done                =       199739   # Number of read requests issued
num_write_row_hits             =       136617   # Number of write row buffer hits
num_act_cmds                   =       419604   # Number of ACT commands
num_pre_cmds                   =       419574   # Number of PRE commands
num_ondemand_pres              =       392105   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645759   # Cyles of rank active rank.0
rank_active_cycles.1           =      9635976   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354241   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       364024   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1916735   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        54295   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16802   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11297   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10009   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6727   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4611   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3372   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2372   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1795   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13836   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           58   # Write cmd latency (cycles)
write_latency[40-59]           =           78   # Write cmd latency (cycles)
write_latency[60-79]           =          126   # Write cmd latency (cycles)
write_latency[80-99]           =          242   # Write cmd latency (cycles)
write_latency[100-119]         =          413   # Write cmd latency (cycles)
write_latency[120-139]         =          570   # Write cmd latency (cycles)
write_latency[140-159]         =          773   # Write cmd latency (cycles)
write_latency[160-179]         =         1017   # Write cmd latency (cycles)
write_latency[180-199]         =         1242   # Write cmd latency (cycles)
write_latency[200-]            =       195185   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       394315   # Read request latency (cycles)
read_latency[40-59]            =       169163   # Read request latency (cycles)
read_latency[60-79]            =       175634   # Read request latency (cycles)
read_latency[80-99]            =       113959   # Read request latency (cycles)
read_latency[100-119]          =        93005   # Read request latency (cycles)
read_latency[120-139]          =        82615   # Read request latency (cycles)
read_latency[140-159]          =        67412   # Read request latency (cycles)
read_latency[160-179]          =        57493   # Read request latency (cycles)
read_latency[180-199]          =        50001   # Read request latency (cycles)
read_latency[200-]             =       638395   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.96982e+08   # Write energy
read_energy                    =  7.42694e+09   # Read energy
act_energy                     =  1.14804e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70036e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.74732e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01895e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01285e+09   # Active standby energy rank.1
average_read_latency           =      269.019   # Average read request latency (cycles)
average_interarrival           =      4.89751   # Average request interarrival latency (cycles)
total_energy                   =  2.26532e+10   # Total energy (pJ)
average_power                  =      2265.32   # Average power (mW)
average_bandwidth              =      17.4229   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       207341   # Number of WRITE/WRITEP commands
num_reads_done                 =      1960143   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1591418   # Number of read row buffer hits
num_read_cmds                  =      1960142   # Number of READ/READP commands
num_writes_done                =       207355   # Number of read requests issued
num_write_row_hits             =       142289   # Number of write row buffer hits
num_act_cmds                   =       438005   # Number of ACT commands
num_pre_cmds                   =       437976   # Number of PRE commands
num_ondemand_pres              =       409831   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645655   # Cyles of rank active rank.0
rank_active_cycles.1           =      9641792   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354345   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       358208   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2045973   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53606   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15884   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11091   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9840   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6226   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4267   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3226   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2209   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13506   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           32   # Write cmd latency (cycles)
write_latency[40-59]           =           35   # Write cmd latency (cycles)
write_latency[60-79]           =           80   # Write cmd latency (cycles)
write_latency[80-99]           =          176   # Write cmd latency (cycles)
write_latency[100-119]         =          273   # Write cmd latency (cycles)
write_latency[120-139]         =          432   # Write cmd latency (cycles)
write_latency[140-159]         =          650   # Write cmd latency (cycles)
write_latency[160-179]         =          749   # Write cmd latency (cycles)
write_latency[180-199]         =          938   # Write cmd latency (cycles)
write_latency[200-]            =       203971   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       363875   # Read request latency (cycles)
read_latency[40-59]            =       165799   # Read request latency (cycles)
read_latency[60-79]            =       166713   # Read request latency (cycles)
read_latency[80-99]            =       115059   # Read request latency (cycles)
read_latency[100-119]          =        95090   # Read request latency (cycles)
read_latency[120-139]          =        83656   # Read request latency (cycles)
read_latency[140-159]          =        70178   # Read request latency (cycles)
read_latency[160-179]          =        61484   # Read request latency (cycles)
read_latency[180-199]          =        54374   # Read request latency (cycles)
read_latency[200-]             =       783908   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.03505e+09   # Write energy
read_energy                    =  7.90329e+09   # Read energy
act_energy                     =  1.19838e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70086e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7194e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01889e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01648e+09   # Active standby energy rank.1
average_read_latency           =      307.393   # Average read request latency (cycles)
average_interarrival           =      4.61341   # Average request interarrival latency (cycles)
total_energy                   =  2.32188e+10   # Total energy (pJ)
average_power                  =      2321.88   # Average power (mW)
average_bandwidth              =       18.496   # Average bandwidth
