library IEEE;

use IEEE.STD_LOGIC_1164.all;	

use IEEE.STD_LOGIC_ARITH.all;			 

use ieee.std_logic_unsigned.ALL;



entity disp is

	 port(

		 a : in std_logic_vector(3 downto 0);

		 b : out std_logic_vector(6 downto 0)

	     );

end disp;



--}} End of automatically maintained section



architecture display of disp is		  

--signal d : unsigned(6 downto 0);



begin						

p: process(a)

    begin

	case a is

		when "0000" => b<="1000000"	 ;

		when "0001" => b<="1111001";

		when "0010" => b<="0100100";

		when "0011" => b<="0110000";

		when "0100" => b<="0011001";

		when "0101" => b<="0010010";

		when "0110" => b<="0000010";

		when "0111" => b<="1111000";

		when "1000" => b<="0000000";

		when "1001" => b<="0010000";	 

		when others => b<="0111111";

	end case; 

	end process;

end display;