verilog xil_defaultlib --include "../../../../zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ipshared/5912/aximem_ip.srcs/sources_1/imports/zynq_aximem/s_axi_lite_mem.v" \
"../../../bd/design_1/ip/design_1_s_axi_lite_mem_0_0/sim/design_1_s_axi_lite_mem_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
