Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat May 21 11:47:47 2022
| Host         : ALIENWARE-M15-UDRC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------------------------+------------+
| Rule    | Severity | Description                                    | Violations |
+---------+----------+------------------------------------------------+------------+
| CLKC-22 | Advisory | MMCME4 with ZHOLD does not drive sequential IO | 1          |
+---------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CLKC-22#1 Advisory
MMCME4 with ZHOLD does not drive sequential IO  
The MMCME4 cell U0_clocks/mmcm_adv_inst has COMPENSATION value ZHOLD, but CLKOUT0 output does not drive any sequential IO cells. It is recommended to use the MMCM without a feedback buffer and set COMPENSATION to INTERNAL.
Related violations: <none>


