Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Mar 29 06:09:56 2018
| Host         : acme1 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: test_low_freq_marion2018_up_snap_adc/frame_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.581        0.000                      0                34184        0.040        0.000                      0                34184        0.182        0.000                       0                 22419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
adc_clk          {0.000 1.000}        2.000           500.000         
  bufg_i_0       {0.000 1.000}        2.000           500.000         
  bufg_i_1       {0.000 4.000}        8.000           125.000         
  bufg_i_2       {0.000 2.000}        4.000           250.000         
  bufg_i_3       {1.000 3.000}        4.000           250.000         
  bufg_i_4       {2.000 4.000}        4.000           250.000         
  bufg_i_5       {3.000 5.000}        4.000           250.000         
  mmcm_clkfbout  {0.000 4.000}        8.000           125.000         
sys_clk_p_CLK    {0.000 2.500}        5.000           200.000         
  clk_200_dcm    {0.000 2.500}        5.000           200.000         
  clk_fb         {0.000 2.500}        5.000           200.000         
  sys_clk0_dcm   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                            0.182        0.000                       0                     1  
  bufg_i_0                                                                                                                                                         0.591        0.000                       0                    50  
  bufg_i_2             0.581        0.000                      0                29383        0.040        0.000                      0                29383        1.232        0.000                       0                 19547  
  mmcm_clkfbout                                                                                                                                                    6.929        0.000                       0                     2  
sys_clk_p_CLK                                                                                                                                                      1.100        0.000                       0                     1  
  clk_200_dcm                                                                                                                                                      0.264        0.000                       0                     5  
  clk_fb                                                                                                                                                           3.929        0.000                       0                     2  
  sys_clk0_dcm         4.102        0.000                      0                 4801        0.068        0.000                      0                 4801        4.358        0.000                       0                  2811  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { adc16_clk_line_p[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.000       98.000     MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bufg_i_0
  To Clock:  bufg_i_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufg_i_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    test_low_freq_marion2018_up_snap_adc/bufg_gen[0].inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y134    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_a_inst/iserdes_m_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y134    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_a_inst/iserdes_m_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y146    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_m_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y146    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_m_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y144    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_a_inst/iserdes_m_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y144    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_a_inst/iserdes_m_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y140    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_m_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y140    test_low_freq_marion2018_up_snap_adc/ADC[0].adc_unit_inst/ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_m_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  bufg_i_2
  To Clock:  bufg_i_2

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.669ns (33.237%)  route 1.344ns (66.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.290     4.900    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.622     5.522 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.914     6.436    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[7]
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.047     6.483 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=11, routed)          0.430     6.913    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/douta[7]
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.195     8.487    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/adc0_clk
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/CLK
                         clock pessimism              0.404     8.891    
                         clock uncertainty           -0.063     8.828    
    DSP48_X5Y49          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -1.335     7.493    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.669ns (33.237%)  route 1.344ns (66.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.290     4.900    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.622     5.522 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.914     6.436    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[7]
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.047     6.483 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=11, routed)          0.430     6.913    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/douta[7]
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.195     8.487    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/adc0_clk
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/CLK
                         clock pessimism              0.404     8.891    
                         clock uncertainty           -0.063     8.828    
    DSP48_X5Y49          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -1.335     7.493    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.669ns (33.287%)  route 1.341ns (66.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.290     4.900    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.622     5.522 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.914     6.436    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[7]
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.047     6.483 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=11, routed)          0.427     6.910    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/douta[7]
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.195     8.487    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/adc0_clk
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/CLK
                         clock pessimism              0.404     8.891    
                         clock uncertainty           -0.063     8.828    
    DSP48_X5Y49          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -1.335     7.493    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.669ns (33.315%)  route 1.339ns (66.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.290     4.900    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.622     5.522 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.914     6.436    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[7]
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.047     6.483 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=11, routed)          0.425     6.908    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/douta[7]
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.195     8.487    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/adc0_clk
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/CLK
                         clock pessimism              0.404     8.891    
                         clock uncertainty           -0.063     8.828    
    DSP48_X5Y49          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -1.335     7.493    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/op_mem_65_20_reg[1]/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.665ns (32.018%)  route 1.412ns (67.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 8.672 - 4.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.478     5.088    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.622     5.710 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.810     6.520    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[6]
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.043     6.563 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.602     7.165    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/douta[6]
    DSP48_X0Y38          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/op_mem_65_20_reg[1]/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.380     8.672    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/adc0_clk
    DSP48_X0Y38          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/op_mem_65_20_reg[1]/CLK
                         clock pessimism              0.406     9.078    
                         clock uncertainty           -0.063     9.015    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -1.244     7.771    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/op_mem_65_20_reg[1]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.669ns (33.893%)  route 1.305ns (66.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.290     4.900    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.622     5.522 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.914     6.436    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[7]
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.047     6.483 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=11, routed)          0.391     6.874    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/douta[7]
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.195     8.487    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/adc0_clk
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/CLK
                         clock pessimism              0.404     8.891    
                         clock uncertainty           -0.063     8.828    
    DSP48_X5Y49          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -1.335     7.493    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.669ns (33.893%)  route 1.305ns (66.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 8.487 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.290     4.900    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.622     5.522 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.914     6.436    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[7]
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.047     6.483 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_first_tap/delay_bram/ram/comp9.core_instance9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=11, routed)          0.391     6.874    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/douta[7]
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.195     8.487    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/adc0_clk
    DSP48_X5Y49          DSP48E1                                      r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/CLK
                         clock pessimism              0.404     8.891    
                         clock uncertainty           -0.063     8.828    
    DSP48_X5Y49          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -1.335     7.493    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_m_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/q_d0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.468ns (15.760%)  route 2.502ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 8.613 - 4.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.673     5.283    test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/adc16_ctrl_reg_reg[20]
    ILOGIC_X1Y18         ISERDESE2                                    r  test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_m_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     5.751 r  test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_m_inst/Q2
                         net (fo=2, routed)           2.502     8.253    test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/iserdes_q_1
    SLICE_X97Y91         FDCE                                         r  test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/q_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.321     8.613    test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/adc16_ctrl_reg_reg[20]
    SLICE_X97Y91         FDCE                                         r  test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/q_d0_reg[6]/C
                         clock pessimism              0.333     8.946    
                         clock uncertainty           -0.063     8.884    
    SLICE_X97Y91         FDCE (Setup_fdce_C_D)       -0.008     8.876    test_low_freq_marion2018_up_snap_adc/ADC[2].adc_unit_inst/ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst/q_d0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.259ns (8.831%)  route 2.674ns (91.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 8.431 - 4.000 ) 
    Source Clock Delay      (SCD):    4.838ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.228     4.838    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/adc0_clk
    SLICE_X76Y109        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE (Prop_fdre_C_Q)         0.259     5.097 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=86, routed)          2.674     7.771    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X19Y128        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.139     8.431    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y128        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.331     8.762    
                         clock uncertainty           -0.063     8.700    
    SLICE_X19Y128        FDRE (Setup_fdre_C_R)       -0.304     8.396    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (bufg_i_2 rise@4.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.259ns (8.831%)  route 2.674ns (91.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 8.431 - 4.000 ) 
    Source Clock Delay      (SCD):    4.838ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           1.081     2.004    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.081 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.436     3.517    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.228     4.838    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/adc0_clk
    SLICE_X76Y109        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE (Prop_fdre_C_Q)         0.259     5.097 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=86, routed)          2.674     7.771    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X19Y128        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     4.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.986     5.807    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.880 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.329     7.209    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.292 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       1.139     8.431    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y128        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.331     8.762    
                         clock uncertainty           -0.063     8.700    
    SLICE_X19Y128        FDRE (Setup_fdre_C_R)       -0.304     8.396    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_coeffs/counter/comp13.core_instance13/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/pipe_16_22_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.219ns (58.485%)  route 0.155ns (41.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.544     2.086    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/adc0_clk
    SLICE_X53Y100        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/pipe_16_22_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.100     2.186 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/pipe_16_22_reg[1][16]/Q
                         net (fo=2, routed)           0.155     2.341    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.460 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.460    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
    SLICE_X52Y99         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.815     2.556    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y99         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism             -0.207     2.349    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.071     2.420    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/ddin/op_mem_20_24_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/bram0/comp6.core_instance6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.880%)  route 0.151ns (60.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.589     2.131    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/ddin/adc0_clk
    SLICE_X60Y66         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/ddin/op_mem_20_24_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.100     2.231 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/ddin/op_mem_20_24_reg[0][23]/Q
                         net (fo=1, routed)           0.151     2.382    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/bram0/comp6.core_instance6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[23]
    RAMB18_X3Y26         RAMB18E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/bram0/comp6.core_instance6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.836     2.577    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/bram0/comp6.core_instance6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/bram0/comp6.core_instance6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.404     2.173    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     2.328    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/bram0/comp6.core_instance6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/pipe_16_22_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.233ns (59.981%)  route 0.155ns (40.019%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.544     2.086    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/adc0_clk
    SLICE_X53Y100        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/pipe_16_22_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.100     2.186 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux1/pipe_16_22_reg[1][16]/Q
                         net (fo=2, routed)           0.155     2.341    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     2.474 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.474    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X52Y99         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.815     2.556    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y99         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.207     2.349    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.071     2.420    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub/addsub1/op_mem_91_20_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/pipe_16_22_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.130ns (32.742%)  route 0.267ns (67.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.550     2.092    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub/addsub1/adc0_clk
    SLICE_X47Y100        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub/addsub1/op_mem_91_20_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.100     2.192 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub/addsub1/op_mem_91_20_reg[0][13]/Q
                         net (fo=3, routed)           0.267     2.459    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/din[13]
    SLICE_X47Y96         LUT3 (Prop_lut3_I1_O)        0.030     2.489 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/pipe_16_22[0][14]_i_1/O
                         net (fo=1, routed)           0.000     2.489    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/pipe_16_22[0][14]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/pipe_16_22_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.820     2.561    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/adc0_clk
    SLICE_X47Y96         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/pipe_16_22_reg[0][14]/C
                         clock pessimism             -0.207     2.354    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.075     2.429    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux2/pipe_16_22_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux3/pipe_16_22_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.177ns (54.818%)  route 0.146ns (45.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.593     2.135    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux3/adc0_clk
    SLICE_X56Y96         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux3/pipe_16_22_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.100     2.235 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux3/pipe_16_22_reg[1][18]/Q
                         net (fo=2, routed)           0.146     2.381    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[19]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.458 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.458    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X55Y94         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.812     2.553    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y94         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.227     2.326    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.071     2.397    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert/adder/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add/addsub1/op_mem_91_20_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/pipe_16_22_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.550     2.092    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add/addsub1/adc0_clk
    SLICE_X45Y101        FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add/addsub1/op_mem_91_20_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.192 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add/addsub1/op_mem_91_20_reg[0][16]/Q
                         net (fo=3, routed)           0.262     2.454    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/din[16]
    SLICE_X43Y99         LUT3 (Prop_lut3_I1_O)        0.028     2.482 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/pipe_16_22[0][17]_i_1/O
                         net (fo=1, routed)           0.000     2.482    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/unregy_join_6_1[17]
    SLICE_X43Y99         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/pipe_16_22_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.822     2.563    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/adc0_clk
    SLICE_X43Y99         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/pipe_16_22_reg[0][17]/C
                         clock pessimism             -0.207     2.356    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.060     2.416    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/mux0/pipe_16_22_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux0/pipe_16_22_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_27_27/SP/I
                            (rising edge-triggered cell RAMD32 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (58.091%)  route 0.066ns (41.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.600     2.142    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux0/adc0_clk
    SLICE_X77Y58         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux0/pipe_16_22_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y58         FDRE (Prop_fdre_C_Q)         0.091     2.233 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux0/pipe_16_22_reg[1][9]/Q
                         net (fo=3, routed)           0.066     2.299    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_27_27/D
    SLICE_X76Y58         RAMD32                                       r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.819     2.560    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_27_27/WCLK
    SLICE_X76Y58         RAMD32                                       r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_27_27/SP/CLK
                         clock pessimism             -0.407     2.153    
    SLICE_X76Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.232    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_27_27/SP
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/pipe_16_22_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_1_1/DP/I
                            (rising edge-triggered cell RAMD32 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.158%)  route 0.060ns (39.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.601     2.143    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/adc0_clk
    SLICE_X77Y54         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/pipe_16_22_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y54         FDRE (Prop_fdre_C_Q)         0.091     2.234 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/pipe_16_22_reg[1][1]/Q
                         net (fo=3, routed)           0.060     2.294    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_1_1/D
    SLICE_X76Y54         RAMD32                                       r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_1_1/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.820     2.561    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_1_1/WCLK
    SLICE_X76Y54         RAMD32                                       r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_1_1/DP/CLK
                         clock pessimism             -0.407     2.154    
    SLICE_X76Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.226    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/pipe_16_22_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMD32 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.091ns (57.441%)  route 0.067ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.600     2.142    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/adc0_clk
    SLICE_X75Y57         FDRE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/pipe_16_22_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.091     2.233 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/outmux/mux1/pipe_16_22_reg[1][9]/Q
                         net (fo=3, routed)           0.067     2.300    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_9_9/D
    SLICE_X74Y57         RAMD32                                       r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.819     2.560    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_9_9/WCLK
    SLICE_X74Y57         RAMD32                                       r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism             -0.407     2.153    
    SLICE_X74Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.232    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/working_values/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/ddin/op_mem_20_24_reg[0][25]/C
                            (rising edge-triggered cell FDSE clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/bram0/comp2.core_instance2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by bufg_i_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             bufg_i_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufg_i_2 rise@0.000ns - bufg_i_2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.557%)  route 0.139ns (60.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.503     0.909    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.959 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557     1.516    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.542 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.597     2.139    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/ddin/adc0_clk
    SLICE_X48Y93         FDSE                                         r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/ddin/op_mem_20_24_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDSE (Prop_fdse_C_Q)         0.091     2.230 r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/ddin/op_mem_20_24_reg[0][25]/Q
                         net (fo=1, routed)           0.139     2.369    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/bram0/comp2.core_instance2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB18_X2Y37         RAMB18E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/bram0/comp2.core_instance2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock bufg_i_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  adc16_clk_line_p[0] (IN)
                         net (fo=0)                   0.000     0.000    test_low_freq_marion2018_up_snap_adc/adc16_clk_line_p[0]
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  test_low_freq_marion2018_up_snap_adc/ibufds_clk[0].line_clk_inst/O
                         net (fo=1, routed)           0.553     1.040    test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.093 r  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618     1.711    test_low_freq_marion2018_up_snap_adc/bufg_i_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.741 r  test_low_freq_marion2018_up_snap_adc/bufg_gen[2].inst/O
                         net (fo=19545, routed)       0.845     2.586    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/bram0/comp2.core_instance2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/bram0/comp2.core_instance2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.404     2.182    
    RAMB18_X2Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.119     2.301    test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/bram0/comp2.core_instance2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufg_i_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB18_X5Y30     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_unscrambler/reorder/current_map/bram0/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB18_X5Y30     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_unscrambler/reorder/current_map/bram0/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y22     adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y19     adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y20     adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y26     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in1_coeffs/rom1/comp12.core_instance12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y26     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in1_coeffs/rom1/comp12.core_instance12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y25     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in1_coeffs/rom1/comp12.core_instance12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y25     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in1_coeffs/rom1/comp12.core_instance12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y28     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in1_coeffs/rom1/comp12.core_instance12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_14_14/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_15_15/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_16_16/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y70     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y79     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_17_17/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y79     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X54Y65     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X50Y67     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_8_8/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X50Y67     test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_8_8/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfbout
  To Clock:  mmcm_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p_CLK
  To Clock:  sys_clk_p_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_dcm
  To Clock:  clk_200_dcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_dcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  snap_infrastructure_inst/idelayctrl_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0_1/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16   snap_infrastructure_inst/bufg_sysclk[0]/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  snap_infrastructure_inst/idelayctrl_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0_1/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { snap_infrastructure_inst/MMCM_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_dcm
  To Clock:  sys_clk0_dcm

Setup :            0  Failing Endpoints,  Worst Slack        4.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 snap_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.373ns (6.733%)  route 5.167ns (93.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 14.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.275     5.017    snap_infrastructure_inst/O[0]
    SLICE_X95Y118        FDRE                                         r  snap_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y118        FDRE (Prop_fdre_C_Q)         0.204     5.221 f  snap_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=33, routed)          1.374     6.595    snap_infrastructure_inst/sys_rst_reg_z
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.126     6.721 f  snap_infrastructure_inst/wbs_active[20]_i_1/O
                         net (fo=104, routed)         1.472     8.193    wbs_arbiter_inst/wb_rst_i
    SLICE_X96Y112        LUT6 (Prop_lut6_I4_O)        0.043     8.236 r  wbs_arbiter_inst/adc16_adc3wire_reg[15]_i_1/O
                         net (fo=14, routed)          2.321    10.557    wb_adc16_controller/wb_ack_reg_0[1]
    SLICE_X20Y133        FDRE                                         r  wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.146    14.573    wb_adc16_controller/O[0]
    SLICE_X20Y133        FDRE                                         r  wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.328    14.901    
                         clock uncertainty           -0.064    14.838    
    SLICE_X20Y133        FDRE (Setup_fdre_C_CE)      -0.178    14.660    wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 snap_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.373ns (6.733%)  route 5.167ns (93.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 14.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.275     5.017    snap_infrastructure_inst/O[0]
    SLICE_X95Y118        FDRE                                         r  snap_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y118        FDRE (Prop_fdre_C_Q)         0.204     5.221 f  snap_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=33, routed)          1.374     6.595    snap_infrastructure_inst/sys_rst_reg_z
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.126     6.721 f  snap_infrastructure_inst/wbs_active[20]_i_1/O
                         net (fo=104, routed)         1.472     8.193    wbs_arbiter_inst/wb_rst_i
    SLICE_X96Y112        LUT6 (Prop_lut6_I4_O)        0.043     8.236 r  wbs_arbiter_inst/adc16_adc3wire_reg[15]_i_1/O
                         net (fo=14, routed)          2.321    10.557    wb_adc16_controller/wb_ack_reg_0[1]
    SLICE_X20Y133        FDRE                                         r  wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.146    14.573    wb_adc16_controller/O[0]
    SLICE_X20Y133        FDRE                                         r  wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_2/C
                         clock pessimism              0.328    14.901    
                         clock uncertainty           -0.064    14.838    
    SLICE_X20Y133        FDRE (Setup_fdre_C_CE)      -0.178    14.660    wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 snap_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.373ns (6.733%)  route 5.167ns (93.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 14.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.275     5.017    snap_infrastructure_inst/O[0]
    SLICE_X95Y118        FDRE                                         r  snap_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y118        FDRE (Prop_fdre_C_Q)         0.204     5.221 f  snap_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=33, routed)          1.374     6.595    snap_infrastructure_inst/sys_rst_reg_z
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.126     6.721 f  snap_infrastructure_inst/wbs_active[20]_i_1/O
                         net (fo=104, routed)         1.472     8.193    wbs_arbiter_inst/wb_rst_i
    SLICE_X96Y112        LUT6 (Prop_lut6_I4_O)        0.043     8.236 r  wbs_arbiter_inst/adc16_adc3wire_reg[15]_i_1/O
                         net (fo=14, routed)          2.321    10.557    wb_adc16_controller/wb_ack_reg_0[1]
    SLICE_X20Y133        FDRE                                         r  wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.146    14.573    wb_adc16_controller/O[0]
    SLICE_X20Y133        FDRE                                         r  wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_3/C
                         clock pessimism              0.328    14.901    
                         clock uncertainty           -0.064    14.838    
    SLICE_X20Y133        FDRE (Setup_fdre_C_CE)      -0.178    14.660    wb_adc16_controller/adc16_adc3wire_reg_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 wbs_arbiter_inst/wbs_adr_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/xadc_inst/inst/DADDR[6]
                            (rising edge-triggered cell XADC clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.223ns (5.312%)  route 3.975ns (94.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.273     5.015    wbs_arbiter_inst/O[0]
    SLICE_X80Y115        FDRE                                         r  wbs_arbiter_inst/wbs_adr_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  wbs_arbiter_inst/wbs_adr_o_reg[8]/Q
                         net (fo=12, routed)          3.975     9.213    xadc_inst/xadc_inst/daddr_in[6]
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_inst/inst/DADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.071    14.498    xadc_inst/xadc_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_inst/inst/DCLK
                         clock pessimism              0.315    14.813    
                         clock uncertainty           -0.064    14.750    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[6])
                                                     -0.546    14.204    xadc_inst/xadc_inst/inst
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.726ns (14.696%)  route 4.214ns (85.304%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 14.577 - 10.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.273     5.015    wbs_arbiter_inst/O[0]
    SLICE_X81Y115        FDRE                                         r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/Q
                         net (fo=5, routed)           0.492     5.730    wbs_arbiter_inst/G0[17].wbs_sel_reg_reg
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.049     5.779 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17/O
                         net (fo=5, routed)           0.556     6.335    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17_n_0
    SLICE_X80Y115        LUT5 (Prop_lut5_I4_O)        0.136     6.471 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7/O
                         net (fo=7, routed)           0.473     6.944    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7_n_0
    SLICE_X79Y113        LUT6 (Prop_lut6_I0_O)        0.043     6.987 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_6/O
                         net (fo=71, routed)          2.012     8.999    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_6_n_0
    SLICE_X73Y100        LUT6 (Prop_lut6_I2_O)        0.043     9.042 r  wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg[6]_i_10/O
                         net (fo=1, routed)           0.000     9.042    wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg[6]_i_10_n_0
    SLICE_X73Y100        MUXF7 (Prop_muxf7_I1_O)      0.108     9.150 r  wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg_reg[6]_i_4/O
                         net (fo=1, routed)           0.681     9.831    wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg_reg[6]_i_4_n_0
    SLICE_X86Y100        LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.955    wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg[6]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.150    14.577    wbs_arbiter_inst/O[0]
    SLICE_X86Y100        FDRE                                         r  wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg_reg[6]/C
                         clock pessimism              0.401    14.978    
                         clock uncertainty           -0.064    14.915    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.065    14.980    wbs_arbiter_inst/G2[6].wbm_dat_o_r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.720ns (14.627%)  route 4.202ns (85.373%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.273     5.015    wbs_arbiter_inst/O[0]
    SLICE_X81Y115        FDRE                                         r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/Q
                         net (fo=5, routed)           0.492     5.730    wbs_arbiter_inst/G0[17].wbs_sel_reg_reg
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.049     5.779 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17/O
                         net (fo=5, routed)           0.556     6.335    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17_n_0
    SLICE_X80Y115        LUT5 (Prop_lut5_I4_O)        0.136     6.471 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7/O
                         net (fo=7, routed)           0.469     6.941    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I0_O)        0.043     6.984 r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_12/O
                         net (fo=132, routed)         1.590     8.573    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_12_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.043     8.616 r  wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg[11]_i_10/O
                         net (fo=1, routed)           0.000     8.616    wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg[11]_i_10_n_0
    SLICE_X68Y103        MUXF7 (Prop_muxf7_I1_O)      0.103     8.719 r  wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg_reg[11]_i_4/O
                         net (fo=1, routed)           1.095     9.815    wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg_reg[11]_i_4_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I4_O)        0.123     9.938 r  wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.938    wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg[11]_i_1_n_0
    SLICE_X90Y103        FDRE                                         r  wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.154    14.581    wbs_arbiter_inst/O[0]
    SLICE_X90Y103        FDRE                                         r  wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg_reg[11]/C
                         clock pessimism              0.401    14.982    
                         clock uncertainty           -0.064    14.919    
    SLICE_X90Y103        FDRE (Setup_fdre_C_D)        0.064    14.983    wbs_arbiter_inst/G2[11].wbm_dat_o_r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.725ns (14.940%)  route 4.128ns (85.060%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.273     5.015    wbs_arbiter_inst/O[0]
    SLICE_X81Y115        FDRE                                         r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/Q
                         net (fo=5, routed)           0.492     5.730    wbs_arbiter_inst/G0[17].wbs_sel_reg_reg
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.049     5.779 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17/O
                         net (fo=5, routed)           0.556     6.335    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17_n_0
    SLICE_X80Y115        LUT5 (Prop_lut5_I4_O)        0.136     6.471 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7/O
                         net (fo=7, routed)           0.469     6.941    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I0_O)        0.043     6.984 r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_12/O
                         net (fo=132, routed)         1.513     8.496    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_12_n_0
    SLICE_X69Y103        LUT6 (Prop_lut6_I4_O)        0.043     8.539 r  wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg[13]_i_9/O
                         net (fo=1, routed)           0.000     8.539    wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg[13]_i_9_n_0
    SLICE_X69Y103        MUXF7 (Prop_muxf7_I0_O)      0.107     8.646 r  wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg_reg[13]_i_4/O
                         net (fo=1, routed)           1.098     9.744    wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg_reg[13]_i_4_n_0
    SLICE_X93Y106        LUT5 (Prop_lut5_I4_O)        0.124     9.868 r  wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.868    wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg[13]_i_1_n_0
    SLICE_X93Y106        FDRE                                         r  wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.153    14.580    wbs_arbiter_inst/O[0]
    SLICE_X93Y106        FDRE                                         r  wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg_reg[13]/C
                         clock pessimism              0.401    14.981    
                         clock uncertainty           -0.064    14.918    
    SLICE_X93Y106        FDRE (Setup_fdre_C_D)        0.034    14.952    wbs_arbiter_inst/G2[13].wbm_dat_o_r_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.718ns (14.859%)  route 4.114ns (85.141%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 14.577 - 10.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.273     5.015    wbs_arbiter_inst/O[0]
    SLICE_X81Y115        FDRE                                         r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/Q
                         net (fo=5, routed)           0.492     5.730    wbs_arbiter_inst/G0[17].wbs_sel_reg_reg
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.049     5.779 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17/O
                         net (fo=5, routed)           0.556     6.335    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17_n_0
    SLICE_X80Y115        LUT5 (Prop_lut5_I4_O)        0.136     6.471 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7/O
                         net (fo=7, routed)           0.473     6.944    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7_n_0
    SLICE_X79Y113        LUT6 (Prop_lut6_I0_O)        0.043     6.987 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_6/O
                         net (fo=71, routed)          1.873     8.860    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_6_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     8.903 r  wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg[5]_i_9/O
                         net (fo=1, routed)           0.000     8.903    wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg[5]_i_9_n_0
    SLICE_X70Y101        MUXF7 (Prop_muxf7_I0_O)      0.101     9.004 r  wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.721     9.724    wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg_reg[5]_i_4_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I4_O)        0.123     9.847 r  wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.847    wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg[5]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.150    14.577    wbs_arbiter_inst/O[0]
    SLICE_X84Y101        FDRE                                         r  wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg_reg[5]/C
                         clock pessimism              0.401    14.978    
                         clock uncertainty           -0.064    14.915    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.034    14.949    wbs_arbiter_inst/G2[5].wbm_dat_o_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.720ns (14.973%)  route 4.089ns (85.027%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.273     5.015    wbs_arbiter_inst/O[0]
    SLICE_X81Y115        FDRE                                         r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/Q
                         net (fo=5, routed)           0.492     5.730    wbs_arbiter_inst/G0[17].wbs_sel_reg_reg
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.049     5.779 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17/O
                         net (fo=5, routed)           0.556     6.335    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17_n_0
    SLICE_X80Y115        LUT5 (Prop_lut5_I4_O)        0.136     6.471 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7/O
                         net (fo=7, routed)           0.472     6.943    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7_n_0
    SLICE_X79Y113        LUT6 (Prop_lut6_I0_O)        0.043     6.986 r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_11/O
                         net (fo=132, routed)         1.694     8.680    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_11_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I2_O)        0.043     8.723 r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_10/O
                         net (fo=1, routed)           0.000     8.723    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_10_n_0
    SLICE_X68Y100        MUXF7 (Prop_muxf7_I1_O)      0.103     8.826 r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg_reg[10]_i_4/O
                         net (fo=1, routed)           0.875     9.701    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg_reg[10]_i_4_n_0
    SLICE_X89Y101        LUT5 (Prop_lut5_I4_O)        0.123     9.824 r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.824    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.153    14.580    wbs_arbiter_inst/O[0]
    SLICE_X89Y101        FDRE                                         r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg_reg[10]/C
                         clock pessimism              0.401    14.981    
                         clock uncertainty           -0.064    14.918    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.034    14.952    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.725ns (14.988%)  route 4.112ns (85.012%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           1.081     1.893    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.970 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.679     3.649    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.742 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.273     5.015    wbs_arbiter_inst/O[0]
    SLICE_X81Y115        FDRE                                         r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  wbs_arbiter_inst/G0[17].wbs_sel_reg_reg[17]/Q
                         net (fo=5, routed)           0.492     5.730    wbs_arbiter_inst/G0[17].wbs_sel_reg_reg
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.049     5.779 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17/O
                         net (fo=5, routed)           0.556     6.335    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_17_n_0
    SLICE_X80Y115        LUT5 (Prop_lut5_I4_O)        0.136     6.471 r  wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7/O
                         net (fo=7, routed)           0.469     6.941    wbs_arbiter_inst/G1[2].wbs_adr_o_diff_reg[2]_i_7_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I0_O)        0.043     6.984 r  wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_12/O
                         net (fo=132, routed)         1.589     8.572    wbs_arbiter_inst/G2[10].wbm_dat_o_r_reg[10]_i_12_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I4_O)        0.043     8.615 r  wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg[12]_i_9/O
                         net (fo=1, routed)           0.000     8.615    wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg[12]_i_9_n_0
    SLICE_X69Y102        MUXF7 (Prop_muxf7_I0_O)      0.107     8.722 r  wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg_reg[12]_i_4/O
                         net (fo=1, routed)           1.006     9.728    wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg_reg[12]_i_4_n_0
    SLICE_X92Y104        LUT5 (Prop_lut5_I4_O)        0.124     9.852 r  wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.852    wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg[12]_i_1_n_0
    SLICE_X92Y104        FDRE                                         r  wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.986    11.721    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.550    13.344    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.427 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        1.154    14.581    wbs_arbiter_inst/O[0]
    SLICE_X92Y104        FDRE                                         r  wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg_reg[12]/C
                         clock pessimism              0.401    14.982    
                         clock uncertainty           -0.064    14.919    
    SLICE_X92Y104        FDRE (Setup_fdre_C_D)        0.064    14.983    wbs_arbiter_inst/G2[12].wbm_dat_o_r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 spi_wb_bridge_inst/wbm_dat_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/wbm_dat_i_r2_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.544     2.317    spi_wb_bridge_inst/O[0]
    SLICE_X69Y116        FDRE                                         r  spi_wb_bridge_inst/wbm_dat_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.100     2.417 r  spi_wb_bridge_inst/wbm_dat_o_reg[15]/Q
                         net (fo=1, routed)           0.134     2.551    wbs_arbiter_inst/wbm_dat_o_reg[31]_0[15]
    SLICE_X70Y116        SRL16E                                       r  wbs_arbiter_inst/wbm_dat_i_r2_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.741     2.708    wbs_arbiter_inst/O[0]
    SLICE_X70Y116        SRL16E                                       r  wbs_arbiter_inst/wbm_dat_i_r2_reg[15]_srl3/CLK
                         clock pessimism             -0.379     2.329    
    SLICE_X70Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.483    wbs_arbiter_inst/wbm_dat_i_r2_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 wbs_arbiter_inst/wbs_adr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.686%)  route 0.206ns (67.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.573     2.346    wbs_arbiter_inst/O[0]
    SLICE_X79Y113        FDRE                                         r  wbs_arbiter_inst/wbs_adr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.100     2.446 r  wbs_arbiter_inst/wbs_adr_o_reg[3]/Q
                         net (fo=60, routed)          0.206     2.652    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/wbs_adr_o_reg[12][1]
    RAMB36_X4Y22         RAMB36E1                                     r  test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.801     2.768    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/O[0]
    RAMB36_X4Y22         RAMB36E1                                     r  test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.379     2.389    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.572    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 spi_wb_bridge_inst/wbm_dat_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/wbm_dat_i_r2_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.544     2.317    spi_wb_bridge_inst/O[0]
    SLICE_X69Y116        FDRE                                         r  spi_wb_bridge_inst/wbm_dat_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.100     2.417 r  spi_wb_bridge_inst/wbm_dat_o_reg[9]/Q
                         net (fo=1, routed)           0.094     2.511    wbs_arbiter_inst/wbm_dat_o_reg[31]_0[9]
    SLICE_X70Y116        SRL16E                                       r  wbs_arbiter_inst/wbm_dat_i_r2_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.741     2.708    wbs_arbiter_inst/O[0]
    SLICE_X70Y116        SRL16E                                       r  wbs_arbiter_inst/wbm_dat_i_r2_reg[9]_srl3/CLK
                         clock pessimism             -0.379     2.329    
    SLICE_X70Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.427    wbs_arbiter_inst/wbm_dat_i_r2_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 wbs_arbiter_inst/wbs_adr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.118ns (20.980%)  route 0.444ns (79.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.575     2.348    wbs_arbiter_inst/O[0]
    SLICE_X78Y111        FDRE                                         r  wbs_arbiter_inst/wbs_adr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.118     2.466 r  wbs_arbiter_inst/wbs_adr_o_reg[10]/Q
                         net (fo=11, routed)          0.444     2.910    test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/Q[8]
    RAMB36_X4Y19         RAMB36E1                                     r  test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.879     2.846    test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/O[0]
    RAMB36_X4Y19         RAMB36E1                                     r  test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.202     2.644    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.827    test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 wb_adc16_controller/adc16_adc3wire_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wb_adc16_controller/wb_data_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.613     2.386    wb_adc16_controller/O[0]
    SLICE_X109Y107       FDRE                                         r  wb_adc16_controller/adc16_adc3wire_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.100     2.486 r  wb_adc16_controller/adc16_adc3wire_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.540    wb_adc16_controller/adc16_adc3wire_reg_reg_n_0_[3]
    SLICE_X108Y107       LUT6 (Prop_lut6_I4_O)        0.028     2.568 r  wb_adc16_controller/wb_data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.568    wb_adc16_controller/wb_data_out_reg[3]_i_1_n_0
    SLICE_X108Y107       FDRE                                         r  wb_adc16_controller/wb_data_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.813     2.780    wb_adc16_controller/O[0]
    SLICE_X108Y107       FDRE                                         r  wb_adc16_controller/wb_data_out_reg_reg[3]/C
                         clock pessimism             -0.383     2.397    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.087     2.484    wb_adc16_controller/wb_data_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.204ns (54.418%)  route 0.171ns (45.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.608     2.381    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/O[0]
    RAMB36_X6Y20         RAMB36E1                                     r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     2.585 r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/DOADO[6]
                         net (fo=1, routed)           0.171     2.756    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/readB_reg[6]
    SLICE_X100Y99        FDRE                                         r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.856     2.823    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/O[0]
    SLICE_X100Y99        FDRE                                         r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][6]/C
                         clock pessimism             -0.202     2.621    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.049     2.670    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.204ns (54.699%)  route 0.169ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.608     2.381    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/O[0]
    RAMB36_X6Y20         RAMB36E1                                     r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     2.585 r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/DOADO[4]
                         net (fo=1, routed)           0.169     2.754    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/readB_reg[4]
    SLICE_X100Y99        FDRE                                         r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.856     2.823    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/O[0]
    SLICE_X100Y99        FDRE                                         r  adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][4]/C
                         clock pessimism             -0.202     2.621    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.047     2.668    adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/shift_reg_out.shreg_out_b_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 wbs_arbiter_inst/wbs_dat_i_r_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/wbs_dat_i_r1_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (43.963%)  route 0.150ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.604     2.377    wbs_arbiter_inst/O[0]
    SLICE_X76Y99         FDRE                                         r  wbs_arbiter_inst/wbs_dat_i_r_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.118     2.495 r  wbs_arbiter_inst/wbs_dat_i_r_reg[133]/Q
                         net (fo=1, routed)           0.150     2.645    wbs_arbiter_inst/wbs_dat_i_r[133]
    SLICE_X75Y100        FDRE                                         r  wbs_arbiter_inst/wbs_dat_i_r1_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.751     2.718    wbs_arbiter_inst/O[0]
    SLICE_X75Y100        FDRE                                         r  wbs_arbiter_inst/wbs_dat_i_r1_reg[133]/C
                         clock pessimism             -0.202     2.516    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.038     2.554    wbs_arbiter_inst/wbs_dat_i_r1_reg[133]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 wbs_arbiter_inst/wbs_adr_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.397%)  route 0.219ns (68.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.573     2.346    wbs_arbiter_inst/O[0]
    SLICE_X79Y114        FDRE                                         r  wbs_arbiter_inst/wbs_adr_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.100     2.446 r  wbs_arbiter_inst/wbs_adr_o_reg[5]/Q
                         net (fo=16, routed)          0.219     2.664    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/wbs_adr_o_reg[12][3]
    RAMB36_X4Y22         RAMB36E1                                     r  test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.801     2.768    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/O[0]
    RAMB36_X4Y22         RAMB36E1                                     r  test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.379     2.389    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.572    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 wbs_arbiter_inst/wbs_adr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.341%)  route 0.219ns (68.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.503     0.939    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.989 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.747    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.573     2.346    wbs_arbiter_inst/O[0]
    SLICE_X79Y114        FDRE                                         r  wbs_arbiter_inst/wbs_adr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.100     2.446 r  wbs_arbiter_inst/wbs_adr_o_reg[4]/Q
                         net (fo=18, routed)          0.219     2.665    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/wbs_adr_o_reg[12][2]
    RAMB36_X4Y22         RAMB36E1                                     r  test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap_infrastructure_inst/sys_clk_p
    E10                  IBUFDS (Prop_ibufds_I_O)     0.509     0.509 r  snap_infrastructure_inst/ibufgds_sys_clk/O
                         net (fo=1, routed)           0.553     1.062    snap_infrastructure_inst/sys_clk_ds
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.115 r  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.822     1.937    snap_infrastructure_inst/sys_clk0_dcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.967 r  snap_infrastructure_inst/bufg_sysclk[3]/O
                         net (fo=2809, routed)        0.801     2.768    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/O[0]
    RAMB36_X4Y22         RAMB36E1                                     r  test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.379     2.389    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.572    test_low_freq_marion2018_up_a_real/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_dcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        xadc_inst/xadc_inst/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y22     adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y19     adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y20     adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X5Y17     test_low_freq_marion2018_up_a_imaginary/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X5Y18     test_low_freq_marion2018_up_a_imaginary/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X4Y17     test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X4Y19     test_low_freq_marion2018_up_a_pol0/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y19     test_low_freq_marion2018_up_a_pol1/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y22     test_low_freq_marion2018_up_a_pol1/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y4  snap_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y114    wbs_arbiter_inst/wbm_dat_i_r2_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y116    wbs_arbiter_inst/wbm_dat_i_r2_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X76Y113    wbs_arbiter_inst/wbm_adr_i_r1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X76Y113    wbs_arbiter_inst/wbm_adr_i_r1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y114    wbs_arbiter_inst/wbm_dat_i_r2_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X68Y115    wbs_arbiter_inst/wbm_dat_i_r2_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X68Y115    wbs_arbiter_inst/wbm_dat_i_r2_reg[17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X68Y115    wbs_arbiter_inst/wbm_dat_i_r2_reg[18]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X68Y115    wbs_arbiter_inst/wbm_dat_i_r2_reg[19]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y114    wbs_arbiter_inst/wbm_dat_i_r2_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X68Y115    wbs_arbiter_inst/wbm_dat_i_r2_reg[20]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X68Y115    wbs_arbiter_inst/wbm_dat_i_r2_reg[21]_srl3/CLK



