$comment
	File created using the following command:
		vcd file program_counter.msim.vcd -direction
$end
$date
	Sat Dec 19 14:10:52 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module program_counter_vhd_vec_tst $end
$var wire 1 ! aBus [7] $end
$var wire 1 " aBus [6] $end
$var wire 1 # aBus [5] $end
$var wire 1 $ aBus [4] $end
$var wire 1 % aBus [3] $end
$var wire 1 & aBus [2] $end
$var wire 1 ' aBus [1] $end
$var wire 1 ( aBus [0] $end
$var wire 1 ) clk $end
$var wire 1 * dBus [7] $end
$var wire 1 + dBus [6] $end
$var wire 1 , dBus [5] $end
$var wire 1 - dBus [4] $end
$var wire 1 . dBus [3] $end
$var wire 1 / dBus [2] $end
$var wire 1 0 dBus [1] $end
$var wire 1 1 dBus [0] $end
$var wire 1 2 en_A $end
$var wire 1 3 inc $end
$var wire 1 4 ld $end
$var wire 1 5 reset $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var wire 1 9 devoe $end
$var wire 1 : devclrn $end
$var wire 1 ; devpor $end
$var wire 1 < ww_devoe $end
$var wire 1 = ww_devclrn $end
$var wire 1 > ww_devpor $end
$var wire 1 ? ww_clk $end
$var wire 1 @ ww_en_A $end
$var wire 1 A ww_ld $end
$var wire 1 B ww_inc $end
$var wire 1 C ww_reset $end
$var wire 1 D ww_aBus [7] $end
$var wire 1 E ww_aBus [6] $end
$var wire 1 F ww_aBus [5] $end
$var wire 1 G ww_aBus [4] $end
$var wire 1 H ww_aBus [3] $end
$var wire 1 I ww_aBus [2] $end
$var wire 1 J ww_aBus [1] $end
$var wire 1 K ww_aBus [0] $end
$var wire 1 L ww_dBus [7] $end
$var wire 1 M ww_dBus [6] $end
$var wire 1 N ww_dBus [5] $end
$var wire 1 O ww_dBus [4] $end
$var wire 1 P ww_dBus [3] $end
$var wire 1 Q ww_dBus [2] $end
$var wire 1 R ww_dBus [1] $end
$var wire 1 S ww_dBus [0] $end
$var wire 1 T \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 U \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 V \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 W \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 X \aBus[0]~output_o\ $end
$var wire 1 Y \aBus[1]~output_o\ $end
$var wire 1 Z \aBus[2]~output_o\ $end
$var wire 1 [ \aBus[3]~output_o\ $end
$var wire 1 \ \aBus[4]~output_o\ $end
$var wire 1 ] \aBus[5]~output_o\ $end
$var wire 1 ^ \aBus[6]~output_o\ $end
$var wire 1 _ \aBus[7]~output_o\ $end
$var wire 1 ` \clk~input_o\ $end
$var wire 1 a \clk~inputclkctrl_outclk\ $end
$var wire 1 b \inc~input_o\ $end
$var wire 1 c \pcReg[0]~8_combout\ $end
$var wire 1 d \dBus[0]~input_o\ $end
$var wire 1 e \reset~input_o\ $end
$var wire 1 f \ld~input_o\ $end
$var wire 1 g \en_A~input_o\ $end
$var wire 1 h \pcReg[0]~9\ $end
$var wire 1 i \pcReg[1]~10_combout\ $end
$var wire 1 j \dBus[1]~input_o\ $end
$var wire 1 k \pcReg[1]~11\ $end
$var wire 1 l \pcReg[2]~12_combout\ $end
$var wire 1 m \dBus[2]~input_o\ $end
$var wire 1 n \pcReg[2]~13\ $end
$var wire 1 o \pcReg[3]~14_combout\ $end
$var wire 1 p \dBus[3]~input_o\ $end
$var wire 1 q \pcReg[3]~15\ $end
$var wire 1 r \pcReg[4]~16_combout\ $end
$var wire 1 s \dBus[4]~input_o\ $end
$var wire 1 t \pcReg[4]~17\ $end
$var wire 1 u \pcReg[5]~18_combout\ $end
$var wire 1 v \dBus[5]~input_o\ $end
$var wire 1 w \pcReg[5]~19\ $end
$var wire 1 x \pcReg[6]~20_combout\ $end
$var wire 1 y \dBus[6]~input_o\ $end
$var wire 1 z \pcReg[6]~21\ $end
$var wire 1 { \pcReg[7]~22_combout\ $end
$var wire 1 | \dBus[7]~input_o\ $end
$var wire 1 } pcReg [7] $end
$var wire 1 ~ pcReg [6] $end
$var wire 1 !! pcReg [5] $end
$var wire 1 "! pcReg [4] $end
$var wire 1 #! pcReg [3] $end
$var wire 1 $! pcReg [2] $end
$var wire 1 %! pcReg [1] $end
$var wire 1 &! pcReg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
12
13
04
05
06
17
x8
19
1:
1;
1<
1=
1>
0?
1@
0A
1B
0C
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
1c
1d
0e
0f
1g
0h
0i
1j
1k
0l
1m
0n
0o
1p
1q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
0*
0+
0,
0-
1.
1/
10
11
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
1Q
1R
1S
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1T
1U
1V
0W
0!
0"
0#
0$
0%
0&
0'
0(
$end
#50000
1)
1?
1`
1W
1a
1&!
0c
1h
1i
1X
1K
1(
#60000
14
1A
1f
#80000
15
1C
1e
#100000
0)
1-
0.
0/
00
01
0?
0S
0R
0Q
0P
1O
1s
0p
0m
0j
0d
0`
0W
0a
#120000
04
0A
0f
#150000
1)
1?
1`
1W
1a
0&!
1c
0h
0i
0X
0K
0(
#160000
05
0C
0e
#180000
14
1A
1f
#200000
0)
11
0?
1S
1d
0`
0W
0a
#240000
04
15
0A
1C
1e
0f
#250000
1)
1?
1`
1W
1a
#300000
0)
14
01
10
0?
1A
0S
1R
1j
0d
1f
0`
0W
0a
#320000
05
0C
0e
#350000
1)
1?
1`
1W
1a
1%!
1"!
1r
1i
1\
1Y
1G
1J
1'
1$
#360000
04
0A
0f
#400000
0)
15
11
0?
1C
1S
1d
1e
0`
0W
0a
#420000
14
1A
1f
#450000
1)
1?
1`
1W
1a
0%!
0"!
0r
0i
0\
0Y
0G
0J
0'
0$
#480000
04
05
0A
0C
0e
0f
#500000
0)
01
00
1/
0?
0S
0R
1Q
1m
0j
0d
0`
0W
0a
#540000
14
1A
1f
#550000
1)
1?
1`
1W
1a
1$!
1"!
1r
1l
1\
1Z
1G
1I
1&
1$
#560000
15
1C
1e
#600000
0)
04
11
0?
0A
1S
1d
0f
0`
0W
0a
#640000
05
0C
0e
#650000
1)
1?
1`
1W
1a
1&!
0c
1h
1i
1X
1K
1(
#660000
14
1A
1f
#700000
0)
01
10
0?
0S
1R
1j
0d
0`
0W
0a
#720000
04
15
0A
1C
1e
0f
#750000
1)
1?
1`
1W
1a
0&!
0$!
0"!
0r
0l
1c
0h
0i
0\
0Z
0X
0G
0I
0K
0(
0&
0$
#780000
14
1A
1f
#800000
0)
05
11
0?
0C
1S
1d
0e
0`
0W
0a
#840000
04
0A
0f
#850000
1)
1?
1`
1W
1a
1&!
0c
1h
1i
1X
1K
1(
#880000
15
1C
1e
#900000
0)
14
01
00
0/
1.
0?
1A
0S
0R
0Q
1P
1p
0m
0j
0d
1f
0`
0W
0a
#950000
1)
1?
1`
1W
1a
0&!
1c
0h
0i
0X
0K
0(
#960000
04
05
0A
0C
0e
0f
#1000000
