<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="flipflop_rs_ms.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="flipflop_rs_ms.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flipflop_rs_ms.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flipflop_rs_ms.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flipflop_rs_ms.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flipflop_rs_ms.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="flipflop_rs_ms.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flipflop_rs_ms.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="flipflop_rs_ms.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="flipflop_rs_ms.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="flipflop_rs_ms.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flipflop_rs_ms.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="flipflop_rs_ms.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flipflop_rs_ms.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flipflop_rs_ms.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="flipflop_rs_ms.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="flipflop_rs_ms.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="flipflop_rs_ms.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="flipflop_rs_ms.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flipflop_rs_ms.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="flipflop_rs_ms_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flipflop_rs_ms_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flipflop_rs_ms_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flipflop_rs_ms_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="flipflop_rs_ms_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flipflop_rs_ms_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flipflop_rs_ms_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="flipflop_rs_ms_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="flipflop_rs_ms_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flipflop_rs_ms_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flipflop_rs_ms_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="flipflop_rs_ms_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="flipflop_rs_ms_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="flipflop_rs_ms_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="flipflop_rs_ms_testbench_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="flipflop_rs_ms_testbench_isim_map.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="flipflop_rs_ms_testbench_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="flipflop_rs_ms_testbench_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flipflop_rs_ms_testbench_map.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flipflop_rs_ms_testbench_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="flipflop_rs_ms_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flipflop_rs_ms_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flipflop_rs_ms_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/flipflop_rs_ms_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/flipflop_rs_ms_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/flipflop_rs_ms_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/flipflop_rs_ms_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/flipflop_rs_ms_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/flipflop_rs_ms_timesim.vhd"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="rs_latch_clocked.vhi"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515543448" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1515543448">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1515543592" xil_pn:in_ck="8732427249504972115" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515543592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="flipflop_rs_ms.vhd"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench.vhd"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_clocked.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515543448" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5992287939748040460" xil_pn:start_ts="1515543448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515543448" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-542582098523417610" xil_pn:start_ts="1515543448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515543448" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4516862666666430625" xil_pn:start_ts="1515543448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515543592" xil_pn:in_ck="8732427249504972115" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1515543592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="flipflop_rs_ms.vhd"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench.vhd"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_clocked.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515543594" xil_pn:in_ck="8732427249504972115" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1035324722413624138" xil_pn:start_ts="1515543592">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515543450" xil_pn:in_ck="-8234119042599402707" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8958058747706596567" xil_pn:start_ts="1515543450">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1515542078" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542078" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6198349516696664192" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542078" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4516862666666430625" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542078" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542078" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2980041946411060286" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542078" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542078" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9098238784297495191" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542085" xil_pn:in_ck="-7921000674772008251" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-814016405957583248" xil_pn:start_ts="1515542078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="flipflop_rs_ms.lso"/>
      <outfile xil_pn:name="flipflop_rs_ms.ngc"/>
      <outfile xil_pn:name="flipflop_rs_ms.ngr"/>
      <outfile xil_pn:name="flipflop_rs_ms.prj"/>
      <outfile xil_pn:name="flipflop_rs_ms.stx"/>
      <outfile xil_pn:name="flipflop_rs_ms.syr"/>
      <outfile xil_pn:name="flipflop_rs_ms.xst"/>
      <outfile xil_pn:name="flipflop_rs_ms_vhdl.prj"/>
      <outfile xil_pn:name="flipflop_rs_ms_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1515542216" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="479947992580166323" xil_pn:start_ts="1515542216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515542220" xil_pn:in_ck="1595281077206844741" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7061031276937265324" xil_pn:start_ts="1515542216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="flipflop_rs_ms.bld"/>
      <outfile xil_pn:name="flipflop_rs_ms.ngd"/>
      <outfile xil_pn:name="flipflop_rs_ms_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515542223" xil_pn:in_ck="1595281077206844742" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1515542220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="flipflop_rs_ms.pcf"/>
      <outfile xil_pn:name="flipflop_rs_ms_map.map"/>
      <outfile xil_pn:name="flipflop_rs_ms_map.mrp"/>
      <outfile xil_pn:name="flipflop_rs_ms_map.ncd"/>
      <outfile xil_pn:name="flipflop_rs_ms_map.ngm"/>
      <outfile xil_pn:name="flipflop_rs_ms_map.xrpt"/>
      <outfile xil_pn:name="flipflop_rs_ms_summary.xml"/>
      <outfile xil_pn:name="flipflop_rs_ms_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1515542229" xil_pn:in_ck="-2295091272587475105" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1515542223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="flipflop_rs_ms.ncd"/>
      <outfile xil_pn:name="flipflop_rs_ms.pad"/>
      <outfile xil_pn:name="flipflop_rs_ms.par"/>
      <outfile xil_pn:name="flipflop_rs_ms.ptwx"/>
      <outfile xil_pn:name="flipflop_rs_ms.unroutes"/>
      <outfile xil_pn:name="flipflop_rs_ms.xpi"/>
      <outfile xil_pn:name="flipflop_rs_ms_pad.csv"/>
      <outfile xil_pn:name="flipflop_rs_ms_pad.txt"/>
      <outfile xil_pn:name="flipflop_rs_ms_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515542428" xil_pn:in_ck="1595281077206844610" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-7071006283151113535" xil_pn:start_ts="1515542425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/flipflop_rs_ms_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/flipflop_rs_ms_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/flipflop_rs_ms_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515542592" xil_pn:in_ck="-2672026475318983687" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1515542592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench.vhd"/>
      <outfile xil_pn:name="netgen/par/flipflop_rs_ms_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/flipflop_rs_ms_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515542598" xil_pn:in_ck="8073655135709661942" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-9063539636099515830" xil_pn:start_ts="1515542592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench_isim_par.exe"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515542599" xil_pn:in_ck="-8234119024663533503" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="3427257710459573351" xil_pn:start_ts="1515542598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1515542229" xil_pn:in_ck="1595281077206844610" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1515542227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="flipflop_rs_ms.twr"/>
      <outfile xil_pn:name="flipflop_rs_ms.twx"/>
    </transform>
    <transform xil_pn:end_ts="1515542500" xil_pn:in_ck="-2295091272587475105" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="6786119507034180903" xil_pn:start_ts="1515542498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/flipflop_rs_ms_map.nlf"/>
      <outfile xil_pn:name="netgen/map/flipflop_rs_ms_map.sdf"/>
      <outfile xil_pn:name="netgen/map/flipflop_rs_ms_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515542500" xil_pn:in_ck="-6246589649107811877" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1515542500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench.vhd"/>
      <outfile xil_pn:name="netgen/map/flipflop_rs_ms_map.sdf"/>
      <outfile xil_pn:name="netgen/map/flipflop_rs_ms_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515542507" xil_pn:in_ck="3897137345738085015" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="-9063539636099515830" xil_pn:start_ts="1515542500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench_isim_map.exe"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench_map.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515542507" xil_pn:in_ck="-8234119028540309252" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="-3197133981713000681" xil_pn:start_ts="1515542507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="flipflop_rs_ms_testbench_isim_map.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
