// Seed: 2609143591
module module_0 (
    input logic id_0,
    input logic id_1
);
  always @(posedge id_0 or negedge id_1) begin
    id_2 <= id_1 == "";
  end
  type_6(
      1 <= id_0, 1'b0, 1
  );
  logic id_3;
endmodule
