ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"mcu_cache.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c"
  25              		.section	.text.mcu_cache_enable,"ax",%progbits
  26              		.align	1
  27              		.global	mcu_cache_enable
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	mcu_cache_enable:
  33              	.LFB836:
   1:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** /**
   2:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   ******************************************************************************
   3:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * @file    mcu_cache.c
   4:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * @brief   Implementation of MCU cache-handling functions
   5:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   ******************************************************************************
   6:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * @attention
   7:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   *
   8:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * Copyright (c) 2024 STMicroelectronics.
   9:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * All rights reserved.
  10:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   *
  11:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * This software is licensed under terms that can be found in the LICENSE file
  12:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * in the root directory of this software component.
  13:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  14:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   *
  15:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   ******************************************************************************
  16:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   */
  17:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  18:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** #include "mcu_cache.h"
  19:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  20:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_enable(void)
  21:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
  34              		.loc 1 21 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 2


  22:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   SCB_EnableDCache();
  38              		.loc 1 22 3 view .LVU1
  39              	.LBB204:
  40              	.LBI204:
  41              		.file 2 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h"
   1:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /******************************************************************************
   2:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @file     cachel1_armv7.h
   3:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @brief    CMSIS Level 1 Cache API for Armv7-M and later
   4:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @version  V1.0.3
   5:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @date     17. March 2023
   6:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  ******************************************************************************/
   7:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /*
   8:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
   9:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  10:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  12:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * not use this file except in compliance with the License.
  14:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * You may obtain a copy of the License at
  15:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  16:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  18:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * See the License for the specific language governing permissions and
  22:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * limitations under the License.
  23:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  24:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  25:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #if   defined ( __ICCARM__ )
  26:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #elif defined (__clang__)
  28:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma clang system_header    /* treat file as system include file */
  29:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  30:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  31:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef ARM_CACHEL1_ARMV7_H
  32:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define ARM_CACHEL1_ARMV7_H
  33:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  34:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  35:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \ingroup  CMSIS_Core_FunctionInterface
  36:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
  37:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief    Functions that configure Instruction and Data cache.
  38:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   @{
  39:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  40:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  41:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /* Cache Size ID Register Macros */
  42:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
  43:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
  44:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  45:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_DCACHE_LINE_SIZE
  46:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  47:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  48:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  49:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_ICACHE_LINE_SIZE
  50:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  51:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  52:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 3


  53:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  54:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable I-Cache
  55:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on I-Cache
  56:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  57:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
  58:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  59:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  60:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
  61:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  62:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  63:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  64:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  65:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  66:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  67:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  68:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  69:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  70:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  71:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  72:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  73:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  74:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  75:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable I-Cache
  76:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off I-Cache
  77:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  78:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
  79:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  80:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  81:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  82:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  83:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
  84:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  85:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  86:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  87:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  88:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  89:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  90:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  91:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  92:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate I-Cache
  93:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache
  94:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  95:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
  96:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  97:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  98:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  99:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 100:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;
 101:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 102:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 103:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 104:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 105:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 106:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 107:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 108:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   I-Cache Invalidate by address
 109:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache for the given address.
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 4


 110:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 111:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
 112:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 113:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   isize   size of memory block (in number of bytes)
 114:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 115:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
 116:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 117:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 118:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( isize > 0 ) {
 119:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
 120:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
 121:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 122:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 123:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 124:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 125:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
 126:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
 127:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
 128:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 129:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 130:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 131:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 132:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 133:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 134:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 135:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 136:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 137:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 138:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable D-Cache
 139:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on D-Cache
 140:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
  42              		.loc 2 141 27 view .LVU2
  43              	.LBB205:
 142:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 143:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
  44              		.loc 2 144 5 view .LVU3
 145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
  45              		.loc 2 145 5 view .LVU4
 146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
  46              		.loc 2 146 5 view .LVU5
 147:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
  47              		.loc 2 148 5 view .LVU6
  48              		.loc 2 148 12 is_stmt 0 view .LVU7
  49 0000 184A     		ldr	r2, .L7
  50              	.LBE205:
  51              	.LBE204:
  21:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   SCB_EnableDCache();
  52              		.loc 1 21 1 view .LVU8
  53 0002 70B5     		push	{r4, r5, r6, lr}
  54              		.cfi_def_cfa_offset 16
  55              		.cfi_offset 4, -16
  56              		.cfi_offset 5, -12
  57              		.cfi_offset 6, -8
  58              		.cfi_offset 14, -4
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 5


  59              	.LBB215:
  60              	.LBB214:
  61              		.loc 2 148 12 view .LVU9
  62 0004 5369     		ldr	r3, [r2, #20]
  63              		.loc 2 148 8 view .LVU10
  64 0006 13F48033 		ands	r3, r3, #65536
  65 000a 28D1     		bne	.L2
 149:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
  66              		.loc 2 150 5 is_stmt 1 view .LVU11
  67              		.loc 2 150 17 is_stmt 0 view .LVU12
  68 000c C2F88430 		str	r3, [r2, #132]
 151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  69              		.loc 2 151 5 is_stmt 1 view .LVU13
  70              	.LBB206:
  71              	.LBI206:
  72              		.file 3 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 6


  41:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 7


  98:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 8


 155:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 9


 212:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 10


 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  73              		.loc 3 269 27 view .LVU14
  74              	.LBB207:
 270:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  75              		.loc 3 271 3 view .LVU15
  76              		.syntax unified
  77              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
  78 0010 BFF34F8F 		dsb 0xF
  79              	@ 0 "" 2
  80              		.thumb
  81              		.syntax unified
  82              	.LBE207:
  83              	.LBE206:
 152:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
  84              		.loc 2 153 5 view .LVU16
 154:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 155:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  85              		.loc 2 160 52 is_stmt 0 view .LVU17
  86 0014 43F6E074 		movw	r4, #16352
 153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  87              		.loc 2 153 12 view .LVU18
  88 0018 D2F88030 		ldr	r3, [r2, #128]
  89              	.LVL0:
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
  90              		.loc 2 156 5 is_stmt 1 view .LVU19
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
  91              		.loc 2 158 12 is_stmt 0 view .LVU20
  92 001c C3F3C900 		ubfx	r0, r3, #3, #10
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
  93              		.loc 2 156 10 view .LVU21
  94 0020 C3F34E33 		ubfx	r3, r3, #13, #15
  95              	.LVL1:
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
  96              		.loc 2 156 10 view .LVU22
  97 0024 5B01     		lsls	r3, r3, #5
  98              	.LVL2:
  99              	.L4:
 157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 100              		.loc 2 157 5 is_stmt 1 view .LVU23
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 101              		.loc 2 158 7 view .LVU24
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 102              		.loc 2 158 12 is_stmt 0 view .LVU25
 103 0026 00F1010E 		add	lr, r0, #1
 104 002a 0146     		mov	r1, r0
 105 002c 4EF001E0 		dls	lr, lr
 106              		.loc 2 160 52 view .LVU26
 107 0030 03EA0406 		and	r6, r3, r4
 108              	.LVL3:
 109              	.L3:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 11


 159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 110              		.loc 2 159 7 is_stmt 1 view .LVU27
 111              		.loc 2 160 9 view .LVU28
 112              		.loc 2 160 73 is_stmt 0 view .LVU29
 113 0034 46EA8175 		orr	r5, r6, r1, lsl #30
 114              		.loc 2 160 20 view .LVU30
 115 0038 C2F86052 		str	r5, [r2, #608]
 161:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 162:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 163:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 164:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 116              		.loc 2 165 23 is_stmt 1 discriminator 1 view .LVU31
 117              		.loc 2 165 20 is_stmt 0 discriminator 1 view .LVU32
 118 003c 0139     		subs	r1, r1, #1
 119              	.LVL4:
 120              		.loc 2 165 23 discriminator 1 view .LVU33
 121 003e 0FF007C8 		le	lr, .L3
 166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 122              		.loc 2 166 20 is_stmt 1 view .LVU34
 123 0042 203B     		subs	r3, r3, #32
 124 0044 13F1200F 		cmn	r3, #32
 125 0048 EDD1     		bne	.L4
 167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 126              		.loc 2 167 5 view .LVU35
 127              	.LBB208:
 128              	.LBI208:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 129              		.loc 3 269 27 view .LVU36
 130              	.LBB209:
 131              		.loc 3 271 3 view .LVU37
 132              		.syntax unified
 133              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 134 004a BFF34F8F 		dsb 0xF
 135              	@ 0 "" 2
 136              		.thumb
 137              		.syntax unified
 138              	.LBE209:
 139              	.LBE208:
 168:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 140              		.loc 2 169 5 view .LVU38
 141              		.loc 2 169 8 is_stmt 0 view .LVU39
 142 004e 5369     		ldr	r3, [r2, #20]
 143              		.loc 2 169 14 view .LVU40
 144 0050 43F48033 		orr	r3, r3, #65536
 145 0054 5361     		str	r3, [r2, #20]
 170:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 146              		.loc 2 171 5 is_stmt 1 view .LVU41
 147              	.LBB210:
 148              	.LBI210:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 149              		.loc 3 269 27 view .LVU42
 150              	.LBB211:
 151              		.loc 3 271 3 view .LVU43
 152              		.syntax unified
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 12


 153              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 154 0056 BFF34F8F 		dsb 0xF
 155              	@ 0 "" 2
 156              		.thumb
 157              		.syntax unified
 158              	.LBE211:
 159              	.LBE210:
 172:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 160              		.loc 2 172 5 view .LVU44
 161              	.LBB212:
 162              	.LBI212:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 163              		.loc 3 258 27 view .LVU45
 164              	.LBB213:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165              		.loc 3 260 3 view .LVU46
 166              		.syntax unified
 167              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 168 005a BFF36F8F 		isb 0xF
 169              	@ 0 "" 2
 170              	.LVL5:
 171              		.thumb
 172              		.syntax unified
 173              	.L2:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 174              		.loc 3 260 3 is_stmt 0 view .LVU47
 175              	.LBE213:
 176              	.LBE212:
 177              	.LBE214:
 178              	.LBE215:
  23:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 179              		.loc 1 23 3 is_stmt 1 view .LVU48
  24:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 180              		.loc 1 24 1 is_stmt 0 view .LVU49
 181 005e 0020     		movs	r0, #0
 182 0060 70BD     		pop	{r4, r5, r6, pc}
 183              	.L8:
 184 0062 00BF     		.align	2
 185              	.L7:
 186 0064 00ED00E0 		.word	-536810240
 187              		.cfi_endproc
 188              	.LFE836:
 190              		.section	.text.mcu_cache_disable,"ax",%progbits
 191              		.align	1
 192              		.global	mcu_cache_disable
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	mcu_cache_disable:
 198              	.LFB837:
  25:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  26:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_disable(void)
  27:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 199              		.loc 1 27 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 13


  28:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   SCB_DisableDCache();
 203              		.loc 1 28 3 view .LVU51
 204              	.LBB216:
 205              	.LBI216:
 173:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 174:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 175:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 176:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 177:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 178:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable D-Cache
 179:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off D-Cache
 180:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableDCache (void)
 206              		.loc 2 181 27 view .LVU52
 207              	.LBB217:
 182:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 183:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     struct {
 208              		.loc 2 184 5 view .LVU53
 185:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 186:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 187:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 188:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } locals
 189:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
 190:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        __ALIGNED(__SCB_DCACHE_LINE_SIZE)
 191:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 192:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ;
 193:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 209              		.loc 2 194 5 view .LVU54
 210              		.loc 2 194 17 is_stmt 0 view .LVU55
 211 0000 0023     		movs	r3, #0
 212 0002 164A     		ldr	r2, .L14
 213              	.LBE217:
 214              	.LBE216:
  27:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   SCB_DisableDCache();
 215              		.loc 1 27 1 view .LVU56
 216 0004 70B5     		push	{r4, r5, r6, lr}
 217              		.cfi_def_cfa_offset 16
 218              		.cfi_offset 4, -16
 219              		.cfi_offset 5, -12
 220              		.cfi_offset 6, -8
 221              		.cfi_offset 14, -4
 222              	.LBB227:
 223              	.LBB226:
 224              		.loc 2 194 17 view .LVU57
 225 0006 C2F88430 		str	r3, [r2, #132]
 195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 226              		.loc 2 195 5 is_stmt 1 view .LVU58
 227              	.LBB218:
 228              	.LBI218:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 229              		.loc 3 269 27 view .LVU59
 230              	.LBB219:
 231              		.loc 3 271 3 view .LVU60
 232              		.syntax unified
 233              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 14


 234 000a BFF34F8F 		dsb 0xF
 235              	@ 0 "" 2
 236              		.thumb
 237              		.syntax unified
 238              	.LBE219:
 239              	.LBE218:
 196:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 240              		.loc 2 197 5 view .LVU61
 241              		.loc 2 197 8 is_stmt 0 view .LVU62
 242 000e 5369     		ldr	r3, [r2, #20]
 243              		.loc 2 197 14 view .LVU63
 244 0010 23F48033 		bic	r3, r3, #65536
 245 0014 5361     		str	r3, [r2, #20]
 198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 246              		.loc 2 198 5 is_stmt 1 view .LVU64
 247              	.LBB220:
 248              	.LBI220:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249              		.loc 3 269 27 view .LVU65
 250              	.LBB221:
 251              		.loc 3 271 3 view .LVU66
 252              		.syntax unified
 253              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 254 0016 BFF34F8F 		dsb 0xF
 255              	@ 0 "" 2
 256              		.thumb
 257              		.syntax unified
 258              	.LBE221:
 259              	.LBE220:
 199:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 200:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if !defined(__OPTIMIZE__)
 201:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /*
 202:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * For the endless loop issue with no optimization builds.
 203:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * More details, see https://github.com/ARM-software/CMSIS_5/issues/620
 204:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 205:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * The issue only happens when local variables are in stack. If
 206:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables are saved in general purpose register, then the function
 207:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * is OK.
 208:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 209:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * When local variables are in stack, after disabling the cache, flush the
 210:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables cache line for data consistency.
 211:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        */
 212:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /* Clean and invalidate the local variable cache. */
 213:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if defined(__ICCARM__)
 214:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     /* As we can't align the stack to the cache line size, invalidate each of the variables */
 215:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.sets;
 216:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ways;
 217:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
 218:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #else
 219:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals;
 220:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 221:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 222:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 223:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 224:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.ccsidr = SCB->CCSIDR;
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 15


 260              		.loc 2 225 5 view .LVU67
 226:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 261              		.loc 2 231 61 is_stmt 0 view .LVU68
 262 001a 43F6E074 		movw	r4, #16352
 225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 263              		.loc 2 225 24 view .LVU69
 264 001e D2F88030 		ldr	r3, [r2, #128]
 265              	.LVL6:
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 266              		.loc 2 227 5 is_stmt 1 view .LVU70
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 267              		.loc 2 229 21 is_stmt 0 view .LVU71
 268 0022 C3F3C900 		ubfx	r0, r3, #3, #10
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 269              		.loc 2 227 19 view .LVU72
 270 0026 C3F34E33 		ubfx	r3, r3, #13, #15
 271              	.LVL7:
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 272              		.loc 2 227 19 view .LVU73
 273 002a 5B01     		lsls	r3, r3, #5
 274              	.LVL8:
 275              	.L11:
 228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 276              		.loc 2 228 5 is_stmt 1 view .LVU74
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 277              		.loc 2 229 7 view .LVU75
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 278              		.loc 2 229 19 is_stmt 0 view .LVU76
 279 002c 00F1010E 		add	lr, r0, #1
 280 0030 0146     		mov	r1, r0
 281 0032 4EF001E0 		dls	lr, lr
 282              		.loc 2 231 61 view .LVU77
 283 0036 03EA0406 		and	r6, r3, r4
 284              	.LVL9:
 285              	.L10:
 230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 286              		.loc 2 230 7 is_stmt 1 view .LVU78
 287              		.loc 2 231 9 view .LVU79
 288              		.loc 2 231 83 is_stmt 0 view .LVU80
 289 003a 46EA8175 		orr	r5, r6, r1, lsl #30
 290              		.loc 2 231 21 view .LVU81
 291 003e C2F87452 		str	r5, [r2, #628]
 232:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 233:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 234:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 235:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (locals.ways-- != 0U);
 292              		.loc 2 236 30 is_stmt 1 discriminator 1 view .LVU82
 293              		.loc 2 236 27 is_stmt 0 discriminator 1 view .LVU83
 294 0042 0139     		subs	r1, r1, #1
 295              	.LVL10:
 296              		.loc 2 236 30 discriminator 1 view .LVU84
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 16


 297 0044 0FF007C8 		le	lr, .L10
 237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 298              		.loc 2 237 27 is_stmt 1 view .LVU85
 299 0048 203B     		subs	r3, r3, #32
 300 004a 13F1200F 		cmn	r3, #32
 301 004e EDD1     		bne	.L11
 238:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 302              		.loc 2 239 5 view .LVU86
 303              	.LBB222:
 304              	.LBI222:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 305              		.loc 3 269 27 view .LVU87
 306              	.LBB223:
 307              		.loc 3 271 3 view .LVU88
 308              		.syntax unified
 309              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 310 0050 BFF34F8F 		dsb 0xF
 311              	@ 0 "" 2
 312              		.thumb
 313              		.syntax unified
 314              	.LBE223:
 315              	.LBE222:
 240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 316              		.loc 2 240 5 view .LVU89
 317              	.LBB224:
 318              	.LBI224:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 319              		.loc 3 258 27 view .LVU90
 320              	.LBB225:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321              		.loc 3 260 3 view .LVU91
 322              		.syntax unified
 323              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 324 0054 BFF36F8F 		isb 0xF
 325              	@ 0 "" 2
 326              	.LVL11:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 327              		.loc 3 260 3 is_stmt 0 view .LVU92
 328              		.thumb
 329              		.syntax unified
 330              	.LBE225:
 331              	.LBE224:
 332              	.LBE226:
 333              	.LBE227:
  29:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 334              		.loc 1 29 3 is_stmt 1 view .LVU93
  30:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 335              		.loc 1 30 1 is_stmt 0 view .LVU94
 336 0058 0020     		movs	r0, #0
 337 005a 70BD     		pop	{r4, r5, r6, pc}
 338              	.L15:
 339              		.align	2
 340              	.L14:
 341 005c 00ED00E0 		.word	-536810240
 342              		.cfi_endproc
 343              	.LFE837:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 17


 345              		.section	.text.mcu_cache_invalidate,"ax",%progbits
 346              		.align	1
 347              		.global	mcu_cache_invalidate
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	mcu_cache_invalidate:
 353              	.LFB838:
  31:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****  
  32:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_invalidate(void)
  33:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 354              		.loc 1 33 1 is_stmt 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
  34:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 358              		.loc 1 34 3 view .LVU96
 359              	.LBB228:
 360              	.LBI228:
 361              		.file 4 "../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h"
   1:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** /**
   2:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   ******************************************************************************
   3:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * @file    mcu_cache.h
   4:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * @brief   Prototypes of MCU cache-handling functions
   5:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   ******************************************************************************
   6:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * @attention
   7:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   *
   8:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * Copyright (c) 2024 STMicroelectronics.
   9:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * All rights reserved.
  10:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   *
  11:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * This software is licensed under terms that can be found in the LICENSE file
  12:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * in the root directory of this software component.
  13:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  14:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   *
  15:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   ******************************************************************************
  16:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   */
  17:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** 
  18:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #ifndef __MCU_CACHE_H
  19:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #define __MCU_CACHE_H
  20:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** 
  21:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #include "stm32n6xx_hal.h"
  22:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** 
  23:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** __STATIC_FORCEINLINE int mcu_cache_enabled(void) {
 362              		.loc 4 23 26 view .LVU97
 363              	.LBB229:
  24:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
  25:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****    if (SCB->CCR & SCB_CCR_DC_Msk) return 1;  /* return `1` if DCache is enabled */
 364              		.loc 4 25 4 view .LVU98
 365              		.loc 4 25 11 is_stmt 0 view .LVU99
 366 0000 154A     		ldr	r2, .L25
 367              	.LBE229:
 368              	.LBE228:
  33:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 369              		.loc 1 33 1 view .LVU100
 370 0002 70B5     		push	{r4, r5, r6, lr}
 371              		.cfi_def_cfa_offset 16
 372              		.cfi_offset 4, -16
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 18


 373              		.cfi_offset 5, -12
 374              		.cfi_offset 6, -8
 375              		.cfi_offset 14, -4
 376              	.LBB231:
 377              	.LBB230:
 378              		.loc 4 25 11 view .LVU101
 379 0004 5369     		ldr	r3, [r2, #20]
 380              		.loc 4 25 7 view .LVU102
 381 0006 DB03     		lsls	r3, r3, #15
 382 0008 23D5     		bpl	.L17
 383              		.loc 4 25 35 is_stmt 1 discriminator 1 view .LVU103
 384              	.LBE230:
 385              	.LBE231:
  35:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_InvalidateDCache();
 386              		.loc 1 35 5 view .LVU104
 387              	.LBB232:
 388              	.LBI232:
 241:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 242:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 243:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 244:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 245:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 246:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate D-Cache
 247:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache
 248:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 249:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
 389              		.loc 2 249 27 view .LVU105
 390              	.LBB233:
 250:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 251:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 252:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 391              		.loc 2 252 5 view .LVU106
 253:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 392              		.loc 2 253 5 view .LVU107
 254:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 393              		.loc 2 254 5 view .LVU108
 255:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 256:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 394              		.loc 2 256 5 view .LVU109
 395              		.loc 2 256 17 is_stmt 0 view .LVU110
 396 000a 0023     		movs	r3, #0
 397 000c C2F88430 		str	r3, [r2, #132]
 257:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 398              		.loc 2 257 5 is_stmt 1 view .LVU111
 399              	.LBB234:
 400              	.LBI234:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 401              		.loc 3 269 27 view .LVU112
 402              	.LBB235:
 403              		.loc 3 271 3 view .LVU113
 404              		.syntax unified
 405              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 406 0010 BFF34F8F 		dsb 0xF
 407              	@ 0 "" 2
 408              		.thumb
 409              		.syntax unified
 410              	.LBE235:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 19


 411              	.LBE234:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 412              		.loc 2 259 5 view .LVU114
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 261:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 266:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 413              		.loc 2 266 52 is_stmt 0 view .LVU115
 414 0014 43F6E074 		movw	r4, #16352
 259:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 415              		.loc 2 259 12 view .LVU116
 416 0018 D2F88030 		ldr	r3, [r2, #128]
 417              	.LVL12:
 262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 418              		.loc 2 262 5 is_stmt 1 view .LVU117
 264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 419              		.loc 2 264 12 is_stmt 0 view .LVU118
 420 001c C3F3C900 		ubfx	r0, r3, #3, #10
 262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 421              		.loc 2 262 10 view .LVU119
 422 0020 C3F34E33 		ubfx	r3, r3, #13, #15
 423              	.LVL13:
 262:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 424              		.loc 2 262 10 view .LVU120
 425 0024 5B01     		lsls	r3, r3, #5
 426              	.LVL14:
 427              	.L19:
 263:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 428              		.loc 2 263 5 is_stmt 1 view .LVU121
 264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 429              		.loc 2 264 7 view .LVU122
 264:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 430              		.loc 2 264 12 is_stmt 0 view .LVU123
 431 0026 00F1010E 		add	lr, r0, #1
 432 002a 0146     		mov	r1, r0
 433 002c 4EF001E0 		dls	lr, lr
 434              		.loc 2 266 52 view .LVU124
 435 0030 03EA0406 		and	r6, r3, r4
 436              	.LVL15:
 437              	.L18:
 265:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 438              		.loc 2 265 7 is_stmt 1 view .LVU125
 439              		.loc 2 266 9 view .LVU126
 440              		.loc 2 266 73 is_stmt 0 view .LVU127
 441 0034 46EA8175 		orr	r5, r6, r1, lsl #30
 442              		.loc 2 266 20 view .LVU128
 443 0038 C2F86052 		str	r5, [r2, #608]
 267:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 268:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 270:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 271:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 444              		.loc 2 271 23 is_stmt 1 discriminator 1 view .LVU129
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 20


 445              		.loc 2 271 20 is_stmt 0 discriminator 1 view .LVU130
 446 003c 0139     		subs	r1, r1, #1
 447              	.LVL16:
 448              		.loc 2 271 23 discriminator 1 view .LVU131
 449 003e 0FF007C8 		le	lr, .L18
 272:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 450              		.loc 2 272 20 is_stmt 1 view .LVU132
 451 0042 203B     		subs	r3, r3, #32
 452 0044 13F1200F 		cmn	r3, #32
 453 0048 EDD1     		bne	.L19
 273:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 274:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 454              		.loc 2 274 5 view .LVU133
 455              	.LBB236:
 456              	.LBI236:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 457              		.loc 3 269 27 view .LVU134
 458              	.LBB237:
 459              		.loc 3 271 3 view .LVU135
 460              		.syntax unified
 461              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 462 004a BFF34F8F 		dsb 0xF
 463              	@ 0 "" 2
 464              		.thumb
 465              		.syntax unified
 466              	.LBE237:
 467              	.LBE236:
 275:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 468              		.loc 2 275 5 view .LVU136
 469              	.LBB238:
 470              	.LBI238:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471              		.loc 3 258 27 view .LVU137
 472              	.LBB239:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 473              		.loc 3 260 3 view .LVU138
 474              		.syntax unified
 475              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 476 004e BFF36F8F 		isb 0xF
 477              	@ 0 "" 2
 478              	.LVL17:
 479              		.thumb
 480              		.syntax unified
 481              	.L17:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 482              		.loc 3 260 3 is_stmt 0 view .LVU139
 483              	.LBE239:
 484              	.LBE238:
 485              	.LBE233:
 486              	.LBE232:
  36:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }  
  37:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 487              		.loc 1 37 3 is_stmt 1 view .LVU140
  38:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 488              		.loc 1 38 1 is_stmt 0 view .LVU141
 489 0052 0020     		movs	r0, #0
 490 0054 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 21


 491              	.L26:
 492 0056 00BF     		.align	2
 493              	.L25:
 494 0058 00ED00E0 		.word	-536810240
 495              		.cfi_endproc
 496              	.LFE838:
 498              		.section	.text.mcu_cache_clean,"ax",%progbits
 499              		.align	1
 500              		.global	mcu_cache_clean
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 505              	mcu_cache_clean:
 506              	.LFB839:
  39:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  40:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_clean(void)
  41:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 507              		.loc 1 41 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
  42:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 511              		.loc 1 42 3 view .LVU143
 512              	.LBB240:
 513              	.LBI240:
  23:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 514              		.loc 4 23 26 view .LVU144
 515              	.LBB241:
 516              		.loc 4 25 4 view .LVU145
 517              		.loc 4 25 11 is_stmt 0 view .LVU146
 518 0000 154A     		ldr	r2, .L36
 519              	.LBE241:
 520              	.LBE240:
  41:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 521              		.loc 1 41 1 view .LVU147
 522 0002 70B5     		push	{r4, r5, r6, lr}
 523              		.cfi_def_cfa_offset 16
 524              		.cfi_offset 4, -16
 525              		.cfi_offset 5, -12
 526              		.cfi_offset 6, -8
 527              		.cfi_offset 14, -4
 528              	.LBB243:
 529              	.LBB242:
 530              		.loc 4 25 11 view .LVU148
 531 0004 5369     		ldr	r3, [r2, #20]
 532              		.loc 4 25 7 view .LVU149
 533 0006 DB03     		lsls	r3, r3, #15
 534 0008 23D5     		bpl	.L28
 535              		.loc 4 25 35 is_stmt 1 discriminator 1 view .LVU150
 536              	.LBE242:
 537              	.LBE243:
  43:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanDCache();
 538              		.loc 1 43 5 view .LVU151
 539              	.LBB244:
 540              	.LBI244:
 276:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 277:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 22


 278:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 279:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 280:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 281:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean D-Cache
 282:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache
 283:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 284:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache (void)
 541              		.loc 2 284 27 view .LVU152
 542              	.LBB245:
 285:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 286:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 287:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 543              		.loc 2 287 5 view .LVU153
 288:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 544              		.loc 2 288 5 view .LVU154
 289:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 545              		.loc 2 289 5 view .LVU155
 290:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 291:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 546              		.loc 2 291 5 view .LVU156
 547              		.loc 2 291 17 is_stmt 0 view .LVU157
 548 000a 0023     		movs	r3, #0
 549 000c C2F88430 		str	r3, [r2, #132]
 292:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 550              		.loc 2 292 5 is_stmt 1 view .LVU158
 551              	.LBB246:
 552              	.LBI246:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 553              		.loc 3 269 27 view .LVU159
 554              	.LBB247:
 555              		.loc 3 271 3 view .LVU160
 556              		.syntax unified
 557              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 558 0010 BFF34F8F 		dsb 0xF
 559              	@ 0 "" 2
 560              		.thumb
 561              		.syntax unified
 562              	.LBE247:
 563              	.LBE246:
 293:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 294:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 564              		.loc 2 294 5 view .LVU161
 295:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 296:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean D-Cache */
 297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 298:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 300:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 301:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 565              		.loc 2 301 52 is_stmt 0 view .LVU162
 566 0014 43F6E074 		movw	r4, #16352
 294:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 567              		.loc 2 294 12 view .LVU163
 568 0018 D2F88030 		ldr	r3, [r2, #128]
 569              	.LVL18:
 297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 570              		.loc 2 297 5 is_stmt 1 view .LVU164
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 23


 299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 571              		.loc 2 299 12 is_stmt 0 view .LVU165
 572 001c C3F3C900 		ubfx	r0, r3, #3, #10
 297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 573              		.loc 2 297 10 view .LVU166
 574 0020 C3F34E33 		ubfx	r3, r3, #13, #15
 575              	.LVL19:
 297:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 576              		.loc 2 297 10 view .LVU167
 577 0024 5B01     		lsls	r3, r3, #5
 578              	.LVL20:
 579              	.L30:
 298:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 580              		.loc 2 298 5 is_stmt 1 view .LVU168
 299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 581              		.loc 2 299 7 view .LVU169
 299:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 582              		.loc 2 299 12 is_stmt 0 view .LVU170
 583 0026 00F1010E 		add	lr, r0, #1
 584 002a 0146     		mov	r1, r0
 585 002c 4EF001E0 		dls	lr, lr
 586              		.loc 2 301 52 view .LVU171
 587 0030 03EA0406 		and	r6, r3, r4
 588              	.LVL21:
 589              	.L29:
 300:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 590              		.loc 2 300 7 is_stmt 1 view .LVU172
 591              		.loc 2 301 9 view .LVU173
 592              		.loc 2 301 73 is_stmt 0 view .LVU174
 593 0034 46EA8175 		orr	r5, r6, r1, lsl #30
 594              		.loc 2 301 20 view .LVU175
 595 0038 C2F86C52 		str	r5, [r2, #620]
 302:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 303:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 304:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 305:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 306:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 596              		.loc 2 306 23 is_stmt 1 discriminator 1 view .LVU176
 597              		.loc 2 306 20 is_stmt 0 discriminator 1 view .LVU177
 598 003c 0139     		subs	r1, r1, #1
 599              	.LVL22:
 600              		.loc 2 306 23 discriminator 1 view .LVU178
 601 003e 0FF007C8 		le	lr, .L29
 307:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 602              		.loc 2 307 20 is_stmt 1 view .LVU179
 603 0042 203B     		subs	r3, r3, #32
 604 0044 13F1200F 		cmn	r3, #32
 605 0048 EDD1     		bne	.L30
 308:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 309:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 606              		.loc 2 309 5 view .LVU180
 607              	.LBB248:
 608              	.LBI248:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 609              		.loc 3 269 27 view .LVU181
 610              	.LBB249:
 611              		.loc 3 271 3 view .LVU182
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 24


 612              		.syntax unified
 613              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 614 004a BFF34F8F 		dsb 0xF
 615              	@ 0 "" 2
 616              		.thumb
 617              		.syntax unified
 618              	.LBE249:
 619              	.LBE248:
 310:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 620              		.loc 2 310 5 view .LVU183
 621              	.LBB250:
 622              	.LBI250:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 623              		.loc 3 258 27 view .LVU184
 624              	.LBB251:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625              		.loc 3 260 3 view .LVU185
 626              		.syntax unified
 627              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 628 004e BFF36F8F 		isb 0xF
 629              	@ 0 "" 2
 630              	.LVL23:
 631              		.thumb
 632              		.syntax unified
 633              	.L28:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 634              		.loc 3 260 3 is_stmt 0 view .LVU186
 635              	.LBE251:
 636              	.LBE250:
 637              	.LBE245:
 638              	.LBE244:
  44:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }  
  45:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 639              		.loc 1 45 3 is_stmt 1 view .LVU187
  46:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 640              		.loc 1 46 1 is_stmt 0 view .LVU188
 641 0052 0020     		movs	r0, #0
 642 0054 70BD     		pop	{r4, r5, r6, pc}
 643              	.L37:
 644 0056 00BF     		.align	2
 645              	.L36:
 646 0058 00ED00E0 		.word	-536810240
 647              		.cfi_endproc
 648              	.LFE839:
 650              		.section	.text.mcu_cache_clean_invalidate,"ax",%progbits
 651              		.align	1
 652              		.global	mcu_cache_clean_invalidate
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 657              	mcu_cache_clean_invalidate:
 658              	.LFB840:
  47:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  48:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_clean_invalidate(void)
  49:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 659              		.loc 1 49 1 is_stmt 1 view -0
 660              		.cfi_startproc
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 25


 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
  50:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 663              		.loc 1 50 3 view .LVU190
 664              	.LBB252:
 665              	.LBI252:
  23:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 666              		.loc 4 23 26 view .LVU191
 667              	.LBB253:
 668              		.loc 4 25 4 view .LVU192
 669              		.loc 4 25 11 is_stmt 0 view .LVU193
 670 0000 154A     		ldr	r2, .L47
 671              	.LBE253:
 672              	.LBE252:
  49:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 673              		.loc 1 49 1 view .LVU194
 674 0002 70B5     		push	{r4, r5, r6, lr}
 675              		.cfi_def_cfa_offset 16
 676              		.cfi_offset 4, -16
 677              		.cfi_offset 5, -12
 678              		.cfi_offset 6, -8
 679              		.cfi_offset 14, -4
 680              	.LBB255:
 681              	.LBB254:
 682              		.loc 4 25 11 view .LVU195
 683 0004 5369     		ldr	r3, [r2, #20]
 684              		.loc 4 25 7 view .LVU196
 685 0006 DB03     		lsls	r3, r3, #15
 686 0008 23D5     		bpl	.L39
 687              		.loc 4 25 35 is_stmt 1 discriminator 1 view .LVU197
 688              	.LBE254:
 689              	.LBE255:
  51:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanInvalidateDCache();
 690              		.loc 1 51 5 view .LVU198
 691              	.LBB256:
 692              	.LBI256:
 311:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 312:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 313:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 314:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 315:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 316:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean & Invalidate D-Cache
 317:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and Invalidates D-Cache
 318:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 319:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
 693              		.loc 2 319 27 view .LVU199
 694              	.LBB257:
 320:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 321:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 322:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 695              		.loc 2 322 5 view .LVU200
 323:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 696              		.loc 2 323 5 view .LVU201
 324:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 697              		.loc 2 324 5 view .LVU202
 325:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 326:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 26


 698              		.loc 2 326 5 view .LVU203
 699              		.loc 2 326 17 is_stmt 0 view .LVU204
 700 000a 0023     		movs	r3, #0
 701 000c C2F88430 		str	r3, [r2, #132]
 327:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 702              		.loc 2 327 5 is_stmt 1 view .LVU205
 703              	.LBB258:
 704              	.LBI258:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 705              		.loc 3 269 27 view .LVU206
 706              	.LBB259:
 707              		.loc 3 271 3 view .LVU207
 708              		.syntax unified
 709              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 710 0010 BFF34F8F 		dsb 0xF
 711              	@ 0 "" 2
 712              		.thumb
 713              		.syntax unified
 714              	.LBE259:
 715              	.LBE258:
 328:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 329:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 716              		.loc 2 329 5 view .LVU208
 330:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 331:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 333:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 335:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 336:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 717              		.loc 2 336 54 is_stmt 0 view .LVU209
 718 0014 43F6E074 		movw	r4, #16352
 329:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 719              		.loc 2 329 12 view .LVU210
 720 0018 D2F88030 		ldr	r3, [r2, #128]
 721              	.LVL24:
 332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 722              		.loc 2 332 5 is_stmt 1 view .LVU211
 334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 723              		.loc 2 334 12 is_stmt 0 view .LVU212
 724 001c C3F3C900 		ubfx	r0, r3, #3, #10
 332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 725              		.loc 2 332 10 view .LVU213
 726 0020 C3F34E33 		ubfx	r3, r3, #13, #15
 727              	.LVL25:
 332:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 728              		.loc 2 332 10 view .LVU214
 729 0024 5B01     		lsls	r3, r3, #5
 730              	.LVL26:
 731              	.L41:
 333:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 732              		.loc 2 333 5 is_stmt 1 view .LVU215
 334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 733              		.loc 2 334 7 view .LVU216
 334:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 734              		.loc 2 334 12 is_stmt 0 view .LVU217
 735 0026 00F1010E 		add	lr, r0, #1
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 27


 736 002a 0146     		mov	r1, r0
 737 002c 4EF001E0 		dls	lr, lr
 738              		.loc 2 336 54 view .LVU218
 739 0030 03EA0406 		and	r6, r3, r4
 740              	.LVL27:
 741              	.L40:
 335:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 742              		.loc 2 335 7 is_stmt 1 view .LVU219
 743              		.loc 2 336 9 view .LVU220
 744              		.loc 2 336 76 is_stmt 0 view .LVU221
 745 0034 46EA8175 		orr	r5, r6, r1, lsl #30
 746              		.loc 2 336 21 view .LVU222
 747 0038 C2F87452 		str	r5, [r2, #628]
 337:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 338:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 339:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 340:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 341:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 748              		.loc 2 341 23 is_stmt 1 discriminator 1 view .LVU223
 749              		.loc 2 341 20 is_stmt 0 discriminator 1 view .LVU224
 750 003c 0139     		subs	r1, r1, #1
 751              	.LVL28:
 752              		.loc 2 341 23 discriminator 1 view .LVU225
 753 003e 0FF007C8 		le	lr, .L40
 342:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 754              		.loc 2 342 20 is_stmt 1 view .LVU226
 755 0042 203B     		subs	r3, r3, #32
 756 0044 13F1200F 		cmn	r3, #32
 757 0048 EDD1     		bne	.L41
 343:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 344:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 758              		.loc 2 344 5 view .LVU227
 759              	.LBB260:
 760              	.LBI260:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 761              		.loc 3 269 27 view .LVU228
 762              	.LBB261:
 763              		.loc 3 271 3 view .LVU229
 764              		.syntax unified
 765              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 766 004a BFF34F8F 		dsb 0xF
 767              	@ 0 "" 2
 768              		.thumb
 769              		.syntax unified
 770              	.LBE261:
 771              	.LBE260:
 345:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 772              		.loc 2 345 5 view .LVU230
 773              	.LBB262:
 774              	.LBI262:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 775              		.loc 3 258 27 view .LVU231
 776              	.LBB263:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 777              		.loc 3 260 3 view .LVU232
 778              		.syntax unified
 779              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 28


 780 004e BFF36F8F 		isb 0xF
 781              	@ 0 "" 2
 782              	.LVL29:
 783              		.thumb
 784              		.syntax unified
 785              	.L39:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 786              		.loc 3 260 3 is_stmt 0 view .LVU233
 787              	.LBE263:
 788              	.LBE262:
 789              	.LBE257:
 790              	.LBE256:
  52:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }  
  53:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 791              		.loc 1 53 3 is_stmt 1 view .LVU234
  54:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 792              		.loc 1 54 1 is_stmt 0 view .LVU235
 793 0052 0020     		movs	r0, #0
 794 0054 70BD     		pop	{r4, r5, r6, pc}
 795              	.L48:
 796 0056 00BF     		.align	2
 797              	.L47:
 798 0058 00ED00E0 		.word	-536810240
 799              		.cfi_endproc
 800              	.LFE840:
 802              		.section	.text.mcu_cache_invalidate_range,"ax",%progbits
 803              		.align	1
 804              		.global	mcu_cache_invalidate_range
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 809              	mcu_cache_invalidate_range:
 810              	.LVL30:
 811              	.LFB841:
  55:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  56:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_invalidate_range(uint32_t start_addr, uint32_t end_addr) 
  57:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 812              		.loc 1 57 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
  58:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 816              		.loc 1 58 3 view .LVU237
 817              	.LBB264:
 818              	.LBI264:
  23:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 819              		.loc 4 23 26 view .LVU238
 820              	.LBB265:
 821              		.loc 4 25 4 view .LVU239
 822              	.LBE265:
 823              	.LBE264:
  57:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 824              		.loc 1 57 1 is_stmt 0 view .LVU240
 825 0000 30B5     		push	{r4, r5, lr}
 826              		.cfi_def_cfa_offset 12
 827              		.cfi_offset 4, -12
 828              		.cfi_offset 5, -8
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 29


 829              		.cfi_offset 14, -4
 830              	.LBB267:
 831              	.LBB266:
 832              		.loc 4 25 11 view .LVU241
 833 0002 134D     		ldr	r5, .L57
 834 0004 6B69     		ldr	r3, [r5, #20]
 835              		.loc 4 25 7 view .LVU242
 836 0006 DB03     		lsls	r3, r3, #15
 837 0008 1FD5     		bpl	.L50
 838              		.loc 4 25 35 is_stmt 1 discriminator 1 view .LVU243
 839              	.LBE266:
 840              	.LBE267:
  59:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_InvalidateDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr));
 841              		.loc 1 59 5 view .LVU244
 842              		.loc 1 59 82 is_stmt 0 view .LVU245
 843 000a 0A1A     		subs	r2, r1, r0
 844              	.LVL31:
 845              	.LBB268:
 846              	.LBI268:
 346:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 347:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 348:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 349:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 350:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 351:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Invalidate by address
 352:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache for the given address.
 353:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 354:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are invalidated.
 355:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 356:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 357:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 358:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 847              		.loc 2 358 27 is_stmt 1 view .LVU246
 848              	.LBB269:
 359:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 360:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 361:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 849              		.loc 2 361 5 view .LVU247
 850              		.loc 2 361 8 is_stmt 0 view .LVU248
 851 000c 002A     		cmp	r2, #0
 852 000e 1CDD     		ble	.L50
 853              	.LBB270:
 362:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 854              		.loc 2 362 8 is_stmt 1 view .LVU249
 855              		.loc 2 362 52 is_stmt 0 view .LVU250
 856 0010 00F01F03 		and	r3, r0, #31
 857              		.loc 2 362 32 view .LVU251
 858 0014 1A44     		add	r2, r2, r3
 859              	.LVL32:
 363:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 860              		.loc 2 363 7 is_stmt 1 view .LVU252
 364:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 365:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 861              		.loc 2 365 7 view .LVU253
 862              	.LBB271:
 863              	.LBI271:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 30


 864              		.loc 3 269 27 view .LVU254
 865              	.LBB272:
 866              		.loc 3 271 3 view .LVU255
 867              		.syntax unified
 868              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 869 0016 BFF34F8F 		dsb 0xF
 870              	@ 0 "" 2
 871              		.thumb
 872              		.syntax unified
 873              	.LBE272:
 874              	.LBE271:
 366:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 367:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 368:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 369:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 370:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 371:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 875              		.loc 2 371 25 is_stmt 0 discriminator 1 view .LVU256
 876 001a 8418     		adds	r4, r0, r2
 877 001c C243     		mvns	r2, r0
 878              	.LVL33:
 879              		.loc 2 371 25 discriminator 1 view .LVU257
 880 001e 1B1A     		subs	r3, r3, r0
 881              	.LVL34:
 882              		.loc 2 371 25 discriminator 1 view .LVU258
 883 0020 0B44     		add	r3, r3, r1
 884 0022 2244     		add	r2, r2, r4
 885 0024 203B     		subs	r3, r3, #32
 886 0026 5209     		lsrs	r2, r2, #5
 887 0028 2033     		adds	r3, r3, #32
 888 002a 02F1010E 		add	lr, r2, #1
 889 002e D8BF     		it	le
 890 0030 4FF0010E 		movle	lr, #1
 891 0034 4EF001E0 		dls	lr, lr
 892              	.LVL35:
 893              	.L51:
 367:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 894              		.loc 2 367 7 is_stmt 1 view .LVU259
 368:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 895              		.loc 2 368 9 view .LVU260
 368:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 896              		.loc 2 368 22 is_stmt 0 view .LVU261
 897 0038 C5F85C02 		str	r0, [r5, #604]
 369:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 898              		.loc 2 369 9 is_stmt 1 view .LVU262
 369:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 899              		.loc 2 369 17 is_stmt 0 view .LVU263
 900 003c 2030     		adds	r0, r0, #32
 901              	.LVL36:
 370:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 902              		.loc 2 370 9 is_stmt 1 view .LVU264
 903              		.loc 2 371 25 discriminator 1 view .LVU265
 904 003e 0FF005C8 		le	lr, .L51
 372:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 373:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 905              		.loc 2 373 7 view .LVU266
 906              	.LBB273:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 31


 907              	.LBI273:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 908              		.loc 3 269 27 view .LVU267
 909              	.LBB274:
 910              		.loc 3 271 3 view .LVU268
 911              		.syntax unified
 912              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 913 0042 BFF34F8F 		dsb 0xF
 914              	@ 0 "" 2
 915              		.thumb
 916              		.syntax unified
 917              	.LBE274:
 918              	.LBE273:
 374:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 919              		.loc 2 374 7 view .LVU269
 920              	.LBB275:
 921              	.LBI275:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 922              		.loc 3 258 27 view .LVU270
 923              	.LBB276:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 924              		.loc 3 260 3 view .LVU271
 925              		.syntax unified
 926              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 927 0046 BFF36F8F 		isb 0xF
 928              	@ 0 "" 2
 929              	.LVL37:
 930              		.thumb
 931              		.syntax unified
 932              	.L50:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 933              		.loc 3 260 3 is_stmt 0 view .LVU272
 934              	.LBE276:
 935              	.LBE275:
 936              	.LBE270:
 937              	.LBE269:
 938              	.LBE268:
  60:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  61:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 939              		.loc 1 61 3 is_stmt 1 view .LVU273
  62:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 940              		.loc 1 62 1 is_stmt 0 view .LVU274
 941 004a 0020     		movs	r0, #0
 942 004c 30BD     		pop	{r4, r5, pc}
 943              	.L58:
 944 004e 00BF     		.align	2
 945              	.L57:
 946 0050 00ED00E0 		.word	-536810240
 947              		.cfi_endproc
 948              	.LFE841:
 950              		.section	.text.mcu_cache_clean_range,"ax",%progbits
 951              		.align	1
 952              		.global	mcu_cache_clean_range
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 957              	mcu_cache_clean_range:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 32


 958              	.LVL38:
 959              	.LFB842:
  63:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  64:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_clean_range(uint32_t start_addr, uint32_t end_addr) {
 960              		.loc 1 64 67 is_stmt 1 view -0
 961              		.cfi_startproc
 962              		@ args = 0, pretend = 0, frame = 0
 963              		@ frame_needed = 0, uses_anonymous_args = 0
  65:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 964              		.loc 1 65 3 view .LVU276
 965              	.LBB277:
 966              	.LBI277:
  23:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 967              		.loc 4 23 26 view .LVU277
 968              	.LBB278:
 969              		.loc 4 25 4 view .LVU278
 970              	.LBE278:
 971              	.LBE277:
  64:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 972              		.loc 1 64 67 is_stmt 0 view .LVU279
 973 0000 30B5     		push	{r4, r5, lr}
 974              		.cfi_def_cfa_offset 12
 975              		.cfi_offset 4, -12
 976              		.cfi_offset 5, -8
 977              		.cfi_offset 14, -4
 978              	.LBB280:
 979              	.LBB279:
 980              		.loc 4 25 11 view .LVU280
 981 0002 134D     		ldr	r5, .L67
 982 0004 6B69     		ldr	r3, [r5, #20]
 983              		.loc 4 25 7 view .LVU281
 984 0006 DB03     		lsls	r3, r3, #15
 985 0008 1FD5     		bpl	.L60
 986              		.loc 4 25 35 is_stmt 1 discriminator 1 view .LVU282
 987              	.LBE279:
 988              	.LBE280:
  66:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr));
 989              		.loc 1 66 5 view .LVU283
 990              		.loc 1 66 77 is_stmt 0 view .LVU284
 991 000a 0A1A     		subs	r2, r1, r0
 992              	.LVL39:
 993              	.LBB281:
 994              	.LBI281:
 375:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 376:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 377:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 378:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 379:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 380:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 381:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean by address
 382:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache for the given address
 383:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
 384:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned.
 385:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 386:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 387:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 388:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (volatile void *addr, int32_t dsize)
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 33


 995              		.loc 2 388 27 is_stmt 1 view .LVU285
 996              	.LBB282:
 389:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 390:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 391:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 997              		.loc 2 391 5 view .LVU286
 998              		.loc 2 391 8 is_stmt 0 view .LVU287
 999 000c 002A     		cmp	r2, #0
 1000 000e 1CDD     		ble	.L60
 1001              	.LBB283:
 392:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 1002              		.loc 2 392 8 is_stmt 1 view .LVU288
 1003              		.loc 2 392 52 is_stmt 0 view .LVU289
 1004 0010 00F01F03 		and	r3, r0, #31
 1005              		.loc 2 392 32 view .LVU290
 1006 0014 1A44     		add	r2, r2, r3
 1007              	.LVL40:
 393:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 1008              		.loc 2 393 7 is_stmt 1 view .LVU291
 394:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 395:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 1009              		.loc 2 395 7 view .LVU292
 1010              	.LBB284:
 1011              	.LBI284:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1012              		.loc 3 269 27 view .LVU293
 1013              	.LBB285:
 1014              		.loc 3 271 3 view .LVU294
 1015              		.syntax unified
 1016              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1017 0016 BFF34F8F 		dsb 0xF
 1018              	@ 0 "" 2
 1019              		.thumb
 1020              		.syntax unified
 1021              	.LBE285:
 1022              	.LBE284:
 396:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 397:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 398:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 399:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 400:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 401:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 1023              		.loc 2 401 25 is_stmt 0 discriminator 1 view .LVU295
 1024 001a 8418     		adds	r4, r0, r2
 1025 001c C243     		mvns	r2, r0
 1026              	.LVL41:
 1027              		.loc 2 401 25 discriminator 1 view .LVU296
 1028 001e 1B1A     		subs	r3, r3, r0
 1029              	.LVL42:
 1030              		.loc 2 401 25 discriminator 1 view .LVU297
 1031 0020 0B44     		add	r3, r3, r1
 1032 0022 2244     		add	r2, r2, r4
 1033 0024 203B     		subs	r3, r3, #32
 1034 0026 5209     		lsrs	r2, r2, #5
 1035 0028 2033     		adds	r3, r3, #32
 1036 002a 02F1010E 		add	lr, r2, #1
 1037 002e D8BF     		it	le
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 34


 1038 0030 4FF0010E 		movle	lr, #1
 1039 0034 4EF001E0 		dls	lr, lr
 1040              	.LVL43:
 1041              	.L61:
 397:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 1042              		.loc 2 397 7 is_stmt 1 view .LVU298
 398:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 1043              		.loc 2 398 9 view .LVU299
 398:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 1044              		.loc 2 398 22 is_stmt 0 view .LVU300
 1045 0038 C5F86802 		str	r0, [r5, #616]
 399:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 1046              		.loc 2 399 9 is_stmt 1 view .LVU301
 399:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 1047              		.loc 2 399 17 is_stmt 0 view .LVU302
 1048 003c 2030     		adds	r0, r0, #32
 1049              	.LVL44:
 400:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 1050              		.loc 2 400 9 is_stmt 1 view .LVU303
 1051              		.loc 2 401 25 discriminator 1 view .LVU304
 1052 003e 0FF005C8 		le	lr, .L61
 402:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 403:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 1053              		.loc 2 403 7 view .LVU305
 1054              	.LBB286:
 1055              	.LBI286:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1056              		.loc 3 269 27 view .LVU306
 1057              	.LBB287:
 1058              		.loc 3 271 3 view .LVU307
 1059              		.syntax unified
 1060              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1061 0042 BFF34F8F 		dsb 0xF
 1062              	@ 0 "" 2
 1063              		.thumb
 1064              		.syntax unified
 1065              	.LBE287:
 1066              	.LBE286:
 404:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 1067              		.loc 2 404 7 view .LVU308
 1068              	.LBB288:
 1069              	.LBI288:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1070              		.loc 3 258 27 view .LVU309
 1071              	.LBB289:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1072              		.loc 3 260 3 view .LVU310
 1073              		.syntax unified
 1074              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1075 0046 BFF36F8F 		isb 0xF
 1076              	@ 0 "" 2
 1077              	.LVL45:
 1078              		.thumb
 1079              		.syntax unified
 1080              	.L60:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1081              		.loc 3 260 3 is_stmt 0 view .LVU311
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 35


 1082              	.LBE289:
 1083              	.LBE288:
 1084              	.LBE283:
 1085              	.LBE282:
 1086              	.LBE281:
  67:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  68:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 1087              		.loc 1 68 3 is_stmt 1 view .LVU312
  69:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 1088              		.loc 1 69 1 is_stmt 0 view .LVU313
 1089 004a 0020     		movs	r0, #0
 1090 004c 30BD     		pop	{r4, r5, pc}
 1091              	.L68:
 1092 004e 00BF     		.align	2
 1093              	.L67:
 1094 0050 00ED00E0 		.word	-536810240
 1095              		.cfi_endproc
 1096              	.LFE842:
 1098              		.section	.text.mcu_cache_clean_invalidate_range,"ax",%progbits
 1099              		.align	1
 1100              		.global	mcu_cache_clean_invalidate_range
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	mcu_cache_clean_invalidate_range:
 1106              	.LVL46:
 1107              	.LFB843:
  70:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****  int mcu_cache_clean_invalidate_range(uint32_t start_addr, uint32_t end_addr) {
 1108              		.loc 1 70 79 is_stmt 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
  71:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 1112              		.loc 1 71 3 view .LVU315
 1113              	.LBB290:
 1114              	.LBI290:
  23:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1115              		.loc 4 23 26 view .LVU316
 1116              	.LBB291:
 1117              		.loc 4 25 4 view .LVU317
 1118              	.LBE291:
 1119              	.LBE290:
  70:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****  int mcu_cache_clean_invalidate_range(uint32_t start_addr, uint32_t end_addr) {
 1120              		.loc 1 70 79 is_stmt 0 view .LVU318
 1121 0000 30B5     		push	{r4, r5, lr}
 1122              		.cfi_def_cfa_offset 12
 1123              		.cfi_offset 4, -12
 1124              		.cfi_offset 5, -8
 1125              		.cfi_offset 14, -4
 1126              	.LBB293:
 1127              	.LBB292:
 1128              		.loc 4 25 11 view .LVU319
 1129 0002 134D     		ldr	r5, .L77
 1130 0004 6B69     		ldr	r3, [r5, #20]
 1131              		.loc 4 25 7 view .LVU320
 1132 0006 DB03     		lsls	r3, r3, #15
 1133 0008 1FD5     		bpl	.L70
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 36


 1134              		.loc 4 25 35 is_stmt 1 discriminator 1 view .LVU321
 1135              	.LBE292:
 1136              	.LBE293:
  72:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanInvalidateDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr)
 1137              		.loc 1 72 5 view .LVU322
 1138              		.loc 1 72 87 is_stmt 0 view .LVU323
 1139 000a 0A1A     		subs	r2, r1, r0
 1140              	.LVL47:
 1141              	.LBB294:
 1142              	.LBI294:
 405:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 406:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 407:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 408:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 409:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 410:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 411:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean and Invalidate by address
 412:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and invalidates D_Cache for the given address
 413:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte gr
 414:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned and inval
 415:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
 416:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 417:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 418:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 1143              		.loc 2 418 27 is_stmt 1 view .LVU324
 1144              	.LBB295:
 419:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 420:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 421:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 1145              		.loc 2 421 5 view .LVU325
 1146              		.loc 2 421 8 is_stmt 0 view .LVU326
 1147 000c 002A     		cmp	r2, #0
 1148 000e 1CDD     		ble	.L70
 1149              	.LBB296:
 422:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 1150              		.loc 2 422 8 is_stmt 1 view .LVU327
 1151              		.loc 2 422 52 is_stmt 0 view .LVU328
 1152 0010 00F01F03 		and	r3, r0, #31
 1153              		.loc 2 422 32 view .LVU329
 1154 0014 1A44     		add	r2, r2, r3
 1155              	.LVL48:
 423:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 1156              		.loc 2 423 7 is_stmt 1 view .LVU330
 424:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 425:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 1157              		.loc 2 425 7 view .LVU331
 1158              	.LBB297:
 1159              	.LBI297:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1160              		.loc 3 269 27 view .LVU332
 1161              	.LBB298:
 1162              		.loc 3 271 3 view .LVU333
 1163              		.syntax unified
 1164              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1165 0016 BFF34F8F 		dsb 0xF
 1166              	@ 0 "" 2
 1167              		.thumb
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 37


 1168              		.syntax unified
 1169              	.LBE298:
 1170              	.LBE297:
 426:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 427:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 428:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 429:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 430:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 431:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 1171              		.loc 2 431 25 is_stmt 0 discriminator 1 view .LVU334
 1172 001a 8418     		adds	r4, r0, r2
 1173 001c C243     		mvns	r2, r0
 1174              	.LVL49:
 1175              		.loc 2 431 25 discriminator 1 view .LVU335
 1176 001e 1B1A     		subs	r3, r3, r0
 1177              	.LVL50:
 1178              		.loc 2 431 25 discriminator 1 view .LVU336
 1179 0020 0B44     		add	r3, r3, r1
 1180 0022 2244     		add	r2, r2, r4
 1181 0024 203B     		subs	r3, r3, #32
 1182 0026 5209     		lsrs	r2, r2, #5
 1183 0028 2033     		adds	r3, r3, #32
 1184 002a 02F1010E 		add	lr, r2, #1
 1185 002e D8BF     		it	le
 1186 0030 4FF0010E 		movle	lr, #1
 1187 0034 4EF001E0 		dls	lr, lr
 1188              	.LVL51:
 1189              	.L71:
 427:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 1190              		.loc 2 427 7 is_stmt 1 view .LVU337
 428:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 1191              		.loc 2 428 9 view .LVU338
 428:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 1192              		.loc 2 428 23 is_stmt 0 view .LVU339
 1193 0038 C5F87002 		str	r0, [r5, #624]
 429:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 1194              		.loc 2 429 9 is_stmt 1 view .LVU340
 429:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 1195              		.loc 2 429 17 is_stmt 0 view .LVU341
 1196 003c 2030     		adds	r0, r0, #32
 1197              	.LVL52:
 430:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 1198              		.loc 2 430 9 is_stmt 1 view .LVU342
 1199              		.loc 2 431 25 discriminator 1 view .LVU343
 1200 003e 0FF005C8 		le	lr, .L71
 432:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 433:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 1201              		.loc 2 433 7 view .LVU344
 1202              	.LBB299:
 1203              	.LBI299:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1204              		.loc 3 269 27 view .LVU345
 1205              	.LBB300:
 1206              		.loc 3 271 3 view .LVU346
 1207              		.syntax unified
 1208              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1209 0042 BFF34F8F 		dsb 0xF
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 38


 1210              	@ 0 "" 2
 1211              		.thumb
 1212              		.syntax unified
 1213              	.LBE300:
 1214              	.LBE299:
 434:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 1215              		.loc 2 434 7 view .LVU347
 1216              	.LBB301:
 1217              	.LBI301:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1218              		.loc 3 258 27 view .LVU348
 1219              	.LBB302:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1220              		.loc 3 260 3 view .LVU349
 1221              		.syntax unified
 1222              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1223 0046 BFF36F8F 		isb 0xF
 1224              	@ 0 "" 2
 1225              	.LVL53:
 1226              		.thumb
 1227              		.syntax unified
 1228              	.L70:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1229              		.loc 3 260 3 is_stmt 0 view .LVU350
 1230              	.LBE302:
 1231              	.LBE301:
 1232              	.LBE296:
 1233              	.LBE295:
 1234              	.LBE294:
  73:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  74:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 1235              		.loc 1 74 3 is_stmt 1 view .LVU351
  75:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 1236              		.loc 1 75 1 is_stmt 0 view .LVU352
 1237 004a 0020     		movs	r0, #0
 1238 004c 30BD     		pop	{r4, r5, pc}
 1239              	.L78:
 1240 004e 00BF     		.align	2
 1241              	.L77:
 1242 0050 00ED00E0 		.word	-536810240
 1243              		.cfi_endproc
 1244              	.LFE843:
 1246              		.section	.text.set_mcu_cache_state,"ax",%progbits
 1247              		.align	1
 1248              		.global	set_mcu_cache_state
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1253              	set_mcu_cache_state:
 1254              	.LVL54:
 1255              	.LFB844:
  76:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  77:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** void set_mcu_cache_state(uint8_t i_cache_state, uint8_t d_cache_state)
  78:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 1256              		.loc 1 78 1 is_stmt 1 view -0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 39


 1259              		@ frame_needed = 0, uses_anonymous_args = 0
  79:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if (i_cache_state)
 1260              		.loc 1 79 3 view .LVU354
  78:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if (i_cache_state)
 1261              		.loc 1 78 1 is_stmt 0 view .LVU355
 1262 0000 70B5     		push	{r4, r5, r6, lr}
 1263              		.cfi_def_cfa_offset 16
 1264              		.cfi_offset 4, -16
 1265              		.cfi_offset 5, -12
 1266              		.cfi_offset 6, -8
 1267              		.cfi_offset 14, -4
 1268 0002 3D4B     		ldr	r3, .L94
 1269              		.loc 1 79 6 view .LVU356
 1270 0004 0028     		cmp	r0, #0
 1271 0006 45D0     		beq	.L80
  80:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
  81:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_EnableICache();
 1272              		.loc 1 81 5 is_stmt 1 view .LVU357
 1273              	.LBB303:
 1274              	.LBI303:
  57:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 1275              		.loc 2 57 27 view .LVU358
 1276              	.LBB304:
  60:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1277              		.loc 2 60 5 view .LVU359
  60:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1278              		.loc 2 60 12 is_stmt 0 view .LVU360
 1279 0008 5A69     		ldr	r2, [r3, #20]
  60:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1280              		.loc 2 60 8 view .LVU361
 1281 000a 12F40032 		ands	r2, r2, #131072
 1282 000e 11D1     		bne	.L81
  62:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 1283              		.loc 2 62 5 is_stmt 1 view .LVU362
 1284              	.LBB305:
 1285              	.LBI305:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1286              		.loc 3 269 27 view .LVU363
 1287              	.LBB306:
 1288              		.loc 3 271 3 view .LVU364
 1289              		.syntax unified
 1290              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1291 0010 BFF34F8F 		dsb 0xF
 1292              	@ 0 "" 2
 1293              		.thumb
 1294              		.syntax unified
 1295              	.LBE306:
 1296              	.LBE305:
  63:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1297              		.loc 2 63 5 view .LVU365
 1298              	.LBB307:
 1299              	.LBI307:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1300              		.loc 3 258 27 view .LVU366
 1301              	.LBB308:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1302              		.loc 3 260 3 view .LVU367
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 40


 1303              		.syntax unified
 1304              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1305 0014 BFF36F8F 		isb 0xF
 1306              	@ 0 "" 2
 1307              		.thumb
 1308              		.syntax unified
 1309              	.LBE308:
 1310              	.LBE307:
  64:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1311              		.loc 2 64 5 view .LVU368
  64:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1312              		.loc 2 64 18 is_stmt 0 view .LVU369
 1313 0018 C3F85022 		str	r2, [r3, #592]
  65:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 1314              		.loc 2 65 5 is_stmt 1 view .LVU370
 1315              	.LBB309:
 1316              	.LBI309:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1317              		.loc 3 269 27 view .LVU371
 1318              	.LBB310:
 1319              		.loc 3 271 3 view .LVU372
 1320              		.syntax unified
 1321              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1322 001c BFF34F8F 		dsb 0xF
 1323              	@ 0 "" 2
 1324              		.thumb
 1325              		.syntax unified
 1326              	.LBE310:
 1327              	.LBE309:
  66:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 1328              		.loc 2 66 5 view .LVU373
 1329              	.LBB311:
 1330              	.LBI311:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1331              		.loc 3 258 27 view .LVU374
 1332              	.LBB312:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1333              		.loc 3 260 3 view .LVU375
 1334              		.syntax unified
 1335              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1336 0020 BFF36F8F 		isb 0xF
 1337              	@ 0 "" 2
 1338              		.thumb
 1339              		.syntax unified
 1340              	.LBE312:
 1341              	.LBE311:
  67:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1342              		.loc 2 67 5 view .LVU376
  67:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1343              		.loc 2 67 8 is_stmt 0 view .LVU377
 1344 0024 5A69     		ldr	r2, [r3, #20]
  67:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1345              		.loc 2 67 14 view .LVU378
 1346 0026 42F40032 		orr	r2, r2, #131072
 1347 002a 5A61     		str	r2, [r3, #20]
  68:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 1348              		.loc 2 68 5 is_stmt 1 view .LVU379
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 41


 1349              	.LBB313:
 1350              	.LBI313:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1351              		.loc 3 269 27 view .LVU380
 1352              	.LBB314:
 1353              		.loc 3 271 3 view .LVU381
 1354              	.L92:
 1355              	.LBE314:
 1356              	.LBE313:
 1357              	.LBE304:
 1358              	.LBE303:
 1359              	.LBB315:
 1360              	.LBB316:
  85:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 1361              		.loc 2 85 5 view .LVU382
 1362              	.LBB317:
 1363              	.LBI317:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1364              		.loc 3 269 27 view .LVU383
 1365              	.LBB318:
 1366              		.loc 3 271 3 view .LVU384
 1367              		.syntax unified
 1368              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1369 002c BFF34F8F 		dsb 0xF
 1370              	@ 0 "" 2
 1371              		.thumb
 1372              		.syntax unified
 1373              	.LBE318:
 1374              	.LBE317:
  86:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 1375              		.loc 2 86 5 view .LVU385
 1376              	.LBB319:
 1377              	.LBI319:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1378              		.loc 3 258 27 view .LVU386
 1379              	.LBB320:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1380              		.loc 3 260 3 view .LVU387
 1381              		.syntax unified
 1382              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1383 0030 BFF36F8F 		isb 0xF
 1384              	@ 0 "" 2
 1385              		.thumb
 1386              		.syntax unified
 1387              	.L81:
 1388              	.LBE320:
 1389              	.LBE319:
 1390              	.LBE316:
 1391              	.LBE315:
  82:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  83:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   else
  84:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
  85:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_DisableICache();
  86:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  87:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   
  88:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if (d_cache_state)
 1392              		.loc 1 88 3 view .LVU388
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 42


 1393 0034 304B     		ldr	r3, .L94
 1394              		.loc 1 88 6 is_stmt 0 view .LVU389
 1395 0036 C1B3     		cbz	r1, .L82
  89:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
  90:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_EnableDCache();
 1396              		.loc 1 90 5 is_stmt 1 view .LVU390
 1397              	.LBB326:
 1398              	.LBI326:
 141:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 1399              		.loc 2 141 27 view .LVU391
 1400              	.LBB327:
 144:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 1401              		.loc 2 144 5 view .LVU392
 145:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 1402              		.loc 2 145 5 view .LVU393
 146:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1403              		.loc 2 146 5 view .LVU394
 148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1404              		.loc 2 148 5 view .LVU395
 148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1405              		.loc 2 148 12 is_stmt 0 view .LVU396
 1406 0038 5A69     		ldr	r2, [r3, #20]
 148:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1407              		.loc 2 148 8 view .LVU397
 1408 003a 12F48032 		ands	r2, r2, #65536
 1409 003e 28D1     		bne	.L79
 150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1410              		.loc 2 150 5 is_stmt 1 view .LVU398
 150:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1411              		.loc 2 150 17 is_stmt 0 view .LVU399
 1412 0040 C3F88420 		str	r2, [r3, #132]
 151:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1413              		.loc 2 151 5 is_stmt 1 view .LVU400
 1414              	.LBB328:
 1415              	.LBI328:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1416              		.loc 3 269 27 view .LVU401
 1417              	.LBB329:
 1418              		.loc 3 271 3 view .LVU402
 1419              		.syntax unified
 1420              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1421 0044 BFF34F8F 		dsb 0xF
 1422              	@ 0 "" 2
 1423              		.thumb
 1424              		.syntax unified
 1425              	.LBE329:
 1426              	.LBE328:
 153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1427              		.loc 2 153 5 view .LVU403
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1428              		.loc 2 160 52 is_stmt 0 view .LVU404
 1429 0048 43F6E074 		movw	r4, #16352
 153:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1430              		.loc 2 153 12 view .LVU405
 1431 004c D3F88020 		ldr	r2, [r3, #128]
 1432              	.LVL55:
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 43


 1433              		.loc 2 156 5 is_stmt 1 view .LVU406
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1434              		.loc 2 158 12 is_stmt 0 view .LVU407
 1435 0050 C2F3C900 		ubfx	r0, r2, #3, #10
 1436              	.LVL56:
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1437              		.loc 2 156 10 view .LVU408
 1438 0054 C2F34E32 		ubfx	r2, r2, #13, #15
 1439              	.LVL57:
 156:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1440              		.loc 2 156 10 view .LVU409
 1441 0058 5201     		lsls	r2, r2, #5
 1442              	.LVL58:
 1443              	.L85:
 157:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 1444              		.loc 2 157 5 is_stmt 1 view .LVU410
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1445              		.loc 2 158 7 view .LVU411
 158:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1446              		.loc 2 158 12 is_stmt 0 view .LVU412
 1447 005a 00F1010E 		add	lr, r0, #1
 1448 005e 0146     		mov	r1, r0
 1449 0060 4EF001E0 		dls	lr, lr
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1450              		.loc 2 160 52 view .LVU413
 1451 0064 02EA0406 		and	r6, r2, r4
 1452              	.LVL59:
 1453              	.L84:
 159:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 1454              		.loc 2 159 7 is_stmt 1 view .LVU414
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1455              		.loc 2 160 9 view .LVU415
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1456              		.loc 2 160 73 is_stmt 0 view .LVU416
 1457 0068 46EA8175 		orr	r5, r6, r1, lsl #30
 160:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1458              		.loc 2 160 20 view .LVU417
 1459 006c C3F86052 		str	r5, [r3, #608]
 165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 1460              		.loc 2 165 23 is_stmt 1 discriminator 1 view .LVU418
 165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 1461              		.loc 2 165 20 is_stmt 0 discriminator 1 view .LVU419
 1462 0070 0139     		subs	r1, r1, #1
 1463              	.LVL60:
 165:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 1464              		.loc 2 165 23 discriminator 1 view .LVU420
 1465 0072 0FF007C8 		le	lr, .L84
 166:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1466              		.loc 2 166 20 is_stmt 1 view .LVU421
 1467 0076 203A     		subs	r2, r2, #32
 1468 0078 12F1200F 		cmn	r2, #32
 1469 007c EDD1     		bne	.L85
 167:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1470              		.loc 2 167 5 view .LVU422
 1471              	.LBB330:
 1472              	.LBI330:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 44


 1473              		.loc 3 269 27 view .LVU423
 1474              	.LBB331:
 1475              		.loc 3 271 3 view .LVU424
 1476              		.syntax unified
 1477              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1478 007e BFF34F8F 		dsb 0xF
 1479              	@ 0 "" 2
 1480              		.thumb
 1481              		.syntax unified
 1482              	.LBE331:
 1483              	.LBE330:
 169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1484              		.loc 2 169 5 view .LVU425
 169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1485              		.loc 2 169 8 is_stmt 0 view .LVU426
 1486 0082 5A69     		ldr	r2, [r3, #20]
 169:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1487              		.loc 2 169 14 view .LVU427
 1488 0084 42F48032 		orr	r2, r2, #65536
 1489 0088 5A61     		str	r2, [r3, #20]
 171:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 1490              		.loc 2 171 5 is_stmt 1 view .LVU428
 1491              	.LBB332:
 1492              	.LBI332:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1493              		.loc 3 269 27 view .LVU429
 1494              	.LBB333:
 1495              		.loc 3 271 3 view .LVU430
 1496              	.LVL61:
 1497              	.L93:
 1498              		.loc 3 271 3 is_stmt 0 view .LVU431
 1499              	.LBE333:
 1500              	.LBE332:
 1501              	.LBE327:
 1502              	.LBE326:
 1503              	.LBB334:
 1504              	.LBB335:
 239:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 1505              		.loc 2 239 5 is_stmt 1 view .LVU432
 1506              	.LBB336:
 1507              	.LBI336:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1508              		.loc 3 269 27 view .LVU433
 1509              	.LBB337:
 1510              		.loc 3 271 3 view .LVU434
 1511              		.syntax unified
 1512              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1513 008a BFF34F8F 		dsb 0xF
 1514              	@ 0 "" 2
 1515              		.thumb
 1516              		.syntax unified
 1517              	.LBE337:
 1518              	.LBE336:
 240:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 1519              		.loc 2 240 5 view .LVU435
 1520              	.LBB338:
 1521              	.LBI338:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 45


 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1522              		.loc 3 258 27 view .LVU436
 1523              	.LBB339:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1524              		.loc 3 260 3 view .LVU437
 1525              		.syntax unified
 1526              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1527 008e BFF36F8F 		isb 0xF
 1528              	@ 0 "" 2
 1529              		.thumb
 1530              		.syntax unified
 1531              	.L79:
 1532              	.LBE339:
 1533              	.LBE338:
 1534              	.LBE335:
 1535              	.LBE334:
  91:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  92:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   else
  93:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
  94:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_DisableDCache();
  95:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  96:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }...
 1536              		.loc 1 96 1 is_stmt 0 view .LVU438
 1537 0092 70BD     		pop	{r4, r5, r6, pc}
 1538              	.LVL62:
 1539              	.L80:
  85:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_DisableICache();
 1540              		.loc 1 85 5 is_stmt 1 view .LVU439
 1541              	.LBB345:
 1542              	.LBI315:
  78:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 1543              		.loc 2 78 27 view .LVU440
 1544              	.LBB325:
  81:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 1545              		.loc 2 81 5 view .LVU441
 1546              	.LBB321:
 1547              	.LBI321:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1548              		.loc 3 269 27 view .LVU442
 1549              	.LBB322:
 1550              		.loc 3 271 3 view .LVU443
 1551              		.syntax unified
 1552              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1553 0094 BFF34F8F 		dsb 0xF
 1554              	@ 0 "" 2
 1555              		.thumb
 1556              		.syntax unified
 1557              	.LBE322:
 1558              	.LBE321:
  82:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 1559              		.loc 2 82 5 view .LVU444
 1560              	.LBB323:
 1561              	.LBI323:
 258:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1562              		.loc 3 258 27 view .LVU445
 1563              	.LBB324:
 260:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 46


 1564              		.loc 3 260 3 view .LVU446
 1565              		.syntax unified
 1566              	@ 260 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1567 0098 BFF36F8F 		isb 0xF
 1568              	@ 0 "" 2
 1569              		.thumb
 1570              		.syntax unified
 1571              	.LBE324:
 1572              	.LBE323:
  83:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1573              		.loc 2 83 5 view .LVU447
  83:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1574              		.loc 2 83 8 is_stmt 0 view .LVU448
 1575 009c 5A69     		ldr	r2, [r3, #20]
  83:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1576              		.loc 2 83 14 view .LVU449
 1577 009e 22F40032 		bic	r2, r2, #131072
 1578 00a2 5A61     		str	r2, [r3, #20]
  84:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1579              		.loc 2 84 5 is_stmt 1 view .LVU450
  84:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1580              		.loc 2 84 18 is_stmt 0 view .LVU451
 1581 00a4 C3F85002 		str	r0, [r3, #592]
 1582 00a8 C0E7     		b	.L92
 1583              	.L82:
 1584              	.LBE325:
 1585              	.LBE345:
  94:../../Middlewares/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_DisableDCache();
 1586              		.loc 1 94 5 is_stmt 1 view .LVU452
 1587              	.LBB346:
 1588              	.LBI334:
 181:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 1589              		.loc 2 181 27 view .LVU453
 1590              	.LBB344:
 184:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 1591              		.loc 2 184 5 view .LVU454
 194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1592              		.loc 2 194 5 view .LVU455
 194:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1593              		.loc 2 194 17 is_stmt 0 view .LVU456
 1594 00aa C3F88410 		str	r1, [r3, #132]
 195:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1595              		.loc 2 195 5 is_stmt 1 view .LVU457
 1596              	.LBB340:
 1597              	.LBI340:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1598              		.loc 3 269 27 view .LVU458
 1599              	.LBB341:
 1600              		.loc 3 271 3 view .LVU459
 1601              		.syntax unified
 1602              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1603 00ae BFF34F8F 		dsb 0xF
 1604              	@ 0 "" 2
 1605              		.thumb
 1606              		.syntax unified
 1607              	.LBE341:
 1608              	.LBE340:
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 47


 197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1609              		.loc 2 197 5 view .LVU460
 197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1610              		.loc 2 197 8 is_stmt 0 view .LVU461
 1611 00b2 5A69     		ldr	r2, [r3, #20]
 197:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1612              		.loc 2 197 14 view .LVU462
 1613 00b4 22F48032 		bic	r2, r2, #65536
 1614 00b8 5A61     		str	r2, [r3, #20]
 198:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1615              		.loc 2 198 5 is_stmt 1 view .LVU463
 1616              	.LBB342:
 1617              	.LBI342:
 269:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1618              		.loc 3 269 27 view .LVU464
 1619              	.LBB343:
 1620              		.loc 3 271 3 view .LVU465
 1621              		.syntax unified
 1622              	@ 271 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1623 00ba BFF34F8F 		dsb 0xF
 1624              	@ 0 "" 2
 1625              		.thumb
 1626              		.syntax unified
 1627              	.LBE343:
 1628              	.LBE342:
 225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 1629              		.loc 2 225 5 view .LVU466
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1630              		.loc 2 231 61 is_stmt 0 view .LVU467
 1631 00be 43F6E074 		movw	r4, #16352
 225:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 1632              		.loc 2 225 24 view .LVU468
 1633 00c2 D3F88020 		ldr	r2, [r3, #128]
 1634              	.LVL63:
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1635              		.loc 2 227 5 is_stmt 1 view .LVU469
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1636              		.loc 2 229 21 is_stmt 0 view .LVU470
 1637 00c6 C2F3C900 		ubfx	r0, r2, #3, #10
 1638              	.LVL64:
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1639              		.loc 2 227 19 view .LVU471
 1640 00ca C2F34E32 		ubfx	r2, r2, #13, #15
 1641              	.LVL65:
 227:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1642              		.loc 2 227 19 view .LVU472
 1643 00ce 5201     		lsls	r2, r2, #5
 1644              	.LVL66:
 1645              	.L87:
 228:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 1646              		.loc 2 228 5 is_stmt 1 view .LVU473
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1647              		.loc 2 229 7 view .LVU474
 229:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1648              		.loc 2 229 19 is_stmt 0 view .LVU475
 1649 00d0 00F1010E 		add	lr, r0, #1
 1650 00d4 0146     		mov	r1, r0
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 48


 1651 00d6 4EF001E0 		dls	lr, lr
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1652              		.loc 2 231 61 view .LVU476
 1653 00da 02EA0406 		and	r6, r2, r4
 1654              	.LVL67:
 1655              	.L86:
 230:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 1656              		.loc 2 230 7 is_stmt 1 view .LVU477
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1657              		.loc 2 231 9 view .LVU478
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1658              		.loc 2 231 83 is_stmt 0 view .LVU479
 1659 00de 46EA8175 		orr	r5, r6, r1, lsl #30
 231:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1660              		.loc 2 231 21 view .LVU480
 1661 00e2 C3F87452 		str	r5, [r3, #628]
 236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 1662              		.loc 2 236 30 is_stmt 1 discriminator 1 view .LVU481
 236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 1663              		.loc 2 236 27 is_stmt 0 discriminator 1 view .LVU482
 1664 00e6 0139     		subs	r1, r1, #1
 1665              	.LVL68:
 236:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 1666              		.loc 2 236 30 discriminator 1 view .LVU483
 1667 00e8 0FF007C8 		le	lr, .L86
 237:../../STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1668              		.loc 2 237 27 is_stmt 1 view .LVU484
 1669 00ec 203A     		subs	r2, r2, #32
 1670 00ee 12F1200F 		cmn	r2, #32
 1671 00f2 EDD1     		bne	.L87
 1672 00f4 C9E7     		b	.L93
 1673              	.L95:
 1674 00f6 00BF     		.align	2
 1675              	.L94:
 1676 00f8 00ED00E0 		.word	-536810240
 1677              	.LBE344:
 1678              	.LBE346:
 1679              		.cfi_endproc
 1680              	.LFE844:
 1682              		.text
 1683              	.Letext0:
 1684              		.file 5 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1685              		.file 6 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1686              		.file 7 "../../STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 mcu_cache.c
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:26     .text.mcu_cache_enable:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:32     .text.mcu_cache_enable:00000000 mcu_cache_enable
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:186    .text.mcu_cache_enable:00000064 $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:191    .text.mcu_cache_disable:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:197    .text.mcu_cache_disable:00000000 mcu_cache_disable
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:341    .text.mcu_cache_disable:0000005c $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:346    .text.mcu_cache_invalidate:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:352    .text.mcu_cache_invalidate:00000000 mcu_cache_invalidate
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:494    .text.mcu_cache_invalidate:00000058 $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:499    .text.mcu_cache_clean:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:505    .text.mcu_cache_clean:00000000 mcu_cache_clean
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:646    .text.mcu_cache_clean:00000058 $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:651    .text.mcu_cache_clean_invalidate:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:657    .text.mcu_cache_clean_invalidate:00000000 mcu_cache_clean_invalidate
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:798    .text.mcu_cache_clean_invalidate:00000058 $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:803    .text.mcu_cache_invalidate_range:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:809    .text.mcu_cache_invalidate_range:00000000 mcu_cache_invalidate_range
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:946    .text.mcu_cache_invalidate_range:00000050 $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:951    .text.mcu_cache_clean_range:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:957    .text.mcu_cache_clean_range:00000000 mcu_cache_clean_range
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:1094   .text.mcu_cache_clean_range:00000050 $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:1099   .text.mcu_cache_clean_invalidate_range:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:1105   .text.mcu_cache_clean_invalidate_range:00000000 mcu_cache_clean_invalidate_range
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:1242   .text.mcu_cache_clean_invalidate_range:00000050 $d
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:1247   .text.set_mcu_cache_state:00000000 $t
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:1253   .text.set_mcu_cache_state:00000000 set_mcu_cache_state
C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s:1676   .text.set_mcu_cache_state:000000f8 $d
                           .group:00000000 wm4.0.edffc6ad2f5eb1e671bbefdf8c481eb3
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.e6f895f5dec93fd886896ef3aa220611
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.newlib.h.7.a37ffbe9e5aff74303f4e60b1cc1c01b
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
ARM GAS  C:\Users\Antonio\AppData\Local\Temp\ccnvhGwg.s 			page 50


                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.3a8f01490e8852464e9fcb69092e9c75
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8

NO UNDEFINED SYMBOLS
