/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi_rx_eq_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 4:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:21 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_hdmi_rx_eq_0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 4:43p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_RX_EQ_0_H__
#define BCHP_HDMI_RX_EQ_0_H__

/***************************************************************************
 *HDMI_RX_EQ_0 - HDMI Receiver Equalizer Registers 0
 ***************************************************************************/
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH0         0x006c6600 /* AEQ_REV_ID_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0       0x006c6604 /* AEQ_CONTROL1_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0       0x006c6608 /* AEQ_CONTROL2_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0         0x006c660c /* AEQ_FRC_EQ_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0         0x006c6610 /* AEQ_FRC_OC_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0           0x006c6614 /* AEQ_INIT_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0           0x006c6618 /* AEQ_AEQ1_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0           0x006c661c /* AEQ_AEQ2_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0           0x006c6620 /* AEQ_REGS_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0        0x006c6624 /* AEQ_TP_CTRL_CH0 */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH1         0x006c6640 /* AEQ_REV_ID_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1       0x006c6644 /* AEQ_CONTROL1_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1       0x006c6648 /* AEQ_CONTROL2_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1         0x006c664c /* AEQ_FRC_EQ_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1         0x006c6650 /* AEQ_FRC_OC_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1           0x006c6654 /* AEQ_INIT_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1           0x006c6658 /* AEQ_AEQ1_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1           0x006c665c /* AEQ_AEQ2_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1           0x006c6660 /* AEQ_REGS_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1        0x006c6664 /* AEQ_TP_CTRL_CH1 */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH2         0x006c6680 /* AEQ_REV_ID_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2       0x006c6684 /* AEQ_CONTROL1_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2       0x006c6688 /* AEQ_CONTROL2_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2         0x006c668c /* AEQ_FRC_EQ_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2         0x006c6690 /* AEQ_FRC_OC_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2           0x006c6694 /* AEQ_INIT_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2           0x006c6698 /* AEQ_AEQ1_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2           0x006c669c /* AEQ_AEQ2_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2           0x006c66a0 /* AEQ_REGS_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2        0x006c66a4 /* AEQ_TP_CTRL_CH2 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3       0x006c66c4 /* AEQ_CONTROL1_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3       0x006c66c8 /* AEQ_CONTROL2_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3         0x006c66cc /* AEQ_FRC_EQ_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3         0x006c66d0 /* AEQ_FRC_OC_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3           0x006c66d4 /* AEQ_INIT_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3           0x006c66d8 /* AEQ_AEQ1_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3           0x006c66dc /* AEQ_AEQ2_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3           0x006c66e0 /* AEQ_REGS_CH3 */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3        0x006c66e4 /* AEQ_TP_CTRL_CH3 */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0       0x006c6700 /* RXPMD_REV_ID_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0        0x006c6704 /* RX_CONTROL1_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0     0x006c6708 /* RX_CDR_PROP_BW_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0 0x006c670c /* RX_CDR_ACQ_INTEG_BW_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0 0x006c6710 /* RX_CDR_LOCK_INTEG_BW_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0       0x006c6714 /* RX_CDR_TIMER_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0  0x006c6718 /* RX_FREQ_FRC_INTEG_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0 0x006c671c /* RX_FREQ_MON_CONTROL1_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0 0x006c6720 /* RX_FREQ_MON_STATUS1_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0  0x006c6724 /* RX_HSPMD_CONTROL1_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0   0x006c6728 /* RX_HSPMD_STATUS1_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0 0x006c6738 /* RX_TESTMUX_CONTROL1_CH0 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0 0x006c673c /* RX_TESTMUX_STATUS1_CH0 */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1       0x006c6740 /* RXPMD_REV_ID_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1        0x006c6744 /* RX_CONTROL1_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1     0x006c6748 /* RX_CDR_PROP_BW_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1 0x006c674c /* RX_CDR_ACQ_INTEG_BW_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1 0x006c6750 /* RX_CDR_LOCK_INTEG_BW_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1       0x006c6754 /* RX_CDR_TIMER_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1  0x006c6758 /* RX_FREQ_FRC_INTEG_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1 0x006c675c /* RX_FREQ_MON_CONTROL1_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1 0x006c6760 /* RX_FREQ_MON_STATUS1_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1  0x006c6764 /* RX_HSPMD_CONTROL1_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1   0x006c6768 /* RX_HSPMD_STATUS1_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1 0x006c6778 /* RX_TESTMUX_CONTROL1_CH1 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1 0x006c677c /* RX_TESTMUX_STATUS1_CH1 */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2       0x006c6780 /* RXPMD_REV_ID_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2        0x006c6784 /* RX_CONTROL1_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2     0x006c6788 /* RX_CDR_PROP_BW_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2 0x006c678c /* RX_CDR_ACQ_INTEG_BW_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2 0x006c6790 /* RX_CDR_LOCK_INTEG_BW_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2       0x006c6794 /* RX_CDR_TIMER_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2  0x006c6798 /* RX_FREQ_FRC_INTEG_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2 0x006c679c /* RX_FREQ_MON_CONTROL1_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2 0x006c67a0 /* RX_FREQ_MON_STATUS1_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2  0x006c67a4 /* RX_HSPMD_CONTROL1_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2   0x006c67a8 /* RX_HSPMD_STATUS1_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2 0x006c67b8 /* RX_TESTMUX_CONTROL1_CH2 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2 0x006c67bc /* RX_TESTMUX_STATUS1_CH2 */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3       0x006c67c0 /* RXPMD_REV_ID_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3        0x006c67c4 /* RX_CONTROL1_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3     0x006c67c8 /* RX_CDR_PROP_BW_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3 0x006c67cc /* RX_CDR_ACQ_INTEG_BW_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3 0x006c67d0 /* RX_CDR_LOCK_INTEG_BW_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3       0x006c67d4 /* RX_CDR_TIMER_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3  0x006c67d8 /* RX_FREQ_FRC_INTEG_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3 0x006c67dc /* RX_FREQ_MON_CONTROL1_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3 0x006c67e0 /* RX_FREQ_MON_STATUS1_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3  0x006c67e4 /* RX_HSPMD_CONTROL1_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3   0x006c67e8 /* RX_HSPMD_STATUS1_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3 0x006c67f8 /* RX_TESTMUX_CONTROL1_CH3 */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3 0x006c67fc /* RX_TESTMUX_STATUS1_CH3 */

/***************************************************************************
 *AEQ_REV_ID_CH0 - AEQ_REV_ID_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_REV_ID_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH0_reserved0_MASK            0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH0_reserved0_SHIFT           16

/* HDMI_RX_EQ_0 :: AEQ_REV_ID_CH0 :: AEQ_REV_ID [15:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH0_AEQ_REV_ID_MASK           0x0000ffff
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH0_AEQ_REV_ID_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH0_AEQ_REV_ID_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_CONTROL1_CH0 - AEQ_CONTROL1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: INVERT_OS [15:15] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_INVERT_OS_MASK          0x00008000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_INVERT_OS_SHIFT         15
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_INVERT_OS_DEFAULT       0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: INVERT_ISI [14:14] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_INVERT_ISI_MASK         0x00004000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_INVERT_ISI_SHIFT        14
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_INVERT_ISI_DEFAULT      0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: BALANCE_VAL [13:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_BALANCE_VAL_MASK        0x00003000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_BALANCE_VAL_SHIFT       12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_BALANCE_VAL_DEFAULT     0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: OC_FRZ_OFFSET [11:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_OC_FRZ_OFFSET_MASK      0x00000f00
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_OC_FRZ_OFFSET_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_OC_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: EQ_FRZ_OFFSET [07:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_EQ_FRZ_OFFSET_MASK      0x000000f0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_EQ_FRZ_OFFSET_SHIFT     4
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_EQ_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: FREEZE [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_FREEZE_MASK             0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_FREEZE_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_FREEZE_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: ENABLE [02:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_ENABLE_MASK             0x00000004
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_ENABLE_SHIFT            2
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_ENABLE_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: RESET [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_RESET_MASK              0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_RESET_SHIFT             1
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_RESET_DEFAULT           0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH0 :: PWRDN [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_PWRDN_MASK              0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_PWRDN_SHIFT             0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH0_PWRDN_DEFAULT           0x00000000

/***************************************************************************
 *AEQ_CONTROL2_CH0 - AEQ_CONTROL2_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: TEST_MUX [15:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_TEST_MUX_MASK           0x0000e000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_TEST_MUX_SHIFT          13
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_TEST_MUX_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: EQ_FMT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_EQ_FMT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_EQ_FMT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_EQ_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: OC_FMT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_OC_FMT_MASK             0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_OC_FMT_SHIFT            11
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_OC_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: T_HG_ACQ [10:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_HG_ACQ_MASK           0x00000600
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_HG_ACQ_SHIFT          9
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_HG_ACQ_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: T_AEQ2 [08:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_AEQ2_MASK             0x000001c0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_AEQ2_SHIFT            6
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_AEQ2_DEFAULT          0x00000002

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: T_AEQ1 [05:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_AEQ1_MASK             0x00000038
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_AEQ1_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_AEQ1_DEFAULT          0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH0 :: T_INIT [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_INIT_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_INIT_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH0_T_INIT_DEFAULT          0x00000004

/***************************************************************************
 *AEQ_FRC_EQ_CH0 - AEQ_FRC_EQ_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH0 :: reserved0 [31:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_reserved0_MASK            0xfffffc00
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_reserved0_SHIFT           10

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH0 :: EQ_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH0 :: EQ_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH0 :: EQ_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_VAL_DEFAULT        0x0000001c

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH0 :: EQ_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH0 :: EQ_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH0_EQ_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_FRC_OC_CH0 - AEQ_FRC_OC_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH0 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_reserved0_MASK            0xfffff800
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_reserved0_SHIFT           11

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH0 :: HG_FETCH [10:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_HG_FETCH_MASK             0x00000400
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_HG_FETCH_SHIFT            10
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_HG_FETCH_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH0 :: OC_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH0 :: OC_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH0 :: OC_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_VAL_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH0 :: OC_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH0 :: OC_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH0_OC_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_INIT_CH0 - AEQ_INIT_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: OS_PK_INIT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_PK_INIT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_PK_INIT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_PK_INIT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: OS_BAL_INIT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_BAL_INIT_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_BAL_INIT_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_BAL_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: OS_GAIN_INIT [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_GAIN_INIT_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_GAIN_INIT_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OS_GAIN_INIT_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: OC_FRZ_INIT [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OC_FRZ_INIT_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OC_FRZ_INIT_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OC_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: OC_FRC_INIT [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OC_FRC_INIT_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OC_FRC_INIT_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_OC_FRC_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: ISI_BAL_INIT [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_ISI_BAL_INIT_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_ISI_BAL_INIT_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_ISI_BAL_INIT_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: ISI_GAIN_INIT [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_ISI_GAIN_INIT_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_ISI_GAIN_INIT_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_ISI_GAIN_INIT_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: EQ_FRZ_INIT [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_EQ_FRZ_INIT_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_EQ_FRZ_INIT_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_EQ_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH0 :: EQ_FRC_INIT [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_EQ_FRC_INIT_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_EQ_FRC_INIT_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH0_EQ_FRC_INIT_DEFAULT         0x00000001

/***************************************************************************
 *AEQ_AEQ1_CH0 - AEQ_AEQ1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: OS_PK_AEQ1 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_PK_AEQ1_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_PK_AEQ1_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_PK_AEQ1_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: OS_BAL_AEQ1 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_BAL_AEQ1_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_BAL_AEQ1_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_BAL_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: OS_GAIN_AEQ1 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_GAIN_AEQ1_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_GAIN_AEQ1_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OS_GAIN_AEQ1_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: OC_FRZ_AEQ1 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OC_FRZ_AEQ1_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OC_FRZ_AEQ1_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OC_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: OC_FRC_AEQ1 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OC_FRC_AEQ1_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OC_FRC_AEQ1_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_OC_FRC_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: ISI_BAL_AEQ1 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_ISI_BAL_AEQ1_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_ISI_BAL_AEQ1_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_ISI_BAL_AEQ1_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: ISI_GAIN_AEQ1 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_ISI_GAIN_AEQ1_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_ISI_GAIN_AEQ1_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_ISI_GAIN_AEQ1_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: EQ_FRZ_AEQ1 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_EQ_FRZ_AEQ1_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_EQ_FRZ_AEQ1_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_EQ_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH0 :: EQ_FRC_AEQ1 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_EQ_FRC_AEQ1_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_EQ_FRC_AEQ1_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH0_EQ_FRC_AEQ1_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_AEQ2_CH0 - AEQ_AEQ2_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: OS_PK_AEQ2 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_PK_AEQ2_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_PK_AEQ2_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_PK_AEQ2_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: OS_BAL_AEQ2 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_BAL_AEQ2_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_BAL_AEQ2_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_BAL_AEQ2_DEFAULT         0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: OS_GAIN_AEQ2 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_GAIN_AEQ2_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_GAIN_AEQ2_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OS_GAIN_AEQ2_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: OC_FRZ_AEQ2 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OC_FRZ_AEQ2_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OC_FRZ_AEQ2_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OC_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: OC_FRC_AEQ2 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OC_FRC_AEQ2_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OC_FRC_AEQ2_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_OC_FRC_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: ISI_BAL_AEQ2 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_ISI_BAL_AEQ2_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_ISI_BAL_AEQ2_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_ISI_BAL_AEQ2_DEFAULT        0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: ISI_GAIN_AEQ2 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_ISI_GAIN_AEQ2_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_ISI_GAIN_AEQ2_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_ISI_GAIN_AEQ2_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: EQ_FRZ_AEQ2 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_EQ_FRZ_AEQ2_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_EQ_FRZ_AEQ2_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_EQ_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH0 :: EQ_FRC_AEQ2 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_EQ_FRC_AEQ2_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_EQ_FRC_AEQ2_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH0_EQ_FRC_AEQ2_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_REGS_CH0 - AEQ_REGS_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_REGS_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0_reserved0_MASK              0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0_reserved0_SHIFT             16

/* HDMI_RX_EQ_0 :: AEQ_REGS_CH0 :: AEQ_REGS_VAL [15:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0_AEQ_REGS_VAL_MASK           0x0000ffff
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0_AEQ_REGS_VAL_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0_AEQ_REGS_VAL_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_TP_CTRL_CH0 - AEQ_TP_CTRL_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH0 :: reserved0 [31:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_reserved0_MASK           0xffffffe0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_reserved0_SHIFT          5

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH0 :: STAT_CAP [04:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_STAT_CAP_MASK            0x00000010
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_STAT_CAP_SHIFT           4
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_STAT_CAP_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH0 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_reserved1_MASK           0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_reserved1_SHIFT          3

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH0 :: tp_ctrl [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_tp_ctrl_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_tp_ctrl_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH0_tp_ctrl_DEFAULT          0x00000000

/***************************************************************************
 *AEQ_REV_ID_CH1 - AEQ_REV_ID_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_REV_ID_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH1_reserved0_MASK            0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH1_reserved0_SHIFT           16

/* HDMI_RX_EQ_0 :: AEQ_REV_ID_CH1 :: AEQ_REV_ID [15:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH1_AEQ_REV_ID_MASK           0x0000ffff
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH1_AEQ_REV_ID_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH1_AEQ_REV_ID_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_CONTROL1_CH1 - AEQ_CONTROL1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: INVERT_OS [15:15] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_INVERT_OS_MASK          0x00008000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_INVERT_OS_SHIFT         15
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_INVERT_OS_DEFAULT       0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: INVERT_ISI [14:14] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_INVERT_ISI_MASK         0x00004000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_INVERT_ISI_SHIFT        14
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_INVERT_ISI_DEFAULT      0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: BALANCE_VAL [13:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_BALANCE_VAL_MASK        0x00003000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_BALANCE_VAL_SHIFT       12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_BALANCE_VAL_DEFAULT     0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: OC_FRZ_OFFSET [11:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_OC_FRZ_OFFSET_MASK      0x00000f00
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_OC_FRZ_OFFSET_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_OC_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: EQ_FRZ_OFFSET [07:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_EQ_FRZ_OFFSET_MASK      0x000000f0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_EQ_FRZ_OFFSET_SHIFT     4
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_EQ_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: FREEZE [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_FREEZE_MASK             0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_FREEZE_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_FREEZE_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: ENABLE [02:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_ENABLE_MASK             0x00000004
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_ENABLE_SHIFT            2
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_ENABLE_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: RESET [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_RESET_MASK              0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_RESET_SHIFT             1
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_RESET_DEFAULT           0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH1 :: PWRDN [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_PWRDN_MASK              0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_PWRDN_SHIFT             0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH1_PWRDN_DEFAULT           0x00000000

/***************************************************************************
 *AEQ_CONTROL2_CH1 - AEQ_CONTROL2_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: TEST_MUX [15:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_TEST_MUX_MASK           0x0000e000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_TEST_MUX_SHIFT          13
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_TEST_MUX_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: EQ_FMT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_EQ_FMT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_EQ_FMT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_EQ_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: OC_FMT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_OC_FMT_MASK             0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_OC_FMT_SHIFT            11
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_OC_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: T_HG_ACQ [10:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_HG_ACQ_MASK           0x00000600
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_HG_ACQ_SHIFT          9
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_HG_ACQ_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: T_AEQ2 [08:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_AEQ2_MASK             0x000001c0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_AEQ2_SHIFT            6
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_AEQ2_DEFAULT          0x00000002

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: T_AEQ1 [05:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_AEQ1_MASK             0x00000038
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_AEQ1_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_AEQ1_DEFAULT          0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH1 :: T_INIT [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_INIT_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_INIT_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH1_T_INIT_DEFAULT          0x00000004

/***************************************************************************
 *AEQ_FRC_EQ_CH1 - AEQ_FRC_EQ_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH1 :: reserved0 [31:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_reserved0_MASK            0xfffffc00
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_reserved0_SHIFT           10

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH1 :: EQ_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH1 :: EQ_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH1 :: EQ_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_VAL_DEFAULT        0x0000001c

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH1 :: EQ_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH1 :: EQ_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH1_EQ_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_FRC_OC_CH1 - AEQ_FRC_OC_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH1 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_reserved0_MASK            0xfffff800
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_reserved0_SHIFT           11

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH1 :: HG_FETCH [10:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_HG_FETCH_MASK             0x00000400
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_HG_FETCH_SHIFT            10
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_HG_FETCH_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH1 :: OC_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH1 :: OC_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH1 :: OC_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_VAL_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH1 :: OC_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH1 :: OC_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH1_OC_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_INIT_CH1 - AEQ_INIT_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: OS_PK_INIT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_PK_INIT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_PK_INIT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_PK_INIT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: OS_BAL_INIT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_BAL_INIT_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_BAL_INIT_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_BAL_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: OS_GAIN_INIT [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_GAIN_INIT_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_GAIN_INIT_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OS_GAIN_INIT_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: OC_FRZ_INIT [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OC_FRZ_INIT_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OC_FRZ_INIT_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OC_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: OC_FRC_INIT [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OC_FRC_INIT_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OC_FRC_INIT_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_OC_FRC_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: ISI_BAL_INIT [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_ISI_BAL_INIT_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_ISI_BAL_INIT_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_ISI_BAL_INIT_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: ISI_GAIN_INIT [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_ISI_GAIN_INIT_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_ISI_GAIN_INIT_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_ISI_GAIN_INIT_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: EQ_FRZ_INIT [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_EQ_FRZ_INIT_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_EQ_FRZ_INIT_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_EQ_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH1 :: EQ_FRC_INIT [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_EQ_FRC_INIT_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_EQ_FRC_INIT_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH1_EQ_FRC_INIT_DEFAULT         0x00000001

/***************************************************************************
 *AEQ_AEQ1_CH1 - AEQ_AEQ1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: OS_PK_AEQ1 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_PK_AEQ1_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_PK_AEQ1_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_PK_AEQ1_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: OS_BAL_AEQ1 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_BAL_AEQ1_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_BAL_AEQ1_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_BAL_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: OS_GAIN_AEQ1 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_GAIN_AEQ1_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_GAIN_AEQ1_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OS_GAIN_AEQ1_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: OC_FRZ_AEQ1 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OC_FRZ_AEQ1_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OC_FRZ_AEQ1_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OC_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: OC_FRC_AEQ1 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OC_FRC_AEQ1_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OC_FRC_AEQ1_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_OC_FRC_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: ISI_BAL_AEQ1 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_ISI_BAL_AEQ1_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_ISI_BAL_AEQ1_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_ISI_BAL_AEQ1_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: ISI_GAIN_AEQ1 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_ISI_GAIN_AEQ1_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_ISI_GAIN_AEQ1_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_ISI_GAIN_AEQ1_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: EQ_FRZ_AEQ1 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_EQ_FRZ_AEQ1_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_EQ_FRZ_AEQ1_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_EQ_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH1 :: EQ_FRC_AEQ1 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_EQ_FRC_AEQ1_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_EQ_FRC_AEQ1_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH1_EQ_FRC_AEQ1_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_AEQ2_CH1 - AEQ_AEQ2_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: OS_PK_AEQ2 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_PK_AEQ2_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_PK_AEQ2_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_PK_AEQ2_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: OS_BAL_AEQ2 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_BAL_AEQ2_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_BAL_AEQ2_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_BAL_AEQ2_DEFAULT         0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: OS_GAIN_AEQ2 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_GAIN_AEQ2_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_GAIN_AEQ2_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OS_GAIN_AEQ2_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: OC_FRZ_AEQ2 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OC_FRZ_AEQ2_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OC_FRZ_AEQ2_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OC_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: OC_FRC_AEQ2 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OC_FRC_AEQ2_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OC_FRC_AEQ2_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_OC_FRC_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: ISI_BAL_AEQ2 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_ISI_BAL_AEQ2_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_ISI_BAL_AEQ2_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_ISI_BAL_AEQ2_DEFAULT        0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: ISI_GAIN_AEQ2 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_ISI_GAIN_AEQ2_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_ISI_GAIN_AEQ2_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_ISI_GAIN_AEQ2_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: EQ_FRZ_AEQ2 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_EQ_FRZ_AEQ2_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_EQ_FRZ_AEQ2_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_EQ_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH1 :: EQ_FRC_AEQ2 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_EQ_FRC_AEQ2_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_EQ_FRC_AEQ2_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH1_EQ_FRC_AEQ2_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_REGS_CH1 - AEQ_REGS_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_REGS_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1_reserved0_MASK              0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1_reserved0_SHIFT             16

/* HDMI_RX_EQ_0 :: AEQ_REGS_CH1 :: AEQ_REGS_VAL [15:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1_AEQ_REGS_VAL_MASK           0x0000ffff
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1_AEQ_REGS_VAL_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1_AEQ_REGS_VAL_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_TP_CTRL_CH1 - AEQ_TP_CTRL_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH1 :: reserved0 [31:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_reserved0_MASK           0xffffffe0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_reserved0_SHIFT          5

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH1 :: STAT_CAP [04:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_STAT_CAP_MASK            0x00000010
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_STAT_CAP_SHIFT           4
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_STAT_CAP_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH1 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_reserved1_MASK           0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_reserved1_SHIFT          3

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH1 :: tp_ctrl [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_tp_ctrl_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_tp_ctrl_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH1_tp_ctrl_DEFAULT          0x00000000

/***************************************************************************
 *AEQ_REV_ID_CH2 - AEQ_REV_ID_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_REV_ID_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH2_reserved0_MASK            0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH2_reserved0_SHIFT           16

/* HDMI_RX_EQ_0 :: AEQ_REV_ID_CH2 :: AEQ_REV_ID [15:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH2_AEQ_REV_ID_MASK           0x0000ffff
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH2_AEQ_REV_ID_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_REV_ID_CH2_AEQ_REV_ID_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_CONTROL1_CH2 - AEQ_CONTROL1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: INVERT_OS [15:15] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_INVERT_OS_MASK          0x00008000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_INVERT_OS_SHIFT         15
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_INVERT_OS_DEFAULT       0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: INVERT_ISI [14:14] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_INVERT_ISI_MASK         0x00004000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_INVERT_ISI_SHIFT        14
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_INVERT_ISI_DEFAULT      0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: BALANCE_VAL [13:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_BALANCE_VAL_MASK        0x00003000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_BALANCE_VAL_SHIFT       12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_BALANCE_VAL_DEFAULT     0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: OC_FRZ_OFFSET [11:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_OC_FRZ_OFFSET_MASK      0x00000f00
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_OC_FRZ_OFFSET_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_OC_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: EQ_FRZ_OFFSET [07:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_EQ_FRZ_OFFSET_MASK      0x000000f0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_EQ_FRZ_OFFSET_SHIFT     4
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_EQ_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: FREEZE [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_FREEZE_MASK             0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_FREEZE_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_FREEZE_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: ENABLE [02:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_ENABLE_MASK             0x00000004
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_ENABLE_SHIFT            2
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_ENABLE_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: RESET [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_RESET_MASK              0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_RESET_SHIFT             1
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_RESET_DEFAULT           0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH2 :: PWRDN [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_PWRDN_MASK              0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_PWRDN_SHIFT             0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH2_PWRDN_DEFAULT           0x00000000

/***************************************************************************
 *AEQ_CONTROL2_CH2 - AEQ_CONTROL2_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: TEST_MUX [15:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_TEST_MUX_MASK           0x0000e000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_TEST_MUX_SHIFT          13
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_TEST_MUX_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: EQ_FMT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_EQ_FMT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_EQ_FMT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_EQ_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: OC_FMT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_OC_FMT_MASK             0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_OC_FMT_SHIFT            11
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_OC_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: T_HG_ACQ [10:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_HG_ACQ_MASK           0x00000600
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_HG_ACQ_SHIFT          9
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_HG_ACQ_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: T_AEQ2 [08:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_AEQ2_MASK             0x000001c0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_AEQ2_SHIFT            6
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_AEQ2_DEFAULT          0x00000002

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: T_AEQ1 [05:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_AEQ1_MASK             0x00000038
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_AEQ1_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_AEQ1_DEFAULT          0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH2 :: T_INIT [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_INIT_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_INIT_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH2_T_INIT_DEFAULT          0x00000004

/***************************************************************************
 *AEQ_FRC_EQ_CH2 - AEQ_FRC_EQ_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH2 :: reserved0 [31:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_reserved0_MASK            0xfffffc00
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_reserved0_SHIFT           10

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH2 :: EQ_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH2 :: EQ_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH2 :: EQ_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_VAL_DEFAULT        0x0000001c

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH2 :: EQ_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH2 :: EQ_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH2_EQ_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_FRC_OC_CH2 - AEQ_FRC_OC_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH2 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_reserved0_MASK            0xfffff800
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_reserved0_SHIFT           11

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH2 :: HG_FETCH [10:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_HG_FETCH_MASK             0x00000400
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_HG_FETCH_SHIFT            10
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_HG_FETCH_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH2 :: OC_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH2 :: OC_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH2 :: OC_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_VAL_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH2 :: OC_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH2 :: OC_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH2_OC_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_INIT_CH2 - AEQ_INIT_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: OS_PK_INIT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_PK_INIT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_PK_INIT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_PK_INIT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: OS_BAL_INIT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_BAL_INIT_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_BAL_INIT_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_BAL_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: OS_GAIN_INIT [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_GAIN_INIT_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_GAIN_INIT_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OS_GAIN_INIT_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: OC_FRZ_INIT [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OC_FRZ_INIT_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OC_FRZ_INIT_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OC_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: OC_FRC_INIT [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OC_FRC_INIT_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OC_FRC_INIT_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_OC_FRC_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: ISI_BAL_INIT [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_ISI_BAL_INIT_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_ISI_BAL_INIT_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_ISI_BAL_INIT_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: ISI_GAIN_INIT [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_ISI_GAIN_INIT_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_ISI_GAIN_INIT_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_ISI_GAIN_INIT_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: EQ_FRZ_INIT [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_EQ_FRZ_INIT_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_EQ_FRZ_INIT_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_EQ_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH2 :: EQ_FRC_INIT [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_EQ_FRC_INIT_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_EQ_FRC_INIT_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH2_EQ_FRC_INIT_DEFAULT         0x00000001

/***************************************************************************
 *AEQ_AEQ1_CH2 - AEQ_AEQ1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: OS_PK_AEQ1 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_PK_AEQ1_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_PK_AEQ1_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_PK_AEQ1_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: OS_BAL_AEQ1 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_BAL_AEQ1_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_BAL_AEQ1_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_BAL_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: OS_GAIN_AEQ1 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_GAIN_AEQ1_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_GAIN_AEQ1_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OS_GAIN_AEQ1_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: OC_FRZ_AEQ1 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OC_FRZ_AEQ1_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OC_FRZ_AEQ1_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OC_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: OC_FRC_AEQ1 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OC_FRC_AEQ1_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OC_FRC_AEQ1_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_OC_FRC_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: ISI_BAL_AEQ1 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_ISI_BAL_AEQ1_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_ISI_BAL_AEQ1_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_ISI_BAL_AEQ1_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: ISI_GAIN_AEQ1 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_ISI_GAIN_AEQ1_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_ISI_GAIN_AEQ1_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_ISI_GAIN_AEQ1_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: EQ_FRZ_AEQ1 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_EQ_FRZ_AEQ1_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_EQ_FRZ_AEQ1_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_EQ_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH2 :: EQ_FRC_AEQ1 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_EQ_FRC_AEQ1_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_EQ_FRC_AEQ1_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH2_EQ_FRC_AEQ1_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_AEQ2_CH2 - AEQ_AEQ2_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: OS_PK_AEQ2 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_PK_AEQ2_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_PK_AEQ2_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_PK_AEQ2_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: OS_BAL_AEQ2 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_BAL_AEQ2_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_BAL_AEQ2_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_BAL_AEQ2_DEFAULT         0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: OS_GAIN_AEQ2 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_GAIN_AEQ2_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_GAIN_AEQ2_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OS_GAIN_AEQ2_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: OC_FRZ_AEQ2 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OC_FRZ_AEQ2_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OC_FRZ_AEQ2_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OC_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: OC_FRC_AEQ2 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OC_FRC_AEQ2_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OC_FRC_AEQ2_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_OC_FRC_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: ISI_BAL_AEQ2 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_ISI_BAL_AEQ2_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_ISI_BAL_AEQ2_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_ISI_BAL_AEQ2_DEFAULT        0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: ISI_GAIN_AEQ2 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_ISI_GAIN_AEQ2_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_ISI_GAIN_AEQ2_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_ISI_GAIN_AEQ2_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: EQ_FRZ_AEQ2 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_EQ_FRZ_AEQ2_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_EQ_FRZ_AEQ2_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_EQ_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH2 :: EQ_FRC_AEQ2 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_EQ_FRC_AEQ2_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_EQ_FRC_AEQ2_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH2_EQ_FRC_AEQ2_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_REGS_CH2 - AEQ_REGS_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_REGS_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2_reserved0_MASK              0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2_reserved0_SHIFT             16

/* HDMI_RX_EQ_0 :: AEQ_REGS_CH2 :: AEQ_REGS_VAL [15:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2_AEQ_REGS_VAL_MASK           0x0000ffff
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2_AEQ_REGS_VAL_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2_AEQ_REGS_VAL_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_TP_CTRL_CH2 - AEQ_TP_CTRL_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH2 :: reserved0 [31:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_reserved0_MASK           0xffffffe0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_reserved0_SHIFT          5

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH2 :: STAT_CAP [04:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_STAT_CAP_MASK            0x00000010
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_STAT_CAP_SHIFT           4
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_STAT_CAP_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH2 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_reserved1_MASK           0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_reserved1_SHIFT          3

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH2 :: tp_ctrl [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_tp_ctrl_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_tp_ctrl_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH2_tp_ctrl_DEFAULT          0x00000000

/***************************************************************************
 *AEQ_CONTROL1_CH3 - AEQ_CONTROL1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: INVERT_OS [15:15] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_INVERT_OS_MASK          0x00008000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_INVERT_OS_SHIFT         15
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_INVERT_OS_DEFAULT       0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: INVERT_ISI [14:14] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_INVERT_ISI_MASK         0x00004000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_INVERT_ISI_SHIFT        14
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_INVERT_ISI_DEFAULT      0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: BALANCE_VAL [13:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_BALANCE_VAL_MASK        0x00003000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_BALANCE_VAL_SHIFT       12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_BALANCE_VAL_DEFAULT     0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: OC_FRZ_OFFSET [11:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_OC_FRZ_OFFSET_MASK      0x00000f00
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_OC_FRZ_OFFSET_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_OC_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: EQ_FRZ_OFFSET [07:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_EQ_FRZ_OFFSET_MASK      0x000000f0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_EQ_FRZ_OFFSET_SHIFT     4
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_EQ_FRZ_OFFSET_DEFAULT   0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: FREEZE [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_FREEZE_MASK             0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_FREEZE_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_FREEZE_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: ENABLE [02:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_ENABLE_MASK             0x00000004
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_ENABLE_SHIFT            2
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_ENABLE_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: RESET [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_RESET_MASK              0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_RESET_SHIFT             1
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_RESET_DEFAULT           0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL1_CH3 :: PWRDN [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_PWRDN_MASK              0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_PWRDN_SHIFT             0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL1_CH3_PWRDN_DEFAULT           0x00000000

/***************************************************************************
 *AEQ_CONTROL2_CH3 - AEQ_CONTROL2_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: TEST_MUX [15:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_TEST_MUX_MASK           0x0000e000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_TEST_MUX_SHIFT          13
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_TEST_MUX_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: EQ_FMT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_EQ_FMT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_EQ_FMT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_EQ_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: OC_FMT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_OC_FMT_MASK             0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_OC_FMT_SHIFT            11
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_OC_FMT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: T_HG_ACQ [10:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_HG_ACQ_MASK           0x00000600
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_HG_ACQ_SHIFT          9
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_HG_ACQ_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: T_AEQ2 [08:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_AEQ2_MASK             0x000001c0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_AEQ2_SHIFT            6
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_AEQ2_DEFAULT          0x00000002

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: T_AEQ1 [05:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_AEQ1_MASK             0x00000038
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_AEQ1_SHIFT            3
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_AEQ1_DEFAULT          0x00000003

/* HDMI_RX_EQ_0 :: AEQ_CONTROL2_CH3 :: T_INIT [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_INIT_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_INIT_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_CONTROL2_CH3_T_INIT_DEFAULT          0x00000004

/***************************************************************************
 *AEQ_FRC_EQ_CH3 - AEQ_FRC_EQ_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH3 :: reserved0 [31:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_reserved0_MASK            0xfffffc00
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_reserved0_SHIFT           10

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH3 :: EQ_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH3 :: EQ_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH3 :: EQ_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_VAL_DEFAULT        0x0000001c

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH3 :: EQ_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_EQ_CH3 :: EQ_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_EQ_CH3_EQ_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_FRC_OC_CH3 - AEQ_FRC_OC_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH3 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_reserved0_MASK            0xfffff800
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_reserved0_SHIFT           11

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH3 :: HG_FETCH [10:10] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_HG_FETCH_MASK             0x00000400
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_HG_FETCH_SHIFT            10
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_HG_FETCH_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH3 :: OC_FRZ_FRC_VAL [09:09] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_FRZ_FRC_VAL_MASK       0x00000200
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_FRZ_FRC_VAL_SHIFT      9
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_FRZ_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH3 :: OC_FRZ_FRC [08:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_FRZ_FRC_MASK           0x00000100
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_FRZ_FRC_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_FRZ_FRC_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH3 :: OC_REG_VAL [07:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_VAL_MASK           0x000000fc
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_VAL_SHIFT          2
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_VAL_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH3 :: OC_REG_FRC_VAL [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_FRC_VAL_MASK       0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_FRC_VAL_SHIFT      1
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_FRC_VAL_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: AEQ_FRC_OC_CH3 :: OC_REG_FRC [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_FRC_MASK           0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_FRC_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_FRC_OC_CH3_OC_REG_FRC_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_INIT_CH3 - AEQ_INIT_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: OS_PK_INIT [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_PK_INIT_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_PK_INIT_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_PK_INIT_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: OS_BAL_INIT [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_BAL_INIT_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_BAL_INIT_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_BAL_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: OS_GAIN_INIT [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_GAIN_INIT_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_GAIN_INIT_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OS_GAIN_INIT_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: OC_FRZ_INIT [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OC_FRZ_INIT_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OC_FRZ_INIT_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OC_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: OC_FRC_INIT [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OC_FRC_INIT_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OC_FRC_INIT_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_OC_FRC_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: ISI_BAL_INIT [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_ISI_BAL_INIT_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_ISI_BAL_INIT_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_ISI_BAL_INIT_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: ISI_GAIN_INIT [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_ISI_GAIN_INIT_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_ISI_GAIN_INIT_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_ISI_GAIN_INIT_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: EQ_FRZ_INIT [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_EQ_FRZ_INIT_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_EQ_FRZ_INIT_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_EQ_FRZ_INIT_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_INIT_CH3 :: EQ_FRC_INIT [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_EQ_FRC_INIT_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_EQ_FRC_INIT_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_INIT_CH3_EQ_FRC_INIT_DEFAULT         0x00000001

/***************************************************************************
 *AEQ_AEQ1_CH3 - AEQ_AEQ1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: OS_PK_AEQ1 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_PK_AEQ1_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_PK_AEQ1_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_PK_AEQ1_DEFAULT          0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: OS_BAL_AEQ1 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_BAL_AEQ1_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_BAL_AEQ1_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_BAL_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: OS_GAIN_AEQ1 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_GAIN_AEQ1_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_GAIN_AEQ1_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OS_GAIN_AEQ1_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: OC_FRZ_AEQ1 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OC_FRZ_AEQ1_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OC_FRZ_AEQ1_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OC_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: OC_FRC_AEQ1 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OC_FRC_AEQ1_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OC_FRC_AEQ1_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_OC_FRC_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: ISI_BAL_AEQ1 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_ISI_BAL_AEQ1_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_ISI_BAL_AEQ1_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_ISI_BAL_AEQ1_DEFAULT        0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: ISI_GAIN_AEQ1 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_ISI_GAIN_AEQ1_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_ISI_GAIN_AEQ1_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_ISI_GAIN_AEQ1_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: EQ_FRZ_AEQ1 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_EQ_FRZ_AEQ1_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_EQ_FRZ_AEQ1_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_EQ_FRZ_AEQ1_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ1_CH3 :: EQ_FRC_AEQ1 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_EQ_FRC_AEQ1_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_EQ_FRC_AEQ1_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ1_CH3_EQ_FRC_AEQ1_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_AEQ2_CH3 - AEQ_AEQ2_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: reserved0 [31:13] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_reserved0_MASK              0xffffe000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_reserved0_SHIFT             13

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: OS_PK_AEQ2 [12:12] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_PK_AEQ2_MASK             0x00001000
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_PK_AEQ2_SHIFT            12
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_PK_AEQ2_DEFAULT          0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: OS_BAL_AEQ2 [11:11] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_BAL_AEQ2_MASK            0x00000800
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_BAL_AEQ2_SHIFT           11
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_BAL_AEQ2_DEFAULT         0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: OS_GAIN_AEQ2 [10:08] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_GAIN_AEQ2_MASK           0x00000700
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_GAIN_AEQ2_SHIFT          8
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OS_GAIN_AEQ2_DEFAULT        0x00000002

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: OC_FRZ_AEQ2 [07:07] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OC_FRZ_AEQ2_MASK            0x00000080
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OC_FRZ_AEQ2_SHIFT           7
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OC_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: OC_FRC_AEQ2 [06:06] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OC_FRC_AEQ2_MASK            0x00000040
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OC_FRC_AEQ2_SHIFT           6
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_OC_FRC_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: ISI_BAL_AEQ2 [05:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_ISI_BAL_AEQ2_MASK           0x00000020
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_ISI_BAL_AEQ2_SHIFT          5
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_ISI_BAL_AEQ2_DEFAULT        0x00000001

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: ISI_GAIN_AEQ2 [04:02] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_ISI_GAIN_AEQ2_MASK          0x0000001c
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_ISI_GAIN_AEQ2_SHIFT         2
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_ISI_GAIN_AEQ2_DEFAULT       0x00000003

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: EQ_FRZ_AEQ2 [01:01] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_EQ_FRZ_AEQ2_MASK            0x00000002
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_EQ_FRZ_AEQ2_SHIFT           1
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_EQ_FRZ_AEQ2_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_AEQ2_CH3 :: EQ_FRC_AEQ2 [00:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_EQ_FRC_AEQ2_MASK            0x00000001
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_EQ_FRC_AEQ2_SHIFT           0
#define BCHP_HDMI_RX_EQ_0_AEQ_AEQ2_CH3_EQ_FRC_AEQ2_DEFAULT         0x00000000

/***************************************************************************
 *AEQ_REGS_CH3 - AEQ_REGS_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_REGS_CH3 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3_reserved0_MASK              0xffff0000
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3_reserved0_SHIFT             16

/* HDMI_RX_EQ_0 :: AEQ_REGS_CH3 :: AEQ_REGS_VAL [15:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3_AEQ_REGS_VAL_MASK           0x0000ffff
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3_AEQ_REGS_VAL_SHIFT          0
#define BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3_AEQ_REGS_VAL_DEFAULT        0x00000000

/***************************************************************************
 *AEQ_TP_CTRL_CH3 - AEQ_TP_CTRL_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH3 :: reserved0 [31:05] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_reserved0_MASK           0xffffffe0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_reserved0_SHIFT          5

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH3 :: STAT_CAP [04:04] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_STAT_CAP_MASK            0x00000010
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_STAT_CAP_SHIFT           4
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_STAT_CAP_DEFAULT         0x00000000

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH3 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_reserved1_MASK           0x00000008
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_reserved1_SHIFT          3

/* HDMI_RX_EQ_0 :: AEQ_TP_CTRL_CH3 :: tp_ctrl [02:00] */
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_tp_ctrl_MASK             0x00000007
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_tp_ctrl_SHIFT            0
#define BCHP_HDMI_RX_EQ_0_AEQ_TP_CTRL_CH3_tp_ctrl_DEFAULT          0x00000000

/***************************************************************************
 *RXPMD_REV_ID_CH0 - RXPMD_REV_ID_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH0 :: RXPMD_REV_ID [15:00] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0_RXPMD_REV_ID_MASK       0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0_RXPMD_REV_ID_SHIFT      0
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0_RXPMD_REV_ID_DEFAULT    0x00000001

/***************************************************************************
 *RX_CONTROL1_CH0 - RX_CONTROL1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH0 :: reserved0 [31:14] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_reserved0_MASK           0xffffc000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_reserved0_SHIFT          14

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH0 :: RX_PMD_EN_FRC_VAL [13:13] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PMD_EN_FRC_VAL_MASK   0x00002000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PMD_EN_FRC_VAL_SHIFT  13
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PMD_EN_FRC_VAL_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH0 :: RX_PMD_EN_FRC [12:12] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PMD_EN_FRC_MASK       0x00001000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PMD_EN_FRC_SHIFT      12
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PMD_EN_FRC_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH0 :: reserved1 [11:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_reserved1_MASK           0x00000e00
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_reserved1_SHIFT          9

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH0 :: RX_PPM_VAL [08:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PPM_VAL_MASK          0x000001ff
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PPM_VAL_SHIFT         0
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH0_RX_PPM_VAL_DEFAULT       0x00000000

/***************************************************************************
 *RX_CDR_PROP_BW_CH0 - RX_CDR_PROP_BW_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH0 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_reserved0_MASK        0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_reserved0_SHIFT       9

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH0 :: G3_CDR_PROP_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G3_CDR_PROP_BW_MASK   0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G3_CDR_PROP_BW_SHIFT  6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G3_CDR_PROP_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH0 :: G2_CDR_PROP_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G2_CDR_PROP_BW_MASK   0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G2_CDR_PROP_BW_SHIFT  3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G2_CDR_PROP_BW_DEFAULT 0x00000003

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH0 :: G1_CDR_PROP_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G1_CDR_PROP_BW_MASK   0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G1_CDR_PROP_BW_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH0_G1_CDR_PROP_BW_DEFAULT 0x00000004

/***************************************************************************
 *RX_CDR_ACQ_INTEG_BW_CH0 - RX_CDR_ACQ_INTEG_BW_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH0 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_reserved0_MASK   0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_reserved0_SHIFT  9

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH0 :: G3_CDR_ACQ_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G3_CDR_ACQ_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G3_CDR_ACQ_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G3_CDR_ACQ_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH0 :: G2_CDR_ACQ_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G2_CDR_ACQ_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G2_CDR_ACQ_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G2_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH0 :: G1_CDR_ACQ_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G1_CDR_ACQ_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G1_CDR_ACQ_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH0_G1_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_LOCK_INTEG_BW_CH0 - RX_CDR_LOCK_INTEG_BW_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH0 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH0 :: G3_CDR_LOCK_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G3_CDR_LOCK_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G3_CDR_LOCK_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G3_CDR_LOCK_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH0 :: G2_CDR_LOCK_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G2_CDR_LOCK_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G2_CDR_LOCK_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G2_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH0 :: G1_CDR_LOCK_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G1_CDR_LOCK_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G1_CDR_LOCK_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH0_G1_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_TIMER_CH0 - RX_CDR_TIMER_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH0 :: CDR_LOCK_TVAL [15:08] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0_CDR_LOCK_TVAL_MASK      0x0000ff00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0_CDR_LOCK_TVAL_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0_CDR_LOCK_TVAL_DEFAULT   0x000000a0

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH0 :: reserved1 [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0_reserved1_MASK          0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH0_reserved1_SHIFT         0

/***************************************************************************
 *RX_FREQ_FRC_INTEG_CH0 - RX_FREQ_FRC_INTEG_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH0 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_reserved0_SHIFT    11

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH0 :: REGRX_FREQ_FRC [10:10] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_REGRX_FREQ_FRC_MASK 0x00000400
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_REGRX_FREQ_FRC_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_REGRX_FREQ_FRC_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH0 :: REGRX_FREQ_FRC_VAL [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_REGRX_FREQ_FRC_VAL_MASK 0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_REGRX_FREQ_FRC_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH0_REGRX_FREQ_FRC_VAL_DEFAULT 0x00000000

/***************************************************************************
 *RX_FREQ_MON_CONTROL1_CH0 - RX_FREQ_MON_CONTROL1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH0 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH0 :: MON_CORRECT_EN [08:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_MON_CORRECT_EN_MASK 0x00000100
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_MON_CORRECT_EN_SHIFT 8
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_MON_CORRECT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH0 :: MON_MARGIN_VAL [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_MON_MARGIN_VAL_MASK 0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_MON_MARGIN_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH0_MON_MARGIN_VAL_DEFAULT 0x00000094

/***************************************************************************
 *RX_FREQ_MON_STATUS1_CH0 - RX_FREQ_MON_STATUS1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH0 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_reserved0_MASK   0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_reserved0_SHIFT  8

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH0 :: RX_BIT_RATE_GEN [07:06] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_RX_BIT_RATE_GEN_MASK 0x000000c0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_RX_BIT_RATE_GEN_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_RX_BIT_RATE_GEN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH0 :: AFE_RCLK_RATIO [05:04] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_AFE_RCLK_RATIO_MASK 0x00000030
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_AFE_RCLK_RATIO_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_AFE_RCLK_RATIO_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH0 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_reserved1_MASK   0x00000008
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_reserved1_SHIFT  3

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH0 :: RX_CDR_LOCK [02:02] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_RX_CDR_LOCK_MASK 0x00000004
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_RX_CDR_LOCK_SHIFT 2
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_RX_CDR_LOCK_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH0 :: MON_CORRECTED [01:01] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_MON_CORRECTED_MASK 0x00000002
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_MON_CORRECTED_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_MON_CORRECTED_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH0 :: MON_LOST_LOCK [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_MON_LOST_LOCK_MASK 0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_MON_LOST_LOCK_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0_MON_LOST_LOCK_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_CONTROL1_CH0 - RX_HSPMD_CONTROL1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH0 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_reserved0_MASK     0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_reserved0_SHIFT    8

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH0 :: RX_PHACT_8B4BN [07:07] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHACT_8B4BN_MASK 0x00000080
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHACT_8B4BN_SHIFT 7
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHACT_8B4BN_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH0 :: RX_PDET_PZ_SWAP [06:06] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PDET_PZ_SWAP_MASK 0x00000040
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PDET_PZ_SWAP_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PDET_PZ_SWAP_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH0 :: RX_PDET_INV [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PDET_INV_MASK   0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PDET_INV_SHIFT  5
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PDET_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH0 :: RX_PHS_STP_INV [04:04] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHS_STP_INV_MASK 0x00000010
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHS_STP_INV_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHS_STP_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH0 :: RX_PHASE_ROTATE [03:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHASE_ROTATE_MASK 0x0000000f
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHASE_ROTATE_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH0_RX_PHASE_ROTATE_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_STATUS1_CH0 - RX_HSPMD_STATUS1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_reserved0_MASK      0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_reserved0_SHIFT     16

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH0 :: RX_PHASE_COUNTER [15:10] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_RX_PHASE_COUNTER_MASK 0x0000fc00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_RX_PHASE_COUNTER_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_RX_PHASE_COUNTER_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH0 :: RX_INTEG_REG [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_RX_INTEG_REG_MASK   0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_RX_INTEG_REG_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0_RX_INTEG_REG_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_CONTROL1_CH0 - RX_TESTMUX_CONTROL1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH0 :: reserved0 [31:06] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_reserved0_MASK   0xffffffc0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_reserved0_SHIFT  6

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH0 :: TMUX_PORT_EN [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_PORT_EN_MASK 0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_PORT_EN_SHIFT 5
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_PORT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH0 :: TMUX_SEL_READOUT [04:03] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_SEL_READOUT_MASK 0x00000018
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_SEL_READOUT_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_SEL_READOUT_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH0 :: TMUX_SEL_MAIN [02:01] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_SEL_MAIN_MASK 0x00000006
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_SEL_MAIN_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_SEL_MAIN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH0 :: TMUX_FRZ [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_FRZ_MASK    0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_FRZ_SHIFT   0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH0_TMUX_FRZ_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_STATUS1_CH0 - RX_TESTMUX_STATUS1_CH0
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0_reserved0_MASK    0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0_reserved0_SHIFT   16

/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH0 :: TMUX_DATA_READOUT [15:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0_TMUX_DATA_READOUT_MASK 0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0_TMUX_DATA_READOUT_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0_TMUX_DATA_READOUT_DEFAULT 0x00000000

/***************************************************************************
 *RXPMD_REV_ID_CH1 - RXPMD_REV_ID_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH1 :: RXPMD_REV_ID [15:00] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1_RXPMD_REV_ID_MASK       0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1_RXPMD_REV_ID_SHIFT      0
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1_RXPMD_REV_ID_DEFAULT    0x00000001

/***************************************************************************
 *RX_CONTROL1_CH1 - RX_CONTROL1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH1 :: reserved0 [31:14] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_reserved0_MASK           0xffffc000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_reserved0_SHIFT          14

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH1 :: RX_PMD_EN_FRC_VAL [13:13] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PMD_EN_FRC_VAL_MASK   0x00002000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PMD_EN_FRC_VAL_SHIFT  13
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PMD_EN_FRC_VAL_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH1 :: RX_PMD_EN_FRC [12:12] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PMD_EN_FRC_MASK       0x00001000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PMD_EN_FRC_SHIFT      12
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PMD_EN_FRC_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH1 :: reserved1 [11:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_reserved1_MASK           0x00000e00
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_reserved1_SHIFT          9

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH1 :: RX_PPM_VAL [08:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PPM_VAL_MASK          0x000001ff
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PPM_VAL_SHIFT         0
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH1_RX_PPM_VAL_DEFAULT       0x00000000

/***************************************************************************
 *RX_CDR_PROP_BW_CH1 - RX_CDR_PROP_BW_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH1 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_reserved0_MASK        0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_reserved0_SHIFT       9

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH1 :: G3_CDR_PROP_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G3_CDR_PROP_BW_MASK   0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G3_CDR_PROP_BW_SHIFT  6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G3_CDR_PROP_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH1 :: G2_CDR_PROP_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G2_CDR_PROP_BW_MASK   0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G2_CDR_PROP_BW_SHIFT  3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G2_CDR_PROP_BW_DEFAULT 0x00000003

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH1 :: G1_CDR_PROP_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G1_CDR_PROP_BW_MASK   0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G1_CDR_PROP_BW_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH1_G1_CDR_PROP_BW_DEFAULT 0x00000004

/***************************************************************************
 *RX_CDR_ACQ_INTEG_BW_CH1 - RX_CDR_ACQ_INTEG_BW_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH1 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_reserved0_MASK   0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_reserved0_SHIFT  9

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH1 :: G3_CDR_ACQ_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G3_CDR_ACQ_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G3_CDR_ACQ_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G3_CDR_ACQ_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH1 :: G2_CDR_ACQ_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G2_CDR_ACQ_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G2_CDR_ACQ_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G2_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH1 :: G1_CDR_ACQ_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G1_CDR_ACQ_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G1_CDR_ACQ_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH1_G1_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_LOCK_INTEG_BW_CH1 - RX_CDR_LOCK_INTEG_BW_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH1 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH1 :: G3_CDR_LOCK_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G3_CDR_LOCK_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G3_CDR_LOCK_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G3_CDR_LOCK_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH1 :: G2_CDR_LOCK_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G2_CDR_LOCK_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G2_CDR_LOCK_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G2_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH1 :: G1_CDR_LOCK_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G1_CDR_LOCK_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G1_CDR_LOCK_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH1_G1_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_TIMER_CH1 - RX_CDR_TIMER_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH1 :: CDR_LOCK_TVAL [15:08] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1_CDR_LOCK_TVAL_MASK      0x0000ff00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1_CDR_LOCK_TVAL_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1_CDR_LOCK_TVAL_DEFAULT   0x000000a0

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH1 :: reserved1 [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1_reserved1_MASK          0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH1_reserved1_SHIFT         0

/***************************************************************************
 *RX_FREQ_FRC_INTEG_CH1 - RX_FREQ_FRC_INTEG_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH1 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_reserved0_SHIFT    11

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH1 :: REGRX_FREQ_FRC [10:10] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_REGRX_FREQ_FRC_MASK 0x00000400
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_REGRX_FREQ_FRC_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_REGRX_FREQ_FRC_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH1 :: REGRX_FREQ_FRC_VAL [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_REGRX_FREQ_FRC_VAL_MASK 0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_REGRX_FREQ_FRC_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH1_REGRX_FREQ_FRC_VAL_DEFAULT 0x00000000

/***************************************************************************
 *RX_FREQ_MON_CONTROL1_CH1 - RX_FREQ_MON_CONTROL1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH1 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH1 :: MON_CORRECT_EN [08:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_MON_CORRECT_EN_MASK 0x00000100
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_MON_CORRECT_EN_SHIFT 8
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_MON_CORRECT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH1 :: MON_MARGIN_VAL [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_MON_MARGIN_VAL_MASK 0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_MON_MARGIN_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH1_MON_MARGIN_VAL_DEFAULT 0x00000094

/***************************************************************************
 *RX_FREQ_MON_STATUS1_CH1 - RX_FREQ_MON_STATUS1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_reserved0_MASK   0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_reserved0_SHIFT  8

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH1 :: RX_BIT_RATE_GEN [07:06] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_RX_BIT_RATE_GEN_MASK 0x000000c0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_RX_BIT_RATE_GEN_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_RX_BIT_RATE_GEN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH1 :: AFE_RCLK_RATIO [05:04] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_AFE_RCLK_RATIO_MASK 0x00000030
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_AFE_RCLK_RATIO_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_AFE_RCLK_RATIO_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH1 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_reserved1_MASK   0x00000008
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_reserved1_SHIFT  3

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH1 :: RX_CDR_LOCK [02:02] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_RX_CDR_LOCK_MASK 0x00000004
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_RX_CDR_LOCK_SHIFT 2
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_RX_CDR_LOCK_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH1 :: MON_CORRECTED [01:01] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_MON_CORRECTED_MASK 0x00000002
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_MON_CORRECTED_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_MON_CORRECTED_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH1 :: MON_LOST_LOCK [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_MON_LOST_LOCK_MASK 0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_MON_LOST_LOCK_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1_MON_LOST_LOCK_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_CONTROL1_CH1 - RX_HSPMD_CONTROL1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_reserved0_MASK     0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_reserved0_SHIFT    8

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH1 :: RX_PHACT_8B4BN [07:07] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHACT_8B4BN_MASK 0x00000080
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHACT_8B4BN_SHIFT 7
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHACT_8B4BN_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH1 :: RX_PDET_PZ_SWAP [06:06] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PDET_PZ_SWAP_MASK 0x00000040
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PDET_PZ_SWAP_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PDET_PZ_SWAP_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH1 :: RX_PDET_INV [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PDET_INV_MASK   0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PDET_INV_SHIFT  5
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PDET_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH1 :: RX_PHS_STP_INV [04:04] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHS_STP_INV_MASK 0x00000010
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHS_STP_INV_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHS_STP_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH1 :: RX_PHASE_ROTATE [03:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHASE_ROTATE_MASK 0x0000000f
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHASE_ROTATE_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH1_RX_PHASE_ROTATE_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_STATUS1_CH1 - RX_HSPMD_STATUS1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_reserved0_MASK      0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_reserved0_SHIFT     16

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH1 :: RX_PHASE_COUNTER [15:10] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_RX_PHASE_COUNTER_MASK 0x0000fc00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_RX_PHASE_COUNTER_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_RX_PHASE_COUNTER_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH1 :: RX_INTEG_REG [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_RX_INTEG_REG_MASK   0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_RX_INTEG_REG_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1_RX_INTEG_REG_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_CONTROL1_CH1 - RX_TESTMUX_CONTROL1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH1 :: reserved0 [31:06] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_reserved0_MASK   0xffffffc0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_reserved0_SHIFT  6

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH1 :: TMUX_PORT_EN [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_PORT_EN_MASK 0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_PORT_EN_SHIFT 5
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_PORT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH1 :: TMUX_SEL_READOUT [04:03] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_SEL_READOUT_MASK 0x00000018
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_SEL_READOUT_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_SEL_READOUT_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH1 :: TMUX_SEL_MAIN [02:01] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_SEL_MAIN_MASK 0x00000006
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_SEL_MAIN_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_SEL_MAIN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH1 :: TMUX_FRZ [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_FRZ_MASK    0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_FRZ_SHIFT   0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH1_TMUX_FRZ_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_STATUS1_CH1 - RX_TESTMUX_STATUS1_CH1
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1_reserved0_MASK    0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1_reserved0_SHIFT   16

/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH1 :: TMUX_DATA_READOUT [15:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1_TMUX_DATA_READOUT_MASK 0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1_TMUX_DATA_READOUT_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1_TMUX_DATA_READOUT_DEFAULT 0x00000000

/***************************************************************************
 *RXPMD_REV_ID_CH2 - RXPMD_REV_ID_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH2 :: RXPMD_REV_ID [15:00] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2_RXPMD_REV_ID_MASK       0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2_RXPMD_REV_ID_SHIFT      0
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2_RXPMD_REV_ID_DEFAULT    0x00000001

/***************************************************************************
 *RX_CONTROL1_CH2 - RX_CONTROL1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH2 :: reserved0 [31:14] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_reserved0_MASK           0xffffc000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_reserved0_SHIFT          14

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH2 :: RX_PMD_EN_FRC_VAL [13:13] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PMD_EN_FRC_VAL_MASK   0x00002000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PMD_EN_FRC_VAL_SHIFT  13
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PMD_EN_FRC_VAL_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH2 :: RX_PMD_EN_FRC [12:12] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PMD_EN_FRC_MASK       0x00001000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PMD_EN_FRC_SHIFT      12
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PMD_EN_FRC_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH2 :: reserved1 [11:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_reserved1_MASK           0x00000e00
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_reserved1_SHIFT          9

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH2 :: RX_PPM_VAL [08:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PPM_VAL_MASK          0x000001ff
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PPM_VAL_SHIFT         0
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH2_RX_PPM_VAL_DEFAULT       0x00000000

/***************************************************************************
 *RX_CDR_PROP_BW_CH2 - RX_CDR_PROP_BW_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH2 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_reserved0_MASK        0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_reserved0_SHIFT       9

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH2 :: G3_CDR_PROP_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G3_CDR_PROP_BW_MASK   0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G3_CDR_PROP_BW_SHIFT  6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G3_CDR_PROP_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH2 :: G2_CDR_PROP_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G2_CDR_PROP_BW_MASK   0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G2_CDR_PROP_BW_SHIFT  3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G2_CDR_PROP_BW_DEFAULT 0x00000003

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH2 :: G1_CDR_PROP_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G1_CDR_PROP_BW_MASK   0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G1_CDR_PROP_BW_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH2_G1_CDR_PROP_BW_DEFAULT 0x00000004

/***************************************************************************
 *RX_CDR_ACQ_INTEG_BW_CH2 - RX_CDR_ACQ_INTEG_BW_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH2 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_reserved0_MASK   0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_reserved0_SHIFT  9

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH2 :: G3_CDR_ACQ_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G3_CDR_ACQ_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G3_CDR_ACQ_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G3_CDR_ACQ_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH2 :: G2_CDR_ACQ_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G2_CDR_ACQ_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G2_CDR_ACQ_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G2_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH2 :: G1_CDR_ACQ_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G1_CDR_ACQ_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G1_CDR_ACQ_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH2_G1_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_LOCK_INTEG_BW_CH2 - RX_CDR_LOCK_INTEG_BW_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH2 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH2 :: G3_CDR_LOCK_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G3_CDR_LOCK_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G3_CDR_LOCK_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G3_CDR_LOCK_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH2 :: G2_CDR_LOCK_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G2_CDR_LOCK_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G2_CDR_LOCK_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G2_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH2 :: G1_CDR_LOCK_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G1_CDR_LOCK_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G1_CDR_LOCK_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH2_G1_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_TIMER_CH2 - RX_CDR_TIMER_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH2 :: CDR_LOCK_TVAL [15:08] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2_CDR_LOCK_TVAL_MASK      0x0000ff00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2_CDR_LOCK_TVAL_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2_CDR_LOCK_TVAL_DEFAULT   0x000000a0

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH2 :: reserved1 [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2_reserved1_MASK          0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH2_reserved1_SHIFT         0

/***************************************************************************
 *RX_FREQ_FRC_INTEG_CH2 - RX_FREQ_FRC_INTEG_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH2 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_reserved0_SHIFT    11

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH2 :: REGRX_FREQ_FRC [10:10] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_REGRX_FREQ_FRC_MASK 0x00000400
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_REGRX_FREQ_FRC_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_REGRX_FREQ_FRC_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH2 :: REGRX_FREQ_FRC_VAL [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_REGRX_FREQ_FRC_VAL_MASK 0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_REGRX_FREQ_FRC_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH2_REGRX_FREQ_FRC_VAL_DEFAULT 0x00000000

/***************************************************************************
 *RX_FREQ_MON_CONTROL1_CH2 - RX_FREQ_MON_CONTROL1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH2 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH2 :: MON_CORRECT_EN [08:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_MON_CORRECT_EN_MASK 0x00000100
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_MON_CORRECT_EN_SHIFT 8
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_MON_CORRECT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH2 :: MON_MARGIN_VAL [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_MON_MARGIN_VAL_MASK 0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_MON_MARGIN_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH2_MON_MARGIN_VAL_DEFAULT 0x00000094

/***************************************************************************
 *RX_FREQ_MON_STATUS1_CH2 - RX_FREQ_MON_STATUS1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH2 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_reserved0_MASK   0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_reserved0_SHIFT  8

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH2 :: RX_BIT_RATE_GEN [07:06] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_RX_BIT_RATE_GEN_MASK 0x000000c0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_RX_BIT_RATE_GEN_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_RX_BIT_RATE_GEN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH2 :: AFE_RCLK_RATIO [05:04] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_AFE_RCLK_RATIO_MASK 0x00000030
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_AFE_RCLK_RATIO_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_AFE_RCLK_RATIO_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH2 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_reserved1_MASK   0x00000008
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_reserved1_SHIFT  3

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH2 :: RX_CDR_LOCK [02:02] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_RX_CDR_LOCK_MASK 0x00000004
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_RX_CDR_LOCK_SHIFT 2
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_RX_CDR_LOCK_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH2 :: MON_CORRECTED [01:01] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_MON_CORRECTED_MASK 0x00000002
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_MON_CORRECTED_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_MON_CORRECTED_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH2 :: MON_LOST_LOCK [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_MON_LOST_LOCK_MASK 0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_MON_LOST_LOCK_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2_MON_LOST_LOCK_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_CONTROL1_CH2 - RX_HSPMD_CONTROL1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH2 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_reserved0_MASK     0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_reserved0_SHIFT    8

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH2 :: RX_PHACT_8B4BN [07:07] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHACT_8B4BN_MASK 0x00000080
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHACT_8B4BN_SHIFT 7
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHACT_8B4BN_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH2 :: RX_PDET_PZ_SWAP [06:06] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PDET_PZ_SWAP_MASK 0x00000040
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PDET_PZ_SWAP_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PDET_PZ_SWAP_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH2 :: RX_PDET_INV [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PDET_INV_MASK   0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PDET_INV_SHIFT  5
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PDET_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH2 :: RX_PHS_STP_INV [04:04] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHS_STP_INV_MASK 0x00000010
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHS_STP_INV_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHS_STP_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH2 :: RX_PHASE_ROTATE [03:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHASE_ROTATE_MASK 0x0000000f
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHASE_ROTATE_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH2_RX_PHASE_ROTATE_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_STATUS1_CH2 - RX_HSPMD_STATUS1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_reserved0_MASK      0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_reserved0_SHIFT     16

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH2 :: RX_PHASE_COUNTER [15:10] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_RX_PHASE_COUNTER_MASK 0x0000fc00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_RX_PHASE_COUNTER_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_RX_PHASE_COUNTER_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH2 :: RX_INTEG_REG [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_RX_INTEG_REG_MASK   0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_RX_INTEG_REG_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2_RX_INTEG_REG_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_CONTROL1_CH2 - RX_TESTMUX_CONTROL1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH2 :: reserved0 [31:06] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_reserved0_MASK   0xffffffc0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_reserved0_SHIFT  6

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH2 :: TMUX_PORT_EN [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_PORT_EN_MASK 0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_PORT_EN_SHIFT 5
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_PORT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH2 :: TMUX_SEL_READOUT [04:03] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_SEL_READOUT_MASK 0x00000018
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_SEL_READOUT_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_SEL_READOUT_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH2 :: TMUX_SEL_MAIN [02:01] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_SEL_MAIN_MASK 0x00000006
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_SEL_MAIN_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_SEL_MAIN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH2 :: TMUX_FRZ [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_FRZ_MASK    0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_FRZ_SHIFT   0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH2_TMUX_FRZ_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_STATUS1_CH2 - RX_TESTMUX_STATUS1_CH2
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2_reserved0_MASK    0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2_reserved0_SHIFT   16

/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH2 :: TMUX_DATA_READOUT [15:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2_TMUX_DATA_READOUT_MASK 0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2_TMUX_DATA_READOUT_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2_TMUX_DATA_READOUT_DEFAULT 0x00000000

/***************************************************************************
 *RXPMD_REV_ID_CH3 - RXPMD_REV_ID_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH3 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RXPMD_REV_ID_CH3 :: RXPMD_REV_ID [15:00] */
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3_RXPMD_REV_ID_MASK       0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3_RXPMD_REV_ID_SHIFT      0
#define BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3_RXPMD_REV_ID_DEFAULT    0x00000001

/***************************************************************************
 *RX_CONTROL1_CH3 - RX_CONTROL1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH3 :: reserved0 [31:14] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_reserved0_MASK           0xffffc000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_reserved0_SHIFT          14

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH3 :: RX_PMD_EN_FRC_VAL [13:13] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PMD_EN_FRC_VAL_MASK   0x00002000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PMD_EN_FRC_VAL_SHIFT  13
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PMD_EN_FRC_VAL_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH3 :: RX_PMD_EN_FRC [12:12] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PMD_EN_FRC_MASK       0x00001000
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PMD_EN_FRC_SHIFT      12
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PMD_EN_FRC_DEFAULT    0x00000000

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH3 :: reserved1 [11:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_reserved1_MASK           0x00000e00
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_reserved1_SHIFT          9

/* HDMI_RX_EQ_0 :: RX_CONTROL1_CH3 :: RX_PPM_VAL [08:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PPM_VAL_MASK          0x000001ff
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PPM_VAL_SHIFT         0
#define BCHP_HDMI_RX_EQ_0_RX_CONTROL1_CH3_RX_PPM_VAL_DEFAULT       0x00000000

/***************************************************************************
 *RX_CDR_PROP_BW_CH3 - RX_CDR_PROP_BW_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH3 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_reserved0_MASK        0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_reserved0_SHIFT       9

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH3 :: G3_CDR_PROP_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G3_CDR_PROP_BW_MASK   0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G3_CDR_PROP_BW_SHIFT  6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G3_CDR_PROP_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH3 :: G2_CDR_PROP_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G2_CDR_PROP_BW_MASK   0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G2_CDR_PROP_BW_SHIFT  3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G2_CDR_PROP_BW_DEFAULT 0x00000003

/* HDMI_RX_EQ_0 :: RX_CDR_PROP_BW_CH3 :: G1_CDR_PROP_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G1_CDR_PROP_BW_MASK   0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G1_CDR_PROP_BW_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_PROP_BW_CH3_G1_CDR_PROP_BW_DEFAULT 0x00000004

/***************************************************************************
 *RX_CDR_ACQ_INTEG_BW_CH3 - RX_CDR_ACQ_INTEG_BW_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH3 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_reserved0_MASK   0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_reserved0_SHIFT  9

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH3 :: G3_CDR_ACQ_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G3_CDR_ACQ_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G3_CDR_ACQ_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G3_CDR_ACQ_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH3 :: G2_CDR_ACQ_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G2_CDR_ACQ_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G2_CDR_ACQ_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G2_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_ACQ_INTEG_BW_CH3 :: G1_CDR_ACQ_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G1_CDR_ACQ_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G1_CDR_ACQ_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_ACQ_INTEG_BW_CH3_G1_CDR_ACQ_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_LOCK_INTEG_BW_CH3 - RX_CDR_LOCK_INTEG_BW_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH3 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH3 :: G3_CDR_LOCK_INTEG_BW [08:06] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G3_CDR_LOCK_INTEG_BW_MASK 0x000001c0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G3_CDR_LOCK_INTEG_BW_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G3_CDR_LOCK_INTEG_BW_DEFAULT 0x00000002

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH3 :: G2_CDR_LOCK_INTEG_BW [05:03] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G2_CDR_LOCK_INTEG_BW_MASK 0x00000038
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G2_CDR_LOCK_INTEG_BW_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G2_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_CDR_LOCK_INTEG_BW_CH3 :: G1_CDR_LOCK_INTEG_BW [02:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G1_CDR_LOCK_INTEG_BW_MASK 0x00000007
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G1_CDR_LOCK_INTEG_BW_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_CDR_LOCK_INTEG_BW_CH3_G1_CDR_LOCK_INTEG_BW_DEFAULT 0x00000001

/***************************************************************************
 *RX_CDR_TIMER_CH3 - RX_CDR_TIMER_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH3 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3_reserved0_MASK          0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3_reserved0_SHIFT         16

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH3 :: CDR_LOCK_TVAL [15:08] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3_CDR_LOCK_TVAL_MASK      0x0000ff00
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3_CDR_LOCK_TVAL_SHIFT     8
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3_CDR_LOCK_TVAL_DEFAULT   0x000000a0

/* HDMI_RX_EQ_0 :: RX_CDR_TIMER_CH3 :: reserved1 [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3_reserved1_MASK          0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_CDR_TIMER_CH3_reserved1_SHIFT         0

/***************************************************************************
 *RX_FREQ_FRC_INTEG_CH3 - RX_FREQ_FRC_INTEG_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH3 :: reserved0 [31:11] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_reserved0_SHIFT    11

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH3 :: REGRX_FREQ_FRC [10:10] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_REGRX_FREQ_FRC_MASK 0x00000400
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_REGRX_FREQ_FRC_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_REGRX_FREQ_FRC_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_FRC_INTEG_CH3 :: REGRX_FREQ_FRC_VAL [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_REGRX_FREQ_FRC_VAL_MASK 0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_REGRX_FREQ_FRC_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_FRC_INTEG_CH3_REGRX_FREQ_FRC_VAL_DEFAULT 0x00000000

/***************************************************************************
 *RX_FREQ_MON_CONTROL1_CH3 - RX_FREQ_MON_CONTROL1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH3 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_reserved0_MASK  0xfffffe00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_reserved0_SHIFT 9

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH3 :: MON_CORRECT_EN [08:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_MON_CORRECT_EN_MASK 0x00000100
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_MON_CORRECT_EN_SHIFT 8
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_MON_CORRECT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_CONTROL1_CH3 :: MON_MARGIN_VAL [07:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_MON_MARGIN_VAL_MASK 0x000000ff
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_MON_MARGIN_VAL_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_CONTROL1_CH3_MON_MARGIN_VAL_DEFAULT 0x00000094

/***************************************************************************
 *RX_FREQ_MON_STATUS1_CH3 - RX_FREQ_MON_STATUS1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH3 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_reserved0_MASK   0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_reserved0_SHIFT  8

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH3 :: RX_BIT_RATE_GEN [07:06] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_RX_BIT_RATE_GEN_MASK 0x000000c0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_RX_BIT_RATE_GEN_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_RX_BIT_RATE_GEN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH3 :: AFE_RCLK_RATIO [05:04] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_AFE_RCLK_RATIO_MASK 0x00000030
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_AFE_RCLK_RATIO_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_AFE_RCLK_RATIO_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH3 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_reserved1_MASK   0x00000008
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_reserved1_SHIFT  3

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH3 :: RX_CDR_LOCK [02:02] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_RX_CDR_LOCK_MASK 0x00000004
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_RX_CDR_LOCK_SHIFT 2
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_RX_CDR_LOCK_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH3 :: MON_CORRECTED [01:01] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_MON_CORRECTED_MASK 0x00000002
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_MON_CORRECTED_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_MON_CORRECTED_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_FREQ_MON_STATUS1_CH3 :: MON_LOST_LOCK [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_MON_LOST_LOCK_MASK 0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_MON_LOST_LOCK_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3_MON_LOST_LOCK_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_CONTROL1_CH3 - RX_HSPMD_CONTROL1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH3 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_reserved0_MASK     0xffffff00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_reserved0_SHIFT    8

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH3 :: RX_PHACT_8B4BN [07:07] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHACT_8B4BN_MASK 0x00000080
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHACT_8B4BN_SHIFT 7
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHACT_8B4BN_DEFAULT 0x00000001

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH3 :: RX_PDET_PZ_SWAP [06:06] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PDET_PZ_SWAP_MASK 0x00000040
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PDET_PZ_SWAP_SHIFT 6
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PDET_PZ_SWAP_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH3 :: RX_PDET_INV [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PDET_INV_MASK   0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PDET_INV_SHIFT  5
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PDET_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH3 :: RX_PHS_STP_INV [04:04] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHS_STP_INV_MASK 0x00000010
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHS_STP_INV_SHIFT 4
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHS_STP_INV_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_CONTROL1_CH3 :: RX_PHASE_ROTATE [03:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHASE_ROTATE_MASK 0x0000000f
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHASE_ROTATE_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_CONTROL1_CH3_RX_PHASE_ROTATE_DEFAULT 0x00000000

/***************************************************************************
 *RX_HSPMD_STATUS1_CH3 - RX_HSPMD_STATUS1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH3 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_reserved0_MASK      0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_reserved0_SHIFT     16

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH3 :: RX_PHASE_COUNTER [15:10] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_RX_PHASE_COUNTER_MASK 0x0000fc00
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_RX_PHASE_COUNTER_SHIFT 10
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_RX_PHASE_COUNTER_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_HSPMD_STATUS1_CH3 :: RX_INTEG_REG [09:00] */
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_RX_INTEG_REG_MASK   0x000003ff
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_RX_INTEG_REG_SHIFT  0
#define BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3_RX_INTEG_REG_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_CONTROL1_CH3 - RX_TESTMUX_CONTROL1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH3 :: reserved0 [31:06] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_reserved0_MASK   0xffffffc0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_reserved0_SHIFT  6

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH3 :: TMUX_PORT_EN [05:05] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_PORT_EN_MASK 0x00000020
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_PORT_EN_SHIFT 5
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_PORT_EN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH3 :: TMUX_SEL_READOUT [04:03] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_SEL_READOUT_MASK 0x00000018
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_SEL_READOUT_SHIFT 3
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_SEL_READOUT_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH3 :: TMUX_SEL_MAIN [02:01] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_SEL_MAIN_MASK 0x00000006
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_SEL_MAIN_SHIFT 1
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_SEL_MAIN_DEFAULT 0x00000000

/* HDMI_RX_EQ_0 :: RX_TESTMUX_CONTROL1_CH3 :: TMUX_FRZ [00:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_FRZ_MASK    0x00000001
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_FRZ_SHIFT   0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_CONTROL1_CH3_TMUX_FRZ_DEFAULT 0x00000000

/***************************************************************************
 *RX_TESTMUX_STATUS1_CH3 - RX_TESTMUX_STATUS1_CH3
 ***************************************************************************/
/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH3 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3_reserved0_MASK    0xffff0000
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3_reserved0_SHIFT   16

/* HDMI_RX_EQ_0 :: RX_TESTMUX_STATUS1_CH3 :: TMUX_DATA_READOUT [15:00] */
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3_TMUX_DATA_READOUT_MASK 0x0000ffff
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3_TMUX_DATA_READOUT_SHIFT 0
#define BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3_TMUX_DATA_READOUT_DEFAULT 0x00000000

#endif /* #ifndef BCHP_HDMI_RX_EQ_0_H__ */

/* End of File */
