/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:1" */
module main(clk, reset, ctl_1, ctl_2, a, b, c);
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:6" */
  input [7:0] a;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:6" */
  input [7:0] b;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:6" */
  input [7:0] c;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:4" */
  input clk;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:5" */
  input ctl_1;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:5" */
  input ctl_2;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v1_spec/spec.v:4" */
  input reset;
endmodule
