version: (200506)

available memory: 64M bytes
used memory: 73728 bytes [need 72K bytes if disable swap]

used block: 2 [memory(2) file(0)]
                 [ 8K(1) 64K(1) { total 72K bytes } ]
overhead: (9522) bytes for (2) blocks [Average: (4761) bytes/block]

write  => 0(times) 0K(bytes) [0K bytes to file]
read   => 1(times) 3K(bytes) [1K bytes compressed data from file]
access => 53188(times) 417M(bytes)
          [hit ratio: 99.9981%]

time: write(0) read(0)  unit: second

swap file directory: (/home/stone/System_Verilog_Study/5_Interface/3_Logic_wire_reg/verdiLog)
used swap file number: (1)



swap file manager:
arrSize: (256)
idxCnt: (3)
closeHead: (1)
closeTail: (2)
openCnt: (2)
fid(2): fd(29) fileName(/home/stone/System_Verilog_Study/5_Interface/3_Logic_wire_reg/verdiLog/_swap_0001#-995790742#17248)
	size(0) lastModTime(0) curModTime(1694501637)
	mode(w+b)	hot(0) cool(1) pos(0)
fid(1): fd(1073741824) fileName(/home/stone/System_Verilog_Study/5_Interface/3_Logic_wire_reg/simv.daidir/kdb.elab++/work.lib++/interface.sv.tdc)
	size(1755) lastModTime(1694501520) curModTime(1694501520)
	mode(rb)	hot(2) cool(0) pos(0)
fid(0): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
==================================================
mySelf(14b11ee0) pre(133e41a0) next(0)
version(200506)
date(Feb 11 2019 22:10:27)
