#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 30 11:15:39 2023
# Process ID: 21416
# Current directory: C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19628 C:\Users\Thomas\Documents\Travail\Formation\FPGA\TP\TP5\VIVADO\PLL_tp5\PLL_tp5.xpr
# Log file: C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/vivado.log
# Journal file: C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP4_2/projet/viado_bis/tp_fifo/PLL_tp5' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1', nor could it be found using path 'C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP4_2/projet/viado_bis/tp_fifo/PLL_tp5/PLL_tp5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.832 ; gain = 0.000
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP4_2/projet/viado_bis/tp_fifo/tp_led_fifo.srcs/sources_1/imports/vivado/counter.vhd C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP4_2/projet/viado_bis/tp_fifo/tp_led_fifo.srcs/sources_1/imports/vivado/tp4_ledMemory.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.srcs/sources_1/imports/projet/tb_led_FIFO.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.srcs/sources_1/imports/projet/tb_led_FIFO.vhd
export_ip_user_files -of_objects  [get_files C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.srcs/sources_1/imports/vivado/tp4_ledMemory.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.srcs/sources_1/imports/vivado/tp4_ledMemory.vhd
import_files -norecurse {C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP4/counter.vhd C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP4/vivado/tp4_led_memory/tp4_led_memory.srcs/sources_1/new/tp4_ledMemory.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 30 14:11:09 2023...
