<module name="MPU_PRCM_DEVICE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRM_RSTST" acronym="PRM_RSTST" offset="0x0" width="32" description="This register logs the global reset sources, thus contains information regarding the cold/warm reset events generated by global PRCM. Each bit is set upon release of the domain reset signal. Must be cleared by software. This register is insensitive to global warm reset.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLOBAL_WARM_RST" width="1" begin="1" end="1" resetval="0x0" description="Global warm reset event generated by global PRCM" range="" rwaccess="RW (W1toClr)">
      <bitenum value="0" id="_0x0" token="GLOBAL_WARM_RST_0" description="No global warm reset."/>
      <bitenum value="1" id="_0x1" token="GLOBAL_WARM_RST_1" description="Global external warm reset has occurred."/>
    </bitfield>
    <bitfield id="GLOBAL_COLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Power-on (cold) reset event generated by global PRCM" range="" rwaccess="RW (W1toClr)">
      <bitenum value="0" id="_0x0" token="GLOBAL_COLD_RST_0" description="No power-on reset."/>
      <bitenum value="1" id="_0x1" token="GLOBAL_COLD_RST_1" description="Power-on reset has occurred."/>
    </bitfield>
  </register>
  <register id="PRM_PSCON_COUNT" acronym="PRM_PSCON_COUNT" offset="0x4" width="32" description="Programmable precharge count for L1cache">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HG_RAMPUP" width="1" begin="25" end="25" resetval="0x0" description="Ramp-up mode selection of HG power chain switch" range="" rwaccess="RW">
      <bitenum value="0" id="SLOW" token="HG_RAMPUP_0" description="Slow ramp-up mode &#8211; HG weak chain is used. The delay between PONOUTHG and PGOODINHG is defined by the HG_PONOUT_2_PGDOODIN_TIME bit field."/>
      <bitenum value="1" id="FAST" token="HG_RAMPUP_1" description="Fast ramp-up mode &#8211; HG weak chain is not used"/>
    </bitfield>
    <bitfield id="HG_EN" width="1" begin="24" end="24" resetval="0x0" description="HG power chain switch enable" range="" rwaccess="RW">
      <bitenum value="0" id="HG_DISABLE" token="HG_EN_0" description="HG power chain switch is disabled"/>
      <bitenum value="1" id="HG_ENABLE" token="HG_EN_1" description="HG power chain switch is enabled"/>
    </bitfield>
    <bitfield id="HG_PONOUT_2_PGDOODIN_TIME" width="8" begin="23" end="16" resetval="0x30" description="The value set in this field determines the slow ramp-up time and the duration (number of cycles) of the PONOUTHG to PGOODINHG (transition for power domain without DPS). The duration is computed as 8 x HG_PONOUT_2_PGDOODIN_TIME of system clock cycles. Target is 10us." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PCHARGE_TIME" width="8" begin="7" end="0" resetval="0x17" description="Programmable precharge count during retention" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_FRAC_INCREMENTER_NUMERATOR" acronym="PRM_FRAC_INCREMENTER_NUMERATOR" offset="0x10" width="32" description="Fractional incrementor">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ABE_LP_MODE_NUMERATOR" width="12" begin="27" end="16" resetval="0x659" description="Numerator to be used in fractional incrementor when ABE_LP_CLK clock is used as PRCM clock. Reset value corresponds to ABE_LP_CLK clock = 12.288 MHz." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYS_MODE_NUMERATOR" width="12" begin="11" end="0" resetval="0x208" description="Numerator to be used in fractional incrementor when SYS_CLK1 is used as PRCM clock.NOTE: The reset value corresponds to SYS_CLK1 = 38.4 MHz. Because the device does not support such SYS_CLK1 frequency, it is SW responsibility to set a value corresponding to one of the SYS_CLK1 frequencies listed in . ." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_FRAC_INCREMENTER_DENUMERATOR_RELOAD" acronym="PRM_FRAC_INCREMENTER_DENUMERATOR_RELOAD" offset="0x14" width="32" description="Reload command and denominator to be used in fractional incrementor">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RELOAD" width="1" begin="16" end="16" resetval="0x0" description="Reload counter value from coarse counter. 0-&amp;amp;gt;1 transition in this field is used to load the coarse counter into counter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DENOMINATOR" width="12" begin="11" end="0" resetval="0xCB2" description="Denominator to be used in fractional incrementor when when SYS_CLK1 is used as PRCM clock.NOTE: The reset value corresponds to SYS_CLK1 = 38.4 MHz. Because the device does not support such SYS_CLK1 frequency, it is SW responsibility to set a value corresponding to one of the SYS_CLK1 frequencies listed in . ." range="" rwaccess="RW"/>
  </register>
</module>
