Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Aug 13 18:34:37 2024
| Host         : cr049.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on jtag_tck_i relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on jtag_tdi_i relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on jtag_tms_i relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on jtag_trst_i relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rstn_i relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on uart0_rxd_i relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on gpio_o[0] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gpio_o[1] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on gpio_o[2] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gpio_o[3] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on gpio_o[4] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on gpio_o[5] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on gpio_o[6] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on gpio_o[7] relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on jtag_tdo_o relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on uart0_txd_o relative to the rising and/or falling clock edge(s) of clk_i.
Related violations: <none>


