-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w8a16/amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block1.vhd
-- Created: 2025-02-23 13:17:03
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block1
-- Source Path: model_pqt_2x2_w8a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 0/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block1 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block1;


ARCHITECTURE rtl OF amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block1 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f7a7", X"ff5d", X"ef6e", X"0d7b", X"02d5", X"012f", X"ff9d", X"1a0b", X"fc8c", X"06a4", X"f7f4", X"f8ac", X"ee25", X"131f",
                                                        X"0ca7", X"05de", X"fe3d", X"00b6", X"0668", X"f4b1", X"f603", X"edbf", X"f9e2", X"fd59", X"0077", X"fe15", X"0142", X"1ce4",
                                                        X"f222", X"f853", X"10b9", X"ee03", X"0175", X"f12c", X"f63e", X"fc9e", X"eead", X"0378", X"080a", X"ff61", X"fe69", X"faa4",
                                                        X"ecca", X"00bd", X"fee9", X"1513", X"edc3", X"fc7b", X"fab3", X"f6d7", X"fe49", X"fea1", X"05d9", X"fc00", X"fd6d", X"e383",
                                                        X"e60f", X"ffdf", X"0b0f", X"0517", X"00b6", X"f834", X"f252", X"0bb3", X"0061", X"f641", X"025c", X"f51a", X"0183", X"ecdf",
                                                        X"f5ce", X"03c0", X"e6f0", X"f6e9", X"033d", X"03d5", X"f127", X"05fe", X"fb9f", X"fed3", X"ed10", X"f7f6", X"fa09", X"f0e9",
                                                        X"0983", X"021f", X"f3bd", X"feac", X"013e", X"0506", X"edf5", X"d887", X"fca8", X"f7b6", X"ef81", X"fac4", X"131b", X"fad1",
                                                        X"f8ec", X"f920", X"fe71", X"021a", X"0062", X"fef9", X"fcef", X"01c5", X"ef50", X"fdd3", X"0191", X"0612", X"ed52", X"0c1a",
                                                        X"0661", X"f1be", X"fc45", X"041b", X"055c", X"f0f7", X"f27f", X"fe5f", X"fa24", X"f78f", X"025d", X"ff2a", X"fa6a", X"fad7",
                                                        X"ed58", X"fa0f");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fa0f";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

