{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531110106573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531110106574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 12:21:46 2018 " "Processing started: Mon Jul 09 12:21:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531110106574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531110106574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyCPU -c MyCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyCPU -c MyCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531110106574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1531110107170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mycpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyCPU " "Found entity 1: MyCPU" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Mux4_1.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Mux4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Mux3_1.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Mux3_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_h2l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_h2l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_H2L " "Found entity 1: Multiplexer_H2L" {  } { { "Multiplexer_H2L.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Multiplexer_H2L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer " "Found entity 1: Demultiplexer" {  } { { "Demultiplexer.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Demultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6702.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6702.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6702 " "Found entity 1: 6702" {  } { { "6702.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/6702.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifting_register " "Found entity 1: shifting_register" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/shifting_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_ibus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file x_ibus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 X_IBUS " "Found entity 1: X_IBUS" {  } { { "X_IBUS.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/X_IBUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr.v 1 1 " "Found 1 design units, including 1 entities, in source file tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "tr.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/tr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FR " "Found entity 1: FR" {  } { { "FR.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/FR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_maker.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_maker.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_maker " "Found entity 1: CLK_maker" {  } { { "CLK_maker.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CLK_maker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Cycle " "Found entity 1: CPU_Cycle" {  } { { "CPU_Cycle.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CPU_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beat_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file beat_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 beat_Cycle " "Found entity 1: beat_Cycle" {  } { { "beat_Cycle.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/beat_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU_test.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regw2r.v 1 1 " "Found 1 design units, including 1 entities, in source file regw2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGW2R " "Found entity 1: REGW2R" {  } { { "REGW2R.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/REGW2R.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_MUX " "Found entity 1: MDR_MUX" {  } { { "MDR_MUX.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MDR_MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_adrr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r_adrr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 R_adrr " "Found entity 1: R_adrr" {  } { { "R_adrr.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/R_adrr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modrm2r.v 1 1 " "Found 1 design units, including 1 entities, in source file modrm2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModRM2R " "Found entity 1: ModRM2R" {  } { { "ModRM2R.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/ModRM2R.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU_Timer " "Found entity 1: CU_Timer" {  } { { "CU_Timer.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/CU_Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_withoutcu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_test_withoutcu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_test_withoutCU " "Found entity 1: CPU_test_withoutCU" {  } { { "CPU_test_withoutCU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/CPU_test_withoutCU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ibus_x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ibus_x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IBUS_X " "Found entity 1: IBUS_X" {  } { { "IBUS_X.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/IBUS_X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rbl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rbl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RBL " "Found entity 1: RBL" {  } { { "RBL.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/RBL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file my_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MY_REG " "Found entity 1: MY_REG" {  } { { "MY_REG.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/MY_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file r_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_addr " "Found entity 1: R_addr" {  } { { "R_addr.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/R_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mult0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "lpm_mult0.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/lpm_mult0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file m_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_ctrl " "Found entity 1: M_ctrl" {  } { { "M_ctrl.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/M_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110107418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110107418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MD R_addr.v(13) " "Verilog HDL Implicit Net warning at R_addr.v(13): created implicit net for \"MD\"" {  } { { "R_addr.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/R_addr.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110107419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyCPU " "Elaborating entity \"MyCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531110107789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst12 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst12\"" {  } { { "MyCPU.bdf" "inst12" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 64 -1136 -1040 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Cycle Timer:inst12\|CPU_Cycle:inst2 " "Elaborating entity \"CPU_Cycle\" for hierarchy \"Timer:inst12\|CPU_Cycle:inst2\"" {  } { { "Timer.bdf" "inst2" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Timer.bdf" { { 240 752 912 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat_Cycle Timer:inst12\|beat_Cycle:inst3 " "Elaborating entity \"beat_Cycle\" for hierarchy \"Timer:inst12\|beat_Cycle:inst3\"" {  } { { "Timer.bdf" "inst3" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Timer.bdf" { { 512 760 912 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst96 " "Elaborating entity \"CU\" for hierarchy \"CU:inst96\"" {  } { { "MyCPU.bdf" "inst96" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 64 -976 -760 944 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Op_MOV4 CU.v(38) " "Verilog HDL Always Construct warning at CU.v(38): inferring latch(es) for variable \"Op_MOV4\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531110107807 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(194) " "Verilog HDL Always Construct warning at CU.v(194): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107808 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107809 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(195) " "Verilog HDL Always Construct warning at CU.v(195): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107810 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(196) " "Verilog HDL Always Construct warning at CU.v(196): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(197) " "Verilog HDL Always Construct warning at CU.v(197): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(198) " "Verilog HDL Always Construct warning at CU.v(198): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(198) " "Verilog HDL Always Construct warning at CU.v(198): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107811 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(198) " "Verilog HDL Always Construct warning at CU.v(198): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(198) " "Verilog HDL Always Construct warning at CU.v(198): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107812 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(199) " "Verilog HDL Always Construct warning at CU.v(199): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(200) " "Verilog HDL Always Construct warning at CU.v(200): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(201) " "Verilog HDL Always Construct warning at CU.v(201): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107813 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(201) " "Verilog HDL Always Construct warning at CU.v(201): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(201) " "Verilog HDL Always Construct warning at CU.v(201): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107814 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(203) " "Verilog HDL Always Construct warning at CU.v(203): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(204) " "Verilog HDL Always Construct warning at CU.v(204): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(205) " "Verilog HDL Always Construct warning at CU.v(205): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107815 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(205) " "Verilog HDL Always Construct warning at CU.v(205): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(205) " "Verilog HDL Always Construct warning at CU.v(205): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(205) " "Verilog HDL Always Construct warning at CU.v(205): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(205) " "Verilog HDL Always Construct warning at CU.v(205): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107816 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(206) " "Verilog HDL Always Construct warning at CU.v(206): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107817 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(207) " "Verilog HDL Always Construct warning at CU.v(207): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(208) " "Verilog HDL Always Construct warning at CU.v(208): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107818 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(208) " "Verilog HDL Always Construct warning at CU.v(208): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107819 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(208) " "Verilog HDL Always Construct warning at CU.v(208): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107819 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(208) " "Verilog HDL Always Construct warning at CU.v(208): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107819 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(208) " "Verilog HDL Always Construct warning at CU.v(208): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107819 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107819 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107819 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107819 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107820 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(209) " "Verilog HDL Always Construct warning at CU.v(209): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107821 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(211) " "Verilog HDL Always Construct warning at CU.v(211): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV2 CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_MOV2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107822 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV4 CU.v(212) " "Verilog HDL Always Construct warning at CU.v(212): variable \"Op_MOV4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(213) " "Verilog HDL Always Construct warning at CU.v(213): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(213) " "Verilog HDL Always Construct warning at CU.v(213): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(213) " "Verilog HDL Always Construct warning at CU.v(213): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(213) " "Verilog HDL Always Construct warning at CU.v(213): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(213) " "Verilog HDL Always Construct warning at CU.v(213): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107823 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(214) " "Verilog HDL Always Construct warning at CU.v(214): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107824 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV2 CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_MOV2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FI CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"FI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(215) " "Verilog HDL Always Construct warning at CU.v(215): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107825 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV4 CU.v(216) " "Verilog HDL Always Construct warning at CU.v(216): variable \"Op_MOV4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(218) " "Verilog HDL Always Construct warning at CU.v(218): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(218) " "Verilog HDL Always Construct warning at CU.v(218): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(218) " "Verilog HDL Always Construct warning at CU.v(218): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(218) " "Verilog HDL Always Construct warning at CU.v(218): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(219) " "Verilog HDL Always Construct warning at CU.v(219): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107826 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(219) " "Verilog HDL Always Construct warning at CU.v(219): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(219) " "Verilog HDL Always Construct warning at CU.v(219): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(219) " "Verilog HDL Always Construct warning at CU.v(219): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(219) " "Verilog HDL Always Construct warning at CU.v(219): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(219) " "Verilog HDL Always Construct warning at CU.v(219): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(219) " "Verilog HDL Always Construct warning at CU.v(219): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(220) " "Verilog HDL Always Construct warning at CU.v(220): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(220) " "Verilog HDL Always Construct warning at CU.v(220): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(220) " "Verilog HDL Always Construct warning at CU.v(220): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(220) " "Verilog HDL Always Construct warning at CU.v(220): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(221) " "Verilog HDL Always Construct warning at CU.v(221): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(221) " "Verilog HDL Always Construct warning at CU.v(221): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(221) " "Verilog HDL Always Construct warning at CU.v(221): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107827 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(221) " "Verilog HDL Always Construct warning at CU.v(221): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(222) " "Verilog HDL Always Construct warning at CU.v(222): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(222) " "Verilog HDL Always Construct warning at CU.v(222): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(222) " "Verilog HDL Always Construct warning at CU.v(222): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(222) " "Verilog HDL Always Construct warning at CU.v(222): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(223) " "Verilog HDL Always Construct warning at CU.v(223): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(223) " "Verilog HDL Always Construct warning at CU.v(223): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(223) " "Verilog HDL Always Construct warning at CU.v(223): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(223) " "Verilog HDL Always Construct warning at CU.v(223): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(224) " "Verilog HDL Always Construct warning at CU.v(224): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(224) " "Verilog HDL Always Construct warning at CU.v(224): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(224) " "Verilog HDL Always Construct warning at CU.v(224): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(224) " "Verilog HDL Always Construct warning at CU.v(224): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(224) " "Verilog HDL Always Construct warning at CU.v(224): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(224) " "Verilog HDL Always Construct warning at CU.v(224): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(225) " "Verilog HDL Always Construct warning at CU.v(225): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(225) " "Verilog HDL Always Construct warning at CU.v(225): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107828 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(225) " "Verilog HDL Always Construct warning at CU.v(225): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(225) " "Verilog HDL Always Construct warning at CU.v(225): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(226) " "Verilog HDL Always Construct warning at CU.v(226): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107829 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(227) " "Verilog HDL Always Construct warning at CU.v(227): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_JMP CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"Op_JMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(228) " "Verilog HDL Always Construct warning at CU.v(228): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107830 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV2 CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"Op_MOV2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(230) " "Verilog HDL Always Construct warning at CU.v(230): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107831 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV4 CU.v(231) " "Verilog HDL Always Construct warning at CU.v(231): variable \"Op_MOV4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV2 CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"Op_MOV2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_INCAC CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"Op_INCAC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(232) " "Verilog HDL Always Construct warning at CU.v(232): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107832 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV2 CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"Op_MOV2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(234) " "Verilog HDL Always Construct warning at CU.v(234): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107833 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV3 CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"Op_MOV3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_PUSH CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"Op_PUSH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_POP CU.v(235) " "Verilog HDL Always Construct warning at CU.v(235): variable \"Op_POP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk CU.v(237) " "Verilog HDL Always Construct warning at CU.v(237): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(237) " "Verilog HDL Always Construct warning at CU.v(237): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRC CU.v(237) " "Verilog HDL Always Construct warning at CU.v(237): variable \"SRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(237) " "Verilog HDL Always Construct warning at CU.v(237): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(237) " "Verilog HDL Always Construct warning at CU.v(237): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DST CU.v(237) " "Verilog HDL Always Construct warning at CU.v(237): variable \"DST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107834 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(237) " "Verilog HDL Always Construct warning at CU.v(237): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt CU.v(238) " "Verilog HDL Always Construct warning at CU.v(238): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXC CU.v(238) " "Verilog HDL Always Construct warning at CU.v(238): variable \"EXC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T CU.v(238) " "Verilog HDL Always Construct warning at CU.v(238): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV1 CU.v(238) " "Verilog HDL Always Construct warning at CU.v(238): variable \"Op_MOV1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_ADD1 CU.v(238) " "Verilog HDL Always Construct warning at CU.v(238): variable \"Op_ADD1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_MOV4 CU.v(238) " "Verilog HDL Always Construct warning at CU.v(238): variable \"Op_MOV4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Set_INT CU.v(12) " "Output port \"Set_INT\" at CU.v(12) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NOTC CU.v(13) " "Output port \"NOTC\" at CU.v(13) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SHLC CU.v(16) " "Output port \"SHLC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SHRC CU.v(16) " "Output port \"SHRC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SALC CU.v(16) " "Output port \"SALC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SARC CU.v(16) " "Output port \"SARC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107835 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ROLC CU.v(16) " "Output port \"ROLC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107836 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RORC CU.v(16) " "Output port \"RORC\" at CU.v(16) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107836 "|MyCPU|CU:inst96"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero_PC CU.v(17) " "Output port \"zero_PC\" at CU.v(17) has no driver" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531110107836 "|MyCPU|CU:inst96"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op_MOV4 CU.v(56) " "Inferred latch for \"Op_MOV4\" at CU.v(56)" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531110107836 "|MyCPU|CU:inst96"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst11 " "Elaborating entity \"IR\" for hierarchy \"IR:inst11\"" {  } { { "MyCPU.bdf" "inst11" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 408 1472 1672 568 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_IBUS X_IBUS:inst4 " "Elaborating entity \"X_IBUS\" for hierarchy \"X_IBUS:inst4\"" {  } { { "MyCPU.bdf" "inst4" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 496 984 1080 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 X_IBUS:inst4\|74373:inst " "Elaborating entity \"74373\" for hierarchy \"X_IBUS:inst4\|74373:inst\"" {  } { { "X_IBUS.bdf" "inst" { Schematic "C:/Users/Hanliutong/Desktop/cpu/X_IBUS.bdf" { { 80 304 424 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "X_IBUS:inst4\|74373:inst " "Elaborated megafunction instantiation \"X_IBUS:inst4\|74373:inst\"" {  } { { "X_IBUS.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/X_IBUS.bdf" { { 80 304 424 272 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110107866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "MyCPU.bdf" "inst" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 496 792 888 752 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107870 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR8 inst7 " "Block or symbol \"XOR8\" of instance \"inst7\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 432 504 608 592 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1531110107872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8 ALU:inst\|XOR8:inst7 " "Elaborating entity \"XOR8\" for hierarchy \"ALU:inst\|XOR8:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 432 504 608 592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|XOR8:inst7 " "Elaborated megafunction instantiation \"ALU:inst\|XOR8:inst7\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 432 504 608 592 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110107891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 168 320 440 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74181:inst1 " "Elaborated megafunction instantiation \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 168 320 440 424 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110107914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr ALU:inst\|tr:inst14 " "Elaborating entity \"tr\" for hierarchy \"ALU:inst\|tr:inst14\"" {  } { { "ALU.bdf" "inst14" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 424 40 200 600 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107917 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tr.v(6) " "Verilog HDL Case Statement information at tr.v(6): all case item expressions in this case statement are onehot" {  } { { "tr.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/tr.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1531110107918 "|MyCPU|ALU:inst|tr:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244b ALU:inst\|74244b:inst5 " "Elaborating entity \"74244b\" for hierarchy \"ALU:inst\|74244b:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 176 1176 1312 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74244b:inst5 " "Elaborated megafunction instantiation \"ALU:inst\|74244b:inst5\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 176 1176 1312 272 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110107943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult0 ALU:inst\|lpm_mult0:inst4 " "Elaborating entity \"lpm_mult0\" for hierarchy \"ALU:inst\|lpm_mult0:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/Hanliutong/Desktop/cpu/ALU.bdf" { { 424 864 1032 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.v" "lpm_mult_component" { Text "C:/Users/Hanliutong/Desktop/cpu/lpm_mult0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/lpm_mult0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110107989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=NO,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110107989 ""}  } { { "lpm_mult0.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/lpm_mult0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531110107989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_brq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_brq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_brq " "Found entity 1: mult_brq" {  } { { "db/mult_brq.tdf" "" { Text "C:/Users/Hanliutong/Desktop/cpu/db/mult_brq.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110108068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110108068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_brq ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|mult_brq:auto_generated " "Elaborating entity \"mult_brq\" for hierarchy \"ALU:inst\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|mult_brq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBUS_X IBUS_X:inst6 " "Elaborating entity \"IBUS_X\" for hierarchy \"IBUS_X:inst6\"" {  } { { "MyCPU.bdf" "inst6" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 496 624 720 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 IBUS_X:inst6\|74273:inst " "Elaborating entity \"74273\" for hierarchy \"IBUS_X:inst6\|74273:inst\"" {  } { { "IBUS_X.bdf" "inst" { Schematic "C:/Users/Hanliutong/Desktop/cpu/IBUS_X.bdf" { { 144 520 640 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IBUS_X:inst6\|74273:inst " "Elaborated megafunction instantiation \"IBUS_X:inst6\|74273:inst\"" {  } { { "IBUS_X.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/IBUS_X.bdf" { { 144 520 640 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110108102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_MUX MDR_MUX:inst14 " "Elaborating entity \"MDR_MUX\" for hierarchy \"MDR_MUX:inst14\"" {  } { { "MyCPU.bdf" "inst14" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 152 512 632 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 MDR_MUX:inst14\|74244:inst11 " "Elaborating entity \"74244\" for hierarchy \"MDR_MUX:inst14\|74244:inst11\"" {  } { { "MDR_MUX.bdf" "inst11" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MDR_MUX.bdf" { { 216 896 1000 408 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MDR_MUX:inst14\|74244:inst11 " "Elaborated megafunction instantiation \"MDR_MUX:inst14\|74244:inst11\"" {  } { { "MDR_MUX.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MDR_MUX.bdf" { { 216 896 1000 408 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110108135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst24 " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst24\"" {  } { { "MyCPU.bdf" "inst24" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 184 760 880 344 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_ctrl Memory:inst24\|M_ctrl:inst " "Elaborating entity \"M_ctrl\" for hierarchy \"Memory:inst24\|M_ctrl:inst\"" {  } { { "Memory.bdf" "inst" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 216 328 536 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108162 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DBUS M_ctrl.v(15) " "Verilog HDL Always Construct warning at M_ctrl.v(15): variable \"DBUS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "M_ctrl.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/M_ctrl.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110108163 "|MyCPU|Memory:inst24|M_ctrl:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DBUS M_ctrl.v(20) " "Verilog HDL Always Construct warning at M_ctrl.v(20): variable \"DBUS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "M_ctrl.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/M_ctrl.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531110108164 "|MyCPU|Memory:inst24|M_ctrl:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memory:inst24\|LPM_RAM_DQ:inst2 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst2\"" {  } { { "Memory.bdf" "inst2" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 352 352 472 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst24\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst2\"" {  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 352 352 472 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110108202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst24\|LPM_RAM_DQ:inst2 " "Instantiated megafunction \"Memory:inst24\|LPM_RAM_DQ:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE M0.mif " "Parameter \"LPM_FILE\" = \"M0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 15 " "Parameter \"LPM_WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108202 ""}  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 352 352 472 464 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531110108202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108228 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices " "Assertion warning: altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 352 352 472 464 "inst2" "" } } } } { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 184 760 880 344 "inst24" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1531110108230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram Memory:inst24\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst2\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 352 352 472 464 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block Memory:inst24\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 352 352 472 464 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1c91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1c91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1c91 " "Found entity 1: altsyncram_1c91" {  } { { "db/altsyncram_1c91.tdf" "" { Text "C:/Users/Hanliutong/Desktop/cpu/db/altsyncram_1c91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110108412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110108412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1c91 Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated " "Elaborating entity \"altsyncram_1c91\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/Hanliutong/Desktop/cpu/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110108616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110108616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated\|decode_dra:decode3 " "Elaborating entity \"decode_dra\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated\|decode_dra:decode3\"" {  } { { "db/altsyncram_1c91.tdf" "decode3" { Text "C:/Users/Hanliutong/Desktop/cpu/db/altsyncram_1c91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "C:/Users/Hanliutong/Desktop/cpu/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110108697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110108697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_67a Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated\|decode_67a:rden_decode " "Elaborating entity \"decode_67a\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated\|decode_67a:rden_decode\"" {  } { { "db/altsyncram_1c91.tdf" "rden_decode" { Text "C:/Users/Hanliutong/Desktop/cpu/db/altsyncram_1c91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/Hanliutong/Desktop/cpu/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110108769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110108769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated\|mux_tlb:mux2 " "Elaborating entity \"mux_tlb\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_1c91:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_1c91.tdf" "mux2" { Text "C:/Users/Hanliutong/Desktop/cpu/db/altsyncram_1c91.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "Memory.bdf" "inst1" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110108788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst24\|LPM_RAM_DQ:inst1 " "Instantiated megafunction \"Memory:inst24\|LPM_RAM_DQ:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE M1.mif " "Parameter \"LPM_FILE\" = \"M1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 15 " "Parameter \"LPM_WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108788 ""}  } { { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531110108788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108790 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices " "Assertion warning: altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } } { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 184 760 880 344 "inst24" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1531110108791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block Memory:inst24\|LPM_RAM_DQ:inst1 " "Elaborated megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memory:inst24\|LPM_RAM_DQ:inst1\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/Memory.bdf" { { 536 352 472 648 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c91 " "Found entity 1: altsyncram_2c91" {  } { { "db/altsyncram_2c91.tdf" "" { Text "C:/Users/Hanliutong/Desktop/cpu/db/altsyncram_2c91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531110108959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531110108959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2c91 Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated " "Elaborating entity \"altsyncram_2c91\" for hierarchy \"Memory:inst24\|LPM_RAM_DQ:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110108962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst15 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst15\"" {  } { { "MyCPU.bdf" "inst15" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 144 216 336 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBL RBL:inst16 " "Elaborating entity \"RBL\" for hierarchy \"RBL:inst16\"" {  } { { "MyCPU.bdf" "inst16" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 440 256 352 536 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_REG MY_REG:inst2 " "Elaborating entity \"MY_REG\" for hierarchy \"MY_REG:inst2\"" {  } { { "MyCPU.bdf" "inst2" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 408 -240 -40 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109292 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MY_REG.v(15) " "Verilog HDL Case Statement information at MY_REG.v(15): all case item expressions in this case statement are onehot" {  } { { "MY_REG.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/MY_REG.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1531110109294 "|MyCPU|MY_REG:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MY_REG.v(36) " "Verilog HDL Case Statement information at MY_REG.v(36): all case item expressions in this case statement are onehot" {  } { { "MY_REG.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/MY_REG.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1531110109295 "|MyCPU|MY_REG:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MY_REG.v(61) " "Verilog HDL Case Statement information at MY_REG.v(61): all case item expressions in this case statement are onehot" {  } { { "MY_REG.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/MY_REG.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1531110109295 "|MyCPU|MY_REG:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MY_REG.v(82) " "Verilog HDL Case Statement information at MY_REG.v(82): all case item expressions in this case statement are onehot" {  } { { "MY_REG.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/MY_REG.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1531110109295 "|MyCPU|MY_REG:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_addr R_addr:inst17 " "Elaborating entity \"R_addr\" for hierarchy \"R_addr:inst17\"" {  } { { "MyCPU.bdf" "inst17" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 824 -464 -288 1000 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst13 " "Elaborating entity \"PC\" for hierarchy \"PC:inst13\"" {  } { { "MyCPU.bdf" "inst13" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 424 1192 1288 552 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:inst13\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"PC:inst13\|74161:inst\"" {  } { { "PC.bdf" "inst" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { { 352 136 256 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst13\|74161:inst " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { { 352 136 256 536 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110109340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 PC:inst13\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"PC:inst13\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PC:inst13\|74161:inst\|f74161:sub PC:inst13\|74161:inst " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"PC:inst13\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { { 352 136 256 536 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:inst13\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"PC:inst13\|74161:inst1\"" {  } { { "PC.bdf" "inst1" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { { 352 344 464 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst13\|74161:inst1 " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst1\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { { 352 344 464 536 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110109367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:inst13\|74161:inst3 " "Elaborating entity \"74161\" for hierarchy \"PC:inst13\|74161:inst3\"" {  } { { "PC.bdf" "inst3" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { { 352 768 888 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531110109379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst13\|74161:inst3 " "Elaborated megafunction instantiation \"PC:inst13\|74161:inst3\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/PC.bdf" { { 352 768 888 536 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110109380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|19 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|18 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|17 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|16 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|15 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|14 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|13 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst1\|12 " "LATCH primitive \"X_IBUS:inst10\|74373:inst1\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|19 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|18 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|17 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|16 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|15 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|14 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|13 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst10\|74373:inst\|12 " "LATCH primitive \"X_IBUS:inst10\|74373:inst\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|19 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|18 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|17 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|16 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|15 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|14 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|13 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|12 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|19 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|18 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|17 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|16 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|15 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|14 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|13 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|12 " "LATCH primitive \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|19 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|18 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|17 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|16 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|15 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|14 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|13 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst1\|12 " "LATCH primitive \"X_IBUS:inst4\|74373:inst1\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|19 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|19\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|18 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|18\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|17 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|17\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|16 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|16\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|15 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|14 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|13 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "X_IBUS:inst4\|74373:inst\|12 " "LATCH primitive \"X_IBUS:inst4\|74373:inst\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1531110109648 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CU:inst96\|Op_MOV3 " "Found clock multiplexer CU:inst96\|Op_MOV3" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531110109811 "|MyCPU|CU:inst96|Op_MOV3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CU:inst96\|Op_MOV3~synth " "Found clock multiplexer CU:inst96\|Op_MOV3~synth" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531110109811 "|MyCPU|CU:inst96|Op_MOV3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CU:inst96\|Op_MOV1 " "Found clock multiplexer CU:inst96\|Op_MOV1" {  } { { "CU.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/CU.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531110109811 "|MyCPU|CU:inst96|Op_MOV1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Memory:inst24\|M_ctrl:inst\|A_plus\[0\] " "Found clock multiplexer Memory:inst24\|M_ctrl:inst\|A_plus\[0\]" {  } { { "M_ctrl.v" "" { Text "C:/Users/Hanliutong/Desktop/cpu/M_ctrl.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531110109811 "|MyCPU|Memory:inst24|M_ctrl:inst|A_plus[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1531110109811 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "232 " "Ignored 232 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "18 " "Ignored 18 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1531110110117 ""} { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1531110110117 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "206 " "Ignored 206 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1531110110117 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1531110110117 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CU:inst96\|always0~synth " "Found clock multiplexer CU:inst96\|always0~synth" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531110111861 "|MyCPU|CU:inst96|always0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CU:inst96\|always0~synth " "Found clock multiplexer CU:inst96\|always0~synth" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531110111861 "|MyCPU|CU:inst96|always0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1531110111861 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|26 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|address_reg_a\[1\] " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|26\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|address_reg_a\[1\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|27 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|address_reg_a\[0\] " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|27\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|address_reg_a\[0\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|31 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|31\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|36 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|36\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|11 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|11\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|10 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|10\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|6 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|6\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst12\|1 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst12\|1\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|26 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|26\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|27 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|27\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|31 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|31\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|36 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|36\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|11 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|11\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|10 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|10\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|6 Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|6\" to the node \"Memory:inst24\|lpm_ram_dq:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2c91:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MAR:inst15\|74244:inst11\|1 Memory:inst24\|M_ctrl:inst\|always0 " "Converted the fan-out from the tri-state buffer \"MAR:inst15\|74244:inst11\|1\" to the node \"Memory:inst24\|M_ctrl:inst\|always0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112688 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1531110112688 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|26 MDR_MUX:inst14\|74273:inst33\|12 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|26\" to the node \"MDR_MUX:inst14\|74273:inst33\|12\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|27 MDR_MUX:inst14\|74273:inst33\|13 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|27\" to the node \"MDR_MUX:inst14\|74273:inst33\|13\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|31 MDR_MUX:inst14\|74273:inst33\|14 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|31\" to the node \"MDR_MUX:inst14\|74273:inst33\|14\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|36 MDR_MUX:inst14\|74273:inst33\|15 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|36\" to the node \"MDR_MUX:inst14\|74273:inst33\|15\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|11 MDR_MUX:inst14\|74273:inst33\|16 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|11\" to the node \"MDR_MUX:inst14\|74273:inst33\|16\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|10 MDR_MUX:inst14\|74273:inst33\|17 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|10\" to the node \"MDR_MUX:inst14\|74273:inst33\|17\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|6 MDR_MUX:inst14\|74273:inst33\|18 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|6\" to the node \"MDR_MUX:inst14\|74273:inst33\|18\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst1\|1 MDR_MUX:inst14\|74273:inst33\|19 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst1\|1\" to the node \"MDR_MUX:inst14\|74273:inst33\|19\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|26 MDR_MUX:inst14\|74273:inst2\|12 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|26\" to the node \"MDR_MUX:inst14\|74273:inst2\|12\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|27 MDR_MUX:inst14\|74273:inst2\|13 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|27\" to the node \"MDR_MUX:inst14\|74273:inst2\|13\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|31 MDR_MUX:inst14\|74273:inst2\|14 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|31\" to the node \"MDR_MUX:inst14\|74273:inst2\|14\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|36 MDR_MUX:inst14\|74273:inst2\|15 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|36\" to the node \"MDR_MUX:inst14\|74273:inst2\|15\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|11 MDR_MUX:inst14\|74273:inst2\|16 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|11\" to the node \"MDR_MUX:inst14\|74273:inst2\|16\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|10 MDR_MUX:inst14\|74273:inst2\|17 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|10\" to the node \"MDR_MUX:inst14\|74273:inst2\|17\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|6 MDR_MUX:inst14\|74273:inst2\|18 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|6\" to the node \"MDR_MUX:inst14\|74273:inst2\|18\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MDR_MUX:inst14\|74244:inst\|1 MDR_MUX:inst14\|74273:inst2\|19 " "Converted the fanout from the always-enabled tri-state buffer \"MDR_MUX:inst14\|74244:inst\|1\" to the node \"MDR_MUX:inst14\|74273:inst2\|19\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|11 jieguo\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|11\" to the node \"jieguo\[15\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 256 296 344 288 "11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|10 jieguo\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|10\" to the node \"jieguo\[14\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 208 296 344 240 "10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|6 jieguo\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|6\" to the node \"jieguo\[13\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 160 296 344 192 "6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|1 jieguo\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|1\" to the node \"jieguo\[12\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 112 296 344 144 "1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|26 jieguo\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|26\" to the node \"jieguo\[11\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 496 296 344 528 "26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|27 jieguo\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|27\" to the node \"jieguo\[10\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 448 296 344 480 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|31 jieguo\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|31\" to the node \"jieguo\[9\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 400 296 344 432 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|36 jieguo\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|36\" to the node \"jieguo\[8\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 352 296 344 384 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|11 jieguo\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|11\" to the node \"jieguo\[7\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 256 296 344 288 "11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|10 jieguo\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|10\" to the node \"jieguo\[6\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 208 296 344 240 "10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|6 jieguo\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|6\" to the node \"jieguo\[5\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 160 296 344 192 "6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|1 jieguo\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|1\" to the node \"jieguo\[4\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 112 296 344 144 "1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|26 jieguo\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|26\" to the node \"jieguo\[3\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 496 296 344 528 "26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|27 jieguo\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|27\" to the node \"jieguo\[2\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 448 296 344 480 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|31 jieguo\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|31\" to the node \"jieguo\[1\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 400 296 344 432 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|36 jieguo\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|36\" to the node \"jieguo\[0\]\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 352 296 344 384 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|11 X_IBUS:inst4\|74373:inst1\|74 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|11\" to the node \"X_IBUS:inst4\|74373:inst1\|74\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 256 296 344 288 "11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|10 X_IBUS:inst4\|74373:inst1\|73 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|10\" to the node \"X_IBUS:inst4\|74373:inst1\|73\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 208 296 344 240 "10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|6 X_IBUS:inst4\|74373:inst1\|72 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|6\" to the node \"X_IBUS:inst4\|74373:inst1\|72\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 160 296 344 192 "6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|1 X_IBUS:inst4\|74373:inst1\|71 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|1\" to the node \"X_IBUS:inst4\|74373:inst1\|71\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 112 296 344 144 "1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|26 X_IBUS:inst4\|74373:inst1\|70 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|26\" to the node \"X_IBUS:inst4\|74373:inst1\|70\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 496 296 344 528 "26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|27 X_IBUS:inst4\|74373:inst1\|69 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|27\" to the node \"X_IBUS:inst4\|74373:inst1\|69\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 448 296 344 480 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|31 X_IBUS:inst4\|74373:inst1\|68 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|31\" to the node \"X_IBUS:inst4\|74373:inst1\|68\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 400 296 344 432 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst5\|36 X_IBUS:inst4\|74373:inst1\|67 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst5\|36\" to the node \"X_IBUS:inst4\|74373:inst1\|67\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 352 296 344 384 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|11 X_IBUS:inst4\|74373:inst\|74 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|11\" to the node \"X_IBUS:inst4\|74373:inst\|74\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 256 296 344 288 "11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|10 X_IBUS:inst4\|74373:inst\|73 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|10\" to the node \"X_IBUS:inst4\|74373:inst\|73\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 208 296 344 240 "10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|6 X_IBUS:inst4\|74373:inst\|72 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|6\" to the node \"X_IBUS:inst4\|74373:inst\|72\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 160 296 344 192 "6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|1 X_IBUS:inst4\|74373:inst\|71 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|1\" to the node \"X_IBUS:inst4\|74373:inst\|71\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 112 296 344 144 "1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|26 X_IBUS:inst4\|74373:inst\|70 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|26\" to the node \"X_IBUS:inst4\|74373:inst\|70\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 496 296 344 528 "26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|27 X_IBUS:inst4\|74373:inst\|69 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|27\" to the node \"X_IBUS:inst4\|74373:inst\|69\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 448 296 344 480 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|31 X_IBUS:inst4\|74373:inst\|68 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|31\" to the node \"X_IBUS:inst4\|74373:inst\|68\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 400 296 344 432 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU:inst\|74244b:inst6\|36 X_IBUS:inst4\|74373:inst\|67 " "Converted the fanout from the always-enabled tri-state buffer \"ALU:inst\|74244b:inst6\|36\" to the node \"X_IBUS:inst4\|74373:inst\|67\" into a wire" {  } { { "74244b.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf" { { 352 296 344 384 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1531110112711 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1531110112711 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|74 IR:inst11\|insta " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|74\" to the node \"IR:inst11\|insta\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|73 IR:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|73\" to the node \"IR:inst11\|inst1\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|72 IR:inst11\|inst2 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|72\" to the node \"IR:inst11\|inst2\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|71 IR:inst11\|inst3 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|71\" to the node \"IR:inst11\|inst3\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|70 IR:inst11\|inst4 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|70\" to the node \"IR:inst11\|inst4\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|69 IR:inst11\|inst " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|69\" to the node \"IR:inst11\|inst\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|68 IR:inst11\|inst5 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|68\" to the node \"IR:inst11\|inst5\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst1\|67 IR:inst11\|inst6 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst1\|67\" to the node \"IR:inst11\|inst6\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|74 IR:inst11\|inst7 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|74\" to the node \"IR:inst11\|inst7\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|73 IR:inst11\|inst8 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|73\" to the node \"IR:inst11\|inst8\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|72 IR:inst11\|inst9 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|72\" to the node \"IR:inst11\|inst9\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|71 IR:inst11\|inst10 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|71\" to the node \"IR:inst11\|inst10\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|70 IR:inst11\|inst11 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|70\" to the node \"IR:inst11\|inst11\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|69 IR:inst11\|inst12 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|69\" to the node \"IR:inst11\|inst12\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|68 IR:inst11\|inst13 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|68\" to the node \"IR:inst11\|inst13\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "X_IBUS:inst4\|74373:inst\|67 IR:inst11\|inst14 " "Converted the fan-out from the tri-state buffer \"X_IBUS:inst4\|74373:inst\|67\" to the node \"IR:inst11\|inst14\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|74 Memory:inst24\|M_ctrl:inst\|Dout\[15\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|74\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[15\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|73 Memory:inst24\|M_ctrl:inst\|Dout\[14\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|73\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[14\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|72 Memory:inst24\|M_ctrl:inst\|Dout\[13\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|72\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[13\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|71 Memory:inst24\|M_ctrl:inst\|Dout\[12\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|71\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[12\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|70 Memory:inst24\|M_ctrl:inst\|Dout\[11\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|70\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[11\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|69 Memory:inst24\|M_ctrl:inst\|Dout\[10\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|69\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[10\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|68 Memory:inst24\|M_ctrl:inst\|Dout\[9\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|68\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[9\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst1\|67 Memory:inst24\|M_ctrl:inst\|Dout\[8\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst1\|67\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[8\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|74 Memory:inst24\|M_ctrl:inst\|Dout\[15\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|74\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[15\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|73 Memory:inst24\|M_ctrl:inst\|Dout\[14\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|73\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[14\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|72 Memory:inst24\|M_ctrl:inst\|Dout\[13\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|72\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[13\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|71 Memory:inst24\|M_ctrl:inst\|Dout\[12\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|71\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[12\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|70 Memory:inst24\|M_ctrl:inst\|Dout\[11\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|70\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[11\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|69 Memory:inst24\|M_ctrl:inst\|Dout\[10\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|69\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[10\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|68 Memory:inst24\|M_ctrl:inst\|Dout\[9\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|68\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[9\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory:inst24\|X_IBUS:inst5\|74373:inst\|67 Memory:inst24\|M_ctrl:inst\|Dout\[8\] " "Converted the fan-out from the tri-state buffer \"Memory:inst24\|X_IBUS:inst5\|74373:inst\|67\" to the node \"Memory:inst24\|M_ctrl:inst\|Dout\[8\]\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1531110112716 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1531110112716 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INT GND " "Pin \"INT\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 200 -600 -424 216 "INT" "" } { 144 -1040 -976 160 "INT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|INT"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero_PC GND " "Pin \"zero_PC\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 632 -664 -488 648 "zero_PC" "" } { 624 -760 -688 640 "zero_PC" "" } { 592 1064 1120 608 "zero_PC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|zero_PC"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[42\] GND " "Pin \"temp\[42\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[28\] GND " "Pin \"temp\[28\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[27\] GND " "Pin \"temp\[27\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[26\] GND " "Pin \"temp\[26\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[25\] GND " "Pin \"temp\[25\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[24\] GND " "Pin \"temp\[24\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[23\] GND " "Pin \"temp\[23\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[20\] GND " "Pin \"temp\[20\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[7\] GND " "Pin \"temp\[7\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[1\] GND " "Pin \"temp\[1\]\" is stuck at GND" {  } { { "MyCPU.bdf" "" { Schematic "C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf" { { 872 -760 -584 888 "temp\[47..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531110114538 "|MyCPU|temp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531110114538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1531110114880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531110117087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531110117087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1715 " "Implemented 1715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531110117342 ""} { "Info" "ICUT_CUT_TM_OPINS" "247 " "Implemented 247 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531110117342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1402 " "Implemented 1402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531110117342 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1531110117342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531110117342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 528 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 528 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531110117436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 09 12:21:57 2018 " "Processing ended: Mon Jul 09 12:21:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531110117436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531110117436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531110117436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531110117436 ""}
