$date
	Fri Oct 30 23:10:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q1A $end
$var wire 1 " Q1 $end
$var reg 1 # E $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module tf1 $end
$var wire 1 # E $end
$var wire 1 ! QA $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 " Q $end
$scope module D1 $end
$var wire 1 ! D $end
$var wire 1 # E $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
x#
0"
1!
$end
#1
0#
0%
1$
#2
0!
1"
1#
0$
#3
1!
0"
1$
#4
0$
#5
0!
1"
1$
#6
0$
#7
1!
0"
1$
#8
0$
#9
0!
1"
1$
#10
0$
#11
1!
0"
1$
#12
0$
#13
0!
1"
1$
#14
0$
#15
1!
0"
1$
#16
0$
#17
0!
1"
1$
#18
0$
#19
1!
0"
1$
#20
0$
#21
0!
1"
1$
#22
0$
#23
0#
1$
#24
0$
#25
1$
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
