
Robonaut.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001053c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  08010710  08010710  00020710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d70  08010d70  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  08010d70  08010d70  00020d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d78  08010d78  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010d78  08010d78  00020d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010d7c  08010d7c  00020d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08010d80  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000984  20000210  08010f90  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b94  08010f90  00030b94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e600  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b75  00000000  00000000  0005e840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001be0  00000000  00000000  000623b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a70  00000000  00000000  00063f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000946b  00000000  00000000  00065a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023329  00000000  00000000  0006ee73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001027c3  00000000  00000000  0009219c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019495f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008bcc  00000000  00000000  001949b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0019d57c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0019d648  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000210 	.word	0x20000210
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080106f4 	.word	0x080106f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000214 	.word	0x20000214
 800020c:	080106f4 	.word	0x080106f4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <LS_LED_Light>:
#include <stdbool.h>
#include <math.h>

// Az utols beadott rtk mindig 33-nl nagyobb legyen!
void LS_LED_Light(SPI_HandleTypeDef *hspi, uint8_t *leds_to_light)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	; 0x28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
	uint8_t fb_leds_on[4] = {0};
 8000f96:	2300      	movs	r3, #0
 8000f98:	613b      	str	r3, [r7, #16]
	uint8_t fb_leds_on_temp[4] = {0};
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
	for (int i=0; leds_to_light[i]<33; i++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
 8000fa2:	e082      	b.n	80010aa <LS_LED_Light+0x11e>
	{
		switch(leds_to_light[i]/8) {
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	08db      	lsrs	r3, r3, #3
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	d877      	bhi.n	80010a4 <LS_LED_Light+0x118>
 8000fb4:	a201      	add	r2, pc, #4	; (adr r2, 8000fbc <LS_LED_Light+0x30>)
 8000fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fba:	bf00      	nop
 8000fbc:	08000fcd 	.word	0x08000fcd
 8000fc0:	08001003 	.word	0x08001003
 8000fc4:	08001039 	.word	0x08001039
 8000fc8:	0800106f 	.word	0x0800106f
		case 0:
			fb_leds_on_temp[3] = 1;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	73fb      	strb	r3, [r7, #15]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
 8000fd4:	e006      	b.n	8000fe4 <LS_LED_Light+0x58>
				fb_leds_on_temp[3] <<= 1;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	73fb      	strb	r3, [r7, #15]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000fde:	6a3b      	ldr	r3, [r7, #32]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	623b      	str	r3, [r7, #32]
 8000fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	4413      	add	r3, r2
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	f003 0307 	and.w	r3, r3, #7
 8000ff0:	6a3a      	ldr	r2, [r7, #32]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	dbef      	blt.n	8000fd6 <LS_LED_Light+0x4a>
			}
			fb_leds_on[3] |= fb_leds_on_temp[3];
 8000ff6:	7cfa      	ldrb	r2, [r7, #19]
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	74fb      	strb	r3, [r7, #19]
			break;
 8001000:	e050      	b.n	80010a4 <LS_LED_Light+0x118>
		case 1:
			fb_leds_on_temp[2] = 1;
 8001002:	2301      	movs	r3, #1
 8001004:	73bb      	strb	r3, [r7, #14]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
 800100a:	e006      	b.n	800101a <LS_LED_Light+0x8e>
				fb_leds_on_temp[2] <<= 1;
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	b2db      	uxtb	r3, r3
 8001012:	73bb      	strb	r3, [r7, #14]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	3301      	adds	r3, #1
 8001018:	61fb      	str	r3, [r7, #28]
 800101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101c:	683a      	ldr	r2, [r7, #0]
 800101e:	4413      	add	r3, r2
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	69fa      	ldr	r2, [r7, #28]
 8001028:	429a      	cmp	r2, r3
 800102a:	dbef      	blt.n	800100c <LS_LED_Light+0x80>
			}
			fb_leds_on[2] |= fb_leds_on_temp[2];
 800102c:	7cba      	ldrb	r2, [r7, #18]
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	4313      	orrs	r3, r2
 8001032:	b2db      	uxtb	r3, r3
 8001034:	74bb      	strb	r3, [r7, #18]
			break;
 8001036:	e035      	b.n	80010a4 <LS_LED_Light+0x118>
		case 2:
			fb_leds_on_temp[1] = 1;
 8001038:	2301      	movs	r3, #1
 800103a:	737b      	strb	r3, [r7, #13]
			for (int j=0; j<leds_to_light[i]%8; j++){
 800103c:	2300      	movs	r3, #0
 800103e:	61bb      	str	r3, [r7, #24]
 8001040:	e006      	b.n	8001050 <LS_LED_Light+0xc4>
				fb_leds_on_temp[1] <<= 1;
 8001042:	7b7b      	ldrb	r3, [r7, #13]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	b2db      	uxtb	r3, r3
 8001048:	737b      	strb	r3, [r7, #13]
			for (int j=0; j<leds_to_light[i]%8; j++){
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	3301      	adds	r3, #1
 800104e:	61bb      	str	r3, [r7, #24]
 8001050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001052:	683a      	ldr	r2, [r7, #0]
 8001054:	4413      	add	r3, r2
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	429a      	cmp	r2, r3
 8001060:	dbef      	blt.n	8001042 <LS_LED_Light+0xb6>
			}
			fb_leds_on[1] |= fb_leds_on_temp[1];
 8001062:	7c7a      	ldrb	r2, [r7, #17]
 8001064:	7b7b      	ldrb	r3, [r7, #13]
 8001066:	4313      	orrs	r3, r2
 8001068:	b2db      	uxtb	r3, r3
 800106a:	747b      	strb	r3, [r7, #17]
			break;
 800106c:	e01a      	b.n	80010a4 <LS_LED_Light+0x118>
		case 3:
			fb_leds_on_temp[0] = 1;
 800106e:	2301      	movs	r3, #1
 8001070:	733b      	strb	r3, [r7, #12]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	e006      	b.n	8001086 <LS_LED_Light+0xfa>
				fb_leds_on_temp[0] <<= 1;
 8001078:	7b3b      	ldrb	r3, [r7, #12]
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	b2db      	uxtb	r3, r3
 800107e:	733b      	strb	r3, [r7, #12]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	3301      	adds	r3, #1
 8001084:	617b      	str	r3, [r7, #20]
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	4413      	add	r3, r2
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	429a      	cmp	r2, r3
 8001096:	dbef      	blt.n	8001078 <LS_LED_Light+0xec>
			}
			fb_leds_on[0] |= fb_leds_on_temp[0];
 8001098:	7c3a      	ldrb	r2, [r7, #16]
 800109a:	7b3b      	ldrb	r3, [r7, #12]
 800109c:	4313      	orrs	r3, r2
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	743b      	strb	r3, [r7, #16]
			break;
 80010a2:	bf00      	nop
	for (int i=0; leds_to_light[i]<33; i++)
 80010a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a6:	3301      	adds	r3, #1
 80010a8:	627b      	str	r3, [r7, #36]	; 0x24
 80010aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b20      	cmp	r3, #32
 80010b4:	f67f af76 	bls.w	8000fa4 <LS_LED_Light+0x18>
		}
	}
	LS_LED_Send(hspi, fb_leds_on);
 80010b8:	f107 0310 	add.w	r3, r7, #16
 80010bc:	4619      	mov	r1, r3
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f000 f804 	bl	80010cc <LS_LED_Send>
}
 80010c4:	bf00      	nop
 80010c6:	3728      	adds	r7, #40	; 0x28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <LS_LED_Send>:

void LS_LED_Send(SPI_HandleTypeDef *hspi, uint8_t *leds_on)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
	// Send bits with SPI
	HAL_SPI_Transmit(hspi, leds_on, 4, 100);
 80010d6:	2364      	movs	r3, #100	; 0x64
 80010d8:	2204      	movs	r2, #4
 80010da:	6839      	ldr	r1, [r7, #0]
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f004 fca6 	bl	8005a2e <HAL_SPI_Transmit>

	// Latch enable
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 80010e2:	2201      	movs	r2, #1
 80010e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e8:	480b      	ldr	r0, [pc, #44]	; (8001118 <LS_LED_Send+0x4c>)
 80010ea:	f002 fe2f 	bl	8003d4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010f4:	4808      	ldr	r0, [pc, #32]	; (8001118 <LS_LED_Send+0x4c>)
 80010f6:	f002 fe29 	bl	8003d4c <HAL_GPIO_WritePin>

	//Output enable
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2104      	movs	r1, #4
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <LS_LED_Send+0x50>)
 8001100:	f002 fe24 	bl	8003d4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	2104      	movs	r1, #4
 8001108:	4804      	ldr	r0, [pc, #16]	; (800111c <LS_LED_Send+0x50>)
 800110a:	f002 fe1f 	bl	8003d4c <HAL_GPIO_WritePin>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020800 	.word	0x40020800
 800111c:	40020c00 	.word	0x40020c00

08001120 <LS_INF_Send>:

void LS_INF_Send(SPI_HandleTypeDef *hspi, uint8_t *infs_on)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	// Send bits with SPI
	HAL_SPI_Transmit(hspi, infs_on, 4, 100);
 800112a:	2364      	movs	r3, #100	; 0x64
 800112c:	2204      	movs	r2, #4
 800112e:	6839      	ldr	r1, [r7, #0]
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f004 fc7c 	bl	8005a2e <HAL_SPI_Transmit>

	// Inf Latch enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001136:	2201      	movs	r2, #1
 8001138:	f44f 7100 	mov.w	r1, #512	; 0x200
 800113c:	480c      	ldr	r0, [pc, #48]	; (8001170 <LS_INF_Send+0x50>)
 800113e:	f002 fe05 	bl	8003d4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001148:	4809      	ldr	r0, [pc, #36]	; (8001170 <LS_INF_Send+0x50>)
 800114a:	f002 fdff 	bl	8003d4c <HAL_GPIO_WritePin>

	// Inf Output enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001154:	4806      	ldr	r0, [pc, #24]	; (8001170 <LS_INF_Send+0x50>)
 8001156:	f002 fdf9 	bl	8003d4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001160:	4803      	ldr	r0, [pc, #12]	; (8001170 <LS_INF_Send+0x50>)
 8001162:	f002 fdf3 	bl	8003d4c <HAL_GPIO_WritePin>
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40020000 	.word	0x40020000

08001174 <LS_ADC_ChipSelect>:
			  HAL_Delay(100);
		  }
}

void LS_ADC_ChipSelect(int CS)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	switch(CS) {
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3b01      	subs	r3, #1
 8001180:	2b03      	cmp	r3, #3
 8001182:	d827      	bhi.n	80011d4 <LS_ADC_ChipSelect+0x60>
 8001184:	a201      	add	r2, pc, #4	; (adr r2, 800118c <LS_ADC_ChipSelect+0x18>)
 8001186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118a:	bf00      	nop
 800118c:	0800119d 	.word	0x0800119d
 8001190:	080011ab 	.word	0x080011ab
 8001194:	080011b9 	.word	0x080011b9
 8001198:	080011c7 	.word	0x080011c7
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a2:	481b      	ldr	r0, [pc, #108]	; (8001210 <LS_ADC_ChipSelect+0x9c>)
 80011a4:	f002 fdd2 	bl	8003d4c <HAL_GPIO_WritePin>
		break;
 80011a8:	e02d      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011b0:	4818      	ldr	r0, [pc, #96]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011b2:	f002 fdcb 	bl	8003d4c <HAL_GPIO_WritePin>
		break;
 80011b6:	e026      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011be:	4815      	ldr	r0, [pc, #84]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011c0:	f002 fdc4 	bl	8003d4c <HAL_GPIO_WritePin>
		break;
 80011c4:	e01f      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011cc:	4811      	ldr	r0, [pc, #68]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011ce:	f002 fdbd 	bl	8003d4c <HAL_GPIO_WritePin>
		break;
 80011d2:	e018      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	default:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011da:	480d      	ldr	r0, [pc, #52]	; (8001210 <LS_ADC_ChipSelect+0x9c>)
 80011dc:	f002 fdb6 	bl	8003d4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80011e0:	2201      	movs	r2, #1
 80011e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011e8:	f002 fdb0 	bl	8003d4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f2:	4808      	ldr	r0, [pc, #32]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011f4:	f002 fdaa 	bl	8003d4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 8001200:	f002 fda4 	bl	8003d4c <HAL_GPIO_WritePin>
	}
}
 8001204:	bf00      	nop
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40020800 	.word	0x40020800
 8001214:	40020400 	.word	0x40020400

08001218 <LS_Holavonal_favago>:
	sum -= 32*250;
	line = (double)weighted_sum/sum;
	return line;
}

float LS_Holavonal_favago(uint16_t *ADC_values, int prev_value, int* summ, int* MA_sum){
 8001218:	b480      	push	{r7}
 800121a:	b089      	sub	sp, #36	; 0x24
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	603b      	str	r3, [r7, #0]
    int m = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
    int sum = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
    float alpha = 0.1;
 800122e:	4b30      	ldr	r3, [pc, #192]	; (80012f0 <LS_Holavonal_favago+0xd8>)
 8001230:	613b      	str	r3, [r7, #16]
    *summ = 0;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
    for(int i=0; i<32; i++){
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e01c      	b.n	8001278 <LS_Holavonal_favago+0x60>
        if (ADC_values[i] > 2500){
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	4413      	add	r3, r2
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800124c:	4293      	cmp	r3, r2
 800124e:	d910      	bls.n	8001272 <LS_Holavonal_favago+0x5a>
        	*summ += ADC_values[i];
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	0052      	lsls	r2, r2, #1
 8001258:	68f9      	ldr	r1, [r7, #12]
 800125a:	440a      	add	r2, r1
 800125c:	8812      	ldrh	r2, [r2, #0]
 800125e:	441a      	add	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	601a      	str	r2, [r3, #0]
            sum += i;
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	4413      	add	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
            m++;
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	3301      	adds	r3, #1
 8001270:	61fb      	str	r3, [r7, #28]
    for(int i=0; i<32; i++){
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	3301      	adds	r3, #1
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	2b1f      	cmp	r3, #31
 800127c:	dddf      	ble.n	800123e <LS_Holavonal_favago+0x26>
        }
    }
    if(m == 0)
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d105      	bne.n	8001290 <LS_Holavonal_favago+0x78>
		return prev_value;
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	ee07 3a90 	vmov	s15, r3
 800128a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800128e:	e027      	b.n	80012e0 <LS_Holavonal_favago+0xc8>
    *MA_sum = alpha * *summ + (1-alpha) * *MA_sum;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	ee07 3a90 	vmov	s15, r3
 8001298:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800129c:	edd7 7a04 	vldr	s15, [r7, #16]
 80012a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80012a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80012ac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	ee07 3a90 	vmov	s15, r3
 80012b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012c8:	ee17 2a90 	vmov	r2, s15
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	601a      	str	r2, [r3, #0]
    return sum/m;
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80012e0:	eeb0 0a67 	vmov.f32	s0, s15
 80012e4:	3724      	adds	r7, #36	; 0x24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	3dcccccd 	.word	0x3dcccccd

080012f4 <LineSensor_FrontAndBack>:
	}
}

void LineSensor_FrontAndBack(UART_HandleTypeDef *huart, SPI_HandleTypeDef *hspi_led, SPI_HandleTypeDef *hspi_sense_front,
		SPI_HandleTypeDef *hspi_sense_rear, uint16_t *ADC_values_front, uint16_t *ADC_values_rear)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b090      	sub	sp, #64	; 0x40
 80012f8:	af02      	add	r7, sp, #8
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	603b      	str	r3, [r7, #0]
	uint8_t leds_on[4];// = {1, 1, 1, 1};

	uint8_t ADC_inputs[] = {0, 8, 16, 24, 32, 40, 48, 56};
 8001302:	4a92      	ldr	r2, [pc, #584]	; (800154c <LineSensor_FrontAndBack+0x258>)
 8001304:	f107 0318 	add.w	r3, r7, #24
 8001308:	e892 0003 	ldmia.w	r2, {r0, r1}
 800130c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t ADC_received_msg[2];

	//LS_INF_Send(&hspi3, leds_off);

	// Turn on first set of LEDs
	leds_on[0] = 1;leds_on[1] = 1;leds_on[2] = 1;leds_on[3] = 1;
 8001310:	2301      	movs	r3, #1
 8001312:	f887 3020 	strb.w	r3, [r7, #32]
 8001316:	2301      	movs	r3, #1
 8001318:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800131c:	2301      	movs	r3, #1
 800131e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001322:	2301      	movs	r3, #1
 8001324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	LS_INF_Send(hspi_led, leds_on);
 8001328:	f107 0320 	add.w	r3, r7, #32
 800132c:	4619      	mov	r1, r3
 800132e:	68b8      	ldr	r0, [r7, #8]
 8001330:	f7ff fef6 	bl	8001120 <LS_INF_Send>
	HAL_Delay(1);
 8001334:	2001      	movs	r0, #1
 8001336:	f001 ffcd 	bl	80032d4 <HAL_Delay>
	// Retrieve data from first set of ADCs - Front
	for (int i=1; i<5; i++)
 800133a:	2301      	movs	r3, #1
 800133c:	637b      	str	r3, [r7, #52]	; 0x34
 800133e:	e02a      	b.n	8001396 <LineSensor_FrontAndBack+0xa2>
	{
	  LS_ADC_ChipSelect(i);
 8001340:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001342:	f7ff ff17 	bl	8001174 <LS_ADC_ChipSelect>
	  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[0], ADC_received_msg, 2, 100);
 8001346:	f107 0214 	add.w	r2, r7, #20
 800134a:	f107 0118 	add.w	r1, r7, #24
 800134e:	2364      	movs	r3, #100	; 0x64
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2302      	movs	r3, #2
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f004 fca6 	bl	8005ca6 <HAL_SPI_TransmitReceive>
	  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[0], ADC_received_msg, 2, 100);
 800135a:	f107 0214 	add.w	r2, r7, #20
 800135e:	f107 0118 	add.w	r1, r7, #24
 8001362:	2364      	movs	r3, #100	; 0x64
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2302      	movs	r3, #2
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f004 fc9c 	bl	8005ca6 <HAL_SPI_TransmitReceive>
	  ADC_values_front[(i-1)*8] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 800136e:	7d7b      	ldrb	r3, [r7, #21]
 8001370:	b21a      	sxth	r2, r3
 8001372:	7d3b      	ldrb	r3, [r7, #20]
 8001374:	021b      	lsls	r3, r3, #8
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b219      	sxth	r1, r3
 800137c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800137e:	3b01      	subs	r3, #1
 8001380:	011b      	lsls	r3, r3, #4
 8001382:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001384:	4413      	add	r3, r2
 8001386:	b28a      	uxth	r2, r1
 8001388:	801a      	strh	r2, [r3, #0]
	  LS_ADC_ChipSelect(0);
 800138a:	2000      	movs	r0, #0
 800138c:	f7ff fef2 	bl	8001174 <LS_ADC_ChipSelect>
	for (int i=1; i<5; i++)
 8001390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001392:	3301      	adds	r3, #1
 8001394:	637b      	str	r3, [r7, #52]	; 0x34
 8001396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001398:	2b04      	cmp	r3, #4
 800139a:	ddd1      	ble.n	8001340 <LineSensor_FrontAndBack+0x4c>
	}
	// Ez mkdjn, aztn lehet optimalizlni, hogy egy loopon bell krjk be az adatokat mindetttl
	// Retrieve data from first set of ADCs - Rear
	for (int i=1; i<5; i++)
 800139c:	2301      	movs	r3, #1
 800139e:	633b      	str	r3, [r7, #48]	; 0x30
 80013a0:	e02a      	b.n	80013f8 <LineSensor_FrontAndBack+0x104>
	{
	  LS_ADC_ChipSelect(i);
 80013a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80013a4:	f7ff fee6 	bl	8001174 <LS_ADC_ChipSelect>
	  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[0], ADC_received_msg, 2, 100);
 80013a8:	f107 0214 	add.w	r2, r7, #20
 80013ac:	f107 0118 	add.w	r1, r7, #24
 80013b0:	2364      	movs	r3, #100	; 0x64
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	2302      	movs	r3, #2
 80013b6:	6838      	ldr	r0, [r7, #0]
 80013b8:	f004 fc75 	bl	8005ca6 <HAL_SPI_TransmitReceive>
	  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[0], ADC_received_msg, 2, 100);
 80013bc:	f107 0214 	add.w	r2, r7, #20
 80013c0:	f107 0118 	add.w	r1, r7, #24
 80013c4:	2364      	movs	r3, #100	; 0x64
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2302      	movs	r3, #2
 80013ca:	6838      	ldr	r0, [r7, #0]
 80013cc:	f004 fc6b 	bl	8005ca6 <HAL_SPI_TransmitReceive>
	  ADC_values_rear[(i-1)*8] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 80013d0:	7d7b      	ldrb	r3, [r7, #21]
 80013d2:	b21a      	sxth	r2, r3
 80013d4:	7d3b      	ldrb	r3, [r7, #20]
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b219      	sxth	r1, r3
 80013de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013e0:	3b01      	subs	r3, #1
 80013e2:	011b      	lsls	r3, r3, #4
 80013e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80013e6:	4413      	add	r3, r2
 80013e8:	b28a      	uxth	r2, r1
 80013ea:	801a      	strh	r2, [r3, #0]
	  LS_ADC_ChipSelect(0);
 80013ec:	2000      	movs	r0, #0
 80013ee:	f7ff fec1 	bl	8001174 <LS_ADC_ChipSelect>
	for (int i=1; i<5; i++)
 80013f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013f4:	3301      	adds	r3, #1
 80013f6:	633b      	str	r3, [r7, #48]	; 0x30
 80013f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	ddd1      	ble.n	80013a2 <LineSensor_FrontAndBack+0xae>
	}

	// Shift the LEDs by one
	for (int k=0; k<7; k++)
 80013fe:	2300      	movs	r3, #0
 8001400:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001402:	e099      	b.n	8001538 <LineSensor_FrontAndBack+0x244>
	{
	  leds_on[0] <<= 1;
 8001404:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	b2db      	uxtb	r3, r3
 800140c:	f887 3020 	strb.w	r3, [r7, #32]
	  leds_on[1] <<= 1;
 8001410:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	b2db      	uxtb	r3, r3
 8001418:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	  leds_on[2] <<= 1;
 800141c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	b2db      	uxtb	r3, r3
 8001424:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  leds_on[3] <<= 1;
 8001428:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	b2db      	uxtb	r3, r3
 8001430:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  LS_INF_Send(hspi_led, leds_on);
 8001434:	f107 0320 	add.w	r3, r7, #32
 8001438:	4619      	mov	r1, r3
 800143a:	68b8      	ldr	r0, [r7, #8]
 800143c:	f7ff fe70 	bl	8001120 <LS_INF_Send>
	  HAL_Delay(1);
 8001440:	2001      	movs	r0, #1
 8001442:	f001 ff47 	bl	80032d4 <HAL_Delay>

	  //Retrieve data from the ADCs at the active LEDs - Front
	  for (int i=1; i<5; i++)
 8001446:	2301      	movs	r3, #1
 8001448:	62bb      	str	r3, [r7, #40]	; 0x28
 800144a:	e034      	b.n	80014b6 <LineSensor_FrontAndBack+0x1c2>
	  {
		  LS_ADC_ChipSelect(i);
 800144c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800144e:	f7ff fe91 	bl	8001174 <LS_ADC_ChipSelect>
		  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 8001452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001454:	3301      	adds	r3, #1
 8001456:	f107 0218 	add.w	r2, r7, #24
 800145a:	18d1      	adds	r1, r2, r3
 800145c:	f107 0214 	add.w	r2, r7, #20
 8001460:	2364      	movs	r3, #100	; 0x64
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	2302      	movs	r3, #2
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f004 fc1d 	bl	8005ca6 <HAL_SPI_TransmitReceive>
		  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 800146c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800146e:	3301      	adds	r3, #1
 8001470:	f107 0218 	add.w	r2, r7, #24
 8001474:	18d1      	adds	r1, r2, r3
 8001476:	f107 0214 	add.w	r2, r7, #20
 800147a:	2364      	movs	r3, #100	; 0x64
 800147c:	9300      	str	r3, [sp, #0]
 800147e:	2302      	movs	r3, #2
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f004 fc10 	bl	8005ca6 <HAL_SPI_TransmitReceive>
		  ADC_values_front[(i-1)*8+k+1] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 8001486:	7d7b      	ldrb	r3, [r7, #21]
 8001488:	b21a      	sxth	r2, r3
 800148a:	7d3b      	ldrb	r3, [r7, #20]
 800148c:	021b      	lsls	r3, r3, #8
 800148e:	b21b      	sxth	r3, r3
 8001490:	4313      	orrs	r3, r2
 8001492:	b219      	sxth	r1, r3
 8001494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001496:	3b01      	subs	r3, #1
 8001498:	00da      	lsls	r2, r3, #3
 800149a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800149c:	4413      	add	r3, r2
 800149e:	3301      	adds	r3, #1
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80014a4:	4413      	add	r3, r2
 80014a6:	b28a      	uxth	r2, r1
 80014a8:	801a      	strh	r2, [r3, #0]
		  LS_ADC_ChipSelect(0);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f7ff fe62 	bl	8001174 <LS_ADC_ChipSelect>
	  for (int i=1; i<5; i++)
 80014b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014b2:	3301      	adds	r3, #1
 80014b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80014b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	ddc7      	ble.n	800144c <LineSensor_FrontAndBack+0x158>
	  }

	  // Szintn lehet optimalizlni
	  // Retrieve data from the ADCs at the active LEDs - Front
	  for (int i=1; i<5; i++)
 80014bc:	2301      	movs	r3, #1
 80014be:	627b      	str	r3, [r7, #36]	; 0x24
 80014c0:	e034      	b.n	800152c <LineSensor_FrontAndBack+0x238>
	  {
		  LS_ADC_ChipSelect(i);
 80014c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80014c4:	f7ff fe56 	bl	8001174 <LS_ADC_ChipSelect>
		  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 80014c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014ca:	3301      	adds	r3, #1
 80014cc:	f107 0218 	add.w	r2, r7, #24
 80014d0:	18d1      	adds	r1, r2, r3
 80014d2:	f107 0214 	add.w	r2, r7, #20
 80014d6:	2364      	movs	r3, #100	; 0x64
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2302      	movs	r3, #2
 80014dc:	6838      	ldr	r0, [r7, #0]
 80014de:	f004 fbe2 	bl	8005ca6 <HAL_SPI_TransmitReceive>
		  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 80014e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e4:	3301      	adds	r3, #1
 80014e6:	f107 0218 	add.w	r2, r7, #24
 80014ea:	18d1      	adds	r1, r2, r3
 80014ec:	f107 0214 	add.w	r2, r7, #20
 80014f0:	2364      	movs	r3, #100	; 0x64
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2302      	movs	r3, #2
 80014f6:	6838      	ldr	r0, [r7, #0]
 80014f8:	f004 fbd5 	bl	8005ca6 <HAL_SPI_TransmitReceive>
		  ADC_values_rear[(i-1)*8+k+1] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 80014fc:	7d7b      	ldrb	r3, [r7, #21]
 80014fe:	b21a      	sxth	r2, r3
 8001500:	7d3b      	ldrb	r3, [r7, #20]
 8001502:	021b      	lsls	r3, r3, #8
 8001504:	b21b      	sxth	r3, r3
 8001506:	4313      	orrs	r3, r2
 8001508:	b219      	sxth	r1, r3
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150c:	3b01      	subs	r3, #1
 800150e:	00da      	lsls	r2, r3, #3
 8001510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001512:	4413      	add	r3, r2
 8001514:	3301      	adds	r3, #1
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800151a:	4413      	add	r3, r2
 800151c:	b28a      	uxth	r2, r1
 800151e:	801a      	strh	r2, [r3, #0]
		  LS_ADC_ChipSelect(0);
 8001520:	2000      	movs	r0, #0
 8001522:	f7ff fe27 	bl	8001174 <LS_ADC_ChipSelect>
	  for (int i=1; i<5; i++)
 8001526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001528:	3301      	adds	r3, #1
 800152a:	627b      	str	r3, [r7, #36]	; 0x24
 800152c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152e:	2b04      	cmp	r3, #4
 8001530:	ddc7      	ble.n	80014c2 <LineSensor_FrontAndBack+0x1ce>
	for (int k=0; k<7; k++)
 8001532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001534:	3301      	adds	r3, #1
 8001536:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800153a:	2b06      	cmp	r3, #6
 800153c:	f77f af62 	ble.w	8001404 <LineSensor_FrontAndBack+0x110>
//			line_pos[0] = ADC_values_rear[i];
//	}

//	unsigned char BT_send_msg_buff[200];
//	LS_BT_SendData(huart, BT_send_msg_buff, ADC_values_rear);
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3738      	adds	r7, #56	; 0x38
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	08010718 	.word	0x08010718

08001550 <LS_feedback_all>:

void LS_feedback_all(SPI_HandleTypeDef *hspi_led, uint16_t *ADC_values)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
	uint8_t fb_leds_to_light[5] = {50, 50, 50, 50, 50};
 800155a:	4a1c      	ldr	r2, [pc, #112]	; (80015cc <LS_feedback_all+0x7c>)
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001564:	6018      	str	r0, [r3, #0]
 8001566:	3304      	adds	r3, #4
 8001568:	7019      	strb	r1, [r3, #0]
	uint8_t leds_off[4] = {0};
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
	int j = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
		for (int i=0; i<32; i++){
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	e016      	b.n	80015a6 <LS_feedback_all+0x56>
			if (ADC_values[i]>2500){
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	4413      	add	r3, r2
 8001580:	881b      	ldrh	r3, [r3, #0]
 8001582:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001586:	4293      	cmp	r3, r2
 8001588:	d90a      	bls.n	80015a0 <LS_feedback_all+0x50>
				fb_leds_to_light[j] = i;
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	b2d9      	uxtb	r1, r3
 800158e:	f107 0210 	add.w	r2, r7, #16
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	4413      	add	r3, r2
 8001596:	460a      	mov	r2, r1
 8001598:	701a      	strb	r2, [r3, #0]
				j++;
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3301      	adds	r3, #1
 800159e:	61fb      	str	r3, [r7, #28]
		for (int i=0; i<32; i++){
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	3301      	adds	r3, #1
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	2b1f      	cmp	r3, #31
 80015aa:	dde5      	ble.n	8001578 <LS_feedback_all+0x28>
			}
		}

	LS_LED_Send(hspi_led, leds_off);
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	4619      	mov	r1, r3
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff fd8a 	bl	80010cc <LS_LED_Send>
	LS_LED_Light(hspi_led, fb_leds_to_light);
 80015b8:	f107 0310 	add.w	r3, r7, #16
 80015bc:	4619      	mov	r1, r3
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fce4 	bl	8000f8c <LS_LED_Light>
}
 80015c4:	bf00      	nop
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	08010720 	.word	0x08010720

080015d0 <LS_delta_angle>:
	}
	LS_LED_Send(hspi_led, leds_off);
	LS_LED_Light(hspi_led, fb_leds_to_light);
}

float LS_delta_angle(float p1, float p2){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80015da:	edc7 0a00 	vstr	s1, [r7]
    float delta = atan((p2-(31-p1))*6.5/460);
 80015de:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 80015e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ea:	ed97 7a00 	vldr	s14, [r7]
 80015ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f2:	ee17 0a90 	vmov	r0, s15
 80015f6:	f7fe ffc7 	bl	8000588 <__aeabi_f2d>
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	4b16      	ldr	r3, [pc, #88]	; (8001658 <LS_delta_angle+0x88>)
 8001600:	f7ff f81a 	bl	8000638 <__aeabi_dmul>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	a310      	add	r3, pc, #64	; (adr r3, 8001650 <LS_delta_angle+0x80>)
 800160e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001612:	f7ff f93b 	bl	800088c <__aeabi_ddiv>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	ec43 2b17 	vmov	d7, r2, r3
 800161e:	eeb0 0a47 	vmov.f32	s0, s14
 8001622:	eef0 0a67 	vmov.f32	s1, s15
 8001626:	f00d fdc7 	bl	800f1b8 <atan>
 800162a:	ec53 2b10 	vmov	r2, r3, d0
 800162e:	4610      	mov	r0, r2
 8001630:	4619      	mov	r1, r3
 8001632:	f7ff fad9 	bl	8000be8 <__aeabi_d2f>
 8001636:	4603      	mov	r3, r0
 8001638:	60fb      	str	r3, [r7, #12]
    return delta;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	ee07 3a90 	vmov	s15, r3
}
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	f3af 8000 	nop.w
 8001650:	00000000 	.word	0x00000000
 8001654:	407cc000 	.word	0x407cc000
 8001658:	401a0000 	.word	0x401a0000
 800165c:	00000000 	.word	0x00000000

08001660 <LS_p>:



float LS_p(float f1){
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	ed87 0a01 	vstr	s0, [r7, #4]
    float p = (15.5-f1)*0.0065;//m-ben adja vissza a p-t
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7fe ff8c 	bl	8000588 <__aeabi_f2d>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	f04f 0000 	mov.w	r0, #0
 8001678:	490f      	ldr	r1, [pc, #60]	; (80016b8 <LS_p+0x58>)
 800167a:	f7fe fe25 	bl	80002c8 <__aeabi_dsub>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4610      	mov	r0, r2
 8001684:	4619      	mov	r1, r3
 8001686:	a30a      	add	r3, pc, #40	; (adr r3, 80016b0 <LS_p+0x50>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe ffd4 	bl	8000638 <__aeabi_dmul>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff faa6 	bl	8000be8 <__aeabi_d2f>
 800169c:	4603      	mov	r3, r0
 800169e:	60fb      	str	r3, [r7, #12]
    return p;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	ee07 3a90 	vmov	s15, r3
}
 80016a6:	eeb0 0a67 	vmov.f32	s0, s15
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	76c8b439 	.word	0x76c8b439
 80016b4:	3f7a9fbe 	.word	0x3f7a9fbe
 80016b8:	402f0000 	.word	0x402f0000

080016bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b0aa      	sub	sp, #168	; 0xa8
 80016c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016c2:	f001 fd95 	bl	80031f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c6:	f000 f9db 	bl	8001a80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ca:	f000 fea5 	bl	8002418 <MX_GPIO_Init>
  MX_I2C1_Init();
 80016ce:	f000 fa9b 	bl	8001c08 <MX_I2C1_Init>
  MX_I2C3_Init();
 80016d2:	f000 faf5 	bl	8001cc0 <MX_I2C3_Init>
  MX_SPI1_Init();
 80016d6:	f000 fb21 	bl	8001d1c <MX_SPI1_Init>
  MX_SPI2_Init();
 80016da:	f000 fb55 	bl	8001d88 <MX_SPI2_Init>
  MX_SPI3_Init();
 80016de:	f000 fb89 	bl	8001df4 <MX_SPI3_Init>
  MX_ADC1_Init();
 80016e2:	f000 fa3f 	bl	8001b64 <MX_ADC1_Init>
  MX_TIM2_Init();
 80016e6:	f000 fbbd 	bl	8001e64 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016ea:	f000 fc3b 	bl	8001f64 <MX_TIM3_Init>
  MX_TIM4_Init();
 80016ee:	f000 fcb3 	bl	8002058 <MX_TIM4_Init>
  MX_TIM13_Init();
 80016f2:	f000 fdef 	bl	80022d4 <MX_TIM13_Init>
  MX_TIM5_Init();
 80016f6:	f000 fd41 	bl	800217c <MX_TIM5_Init>
  MX_I2C2_Init();
 80016fa:	f000 fab3 	bl	8001c64 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 80016fe:	f000 fe37 	bl	8002370 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001702:	f000 fe5f 	bl	80023c4 <MX_USART6_UART_Init>
  MX_TIM7_Init();
 8001706:	f000 fdaf 	bl	8002268 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // initialize vl53l1x communication parameters
  Dev1->I2cHandle = &hi2c2;
 800170a:	4bc4      	ldr	r3, [pc, #784]	; (8001a1c <main+0x360>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4ac4      	ldr	r2, [pc, #784]	; (8001a20 <main+0x364>)
 8001710:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
  Dev1->I2cDevAddr = 0x52;
 8001714:	4bc1      	ldr	r3, [pc, #772]	; (8001a1c <main+0x360>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2252      	movs	r2, #82	; 0x52
 800171a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
//  HAL_Delay(2); // 2ms reset time
//  HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, GPIO_PIN_RESET);
//  HAL_Delay(2); // 2ms reset time

  // set ToF1
  HAL_GPIO_WritePin(ToF_XSDN_36_GPIO_Port, ToF_XSDN_36_Pin, GPIO_PIN_SET);
 800171e:	2201      	movs	r2, #1
 8001720:	2101      	movs	r1, #1
 8001722:	48c0      	ldr	r0, [pc, #768]	; (8001a24 <main+0x368>)
 8001724:	f002 fb12 	bl	8003d4c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8001728:	2002      	movs	r0, #2
 800172a:	f001 fdd3 	bl	80032d4 <HAL_Delay>
//  HAL_Delay(10);
//  Dev2->I2cDevAddr = 0x50; // set Dev2 0x50

//  /*** VL53L1X Initialization ***/
//  // Dev1
  VL53L1_WaitDeviceBooted( Dev1 );
 800172e:	4bbb      	ldr	r3, [pc, #748]	; (8001a1c <main+0x360>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f006 fdd0 	bl	80082d8 <VL53L1_WaitDeviceBooted>
  VL53L1_DataInit( Dev1 );
 8001738:	4bb8      	ldr	r3, [pc, #736]	; (8001a1c <main+0x360>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f006 fd73 	bl	8008228 <VL53L1_DataInit>
  VL53L1_StaticInit( Dev1 );
 8001742:	4bb6      	ldr	r3, [pc, #728]	; (8001a1c <main+0x360>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4618      	mov	r0, r3
 8001748:	f006 fda7 	bl	800829a <VL53L1_StaticInit>
  VL53L1_SetDistanceMode( Dev1, VL53L1_DISTANCEMODE_LONG );
 800174c:	4bb3      	ldr	r3, [pc, #716]	; (8001a1c <main+0x360>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2103      	movs	r1, #3
 8001752:	4618      	mov	r0, r3
 8001754:	f006 fef0 	bl	8008538 <VL53L1_SetDistanceMode>
  VL53L1_SetMeasurementTimingBudgetMicroSeconds( Dev1, 20000 );
 8001758:	4bb0      	ldr	r3, [pc, #704]	; (8001a1c <main+0x360>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f644 6120 	movw	r1, #20000	; 0x4e20
 8001760:	4618      	mov	r0, r3
 8001762:	f006 ff5f 	bl	8008624 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
  VL53L1_SetInterMeasurementPeriodMilliSeconds( Dev1, 25 );
 8001766:	4bad      	ldr	r3, [pc, #692]	; (8001a1c <main+0x360>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2119      	movs	r1, #25
 800176c:	4618      	mov	r0, r3
 800176e:	f007 f8e5 	bl	800893c <VL53L1_SetInterMeasurementPeriodMilliSeconds>
  VL53L1_StartMeasurement( Dev1 );
 8001772:	4baa      	ldr	r3, [pc, #680]	; (8001a1c <main+0x360>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f007 f9a2 	bl	8008ac0 <VL53L1_StartMeasurement>

  //unsigned char ADC_value_string[10];
  //uint8_t leds_on[4];// = {1, 1, 1, 1};
  //uint8_t fb_leds_on[4] = {0};
  //uint8_t fb_leds_to_light[5] = {50, 50, 50, 50, 50};
  uint16_t ADC_values_front[32] = {0};
 800177c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001780:	2240      	movs	r2, #64	; 0x40
 8001782:	2100      	movs	r1, #0
 8001784:	4618      	mov	r0, r3
 8001786:	f00a fff1 	bl	800c76c <memset>
  uint16_t ADC_values_rear[32] = {0};
 800178a:	f107 030c 	add.w	r3, r7, #12
 800178e:	2240      	movs	r2, #64	; 0x40
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f00a ffea 	bl	800c76c <memset>
  float line_pos[2];
//  bool feedback_rear = false;
  float delta, p, str_angle;
  int pwm_val;
  enum circuit_section circuit_Section = Fast_section;
 8001798:	2301      	movs	r3, #1
 800179a:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
//  circuit_Section = Fast_section;
  //LS_INF_Send(&hspi3, leds_off);

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); // Dead man switch PWM input
 800179e:	2100      	movs	r1, #0
 80017a0:	48a1      	ldr	r0, [pc, #644]	; (8001a28 <main+0x36c>)
 80017a2:	f005 f829 	bl	80067f8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);    // Dead man switch PWM input
 80017a6:	2104      	movs	r1, #4
 80017a8:	489f      	ldr	r0, [pc, #636]	; (8001a28 <main+0x36c>)
 80017aa:	f004 ff49 	bl	8006640 <HAL_TIM_IC_Start>

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80017ae:	2100      	movs	r1, #0
 80017b0:	489e      	ldr	r0, [pc, #632]	; (8001a2c <main+0x370>)
 80017b2:	f004 fe2d 	bl	8006410 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80017b6:	2104      	movs	r1, #4
 80017b8:	489d      	ldr	r0, [pc, #628]	; (8001a30 <main+0x374>)
 80017ba:	f004 fe29 	bl	8006410 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80017be:	2100      	movs	r1, #0
 80017c0:	489c      	ldr	r0, [pc, #624]	; (8001a34 <main+0x378>)
 80017c2:	f004 fe25 	bl	8006410 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  LineSensor_FrontAndBack(&huart2, &hspi3, &hspi1, &hspi2, ADC_values_front, ADC_values_rear);
 80017c6:	f107 030c 	add.w	r3, r7, #12
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	4b99      	ldr	r3, [pc, #612]	; (8001a38 <main+0x37c>)
 80017d4:	4a99      	ldr	r2, [pc, #612]	; (8001a3c <main+0x380>)
 80017d6:	499a      	ldr	r1, [pc, #616]	; (8001a40 <main+0x384>)
 80017d8:	489a      	ldr	r0, [pc, #616]	; (8001a44 <main+0x388>)
 80017da:	f7ff fd8b 	bl	80012f4 <LineSensor_FrontAndBack>
	  line_pos[0] = LS_Holavonal_favago(ADC_values_front, line_pos[0], &summ, &MA_sum_front);
 80017de:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e6:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80017ea:	4b97      	ldr	r3, [pc, #604]	; (8001a48 <main+0x38c>)
 80017ec:	4a97      	ldr	r2, [pc, #604]	; (8001a4c <main+0x390>)
 80017ee:	ee17 1a90 	vmov	r1, s15
 80017f2:	f7ff fd11 	bl	8001218 <LS_Holavonal_favago>
 80017f6:	eef0 7a40 	vmov.f32	s15, s0
 80017fa:	edc7 7a01 	vstr	s15, [r7, #4]
	  line_pos[1] = LS_Holavonal_favago(ADC_values_rear, line_pos[1], &summ2, &MA_sum_rear);
 80017fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001802:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001806:	f107 000c 	add.w	r0, r7, #12
 800180a:	4b91      	ldr	r3, [pc, #580]	; (8001a50 <main+0x394>)
 800180c:	4a91      	ldr	r2, [pc, #580]	; (8001a54 <main+0x398>)
 800180e:	ee17 1a90 	vmov	r1, s15
 8001812:	f7ff fd01 	bl	8001218 <LS_Holavonal_favago>
 8001816:	eef0 7a40 	vmov.f32	s15, s0
 800181a:	edc7 7a02 	vstr	s15, [r7, #8]
	  LS_feedback_all(&hspi3, ADC_values_front);
 800181e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001822:	4619      	mov	r1, r3
 8001824:	4886      	ldr	r0, [pc, #536]	; (8001a40 <main+0x384>)
 8001826:	f7ff fe93 	bl	8001550 <LS_feedback_all>
//	  //LS_feedback_led(&hspi3, line_pos, feedback_rear);

	  delta = LS_delta_angle(line_pos[0], line_pos[1]);
 800182a:	edd7 7a01 	vldr	s15, [r7, #4]
 800182e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001832:	eef0 0a47 	vmov.f32	s1, s14
 8001836:	eeb0 0a67 	vmov.f32	s0, s15
 800183a:	f7ff fec9 	bl	80015d0 <LS_delta_angle>
 800183e:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94
	  p = LS_p(line_pos[0]);
 8001842:	edd7 7a01 	vldr	s15, [r7, #4]
 8001846:	eeb0 0a67 	vmov.f32	s0, s15
 800184a:	f7ff ff09 	bl	8001660 <LS_p>
 800184e:	ed87 0a24 	vstr	s0, [r7, #144]	; 0x90
	  pwm_val = MotorDrive(&htim4, duty_motor);
 8001852:	4b81      	ldr	r3, [pc, #516]	; (8001a58 <main+0x39c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4619      	mov	r1, r3
 8001858:	4876      	ldr	r0, [pc, #472]	; (8001a34 <main+0x378>)
 800185a:	f000 ff1a 	bl	8002692 <MotorDrive>
 800185e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	  ServoPosition(&htim5, str_angle);
 8001862:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8001866:	f7fe fe8f 	bl	8000588 <__aeabi_f2d>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	ec43 2b10 	vmov	d0, r2, r3
 8001872:	486e      	ldr	r0, [pc, #440]	; (8001a2c <main+0x370>)
 8001874:	f000 ff24 	bl	80026c0 <ServoPosition>
	  if(duty_deadman>10 && duty_deadman < 15){
 8001878:	4b78      	ldr	r3, [pc, #480]	; (8001a5c <main+0x3a0>)
 800187a:	edd3 7a00 	vldr	s15, [r3]
 800187e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188a:	dd10      	ble.n	80018ae <main+0x1f2>
 800188c:	4b73      	ldr	r3, [pc, #460]	; (8001a5c <main+0x3a0>)
 800188e:	edd3 7a00 	vldr	s15, [r3]
 8001892:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8001896:	eef4 7ac7 	vcmpe.f32	s15, s14
 800189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189e:	d506      	bpl.n	80018ae <main+0x1f2>
		  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_SET);
 80018a0:	2201      	movs	r2, #1
 80018a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018a6:	486e      	ldr	r0, [pc, #440]	; (8001a60 <main+0x3a4>)
 80018a8:	f002 fa50 	bl	8003d4c <HAL_GPIO_WritePin>
 80018ac:	e005      	b.n	80018ba <main+0x1fe>
		  }
	  else
		  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b4:	486a      	ldr	r0, [pc, #424]	; (8001a60 <main+0x3a4>)
 80018b6:	f002 fa49 	bl	8003d4c <HAL_GPIO_WritePin>


	  switch(circuit_Section) {
 80018ba:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d881      	bhi.n	80017c6 <main+0x10a>
 80018c2:	a201      	add	r2, pc, #4	; (adr r2, 80018c8 <main+0x20c>)
 80018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c8:	0800195f 	.word	0x0800195f
 80018cc:	080018dd 	.word	0x080018dd
 80018d0:	0800191f 	.word	0x0800191f
 80018d4:	0800198f 	.word	0x0800198f
 80018d8:	080019cf 	.word	0x080019cf
	  	  case Fast_section:
			duty_motor = DUTY_FAST;
 80018dc:	4b5e      	ldr	r3, [pc, #376]	; (8001a58 <main+0x39c>)
 80018de:	2232      	movs	r2, #50	; 0x32
 80018e0:	601a      	str	r2, [r3, #0]
			str_angle = SteeringAngle(p, delta, KP_FAST, KD_FAST);
 80018e2:	eddf 1a60 	vldr	s3, [pc, #384]	; 8001a64 <main+0x3a8>
 80018e6:	ed9f 1a60 	vldr	s2, [pc, #384]	; 8001a68 <main+0x3ac>
 80018ea:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 80018ee:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 80018f2:	f000 ff49 	bl	8002788 <SteeringAngle>
 80018f6:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
			if (decel_end_flag == 0 && 10000 < MA_sum_front){
 80018fa:	4b5c      	ldr	r3, [pc, #368]	; (8001a6c <main+0x3b0>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f040 8082 	bne.w	8001a08 <main+0x34c>
 8001904:	4b50      	ldr	r3, [pc, #320]	; (8001a48 <main+0x38c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f242 7210 	movw	r2, #10000	; 0x2710
 800190c:	4293      	cmp	r3, r2
 800190e:	dd7b      	ble.n	8001a08 <main+0x34c>
			  // kb. 2 msodpercenktn elidz egy interruptot
			  HAL_TIM_Base_Start_IT(&htim7);
 8001910:	4857      	ldr	r0, [pc, #348]	; (8001a70 <main+0x3b4>)
 8001912:	f004 fc85 	bl	8006220 <HAL_TIM_Base_Start_IT>
			  circuit_Section = Braking;
 8001916:	2302      	movs	r3, #2
 8001918:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			}
			break;
 800191c:	e074      	b.n	8001a08 <main+0x34c>
	  	  case Braking:
	  		chicane_coming=true;
 800191e:	4b55      	ldr	r3, [pc, #340]	; (8001a74 <main+0x3b8>)
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
	  		duty_motor = DUTY_BRAKE;
 8001924:	4b4c      	ldr	r3, [pc, #304]	; (8001a58 <main+0x39c>)
 8001926:	2205      	movs	r2, #5
 8001928:	601a      	str	r2, [r3, #0]
	  		str_angle = SteeringAngle(p, delta, KP_FAST, KD_FAST);
 800192a:	eddf 1a4e 	vldr	s3, [pc, #312]	; 8001a64 <main+0x3a8>
 800192e:	ed9f 1a4e 	vldr	s2, [pc, #312]	; 8001a68 <main+0x3ac>
 8001932:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 8001936:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 800193a:	f000 ff25 	bl	8002788 <SteeringAngle>
 800193e:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (decel_end_flag == 3){
 8001942:	4b4a      	ldr	r3, [pc, #296]	; (8001a6c <main+0x3b0>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b03      	cmp	r3, #3
 8001948:	d160      	bne.n	8001a0c <main+0x350>
				HAL_TIM_Base_Stop_IT(&htim7);
 800194a:	4849      	ldr	r0, [pc, #292]	; (8001a70 <main+0x3b4>)
 800194c:	f004 fcd8 	bl	8006300 <HAL_TIM_Base_Stop_IT>
				decel_end_flag =0;
 8001950:	4b46      	ldr	r3, [pc, #280]	; (8001a6c <main+0x3b0>)
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
				circuit_Section = Slow_section;
 8001956:	2300      	movs	r3, #0
 8001958:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			}
	  		break;
 800195c:	e056      	b.n	8001a0c <main+0x350>
//				decel_end_flag =0;
//				circuit_Section = Slow_section;
//			}
//	  		break;
	  	  case Slow_section:
	  		duty_motor = DUTY_SLOW;
 800195e:	4b3e      	ldr	r3, [pc, #248]	; (8001a58 <main+0x39c>)
 8001960:	2212      	movs	r2, #18
 8001962:	601a      	str	r2, [r3, #0]
	  		str_angle = SteeringAngle(p, delta, KP_SLOW, KD_SLOW);
 8001964:	eddf 1a44 	vldr	s3, [pc, #272]	; 8001a78 <main+0x3bc>
 8001968:	ed9f 1a44 	vldr	s2, [pc, #272]	; 8001a7c <main+0x3c0>
 800196c:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 8001970:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 8001974:	f000 ff08 	bl	8002788 <SteeringAngle>
 8001978:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (MA_sum_front < 8000){
 800197c:	4b32      	ldr	r3, [pc, #200]	; (8001a48 <main+0x38c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001984:	da44      	bge.n	8001a10 <main+0x354>
	  			 circuit_Section = Slow_waiting;
 8001986:	2303      	movs	r3, #3
 8001988:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
	  		}
	  		break;
 800198c:	e040      	b.n	8001a10 <main+0x354>
	  	  case Slow_waiting:
	  		duty_motor = DUTY_SLOW;
 800198e:	4b32      	ldr	r3, [pc, #200]	; (8001a58 <main+0x39c>)
 8001990:	2212      	movs	r2, #18
 8001992:	601a      	str	r2, [r3, #0]
			str_angle = SteeringAngle(p, delta, KP_SLOW, KD_SLOW);
 8001994:	eddf 1a38 	vldr	s3, [pc, #224]	; 8001a78 <main+0x3bc>
 8001998:	ed9f 1a38 	vldr	s2, [pc, #224]	; 8001a7c <main+0x3c0>
 800199c:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 80019a0:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 80019a4:	f000 fef0 	bl	8002788 <SteeringAngle>
 80019a8:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (decel_end_flag == 0 && 9000 < MA_sum_front){
 80019ac:	4b2f      	ldr	r3, [pc, #188]	; (8001a6c <main+0x3b0>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d12f      	bne.n	8001a14 <main+0x358>
 80019b4:	4b24      	ldr	r3, [pc, #144]	; (8001a48 <main+0x38c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f242 3228 	movw	r2, #9000	; 0x2328
 80019bc:	4293      	cmp	r3, r2
 80019be:	dd29      	ble.n	8001a14 <main+0x358>
	  			HAL_TIM_Base_Start_IT(&htim7);
 80019c0:	482b      	ldr	r0, [pc, #172]	; (8001a70 <main+0x3b4>)
 80019c2:	f004 fc2d 	bl	8006220 <HAL_TIM_Base_Start_IT>
	  			circuit_Section = Acceleration;
 80019c6:	2304      	movs	r3, #4
 80019c8:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
	  		}
	  		break;
 80019cc:	e022      	b.n	8001a14 <main+0x358>
//			if (MA_sum_front < 8000){
//				 circuit_Section = Acceleration;
//			}
//			break;
	  	  case Acceleration:
	  		duty_motor = DUTY_FAST;
 80019ce:	4b22      	ldr	r3, [pc, #136]	; (8001a58 <main+0x39c>)
 80019d0:	2232      	movs	r2, #50	; 0x32
 80019d2:	601a      	str	r2, [r3, #0]
	  		str_angle = SteeringAngle(p, delta, KP_FAST, KD_FAST);
 80019d4:	eddf 1a23 	vldr	s3, [pc, #140]	; 8001a64 <main+0x3a8>
 80019d8:	ed9f 1a23 	vldr	s2, [pc, #140]	; 8001a68 <main+0x3ac>
 80019dc:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 80019e0:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 80019e4:	f000 fed0 	bl	8002788 <SteeringAngle>
 80019e8:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (decel_end_flag == 2){
 80019ec:	4b1f      	ldr	r3, [pc, #124]	; (8001a6c <main+0x3b0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d111      	bne.n	8001a18 <main+0x35c>
				HAL_TIM_Base_Stop_IT(&htim7);
 80019f4:	481e      	ldr	r0, [pc, #120]	; (8001a70 <main+0x3b4>)
 80019f6:	f004 fc83 	bl	8006300 <HAL_TIM_Base_Stop_IT>
				decel_end_flag =0;
 80019fa:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <main+0x3b0>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
				circuit_Section = Fast_section;
 8001a00:	2301      	movs	r3, #1
 8001a02:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			}
	  		break;
 8001a06:	e007      	b.n	8001a18 <main+0x35c>
			break;
 8001a08:	bf00      	nop
 8001a0a:	e6dc      	b.n	80017c6 <main+0x10a>
	  		break;
 8001a0c:	bf00      	nop
 8001a0e:	e6da      	b.n	80017c6 <main+0x10a>
	  		break;
 8001a10:	bf00      	nop
 8001a12:	e6d8      	b.n	80017c6 <main+0x10a>
	  		break;
 8001a14:	bf00      	nop
 8001a16:	e6d6      	b.n	80017c6 <main+0x10a>
	  		break;
 8001a18:	bf00      	nop
	  LineSensor_FrontAndBack(&huart2, &hspi3, &hspi1, &hspi2, ADC_values_front, ADC_values_rear);
 8001a1a:	e6d4      	b.n	80017c6 <main+0x10a>
 8001a1c:	20000000 	.word	0x20000000
 8001a20:	200002c8 	.word	0x200002c8
 8001a24:	40020400 	.word	0x40020400
 8001a28:	20000478 	.word	0x20000478
 8001a2c:	20000550 	.word	0x20000550
 8001a30:	200004c0 	.word	0x200004c0
 8001a34:	20000508 	.word	0x20000508
 8001a38:	200003c8 	.word	0x200003c8
 8001a3c:	20000370 	.word	0x20000370
 8001a40:	20000420 	.word	0x20000420
 8001a44:	20000628 	.word	0x20000628
 8001a48:	200006b0 	.word	0x200006b0
 8001a4c:	200006b8 	.word	0x200006b8
 8001a50:	200006b4 	.word	0x200006b4
 8001a54:	200006bc 	.word	0x200006bc
 8001a58:	20000a78 	.word	0x20000a78
 8001a5c:	20000a74 	.word	0x20000a74
 8001a60:	40020000 	.word	0x40020000
 8001a64:	3f16e2eb 	.word	0x3f16e2eb
 8001a68:	bf380347 	.word	0xbf380347
 8001a6c:	20000a64 	.word	0x20000a64
 8001a70:	20000598 	.word	0x20000598
 8001a74:	20000a68 	.word	0x20000a68
 8001a78:	3ea5a1cb 	.word	0x3ea5a1cb
 8001a7c:	c0b6809d 	.word	0xc0b6809d

08001a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b094      	sub	sp, #80	; 0x50
 8001a84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a86:	f107 031c 	add.w	r3, r7, #28
 8001a8a:	2234      	movs	r2, #52	; 0x34
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f00a fe6c 	bl	800c76c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a94:	f107 0308 	add.w	r3, r7, #8
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	4b2c      	ldr	r3, [pc, #176]	; (8001b5c <SystemClock_Config+0xdc>)
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aac:	4a2b      	ldr	r2, [pc, #172]	; (8001b5c <SystemClock_Config+0xdc>)
 8001aae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab4:	4b29      	ldr	r3, [pc, #164]	; (8001b5c <SystemClock_Config+0xdc>)
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	4b26      	ldr	r3, [pc, #152]	; (8001b60 <SystemClock_Config+0xe0>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a25      	ldr	r2, [pc, #148]	; (8001b60 <SystemClock_Config+0xe0>)
 8001aca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	4b23      	ldr	r3, [pc, #140]	; (8001b60 <SystemClock_Config+0xe0>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ad8:	603b      	str	r3, [r7, #0]
 8001ada:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001adc:	2301      	movs	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ae0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ae4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001aee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001af0:	2304      	movs	r3, #4
 8001af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001af4:	23b4      	movs	r3, #180	; 0xb4
 8001af6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001af8:	2302      	movs	r3, #2
 8001afa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001afc:	2302      	movs	r3, #2
 8001afe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b00:	2302      	movs	r3, #2
 8001b02:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b04:	f107 031c 	add.w	r3, r7, #28
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f003 fc69 	bl	80053e0 <HAL_RCC_OscConfig>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b14:	f000 fdb8 	bl	8002688 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b18:	f003 f8c8 	bl	8004cac <HAL_PWREx_EnableOverDrive>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001b22:	f000 fdb1 	bl	8002688 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b26:	230f      	movs	r3, #15
 8001b28:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b32:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b3e:	f107 0308 	add.w	r3, r7, #8
 8001b42:	2105      	movs	r1, #5
 8001b44:	4618      	mov	r0, r3
 8001b46:	f003 f901 	bl	8004d4c <HAL_RCC_ClockConfig>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001b50:	f000 fd9a 	bl	8002688 <Error_Handler>
  }
}
 8001b54:	bf00      	nop
 8001b56:	3750      	adds	r7, #80	; 0x50
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40007000 	.word	0x40007000

08001b64 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001b76:	4b21      	ldr	r3, [pc, #132]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001b78:	4a21      	ldr	r2, [pc, #132]	; (8001c00 <MX_ADC1_Init+0x9c>)
 8001b7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b7c:	4b1f      	ldr	r3, [pc, #124]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001b7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b84:	4b1d      	ldr	r3, [pc, #116]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001b8a:	4b1c      	ldr	r3, [pc, #112]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b90:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b96:	4b19      	ldr	r3, [pc, #100]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b9e:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ba4:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001ba6:	4a17      	ldr	r2, [pc, #92]	; (8001c04 <MX_ADC1_Init+0xa0>)
 8001ba8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001baa:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bbe:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bc4:	480d      	ldr	r0, [pc, #52]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001bc6:	f001 fba9 	bl	800331c <HAL_ADC_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001bd0:	f000 fd5a 	bl	8002688 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be0:	463b      	mov	r3, r7
 8001be2:	4619      	mov	r1, r3
 8001be4:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MX_ADC1_Init+0x98>)
 8001be6:	f001 fbdd 	bl	80033a4 <HAL_ADC_ConfigChannel>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001bf0:	f000 fd4a 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bf4:	bf00      	nop
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	2000022c 	.word	0x2000022c
 8001c00:	40012000 	.word	0x40012000
 8001c04:	0f000001 	.word	0x0f000001

08001c08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c0e:	4a13      	ldr	r2, [pc, #76]	; (8001c5c <MX_I2C1_Init+0x54>)
 8001c10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c12:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c14:	4a12      	ldr	r2, [pc, #72]	; (8001c60 <MX_I2C1_Init+0x58>)
 8001c16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c18:	4b0f      	ldr	r3, [pc, #60]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c2a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c2c:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c32:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c38:	4b07      	ldr	r3, [pc, #28]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c3e:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c44:	4804      	ldr	r0, [pc, #16]	; (8001c58 <MX_I2C1_Init+0x50>)
 8001c46:	f002 f89b 	bl	8003d80 <HAL_I2C_Init>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c50:	f000 fd1a 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c54:	bf00      	nop
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000274 	.word	0x20000274
 8001c5c:	40005400 	.word	0x40005400
 8001c60:	000186a0 	.word	0x000186a0

08001c64 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c68:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c6a:	4a13      	ldr	r2, [pc, #76]	; (8001cb8 <MX_I2C2_Init+0x54>)
 8001c6c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c6e:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c70:	4a12      	ldr	r2, [pc, #72]	; (8001cbc <MX_I2C2_Init+0x58>)
 8001c72:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c74:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c86:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c88:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c8e:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c94:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c9a:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ca0:	4804      	ldr	r0, [pc, #16]	; (8001cb4 <MX_I2C2_Init+0x50>)
 8001ca2:	f002 f86d 	bl	8003d80 <HAL_I2C_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001cac:	f000 fcec 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	200002c8 	.word	0x200002c8
 8001cb8:	40005800 	.word	0x40005800
 8001cbc:	000186a0 	.word	0x000186a0

08001cc0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001cc4:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cc6:	4a13      	ldr	r2, [pc, #76]	; (8001d14 <MX_I2C3_Init+0x54>)
 8001cc8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001ccc:	4a12      	ldr	r2, [pc, #72]	; (8001d18 <MX_I2C3_Init+0x58>)
 8001cce:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ce2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce4:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001cea:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cf0:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cfc:	4804      	ldr	r0, [pc, #16]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cfe:	f002 f83f 	bl	8003d80 <HAL_I2C_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001d08:	f000 fcbe 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	2000031c 	.word	0x2000031c
 8001d14:	40005c00 	.word	0x40005c00
 8001d18:	000186a0 	.word	0x000186a0

08001d1c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d20:	4b17      	ldr	r3, [pc, #92]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d22:	4a18      	ldr	r2, [pc, #96]	; (8001d84 <MX_SPI1_Init+0x68>)
 8001d24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d26:	4b16      	ldr	r3, [pc, #88]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d2e:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d50:	2228      	movs	r2, #40	; 0x28
 8001d52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d54:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d5a:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d60:	4b07      	ldr	r3, [pc, #28]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d68:	220a      	movs	r2, #10
 8001d6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d6c:	4804      	ldr	r0, [pc, #16]	; (8001d80 <MX_SPI1_Init+0x64>)
 8001d6e:	f003 fdd5 	bl	800591c <HAL_SPI_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d78:	f000 fc86 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20000370 	.word	0x20000370
 8001d84:	40013000 	.word	0x40013000

08001d88 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d8c:	4b17      	ldr	r3, [pc, #92]	; (8001dec <MX_SPI2_Init+0x64>)
 8001d8e:	4a18      	ldr	r2, [pc, #96]	; (8001df0 <MX_SPI2_Init+0x68>)
 8001d90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d92:	4b16      	ldr	r3, [pc, #88]	; (8001dec <MX_SPI2_Init+0x64>)
 8001d94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d9a:	4b14      	ldr	r3, [pc, #80]	; (8001dec <MX_SPI2_Init+0x64>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001da0:	4b12      	ldr	r3, [pc, #72]	; (8001dec <MX_SPI2_Init+0x64>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <MX_SPI2_Init+0x64>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <MX_SPI2_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <MX_SPI2_Init+0x64>)
 8001db4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001db8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001dba:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <MX_SPI2_Init+0x64>)
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <MX_SPI2_Init+0x64>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <MX_SPI2_Init+0x64>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <MX_SPI2_Init+0x64>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <MX_SPI2_Init+0x64>)
 8001dd4:	220a      	movs	r2, #10
 8001dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dd8:	4804      	ldr	r0, [pc, #16]	; (8001dec <MX_SPI2_Init+0x64>)
 8001dda:	f003 fd9f 	bl	800591c <HAL_SPI_Init>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001de4:	f000 fc50 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	200003c8 	.word	0x200003c8
 8001df0:	40003800 	.word	0x40003800

08001df4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001df8:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001dfa:	4a19      	ldr	r2, [pc, #100]	; (8001e60 <MX_SPI3_Init+0x6c>)
 8001dfc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001dfe:	4b17      	ldr	r3, [pc, #92]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e04:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8001e06:	4b15      	ldr	r3, [pc, #84]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e08:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001e0c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e0e:	4b13      	ldr	r3, [pc, #76]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e14:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e1a:	4b10      	ldr	r3, [pc, #64]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001e20:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e26:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001e28:	4b0c      	ldr	r3, [pc, #48]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e2a:	2210      	movs	r2, #16
 8001e2c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e34:	4b09      	ldr	r3, [pc, #36]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e3a:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001e40:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e42:	220a      	movs	r2, #10
 8001e44:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001e46:	4805      	ldr	r0, [pc, #20]	; (8001e5c <MX_SPI3_Init+0x68>)
 8001e48:	f003 fd68 	bl	800591c <HAL_SPI_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001e52:	f000 fc19 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000420 	.word	0x20000420
 8001e60:	40003c00 	.word	0x40003c00

08001e64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08c      	sub	sp, #48	; 0x30
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e6a:	f107 031c 	add.w	r3, r7, #28
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	60da      	str	r2, [r3, #12]
 8001e78:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e7a:	f107 030c 	add.w	r3, r7, #12
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e90:	4b33      	ldr	r3, [pc, #204]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001e92:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9-1;
 8001e98:	4b31      	ldr	r3, [pc, #196]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001e9a:	2208      	movs	r2, #8
 8001e9c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9e:	4b30      	ldr	r3, [pc, #192]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001ea4:	4b2e      	ldr	r3, [pc, #184]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8001eaa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eac:	4b2c      	ldr	r3, [pc, #176]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb2:	4b2b      	ldr	r3, [pc, #172]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001eb8:	4829      	ldr	r0, [pc, #164]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001eba:	f004 fb71 	bl	80065a0 <HAL_TIM_IC_Init>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001ec4:	f000 fbe0 	bl	8002688 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001ec8:	2304      	movs	r3, #4
 8001eca:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001ecc:	2350      	movs	r3, #80	; 0x50
 8001ece:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001edc:	f107 031c 	add.w	r3, r7, #28
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	481f      	ldr	r0, [pc, #124]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001ee4:	f005 f8dd 	bl	80070a2 <HAL_TIM_SlaveConfigSynchro>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001eee:	f000 fbcb 	bl	8002688 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	2200      	movs	r2, #0
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4815      	ldr	r0, [pc, #84]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001f0c:	f004 fea4 	bl	8006c58 <HAL_TIM_IC_ConfigChannel>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001f16:	f000 fbb7 	bl	8002688 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f22:	f107 030c 	add.w	r3, r7, #12
 8001f26:	2204      	movs	r2, #4
 8001f28:	4619      	mov	r1, r3
 8001f2a:	480d      	ldr	r0, [pc, #52]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001f2c:	f004 fe94 	bl	8006c58 <HAL_TIM_IC_ConfigChannel>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001f36:	f000 fba7 	bl	8002688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f42:	1d3b      	adds	r3, r7, #4
 8001f44:	4619      	mov	r1, r3
 8001f46:	4806      	ldr	r0, [pc, #24]	; (8001f60 <MX_TIM2_Init+0xfc>)
 8001f48:	f005 fe1c 	bl	8007b84 <HAL_TIMEx_MasterConfigSynchronization>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8001f52:	f000 fb99 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f56:	bf00      	nop
 8001f58:	3730      	adds	r7, #48	; 0x30
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000478 	.word	0x20000478

08001f64 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08e      	sub	sp, #56	; 0x38
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	605a      	str	r2, [r3, #4]
 8001f74:	609a      	str	r2, [r3, #8]
 8001f76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f78:	f107 0320 	add.w	r3, r7, #32
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
 8001f90:	615a      	str	r2, [r3, #20]
 8001f92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f94:	4b2e      	ldr	r3, [pc, #184]	; (8002050 <MX_TIM3_Init+0xec>)
 8001f96:	4a2f      	ldr	r2, [pc, #188]	; (8002054 <MX_TIM3_Init+0xf0>)
 8001f98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f9a:	4b2d      	ldr	r3, [pc, #180]	; (8002050 <MX_TIM3_Init+0xec>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001fa0:	4b2b      	ldr	r3, [pc, #172]	; (8002050 <MX_TIM3_Init+0xec>)
 8001fa2:	2220      	movs	r2, #32
 8001fa4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 8001fa6:	4b2a      	ldr	r3, [pc, #168]	; (8002050 <MX_TIM3_Init+0xec>)
 8001fa8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001fac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fae:	4b28      	ldr	r3, [pc, #160]	; (8002050 <MX_TIM3_Init+0xec>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb4:	4b26      	ldr	r3, [pc, #152]	; (8002050 <MX_TIM3_Init+0xec>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001fba:	4825      	ldr	r0, [pc, #148]	; (8002050 <MX_TIM3_Init+0xec>)
 8001fbc:	f004 f8e0 	bl	8006180 <HAL_TIM_Base_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001fc6:	f000 fb5f 	bl	8002688 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fd0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	481e      	ldr	r0, [pc, #120]	; (8002050 <MX_TIM3_Init+0xec>)
 8001fd8:	f004 ff9c 	bl	8006f14 <HAL_TIM_ConfigClockSource>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001fe2:	f000 fb51 	bl	8002688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fe6:	481a      	ldr	r0, [pc, #104]	; (8002050 <MX_TIM3_Init+0xec>)
 8001fe8:	f004 f9b9 	bl	800635e <HAL_TIM_PWM_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001ff2:	f000 fb49 	bl	8002688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ff6:	2320      	movs	r3, #32
 8001ff8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001ffa:	2380      	movs	r3, #128	; 0x80
 8001ffc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ffe:	f107 0320 	add.w	r3, r7, #32
 8002002:	4619      	mov	r1, r3
 8002004:	4812      	ldr	r0, [pc, #72]	; (8002050 <MX_TIM3_Init+0xec>)
 8002006:	f005 fdbd 	bl	8007b84 <HAL_TIMEx_MasterConfigSynchronization>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002010:	f000 fb3a 	bl	8002688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002014:	2360      	movs	r3, #96	; 0x60
 8002016:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1900;
 8002018:	f240 736c 	movw	r3, #1900	; 0x76c
 800201c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800201e:	2302      	movs	r3, #2
 8002020:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	2204      	movs	r2, #4
 800202a:	4619      	mov	r1, r3
 800202c:	4808      	ldr	r0, [pc, #32]	; (8002050 <MX_TIM3_Init+0xec>)
 800202e:	f004 feaf 	bl	8006d90 <HAL_TIM_PWM_ConfigChannel>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002038:	f000 fb26 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 800203c:	4804      	ldr	r0, [pc, #16]	; (8002050 <MX_TIM3_Init+0xec>)
 800203e:	f004 f8ef 	bl	8006220 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002042:	4803      	ldr	r0, [pc, #12]	; (8002050 <MX_TIM3_Init+0xec>)
 8002044:	f000 ff24 	bl	8002e90 <HAL_TIM_MspPostInit>

}
 8002048:	bf00      	nop
 800204a:	3738      	adds	r7, #56	; 0x38
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	200004c0 	.word	0x200004c0
 8002054:	40000400 	.word	0x40000400

08002058 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b092      	sub	sp, #72	; 0x48
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800205e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	605a      	str	r2, [r3, #4]
 8002068:	609a      	str	r2, [r3, #8]
 800206a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800206c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800207c:	f107 031c 	add.w	r3, r7, #28
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002086:	463b      	mov	r3, r7
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
 8002092:	611a      	str	r2, [r3, #16]
 8002094:	615a      	str	r2, [r3, #20]
 8002096:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002098:	4b36      	ldr	r3, [pc, #216]	; (8002174 <MX_TIM4_Init+0x11c>)
 800209a:	4a37      	ldr	r2, [pc, #220]	; (8002178 <MX_TIM4_Init+0x120>)
 800209c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800209e:	4b35      	ldr	r3, [pc, #212]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80020a4:	4b33      	ldr	r3, [pc, #204]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020a6:	2240      	movs	r2, #64	; 0x40
 80020a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000;
 80020aa:	4b32      	ldr	r3, [pc, #200]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80020b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b2:	4b30      	ldr	r3, [pc, #192]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b8:	4b2e      	ldr	r3, [pc, #184]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80020be:	482d      	ldr	r0, [pc, #180]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020c0:	f004 f85e 	bl	8006180 <HAL_TIM_Base_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80020ca:	f000 fadd 	bl	8002688 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020d2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80020d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020d8:	4619      	mov	r1, r3
 80020da:	4826      	ldr	r0, [pc, #152]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020dc:	f004 ff1a 	bl	8006f14 <HAL_TIM_ConfigClockSource>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80020e6:	f000 facf 	bl	8002688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80020ea:	4822      	ldr	r0, [pc, #136]	; (8002174 <MX_TIM4_Init+0x11c>)
 80020ec:	f004 f937 	bl	800635e <HAL_TIM_PWM_Init>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 80020f6:	f000 fac7 	bl	8002688 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80020fa:	2306      	movs	r3, #6
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80020fe:	2320      	movs	r3, #32
 8002100:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002102:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002106:	4619      	mov	r1, r3
 8002108:	481a      	ldr	r0, [pc, #104]	; (8002174 <MX_TIM4_Init+0x11c>)
 800210a:	f004 ffca 	bl	80070a2 <HAL_TIM_SlaveConfigSynchro>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 8002114:	f000 fab8 	bl	8002688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002118:	2320      	movs	r3, #32
 800211a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800211c:	2380      	movs	r3, #128	; 0x80
 800211e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002120:	f107 031c 	add.w	r3, r7, #28
 8002124:	4619      	mov	r1, r3
 8002126:	4813      	ldr	r0, [pc, #76]	; (8002174 <MX_TIM4_Init+0x11c>)
 8002128:	f005 fd2c 	bl	8007b84 <HAL_TIMEx_MasterConfigSynchronization>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 8002132:	f000 faa9 	bl	8002688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002136:	2360      	movs	r3, #96	; 0x60
 8002138:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 800213a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800213e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002140:	2300      	movs	r3, #0
 8002142:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002144:	2300      	movs	r3, #0
 8002146:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002148:	463b      	mov	r3, r7
 800214a:	2200      	movs	r2, #0
 800214c:	4619      	mov	r1, r3
 800214e:	4809      	ldr	r0, [pc, #36]	; (8002174 <MX_TIM4_Init+0x11c>)
 8002150:	f004 fe1e 	bl	8006d90 <HAL_TIM_PWM_ConfigChannel>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 800215a:	f000 fa95 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 800215e:	4805      	ldr	r0, [pc, #20]	; (8002174 <MX_TIM4_Init+0x11c>)
 8002160:	f004 f85e 	bl	8006220 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002164:	4803      	ldr	r0, [pc, #12]	; (8002174 <MX_TIM4_Init+0x11c>)
 8002166:	f000 fe93 	bl	8002e90 <HAL_TIM_MspPostInit>

}
 800216a:	bf00      	nop
 800216c:	3748      	adds	r7, #72	; 0x48
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000508 	.word	0x20000508
 8002178:	40000800 	.word	0x40000800

0800217c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08e      	sub	sp, #56	; 0x38
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002182:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
 800218e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002190:	f107 0320 	add.w	r3, r7, #32
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800219a:	1d3b      	adds	r3, r7, #4
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
 80021a8:	615a      	str	r2, [r3, #20]
 80021aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80021ac:	4b2c      	ldr	r3, [pc, #176]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021ae:	4a2d      	ldr	r2, [pc, #180]	; (8002264 <MX_TIM5_Init+0xe8>)
 80021b0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 30-1;
 80021b2:	4b2b      	ldr	r3, [pc, #172]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021b4:	221d      	movs	r2, #29
 80021b6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021b8:	4b29      	ldr	r3, [pc, #164]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 60000-1;
 80021be:	4b28      	ldr	r3, [pc, #160]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021c0:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80021c4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c6:	4b26      	ldr	r3, [pc, #152]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021cc:	4b24      	ldr	r3, [pc, #144]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80021d2:	4823      	ldr	r0, [pc, #140]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021d4:	f003 ffd4 	bl	8006180 <HAL_TIM_Base_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80021de:	f000 fa53 	bl	8002688 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021e6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80021e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021ec:	4619      	mov	r1, r3
 80021ee:	481c      	ldr	r0, [pc, #112]	; (8002260 <MX_TIM5_Init+0xe4>)
 80021f0:	f004 fe90 	bl	8006f14 <HAL_TIM_ConfigClockSource>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80021fa:	f000 fa45 	bl	8002688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80021fe:	4818      	ldr	r0, [pc, #96]	; (8002260 <MX_TIM5_Init+0xe4>)
 8002200:	f004 f8ad 	bl	800635e <HAL_TIM_PWM_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800220a:	f000 fa3d 	bl	8002688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800220e:	2300      	movs	r3, #0
 8002210:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002212:	2300      	movs	r3, #0
 8002214:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002216:	f107 0320 	add.w	r3, r7, #32
 800221a:	4619      	mov	r1, r3
 800221c:	4810      	ldr	r0, [pc, #64]	; (8002260 <MX_TIM5_Init+0xe4>)
 800221e:	f005 fcb1 	bl	8007b84 <HAL_TIMEx_MasterConfigSynchronization>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002228:	f000 fa2e 	bl	8002688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800222c:	2360      	movs	r3, #96	; 0x60
 800222e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800223c:	1d3b      	adds	r3, r7, #4
 800223e:	2200      	movs	r2, #0
 8002240:	4619      	mov	r1, r3
 8002242:	4807      	ldr	r0, [pc, #28]	; (8002260 <MX_TIM5_Init+0xe4>)
 8002244:	f004 fda4 	bl	8006d90 <HAL_TIM_PWM_ConfigChannel>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800224e:	f000 fa1b 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002252:	4803      	ldr	r0, [pc, #12]	; (8002260 <MX_TIM5_Init+0xe4>)
 8002254:	f000 fe1c 	bl	8002e90 <HAL_TIM_MspPostInit>

}
 8002258:	bf00      	nop
 800225a:	3738      	adds	r7, #56	; 0x38
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20000550 	.word	0x20000550
 8002264:	40000c00 	.word	0x40000c00

08002268 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800226e:	463b      	mov	r3, r7
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002276:	4b15      	ldr	r3, [pc, #84]	; (80022cc <MX_TIM7_Init+0x64>)
 8002278:	4a15      	ldr	r2, [pc, #84]	; (80022d0 <MX_TIM7_Init+0x68>)
 800227a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10000-1;
 800227c:	4b13      	ldr	r3, [pc, #76]	; (80022cc <MX_TIM7_Init+0x64>)
 800227e:	f242 720f 	movw	r2, #9999	; 0x270f
 8002282:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002284:	4b11      	ldr	r3, [pc, #68]	; (80022cc <MX_TIM7_Init+0x64>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4500-1;
 800228a:	4b10      	ldr	r3, [pc, #64]	; (80022cc <MX_TIM7_Init+0x64>)
 800228c:	f241 1293 	movw	r2, #4499	; 0x1193
 8002290:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002292:	4b0e      	ldr	r3, [pc, #56]	; (80022cc <MX_TIM7_Init+0x64>)
 8002294:	2200      	movs	r2, #0
 8002296:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002298:	480c      	ldr	r0, [pc, #48]	; (80022cc <MX_TIM7_Init+0x64>)
 800229a:	f003 ff71 	bl	8006180 <HAL_TIM_Base_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80022a4:	f000 f9f0 	bl	8002688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022a8:	2300      	movs	r3, #0
 80022aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80022b0:	463b      	mov	r3, r7
 80022b2:	4619      	mov	r1, r3
 80022b4:	4805      	ldr	r0, [pc, #20]	; (80022cc <MX_TIM7_Init+0x64>)
 80022b6:	f005 fc65 	bl	8007b84 <HAL_TIMEx_MasterConfigSynchronization>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80022c0:	f000 f9e2 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000598 	.word	0x20000598
 80022d0:	40001400 	.word	0x40001400

080022d4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b088      	sub	sp, #32
 80022d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
 80022e8:	615a      	str	r2, [r3, #20]
 80022ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80022ec:	4b1e      	ldr	r3, [pc, #120]	; (8002368 <MX_TIM13_Init+0x94>)
 80022ee:	4a1f      	ldr	r2, [pc, #124]	; (800236c <MX_TIM13_Init+0x98>)
 80022f0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 80022f2:	4b1d      	ldr	r3, [pc, #116]	; (8002368 <MX_TIM13_Init+0x94>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f8:	4b1b      	ldr	r3, [pc, #108]	; (8002368 <MX_TIM13_Init+0x94>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80022fe:	4b1a      	ldr	r3, [pc, #104]	; (8002368 <MX_TIM13_Init+0x94>)
 8002300:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002304:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002306:	4b18      	ldr	r3, [pc, #96]	; (8002368 <MX_TIM13_Init+0x94>)
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800230c:	4b16      	ldr	r3, [pc, #88]	; (8002368 <MX_TIM13_Init+0x94>)
 800230e:	2200      	movs	r2, #0
 8002310:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002312:	4815      	ldr	r0, [pc, #84]	; (8002368 <MX_TIM13_Init+0x94>)
 8002314:	f003 ff34 	bl	8006180 <HAL_TIM_Base_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800231e:	f000 f9b3 	bl	8002688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002322:	4811      	ldr	r0, [pc, #68]	; (8002368 <MX_TIM13_Init+0x94>)
 8002324:	f004 f81b 	bl	800635e <HAL_TIM_PWM_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800232e:	f000 f9ab 	bl	8002688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002332:	2360      	movs	r3, #96	; 0x60
 8002334:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800233e:	2300      	movs	r3, #0
 8002340:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002342:	1d3b      	adds	r3, r7, #4
 8002344:	2200      	movs	r2, #0
 8002346:	4619      	mov	r1, r3
 8002348:	4807      	ldr	r0, [pc, #28]	; (8002368 <MX_TIM13_Init+0x94>)
 800234a:	f004 fd21 	bl	8006d90 <HAL_TIM_PWM_ConfigChannel>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002354:	f000 f998 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002358:	4803      	ldr	r0, [pc, #12]	; (8002368 <MX_TIM13_Init+0x94>)
 800235a:	f000 fd99 	bl	8002e90 <HAL_TIM_MspPostInit>

}
 800235e:	bf00      	nop
 8002360:	3720      	adds	r7, #32
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	200005e0 	.word	0x200005e0
 800236c:	40001c00 	.word	0x40001c00

08002370 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002374:	4b11      	ldr	r3, [pc, #68]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 8002376:	4a12      	ldr	r2, [pc, #72]	; (80023c0 <MX_USART2_UART_Init+0x50>)
 8002378:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800237a:	4b10      	ldr	r3, [pc, #64]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 800237c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002380:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002382:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002388:	4b0c      	ldr	r3, [pc, #48]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 800238a:	2200      	movs	r2, #0
 800238c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800238e:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 8002390:	2200      	movs	r2, #0
 8002392:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002394:	4b09      	ldr	r3, [pc, #36]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 8002396:	220c      	movs	r2, #12
 8002398:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023a6:	4805      	ldr	r0, [pc, #20]	; (80023bc <MX_USART2_UART_Init+0x4c>)
 80023a8:	f005 fc7c 	bl	8007ca4 <HAL_UART_Init>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80023b2:	f000 f969 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000628 	.word	0x20000628
 80023c0:	40004400 	.word	0x40004400

080023c4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023ca:	4a12      	ldr	r2, [pc, #72]	; (8002414 <MX_USART6_UART_Init+0x50>)
 80023cc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023d4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023ea:	220c      	movs	r2, #12
 80023ec:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023fc:	f005 fc52 	bl	8007ca4 <HAL_UART_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002406:	f000 f93f 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000066c 	.word	0x2000066c
 8002414:	40011400 	.word	0x40011400

08002418 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08a      	sub	sp, #40	; 0x28
 800241c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241e:	f107 0314 	add.w	r3, r7, #20
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	60da      	str	r2, [r3, #12]
 800242c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	4b67      	ldr	r3, [pc, #412]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a66      	ldr	r2, [pc, #408]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002438:	f043 0304 	orr.w	r3, r3, #4
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b64      	ldr	r3, [pc, #400]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	4b60      	ldr	r3, [pc, #384]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002452:	4a5f      	ldr	r2, [pc, #380]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002458:	6313      	str	r3, [r2, #48]	; 0x30
 800245a:	4b5d      	ldr	r3, [pc, #372]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	4b59      	ldr	r3, [pc, #356]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	4a58      	ldr	r2, [pc, #352]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	6313      	str	r3, [r2, #48]	; 0x30
 8002476:	4b56      	ldr	r3, [pc, #344]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	607b      	str	r3, [r7, #4]
 8002486:	4b52      	ldr	r3, [pc, #328]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	4a51      	ldr	r2, [pc, #324]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 800248c:	f043 0302 	orr.w	r3, r3, #2
 8002490:	6313      	str	r3, [r2, #48]	; 0x30
 8002492:	4b4f      	ldr	r3, [pc, #316]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	607b      	str	r3, [r7, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	603b      	str	r3, [r7, #0]
 80024a2:	4b4b      	ldr	r3, [pc, #300]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	4a4a      	ldr	r2, [pc, #296]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 80024a8:	f043 0308 	orr.w	r3, r3, #8
 80024ac:	6313      	str	r3, [r2, #48]	; 0x30
 80024ae:	4b48      	ldr	r3, [pc, #288]	; (80025d0 <MX_GPIO_Init+0x1b8>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 80024ba:	2200      	movs	r2, #0
 80024bc:	f24d 0107 	movw	r1, #53255	; 0xd007
 80024c0:	4844      	ldr	r0, [pc, #272]	; (80025d4 <MX_GPIO_Init+0x1bc>)
 80024c2:	f001 fc43 	bl	8003d4c <HAL_GPIO_WritePin>
                          |AD_CS3_Pin|AD_CS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_CS1_Pin|LED_LE_Pin, GPIO_PIN_RESET);
 80024c6:	2200      	movs	r2, #0
 80024c8:	f44f 6110 	mov.w	r1, #2304	; 0x900
 80024cc:	4842      	ldr	r0, [pc, #264]	; (80025d8 <MX_GPIO_Init+0x1c0>)
 80024ce:	f001 fc3d 	bl	8003d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin, GPIO_PIN_RESET);
 80024d2:	2200      	movs	r2, #0
 80024d4:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 80024d8:	4840      	ldr	r0, [pc, #256]	; (80025dc <MX_GPIO_Init+0x1c4>)
 80024da:	f001 fc37 	bl	8003d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OE_GPIO_Port, LED_OE_Pin, GPIO_PIN_RESET);
 80024de:	2200      	movs	r2, #0
 80024e0:	2104      	movs	r1, #4
 80024e2:	483f      	ldr	r0, [pc, #252]	; (80025e0 <MX_GPIO_Init+0x1c8>)
 80024e4:	f001 fc32 	bl	8003d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80024e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024ee:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80024f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80024f8:	f107 0314 	add.w	r3, r7, #20
 80024fc:	4619      	mov	r1, r3
 80024fe:	4836      	ldr	r0, [pc, #216]	; (80025d8 <MX_GPIO_Init+0x1c0>)
 8002500:	f001 fa90 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dead_man_SW_Pin DRV_PWR_FB_Pin */
  GPIO_InitStruct.Pin = Dead_man_SW_Pin|DRV_PWR_FB_Pin;
 8002504:	2311      	movs	r3, #17
 8002506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002508:	2300      	movs	r3, #0
 800250a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002510:	f107 0314 	add.w	r3, r7, #20
 8002514:	4619      	mov	r1, r3
 8002516:	4830      	ldr	r0, [pc, #192]	; (80025d8 <MX_GPIO_Init+0x1c0>)
 8002518:	f001 fa84 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_INT_Pin */
  GPIO_InitStruct.Pin = I2C_INT_Pin;
 800251c:	2320      	movs	r3, #32
 800251e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002520:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002526:	2300      	movs	r3, #0
 8002528:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2C_INT_GPIO_Port, &GPIO_InitStruct);
 800252a:	f107 0314 	add.w	r3, r7, #20
 800252e:	4619      	mov	r1, r3
 8002530:	4829      	ldr	r0, [pc, #164]	; (80025d8 <MX_GPIO_Init+0x1c0>)
 8002532:	f001 fa77 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ToF_XSDN_36_Pin ToF_XSDN_25_Pin ToF_XSDN_14_Pin AD_CS4_Pin
                           AD_CS3_Pin AD_CS2_Pin */
  GPIO_InitStruct.Pin = ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 8002536:	f24d 0307 	movw	r3, #53255	; 0xd007
 800253a:	617b      	str	r3, [r7, #20]
                          |AD_CS3_Pin|AD_CS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800253c:	2301      	movs	r3, #1
 800253e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002540:	2300      	movs	r3, #0
 8002542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002544:	2300      	movs	r3, #0
 8002546:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002548:	f107 0314 	add.w	r3, r7, #20
 800254c:	4619      	mov	r1, r3
 800254e:	4821      	ldr	r0, [pc, #132]	; (80025d4 <MX_GPIO_Init+0x1bc>)
 8002550:	f001 fa68 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD_CS1_Pin LED_LE_Pin */
  GPIO_InitStruct.Pin = AD_CS1_Pin|LED_LE_Pin;
 8002554:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8002558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800255a:	2301      	movs	r3, #1
 800255c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002562:	2300      	movs	r3, #0
 8002564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002566:	f107 0314 	add.w	r3, r7, #20
 800256a:	4619      	mov	r1, r3
 800256c:	481a      	ldr	r0, [pc, #104]	; (80025d8 <MX_GPIO_Init+0x1c0>)
 800256e:	f001 fa59 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : INF_LE_Pin INF_OE_Pin DRV_EN_Pin */
  GPIO_InitStruct.Pin = INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin;
 8002572:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 8002576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002578:	2301      	movs	r3, #1
 800257a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	f107 0314 	add.w	r3, r7, #20
 8002588:	4619      	mov	r1, r3
 800258a:	4814      	ldr	r0, [pc, #80]	; (80025dc <MX_GPIO_Init+0x1c4>)
 800258c:	f001 fa4a 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_EN_FB_Pin */
  GPIO_InitStruct.Pin = DRV_EN_FB_Pin;
 8002590:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002596:	2300      	movs	r3, #0
 8002598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_EN_FB_GPIO_Port, &GPIO_InitStruct);
 800259e:	f107 0314 	add.w	r3, r7, #20
 80025a2:	4619      	mov	r1, r3
 80025a4:	480d      	ldr	r0, [pc, #52]	; (80025dc <MX_GPIO_Init+0x1c4>)
 80025a6:	f001 fa3d 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_OE_Pin */
  GPIO_InitStruct.Pin = LED_OE_Pin;
 80025aa:	2304      	movs	r3, #4
 80025ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ae:	2301      	movs	r3, #1
 80025b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b6:	2300      	movs	r3, #0
 80025b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_OE_GPIO_Port, &GPIO_InitStruct);
 80025ba:	f107 0314 	add.w	r3, r7, #20
 80025be:	4619      	mov	r1, r3
 80025c0:	4807      	ldr	r0, [pc, #28]	; (80025e0 <MX_GPIO_Init+0x1c8>)
 80025c2:	f001 fa2f 	bl	8003a24 <HAL_GPIO_Init>

}
 80025c6:	bf00      	nop
 80025c8:	3728      	adds	r7, #40	; 0x28
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40020400 	.word	0x40020400
 80025d8:	40020800 	.word	0x40020800
 80025dc:	40020000 	.word	0x40020000
 80025e0:	40020c00 	.word	0x40020c00

080025e4 <HAL_TIM_PeriodElapsedCallback>:
//			   ( RangingData.SignalRateRtnMegaCps / 65536.0 ), RangingData.AmbientRateRtnMegaCps / 65336.0 );
//	VL53L1_ClearInterruptAndStartMeasurement(Dev1);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
	if (htim == &htim7)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a07      	ldr	r2, [pc, #28]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x28>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d104      	bne.n	80025fe <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		decel_end_flag++;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	3301      	adds	r3, #1
 80025fa:	4a05      	ldr	r2, [pc, #20]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80025fc:	6013      	str	r3, [r2, #0]
//			VL53L1_GetRangingMeasurementData( Dev1, &RangingData );
//		}
//
//		VL53L1_ClearInterruptAndStartMeasurement( Dev1 );
//	  }
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20000598 	.word	0x20000598
 8002610:	20000a64 	.word	0x20000a64

08002614 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002624:	d124      	bne.n	8002670 <HAL_TIM_IC_CaptureCallback+0x5c>
		cnt_full = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) + 2;
 8002626:	2100      	movs	r1, #0
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f004 fd7d 	bl	8007128 <HAL_TIM_ReadCapturedValue>
 800262e:	4603      	mov	r3, r0
 8002630:	3302      	adds	r3, #2
 8002632:	4a11      	ldr	r2, [pc, #68]	; (8002678 <HAL_TIM_IC_CaptureCallback+0x64>)
 8002634:	6013      	str	r3, [r2, #0]
		cnt_high = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) + 2;
 8002636:	2104      	movs	r1, #4
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f004 fd75 	bl	8007128 <HAL_TIM_ReadCapturedValue>
 800263e:	4603      	mov	r3, r0
 8002640:	3302      	adds	r3, #2
 8002642:	4a0e      	ldr	r2, [pc, #56]	; (800267c <HAL_TIM_IC_CaptureCallback+0x68>)
 8002644:	6013      	str	r3, [r2, #0]

		duty_deadman = (float) 100 * cnt_high / cnt_full;
 8002646:	4b0d      	ldr	r3, [pc, #52]	; (800267c <HAL_TIM_IC_CaptureCallback+0x68>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	ee07 3a90 	vmov	s15, r3
 800264e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002652:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002680 <HAL_TIM_IC_CaptureCallback+0x6c>
 8002656:	ee67 6a87 	vmul.f32	s13, s15, s14
 800265a:	4b07      	ldr	r3, [pc, #28]	; (8002678 <HAL_TIM_IC_CaptureCallback+0x64>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	ee07 3a90 	vmov	s15, r3
 8002662:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002666:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <HAL_TIM_IC_CaptureCallback+0x70>)
 800266c:	edc3 7a00 	vstr	s15, [r3]
//		duty_MA = duty_alpha * duty_deadman + (1-duty_alpha) * duty_MA;
	}
}
 8002670:	bf00      	nop
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20000a6c 	.word	0x20000a6c
 800267c:	20000a70 	.word	0x20000a70
 8002680:	42c80000 	.word	0x42c80000
 8002684:	20000a74 	.word	0x20000a74

08002688 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800268c:	b672      	cpsid	i
}
 800268e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002690:	e7fe      	b.n	8002690 <Error_Handler+0x8>

08002692 <MotorDrive>:
#include "main.h"

int MotorDrive(TIM_HandleTypeDef* const pwmHandle, int duty)
{
 8002692:	b480      	push	{r7}
 8002694:	b085      	sub	sp, #20
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	6039      	str	r1, [r7, #0]
	int pwm_val = 100+(duty*20);
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	4613      	mov	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4413      	add	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	3364      	adds	r3, #100	; 0x64
 80026a8:	60fb      	str	r3, [r7, #12]
	pwmHandle -> Instance -> CCR1 = pwm_val;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	635a      	str	r2, [r3, #52]	; 0x34
	return pwm_val;
 80026b2:	68fb      	ldr	r3, [r7, #12]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <ServoPosition>:
#include "main.h"
#include <math.h>

void ServoPosition(TIM_HandleTypeDef* const pwmHandle, double    angle){
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	ed87 0b00 	vstr	d0, [r7]
    if(angle < 20){angle = 20;}
 80026cc:	f04f 0200 	mov.w	r2, #0
 80026d0:	4b29      	ldr	r3, [pc, #164]	; (8002778 <ServoPosition+0xb8>)
 80026d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026d6:	f7fe fa21 	bl	8000b1c <__aeabi_dcmplt>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d004      	beq.n	80026ea <ServoPosition+0x2a>
 80026e0:	f04f 0200 	mov.w	r2, #0
 80026e4:	4b24      	ldr	r3, [pc, #144]	; (8002778 <ServoPosition+0xb8>)
 80026e6:	e9c7 2300 	strd	r2, r3, [r7]
    if(angle>175){angle = 175;}
 80026ea:	a31f      	add	r3, pc, #124	; (adr r3, 8002768 <ServoPosition+0xa8>)
 80026ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026f4:	f7fe fa30 	bl	8000b58 <__aeabi_dcmpgt>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d004      	beq.n	8002708 <ServoPosition+0x48>
 80026fe:	a31a      	add	r3, pc, #104	; (adr r3, 8002768 <ServoPosition+0xa8>)
 8002700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002704:	e9c7 2300 	strd	r2, r3, [r7]
    //angle2CCR = ((angle/180+1)/20*60000);
    pwmHandle->Instance->CCR1 = (int)((angle/180+1)/20*60000);//angle2CCR;
 8002708:	f04f 0200 	mov.w	r2, #0
 800270c:	4b1b      	ldr	r3, [pc, #108]	; (800277c <ServoPosition+0xbc>)
 800270e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002712:	f7fe f8bb 	bl	800088c <__aeabi_ddiv>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4610      	mov	r0, r2
 800271c:	4619      	mov	r1, r3
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	4b17      	ldr	r3, [pc, #92]	; (8002780 <ServoPosition+0xc0>)
 8002724:	f7fd fdd2 	bl	80002cc <__adddf3>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	4b10      	ldr	r3, [pc, #64]	; (8002778 <ServoPosition+0xb8>)
 8002736:	f7fe f8a9 	bl	800088c <__aeabi_ddiv>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4610      	mov	r0, r2
 8002740:	4619      	mov	r1, r3
 8002742:	a30b      	add	r3, pc, #44	; (adr r3, 8002770 <ServoPosition+0xb0>)
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	f7fd ff76 	bl	8000638 <__aeabi_dmul>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	f7fe fa20 	bl	8000b98 <__aeabi_d2iz>
 8002758:	4602      	mov	r2, r0
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002760:	bf00      	nop
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	00000000 	.word	0x00000000
 800276c:	4065e000 	.word	0x4065e000
 8002770:	00000000 	.word	0x00000000
 8002774:	40ed4c00 	.word	0x40ed4c00
 8002778:	40340000 	.word	0x40340000
 800277c:	40668000 	.word	0x40668000
 8002780:	3ff00000 	.word	0x3ff00000
 8002784:	00000000 	.word	0x00000000

08002788 <SteeringAngle>:


float SteeringAngle(float p, float delta, float kp, float kd){
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002792:	edc7 0a02 	vstr	s1, [r7, #8]
 8002796:	ed87 1a01 	vstr	s2, [r7, #4]
 800279a:	edc7 1a00 	vstr	s3, [r7]
	float phi = atan(0.7826*tan(-kp*p-kd*delta));
 800279e:	edd7 7a01 	vldr	s15, [r7, #4]
 80027a2:	eeb1 7a67 	vneg.f32	s14, s15
 80027a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80027aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ae:	edd7 6a00 	vldr	s13, [r7]
 80027b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80027b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027be:	ee17 0a90 	vmov	r0, s15
 80027c2:	f7fd fee1 	bl	8000588 <__aeabi_f2d>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	ec43 2b10 	vmov	d0, r2, r3
 80027ce:	f00c fe9f 	bl	800f510 <tan>
 80027d2:	ec51 0b10 	vmov	r0, r1, d0
 80027d6:	a31d      	add	r3, pc, #116	; (adr r3, 800284c <SteeringAngle+0xc4>)
 80027d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027dc:	f7fd ff2c 	bl	8000638 <__aeabi_dmul>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	ec43 2b17 	vmov	d7, r2, r3
 80027e8:	eeb0 0a47 	vmov.f32	s0, s14
 80027ec:	eef0 0a67 	vmov.f32	s1, s15
 80027f0:	f00c fce2 	bl	800f1b8 <atan>
 80027f4:	ec53 2b10 	vmov	r2, r3, d0
 80027f8:	4610      	mov	r0, r2
 80027fa:	4619      	mov	r1, r3
 80027fc:	f7fe f9f4 	bl	8000be8 <__aeabi_d2f>
 8002800:	4603      	mov	r3, r0
 8002802:	617b      	str	r3, [r7, #20]
	// Egyenesfuts miatt megvltoztatva
	float servoangle=90-phi*269.04;//88
 8002804:	6978      	ldr	r0, [r7, #20]
 8002806:	f7fd febf 	bl	8000588 <__aeabi_f2d>
 800280a:	a312      	add	r3, pc, #72	; (adr r3, 8002854 <SteeringAngle+0xcc>)
 800280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002810:	f7fd ff12 	bl	8000638 <__aeabi_dmul>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	f04f 0000 	mov.w	r0, #0
 800281c:	490a      	ldr	r1, [pc, #40]	; (8002848 <SteeringAngle+0xc0>)
 800281e:	f7fd fd53 	bl	80002c8 <__aeabi_dsub>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	f7fe f9dd 	bl	8000be8 <__aeabi_d2f>
 800282e:	4603      	mov	r3, r0
 8002830:	613b      	str	r3, [r7, #16]
	return servoangle;
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	ee07 3a90 	vmov	s15, r3
}
 8002838:	eeb0 0a67 	vmov.f32	s0, s15
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	f3af 8000 	nop.w
 8002848:	40568000 	.word	0x40568000
 800284c:	27bb2fec 	.word	0x27bb2fec
 8002850:	3fe90b0f 	.word	0x3fe90b0f
 8002854:	d70a3d71 	.word	0xd70a3d71
 8002858:	4070d0a3 	.word	0x4070d0a3

0800285c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	607b      	str	r3, [r7, #4]
 8002866:	4b10      	ldr	r3, [pc, #64]	; (80028a8 <HAL_MspInit+0x4c>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	4a0f      	ldr	r2, [pc, #60]	; (80028a8 <HAL_MspInit+0x4c>)
 800286c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002870:	6453      	str	r3, [r2, #68]	; 0x44
 8002872:	4b0d      	ldr	r3, [pc, #52]	; (80028a8 <HAL_MspInit+0x4c>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800287a:	607b      	str	r3, [r7, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	603b      	str	r3, [r7, #0]
 8002882:	4b09      	ldr	r3, [pc, #36]	; (80028a8 <HAL_MspInit+0x4c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	4a08      	ldr	r2, [pc, #32]	; (80028a8 <HAL_MspInit+0x4c>)
 8002888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800288c:	6413      	str	r3, [r2, #64]	; 0x40
 800288e:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <HAL_MspInit+0x4c>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002896:	603b      	str	r3, [r7, #0]
 8002898:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800289a:	2007      	movs	r0, #7
 800289c:	f001 f880 	bl	80039a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40023800 	.word	0x40023800

080028ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08a      	sub	sp, #40	; 0x28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a17      	ldr	r2, [pc, #92]	; (8002928 <HAL_ADC_MspInit+0x7c>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d127      	bne.n	800291e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	4b16      	ldr	r3, [pc, #88]	; (800292c <HAL_ADC_MspInit+0x80>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	4a15      	ldr	r2, [pc, #84]	; (800292c <HAL_ADC_MspInit+0x80>)
 80028d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028dc:	6453      	str	r3, [r2, #68]	; 0x44
 80028de:	4b13      	ldr	r3, [pc, #76]	; (800292c <HAL_ADC_MspInit+0x80>)
 80028e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	4b0f      	ldr	r3, [pc, #60]	; (800292c <HAL_ADC_MspInit+0x80>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4a0e      	ldr	r2, [pc, #56]	; (800292c <HAL_ADC_MspInit+0x80>)
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4b0c      	ldr	r3, [pc, #48]	; (800292c <HAL_ADC_MspInit+0x80>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = IMotor_Pin|UBatt_Pin;
 8002906:	2312      	movs	r3, #18
 8002908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800290a:	2303      	movs	r3, #3
 800290c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002912:	f107 0314 	add.w	r3, r7, #20
 8002916:	4619      	mov	r1, r3
 8002918:	4805      	ldr	r0, [pc, #20]	; (8002930 <HAL_ADC_MspInit+0x84>)
 800291a:	f001 f883 	bl	8003a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800291e:	bf00      	nop
 8002920:	3728      	adds	r7, #40	; 0x28
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40012000 	.word	0x40012000
 800292c:	40023800 	.word	0x40023800
 8002930:	40020000 	.word	0x40020000

08002934 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08e      	sub	sp, #56	; 0x38
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a5c      	ldr	r2, [pc, #368]	; (8002ac4 <HAL_I2C_MspInit+0x190>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d12d      	bne.n	80029b2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	623b      	str	r3, [r7, #32]
 800295a:	4b5b      	ldr	r3, [pc, #364]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	4a5a      	ldr	r2, [pc, #360]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002960:	f043 0302 	orr.w	r3, r3, #2
 8002964:	6313      	str	r3, [r2, #48]	; 0x30
 8002966:	4b58      	ldr	r3, [pc, #352]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	623b      	str	r3, [r7, #32]
 8002970:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002972:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002976:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002978:	2312      	movs	r3, #18
 800297a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297c:	2300      	movs	r3, #0
 800297e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002980:	2303      	movs	r3, #3
 8002982:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002984:	2304      	movs	r3, #4
 8002986:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002988:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800298c:	4619      	mov	r1, r3
 800298e:	484f      	ldr	r0, [pc, #316]	; (8002acc <HAL_I2C_MspInit+0x198>)
 8002990:	f001 f848 	bl	8003a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002994:	2300      	movs	r3, #0
 8002996:	61fb      	str	r3, [r7, #28]
 8002998:	4b4b      	ldr	r3, [pc, #300]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	4a4a      	ldr	r2, [pc, #296]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 800299e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029a2:	6413      	str	r3, [r2, #64]	; 0x40
 80029a4:	4b48      	ldr	r3, [pc, #288]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ac:	61fb      	str	r3, [r7, #28]
 80029ae:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80029b0:	e083      	b.n	8002aba <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a46      	ldr	r2, [pc, #280]	; (8002ad0 <HAL_I2C_MspInit+0x19c>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d12d      	bne.n	8002a18 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]
 80029c0:	4b41      	ldr	r3, [pc, #260]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 80029c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c4:	4a40      	ldr	r2, [pc, #256]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 80029c6:	f043 0302 	orr.w	r3, r3, #2
 80029ca:	6313      	str	r3, [r2, #48]	; 0x30
 80029cc:	4b3e      	ldr	r3, [pc, #248]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 80029ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	61bb      	str	r3, [r7, #24]
 80029d6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 80029d8:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80029dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029de:	2312      	movs	r3, #18
 80029e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e6:	2303      	movs	r3, #3
 80029e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80029ea:	2304      	movs	r3, #4
 80029ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029f2:	4619      	mov	r1, r3
 80029f4:	4835      	ldr	r0, [pc, #212]	; (8002acc <HAL_I2C_MspInit+0x198>)
 80029f6:	f001 f815 	bl	8003a24 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	617b      	str	r3, [r7, #20]
 80029fe:	4b32      	ldr	r3, [pc, #200]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a02:	4a31      	ldr	r2, [pc, #196]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a08:	6413      	str	r3, [r2, #64]	; 0x40
 8002a0a:	4b2f      	ldr	r3, [pc, #188]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a12:	617b      	str	r3, [r7, #20]
 8002a14:	697b      	ldr	r3, [r7, #20]
}
 8002a16:	e050      	b.n	8002aba <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a2d      	ldr	r2, [pc, #180]	; (8002ad4 <HAL_I2C_MspInit+0x1a0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d14b      	bne.n	8002aba <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	613b      	str	r3, [r7, #16]
 8002a26:	4b28      	ldr	r3, [pc, #160]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	4a27      	ldr	r2, [pc, #156]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a2c:	f043 0304 	orr.w	r3, r3, #4
 8002a30:	6313      	str	r3, [r2, #48]	; 0x30
 8002a32:	4b25      	ldr	r3, [pc, #148]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	f003 0304 	and.w	r3, r3, #4
 8002a3a:	613b      	str	r3, [r7, #16]
 8002a3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	4b21      	ldr	r3, [pc, #132]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	4a20      	ldr	r2, [pc, #128]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4e:	4b1e      	ldr	r3, [pc, #120]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a60:	2312      	movs	r3, #18
 8002a62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a6c:	2304      	movs	r3, #4
 8002a6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a74:	4619      	mov	r1, r3
 8002a76:	4818      	ldr	r0, [pc, #96]	; (8002ad8 <HAL_I2C_MspInit+0x1a4>)
 8002a78:	f000 ffd4 	bl	8003a24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a82:	2312      	movs	r3, #18
 8002a84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a8e:	2304      	movs	r3, #4
 8002a90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a96:	4619      	mov	r1, r3
 8002a98:	4810      	ldr	r0, [pc, #64]	; (8002adc <HAL_I2C_MspInit+0x1a8>)
 8002a9a:	f000 ffc3 	bl	8003a24 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	4a08      	ldr	r2, [pc, #32]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002aa8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002aac:	6413      	str	r3, [r2, #64]	; 0x40
 8002aae:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <HAL_I2C_MspInit+0x194>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
}
 8002aba:	bf00      	nop
 8002abc:	3738      	adds	r7, #56	; 0x38
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40005400 	.word	0x40005400
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40020400 	.word	0x40020400
 8002ad0:	40005800 	.word	0x40005800
 8002ad4:	40005c00 	.word	0x40005c00
 8002ad8:	40020800 	.word	0x40020800
 8002adc:	40020000 	.word	0x40020000

08002ae0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b090      	sub	sp, #64	; 0x40
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
 8002af6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a72      	ldr	r2, [pc, #456]	; (8002cc8 <HAL_SPI_MspInit+0x1e8>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d14a      	bne.n	8002b98 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b06:	4b71      	ldr	r3, [pc, #452]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0a:	4a70      	ldr	r2, [pc, #448]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b10:	6453      	str	r3, [r2, #68]	; 0x44
 8002b12:	4b6e      	ldr	r3, [pc, #440]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	627b      	str	r3, [r7, #36]	; 0x24
 8002b22:	4b6a      	ldr	r3, [pc, #424]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b26:	4a69      	ldr	r2, [pc, #420]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b28:	f043 0301 	orr.w	r3, r3, #1
 8002b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b2e:	4b67      	ldr	r3, [pc, #412]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	627b      	str	r3, [r7, #36]	; 0x24
 8002b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	623b      	str	r3, [r7, #32]
 8002b3e:	4b63      	ldr	r3, [pc, #396]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	4a62      	ldr	r2, [pc, #392]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b44:	f043 0302 	orr.w	r3, r3, #2
 8002b48:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4a:	4b60      	ldr	r3, [pc, #384]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	623b      	str	r3, [r7, #32]
 8002b54:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002b56:	23a0      	movs	r3, #160	; 0xa0
 8002b58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b62:	2303      	movs	r3, #3
 8002b64:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b66:	2305      	movs	r3, #5
 8002b68:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4857      	ldr	r0, [pc, #348]	; (8002cd0 <HAL_SPI_MspInit+0x1f0>)
 8002b72:	f000 ff57 	bl	8003a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b76:	2310      	movs	r3, #16
 8002b78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b82:	2303      	movs	r3, #3
 8002b84:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b86:	2305      	movs	r3, #5
 8002b88:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4850      	ldr	r0, [pc, #320]	; (8002cd4 <HAL_SPI_MspInit+0x1f4>)
 8002b92:	f000 ff47 	bl	8003a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002b96:	e092      	b.n	8002cbe <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a4e      	ldr	r2, [pc, #312]	; (8002cd8 <HAL_SPI_MspInit+0x1f8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d15b      	bne.n	8002c5a <HAL_SPI_MspInit+0x17a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61fb      	str	r3, [r7, #28]
 8002ba6:	4b49      	ldr	r3, [pc, #292]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	4a48      	ldr	r2, [pc, #288]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bb2:	4b46      	ldr	r3, [pc, #280]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bba:	61fb      	str	r3, [r7, #28]
 8002bbc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	4b42      	ldr	r3, [pc, #264]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	4a41      	ldr	r2, [pc, #260]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002bc8:	f043 0304 	orr.w	r3, r3, #4
 8002bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bce:	4b3f      	ldr	r3, [pc, #252]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	61bb      	str	r3, [r7, #24]
 8002bd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
 8002bde:	4b3b      	ldr	r3, [pc, #236]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	4a3a      	ldr	r2, [pc, #232]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002be4:	f043 0302 	orr.w	r3, r3, #2
 8002be8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bea:	4b38      	ldr	r3, [pc, #224]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c02:	2303      	movs	r3, #3
 8002c04:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8002c06:	2307      	movs	r3, #7
 8002c08:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4832      	ldr	r0, [pc, #200]	; (8002cdc <HAL_SPI_MspInit+0x1fc>)
 8002c12:	f000 ff07 	bl	8003a24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c16:	2304      	movs	r3, #4
 8002c18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c22:	2303      	movs	r3, #3
 8002c24:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c26:	2305      	movs	r3, #5
 8002c28:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c2e:	4619      	mov	r1, r3
 8002c30:	482a      	ldr	r0, [pc, #168]	; (8002cdc <HAL_SPI_MspInit+0x1fc>)
 8002c32:	f000 fef7 	bl	8003a24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002c36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c44:	2303      	movs	r3, #3
 8002c46:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c48:	2305      	movs	r3, #5
 8002c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c50:	4619      	mov	r1, r3
 8002c52:	4820      	ldr	r0, [pc, #128]	; (8002cd4 <HAL_SPI_MspInit+0x1f4>)
 8002c54:	f000 fee6 	bl	8003a24 <HAL_GPIO_Init>
}
 8002c58:	e031      	b.n	8002cbe <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI3)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a20      	ldr	r2, [pc, #128]	; (8002ce0 <HAL_SPI_MspInit+0x200>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d12c      	bne.n	8002cbe <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]
 8002c68:	4b18      	ldr	r3, [pc, #96]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	4a17      	ldr	r2, [pc, #92]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002c6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c72:	6413      	str	r3, [r2, #64]	; 0x40
 8002c74:	4b15      	ldr	r3, [pc, #84]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c80:	2300      	movs	r3, #0
 8002c82:	60fb      	str	r3, [r7, #12]
 8002c84:	4b11      	ldr	r3, [pc, #68]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	4a10      	ldr	r2, [pc, #64]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002c8a:	f043 0304 	orr.w	r3, r3, #4
 8002c8e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c90:	4b0e      	ldr	r3, [pc, #56]	; (8002ccc <HAL_SPI_MspInit+0x1ec>)
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002c9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002caa:	2303      	movs	r3, #3
 8002cac:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002cae:	2306      	movs	r3, #6
 8002cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4808      	ldr	r0, [pc, #32]	; (8002cdc <HAL_SPI_MspInit+0x1fc>)
 8002cba:	f000 feb3 	bl	8003a24 <HAL_GPIO_Init>
}
 8002cbe:	bf00      	nop
 8002cc0:	3740      	adds	r7, #64	; 0x40
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40013000 	.word	0x40013000
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	40020000 	.word	0x40020000
 8002cd4:	40020400 	.word	0x40020400
 8002cd8:	40003800 	.word	0x40003800
 8002cdc:	40020800 	.word	0x40020800
 8002ce0:	40003c00 	.word	0x40003c00

08002ce4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	; 0x28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d04:	d134      	bne.n	8002d70 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	4b1b      	ldr	r3, [pc, #108]	; (8002d78 <HAL_TIM_IC_MspInit+0x94>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	4a1a      	ldr	r2, [pc, #104]	; (8002d78 <HAL_TIM_IC_MspInit+0x94>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6413      	str	r3, [r2, #64]	; 0x40
 8002d16:	4b18      	ldr	r3, [pc, #96]	; (8002d78 <HAL_TIM_IC_MspInit+0x94>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <HAL_TIM_IC_MspInit+0x94>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	4a13      	ldr	r2, [pc, #76]	; (8002d78 <HAL_TIM_IC_MspInit+0x94>)
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	6313      	str	r3, [r2, #48]	; 0x30
 8002d32:	4b11      	ldr	r3, [pc, #68]	; (8002d78 <HAL_TIM_IC_MspInit+0x94>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002d3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d44:	2302      	movs	r3, #2
 8002d46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d50:	2301      	movs	r3, #1
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d54:	f107 0314 	add.w	r3, r7, #20
 8002d58:	4619      	mov	r1, r3
 8002d5a:	4808      	ldr	r0, [pc, #32]	; (8002d7c <HAL_TIM_IC_MspInit+0x98>)
 8002d5c:	f000 fe62 	bl	8003a24 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d60:	2200      	movs	r2, #0
 8002d62:	2100      	movs	r1, #0
 8002d64:	201c      	movs	r0, #28
 8002d66:	f000 fe26 	bl	80039b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d6a:	201c      	movs	r0, #28
 8002d6c:	f000 fe3f 	bl	80039ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d70:	bf00      	nop
 8002d72:	3728      	adds	r7, #40	; 0x28
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	40020000 	.word	0x40020000

08002d80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b088      	sub	sp, #32
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a3a      	ldr	r2, [pc, #232]	; (8002e78 <HAL_TIM_Base_MspInit+0xf8>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d10e      	bne.n	8002db0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
 8002d96:	4b39      	ldr	r3, [pc, #228]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	4a38      	ldr	r2, [pc, #224]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002d9c:	f043 0302 	orr.w	r3, r3, #2
 8002da0:	6413      	str	r3, [r2, #64]	; 0x40
 8002da2:	4b36      	ldr	r3, [pc, #216]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	61fb      	str	r3, [r7, #28]
 8002dac:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8002dae:	e05e      	b.n	8002e6e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM4)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a32      	ldr	r2, [pc, #200]	; (8002e80 <HAL_TIM_Base_MspInit+0x100>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d10e      	bne.n	8002dd8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61bb      	str	r3, [r7, #24]
 8002dbe:	4b2f      	ldr	r3, [pc, #188]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	4a2e      	ldr	r2, [pc, #184]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002dc4:	f043 0304 	orr.w	r3, r3, #4
 8002dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dca:	4b2c      	ldr	r3, [pc, #176]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	61bb      	str	r3, [r7, #24]
 8002dd4:	69bb      	ldr	r3, [r7, #24]
}
 8002dd6:	e04a      	b.n	8002e6e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM5)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a29      	ldr	r2, [pc, #164]	; (8002e84 <HAL_TIM_Base_MspInit+0x104>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d116      	bne.n	8002e10 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	4b25      	ldr	r3, [pc, #148]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	4a24      	ldr	r2, [pc, #144]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002dec:	f043 0308 	orr.w	r3, r3, #8
 8002df0:	6413      	str	r3, [r2, #64]	; 0x40
 8002df2:	4b22      	ldr	r3, [pc, #136]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002dfe:	2200      	movs	r2, #0
 8002e00:	2100      	movs	r1, #0
 8002e02:	2032      	movs	r0, #50	; 0x32
 8002e04:	f000 fdd7 	bl	80039b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002e08:	2032      	movs	r0, #50	; 0x32
 8002e0a:	f000 fdf0 	bl	80039ee <HAL_NVIC_EnableIRQ>
}
 8002e0e:	e02e      	b.n	8002e6e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM7)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a1c      	ldr	r2, [pc, #112]	; (8002e88 <HAL_TIM_Base_MspInit+0x108>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d116      	bne.n	8002e48 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	4b17      	ldr	r3, [pc, #92]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e22:	4a16      	ldr	r2, [pc, #88]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002e24:	f043 0320 	orr.w	r3, r3, #32
 8002e28:	6413      	str	r3, [r2, #64]	; 0x40
 8002e2a:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	f003 0320 	and.w	r3, r3, #32
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002e36:	2200      	movs	r2, #0
 8002e38:	2100      	movs	r1, #0
 8002e3a:	2037      	movs	r0, #55	; 0x37
 8002e3c:	f000 fdbb 	bl	80039b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002e40:	2037      	movs	r0, #55	; 0x37
 8002e42:	f000 fdd4 	bl	80039ee <HAL_NVIC_EnableIRQ>
}
 8002e46:	e012      	b.n	8002e6e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM13)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a0f      	ldr	r2, [pc, #60]	; (8002e8c <HAL_TIM_Base_MspInit+0x10c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d10d      	bne.n	8002e6e <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	4a08      	ldr	r2, [pc, #32]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e60:	6413      	str	r3, [r2, #64]	; 0x40
 8002e62:	4b06      	ldr	r3, [pc, #24]	; (8002e7c <HAL_TIM_Base_MspInit+0xfc>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
}
 8002e6e:	bf00      	nop
 8002e70:	3720      	adds	r7, #32
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	40000400 	.word	0x40000400
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40000800 	.word	0x40000800
 8002e84:	40000c00 	.word	0x40000c00
 8002e88:	40001400 	.word	0x40001400
 8002e8c:	40001c00 	.word	0x40001c00

08002e90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08c      	sub	sp, #48	; 0x30
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e98:	f107 031c 	add.w	r3, r7, #28
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	609a      	str	r2, [r3, #8]
 8002ea4:	60da      	str	r2, [r3, #12]
 8002ea6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a48      	ldr	r2, [pc, #288]	; (8002fd0 <HAL_TIM_MspPostInit+0x140>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d11e      	bne.n	8002ef0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61bb      	str	r3, [r7, #24]
 8002eb6:	4b47      	ldr	r3, [pc, #284]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	4a46      	ldr	r2, [pc, #280]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002ebc:	f043 0302 	orr.w	r3, r3, #2
 8002ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec2:	4b44      	ldr	r3, [pc, #272]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	61bb      	str	r3, [r7, #24]
 8002ecc:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = DRV_PMW1_Pin;
 8002ece:	2320      	movs	r3, #32
 8002ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eda:	2300      	movs	r3, #0
 8002edc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PMW1_GPIO_Port, &GPIO_InitStruct);
 8002ee2:	f107 031c 	add.w	r3, r7, #28
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	483b      	ldr	r0, [pc, #236]	; (8002fd8 <HAL_TIM_MspPostInit+0x148>)
 8002eea:	f000 fd9b 	bl	8003a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002eee:	e06a      	b.n	8002fc6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM4)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a39      	ldr	r2, [pc, #228]	; (8002fdc <HAL_TIM_MspPostInit+0x14c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d11e      	bne.n	8002f38 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
 8002efe:	4b35      	ldr	r3, [pc, #212]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f02:	4a34      	ldr	r2, [pc, #208]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f04:	f043 0302 	orr.w	r3, r3, #2
 8002f08:	6313      	str	r3, [r2, #48]	; 0x30
 8002f0a:	4b32      	ldr	r3, [pc, #200]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	617b      	str	r3, [r7, #20]
 8002f14:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DRV_PWM2_Pin;
 8002f16:	2340      	movs	r3, #64	; 0x40
 8002f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f22:	2300      	movs	r3, #0
 8002f24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002f26:	2302      	movs	r3, #2
 8002f28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PWM2_GPIO_Port, &GPIO_InitStruct);
 8002f2a:	f107 031c 	add.w	r3, r7, #28
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4829      	ldr	r0, [pc, #164]	; (8002fd8 <HAL_TIM_MspPostInit+0x148>)
 8002f32:	f000 fd77 	bl	8003a24 <HAL_GPIO_Init>
}
 8002f36:	e046      	b.n	8002fc6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM5)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a28      	ldr	r2, [pc, #160]	; (8002fe0 <HAL_TIM_MspPostInit+0x150>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d11e      	bne.n	8002f80 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	613b      	str	r3, [r7, #16]
 8002f46:	4b23      	ldr	r3, [pc, #140]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	4a22      	ldr	r2, [pc, #136]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f4c:	f043 0301 	orr.w	r3, r3, #1
 8002f50:	6313      	str	r3, [r2, #48]	; 0x30
 8002f52:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RC_PWM2_Pin;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f62:	2302      	movs	r3, #2
 8002f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f66:	2300      	movs	r3, #0
 8002f68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002f6e:	2302      	movs	r3, #2
 8002f70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM2_GPIO_Port, &GPIO_InitStruct);
 8002f72:	f107 031c 	add.w	r3, r7, #28
 8002f76:	4619      	mov	r1, r3
 8002f78:	481a      	ldr	r0, [pc, #104]	; (8002fe4 <HAL_TIM_MspPostInit+0x154>)
 8002f7a:	f000 fd53 	bl	8003a24 <HAL_GPIO_Init>
}
 8002f7e:	e022      	b.n	8002fc6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM13)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a18      	ldr	r2, [pc, #96]	; (8002fe8 <HAL_TIM_MspPostInit+0x158>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d11d      	bne.n	8002fc6 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	4a10      	ldr	r2, [pc, #64]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9a:	4b0e      	ldr	r3, [pc, #56]	; (8002fd4 <HAL_TIM_MspPostInit+0x144>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RC_PWM_Pin;
 8002fa6:	2340      	movs	r3, #64	; 0x40
 8002fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002faa:	2302      	movs	r3, #2
 8002fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002fb6:	2309      	movs	r3, #9
 8002fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM_GPIO_Port, &GPIO_InitStruct);
 8002fba:	f107 031c 	add.w	r3, r7, #28
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4808      	ldr	r0, [pc, #32]	; (8002fe4 <HAL_TIM_MspPostInit+0x154>)
 8002fc2:	f000 fd2f 	bl	8003a24 <HAL_GPIO_Init>
}
 8002fc6:	bf00      	nop
 8002fc8:	3730      	adds	r7, #48	; 0x30
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40000400 	.word	0x40000400
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	40020400 	.word	0x40020400
 8002fdc:	40000800 	.word	0x40000800
 8002fe0:	40000c00 	.word	0x40000c00
 8002fe4:	40020000 	.word	0x40020000
 8002fe8:	40001c00 	.word	0x40001c00

08002fec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08c      	sub	sp, #48	; 0x30
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff4:	f107 031c 	add.w	r3, r7, #28
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	609a      	str	r2, [r3, #8]
 8003000:	60da      	str	r2, [r3, #12]
 8003002:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a32      	ldr	r2, [pc, #200]	; (80030d4 <HAL_UART_MspInit+0xe8>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d12c      	bne.n	8003068 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	61bb      	str	r3, [r7, #24]
 8003012:	4b31      	ldr	r3, [pc, #196]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	4a30      	ldr	r2, [pc, #192]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800301c:	6413      	str	r3, [r2, #64]	; 0x40
 800301e:	4b2e      	ldr	r3, [pc, #184]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003026:	61bb      	str	r3, [r7, #24]
 8003028:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800302a:	2300      	movs	r3, #0
 800302c:	617b      	str	r3, [r7, #20]
 800302e:	4b2a      	ldr	r3, [pc, #168]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	4a29      	ldr	r2, [pc, #164]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	6313      	str	r3, [r2, #48]	; 0x30
 800303a:	4b27      	ldr	r3, [pc, #156]	; (80030d8 <HAL_UART_MspInit+0xec>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003046:	230c      	movs	r3, #12
 8003048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304a:	2302      	movs	r3, #2
 800304c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003052:	2303      	movs	r3, #3
 8003054:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003056:	2307      	movs	r3, #7
 8003058:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800305a:	f107 031c 	add.w	r3, r7, #28
 800305e:	4619      	mov	r1, r3
 8003060:	481e      	ldr	r0, [pc, #120]	; (80030dc <HAL_UART_MspInit+0xf0>)
 8003062:	f000 fcdf 	bl	8003a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003066:	e030      	b.n	80030ca <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a1c      	ldr	r2, [pc, #112]	; (80030e0 <HAL_UART_MspInit+0xf4>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d12b      	bne.n	80030ca <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	4b18      	ldr	r3, [pc, #96]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307a:	4a17      	ldr	r2, [pc, #92]	; (80030d8 <HAL_UART_MspInit+0xec>)
 800307c:	f043 0320 	orr.w	r3, r3, #32
 8003080:	6453      	str	r3, [r2, #68]	; 0x44
 8003082:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f003 0320 	and.w	r3, r3, #32
 800308a:	613b      	str	r3, [r7, #16]
 800308c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	60fb      	str	r3, [r7, #12]
 8003092:	4b11      	ldr	r3, [pc, #68]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	4a10      	ldr	r2, [pc, #64]	; (80030d8 <HAL_UART_MspInit+0xec>)
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	6313      	str	r3, [r2, #48]	; 0x30
 800309e:	4b0e      	ldr	r3, [pc, #56]	; (80030d8 <HAL_UART_MspInit+0xec>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	60fb      	str	r3, [r7, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|RADIO_RX_Pin;
 80030aa:	23c0      	movs	r3, #192	; 0xc0
 80030ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ae:	2302      	movs	r3, #2
 80030b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b2:	2300      	movs	r3, #0
 80030b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030b6:	2303      	movs	r3, #3
 80030b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80030ba:	2308      	movs	r3, #8
 80030bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030be:	f107 031c 	add.w	r3, r7, #28
 80030c2:	4619      	mov	r1, r3
 80030c4:	4807      	ldr	r0, [pc, #28]	; (80030e4 <HAL_UART_MspInit+0xf8>)
 80030c6:	f000 fcad 	bl	8003a24 <HAL_GPIO_Init>
}
 80030ca:	bf00      	nop
 80030cc:	3730      	adds	r7, #48	; 0x30
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	40004400 	.word	0x40004400
 80030d8:	40023800 	.word	0x40023800
 80030dc:	40020000 	.word	0x40020000
 80030e0:	40011400 	.word	0x40011400
 80030e4:	40020800 	.word	0x40020800

080030e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030ec:	e7fe      	b.n	80030ec <NMI_Handler+0x4>

080030ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030f2:	e7fe      	b.n	80030f2 <HardFault_Handler+0x4>

080030f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030f8:	e7fe      	b.n	80030f8 <MemManage_Handler+0x4>

080030fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030fe:	e7fe      	b.n	80030fe <BusFault_Handler+0x4>

08003100 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003104:	e7fe      	b.n	8003104 <UsageFault_Handler+0x4>

08003106 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800310a:	bf00      	nop
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003122:	b480      	push	{r7}
 8003124:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003134:	f000 f8ae 	bl	8003294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003138:	bf00      	nop
 800313a:	bd80      	pop	{r7, pc}

0800313c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003140:	4802      	ldr	r0, [pc, #8]	; (800314c <TIM2_IRQHandler+0x10>)
 8003142:	f003 fc81 	bl	8006a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20000478 	.word	0x20000478

08003150 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003154:	4802      	ldr	r0, [pc, #8]	; (8003160 <TIM5_IRQHandler+0x10>)
 8003156:	f003 fc77 	bl	8006a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800315a:	bf00      	nop
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20000550 	.word	0x20000550

08003164 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003168:	4802      	ldr	r0, [pc, #8]	; (8003174 <TIM7_IRQHandler+0x10>)
 800316a:	f003 fc6d 	bl	8006a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000598 	.word	0x20000598

08003178 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800317c:	4b06      	ldr	r3, [pc, #24]	; (8003198 <SystemInit+0x20>)
 800317e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003182:	4a05      	ldr	r2, [pc, #20]	; (8003198 <SystemInit+0x20>)
 8003184:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003188:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800318c:	bf00      	nop
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	e000ed00 	.word	0xe000ed00

0800319c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800319c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031a0:	480d      	ldr	r0, [pc, #52]	; (80031d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031a2:	490e      	ldr	r1, [pc, #56]	; (80031dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80031a4:	4a0e      	ldr	r2, [pc, #56]	; (80031e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031a8:	e002      	b.n	80031b0 <LoopCopyDataInit>

080031aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031ae:	3304      	adds	r3, #4

080031b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031b4:	d3f9      	bcc.n	80031aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031b6:	4a0b      	ldr	r2, [pc, #44]	; (80031e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031b8:	4c0b      	ldr	r4, [pc, #44]	; (80031e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031bc:	e001      	b.n	80031c2 <LoopFillZerobss>

080031be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031c0:	3204      	adds	r2, #4

080031c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031c4:	d3fb      	bcc.n	80031be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031c6:	f7ff ffd7 	bl	8003178 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031ca:	f009 fa9d 	bl	800c708 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031ce:	f7fe fa75 	bl	80016bc <main>
  bx  lr    
 80031d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031dc:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80031e0:	08010d80 	.word	0x08010d80
  ldr r2, =_sbss
 80031e4:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80031e8:	20000b94 	.word	0x20000b94

080031ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031ec:	e7fe      	b.n	80031ec <ADC_IRQHandler>
	...

080031f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031f4:	4b0e      	ldr	r3, [pc, #56]	; (8003230 <HAL_Init+0x40>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a0d      	ldr	r2, [pc, #52]	; (8003230 <HAL_Init+0x40>)
 80031fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003200:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <HAL_Init+0x40>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a0a      	ldr	r2, [pc, #40]	; (8003230 <HAL_Init+0x40>)
 8003206:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800320a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800320c:	4b08      	ldr	r3, [pc, #32]	; (8003230 <HAL_Init+0x40>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a07      	ldr	r2, [pc, #28]	; (8003230 <HAL_Init+0x40>)
 8003212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003216:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003218:	2003      	movs	r0, #3
 800321a:	f000 fbc1 	bl	80039a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800321e:	2000      	movs	r0, #0
 8003220:	f000 f808 	bl	8003234 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003224:	f7ff fb1a 	bl	800285c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40023c00 	.word	0x40023c00

08003234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800323c:	4b12      	ldr	r3, [pc, #72]	; (8003288 <HAL_InitTick+0x54>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b12      	ldr	r3, [pc, #72]	; (800328c <HAL_InitTick+0x58>)
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	4619      	mov	r1, r3
 8003246:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800324a:	fbb3 f3f1 	udiv	r3, r3, r1
 800324e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fbd9 	bl	8003a0a <HAL_SYSTICK_Config>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e00e      	b.n	8003280 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b0f      	cmp	r3, #15
 8003266:	d80a      	bhi.n	800327e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003268:	2200      	movs	r2, #0
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	f04f 30ff 	mov.w	r0, #4294967295
 8003270:	f000 fba1 	bl	80039b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003274:	4a06      	ldr	r2, [pc, #24]	; (8003290 <HAL_InitTick+0x5c>)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
 800327c:	e000      	b.n	8003280 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
}
 8003280:	4618      	mov	r0, r3
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	20000004 	.word	0x20000004
 800328c:	2000000c 	.word	0x2000000c
 8003290:	20000008 	.word	0x20000008

08003294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003298:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_IncTick+0x20>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	461a      	mov	r2, r3
 800329e:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <HAL_IncTick+0x24>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4413      	add	r3, r2
 80032a4:	4a04      	ldr	r2, [pc, #16]	; (80032b8 <HAL_IncTick+0x24>)
 80032a6:	6013      	str	r3, [r2, #0]
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	2000000c 	.word	0x2000000c
 80032b8:	20000a7c 	.word	0x20000a7c

080032bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  return uwTick;
 80032c0:	4b03      	ldr	r3, [pc, #12]	; (80032d0 <HAL_GetTick+0x14>)
 80032c2:	681b      	ldr	r3, [r3, #0]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	20000a7c 	.word	0x20000a7c

080032d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032dc:	f7ff ffee 	bl	80032bc <HAL_GetTick>
 80032e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ec:	d005      	beq.n	80032fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ee:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <HAL_Delay+0x44>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4413      	add	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032fa:	bf00      	nop
 80032fc:	f7ff ffde 	bl	80032bc <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	429a      	cmp	r2, r3
 800330a:	d8f7      	bhi.n	80032fc <HAL_Delay+0x28>
  {
  }
}
 800330c:	bf00      	nop
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	2000000c 	.word	0x2000000c

0800331c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003324:	2300      	movs	r3, #0
 8003326:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e033      	b.n	800339a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	2b00      	cmp	r3, #0
 8003338:	d109      	bne.n	800334e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff fab6 	bl	80028ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	f003 0310 	and.w	r3, r3, #16
 8003356:	2b00      	cmp	r3, #0
 8003358:	d118      	bne.n	800338c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003362:	f023 0302 	bic.w	r3, r3, #2
 8003366:	f043 0202 	orr.w	r2, r3, #2
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 f94a 	bl	8003608 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	f023 0303 	bic.w	r3, r3, #3
 8003382:	f043 0201 	orr.w	r2, r3, #1
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	641a      	str	r2, [r3, #64]	; 0x40
 800338a:	e001      	b.n	8003390 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003398:	7bfb      	ldrb	r3, [r7, #15]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d101      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x1c>
 80033bc:	2302      	movs	r3, #2
 80033be:	e113      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x244>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b09      	cmp	r3, #9
 80033ce:	d925      	bls.n	800341c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68d9      	ldr	r1, [r3, #12]
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	b29b      	uxth	r3, r3
 80033dc:	461a      	mov	r2, r3
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	3b1e      	subs	r3, #30
 80033e6:	2207      	movs	r2, #7
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	43da      	mvns	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	400a      	ands	r2, r1
 80033f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68d9      	ldr	r1, [r3, #12]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	b29b      	uxth	r3, r3
 8003406:	4618      	mov	r0, r3
 8003408:	4603      	mov	r3, r0
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	4403      	add	r3, r0
 800340e:	3b1e      	subs	r3, #30
 8003410:	409a      	lsls	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	60da      	str	r2, [r3, #12]
 800341a:	e022      	b.n	8003462 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6919      	ldr	r1, [r3, #16]
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	b29b      	uxth	r3, r3
 8003428:	461a      	mov	r2, r3
 800342a:	4613      	mov	r3, r2
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	4413      	add	r3, r2
 8003430:	2207      	movs	r2, #7
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43da      	mvns	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	400a      	ands	r2, r1
 800343e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6919      	ldr	r1, [r3, #16]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	b29b      	uxth	r3, r3
 8003450:	4618      	mov	r0, r3
 8003452:	4603      	mov	r3, r0
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	4403      	add	r3, r0
 8003458:	409a      	lsls	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b06      	cmp	r3, #6
 8003468:	d824      	bhi.n	80034b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685a      	ldr	r2, [r3, #4]
 8003474:	4613      	mov	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	4413      	add	r3, r2
 800347a:	3b05      	subs	r3, #5
 800347c:	221f      	movs	r2, #31
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43da      	mvns	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	400a      	ands	r2, r1
 800348a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	b29b      	uxth	r3, r3
 8003498:	4618      	mov	r0, r3
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	4613      	mov	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4413      	add	r3, r2
 80034a4:	3b05      	subs	r3, #5
 80034a6:	fa00 f203 	lsl.w	r2, r0, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	430a      	orrs	r2, r1
 80034b0:	635a      	str	r2, [r3, #52]	; 0x34
 80034b2:	e04c      	b.n	800354e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b0c      	cmp	r3, #12
 80034ba:	d824      	bhi.n	8003506 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	4613      	mov	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	3b23      	subs	r3, #35	; 0x23
 80034ce:	221f      	movs	r2, #31
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	43da      	mvns	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	400a      	ands	r2, r1
 80034dc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	4618      	mov	r0, r3
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	3b23      	subs	r3, #35	; 0x23
 80034f8:	fa00 f203 	lsl.w	r2, r0, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	631a      	str	r2, [r3, #48]	; 0x30
 8003504:	e023      	b.n	800354e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	4613      	mov	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	3b41      	subs	r3, #65	; 0x41
 8003518:	221f      	movs	r2, #31
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	43da      	mvns	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	400a      	ands	r2, r1
 8003526:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	4618      	mov	r0, r3
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	4613      	mov	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	4413      	add	r3, r2
 8003540:	3b41      	subs	r3, #65	; 0x41
 8003542:	fa00 f203 	lsl.w	r2, r0, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	430a      	orrs	r2, r1
 800354c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800354e:	4b29      	ldr	r3, [pc, #164]	; (80035f4 <HAL_ADC_ConfigChannel+0x250>)
 8003550:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a28      	ldr	r2, [pc, #160]	; (80035f8 <HAL_ADC_ConfigChannel+0x254>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d10f      	bne.n	800357c <HAL_ADC_ConfigChannel+0x1d8>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b12      	cmp	r3, #18
 8003562:	d10b      	bne.n	800357c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a1d      	ldr	r2, [pc, #116]	; (80035f8 <HAL_ADC_ConfigChannel+0x254>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d12b      	bne.n	80035de <HAL_ADC_ConfigChannel+0x23a>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a1c      	ldr	r2, [pc, #112]	; (80035fc <HAL_ADC_ConfigChannel+0x258>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d003      	beq.n	8003598 <HAL_ADC_ConfigChannel+0x1f4>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b11      	cmp	r3, #17
 8003596:	d122      	bne.n	80035de <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a11      	ldr	r2, [pc, #68]	; (80035fc <HAL_ADC_ConfigChannel+0x258>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d111      	bne.n	80035de <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035ba:	4b11      	ldr	r3, [pc, #68]	; (8003600 <HAL_ADC_ConfigChannel+0x25c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a11      	ldr	r2, [pc, #68]	; (8003604 <HAL_ADC_ConfigChannel+0x260>)
 80035c0:	fba2 2303 	umull	r2, r3, r2, r3
 80035c4:	0c9a      	lsrs	r2, r3, #18
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035d0:	e002      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	3b01      	subs	r3, #1
 80035d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f9      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	40012300 	.word	0x40012300
 80035f8:	40012000 	.word	0x40012000
 80035fc:	10000012 	.word	0x10000012
 8003600:	20000004 	.word	0x20000004
 8003604:	431bde83 	.word	0x431bde83

08003608 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003610:	4b79      	ldr	r3, [pc, #484]	; (80037f8 <ADC_Init+0x1f0>)
 8003612:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	431a      	orrs	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800363c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6859      	ldr	r1, [r3, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	021a      	lsls	r2, r3, #8
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685a      	ldr	r2, [r3, #4]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003660:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6859      	ldr	r1, [r3, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003682:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6899      	ldr	r1, [r3, #8]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68da      	ldr	r2, [r3, #12]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369a:	4a58      	ldr	r2, [pc, #352]	; (80037fc <ADC_Init+0x1f4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d022      	beq.n	80036e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689a      	ldr	r2, [r3, #8]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6899      	ldr	r1, [r3, #8]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	430a      	orrs	r2, r1
 80036c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6899      	ldr	r1, [r3, #8]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	e00f      	b.n	8003706 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003704:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 0202 	bic.w	r2, r2, #2
 8003714:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6899      	ldr	r1, [r3, #8]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	7e1b      	ldrb	r3, [r3, #24]
 8003720:	005a      	lsls	r2, r3, #1
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01b      	beq.n	800376c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003742:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003752:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6859      	ldr	r1, [r3, #4]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	3b01      	subs	r3, #1
 8003760:	035a      	lsls	r2, r3, #13
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	605a      	str	r2, [r3, #4]
 800376a:	e007      	b.n	800377c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800377a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800378a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69db      	ldr	r3, [r3, #28]
 8003796:	3b01      	subs	r3, #1
 8003798:	051a      	lsls	r2, r3, #20
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6899      	ldr	r1, [r3, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037be:	025a      	lsls	r2, r3, #9
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	430a      	orrs	r2, r1
 80037c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6899      	ldr	r1, [r3, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	029a      	lsls	r2, r3, #10
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	430a      	orrs	r2, r1
 80037ea:	609a      	str	r2, [r3, #8]
}
 80037ec:	bf00      	nop
 80037ee:	3714      	adds	r7, #20
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	40012300 	.word	0x40012300
 80037fc:	0f000001 	.word	0x0f000001

08003800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003810:	4b0c      	ldr	r3, [pc, #48]	; (8003844 <__NVIC_SetPriorityGrouping+0x44>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003816:	68ba      	ldr	r2, [r7, #8]
 8003818:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800381c:	4013      	ands	r3, r2
 800381e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003828:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800382c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003832:	4a04      	ldr	r2, [pc, #16]	; (8003844 <__NVIC_SetPriorityGrouping+0x44>)
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	60d3      	str	r3, [r2, #12]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	e000ed00 	.word	0xe000ed00

08003848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800384c:	4b04      	ldr	r3, [pc, #16]	; (8003860 <__NVIC_GetPriorityGrouping+0x18>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	0a1b      	lsrs	r3, r3, #8
 8003852:	f003 0307 	and.w	r3, r3, #7
}
 8003856:	4618      	mov	r0, r3
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	e000ed00 	.word	0xe000ed00

08003864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	4603      	mov	r3, r0
 800386c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800386e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003872:	2b00      	cmp	r3, #0
 8003874:	db0b      	blt.n	800388e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003876:	79fb      	ldrb	r3, [r7, #7]
 8003878:	f003 021f 	and.w	r2, r3, #31
 800387c:	4907      	ldr	r1, [pc, #28]	; (800389c <__NVIC_EnableIRQ+0x38>)
 800387e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003882:	095b      	lsrs	r3, r3, #5
 8003884:	2001      	movs	r0, #1
 8003886:	fa00 f202 	lsl.w	r2, r0, r2
 800388a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	e000e100 	.word	0xe000e100

080038a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4603      	mov	r3, r0
 80038a8:	6039      	str	r1, [r7, #0]
 80038aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	db0a      	blt.n	80038ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	490c      	ldr	r1, [pc, #48]	; (80038ec <__NVIC_SetPriority+0x4c>)
 80038ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038be:	0112      	lsls	r2, r2, #4
 80038c0:	b2d2      	uxtb	r2, r2
 80038c2:	440b      	add	r3, r1
 80038c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038c8:	e00a      	b.n	80038e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	4908      	ldr	r1, [pc, #32]	; (80038f0 <__NVIC_SetPriority+0x50>)
 80038d0:	79fb      	ldrb	r3, [r7, #7]
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	3b04      	subs	r3, #4
 80038d8:	0112      	lsls	r2, r2, #4
 80038da:	b2d2      	uxtb	r2, r2
 80038dc:	440b      	add	r3, r1
 80038de:	761a      	strb	r2, [r3, #24]
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	e000e100 	.word	0xe000e100
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b089      	sub	sp, #36	; 0x24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f1c3 0307 	rsb	r3, r3, #7
 800390e:	2b04      	cmp	r3, #4
 8003910:	bf28      	it	cs
 8003912:	2304      	movcs	r3, #4
 8003914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	3304      	adds	r3, #4
 800391a:	2b06      	cmp	r3, #6
 800391c:	d902      	bls.n	8003924 <NVIC_EncodePriority+0x30>
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	3b03      	subs	r3, #3
 8003922:	e000      	b.n	8003926 <NVIC_EncodePriority+0x32>
 8003924:	2300      	movs	r3, #0
 8003926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003928:	f04f 32ff 	mov.w	r2, #4294967295
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43da      	mvns	r2, r3
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	401a      	ands	r2, r3
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800393c:	f04f 31ff 	mov.w	r1, #4294967295
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fa01 f303 	lsl.w	r3, r1, r3
 8003946:	43d9      	mvns	r1, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800394c:	4313      	orrs	r3, r2
         );
}
 800394e:	4618      	mov	r0, r3
 8003950:	3724      	adds	r7, #36	; 0x24
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
	...

0800395c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3b01      	subs	r3, #1
 8003968:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800396c:	d301      	bcc.n	8003972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800396e:	2301      	movs	r3, #1
 8003970:	e00f      	b.n	8003992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003972:	4a0a      	ldr	r2, [pc, #40]	; (800399c <SysTick_Config+0x40>)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	3b01      	subs	r3, #1
 8003978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800397a:	210f      	movs	r1, #15
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	f7ff ff8e 	bl	80038a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003984:	4b05      	ldr	r3, [pc, #20]	; (800399c <SysTick_Config+0x40>)
 8003986:	2200      	movs	r2, #0
 8003988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800398a:	4b04      	ldr	r3, [pc, #16]	; (800399c <SysTick_Config+0x40>)
 800398c:	2207      	movs	r2, #7
 800398e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	e000e010 	.word	0xe000e010

080039a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f7ff ff29 	bl	8003800 <__NVIC_SetPriorityGrouping>
}
 80039ae:	bf00      	nop
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b086      	sub	sp, #24
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	4603      	mov	r3, r0
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
 80039c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039c8:	f7ff ff3e 	bl	8003848 <__NVIC_GetPriorityGrouping>
 80039cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	68b9      	ldr	r1, [r7, #8]
 80039d2:	6978      	ldr	r0, [r7, #20]
 80039d4:	f7ff ff8e 	bl	80038f4 <NVIC_EncodePriority>
 80039d8:	4602      	mov	r2, r0
 80039da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039de:	4611      	mov	r1, r2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff ff5d 	bl	80038a0 <__NVIC_SetPriority>
}
 80039e6:	bf00      	nop
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b082      	sub	sp, #8
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	4603      	mov	r3, r0
 80039f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff ff31 	bl	8003864 <__NVIC_EnableIRQ>
}
 8003a02:	bf00      	nop
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff ffa2 	bl	800395c <SysTick_Config>
 8003a18:	4603      	mov	r3, r0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3708      	adds	r7, #8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b089      	sub	sp, #36	; 0x24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a32:	2300      	movs	r3, #0
 8003a34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	61fb      	str	r3, [r7, #28]
 8003a3e:	e165      	b.n	8003d0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a40:	2201      	movs	r2, #1
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4013      	ands	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	f040 8154 	bne.w	8003d06 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d005      	beq.n	8003a76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d130      	bne.n	8003ad8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	2203      	movs	r2, #3
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43db      	mvns	r3, r3
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68da      	ldr	r2, [r3, #12]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aac:	2201      	movs	r2, #1
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 0201 	and.w	r2, r3, #1
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	2b03      	cmp	r3, #3
 8003ae2:	d017      	beq.n	8003b14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	2203      	movs	r2, #3
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4013      	ands	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d123      	bne.n	8003b68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	08da      	lsrs	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3208      	adds	r2, #8
 8003b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	220f      	movs	r2, #15
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4013      	ands	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	691a      	ldr	r2, [r3, #16]
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	08da      	lsrs	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3208      	adds	r2, #8
 8003b62:	69b9      	ldr	r1, [r7, #24]
 8003b64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	2203      	movs	r2, #3
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0203 	and.w	r2, r3, #3
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 80ae 	beq.w	8003d06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003baa:	2300      	movs	r3, #0
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	4b5d      	ldr	r3, [pc, #372]	; (8003d24 <HAL_GPIO_Init+0x300>)
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb2:	4a5c      	ldr	r2, [pc, #368]	; (8003d24 <HAL_GPIO_Init+0x300>)
 8003bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8003bba:	4b5a      	ldr	r3, [pc, #360]	; (8003d24 <HAL_GPIO_Init+0x300>)
 8003bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bc6:	4a58      	ldr	r2, [pc, #352]	; (8003d28 <HAL_GPIO_Init+0x304>)
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	089b      	lsrs	r3, r3, #2
 8003bcc:	3302      	adds	r3, #2
 8003bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	220f      	movs	r2, #15
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	43db      	mvns	r3, r3
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	4013      	ands	r3, r2
 8003be8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a4f      	ldr	r2, [pc, #316]	; (8003d2c <HAL_GPIO_Init+0x308>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d025      	beq.n	8003c3e <HAL_GPIO_Init+0x21a>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a4e      	ldr	r2, [pc, #312]	; (8003d30 <HAL_GPIO_Init+0x30c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d01f      	beq.n	8003c3a <HAL_GPIO_Init+0x216>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a4d      	ldr	r2, [pc, #308]	; (8003d34 <HAL_GPIO_Init+0x310>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d019      	beq.n	8003c36 <HAL_GPIO_Init+0x212>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a4c      	ldr	r2, [pc, #304]	; (8003d38 <HAL_GPIO_Init+0x314>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d013      	beq.n	8003c32 <HAL_GPIO_Init+0x20e>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a4b      	ldr	r2, [pc, #300]	; (8003d3c <HAL_GPIO_Init+0x318>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d00d      	beq.n	8003c2e <HAL_GPIO_Init+0x20a>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a4a      	ldr	r2, [pc, #296]	; (8003d40 <HAL_GPIO_Init+0x31c>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d007      	beq.n	8003c2a <HAL_GPIO_Init+0x206>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a49      	ldr	r2, [pc, #292]	; (8003d44 <HAL_GPIO_Init+0x320>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d101      	bne.n	8003c26 <HAL_GPIO_Init+0x202>
 8003c22:	2306      	movs	r3, #6
 8003c24:	e00c      	b.n	8003c40 <HAL_GPIO_Init+0x21c>
 8003c26:	2307      	movs	r3, #7
 8003c28:	e00a      	b.n	8003c40 <HAL_GPIO_Init+0x21c>
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	e008      	b.n	8003c40 <HAL_GPIO_Init+0x21c>
 8003c2e:	2304      	movs	r3, #4
 8003c30:	e006      	b.n	8003c40 <HAL_GPIO_Init+0x21c>
 8003c32:	2303      	movs	r3, #3
 8003c34:	e004      	b.n	8003c40 <HAL_GPIO_Init+0x21c>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e002      	b.n	8003c40 <HAL_GPIO_Init+0x21c>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <HAL_GPIO_Init+0x21c>
 8003c3e:	2300      	movs	r3, #0
 8003c40:	69fa      	ldr	r2, [r7, #28]
 8003c42:	f002 0203 	and.w	r2, r2, #3
 8003c46:	0092      	lsls	r2, r2, #2
 8003c48:	4093      	lsls	r3, r2
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c50:	4935      	ldr	r1, [pc, #212]	; (8003d28 <HAL_GPIO_Init+0x304>)
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	089b      	lsrs	r3, r3, #2
 8003c56:	3302      	adds	r3, #2
 8003c58:	69ba      	ldr	r2, [r7, #24]
 8003c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c5e:	4b3a      	ldr	r3, [pc, #232]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	43db      	mvns	r3, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c82:	4a31      	ldr	r2, [pc, #196]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c88:	4b2f      	ldr	r3, [pc, #188]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	4013      	ands	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cac:	4a26      	ldr	r2, [pc, #152]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cb2:	4b25      	ldr	r3, [pc, #148]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cd6:	4a1c      	ldr	r2, [pc, #112]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cdc:	4b1a      	ldr	r3, [pc, #104]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d00:	4a11      	ldr	r2, [pc, #68]	; (8003d48 <HAL_GPIO_Init+0x324>)
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b0f      	cmp	r3, #15
 8003d10:	f67f ae96 	bls.w	8003a40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3724      	adds	r7, #36	; 0x24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	40023800 	.word	0x40023800
 8003d28:	40013800 	.word	0x40013800
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	40020400 	.word	0x40020400
 8003d34:	40020800 	.word	0x40020800
 8003d38:	40020c00 	.word	0x40020c00
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40021400 	.word	0x40021400
 8003d44:	40021800 	.word	0x40021800
 8003d48:	40013c00 	.word	0x40013c00

08003d4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	460b      	mov	r3, r1
 8003d56:	807b      	strh	r3, [r7, #2]
 8003d58:	4613      	mov	r3, r2
 8003d5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d5c:	787b      	ldrb	r3, [r7, #1]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d62:	887a      	ldrh	r2, [r7, #2]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d68:	e003      	b.n	8003d72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d6a:	887b      	ldrh	r3, [r7, #2]
 8003d6c:	041a      	lsls	r2, r3, #16
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	619a      	str	r2, [r3, #24]
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
	...

08003d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e12b      	b.n	8003fea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d106      	bne.n	8003dac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7fe fdc4 	bl	8002934 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2224      	movs	r2, #36	; 0x24
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0201 	bic.w	r2, r2, #1
 8003dc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003de2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003de4:	f001 f8a4 	bl	8004f30 <HAL_RCC_GetPCLK1Freq>
 8003de8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	4a81      	ldr	r2, [pc, #516]	; (8003ff4 <HAL_I2C_Init+0x274>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d807      	bhi.n	8003e04 <HAL_I2C_Init+0x84>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	4a80      	ldr	r2, [pc, #512]	; (8003ff8 <HAL_I2C_Init+0x278>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	bf94      	ite	ls
 8003dfc:	2301      	movls	r3, #1
 8003dfe:	2300      	movhi	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	e006      	b.n	8003e12 <HAL_I2C_Init+0x92>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4a7d      	ldr	r2, [pc, #500]	; (8003ffc <HAL_I2C_Init+0x27c>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	bf94      	ite	ls
 8003e0c:	2301      	movls	r3, #1
 8003e0e:	2300      	movhi	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e0e7      	b.n	8003fea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	4a78      	ldr	r2, [pc, #480]	; (8004000 <HAL_I2C_Init+0x280>)
 8003e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e22:	0c9b      	lsrs	r3, r3, #18
 8003e24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	4a6a      	ldr	r2, [pc, #424]	; (8003ff4 <HAL_I2C_Init+0x274>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d802      	bhi.n	8003e54 <HAL_I2C_Init+0xd4>
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	3301      	adds	r3, #1
 8003e52:	e009      	b.n	8003e68 <HAL_I2C_Init+0xe8>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e5a:	fb02 f303 	mul.w	r3, r2, r3
 8003e5e:	4a69      	ldr	r2, [pc, #420]	; (8004004 <HAL_I2C_Init+0x284>)
 8003e60:	fba2 2303 	umull	r2, r3, r2, r3
 8003e64:	099b      	lsrs	r3, r3, #6
 8003e66:	3301      	adds	r3, #1
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	495c      	ldr	r1, [pc, #368]	; (8003ff4 <HAL_I2C_Init+0x274>)
 8003e84:	428b      	cmp	r3, r1
 8003e86:	d819      	bhi.n	8003ebc <HAL_I2C_Init+0x13c>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	1e59      	subs	r1, r3, #1
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	005b      	lsls	r3, r3, #1
 8003e92:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e96:	1c59      	adds	r1, r3, #1
 8003e98:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003e9c:	400b      	ands	r3, r1
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_I2C_Init+0x138>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	1e59      	subs	r1, r3, #1
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb6:	e051      	b.n	8003f5c <HAL_I2C_Init+0x1dc>
 8003eb8:	2304      	movs	r3, #4
 8003eba:	e04f      	b.n	8003f5c <HAL_I2C_Init+0x1dc>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d111      	bne.n	8003ee8 <HAL_I2C_Init+0x168>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	1e58      	subs	r0, r3, #1
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6859      	ldr	r1, [r3, #4]
 8003ecc:	460b      	mov	r3, r1
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	440b      	add	r3, r1
 8003ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	bf0c      	ite	eq
 8003ee0:	2301      	moveq	r3, #1
 8003ee2:	2300      	movne	r3, #0
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	e012      	b.n	8003f0e <HAL_I2C_Init+0x18e>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	1e58      	subs	r0, r3, #1
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6859      	ldr	r1, [r3, #4]
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	0099      	lsls	r1, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003efe:	3301      	adds	r3, #1
 8003f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bf0c      	ite	eq
 8003f08:	2301      	moveq	r3, #1
 8003f0a:	2300      	movne	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <HAL_I2C_Init+0x196>
 8003f12:	2301      	movs	r3, #1
 8003f14:	e022      	b.n	8003f5c <HAL_I2C_Init+0x1dc>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10e      	bne.n	8003f3c <HAL_I2C_Init+0x1bc>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	1e58      	subs	r0, r3, #1
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6859      	ldr	r1, [r3, #4]
 8003f26:	460b      	mov	r3, r1
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	440b      	add	r3, r1
 8003f2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f30:	3301      	adds	r3, #1
 8003f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f3a:	e00f      	b.n	8003f5c <HAL_I2C_Init+0x1dc>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	1e58      	subs	r0, r3, #1
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6859      	ldr	r1, [r3, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	0099      	lsls	r1, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f52:	3301      	adds	r3, #1
 8003f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	6809      	ldr	r1, [r1, #0]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69da      	ldr	r2, [r3, #28]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	431a      	orrs	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6911      	ldr	r1, [r2, #16]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	68d2      	ldr	r2, [r2, #12]
 8003f96:	4311      	orrs	r1, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6812      	ldr	r2, [r2, #0]
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695a      	ldr	r2, [r3, #20]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f042 0201 	orr.w	r2, r2, #1
 8003fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	000186a0 	.word	0x000186a0
 8003ff8:	001e847f 	.word	0x001e847f
 8003ffc:	003d08ff 	.word	0x003d08ff
 8004000:	431bde83 	.word	0x431bde83
 8004004:	10624dd3 	.word	0x10624dd3

08004008 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b088      	sub	sp, #32
 800400c:	af02      	add	r7, sp, #8
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	607a      	str	r2, [r7, #4]
 8004012:	461a      	mov	r2, r3
 8004014:	460b      	mov	r3, r1
 8004016:	817b      	strh	r3, [r7, #10]
 8004018:	4613      	mov	r3, r2
 800401a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800401c:	f7ff f94e 	bl	80032bc <HAL_GetTick>
 8004020:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b20      	cmp	r3, #32
 800402c:	f040 80e0 	bne.w	80041f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	2319      	movs	r3, #25
 8004036:	2201      	movs	r2, #1
 8004038:	4970      	ldr	r1, [pc, #448]	; (80041fc <HAL_I2C_Master_Transmit+0x1f4>)
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 fc58 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004046:	2302      	movs	r3, #2
 8004048:	e0d3      	b.n	80041f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_I2C_Master_Transmit+0x50>
 8004054:	2302      	movs	r3, #2
 8004056:	e0cc      	b.n	80041f2 <HAL_I2C_Master_Transmit+0x1ea>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b01      	cmp	r3, #1
 800406c:	d007      	beq.n	800407e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800408c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2221      	movs	r2, #33	; 0x21
 8004092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2210      	movs	r2, #16
 800409a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	893a      	ldrh	r2, [r7, #8]
 80040ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4a50      	ldr	r2, [pc, #320]	; (8004200 <HAL_I2C_Master_Transmit+0x1f8>)
 80040be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80040c0:	8979      	ldrh	r1, [r7, #10]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	6a3a      	ldr	r2, [r7, #32]
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 fac2 	bl	8004650 <I2C_MasterRequestWrite>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e08d      	b.n	80041f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040d6:	2300      	movs	r3, #0
 80040d8:	613b      	str	r3, [r7, #16]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	613b      	str	r3, [r7, #16]
 80040ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80040ec:	e066      	b.n	80041bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	6a39      	ldr	r1, [r7, #32]
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 fcd2 	bl	8004a9c <I2C_WaitOnTXEFlagUntilTimeout>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00d      	beq.n	800411a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004102:	2b04      	cmp	r3, #4
 8004104:	d107      	bne.n	8004116 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004114:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e06b      	b.n	80041f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411e:	781a      	ldrb	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004134:	b29b      	uxth	r3, r3
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004142:	3b01      	subs	r3, #1
 8004144:	b29a      	uxth	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b04      	cmp	r3, #4
 8004156:	d11b      	bne.n	8004190 <HAL_I2C_Master_Transmit+0x188>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800415c:	2b00      	cmp	r3, #0
 800415e:	d017      	beq.n	8004190 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004164:	781a      	ldrb	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004170:	1c5a      	adds	r2, r3, #1
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417a:	b29b      	uxth	r3, r3
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004188:	3b01      	subs	r3, #1
 800418a:	b29a      	uxth	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	6a39      	ldr	r1, [r7, #32]
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 fcc2 	bl	8004b1e <I2C_WaitOnBTFFlagUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00d      	beq.n	80041bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a4:	2b04      	cmp	r3, #4
 80041a6:	d107      	bne.n	80041b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e01a      	b.n	80041f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d194      	bne.n	80040ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80041ec:	2300      	movs	r3, #0
 80041ee:	e000      	b.n	80041f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80041f0:	2302      	movs	r3, #2
  }
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3718      	adds	r7, #24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	00100002 	.word	0x00100002
 8004200:	ffff0000 	.word	0xffff0000

08004204 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08c      	sub	sp, #48	; 0x30
 8004208:	af02      	add	r7, sp, #8
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	607a      	str	r2, [r7, #4]
 800420e:	461a      	mov	r2, r3
 8004210:	460b      	mov	r3, r1
 8004212:	817b      	strh	r3, [r7, #10]
 8004214:	4613      	mov	r3, r2
 8004216:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004218:	f7ff f850 	bl	80032bc <HAL_GetTick>
 800421c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b20      	cmp	r3, #32
 8004228:	f040 820b 	bne.w	8004642 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	2319      	movs	r3, #25
 8004232:	2201      	movs	r2, #1
 8004234:	497c      	ldr	r1, [pc, #496]	; (8004428 <HAL_I2C_Master_Receive+0x224>)
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 fb5a 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004242:	2302      	movs	r3, #2
 8004244:	e1fe      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_I2C_Master_Receive+0x50>
 8004250:	2302      	movs	r3, #2
 8004252:	e1f7      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b01      	cmp	r3, #1
 8004268:	d007      	beq.n	800427a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0201 	orr.w	r2, r2, #1
 8004278:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004288:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2222      	movs	r2, #34	; 0x22
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2210      	movs	r2, #16
 8004296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	893a      	ldrh	r2, [r7, #8]
 80042aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	4a5c      	ldr	r2, [pc, #368]	; (800442c <HAL_I2C_Master_Receive+0x228>)
 80042ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042bc:	8979      	ldrh	r1, [r7, #10]
 80042be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 fa46 	bl	8004754 <I2C_MasterRequestRead>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d001      	beq.n	80042d2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e1b8      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d113      	bne.n	8004302 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042da:	2300      	movs	r3, #0
 80042dc:	623b      	str	r3, [r7, #32]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	623b      	str	r3, [r7, #32]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	623b      	str	r3, [r7, #32]
 80042ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	e18c      	b.n	800461c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004306:	2b01      	cmp	r3, #1
 8004308:	d11b      	bne.n	8004342 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004318:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800431a:	2300      	movs	r3, #0
 800431c:	61fb      	str	r3, [r7, #28]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	61fb      	str	r3, [r7, #28]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	61fb      	str	r3, [r7, #28]
 800432e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	e16c      	b.n	800461c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004346:	2b02      	cmp	r3, #2
 8004348:	d11b      	bne.n	8004382 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004358:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004368:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800436a:	2300      	movs	r3, #0
 800436c:	61bb      	str	r3, [r7, #24]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	61bb      	str	r3, [r7, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	e14c      	b.n	800461c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004390:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80043a8:	e138      	b.n	800461c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ae:	2b03      	cmp	r3, #3
 80043b0:	f200 80f1 	bhi.w	8004596 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d123      	bne.n	8004404 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 fbed 	bl	8004ba0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e139      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691a      	ldr	r2, [r3, #16]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e2:	1c5a      	adds	r2, r3, #1
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004402:	e10b      	b.n	800461c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004408:	2b02      	cmp	r3, #2
 800440a:	d14e      	bne.n	80044aa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800440c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004412:	2200      	movs	r2, #0
 8004414:	4906      	ldr	r1, [pc, #24]	; (8004430 <HAL_I2C_Master_Receive+0x22c>)
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 fa6a 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d008      	beq.n	8004434 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e10e      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
 8004426:	bf00      	nop
 8004428:	00100002 	.word	0x00100002
 800442c:	ffff0000 	.word	0xffff0000
 8004430:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004442:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691a      	ldr	r2, [r3, #16]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004492:	3b01      	subs	r3, #1
 8004494:	b29a      	uxth	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449e:	b29b      	uxth	r3, r3
 80044a0:	3b01      	subs	r3, #1
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044a8:	e0b8      	b.n	800461c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b0:	2200      	movs	r2, #0
 80044b2:	4966      	ldr	r1, [pc, #408]	; (800464c <HAL_I2C_Master_Receive+0x448>)
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 fa1b 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e0bf      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	691a      	ldr	r2, [r3, #16]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044de:	b2d2      	uxtb	r2, r2
 80044e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e6:	1c5a      	adds	r2, r3, #1
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f0:	3b01      	subs	r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	3b01      	subs	r3, #1
 8004500:	b29a      	uxth	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450c:	2200      	movs	r2, #0
 800450e:	494f      	ldr	r1, [pc, #316]	; (800464c <HAL_I2C_Master_Receive+0x448>)
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 f9ed 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e091      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800452e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800454c:	3b01      	subs	r3, #1
 800454e:	b29a      	uxth	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004558:	b29b      	uxth	r3, r3
 800455a:	3b01      	subs	r3, #1
 800455c:	b29a      	uxth	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	691a      	ldr	r2, [r3, #16]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004574:	1c5a      	adds	r2, r3, #1
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004594:	e042      	b.n	800461c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004598:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 fb00 	bl	8004ba0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e04c      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	691a      	ldr	r2, [r3, #16]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c6:	3b01      	subs	r3, #1
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	d118      	bne.n	800461c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004612:	b29b      	uxth	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b29a      	uxth	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004620:	2b00      	cmp	r3, #0
 8004622:	f47f aec2 	bne.w	80043aa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2220      	movs	r2, #32
 800462a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	e000      	b.n	8004644 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004642:	2302      	movs	r3, #2
  }
}
 8004644:	4618      	mov	r0, r3
 8004646:	3728      	adds	r7, #40	; 0x28
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	00010004 	.word	0x00010004

08004650 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af02      	add	r7, sp, #8
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	607a      	str	r2, [r7, #4]
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	460b      	mov	r3, r1
 800465e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	2b08      	cmp	r3, #8
 800466a:	d006      	beq.n	800467a <I2C_MasterRequestWrite+0x2a>
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d003      	beq.n	800467a <I2C_MasterRequestWrite+0x2a>
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004678:	d108      	bne.n	800468c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	e00b      	b.n	80046a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004690:	2b12      	cmp	r3, #18
 8004692:	d107      	bne.n	80046a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f000 f91d 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00d      	beq.n	80046d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ca:	d103      	bne.n	80046d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046d2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e035      	b.n	8004744 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046e0:	d108      	bne.n	80046f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046e2:	897b      	ldrh	r3, [r7, #10]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	461a      	mov	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80046f0:	611a      	str	r2, [r3, #16]
 80046f2:	e01b      	b.n	800472c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80046f4:	897b      	ldrh	r3, [r7, #10]
 80046f6:	11db      	asrs	r3, r3, #7
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	f003 0306 	and.w	r3, r3, #6
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	f063 030f 	orn	r3, r3, #15
 8004704:	b2da      	uxtb	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	490e      	ldr	r1, [pc, #56]	; (800474c <I2C_MasterRequestWrite+0xfc>)
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f000 f943 	bl	800499e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e010      	b.n	8004744 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004722:	897b      	ldrh	r3, [r7, #10]
 8004724:	b2da      	uxtb	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	4907      	ldr	r1, [pc, #28]	; (8004750 <I2C_MasterRequestWrite+0x100>)
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 f933 	bl	800499e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e000      	b.n	8004744 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	00010008 	.word	0x00010008
 8004750:	00010002 	.word	0x00010002

08004754 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af02      	add	r7, sp, #8
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	607a      	str	r2, [r7, #4]
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	460b      	mov	r3, r1
 8004762:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004778:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	2b08      	cmp	r3, #8
 800477e:	d006      	beq.n	800478e <I2C_MasterRequestRead+0x3a>
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d003      	beq.n	800478e <I2C_MasterRequestRead+0x3a>
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800478c:	d108      	bne.n	80047a0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	e00b      	b.n	80047b8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	2b11      	cmp	r3, #17
 80047a6:	d107      	bne.n	80047b8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 f893 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00d      	beq.n	80047ec <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047de:	d103      	bne.n	80047e8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e079      	b.n	80048e0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047f4:	d108      	bne.n	8004808 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80047f6:	897b      	ldrh	r3, [r7, #10]
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	f043 0301 	orr.w	r3, r3, #1
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	611a      	str	r2, [r3, #16]
 8004806:	e05f      	b.n	80048c8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004808:	897b      	ldrh	r3, [r7, #10]
 800480a:	11db      	asrs	r3, r3, #7
 800480c:	b2db      	uxtb	r3, r3
 800480e:	f003 0306 	and.w	r3, r3, #6
 8004812:	b2db      	uxtb	r3, r3
 8004814:	f063 030f 	orn	r3, r3, #15
 8004818:	b2da      	uxtb	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	4930      	ldr	r1, [pc, #192]	; (80048e8 <I2C_MasterRequestRead+0x194>)
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 f8b9 	bl	800499e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e054      	b.n	80048e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004836:	897b      	ldrh	r3, [r7, #10]
 8004838:	b2da      	uxtb	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4929      	ldr	r1, [pc, #164]	; (80048ec <I2C_MasterRequestRead+0x198>)
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 f8a9 	bl	800499e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e044      	b.n	80048e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004856:	2300      	movs	r3, #0
 8004858:	613b      	str	r3, [r7, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	613b      	str	r3, [r7, #16]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	613b      	str	r3, [r7, #16]
 800486a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800487a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	9300      	str	r3, [sp, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004888:	68f8      	ldr	r0, [r7, #12]
 800488a:	f000 f831 	bl	80048f0 <I2C_WaitOnFlagUntilTimeout>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00d      	beq.n	80048b0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048a2:	d103      	bne.n	80048ac <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048aa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e017      	b.n	80048e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80048b0:	897b      	ldrh	r3, [r7, #10]
 80048b2:	11db      	asrs	r3, r3, #7
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	f003 0306 	and.w	r3, r3, #6
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f063 030e 	orn	r3, r3, #14
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	4907      	ldr	r1, [pc, #28]	; (80048ec <I2C_MasterRequestRead+0x198>)
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 f865 	bl	800499e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e000      	b.n	80048e0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	00010008 	.word	0x00010008
 80048ec:	00010002 	.word	0x00010002

080048f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	4613      	mov	r3, r2
 80048fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004900:	e025      	b.n	800494e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004908:	d021      	beq.n	800494e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490a:	f7fe fcd7 	bl	80032bc <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d302      	bcc.n	8004920 <I2C_WaitOnFlagUntilTimeout+0x30>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d116      	bne.n	800494e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2220      	movs	r2, #32
 800492a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	f043 0220 	orr.w	r2, r3, #32
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e023      	b.n	8004996 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	0c1b      	lsrs	r3, r3, #16
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	d10d      	bne.n	8004974 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	43da      	mvns	r2, r3
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	4013      	ands	r3, r2
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	bf0c      	ite	eq
 800496a:	2301      	moveq	r3, #1
 800496c:	2300      	movne	r3, #0
 800496e:	b2db      	uxtb	r3, r3
 8004970:	461a      	mov	r2, r3
 8004972:	e00c      	b.n	800498e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	43da      	mvns	r2, r3
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	4013      	ands	r3, r2
 8004980:	b29b      	uxth	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	bf0c      	ite	eq
 8004986:	2301      	moveq	r3, #1
 8004988:	2300      	movne	r3, #0
 800498a:	b2db      	uxtb	r3, r3
 800498c:	461a      	mov	r2, r3
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	429a      	cmp	r2, r3
 8004992:	d0b6      	beq.n	8004902 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b084      	sub	sp, #16
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	607a      	str	r2, [r7, #4]
 80049aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049ac:	e051      	b.n	8004a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049bc:	d123      	bne.n	8004a06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80049d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2220      	movs	r2, #32
 80049e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f043 0204 	orr.w	r2, r3, #4
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e046      	b.n	8004a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0c:	d021      	beq.n	8004a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a0e:	f7fe fc55 	bl	80032bc <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d302      	bcc.n	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d116      	bne.n	8004a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	f043 0220 	orr.w	r2, r3, #32
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e020      	b.n	8004a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	0c1b      	lsrs	r3, r3, #16
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d10c      	bne.n	8004a76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	43da      	mvns	r2, r3
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	4013      	ands	r3, r2
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	bf14      	ite	ne
 8004a6e:	2301      	movne	r3, #1
 8004a70:	2300      	moveq	r3, #0
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	e00b      	b.n	8004a8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	43da      	mvns	r2, r3
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	4013      	ands	r3, r2
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf14      	ite	ne
 8004a88:	2301      	movne	r3, #1
 8004a8a:	2300      	moveq	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d18d      	bne.n	80049ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004aa8:	e02d      	b.n	8004b06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 f8ce 	bl	8004c4c <I2C_IsAcknowledgeFailed>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e02d      	b.n	8004b16 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac0:	d021      	beq.n	8004b06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ac2:	f7fe fbfb 	bl	80032bc <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d302      	bcc.n	8004ad8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d116      	bne.n	8004b06 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	f043 0220 	orr.w	r2, r3, #32
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e007      	b.n	8004b16 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b10:	2b80      	cmp	r3, #128	; 0x80
 8004b12:	d1ca      	bne.n	8004aaa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b084      	sub	sp, #16
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	60f8      	str	r0, [r7, #12]
 8004b26:	60b9      	str	r1, [r7, #8]
 8004b28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b2a:	e02d      	b.n	8004b88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 f88d 	bl	8004c4c <I2C_IsAcknowledgeFailed>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d001      	beq.n	8004b3c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e02d      	b.n	8004b98 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b42:	d021      	beq.n	8004b88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b44:	f7fe fbba 	bl	80032bc <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d302      	bcc.n	8004b5a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d116      	bne.n	8004b88 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2220      	movs	r2, #32
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b74:	f043 0220 	orr.w	r2, r3, #32
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e007      	b.n	8004b98 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	f003 0304 	and.w	r3, r3, #4
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	d1ca      	bne.n	8004b2c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004bac:	e042      	b.n	8004c34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	f003 0310 	and.w	r3, r3, #16
 8004bb8:	2b10      	cmp	r3, #16
 8004bba:	d119      	bne.n	8004bf0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0210 	mvn.w	r2, #16
 8004bc4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e029      	b.n	8004c44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bf0:	f7fe fb64 	bl	80032bc <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d302      	bcc.n	8004c06 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d116      	bne.n	8004c34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c20:	f043 0220 	orr.w	r2, r3, #32
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e007      	b.n	8004c44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3e:	2b40      	cmp	r3, #64	; 0x40
 8004c40:	d1b5      	bne.n	8004bae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c62:	d11b      	bne.n	8004c9c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c6c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2220      	movs	r2, #32
 8004c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c88:	f043 0204 	orr.w	r2, r3, #4
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e000      	b.n	8004c9e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
	...

08004cac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	603b      	str	r3, [r7, #0]
 8004cba:	4b20      	ldr	r3, [pc, #128]	; (8004d3c <HAL_PWREx_EnableOverDrive+0x90>)
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	4a1f      	ldr	r2, [pc, #124]	; (8004d3c <HAL_PWREx_EnableOverDrive+0x90>)
 8004cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8004cc6:	4b1d      	ldr	r3, [pc, #116]	; (8004d3c <HAL_PWREx_EnableOverDrive+0x90>)
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cce:	603b      	str	r3, [r7, #0]
 8004cd0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004cd2:	4b1b      	ldr	r3, [pc, #108]	; (8004d40 <HAL_PWREx_EnableOverDrive+0x94>)
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004cd8:	f7fe faf0 	bl	80032bc <HAL_GetTick>
 8004cdc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004cde:	e009      	b.n	8004cf4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ce0:	f7fe faec 	bl	80032bc <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004cee:	d901      	bls.n	8004cf4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e01f      	b.n	8004d34 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004cf4:	4b13      	ldr	r3, [pc, #76]	; (8004d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d00:	d1ee      	bne.n	8004ce0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004d02:	4b11      	ldr	r3, [pc, #68]	; (8004d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004d04:	2201      	movs	r2, #1
 8004d06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d08:	f7fe fad8 	bl	80032bc <HAL_GetTick>
 8004d0c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004d0e:	e009      	b.n	8004d24 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004d10:	f7fe fad4 	bl	80032bc <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d1e:	d901      	bls.n	8004d24 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e007      	b.n	8004d34 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004d24:	4b07      	ldr	r3, [pc, #28]	; (8004d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d30:	d1ee      	bne.n	8004d10 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	40023800 	.word	0x40023800
 8004d40:	420e0040 	.word	0x420e0040
 8004d44:	40007000 	.word	0x40007000
 8004d48:	420e0044 	.word	0x420e0044

08004d4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e0cc      	b.n	8004efa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d60:	4b68      	ldr	r3, [pc, #416]	; (8004f04 <HAL_RCC_ClockConfig+0x1b8>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 030f 	and.w	r3, r3, #15
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d90c      	bls.n	8004d88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d6e:	4b65      	ldr	r3, [pc, #404]	; (8004f04 <HAL_RCC_ClockConfig+0x1b8>)
 8004d70:	683a      	ldr	r2, [r7, #0]
 8004d72:	b2d2      	uxtb	r2, r2
 8004d74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d76:	4b63      	ldr	r3, [pc, #396]	; (8004f04 <HAL_RCC_ClockConfig+0x1b8>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 030f 	and.w	r3, r3, #15
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d001      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e0b8      	b.n	8004efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d020      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d005      	beq.n	8004dac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004da0:	4b59      	ldr	r3, [pc, #356]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	4a58      	ldr	r2, [pc, #352]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004daa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d005      	beq.n	8004dc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004db8:	4b53      	ldr	r3, [pc, #332]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	4a52      	ldr	r2, [pc, #328]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004dc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dc4:	4b50      	ldr	r3, [pc, #320]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	494d      	ldr	r1, [pc, #308]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d044      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d107      	bne.n	8004dfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dea:	4b47      	ldr	r3, [pc, #284]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d119      	bne.n	8004e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e07f      	b.n	8004efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d003      	beq.n	8004e0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e06:	2b03      	cmp	r3, #3
 8004e08:	d107      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e0a:	4b3f      	ldr	r3, [pc, #252]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d109      	bne.n	8004e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e06f      	b.n	8004efa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e1a:	4b3b      	ldr	r3, [pc, #236]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0302 	and.w	r3, r3, #2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e067      	b.n	8004efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e2a:	4b37      	ldr	r3, [pc, #220]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f023 0203 	bic.w	r2, r3, #3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	4934      	ldr	r1, [pc, #208]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e3c:	f7fe fa3e 	bl	80032bc <HAL_GetTick>
 8004e40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e42:	e00a      	b.n	8004e5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e44:	f7fe fa3a 	bl	80032bc <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e04f      	b.n	8004efa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e5a:	4b2b      	ldr	r3, [pc, #172]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 020c 	and.w	r2, r3, #12
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d1eb      	bne.n	8004e44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e6c:	4b25      	ldr	r3, [pc, #148]	; (8004f04 <HAL_RCC_ClockConfig+0x1b8>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 030f 	and.w	r3, r3, #15
 8004e74:	683a      	ldr	r2, [r7, #0]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d20c      	bcs.n	8004e94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e7a:	4b22      	ldr	r3, [pc, #136]	; (8004f04 <HAL_RCC_ClockConfig+0x1b8>)
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	b2d2      	uxtb	r2, r2
 8004e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e82:	4b20      	ldr	r3, [pc, #128]	; (8004f04 <HAL_RCC_ClockConfig+0x1b8>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 030f 	and.w	r3, r3, #15
 8004e8a:	683a      	ldr	r2, [r7, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d001      	beq.n	8004e94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e032      	b.n	8004efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0304 	and.w	r3, r3, #4
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d008      	beq.n	8004eb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ea0:	4b19      	ldr	r3, [pc, #100]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	4916      	ldr	r1, [pc, #88]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d009      	beq.n	8004ed2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ebe:	4b12      	ldr	r3, [pc, #72]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	00db      	lsls	r3, r3, #3
 8004ecc:	490e      	ldr	r1, [pc, #56]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ed2:	f000 f855 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	4b0b      	ldr	r3, [pc, #44]	; (8004f08 <HAL_RCC_ClockConfig+0x1bc>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	091b      	lsrs	r3, r3, #4
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	490a      	ldr	r1, [pc, #40]	; (8004f0c <HAL_RCC_ClockConfig+0x1c0>)
 8004ee4:	5ccb      	ldrb	r3, [r1, r3]
 8004ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eea:	4a09      	ldr	r2, [pc, #36]	; (8004f10 <HAL_RCC_ClockConfig+0x1c4>)
 8004eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004eee:	4b09      	ldr	r3, [pc, #36]	; (8004f14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fe f99e 	bl	8003234 <HAL_InitTick>

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40023c00 	.word	0x40023c00
 8004f08:	40023800 	.word	0x40023800
 8004f0c:	08010764 	.word	0x08010764
 8004f10:	20000004 	.word	0x20000004
 8004f14:	20000008 	.word	0x20000008

08004f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f1c:	4b03      	ldr	r3, [pc, #12]	; (8004f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	20000004 	.word	0x20000004

08004f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f34:	f7ff fff0 	bl	8004f18 <HAL_RCC_GetHCLKFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b05      	ldr	r3, [pc, #20]	; (8004f50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	0a9b      	lsrs	r3, r3, #10
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4903      	ldr	r1, [pc, #12]	; (8004f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40023800 	.word	0x40023800
 8004f54:	08010774 	.word	0x08010774

08004f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f5c:	f7ff ffdc 	bl	8004f18 <HAL_RCC_GetHCLKFreq>
 8004f60:	4602      	mov	r2, r0
 8004f62:	4b05      	ldr	r3, [pc, #20]	; (8004f78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	0b5b      	lsrs	r3, r3, #13
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	4903      	ldr	r1, [pc, #12]	; (8004f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f6e:	5ccb      	ldrb	r3, [r1, r3]
 8004f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	40023800 	.word	0x40023800
 8004f7c:	08010774 	.word	0x08010774

08004f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f84:	b0ae      	sub	sp, #184	; 0xb8
 8004f86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fa6:	4bcb      	ldr	r3, [pc, #812]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f003 030c 	and.w	r3, r3, #12
 8004fae:	2b0c      	cmp	r3, #12
 8004fb0:	f200 8206 	bhi.w	80053c0 <HAL_RCC_GetSysClockFreq+0x440>
 8004fb4:	a201      	add	r2, pc, #4	; (adr r2, 8004fbc <HAL_RCC_GetSysClockFreq+0x3c>)
 8004fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fba:	bf00      	nop
 8004fbc:	08004ff1 	.word	0x08004ff1
 8004fc0:	080053c1 	.word	0x080053c1
 8004fc4:	080053c1 	.word	0x080053c1
 8004fc8:	080053c1 	.word	0x080053c1
 8004fcc:	08004ff9 	.word	0x08004ff9
 8004fd0:	080053c1 	.word	0x080053c1
 8004fd4:	080053c1 	.word	0x080053c1
 8004fd8:	080053c1 	.word	0x080053c1
 8004fdc:	08005001 	.word	0x08005001
 8004fe0:	080053c1 	.word	0x080053c1
 8004fe4:	080053c1 	.word	0x080053c1
 8004fe8:	080053c1 	.word	0x080053c1
 8004fec:	080051f1 	.word	0x080051f1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ff0:	4bb9      	ldr	r3, [pc, #740]	; (80052d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004ff2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004ff6:	e1e7      	b.n	80053c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ff8:	4bb8      	ldr	r3, [pc, #736]	; (80052dc <HAL_RCC_GetSysClockFreq+0x35c>)
 8004ffa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004ffe:	e1e3      	b.n	80053c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005000:	4bb4      	ldr	r3, [pc, #720]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005008:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800500c:	4bb1      	ldr	r3, [pc, #708]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d071      	beq.n	80050fc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005018:	4bae      	ldr	r3, [pc, #696]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	099b      	lsrs	r3, r3, #6
 800501e:	2200      	movs	r2, #0
 8005020:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005024:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8005028:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800502c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005030:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005034:	2300      	movs	r3, #0
 8005036:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800503a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800503e:	4622      	mov	r2, r4
 8005040:	462b      	mov	r3, r5
 8005042:	f04f 0000 	mov.w	r0, #0
 8005046:	f04f 0100 	mov.w	r1, #0
 800504a:	0159      	lsls	r1, r3, #5
 800504c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005050:	0150      	lsls	r0, r2, #5
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	4621      	mov	r1, r4
 8005058:	1a51      	subs	r1, r2, r1
 800505a:	6439      	str	r1, [r7, #64]	; 0x40
 800505c:	4629      	mov	r1, r5
 800505e:	eb63 0301 	sbc.w	r3, r3, r1
 8005062:	647b      	str	r3, [r7, #68]	; 0x44
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8005070:	4649      	mov	r1, r9
 8005072:	018b      	lsls	r3, r1, #6
 8005074:	4641      	mov	r1, r8
 8005076:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800507a:	4641      	mov	r1, r8
 800507c:	018a      	lsls	r2, r1, #6
 800507e:	4641      	mov	r1, r8
 8005080:	1a51      	subs	r1, r2, r1
 8005082:	63b9      	str	r1, [r7, #56]	; 0x38
 8005084:	4649      	mov	r1, r9
 8005086:	eb63 0301 	sbc.w	r3, r3, r1
 800508a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800508c:	f04f 0200 	mov.w	r2, #0
 8005090:	f04f 0300 	mov.w	r3, #0
 8005094:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005098:	4649      	mov	r1, r9
 800509a:	00cb      	lsls	r3, r1, #3
 800509c:	4641      	mov	r1, r8
 800509e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050a2:	4641      	mov	r1, r8
 80050a4:	00ca      	lsls	r2, r1, #3
 80050a6:	4610      	mov	r0, r2
 80050a8:	4619      	mov	r1, r3
 80050aa:	4603      	mov	r3, r0
 80050ac:	4622      	mov	r2, r4
 80050ae:	189b      	adds	r3, r3, r2
 80050b0:	633b      	str	r3, [r7, #48]	; 0x30
 80050b2:	462b      	mov	r3, r5
 80050b4:	460a      	mov	r2, r1
 80050b6:	eb42 0303 	adc.w	r3, r2, r3
 80050ba:	637b      	str	r3, [r7, #52]	; 0x34
 80050bc:	f04f 0200 	mov.w	r2, #0
 80050c0:	f04f 0300 	mov.w	r3, #0
 80050c4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80050c8:	4629      	mov	r1, r5
 80050ca:	024b      	lsls	r3, r1, #9
 80050cc:	4621      	mov	r1, r4
 80050ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80050d2:	4621      	mov	r1, r4
 80050d4:	024a      	lsls	r2, r1, #9
 80050d6:	4610      	mov	r0, r2
 80050d8:	4619      	mov	r1, r3
 80050da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80050de:	2200      	movs	r2, #0
 80050e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80050e4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80050e8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80050ec:	f7fb fdcc 	bl	8000c88 <__aeabi_uldivmod>
 80050f0:	4602      	mov	r2, r0
 80050f2:	460b      	mov	r3, r1
 80050f4:	4613      	mov	r3, r2
 80050f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80050fa:	e067      	b.n	80051cc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050fc:	4b75      	ldr	r3, [pc, #468]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	099b      	lsrs	r3, r3, #6
 8005102:	2200      	movs	r2, #0
 8005104:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005108:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800510c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005114:	67bb      	str	r3, [r7, #120]	; 0x78
 8005116:	2300      	movs	r3, #0
 8005118:	67fb      	str	r3, [r7, #124]	; 0x7c
 800511a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800511e:	4622      	mov	r2, r4
 8005120:	462b      	mov	r3, r5
 8005122:	f04f 0000 	mov.w	r0, #0
 8005126:	f04f 0100 	mov.w	r1, #0
 800512a:	0159      	lsls	r1, r3, #5
 800512c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005130:	0150      	lsls	r0, r2, #5
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4621      	mov	r1, r4
 8005138:	1a51      	subs	r1, r2, r1
 800513a:	62b9      	str	r1, [r7, #40]	; 0x28
 800513c:	4629      	mov	r1, r5
 800513e:	eb63 0301 	sbc.w	r3, r3, r1
 8005142:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005144:	f04f 0200 	mov.w	r2, #0
 8005148:	f04f 0300 	mov.w	r3, #0
 800514c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8005150:	4649      	mov	r1, r9
 8005152:	018b      	lsls	r3, r1, #6
 8005154:	4641      	mov	r1, r8
 8005156:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800515a:	4641      	mov	r1, r8
 800515c:	018a      	lsls	r2, r1, #6
 800515e:	4641      	mov	r1, r8
 8005160:	ebb2 0a01 	subs.w	sl, r2, r1
 8005164:	4649      	mov	r1, r9
 8005166:	eb63 0b01 	sbc.w	fp, r3, r1
 800516a:	f04f 0200 	mov.w	r2, #0
 800516e:	f04f 0300 	mov.w	r3, #0
 8005172:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005176:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800517a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800517e:	4692      	mov	sl, r2
 8005180:	469b      	mov	fp, r3
 8005182:	4623      	mov	r3, r4
 8005184:	eb1a 0303 	adds.w	r3, sl, r3
 8005188:	623b      	str	r3, [r7, #32]
 800518a:	462b      	mov	r3, r5
 800518c:	eb4b 0303 	adc.w	r3, fp, r3
 8005190:	627b      	str	r3, [r7, #36]	; 0x24
 8005192:	f04f 0200 	mov.w	r2, #0
 8005196:	f04f 0300 	mov.w	r3, #0
 800519a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800519e:	4629      	mov	r1, r5
 80051a0:	028b      	lsls	r3, r1, #10
 80051a2:	4621      	mov	r1, r4
 80051a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051a8:	4621      	mov	r1, r4
 80051aa:	028a      	lsls	r2, r1, #10
 80051ac:	4610      	mov	r0, r2
 80051ae:	4619      	mov	r1, r3
 80051b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80051b4:	2200      	movs	r2, #0
 80051b6:	673b      	str	r3, [r7, #112]	; 0x70
 80051b8:	677a      	str	r2, [r7, #116]	; 0x74
 80051ba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80051be:	f7fb fd63 	bl	8000c88 <__aeabi_uldivmod>
 80051c2:	4602      	mov	r2, r0
 80051c4:	460b      	mov	r3, r1
 80051c6:	4613      	mov	r3, r2
 80051c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051cc:	4b41      	ldr	r3, [pc, #260]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	0c1b      	lsrs	r3, r3, #16
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	3301      	adds	r3, #1
 80051d8:	005b      	lsls	r3, r3, #1
 80051da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80051de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80051e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80051e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80051ee:	e0eb      	b.n	80053c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051f0:	4b38      	ldr	r3, [pc, #224]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051fc:	4b35      	ldr	r3, [pc, #212]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d06b      	beq.n	80052e0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005208:	4b32      	ldr	r3, [pc, #200]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x354>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	099b      	lsrs	r3, r3, #6
 800520e:	2200      	movs	r2, #0
 8005210:	66bb      	str	r3, [r7, #104]	; 0x68
 8005212:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005214:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800521a:	663b      	str	r3, [r7, #96]	; 0x60
 800521c:	2300      	movs	r3, #0
 800521e:	667b      	str	r3, [r7, #100]	; 0x64
 8005220:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8005224:	4622      	mov	r2, r4
 8005226:	462b      	mov	r3, r5
 8005228:	f04f 0000 	mov.w	r0, #0
 800522c:	f04f 0100 	mov.w	r1, #0
 8005230:	0159      	lsls	r1, r3, #5
 8005232:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005236:	0150      	lsls	r0, r2, #5
 8005238:	4602      	mov	r2, r0
 800523a:	460b      	mov	r3, r1
 800523c:	4621      	mov	r1, r4
 800523e:	1a51      	subs	r1, r2, r1
 8005240:	61b9      	str	r1, [r7, #24]
 8005242:	4629      	mov	r1, r5
 8005244:	eb63 0301 	sbc.w	r3, r3, r1
 8005248:	61fb      	str	r3, [r7, #28]
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	f04f 0300 	mov.w	r3, #0
 8005252:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005256:	4659      	mov	r1, fp
 8005258:	018b      	lsls	r3, r1, #6
 800525a:	4651      	mov	r1, sl
 800525c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005260:	4651      	mov	r1, sl
 8005262:	018a      	lsls	r2, r1, #6
 8005264:	4651      	mov	r1, sl
 8005266:	ebb2 0801 	subs.w	r8, r2, r1
 800526a:	4659      	mov	r1, fp
 800526c:	eb63 0901 	sbc.w	r9, r3, r1
 8005270:	f04f 0200 	mov.w	r2, #0
 8005274:	f04f 0300 	mov.w	r3, #0
 8005278:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800527c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005280:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005284:	4690      	mov	r8, r2
 8005286:	4699      	mov	r9, r3
 8005288:	4623      	mov	r3, r4
 800528a:	eb18 0303 	adds.w	r3, r8, r3
 800528e:	613b      	str	r3, [r7, #16]
 8005290:	462b      	mov	r3, r5
 8005292:	eb49 0303 	adc.w	r3, r9, r3
 8005296:	617b      	str	r3, [r7, #20]
 8005298:	f04f 0200 	mov.w	r2, #0
 800529c:	f04f 0300 	mov.w	r3, #0
 80052a0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80052a4:	4629      	mov	r1, r5
 80052a6:	024b      	lsls	r3, r1, #9
 80052a8:	4621      	mov	r1, r4
 80052aa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052ae:	4621      	mov	r1, r4
 80052b0:	024a      	lsls	r2, r1, #9
 80052b2:	4610      	mov	r0, r2
 80052b4:	4619      	mov	r1, r3
 80052b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80052ba:	2200      	movs	r2, #0
 80052bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80052be:	65fa      	str	r2, [r7, #92]	; 0x5c
 80052c0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80052c4:	f7fb fce0 	bl	8000c88 <__aeabi_uldivmod>
 80052c8:	4602      	mov	r2, r0
 80052ca:	460b      	mov	r3, r1
 80052cc:	4613      	mov	r3, r2
 80052ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80052d2:	e065      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x420>
 80052d4:	40023800 	.word	0x40023800
 80052d8:	00f42400 	.word	0x00f42400
 80052dc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052e0:	4b3d      	ldr	r3, [pc, #244]	; (80053d8 <HAL_RCC_GetSysClockFreq+0x458>)
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	099b      	lsrs	r3, r3, #6
 80052e6:	2200      	movs	r2, #0
 80052e8:	4618      	mov	r0, r3
 80052ea:	4611      	mov	r1, r2
 80052ec:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80052f0:	653b      	str	r3, [r7, #80]	; 0x50
 80052f2:	2300      	movs	r3, #0
 80052f4:	657b      	str	r3, [r7, #84]	; 0x54
 80052f6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80052fa:	4642      	mov	r2, r8
 80052fc:	464b      	mov	r3, r9
 80052fe:	f04f 0000 	mov.w	r0, #0
 8005302:	f04f 0100 	mov.w	r1, #0
 8005306:	0159      	lsls	r1, r3, #5
 8005308:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800530c:	0150      	lsls	r0, r2, #5
 800530e:	4602      	mov	r2, r0
 8005310:	460b      	mov	r3, r1
 8005312:	4641      	mov	r1, r8
 8005314:	1a51      	subs	r1, r2, r1
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	4649      	mov	r1, r9
 800531a:	eb63 0301 	sbc.w	r3, r3, r1
 800531e:	60fb      	str	r3, [r7, #12]
 8005320:	f04f 0200 	mov.w	r2, #0
 8005324:	f04f 0300 	mov.w	r3, #0
 8005328:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800532c:	4659      	mov	r1, fp
 800532e:	018b      	lsls	r3, r1, #6
 8005330:	4651      	mov	r1, sl
 8005332:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005336:	4651      	mov	r1, sl
 8005338:	018a      	lsls	r2, r1, #6
 800533a:	4651      	mov	r1, sl
 800533c:	1a54      	subs	r4, r2, r1
 800533e:	4659      	mov	r1, fp
 8005340:	eb63 0501 	sbc.w	r5, r3, r1
 8005344:	f04f 0200 	mov.w	r2, #0
 8005348:	f04f 0300 	mov.w	r3, #0
 800534c:	00eb      	lsls	r3, r5, #3
 800534e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005352:	00e2      	lsls	r2, r4, #3
 8005354:	4614      	mov	r4, r2
 8005356:	461d      	mov	r5, r3
 8005358:	4643      	mov	r3, r8
 800535a:	18e3      	adds	r3, r4, r3
 800535c:	603b      	str	r3, [r7, #0]
 800535e:	464b      	mov	r3, r9
 8005360:	eb45 0303 	adc.w	r3, r5, r3
 8005364:	607b      	str	r3, [r7, #4]
 8005366:	f04f 0200 	mov.w	r2, #0
 800536a:	f04f 0300 	mov.w	r3, #0
 800536e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005372:	4629      	mov	r1, r5
 8005374:	028b      	lsls	r3, r1, #10
 8005376:	4621      	mov	r1, r4
 8005378:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800537c:	4621      	mov	r1, r4
 800537e:	028a      	lsls	r2, r1, #10
 8005380:	4610      	mov	r0, r2
 8005382:	4619      	mov	r1, r3
 8005384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005388:	2200      	movs	r2, #0
 800538a:	64bb      	str	r3, [r7, #72]	; 0x48
 800538c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800538e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005392:	f7fb fc79 	bl	8000c88 <__aeabi_uldivmod>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4613      	mov	r3, r2
 800539c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80053a0:	4b0d      	ldr	r3, [pc, #52]	; (80053d8 <HAL_RCC_GetSysClockFreq+0x458>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	0f1b      	lsrs	r3, r3, #28
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80053ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80053b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80053b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80053be:	e003      	b.n	80053c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053c0:	4b06      	ldr	r3, [pc, #24]	; (80053dc <HAL_RCC_GetSysClockFreq+0x45c>)
 80053c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80053c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	37b8      	adds	r7, #184	; 0xb8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053d6:	bf00      	nop
 80053d8:	40023800 	.word	0x40023800
 80053dc:	00f42400 	.word	0x00f42400

080053e0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e28d      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 8083 	beq.w	8005506 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005400:	4b94      	ldr	r3, [pc, #592]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f003 030c 	and.w	r3, r3, #12
 8005408:	2b04      	cmp	r3, #4
 800540a:	d019      	beq.n	8005440 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800540c:	4b91      	ldr	r3, [pc, #580]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005414:	2b08      	cmp	r3, #8
 8005416:	d106      	bne.n	8005426 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005418:	4b8e      	ldr	r3, [pc, #568]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005420:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005424:	d00c      	beq.n	8005440 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005426:	4b8b      	ldr	r3, [pc, #556]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800542e:	2b0c      	cmp	r3, #12
 8005430:	d112      	bne.n	8005458 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005432:	4b88      	ldr	r3, [pc, #544]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800543a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800543e:	d10b      	bne.n	8005458 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005440:	4b84      	ldr	r3, [pc, #528]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d05b      	beq.n	8005504 <HAL_RCC_OscConfig+0x124>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d157      	bne.n	8005504 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e25a      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005460:	d106      	bne.n	8005470 <HAL_RCC_OscConfig+0x90>
 8005462:	4b7c      	ldr	r3, [pc, #496]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a7b      	ldr	r2, [pc, #492]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	e01d      	b.n	80054ac <HAL_RCC_OscConfig+0xcc>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005478:	d10c      	bne.n	8005494 <HAL_RCC_OscConfig+0xb4>
 800547a:	4b76      	ldr	r3, [pc, #472]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a75      	ldr	r2, [pc, #468]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005480:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005484:	6013      	str	r3, [r2, #0]
 8005486:	4b73      	ldr	r3, [pc, #460]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a72      	ldr	r2, [pc, #456]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 800548c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005490:	6013      	str	r3, [r2, #0]
 8005492:	e00b      	b.n	80054ac <HAL_RCC_OscConfig+0xcc>
 8005494:	4b6f      	ldr	r3, [pc, #444]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a6e      	ldr	r2, [pc, #440]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 800549a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800549e:	6013      	str	r3, [r2, #0]
 80054a0:	4b6c      	ldr	r3, [pc, #432]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a6b      	ldr	r2, [pc, #428]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80054a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d013      	beq.n	80054dc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b4:	f7fd ff02 	bl	80032bc <HAL_GetTick>
 80054b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ba:	e008      	b.n	80054ce <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054bc:	f7fd fefe 	bl	80032bc <HAL_GetTick>
 80054c0:	4602      	mov	r2, r0
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b64      	cmp	r3, #100	; 0x64
 80054c8:	d901      	bls.n	80054ce <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e21f      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ce:	4b61      	ldr	r3, [pc, #388]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d0f0      	beq.n	80054bc <HAL_RCC_OscConfig+0xdc>
 80054da:	e014      	b.n	8005506 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054dc:	f7fd feee 	bl	80032bc <HAL_GetTick>
 80054e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054e2:	e008      	b.n	80054f6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054e4:	f7fd feea 	bl	80032bc <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	2b64      	cmp	r3, #100	; 0x64
 80054f0:	d901      	bls.n	80054f6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e20b      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054f6:	4b57      	ldr	r3, [pc, #348]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1f0      	bne.n	80054e4 <HAL_RCC_OscConfig+0x104>
 8005502:	e000      	b.n	8005506 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d06f      	beq.n	80055f2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005512:	4b50      	ldr	r3, [pc, #320]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f003 030c 	and.w	r3, r3, #12
 800551a:	2b00      	cmp	r3, #0
 800551c:	d017      	beq.n	800554e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800551e:	4b4d      	ldr	r3, [pc, #308]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005526:	2b08      	cmp	r3, #8
 8005528:	d105      	bne.n	8005536 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800552a:	4b4a      	ldr	r3, [pc, #296]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00b      	beq.n	800554e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005536:	4b47      	ldr	r3, [pc, #284]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800553e:	2b0c      	cmp	r3, #12
 8005540:	d11c      	bne.n	800557c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005542:	4b44      	ldr	r3, [pc, #272]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d116      	bne.n	800557c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800554e:	4b41      	ldr	r3, [pc, #260]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b00      	cmp	r3, #0
 8005558:	d005      	beq.n	8005566 <HAL_RCC_OscConfig+0x186>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d001      	beq.n	8005566 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e1d3      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005566:	4b3b      	ldr	r3, [pc, #236]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	4937      	ldr	r1, [pc, #220]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005576:	4313      	orrs	r3, r2
 8005578:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800557a:	e03a      	b.n	80055f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d020      	beq.n	80055c6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005584:	4b34      	ldr	r3, [pc, #208]	; (8005658 <HAL_RCC_OscConfig+0x278>)
 8005586:	2201      	movs	r2, #1
 8005588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800558a:	f7fd fe97 	bl	80032bc <HAL_GetTick>
 800558e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005590:	e008      	b.n	80055a4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005592:	f7fd fe93 	bl	80032bc <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b02      	cmp	r3, #2
 800559e:	d901      	bls.n	80055a4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e1b4      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055a4:	4b2b      	ldr	r3, [pc, #172]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d0f0      	beq.n	8005592 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055b0:	4b28      	ldr	r3, [pc, #160]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	691b      	ldr	r3, [r3, #16]
 80055bc:	00db      	lsls	r3, r3, #3
 80055be:	4925      	ldr	r1, [pc, #148]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	600b      	str	r3, [r1, #0]
 80055c4:	e015      	b.n	80055f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055c6:	4b24      	ldr	r3, [pc, #144]	; (8005658 <HAL_RCC_OscConfig+0x278>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055cc:	f7fd fe76 	bl	80032bc <HAL_GetTick>
 80055d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055d2:	e008      	b.n	80055e6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055d4:	f7fd fe72 	bl	80032bc <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d901      	bls.n	80055e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e193      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055e6:	4b1b      	ldr	r3, [pc, #108]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d1f0      	bne.n	80055d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0308 	and.w	r3, r3, #8
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d036      	beq.n	800566c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d016      	beq.n	8005634 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005606:	4b15      	ldr	r3, [pc, #84]	; (800565c <HAL_RCC_OscConfig+0x27c>)
 8005608:	2201      	movs	r2, #1
 800560a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560c:	f7fd fe56 	bl	80032bc <HAL_GetTick>
 8005610:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005612:	e008      	b.n	8005626 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005614:	f7fd fe52 	bl	80032bc <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e173      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005626:	4b0b      	ldr	r3, [pc, #44]	; (8005654 <HAL_RCC_OscConfig+0x274>)
 8005628:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0f0      	beq.n	8005614 <HAL_RCC_OscConfig+0x234>
 8005632:	e01b      	b.n	800566c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005634:	4b09      	ldr	r3, [pc, #36]	; (800565c <HAL_RCC_OscConfig+0x27c>)
 8005636:	2200      	movs	r2, #0
 8005638:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800563a:	f7fd fe3f 	bl	80032bc <HAL_GetTick>
 800563e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005640:	e00e      	b.n	8005660 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005642:	f7fd fe3b 	bl	80032bc <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b02      	cmp	r3, #2
 800564e:	d907      	bls.n	8005660 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e15c      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
 8005654:	40023800 	.word	0x40023800
 8005658:	42470000 	.word	0x42470000
 800565c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005660:	4b8a      	ldr	r3, [pc, #552]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1ea      	bne.n	8005642 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0304 	and.w	r3, r3, #4
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 8097 	beq.w	80057a8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800567a:	2300      	movs	r3, #0
 800567c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800567e:	4b83      	ldr	r3, [pc, #524]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10f      	bne.n	80056aa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800568a:	2300      	movs	r3, #0
 800568c:	60bb      	str	r3, [r7, #8]
 800568e:	4b7f      	ldr	r3, [pc, #508]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005692:	4a7e      	ldr	r2, [pc, #504]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005698:	6413      	str	r3, [r2, #64]	; 0x40
 800569a:	4b7c      	ldr	r3, [pc, #496]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056a2:	60bb      	str	r3, [r7, #8]
 80056a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056a6:	2301      	movs	r3, #1
 80056a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056aa:	4b79      	ldr	r3, [pc, #484]	; (8005890 <HAL_RCC_OscConfig+0x4b0>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d118      	bne.n	80056e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056b6:	4b76      	ldr	r3, [pc, #472]	; (8005890 <HAL_RCC_OscConfig+0x4b0>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a75      	ldr	r2, [pc, #468]	; (8005890 <HAL_RCC_OscConfig+0x4b0>)
 80056bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056c2:	f7fd fdfb 	bl	80032bc <HAL_GetTick>
 80056c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056c8:	e008      	b.n	80056dc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056ca:	f7fd fdf7 	bl	80032bc <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e118      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056dc:	4b6c      	ldr	r3, [pc, #432]	; (8005890 <HAL_RCC_OscConfig+0x4b0>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d0f0      	beq.n	80056ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d106      	bne.n	80056fe <HAL_RCC_OscConfig+0x31e>
 80056f0:	4b66      	ldr	r3, [pc, #408]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 80056f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f4:	4a65      	ldr	r2, [pc, #404]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 80056f6:	f043 0301 	orr.w	r3, r3, #1
 80056fa:	6713      	str	r3, [r2, #112]	; 0x70
 80056fc:	e01c      	b.n	8005738 <HAL_RCC_OscConfig+0x358>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2b05      	cmp	r3, #5
 8005704:	d10c      	bne.n	8005720 <HAL_RCC_OscConfig+0x340>
 8005706:	4b61      	ldr	r3, [pc, #388]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570a:	4a60      	ldr	r2, [pc, #384]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 800570c:	f043 0304 	orr.w	r3, r3, #4
 8005710:	6713      	str	r3, [r2, #112]	; 0x70
 8005712:	4b5e      	ldr	r3, [pc, #376]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005716:	4a5d      	ldr	r2, [pc, #372]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005718:	f043 0301 	orr.w	r3, r3, #1
 800571c:	6713      	str	r3, [r2, #112]	; 0x70
 800571e:	e00b      	b.n	8005738 <HAL_RCC_OscConfig+0x358>
 8005720:	4b5a      	ldr	r3, [pc, #360]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005724:	4a59      	ldr	r2, [pc, #356]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005726:	f023 0301 	bic.w	r3, r3, #1
 800572a:	6713      	str	r3, [r2, #112]	; 0x70
 800572c:	4b57      	ldr	r3, [pc, #348]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 800572e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005730:	4a56      	ldr	r2, [pc, #344]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005732:	f023 0304 	bic.w	r3, r3, #4
 8005736:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d015      	beq.n	800576c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005740:	f7fd fdbc 	bl	80032bc <HAL_GetTick>
 8005744:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005746:	e00a      	b.n	800575e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005748:	f7fd fdb8 	bl	80032bc <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	f241 3288 	movw	r2, #5000	; 0x1388
 8005756:	4293      	cmp	r3, r2
 8005758:	d901      	bls.n	800575e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e0d7      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800575e:	4b4b      	ldr	r3, [pc, #300]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d0ee      	beq.n	8005748 <HAL_RCC_OscConfig+0x368>
 800576a:	e014      	b.n	8005796 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576c:	f7fd fda6 	bl	80032bc <HAL_GetTick>
 8005770:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005772:	e00a      	b.n	800578a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005774:	f7fd fda2 	bl	80032bc <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005782:	4293      	cmp	r3, r2
 8005784:	d901      	bls.n	800578a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e0c1      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800578a:	4b40      	ldr	r3, [pc, #256]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 800578c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1ee      	bne.n	8005774 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005796:	7dfb      	ldrb	r3, [r7, #23]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d105      	bne.n	80057a8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800579c:	4b3b      	ldr	r3, [pc, #236]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	4a3a      	ldr	r2, [pc, #232]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 80057a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 80ad 	beq.w	800590c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057b2:	4b36      	ldr	r3, [pc, #216]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 030c 	and.w	r3, r3, #12
 80057ba:	2b08      	cmp	r3, #8
 80057bc:	d060      	beq.n	8005880 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	699b      	ldr	r3, [r3, #24]
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d145      	bne.n	8005852 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057c6:	4b33      	ldr	r3, [pc, #204]	; (8005894 <HAL_RCC_OscConfig+0x4b4>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057cc:	f7fd fd76 	bl	80032bc <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057d2:	e008      	b.n	80057e6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057d4:	f7fd fd72 	bl	80032bc <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e093      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057e6:	4b29      	ldr	r3, [pc, #164]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1f0      	bne.n	80057d4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	69da      	ldr	r2, [r3, #28]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a1b      	ldr	r3, [r3, #32]
 80057fa:	431a      	orrs	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	019b      	lsls	r3, r3, #6
 8005802:	431a      	orrs	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005808:	085b      	lsrs	r3, r3, #1
 800580a:	3b01      	subs	r3, #1
 800580c:	041b      	lsls	r3, r3, #16
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005814:	061b      	lsls	r3, r3, #24
 8005816:	431a      	orrs	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581c:	071b      	lsls	r3, r3, #28
 800581e:	491b      	ldr	r1, [pc, #108]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005820:	4313      	orrs	r3, r2
 8005822:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005824:	4b1b      	ldr	r3, [pc, #108]	; (8005894 <HAL_RCC_OscConfig+0x4b4>)
 8005826:	2201      	movs	r2, #1
 8005828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800582a:	f7fd fd47 	bl	80032bc <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005832:	f7fd fd43 	bl	80032bc <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e064      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005844:	4b11      	ldr	r3, [pc, #68]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0f0      	beq.n	8005832 <HAL_RCC_OscConfig+0x452>
 8005850:	e05c      	b.n	800590c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005852:	4b10      	ldr	r3, [pc, #64]	; (8005894 <HAL_RCC_OscConfig+0x4b4>)
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005858:	f7fd fd30 	bl	80032bc <HAL_GetTick>
 800585c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800585e:	e008      	b.n	8005872 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005860:	f7fd fd2c 	bl	80032bc <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b02      	cmp	r3, #2
 800586c:	d901      	bls.n	8005872 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e04d      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005872:	4b06      	ldr	r3, [pc, #24]	; (800588c <HAL_RCC_OscConfig+0x4ac>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1f0      	bne.n	8005860 <HAL_RCC_OscConfig+0x480>
 800587e:	e045      	b.n	800590c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d107      	bne.n	8005898 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e040      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
 800588c:	40023800 	.word	0x40023800
 8005890:	40007000 	.word	0x40007000
 8005894:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005898:	4b1f      	ldr	r3, [pc, #124]	; (8005918 <HAL_RCC_OscConfig+0x538>)
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d030      	beq.n	8005908 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d129      	bne.n	8005908 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058be:	429a      	cmp	r2, r3
 80058c0:	d122      	bne.n	8005908 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80058c8:	4013      	ands	r3, r2
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80058ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d119      	bne.n	8005908 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058de:	085b      	lsrs	r3, r3, #1
 80058e0:	3b01      	subs	r3, #1
 80058e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d10f      	bne.n	8005908 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d107      	bne.n	8005908 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005902:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005904:	429a      	cmp	r2, r3
 8005906:	d001      	beq.n	800590c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e000      	b.n	800590e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	40023800 	.word	0x40023800

0800591c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e07b      	b.n	8005a26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005932:	2b00      	cmp	r3, #0
 8005934:	d108      	bne.n	8005948 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800593e:	d009      	beq.n	8005954 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	61da      	str	r2, [r3, #28]
 8005946:	e005      	b.n	8005954 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d106      	bne.n	8005974 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7fd f8b6 	bl	8002ae0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800598a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800599c:	431a      	orrs	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	431a      	orrs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059c4:	431a      	orrs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d8:	ea42 0103 	orr.w	r1, r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	0c1b      	lsrs	r3, r3, #16
 80059f2:	f003 0104 	and.w	r1, r3, #4
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fa:	f003 0210 	and.w	r2, r3, #16
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b088      	sub	sp, #32
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	603b      	str	r3, [r7, #0]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <HAL_SPI_Transmit+0x22>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e126      	b.n	8005c9e <HAL_SPI_Transmit+0x270>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a58:	f7fd fc30 	bl	80032bc <HAL_GetTick>
 8005a5c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d002      	beq.n	8005a74 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a6e:	2302      	movs	r3, #2
 8005a70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a72:	e10b      	b.n	8005c8c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <HAL_SPI_Transmit+0x52>
 8005a7a:	88fb      	ldrh	r3, [r7, #6]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d102      	bne.n	8005a86 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a84:	e102      	b.n	8005c8c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2203      	movs	r2, #3
 8005a8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	68ba      	ldr	r2, [r7, #8]
 8005a98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	88fa      	ldrh	r2, [r7, #6]
 8005a9e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	88fa      	ldrh	r2, [r7, #6]
 8005aa4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2200      	movs	r2, #0
 8005abc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005acc:	d10f      	bne.n	8005aee <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005adc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005aec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af8:	2b40      	cmp	r3, #64	; 0x40
 8005afa:	d007      	beq.n	8005b0c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b14:	d14b      	bne.n	8005bae <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <HAL_SPI_Transmit+0xf6>
 8005b1e:	8afb      	ldrh	r3, [r7, #22]
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d13e      	bne.n	8005ba2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b28:	881a      	ldrh	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b34:	1c9a      	adds	r2, r3, #2
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3b01      	subs	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b48:	e02b      	b.n	8005ba2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f003 0302 	and.w	r3, r3, #2
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d112      	bne.n	8005b7e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5c:	881a      	ldrh	r2, [r3, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b68:	1c9a      	adds	r2, r3, #2
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	3b01      	subs	r3, #1
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b7c:	e011      	b.n	8005ba2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b7e:	f7fd fb9d 	bl	80032bc <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d803      	bhi.n	8005b96 <HAL_SPI_Transmit+0x168>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b94:	d102      	bne.n	8005b9c <HAL_SPI_Transmit+0x16e>
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d102      	bne.n	8005ba2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ba0:	e074      	b.n	8005c8c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1ce      	bne.n	8005b4a <HAL_SPI_Transmit+0x11c>
 8005bac:	e04c      	b.n	8005c48 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <HAL_SPI_Transmit+0x18e>
 8005bb6:	8afb      	ldrh	r3, [r7, #22]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d140      	bne.n	8005c3e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	330c      	adds	r3, #12
 8005bc6:	7812      	ldrb	r2, [r2, #0]
 8005bc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bce:	1c5a      	adds	r2, r3, #1
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005be2:	e02c      	b.n	8005c3e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d113      	bne.n	8005c1a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	7812      	ldrb	r2, [r2, #0]
 8005bfe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c04:	1c5a      	adds	r2, r3, #1
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	3b01      	subs	r3, #1
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c18:	e011      	b.n	8005c3e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c1a:	f7fd fb4f 	bl	80032bc <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d803      	bhi.n	8005c32 <HAL_SPI_Transmit+0x204>
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c30:	d102      	bne.n	8005c38 <HAL_SPI_Transmit+0x20a>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d102      	bne.n	8005c3e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c3c:	e026      	b.n	8005c8c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1cd      	bne.n	8005be4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	6839      	ldr	r1, [r7, #0]
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f000 fa55 	bl	80060fc <SPI_EndRxTxTransaction>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10a      	bne.n	8005c7c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c66:	2300      	movs	r3, #0
 8005c68:	613b      	str	r3, [r7, #16]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	613b      	str	r3, [r7, #16]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	613b      	str	r3, [r7, #16]
 8005c7a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d002      	beq.n	8005c8a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	77fb      	strb	r3, [r7, #31]
 8005c88:	e000      	b.n	8005c8c <HAL_SPI_Transmit+0x25e>
  }

error:
 8005c8a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3720      	adds	r7, #32
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b08c      	sub	sp, #48	; 0x30
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	60f8      	str	r0, [r7, #12]
 8005cae:	60b9      	str	r1, [r7, #8]
 8005cb0:	607a      	str	r2, [r7, #4]
 8005cb2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d101      	bne.n	8005ccc <HAL_SPI_TransmitReceive+0x26>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	e18a      	b.n	8005fe2 <HAL_SPI_TransmitReceive+0x33c>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cd4:	f7fd faf2 	bl	80032bc <HAL_GetTick>
 8005cd8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ce0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005cea:	887b      	ldrh	r3, [r7, #2]
 8005cec:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005cee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d00f      	beq.n	8005d16 <HAL_SPI_TransmitReceive+0x70>
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cfc:	d107      	bne.n	8005d0e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <HAL_SPI_TransmitReceive+0x68>
 8005d06:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d0a:	2b04      	cmp	r3, #4
 8005d0c:	d003      	beq.n	8005d16 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005d0e:	2302      	movs	r3, #2
 8005d10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d14:	e15b      	b.n	8005fce <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d005      	beq.n	8005d28 <HAL_SPI_TransmitReceive+0x82>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d002      	beq.n	8005d28 <HAL_SPI_TransmitReceive+0x82>
 8005d22:	887b      	ldrh	r3, [r7, #2]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d103      	bne.n	8005d30 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d2e:	e14e      	b.n	8005fce <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b04      	cmp	r3, #4
 8005d3a:	d003      	beq.n	8005d44 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2205      	movs	r2, #5
 8005d40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	887a      	ldrh	r2, [r7, #2]
 8005d54:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	887a      	ldrh	r2, [r7, #2]
 8005d5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	68ba      	ldr	r2, [r7, #8]
 8005d60:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	887a      	ldrh	r2, [r7, #2]
 8005d66:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	887a      	ldrh	r2, [r7, #2]
 8005d6c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2200      	movs	r2, #0
 8005d78:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d84:	2b40      	cmp	r3, #64	; 0x40
 8005d86:	d007      	beq.n	8005d98 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005da0:	d178      	bne.n	8005e94 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d002      	beq.n	8005db0 <HAL_SPI_TransmitReceive+0x10a>
 8005daa:	8b7b      	ldrh	r3, [r7, #26]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d166      	bne.n	8005e7e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db4:	881a      	ldrh	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc0:	1c9a      	adds	r2, r3, #2
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dd4:	e053      	b.n	8005e7e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d11b      	bne.n	8005e1c <HAL_SPI_TransmitReceive+0x176>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d016      	beq.n	8005e1c <HAL_SPI_TransmitReceive+0x176>
 8005dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d113      	bne.n	8005e1c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df8:	881a      	ldrh	r2, [r3, #0]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e04:	1c9a      	adds	r2, r3, #2
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	3b01      	subs	r3, #1
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d119      	bne.n	8005e5e <HAL_SPI_TransmitReceive+0x1b8>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d014      	beq.n	8005e5e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68da      	ldr	r2, [r3, #12]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3e:	b292      	uxth	r2, r2
 8005e40:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e46:	1c9a      	adds	r2, r3, #2
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	3b01      	subs	r3, #1
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e5e:	f7fd fa2d 	bl	80032bc <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d807      	bhi.n	8005e7e <HAL_SPI_TransmitReceive+0x1d8>
 8005e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e74:	d003      	beq.n	8005e7e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005e7c:	e0a7      	b.n	8005fce <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1a6      	bne.n	8005dd6 <HAL_SPI_TransmitReceive+0x130>
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1a1      	bne.n	8005dd6 <HAL_SPI_TransmitReceive+0x130>
 8005e92:	e07c      	b.n	8005f8e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <HAL_SPI_TransmitReceive+0x1fc>
 8005e9c:	8b7b      	ldrh	r3, [r7, #26]
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d16b      	bne.n	8005f7a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	330c      	adds	r3, #12
 8005eac:	7812      	ldrb	r2, [r2, #0]
 8005eae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb4:	1c5a      	adds	r2, r3, #1
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	b29a      	uxth	r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ec8:	e057      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d11c      	bne.n	8005f12 <HAL_SPI_TransmitReceive+0x26c>
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d017      	beq.n	8005f12 <HAL_SPI_TransmitReceive+0x26c>
 8005ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d114      	bne.n	8005f12 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	330c      	adds	r3, #12
 8005ef2:	7812      	ldrb	r2, [r2, #0]
 8005ef4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005efa:	1c5a      	adds	r2, r3, #1
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	3b01      	subs	r3, #1
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d119      	bne.n	8005f54 <HAL_SPI_TransmitReceive+0x2ae>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d014      	beq.n	8005f54 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68da      	ldr	r2, [r3, #12]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f50:	2301      	movs	r3, #1
 8005f52:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f54:	f7fd f9b2 	bl	80032bc <HAL_GetTick>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d803      	bhi.n	8005f6c <HAL_SPI_TransmitReceive+0x2c6>
 8005f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6a:	d102      	bne.n	8005f72 <HAL_SPI_TransmitReceive+0x2cc>
 8005f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d103      	bne.n	8005f7a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005f78:	e029      	b.n	8005fce <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1a2      	bne.n	8005eca <HAL_SPI_TransmitReceive+0x224>
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d19d      	bne.n	8005eca <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f90:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f000 f8b2 	bl	80060fc <SPI_EndRxTxTransaction>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d006      	beq.n	8005fac <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005faa:	e010      	b.n	8005fce <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d10b      	bne.n	8005fcc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	617b      	str	r3, [r7, #20]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	617b      	str	r3, [r7, #20]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	617b      	str	r3, [r7, #20]
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	e000      	b.n	8005fce <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005fcc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005fde:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3730      	adds	r7, #48	; 0x30
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
	...

08005fec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b088      	sub	sp, #32
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	603b      	str	r3, [r7, #0]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ffc:	f7fd f95e 	bl	80032bc <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006004:	1a9b      	subs	r3, r3, r2
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	4413      	add	r3, r2
 800600a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800600c:	f7fd f956 	bl	80032bc <HAL_GetTick>
 8006010:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006012:	4b39      	ldr	r3, [pc, #228]	; (80060f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	015b      	lsls	r3, r3, #5
 8006018:	0d1b      	lsrs	r3, r3, #20
 800601a:	69fa      	ldr	r2, [r7, #28]
 800601c:	fb02 f303 	mul.w	r3, r2, r3
 8006020:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006022:	e054      	b.n	80060ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602a:	d050      	beq.n	80060ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800602c:	f7fd f946 	bl	80032bc <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	429a      	cmp	r2, r3
 800603a:	d902      	bls.n	8006042 <SPI_WaitFlagStateUntilTimeout+0x56>
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d13d      	bne.n	80060be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006050:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800605a:	d111      	bne.n	8006080 <SPI_WaitFlagStateUntilTimeout+0x94>
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006064:	d004      	beq.n	8006070 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800606e:	d107      	bne.n	8006080 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800607e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006084:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006088:	d10f      	bne.n	80060aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e017      	b.n	80060ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d101      	bne.n	80060c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	3b01      	subs	r3, #1
 80060cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4013      	ands	r3, r2
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	429a      	cmp	r2, r3
 80060dc:	bf0c      	ite	eq
 80060de:	2301      	moveq	r3, #1
 80060e0:	2300      	movne	r3, #0
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	461a      	mov	r2, r3
 80060e6:	79fb      	ldrb	r3, [r7, #7]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d19b      	bne.n	8006024 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3720      	adds	r7, #32
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	bf00      	nop
 80060f8:	20000004 	.word	0x20000004

080060fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b088      	sub	sp, #32
 8006100:	af02      	add	r7, sp, #8
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006108:	4b1b      	ldr	r3, [pc, #108]	; (8006178 <SPI_EndRxTxTransaction+0x7c>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a1b      	ldr	r2, [pc, #108]	; (800617c <SPI_EndRxTxTransaction+0x80>)
 800610e:	fba2 2303 	umull	r2, r3, r2, r3
 8006112:	0d5b      	lsrs	r3, r3, #21
 8006114:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006118:	fb02 f303 	mul.w	r3, r2, r3
 800611c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006126:	d112      	bne.n	800614e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	2200      	movs	r2, #0
 8006130:	2180      	movs	r1, #128	; 0x80
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f7ff ff5a 	bl	8005fec <SPI_WaitFlagStateUntilTimeout>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d016      	beq.n	800616c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006142:	f043 0220 	orr.w	r2, r3, #32
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e00f      	b.n	800616e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00a      	beq.n	800616a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	3b01      	subs	r3, #1
 8006158:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006164:	2b80      	cmp	r3, #128	; 0x80
 8006166:	d0f2      	beq.n	800614e <SPI_EndRxTxTransaction+0x52>
 8006168:	e000      	b.n	800616c <SPI_EndRxTxTransaction+0x70>
        break;
 800616a:	bf00      	nop
  }

  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3718      	adds	r7, #24
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	20000004 	.word	0x20000004
 800617c:	165e9f81 	.word	0x165e9f81

08006180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d101      	bne.n	8006192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e041      	b.n	8006216 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d106      	bne.n	80061ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f7fc fdea 	bl	8002d80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2202      	movs	r2, #2
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	3304      	adds	r3, #4
 80061bc:	4619      	mov	r1, r3
 80061be:	4610      	mov	r0, r2
 80061c0:	f001 f814 	bl	80071ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	3708      	adds	r7, #8
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
	...

08006220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b01      	cmp	r3, #1
 8006232:	d001      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e04e      	b.n	80062d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2202      	movs	r2, #2
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68da      	ldr	r2, [r3, #12]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a23      	ldr	r2, [pc, #140]	; (80062e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d022      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006262:	d01d      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a1f      	ldr	r2, [pc, #124]	; (80062e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d018      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a1e      	ldr	r2, [pc, #120]	; (80062ec <HAL_TIM_Base_Start_IT+0xcc>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d013      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a1c      	ldr	r2, [pc, #112]	; (80062f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d00e      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a1b      	ldr	r2, [pc, #108]	; (80062f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d009      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a19      	ldr	r2, [pc, #100]	; (80062f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d004      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a18      	ldr	r2, [pc, #96]	; (80062fc <HAL_TIM_Base_Start_IT+0xdc>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d111      	bne.n	80062c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 0307 	and.w	r3, r3, #7
 80062aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2b06      	cmp	r3, #6
 80062b0:	d010      	beq.n	80062d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f042 0201 	orr.w	r2, r2, #1
 80062c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c2:	e007      	b.n	80062d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	40010000 	.word	0x40010000
 80062e8:	40000400 	.word	0x40000400
 80062ec:	40000800 	.word	0x40000800
 80062f0:	40000c00 	.word	0x40000c00
 80062f4:	40010400 	.word	0x40010400
 80062f8:	40014000 	.word	0x40014000
 80062fc:	40001800 	.word	0x40001800

08006300 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68da      	ldr	r2, [r3, #12]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f022 0201 	bic.w	r2, r2, #1
 8006316:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6a1a      	ldr	r2, [r3, #32]
 800631e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006322:	4013      	ands	r3, r2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10f      	bne.n	8006348 <HAL_TIM_Base_Stop_IT+0x48>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	6a1a      	ldr	r2, [r3, #32]
 800632e:	f240 4344 	movw	r3, #1092	; 0x444
 8006332:	4013      	ands	r3, r2
 8006334:	2b00      	cmp	r3, #0
 8006336:	d107      	bne.n	8006348 <HAL_TIM_Base_Stop_IT+0x48>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 0201 	bic.w	r2, r2, #1
 8006346:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800635e:	b580      	push	{r7, lr}
 8006360:	b082      	sub	sp, #8
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e041      	b.n	80063f4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006376:	b2db      	uxtb	r3, r3
 8006378:	2b00      	cmp	r3, #0
 800637a:	d106      	bne.n	800638a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 f839 	bl	80063fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2202      	movs	r2, #2
 800638e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	3304      	adds	r3, #4
 800639a:	4619      	mov	r1, r3
 800639c:	4610      	mov	r0, r2
 800639e:	f000 ff25 	bl	80071ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2201      	movs	r2, #1
 80063de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3708      	adds	r7, #8
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006404:	bf00      	nop
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d109      	bne.n	8006434 <HAL_TIM_PWM_Start+0x24>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b01      	cmp	r3, #1
 800642a:	bf14      	ite	ne
 800642c:	2301      	movne	r3, #1
 800642e:	2300      	moveq	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	e022      	b.n	800647a <HAL_TIM_PWM_Start+0x6a>
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	2b04      	cmp	r3, #4
 8006438:	d109      	bne.n	800644e <HAL_TIM_PWM_Start+0x3e>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b01      	cmp	r3, #1
 8006444:	bf14      	ite	ne
 8006446:	2301      	movne	r3, #1
 8006448:	2300      	moveq	r3, #0
 800644a:	b2db      	uxtb	r3, r3
 800644c:	e015      	b.n	800647a <HAL_TIM_PWM_Start+0x6a>
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b08      	cmp	r3, #8
 8006452:	d109      	bne.n	8006468 <HAL_TIM_PWM_Start+0x58>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b01      	cmp	r3, #1
 800645e:	bf14      	ite	ne
 8006460:	2301      	movne	r3, #1
 8006462:	2300      	moveq	r3, #0
 8006464:	b2db      	uxtb	r3, r3
 8006466:	e008      	b.n	800647a <HAL_TIM_PWM_Start+0x6a>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b01      	cmp	r3, #1
 8006472:	bf14      	ite	ne
 8006474:	2301      	movne	r3, #1
 8006476:	2300      	moveq	r3, #0
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e07c      	b.n	800657c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d104      	bne.n	8006492 <HAL_TIM_PWM_Start+0x82>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006490:	e013      	b.n	80064ba <HAL_TIM_PWM_Start+0xaa>
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2b04      	cmp	r3, #4
 8006496:	d104      	bne.n	80064a2 <HAL_TIM_PWM_Start+0x92>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064a0:	e00b      	b.n	80064ba <HAL_TIM_PWM_Start+0xaa>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d104      	bne.n	80064b2 <HAL_TIM_PWM_Start+0xa2>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2202      	movs	r2, #2
 80064ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064b0:	e003      	b.n	80064ba <HAL_TIM_PWM_Start+0xaa>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2202      	movs	r2, #2
 80064b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2201      	movs	r2, #1
 80064c0:	6839      	ldr	r1, [r7, #0]
 80064c2:	4618      	mov	r0, r3
 80064c4:	f001 fb38 	bl	8007b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a2d      	ldr	r2, [pc, #180]	; (8006584 <HAL_TIM_PWM_Start+0x174>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d004      	beq.n	80064dc <HAL_TIM_PWM_Start+0xcc>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a2c      	ldr	r2, [pc, #176]	; (8006588 <HAL_TIM_PWM_Start+0x178>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d101      	bne.n	80064e0 <HAL_TIM_PWM_Start+0xd0>
 80064dc:	2301      	movs	r3, #1
 80064de:	e000      	b.n	80064e2 <HAL_TIM_PWM_Start+0xd2>
 80064e0:	2300      	movs	r3, #0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d007      	beq.n	80064f6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a22      	ldr	r2, [pc, #136]	; (8006584 <HAL_TIM_PWM_Start+0x174>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d022      	beq.n	8006546 <HAL_TIM_PWM_Start+0x136>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006508:	d01d      	beq.n	8006546 <HAL_TIM_PWM_Start+0x136>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a1f      	ldr	r2, [pc, #124]	; (800658c <HAL_TIM_PWM_Start+0x17c>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d018      	beq.n	8006546 <HAL_TIM_PWM_Start+0x136>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a1d      	ldr	r2, [pc, #116]	; (8006590 <HAL_TIM_PWM_Start+0x180>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d013      	beq.n	8006546 <HAL_TIM_PWM_Start+0x136>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a1c      	ldr	r2, [pc, #112]	; (8006594 <HAL_TIM_PWM_Start+0x184>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d00e      	beq.n	8006546 <HAL_TIM_PWM_Start+0x136>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a16      	ldr	r2, [pc, #88]	; (8006588 <HAL_TIM_PWM_Start+0x178>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d009      	beq.n	8006546 <HAL_TIM_PWM_Start+0x136>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a18      	ldr	r2, [pc, #96]	; (8006598 <HAL_TIM_PWM_Start+0x188>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d004      	beq.n	8006546 <HAL_TIM_PWM_Start+0x136>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a16      	ldr	r2, [pc, #88]	; (800659c <HAL_TIM_PWM_Start+0x18c>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d111      	bne.n	800656a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 0307 	and.w	r3, r3, #7
 8006550:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2b06      	cmp	r3, #6
 8006556:	d010      	beq.n	800657a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0201 	orr.w	r2, r2, #1
 8006566:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006568:	e007      	b.n	800657a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f042 0201 	orr.w	r2, r2, #1
 8006578:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3710      	adds	r7, #16
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	40010000 	.word	0x40010000
 8006588:	40010400 	.word	0x40010400
 800658c:	40000400 	.word	0x40000400
 8006590:	40000800 	.word	0x40000800
 8006594:	40000c00 	.word	0x40000c00
 8006598:	40014000 	.word	0x40014000
 800659c:	40001800 	.word	0x40001800

080065a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e041      	b.n	8006636 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d106      	bne.n	80065cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f7fc fb8c 	bl	8002ce4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	3304      	adds	r3, #4
 80065dc:	4619      	mov	r1, r3
 80065de:	4610      	mov	r0, r2
 80065e0:	f000 fe04 	bl	80071ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	3708      	adds	r7, #8
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
	...

08006640 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d104      	bne.n	800665a <HAL_TIM_IC_Start+0x1a>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006656:	b2db      	uxtb	r3, r3
 8006658:	e013      	b.n	8006682 <HAL_TIM_IC_Start+0x42>
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	2b04      	cmp	r3, #4
 800665e:	d104      	bne.n	800666a <HAL_TIM_IC_Start+0x2a>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006666:	b2db      	uxtb	r3, r3
 8006668:	e00b      	b.n	8006682 <HAL_TIM_IC_Start+0x42>
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	2b08      	cmp	r3, #8
 800666e:	d104      	bne.n	800667a <HAL_TIM_IC_Start+0x3a>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006676:	b2db      	uxtb	r3, r3
 8006678:	e003      	b.n	8006682 <HAL_TIM_IC_Start+0x42>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006680:	b2db      	uxtb	r3, r3
 8006682:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d104      	bne.n	8006694 <HAL_TIM_IC_Start+0x54>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006690:	b2db      	uxtb	r3, r3
 8006692:	e013      	b.n	80066bc <HAL_TIM_IC_Start+0x7c>
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b04      	cmp	r3, #4
 8006698:	d104      	bne.n	80066a4 <HAL_TIM_IC_Start+0x64>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	e00b      	b.n	80066bc <HAL_TIM_IC_Start+0x7c>
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	2b08      	cmp	r3, #8
 80066a8:	d104      	bne.n	80066b4 <HAL_TIM_IC_Start+0x74>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	e003      	b.n	80066bc <HAL_TIM_IC_Start+0x7c>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80066be:	7bfb      	ldrb	r3, [r7, #15]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d102      	bne.n	80066ca <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80066c4:	7bbb      	ldrb	r3, [r7, #14]
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d001      	beq.n	80066ce <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e081      	b.n	80067d2 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d104      	bne.n	80066de <HAL_TIM_IC_Start+0x9e>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2202      	movs	r2, #2
 80066d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066dc:	e013      	b.n	8006706 <HAL_TIM_IC_Start+0xc6>
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	2b04      	cmp	r3, #4
 80066e2:	d104      	bne.n	80066ee <HAL_TIM_IC_Start+0xae>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2202      	movs	r2, #2
 80066e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066ec:	e00b      	b.n	8006706 <HAL_TIM_IC_Start+0xc6>
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	2b08      	cmp	r3, #8
 80066f2:	d104      	bne.n	80066fe <HAL_TIM_IC_Start+0xbe>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066fc:	e003      	b.n	8006706 <HAL_TIM_IC_Start+0xc6>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2202      	movs	r2, #2
 8006702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d104      	bne.n	8006716 <HAL_TIM_IC_Start+0xd6>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2202      	movs	r2, #2
 8006710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006714:	e013      	b.n	800673e <HAL_TIM_IC_Start+0xfe>
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	2b04      	cmp	r3, #4
 800671a:	d104      	bne.n	8006726 <HAL_TIM_IC_Start+0xe6>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2202      	movs	r2, #2
 8006720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006724:	e00b      	b.n	800673e <HAL_TIM_IC_Start+0xfe>
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	2b08      	cmp	r3, #8
 800672a:	d104      	bne.n	8006736 <HAL_TIM_IC_Start+0xf6>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2202      	movs	r2, #2
 8006730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006734:	e003      	b.n	800673e <HAL_TIM_IC_Start+0xfe>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2202      	movs	r2, #2
 800673a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2201      	movs	r2, #1
 8006744:	6839      	ldr	r1, [r7, #0]
 8006746:	4618      	mov	r0, r3
 8006748:	f001 f9f6 	bl	8007b38 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a22      	ldr	r2, [pc, #136]	; (80067dc <HAL_TIM_IC_Start+0x19c>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d022      	beq.n	800679c <HAL_TIM_IC_Start+0x15c>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800675e:	d01d      	beq.n	800679c <HAL_TIM_IC_Start+0x15c>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a1e      	ldr	r2, [pc, #120]	; (80067e0 <HAL_TIM_IC_Start+0x1a0>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d018      	beq.n	800679c <HAL_TIM_IC_Start+0x15c>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a1d      	ldr	r2, [pc, #116]	; (80067e4 <HAL_TIM_IC_Start+0x1a4>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d013      	beq.n	800679c <HAL_TIM_IC_Start+0x15c>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a1b      	ldr	r2, [pc, #108]	; (80067e8 <HAL_TIM_IC_Start+0x1a8>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d00e      	beq.n	800679c <HAL_TIM_IC_Start+0x15c>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1a      	ldr	r2, [pc, #104]	; (80067ec <HAL_TIM_IC_Start+0x1ac>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d009      	beq.n	800679c <HAL_TIM_IC_Start+0x15c>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a18      	ldr	r2, [pc, #96]	; (80067f0 <HAL_TIM_IC_Start+0x1b0>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d004      	beq.n	800679c <HAL_TIM_IC_Start+0x15c>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a17      	ldr	r2, [pc, #92]	; (80067f4 <HAL_TIM_IC_Start+0x1b4>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d111      	bne.n	80067c0 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 0307 	and.w	r3, r3, #7
 80067a6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	2b06      	cmp	r3, #6
 80067ac:	d010      	beq.n	80067d0 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f042 0201 	orr.w	r2, r2, #1
 80067bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067be:	e007      	b.n	80067d0 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f042 0201 	orr.w	r2, r2, #1
 80067ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	40010000 	.word	0x40010000
 80067e0:	40000400 	.word	0x40000400
 80067e4:	40000800 	.word	0x40000800
 80067e8:	40000c00 	.word	0x40000c00
 80067ec:	40010400 	.word	0x40010400
 80067f0:	40014000 	.word	0x40014000
 80067f4:	40001800 	.word	0x40001800

080067f8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d104      	bne.n	8006816 <HAL_TIM_IC_Start_IT+0x1e>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006812:	b2db      	uxtb	r3, r3
 8006814:	e013      	b.n	800683e <HAL_TIM_IC_Start_IT+0x46>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	2b04      	cmp	r3, #4
 800681a:	d104      	bne.n	8006826 <HAL_TIM_IC_Start_IT+0x2e>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006822:	b2db      	uxtb	r3, r3
 8006824:	e00b      	b.n	800683e <HAL_TIM_IC_Start_IT+0x46>
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b08      	cmp	r3, #8
 800682a:	d104      	bne.n	8006836 <HAL_TIM_IC_Start_IT+0x3e>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006832:	b2db      	uxtb	r3, r3
 8006834:	e003      	b.n	800683e <HAL_TIM_IC_Start_IT+0x46>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800683c:	b2db      	uxtb	r3, r3
 800683e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d104      	bne.n	8006850 <HAL_TIM_IC_Start_IT+0x58>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800684c:	b2db      	uxtb	r3, r3
 800684e:	e013      	b.n	8006878 <HAL_TIM_IC_Start_IT+0x80>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b04      	cmp	r3, #4
 8006854:	d104      	bne.n	8006860 <HAL_TIM_IC_Start_IT+0x68>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800685c:	b2db      	uxtb	r3, r3
 800685e:	e00b      	b.n	8006878 <HAL_TIM_IC_Start_IT+0x80>
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	2b08      	cmp	r3, #8
 8006864:	d104      	bne.n	8006870 <HAL_TIM_IC_Start_IT+0x78>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800686c:	b2db      	uxtb	r3, r3
 800686e:	e003      	b.n	8006878 <HAL_TIM_IC_Start_IT+0x80>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006876:	b2db      	uxtb	r3, r3
 8006878:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800687a:	7bbb      	ldrb	r3, [r7, #14]
 800687c:	2b01      	cmp	r3, #1
 800687e:	d102      	bne.n	8006886 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006880:	7b7b      	ldrb	r3, [r7, #13]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d001      	beq.n	800688a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e0cc      	b.n	8006a24 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d104      	bne.n	800689a <HAL_TIM_IC_Start_IT+0xa2>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006898:	e013      	b.n	80068c2 <HAL_TIM_IC_Start_IT+0xca>
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b04      	cmp	r3, #4
 800689e:	d104      	bne.n	80068aa <HAL_TIM_IC_Start_IT+0xb2>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068a8:	e00b      	b.n	80068c2 <HAL_TIM_IC_Start_IT+0xca>
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	2b08      	cmp	r3, #8
 80068ae:	d104      	bne.n	80068ba <HAL_TIM_IC_Start_IT+0xc2>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068b8:	e003      	b.n	80068c2 <HAL_TIM_IC_Start_IT+0xca>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2202      	movs	r2, #2
 80068be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d104      	bne.n	80068d2 <HAL_TIM_IC_Start_IT+0xda>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068d0:	e013      	b.n	80068fa <HAL_TIM_IC_Start_IT+0x102>
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	2b04      	cmp	r3, #4
 80068d6:	d104      	bne.n	80068e2 <HAL_TIM_IC_Start_IT+0xea>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2202      	movs	r2, #2
 80068dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068e0:	e00b      	b.n	80068fa <HAL_TIM_IC_Start_IT+0x102>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	2b08      	cmp	r3, #8
 80068e6:	d104      	bne.n	80068f2 <HAL_TIM_IC_Start_IT+0xfa>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2202      	movs	r2, #2
 80068ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068f0:	e003      	b.n	80068fa <HAL_TIM_IC_Start_IT+0x102>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2202      	movs	r2, #2
 80068f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	2b0c      	cmp	r3, #12
 80068fe:	d841      	bhi.n	8006984 <HAL_TIM_IC_Start_IT+0x18c>
 8006900:	a201      	add	r2, pc, #4	; (adr r2, 8006908 <HAL_TIM_IC_Start_IT+0x110>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	0800693d 	.word	0x0800693d
 800690c:	08006985 	.word	0x08006985
 8006910:	08006985 	.word	0x08006985
 8006914:	08006985 	.word	0x08006985
 8006918:	0800694f 	.word	0x0800694f
 800691c:	08006985 	.word	0x08006985
 8006920:	08006985 	.word	0x08006985
 8006924:	08006985 	.word	0x08006985
 8006928:	08006961 	.word	0x08006961
 800692c:	08006985 	.word	0x08006985
 8006930:	08006985 	.word	0x08006985
 8006934:	08006985 	.word	0x08006985
 8006938:	08006973 	.word	0x08006973
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	68da      	ldr	r2, [r3, #12]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f042 0202 	orr.w	r2, r2, #2
 800694a:	60da      	str	r2, [r3, #12]
      break;
 800694c:	e01d      	b.n	800698a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68da      	ldr	r2, [r3, #12]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f042 0204 	orr.w	r2, r2, #4
 800695c:	60da      	str	r2, [r3, #12]
      break;
 800695e:	e014      	b.n	800698a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68da      	ldr	r2, [r3, #12]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0208 	orr.w	r2, r2, #8
 800696e:	60da      	str	r2, [r3, #12]
      break;
 8006970:	e00b      	b.n	800698a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f042 0210 	orr.w	r2, r2, #16
 8006980:	60da      	str	r2, [r3, #12]
      break;
 8006982:	e002      	b.n	800698a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	73fb      	strb	r3, [r7, #15]
      break;
 8006988:	bf00      	nop
  }

  if (status == HAL_OK)
 800698a:	7bfb      	ldrb	r3, [r7, #15]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d148      	bne.n	8006a22 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2201      	movs	r2, #1
 8006996:	6839      	ldr	r1, [r7, #0]
 8006998:	4618      	mov	r0, r3
 800699a:	f001 f8cd 	bl	8007b38 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a22      	ldr	r2, [pc, #136]	; (8006a2c <HAL_TIM_IC_Start_IT+0x234>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d022      	beq.n	80069ee <HAL_TIM_IC_Start_IT+0x1f6>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069b0:	d01d      	beq.n	80069ee <HAL_TIM_IC_Start_IT+0x1f6>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a1e      	ldr	r2, [pc, #120]	; (8006a30 <HAL_TIM_IC_Start_IT+0x238>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d018      	beq.n	80069ee <HAL_TIM_IC_Start_IT+0x1f6>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a1c      	ldr	r2, [pc, #112]	; (8006a34 <HAL_TIM_IC_Start_IT+0x23c>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d013      	beq.n	80069ee <HAL_TIM_IC_Start_IT+0x1f6>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a1b      	ldr	r2, [pc, #108]	; (8006a38 <HAL_TIM_IC_Start_IT+0x240>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d00e      	beq.n	80069ee <HAL_TIM_IC_Start_IT+0x1f6>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a19      	ldr	r2, [pc, #100]	; (8006a3c <HAL_TIM_IC_Start_IT+0x244>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d009      	beq.n	80069ee <HAL_TIM_IC_Start_IT+0x1f6>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a18      	ldr	r2, [pc, #96]	; (8006a40 <HAL_TIM_IC_Start_IT+0x248>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d004      	beq.n	80069ee <HAL_TIM_IC_Start_IT+0x1f6>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a16      	ldr	r2, [pc, #88]	; (8006a44 <HAL_TIM_IC_Start_IT+0x24c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d111      	bne.n	8006a12 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f003 0307 	and.w	r3, r3, #7
 80069f8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2b06      	cmp	r3, #6
 80069fe:	d010      	beq.n	8006a22 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f042 0201 	orr.w	r2, r2, #1
 8006a0e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a10:	e007      	b.n	8006a22 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f042 0201 	orr.w	r2, r2, #1
 8006a20:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	40010000 	.word	0x40010000
 8006a30:	40000400 	.word	0x40000400
 8006a34:	40000800 	.word	0x40000800
 8006a38:	40000c00 	.word	0x40000c00
 8006a3c:	40010400 	.word	0x40010400
 8006a40:	40014000 	.word	0x40014000
 8006a44:	40001800 	.word	0x40001800

08006a48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	f003 0302 	and.w	r3, r3, #2
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d122      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d11b      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f06f 0202 	mvn.w	r2, #2
 8006a74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	f003 0303 	and.w	r3, r3, #3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f7fb fdc2 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 8006a90:	e005      	b.n	8006a9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fb8c 	bl	80071b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fb93 	bl	80071c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	f003 0304 	and.w	r3, r3, #4
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d122      	bne.n	8006af8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b04      	cmp	r3, #4
 8006abe:	d11b      	bne.n	8006af8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f06f 0204 	mvn.w	r2, #4
 8006ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2202      	movs	r2, #2
 8006ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d003      	beq.n	8006ae6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f7fb fd98 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 8006ae4:	e005      	b.n	8006af2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 fb62 	bl	80071b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fb69 	bl	80071c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d122      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	f003 0308 	and.w	r3, r3, #8
 8006b10:	2b08      	cmp	r3, #8
 8006b12:	d11b      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f06f 0208 	mvn.w	r2, #8
 8006b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2204      	movs	r2, #4
 8006b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	f003 0303 	and.w	r3, r3, #3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d003      	beq.n	8006b3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7fb fd6e 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 8006b38:	e005      	b.n	8006b46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 fb38 	bl	80071b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 fb3f 	bl	80071c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f003 0310 	and.w	r3, r3, #16
 8006b56:	2b10      	cmp	r3, #16
 8006b58:	d122      	bne.n	8006ba0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	f003 0310 	and.w	r3, r3, #16
 8006b64:	2b10      	cmp	r3, #16
 8006b66:	d11b      	bne.n	8006ba0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f06f 0210 	mvn.w	r2, #16
 8006b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2208      	movs	r2, #8
 8006b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d003      	beq.n	8006b8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f7fb fd44 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 8006b8c:	e005      	b.n	8006b9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 fb0e 	bl	80071b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 fb15 	bl	80071c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d10e      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	f003 0301 	and.w	r3, r3, #1
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d107      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f06f 0201 	mvn.w	r2, #1
 8006bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7fb fd0c 	bl	80025e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd6:	2b80      	cmp	r3, #128	; 0x80
 8006bd8:	d10e      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be4:	2b80      	cmp	r3, #128	; 0x80
 8006be6:	d107      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f001 f84c 	bl	8007c90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c02:	2b40      	cmp	r3, #64	; 0x40
 8006c04:	d10e      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c10:	2b40      	cmp	r3, #64	; 0x40
 8006c12:	d107      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 fada 	bl	80071d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	f003 0320 	and.w	r3, r3, #32
 8006c2e:	2b20      	cmp	r3, #32
 8006c30:	d10e      	bne.n	8006c50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f003 0320 	and.w	r3, r3, #32
 8006c3c:	2b20      	cmp	r3, #32
 8006c3e:	d107      	bne.n	8006c50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f06f 0220 	mvn.w	r2, #32
 8006c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f001 f816 	bl	8007c7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c50:	bf00      	nop
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c64:	2300      	movs	r3, #0
 8006c66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d101      	bne.n	8006c76 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006c72:	2302      	movs	r3, #2
 8006c74:	e088      	b.n	8006d88 <HAL_TIM_IC_ConfigChannel+0x130>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d11b      	bne.n	8006cbc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6818      	ldr	r0, [r3, #0]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	6819      	ldr	r1, [r3, #0]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	f000 fd8c 	bl	80077b0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	699a      	ldr	r2, [r3, #24]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f022 020c 	bic.w	r2, r2, #12
 8006ca6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	6999      	ldr	r1, [r3, #24]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	689a      	ldr	r2, [r3, #8]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	619a      	str	r2, [r3, #24]
 8006cba:	e060      	b.n	8006d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d11c      	bne.n	8006cfc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6818      	ldr	r0, [r3, #0]
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	6819      	ldr	r1, [r3, #0]
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	685a      	ldr	r2, [r3, #4]
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	f000 fe10 	bl	80078f6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	699a      	ldr	r2, [r3, #24]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ce4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6999      	ldr	r1, [r3, #24]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	021a      	lsls	r2, r3, #8
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	430a      	orrs	r2, r1
 8006cf8:	619a      	str	r2, [r3, #24]
 8006cfa:	e040      	b.n	8006d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b08      	cmp	r3, #8
 8006d00:	d11b      	bne.n	8006d3a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6818      	ldr	r0, [r3, #0]
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	6819      	ldr	r1, [r3, #0]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f000 fe5d 	bl	80079d0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	69da      	ldr	r2, [r3, #28]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 020c 	bic.w	r2, r2, #12
 8006d24:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	69d9      	ldr	r1, [r3, #28]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	689a      	ldr	r2, [r3, #8]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	430a      	orrs	r2, r1
 8006d36:	61da      	str	r2, [r3, #28]
 8006d38:	e021      	b.n	8006d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2b0c      	cmp	r3, #12
 8006d3e:	d11c      	bne.n	8006d7a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6818      	ldr	r0, [r3, #0]
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	6819      	ldr	r1, [r3, #0]
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	f000 fe7a 	bl	8007a48 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	69da      	ldr	r2, [r3, #28]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d62:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	69d9      	ldr	r1, [r3, #28]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	021a      	lsls	r2, r3, #8
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	430a      	orrs	r2, r1
 8006d76:	61da      	str	r2, [r3, #28]
 8006d78:	e001      	b.n	8006d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3718      	adds	r7, #24
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d101      	bne.n	8006dae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006daa:	2302      	movs	r3, #2
 8006dac:	e0ae      	b.n	8006f0c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2201      	movs	r2, #1
 8006db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b0c      	cmp	r3, #12
 8006dba:	f200 809f 	bhi.w	8006efc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006dbe:	a201      	add	r2, pc, #4	; (adr r2, 8006dc4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc4:	08006df9 	.word	0x08006df9
 8006dc8:	08006efd 	.word	0x08006efd
 8006dcc:	08006efd 	.word	0x08006efd
 8006dd0:	08006efd 	.word	0x08006efd
 8006dd4:	08006e39 	.word	0x08006e39
 8006dd8:	08006efd 	.word	0x08006efd
 8006ddc:	08006efd 	.word	0x08006efd
 8006de0:	08006efd 	.word	0x08006efd
 8006de4:	08006e7b 	.word	0x08006e7b
 8006de8:	08006efd 	.word	0x08006efd
 8006dec:	08006efd 	.word	0x08006efd
 8006df0:	08006efd 	.word	0x08006efd
 8006df4:	08006ebb 	.word	0x08006ebb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68b9      	ldr	r1, [r7, #8]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 fa94 	bl	800732c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	699a      	ldr	r2, [r3, #24]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0208 	orr.w	r2, r2, #8
 8006e12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	699a      	ldr	r2, [r3, #24]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f022 0204 	bic.w	r2, r2, #4
 8006e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6999      	ldr	r1, [r3, #24]
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	691a      	ldr	r2, [r3, #16]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	619a      	str	r2, [r3, #24]
      break;
 8006e36:	e064      	b.n	8006f02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68b9      	ldr	r1, [r7, #8]
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 fae4 	bl	800740c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	699a      	ldr	r2, [r3, #24]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6999      	ldr	r1, [r3, #24]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	021a      	lsls	r2, r3, #8
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	430a      	orrs	r2, r1
 8006e76:	619a      	str	r2, [r3, #24]
      break;
 8006e78:	e043      	b.n	8006f02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68b9      	ldr	r1, [r7, #8]
 8006e80:	4618      	mov	r0, r3
 8006e82:	f000 fb39 	bl	80074f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69da      	ldr	r2, [r3, #28]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f042 0208 	orr.w	r2, r2, #8
 8006e94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	69da      	ldr	r2, [r3, #28]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 0204 	bic.w	r2, r2, #4
 8006ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	69d9      	ldr	r1, [r3, #28]
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	691a      	ldr	r2, [r3, #16]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	430a      	orrs	r2, r1
 8006eb6:	61da      	str	r2, [r3, #28]
      break;
 8006eb8:	e023      	b.n	8006f02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68b9      	ldr	r1, [r7, #8]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f000 fb8d 	bl	80075e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	69da      	ldr	r2, [r3, #28]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ed4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ee4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	69d9      	ldr	r1, [r3, #28]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	021a      	lsls	r2, r3, #8
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	61da      	str	r2, [r3, #28]
      break;
 8006efa:	e002      	b.n	8006f02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	75fb      	strb	r3, [r7, #23]
      break;
 8006f00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3718      	adds	r7, #24
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_TIM_ConfigClockSource+0x1c>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e0b4      	b.n	800709a <HAL_TIM_ConfigClockSource+0x186>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2202      	movs	r2, #2
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f68:	d03e      	beq.n	8006fe8 <HAL_TIM_ConfigClockSource+0xd4>
 8006f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f6e:	f200 8087 	bhi.w	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f76:	f000 8086 	beq.w	8007086 <HAL_TIM_ConfigClockSource+0x172>
 8006f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f7e:	d87f      	bhi.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006f80:	2b70      	cmp	r3, #112	; 0x70
 8006f82:	d01a      	beq.n	8006fba <HAL_TIM_ConfigClockSource+0xa6>
 8006f84:	2b70      	cmp	r3, #112	; 0x70
 8006f86:	d87b      	bhi.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006f88:	2b60      	cmp	r3, #96	; 0x60
 8006f8a:	d050      	beq.n	800702e <HAL_TIM_ConfigClockSource+0x11a>
 8006f8c:	2b60      	cmp	r3, #96	; 0x60
 8006f8e:	d877      	bhi.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006f90:	2b50      	cmp	r3, #80	; 0x50
 8006f92:	d03c      	beq.n	800700e <HAL_TIM_ConfigClockSource+0xfa>
 8006f94:	2b50      	cmp	r3, #80	; 0x50
 8006f96:	d873      	bhi.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006f98:	2b40      	cmp	r3, #64	; 0x40
 8006f9a:	d058      	beq.n	800704e <HAL_TIM_ConfigClockSource+0x13a>
 8006f9c:	2b40      	cmp	r3, #64	; 0x40
 8006f9e:	d86f      	bhi.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006fa0:	2b30      	cmp	r3, #48	; 0x30
 8006fa2:	d064      	beq.n	800706e <HAL_TIM_ConfigClockSource+0x15a>
 8006fa4:	2b30      	cmp	r3, #48	; 0x30
 8006fa6:	d86b      	bhi.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006fa8:	2b20      	cmp	r3, #32
 8006faa:	d060      	beq.n	800706e <HAL_TIM_ConfigClockSource+0x15a>
 8006fac:	2b20      	cmp	r3, #32
 8006fae:	d867      	bhi.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d05c      	beq.n	800706e <HAL_TIM_ConfigClockSource+0x15a>
 8006fb4:	2b10      	cmp	r3, #16
 8006fb6:	d05a      	beq.n	800706e <HAL_TIM_ConfigClockSource+0x15a>
 8006fb8:	e062      	b.n	8007080 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6818      	ldr	r0, [r3, #0]
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	6899      	ldr	r1, [r3, #8]
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	f000 fd95 	bl	8007af8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006fdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68ba      	ldr	r2, [r7, #8]
 8006fe4:	609a      	str	r2, [r3, #8]
      break;
 8006fe6:	e04f      	b.n	8007088 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6818      	ldr	r0, [r3, #0]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	6899      	ldr	r1, [r3, #8]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	685a      	ldr	r2, [r3, #4]
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	f000 fd7e 	bl	8007af8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	689a      	ldr	r2, [r3, #8]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800700a:	609a      	str	r2, [r3, #8]
      break;
 800700c:	e03c      	b.n	8007088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6818      	ldr	r0, [r3, #0]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	6859      	ldr	r1, [r3, #4]
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	461a      	mov	r2, r3
 800701c:	f000 fc3c 	bl	8007898 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2150      	movs	r1, #80	; 0x50
 8007026:	4618      	mov	r0, r3
 8007028:	f000 fd4b 	bl	8007ac2 <TIM_ITRx_SetConfig>
      break;
 800702c:	e02c      	b.n	8007088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6818      	ldr	r0, [r3, #0]
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	6859      	ldr	r1, [r3, #4]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	461a      	mov	r2, r3
 800703c:	f000 fc98 	bl	8007970 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2160      	movs	r1, #96	; 0x60
 8007046:	4618      	mov	r0, r3
 8007048:	f000 fd3b 	bl	8007ac2 <TIM_ITRx_SetConfig>
      break;
 800704c:	e01c      	b.n	8007088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6818      	ldr	r0, [r3, #0]
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	6859      	ldr	r1, [r3, #4]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	461a      	mov	r2, r3
 800705c:	f000 fc1c 	bl	8007898 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2140      	movs	r1, #64	; 0x40
 8007066:	4618      	mov	r0, r3
 8007068:	f000 fd2b 	bl	8007ac2 <TIM_ITRx_SetConfig>
      break;
 800706c:	e00c      	b.n	8007088 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4619      	mov	r1, r3
 8007078:	4610      	mov	r0, r2
 800707a:	f000 fd22 	bl	8007ac2 <TIM_ITRx_SetConfig>
      break;
 800707e:	e003      	b.n	8007088 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	73fb      	strb	r3, [r7, #15]
      break;
 8007084:	e000      	b.n	8007088 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007086:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007098:	7bfb      	ldrb	r3, [r7, #15]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b082      	sub	sp, #8
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
 80070aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d101      	bne.n	80070ba <HAL_TIM_SlaveConfigSynchro+0x18>
 80070b6:	2302      	movs	r3, #2
 80070b8:	e031      	b.n	800711e <HAL_TIM_SlaveConfigSynchro+0x7c>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2202      	movs	r2, #2
 80070c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80070ca:	6839      	ldr	r1, [r7, #0]
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 fadd 	bl	800768c <TIM_SlaveTimer_SetConfig>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d009      	beq.n	80070ec <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e018      	b.n	800711e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070fa:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68da      	ldr	r2, [r3, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800710a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
	...

08007128 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007128:	b480      	push	{r7}
 800712a:	b085      	sub	sp, #20
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007132:	2300      	movs	r3, #0
 8007134:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	2b0c      	cmp	r3, #12
 800713a:	d831      	bhi.n	80071a0 <HAL_TIM_ReadCapturedValue+0x78>
 800713c:	a201      	add	r2, pc, #4	; (adr r2, 8007144 <HAL_TIM_ReadCapturedValue+0x1c>)
 800713e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007142:	bf00      	nop
 8007144:	08007179 	.word	0x08007179
 8007148:	080071a1 	.word	0x080071a1
 800714c:	080071a1 	.word	0x080071a1
 8007150:	080071a1 	.word	0x080071a1
 8007154:	08007183 	.word	0x08007183
 8007158:	080071a1 	.word	0x080071a1
 800715c:	080071a1 	.word	0x080071a1
 8007160:	080071a1 	.word	0x080071a1
 8007164:	0800718d 	.word	0x0800718d
 8007168:	080071a1 	.word	0x080071a1
 800716c:	080071a1 	.word	0x080071a1
 8007170:	080071a1 	.word	0x080071a1
 8007174:	08007197 	.word	0x08007197
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800717e:	60fb      	str	r3, [r7, #12]

      break;
 8007180:	e00f      	b.n	80071a2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007188:	60fb      	str	r3, [r7, #12]

      break;
 800718a:	e00a      	b.n	80071a2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007192:	60fb      	str	r3, [r7, #12]

      break;
 8007194:	e005      	b.n	80071a2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719c:	60fb      	str	r3, [r7, #12]

      break;
 800719e:	e000      	b.n	80071a2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80071a0:	bf00      	nop
  }

  return tmpreg;
 80071a2:	68fb      	ldr	r3, [r7, #12]
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80071b8:	bf00      	nop
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071cc:	bf00      	nop
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071e0:	bf00      	nop
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a40      	ldr	r2, [pc, #256]	; (8007300 <TIM_Base_SetConfig+0x114>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d013      	beq.n	800722c <TIM_Base_SetConfig+0x40>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800720a:	d00f      	beq.n	800722c <TIM_Base_SetConfig+0x40>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a3d      	ldr	r2, [pc, #244]	; (8007304 <TIM_Base_SetConfig+0x118>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d00b      	beq.n	800722c <TIM_Base_SetConfig+0x40>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	4a3c      	ldr	r2, [pc, #240]	; (8007308 <TIM_Base_SetConfig+0x11c>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d007      	beq.n	800722c <TIM_Base_SetConfig+0x40>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a3b      	ldr	r2, [pc, #236]	; (800730c <TIM_Base_SetConfig+0x120>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d003      	beq.n	800722c <TIM_Base_SetConfig+0x40>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	4a3a      	ldr	r2, [pc, #232]	; (8007310 <TIM_Base_SetConfig+0x124>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d108      	bne.n	800723e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007232:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	4313      	orrs	r3, r2
 800723c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a2f      	ldr	r2, [pc, #188]	; (8007300 <TIM_Base_SetConfig+0x114>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d02b      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800724c:	d027      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a2c      	ldr	r2, [pc, #176]	; (8007304 <TIM_Base_SetConfig+0x118>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d023      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a2b      	ldr	r2, [pc, #172]	; (8007308 <TIM_Base_SetConfig+0x11c>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d01f      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a2a      	ldr	r2, [pc, #168]	; (800730c <TIM_Base_SetConfig+0x120>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d01b      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a29      	ldr	r2, [pc, #164]	; (8007310 <TIM_Base_SetConfig+0x124>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d017      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a28      	ldr	r2, [pc, #160]	; (8007314 <TIM_Base_SetConfig+0x128>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d013      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a27      	ldr	r2, [pc, #156]	; (8007318 <TIM_Base_SetConfig+0x12c>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d00f      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a26      	ldr	r2, [pc, #152]	; (800731c <TIM_Base_SetConfig+0x130>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d00b      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a25      	ldr	r2, [pc, #148]	; (8007320 <TIM_Base_SetConfig+0x134>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d007      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a24      	ldr	r2, [pc, #144]	; (8007324 <TIM_Base_SetConfig+0x138>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d003      	beq.n	800729e <TIM_Base_SetConfig+0xb2>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a23      	ldr	r2, [pc, #140]	; (8007328 <TIM_Base_SetConfig+0x13c>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d108      	bne.n	80072b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	4313      	orrs	r3, r2
 80072ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	689a      	ldr	r2, [r3, #8]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a0a      	ldr	r2, [pc, #40]	; (8007300 <TIM_Base_SetConfig+0x114>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d003      	beq.n	80072e4 <TIM_Base_SetConfig+0xf8>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	4a0c      	ldr	r2, [pc, #48]	; (8007310 <TIM_Base_SetConfig+0x124>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d103      	bne.n	80072ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	691a      	ldr	r2, [r3, #16]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	615a      	str	r2, [r3, #20]
}
 80072f2:	bf00      	nop
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	40010000 	.word	0x40010000
 8007304:	40000400 	.word	0x40000400
 8007308:	40000800 	.word	0x40000800
 800730c:	40000c00 	.word	0x40000c00
 8007310:	40010400 	.word	0x40010400
 8007314:	40014000 	.word	0x40014000
 8007318:	40014400 	.word	0x40014400
 800731c:	40014800 	.word	0x40014800
 8007320:	40001800 	.word	0x40001800
 8007324:	40001c00 	.word	0x40001c00
 8007328:	40002000 	.word	0x40002000

0800732c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800732c:	b480      	push	{r7}
 800732e:	b087      	sub	sp, #28
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a1b      	ldr	r3, [r3, #32]
 800733a:	f023 0201 	bic.w	r2, r3, #1
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a1b      	ldr	r3, [r3, #32]
 8007346:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800735a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f023 0303 	bic.w	r3, r3, #3
 8007362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68fa      	ldr	r2, [r7, #12]
 800736a:	4313      	orrs	r3, r2
 800736c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f023 0302 	bic.w	r3, r3, #2
 8007374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	4313      	orrs	r3, r2
 800737e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a20      	ldr	r2, [pc, #128]	; (8007404 <TIM_OC1_SetConfig+0xd8>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d003      	beq.n	8007390 <TIM_OC1_SetConfig+0x64>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a1f      	ldr	r2, [pc, #124]	; (8007408 <TIM_OC1_SetConfig+0xdc>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d10c      	bne.n	80073aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f023 0308 	bic.w	r3, r3, #8
 8007396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	4313      	orrs	r3, r2
 80073a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	f023 0304 	bic.w	r3, r3, #4
 80073a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a15      	ldr	r2, [pc, #84]	; (8007404 <TIM_OC1_SetConfig+0xd8>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d003      	beq.n	80073ba <TIM_OC1_SetConfig+0x8e>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a14      	ldr	r2, [pc, #80]	; (8007408 <TIM_OC1_SetConfig+0xdc>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d111      	bne.n	80073de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	695b      	ldr	r3, [r3, #20]
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	699b      	ldr	r3, [r3, #24]
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	4313      	orrs	r3, r2
 80073dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	685a      	ldr	r2, [r3, #4]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	621a      	str	r2, [r3, #32]
}
 80073f8:	bf00      	nop
 80073fa:	371c      	adds	r7, #28
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	40010000 	.word	0x40010000
 8007408:	40010400 	.word	0x40010400

0800740c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800740c:	b480      	push	{r7}
 800740e:	b087      	sub	sp, #28
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a1b      	ldr	r3, [r3, #32]
 800741a:	f023 0210 	bic.w	r2, r3, #16
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a1b      	ldr	r3, [r3, #32]
 8007426:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800743a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	021b      	lsls	r3, r3, #8
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4313      	orrs	r3, r2
 800744e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	f023 0320 	bic.w	r3, r3, #32
 8007456:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	011b      	lsls	r3, r3, #4
 800745e:	697a      	ldr	r2, [r7, #20]
 8007460:	4313      	orrs	r3, r2
 8007462:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a22      	ldr	r2, [pc, #136]	; (80074f0 <TIM_OC2_SetConfig+0xe4>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d003      	beq.n	8007474 <TIM_OC2_SetConfig+0x68>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a21      	ldr	r2, [pc, #132]	; (80074f4 <TIM_OC2_SetConfig+0xe8>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d10d      	bne.n	8007490 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800747a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	011b      	lsls	r3, r3, #4
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	4313      	orrs	r3, r2
 8007486:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800748e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a17      	ldr	r2, [pc, #92]	; (80074f0 <TIM_OC2_SetConfig+0xe4>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d003      	beq.n	80074a0 <TIM_OC2_SetConfig+0x94>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a16      	ldr	r2, [pc, #88]	; (80074f4 <TIM_OC2_SetConfig+0xe8>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d113      	bne.n	80074c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	693a      	ldr	r2, [r7, #16]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	693a      	ldr	r2, [r7, #16]
 80074cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	685a      	ldr	r2, [r3, #4]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	621a      	str	r2, [r3, #32]
}
 80074e2:	bf00      	nop
 80074e4:	371c      	adds	r7, #28
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	40010000 	.word	0x40010000
 80074f4:	40010400 	.word	0x40010400

080074f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b087      	sub	sp, #28
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a1b      	ldr	r3, [r3, #32]
 8007506:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a1b      	ldr	r3, [r3, #32]
 8007512:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	69db      	ldr	r3, [r3, #28]
 800751e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f023 0303 	bic.w	r3, r3, #3
 800752e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	4313      	orrs	r3, r2
 8007538:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007540:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	021b      	lsls	r3, r3, #8
 8007548:	697a      	ldr	r2, [r7, #20]
 800754a:	4313      	orrs	r3, r2
 800754c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4a21      	ldr	r2, [pc, #132]	; (80075d8 <TIM_OC3_SetConfig+0xe0>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d003      	beq.n	800755e <TIM_OC3_SetConfig+0x66>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a20      	ldr	r2, [pc, #128]	; (80075dc <TIM_OC3_SetConfig+0xe4>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d10d      	bne.n	800757a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007564:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	021b      	lsls	r3, r3, #8
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	4313      	orrs	r3, r2
 8007570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a16      	ldr	r2, [pc, #88]	; (80075d8 <TIM_OC3_SetConfig+0xe0>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d003      	beq.n	800758a <TIM_OC3_SetConfig+0x92>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a15      	ldr	r2, [pc, #84]	; (80075dc <TIM_OC3_SetConfig+0xe4>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d113      	bne.n	80075b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007590:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007598:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	011b      	lsls	r3, r3, #4
 80075a0:	693a      	ldr	r2, [r7, #16]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	011b      	lsls	r3, r3, #4
 80075ac:	693a      	ldr	r2, [r7, #16]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	685a      	ldr	r2, [r3, #4]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	621a      	str	r2, [r3, #32]
}
 80075cc:	bf00      	nop
 80075ce:	371c      	adds	r7, #28
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr
 80075d8:	40010000 	.word	0x40010000
 80075dc:	40010400 	.word	0x40010400

080075e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b087      	sub	sp, #28
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a1b      	ldr	r3, [r3, #32]
 80075fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	69db      	ldr	r3, [r3, #28]
 8007606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800760e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007616:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	021b      	lsls	r3, r3, #8
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	4313      	orrs	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800762a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	031b      	lsls	r3, r3, #12
 8007632:	693a      	ldr	r2, [r7, #16]
 8007634:	4313      	orrs	r3, r2
 8007636:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a12      	ldr	r2, [pc, #72]	; (8007684 <TIM_OC4_SetConfig+0xa4>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d003      	beq.n	8007648 <TIM_OC4_SetConfig+0x68>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	4a11      	ldr	r2, [pc, #68]	; (8007688 <TIM_OC4_SetConfig+0xa8>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d109      	bne.n	800765c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800764e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	695b      	ldr	r3, [r3, #20]
 8007654:	019b      	lsls	r3, r3, #6
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	4313      	orrs	r3, r2
 800765a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	697a      	ldr	r2, [r7, #20]
 8007660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	621a      	str	r2, [r3, #32]
}
 8007676:	bf00      	nop
 8007678:	371c      	adds	r7, #28
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	40010000 	.word	0x40010000
 8007688:	40010400 	.word	0x40010400

0800768c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b086      	sub	sp, #24
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007696:	2300      	movs	r3, #0
 8007698:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076a8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	693a      	ldr	r2, [r7, #16]
 80076b0:	4313      	orrs	r3, r2
 80076b2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	f023 0307 	bic.w	r3, r3, #7
 80076ba:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	693a      	ldr	r2, [r7, #16]
 80076cc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	2b70      	cmp	r3, #112	; 0x70
 80076d4:	d01a      	beq.n	800770c <TIM_SlaveTimer_SetConfig+0x80>
 80076d6:	2b70      	cmp	r3, #112	; 0x70
 80076d8:	d860      	bhi.n	800779c <TIM_SlaveTimer_SetConfig+0x110>
 80076da:	2b60      	cmp	r3, #96	; 0x60
 80076dc:	d054      	beq.n	8007788 <TIM_SlaveTimer_SetConfig+0xfc>
 80076de:	2b60      	cmp	r3, #96	; 0x60
 80076e0:	d85c      	bhi.n	800779c <TIM_SlaveTimer_SetConfig+0x110>
 80076e2:	2b50      	cmp	r3, #80	; 0x50
 80076e4:	d046      	beq.n	8007774 <TIM_SlaveTimer_SetConfig+0xe8>
 80076e6:	2b50      	cmp	r3, #80	; 0x50
 80076e8:	d858      	bhi.n	800779c <TIM_SlaveTimer_SetConfig+0x110>
 80076ea:	2b40      	cmp	r3, #64	; 0x40
 80076ec:	d019      	beq.n	8007722 <TIM_SlaveTimer_SetConfig+0x96>
 80076ee:	2b40      	cmp	r3, #64	; 0x40
 80076f0:	d854      	bhi.n	800779c <TIM_SlaveTimer_SetConfig+0x110>
 80076f2:	2b30      	cmp	r3, #48	; 0x30
 80076f4:	d055      	beq.n	80077a2 <TIM_SlaveTimer_SetConfig+0x116>
 80076f6:	2b30      	cmp	r3, #48	; 0x30
 80076f8:	d850      	bhi.n	800779c <TIM_SlaveTimer_SetConfig+0x110>
 80076fa:	2b20      	cmp	r3, #32
 80076fc:	d051      	beq.n	80077a2 <TIM_SlaveTimer_SetConfig+0x116>
 80076fe:	2b20      	cmp	r3, #32
 8007700:	d84c      	bhi.n	800779c <TIM_SlaveTimer_SetConfig+0x110>
 8007702:	2b00      	cmp	r3, #0
 8007704:	d04d      	beq.n	80077a2 <TIM_SlaveTimer_SetConfig+0x116>
 8007706:	2b10      	cmp	r3, #16
 8007708:	d04b      	beq.n	80077a2 <TIM_SlaveTimer_SetConfig+0x116>
 800770a:	e047      	b.n	800779c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6818      	ldr	r0, [r3, #0]
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	68d9      	ldr	r1, [r3, #12]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	691b      	ldr	r3, [r3, #16]
 800771c:	f000 f9ec 	bl	8007af8 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8007720:	e040      	b.n	80077a4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2b05      	cmp	r3, #5
 8007728:	d101      	bne.n	800772e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e03b      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6a1b      	ldr	r3, [r3, #32]
 8007734:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	6a1a      	ldr	r2, [r3, #32]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 0201 	bic.w	r2, r2, #1
 8007744:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007754:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	011b      	lsls	r3, r3, #4
 800775c:	68ba      	ldr	r2, [r7, #8]
 800775e:	4313      	orrs	r3, r2
 8007760:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	621a      	str	r2, [r3, #32]
      break;
 8007772:	e017      	b.n	80077a4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6818      	ldr	r0, [r3, #0]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	6899      	ldr	r1, [r3, #8]
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	461a      	mov	r2, r3
 8007782:	f000 f889 	bl	8007898 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007786:	e00d      	b.n	80077a4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6818      	ldr	r0, [r3, #0]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	6899      	ldr	r1, [r3, #8]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	461a      	mov	r2, r3
 8007796:	f000 f8eb 	bl	8007970 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800779a:	e003      	b.n	80077a4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	75fb      	strb	r3, [r7, #23]
      break;
 80077a0:	e000      	b.n	80077a4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80077a2:	bf00      	nop
  }

  return status;
 80077a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3718      	adds	r7, #24
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
	...

080077b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b087      	sub	sp, #28
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	f023 0201 	bic.w	r2, r3, #1
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a1b      	ldr	r3, [r3, #32]
 80077d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	4a28      	ldr	r2, [pc, #160]	; (800787c <TIM_TI1_SetConfig+0xcc>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d01b      	beq.n	8007816 <TIM_TI1_SetConfig+0x66>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077e4:	d017      	beq.n	8007816 <TIM_TI1_SetConfig+0x66>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	4a25      	ldr	r2, [pc, #148]	; (8007880 <TIM_TI1_SetConfig+0xd0>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d013      	beq.n	8007816 <TIM_TI1_SetConfig+0x66>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	4a24      	ldr	r2, [pc, #144]	; (8007884 <TIM_TI1_SetConfig+0xd4>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d00f      	beq.n	8007816 <TIM_TI1_SetConfig+0x66>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	4a23      	ldr	r2, [pc, #140]	; (8007888 <TIM_TI1_SetConfig+0xd8>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d00b      	beq.n	8007816 <TIM_TI1_SetConfig+0x66>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	4a22      	ldr	r2, [pc, #136]	; (800788c <TIM_TI1_SetConfig+0xdc>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d007      	beq.n	8007816 <TIM_TI1_SetConfig+0x66>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4a21      	ldr	r2, [pc, #132]	; (8007890 <TIM_TI1_SetConfig+0xe0>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d003      	beq.n	8007816 <TIM_TI1_SetConfig+0x66>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	4a20      	ldr	r2, [pc, #128]	; (8007894 <TIM_TI1_SetConfig+0xe4>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d101      	bne.n	800781a <TIM_TI1_SetConfig+0x6a>
 8007816:	2301      	movs	r3, #1
 8007818:	e000      	b.n	800781c <TIM_TI1_SetConfig+0x6c>
 800781a:	2300      	movs	r3, #0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d008      	beq.n	8007832 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f023 0303 	bic.w	r3, r3, #3
 8007826:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007828:	697a      	ldr	r2, [r7, #20]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4313      	orrs	r3, r2
 800782e:	617b      	str	r3, [r7, #20]
 8007830:	e003      	b.n	800783a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f043 0301 	orr.w	r3, r3, #1
 8007838:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007840:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	011b      	lsls	r3, r3, #4
 8007846:	b2db      	uxtb	r3, r3
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	4313      	orrs	r3, r2
 800784c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	f023 030a 	bic.w	r3, r3, #10
 8007854:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	f003 030a 	and.w	r3, r3, #10
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	4313      	orrs	r3, r2
 8007860:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	697a      	ldr	r2, [r7, #20]
 8007866:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	693a      	ldr	r2, [r7, #16]
 800786c:	621a      	str	r2, [r3, #32]
}
 800786e:	bf00      	nop
 8007870:	371c      	adds	r7, #28
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	40010000 	.word	0x40010000
 8007880:	40000400 	.word	0x40000400
 8007884:	40000800 	.word	0x40000800
 8007888:	40000c00 	.word	0x40000c00
 800788c:	40010400 	.word	0x40010400
 8007890:	40014000 	.word	0x40014000
 8007894:	40001800 	.word	0x40001800

08007898 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007898:	b480      	push	{r7}
 800789a:	b087      	sub	sp, #28
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6a1b      	ldr	r3, [r3, #32]
 80078a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	f023 0201 	bic.w	r2, r3, #1
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	011b      	lsls	r3, r3, #4
 80078c8:	693a      	ldr	r2, [r7, #16]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f023 030a 	bic.w	r3, r3, #10
 80078d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80078d6:	697a      	ldr	r2, [r7, #20]
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	4313      	orrs	r3, r2
 80078dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	697a      	ldr	r2, [r7, #20]
 80078e8:	621a      	str	r2, [r3, #32]
}
 80078ea:	bf00      	nop
 80078ec:	371c      	adds	r7, #28
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078f6:	b480      	push	{r7}
 80078f8:	b087      	sub	sp, #28
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	60f8      	str	r0, [r7, #12]
 80078fe:	60b9      	str	r1, [r7, #8]
 8007900:	607a      	str	r2, [r7, #4]
 8007902:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6a1b      	ldr	r3, [r3, #32]
 8007908:	f023 0210 	bic.w	r2, r3, #16
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	699b      	ldr	r3, [r3, #24]
 8007914:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007922:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	021b      	lsls	r3, r3, #8
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	4313      	orrs	r3, r2
 800792c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007934:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	031b      	lsls	r3, r3, #12
 800793a:	b29b      	uxth	r3, r3
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	4313      	orrs	r3, r2
 8007940:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007948:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	011b      	lsls	r3, r3, #4
 800794e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	4313      	orrs	r3, r2
 8007956:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	621a      	str	r2, [r3, #32]
}
 8007964:	bf00      	nop
 8007966:	371c      	adds	r7, #28
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007970:	b480      	push	{r7}
 8007972:	b087      	sub	sp, #28
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6a1b      	ldr	r3, [r3, #32]
 8007980:	f023 0210 	bic.w	r2, r3, #16
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800799a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	031b      	lsls	r3, r3, #12
 80079a0:	697a      	ldr	r2, [r7, #20]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	693a      	ldr	r2, [r7, #16]
 80079c2:	621a      	str	r2, [r3, #32]
}
 80079c4:	bf00      	nop
 80079c6:	371c      	adds	r7, #28
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6a1b      	ldr	r3, [r3, #32]
 80079e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6a1b      	ldr	r3, [r3, #32]
 80079f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f023 0303 	bic.w	r3, r3, #3
 80079fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a0c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	011b      	lsls	r3, r3, #4
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	697a      	ldr	r2, [r7, #20]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007a20:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	021b      	lsls	r3, r3, #8
 8007a26:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	693a      	ldr	r2, [r7, #16]
 8007a3a:	621a      	str	r2, [r3, #32]
}
 8007a3c:	bf00      	nop
 8007a3e:	371c      	adds	r7, #28
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b087      	sub	sp, #28
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	607a      	str	r2, [r7, #4]
 8007a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	69db      	ldr	r3, [r3, #28]
 8007a66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6a1b      	ldr	r3, [r3, #32]
 8007a6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a74:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	021b      	lsls	r3, r3, #8
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a86:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	031b      	lsls	r3, r3, #12
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007a9a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	031b      	lsls	r3, r3, #12
 8007aa0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	697a      	ldr	r2, [r7, #20]
 8007aae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	693a      	ldr	r2, [r7, #16]
 8007ab4:	621a      	str	r2, [r3, #32]
}
 8007ab6:	bf00      	nop
 8007ab8:	371c      	adds	r7, #28
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr

08007ac2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ac2:	b480      	push	{r7}
 8007ac4:	b085      	sub	sp, #20
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
 8007aca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ad8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	f043 0307 	orr.w	r3, r3, #7
 8007ae4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	609a      	str	r2, [r3, #8]
}
 8007aec:	bf00      	nop
 8007aee:	3714      	adds	r7, #20
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b087      	sub	sp, #28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
 8007b04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	021a      	lsls	r2, r3, #8
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	431a      	orrs	r2, r3
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	697a      	ldr	r2, [r7, #20]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	609a      	str	r2, [r3, #8]
}
 8007b2c:	bf00      	nop
 8007b2e:	371c      	adds	r7, #28
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b087      	sub	sp, #28
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	f003 031f 	and.w	r3, r3, #31
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6a1a      	ldr	r2, [r3, #32]
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	43db      	mvns	r3, r3
 8007b5a:	401a      	ands	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6a1a      	ldr	r2, [r3, #32]
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	f003 031f 	and.w	r3, r3, #31
 8007b6a:	6879      	ldr	r1, [r7, #4]
 8007b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b70:	431a      	orrs	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	621a      	str	r2, [r3, #32]
}
 8007b76:	bf00      	nop
 8007b78:	371c      	adds	r7, #28
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr
	...

08007b84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d101      	bne.n	8007b9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b98:	2302      	movs	r3, #2
 8007b9a:	e05a      	b.n	8007c52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2202      	movs	r2, #2
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68fa      	ldr	r2, [r7, #12]
 8007bd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a21      	ldr	r2, [pc, #132]	; (8007c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d022      	beq.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007be8:	d01d      	beq.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a1d      	ldr	r2, [pc, #116]	; (8007c64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d018      	beq.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a1b      	ldr	r2, [pc, #108]	; (8007c68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d013      	beq.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a1a      	ldr	r2, [pc, #104]	; (8007c6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d00e      	beq.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a18      	ldr	r2, [pc, #96]	; (8007c70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d009      	beq.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a17      	ldr	r2, [pc, #92]	; (8007c74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d004      	beq.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a15      	ldr	r2, [pc, #84]	; (8007c78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d10c      	bne.n	8007c40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68ba      	ldr	r2, [r7, #8]
 8007c3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3714      	adds	r7, #20
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	40010000 	.word	0x40010000
 8007c64:	40000400 	.word	0x40000400
 8007c68:	40000800 	.word	0x40000800
 8007c6c:	40000c00 	.word	0x40000c00
 8007c70:	40010400 	.word	0x40010400
 8007c74:	40014000 	.word	0x40014000
 8007c78:	40001800 	.word	0x40001800

08007c7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d101      	bne.n	8007cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e03f      	b.n	8007d36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d106      	bne.n	8007cd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f7fb f98e 	bl	8002fec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2224      	movs	r2, #36	; 0x24
 8007cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68da      	ldr	r2, [r3, #12]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ce6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 f829 	bl	8007d40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	691a      	ldr	r2, [r3, #16]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	695a      	ldr	r2, [r3, #20]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68da      	ldr	r2, [r3, #12]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2220      	movs	r2, #32
 8007d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2220      	movs	r2, #32
 8007d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3708      	adds	r7, #8
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
	...

08007d40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d44:	b0c0      	sub	sp, #256	; 0x100
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d5c:	68d9      	ldr	r1, [r3, #12]
 8007d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	ea40 0301 	orr.w	r3, r0, r1
 8007d68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d6e:	689a      	ldr	r2, [r3, #8]
 8007d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	431a      	orrs	r2, r3
 8007d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d84:	69db      	ldr	r3, [r3, #28]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007d98:	f021 010c 	bic.w	r1, r1, #12
 8007d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007da6:	430b      	orrs	r3, r1
 8007da8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007dba:	6999      	ldr	r1, [r3, #24]
 8007dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	ea40 0301 	orr.w	r3, r0, r1
 8007dc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	4b8f      	ldr	r3, [pc, #572]	; (800800c <UART_SetConfig+0x2cc>)
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d005      	beq.n	8007de0 <UART_SetConfig+0xa0>
 8007dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	4b8d      	ldr	r3, [pc, #564]	; (8008010 <UART_SetConfig+0x2d0>)
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d104      	bne.n	8007dea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007de0:	f7fd f8ba 	bl	8004f58 <HAL_RCC_GetPCLK2Freq>
 8007de4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007de8:	e003      	b.n	8007df2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007dea:	f7fd f8a1 	bl	8004f30 <HAL_RCC_GetPCLK1Freq>
 8007dee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dfc:	f040 810c 	bne.w	8008018 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e04:	2200      	movs	r2, #0
 8007e06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007e0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007e0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007e12:	4622      	mov	r2, r4
 8007e14:	462b      	mov	r3, r5
 8007e16:	1891      	adds	r1, r2, r2
 8007e18:	65b9      	str	r1, [r7, #88]	; 0x58
 8007e1a:	415b      	adcs	r3, r3
 8007e1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007e22:	4621      	mov	r1, r4
 8007e24:	eb12 0801 	adds.w	r8, r2, r1
 8007e28:	4629      	mov	r1, r5
 8007e2a:	eb43 0901 	adc.w	r9, r3, r1
 8007e2e:	f04f 0200 	mov.w	r2, #0
 8007e32:	f04f 0300 	mov.w	r3, #0
 8007e36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007e3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e42:	4690      	mov	r8, r2
 8007e44:	4699      	mov	r9, r3
 8007e46:	4623      	mov	r3, r4
 8007e48:	eb18 0303 	adds.w	r3, r8, r3
 8007e4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007e50:	462b      	mov	r3, r5
 8007e52:	eb49 0303 	adc.w	r3, r9, r3
 8007e56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007e66:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007e6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007e6e:	460b      	mov	r3, r1
 8007e70:	18db      	adds	r3, r3, r3
 8007e72:	653b      	str	r3, [r7, #80]	; 0x50
 8007e74:	4613      	mov	r3, r2
 8007e76:	eb42 0303 	adc.w	r3, r2, r3
 8007e7a:	657b      	str	r3, [r7, #84]	; 0x54
 8007e7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007e80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007e84:	f7f8 ff00 	bl	8000c88 <__aeabi_uldivmod>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	460b      	mov	r3, r1
 8007e8c:	4b61      	ldr	r3, [pc, #388]	; (8008014 <UART_SetConfig+0x2d4>)
 8007e8e:	fba3 2302 	umull	r2, r3, r3, r2
 8007e92:	095b      	lsrs	r3, r3, #5
 8007e94:	011c      	lsls	r4, r3, #4
 8007e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ea0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007ea4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007ea8:	4642      	mov	r2, r8
 8007eaa:	464b      	mov	r3, r9
 8007eac:	1891      	adds	r1, r2, r2
 8007eae:	64b9      	str	r1, [r7, #72]	; 0x48
 8007eb0:	415b      	adcs	r3, r3
 8007eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007eb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007eb8:	4641      	mov	r1, r8
 8007eba:	eb12 0a01 	adds.w	sl, r2, r1
 8007ebe:	4649      	mov	r1, r9
 8007ec0:	eb43 0b01 	adc.w	fp, r3, r1
 8007ec4:	f04f 0200 	mov.w	r2, #0
 8007ec8:	f04f 0300 	mov.w	r3, #0
 8007ecc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007ed0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007ed4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ed8:	4692      	mov	sl, r2
 8007eda:	469b      	mov	fp, r3
 8007edc:	4643      	mov	r3, r8
 8007ede:	eb1a 0303 	adds.w	r3, sl, r3
 8007ee2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007ee6:	464b      	mov	r3, r9
 8007ee8:	eb4b 0303 	adc.w	r3, fp, r3
 8007eec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007efc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007f00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007f04:	460b      	mov	r3, r1
 8007f06:	18db      	adds	r3, r3, r3
 8007f08:	643b      	str	r3, [r7, #64]	; 0x40
 8007f0a:	4613      	mov	r3, r2
 8007f0c:	eb42 0303 	adc.w	r3, r2, r3
 8007f10:	647b      	str	r3, [r7, #68]	; 0x44
 8007f12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007f16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007f1a:	f7f8 feb5 	bl	8000c88 <__aeabi_uldivmod>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	460b      	mov	r3, r1
 8007f22:	4611      	mov	r1, r2
 8007f24:	4b3b      	ldr	r3, [pc, #236]	; (8008014 <UART_SetConfig+0x2d4>)
 8007f26:	fba3 2301 	umull	r2, r3, r3, r1
 8007f2a:	095b      	lsrs	r3, r3, #5
 8007f2c:	2264      	movs	r2, #100	; 0x64
 8007f2e:	fb02 f303 	mul.w	r3, r2, r3
 8007f32:	1acb      	subs	r3, r1, r3
 8007f34:	00db      	lsls	r3, r3, #3
 8007f36:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007f3a:	4b36      	ldr	r3, [pc, #216]	; (8008014 <UART_SetConfig+0x2d4>)
 8007f3c:	fba3 2302 	umull	r2, r3, r3, r2
 8007f40:	095b      	lsrs	r3, r3, #5
 8007f42:	005b      	lsls	r3, r3, #1
 8007f44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f48:	441c      	add	r4, r3
 8007f4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007f54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007f58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007f5c:	4642      	mov	r2, r8
 8007f5e:	464b      	mov	r3, r9
 8007f60:	1891      	adds	r1, r2, r2
 8007f62:	63b9      	str	r1, [r7, #56]	; 0x38
 8007f64:	415b      	adcs	r3, r3
 8007f66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007f6c:	4641      	mov	r1, r8
 8007f6e:	1851      	adds	r1, r2, r1
 8007f70:	6339      	str	r1, [r7, #48]	; 0x30
 8007f72:	4649      	mov	r1, r9
 8007f74:	414b      	adcs	r3, r1
 8007f76:	637b      	str	r3, [r7, #52]	; 0x34
 8007f78:	f04f 0200 	mov.w	r2, #0
 8007f7c:	f04f 0300 	mov.w	r3, #0
 8007f80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007f84:	4659      	mov	r1, fp
 8007f86:	00cb      	lsls	r3, r1, #3
 8007f88:	4651      	mov	r1, sl
 8007f8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f8e:	4651      	mov	r1, sl
 8007f90:	00ca      	lsls	r2, r1, #3
 8007f92:	4610      	mov	r0, r2
 8007f94:	4619      	mov	r1, r3
 8007f96:	4603      	mov	r3, r0
 8007f98:	4642      	mov	r2, r8
 8007f9a:	189b      	adds	r3, r3, r2
 8007f9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007fa0:	464b      	mov	r3, r9
 8007fa2:	460a      	mov	r2, r1
 8007fa4:	eb42 0303 	adc.w	r3, r2, r3
 8007fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007fb8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007fbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	18db      	adds	r3, r3, r3
 8007fc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8007fc6:	4613      	mov	r3, r2
 8007fc8:	eb42 0303 	adc.w	r3, r2, r3
 8007fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007fce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007fd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007fd6:	f7f8 fe57 	bl	8000c88 <__aeabi_uldivmod>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	460b      	mov	r3, r1
 8007fde:	4b0d      	ldr	r3, [pc, #52]	; (8008014 <UART_SetConfig+0x2d4>)
 8007fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8007fe4:	095b      	lsrs	r3, r3, #5
 8007fe6:	2164      	movs	r1, #100	; 0x64
 8007fe8:	fb01 f303 	mul.w	r3, r1, r3
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	00db      	lsls	r3, r3, #3
 8007ff0:	3332      	adds	r3, #50	; 0x32
 8007ff2:	4a08      	ldr	r2, [pc, #32]	; (8008014 <UART_SetConfig+0x2d4>)
 8007ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ff8:	095b      	lsrs	r3, r3, #5
 8007ffa:	f003 0207 	and.w	r2, r3, #7
 8007ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4422      	add	r2, r4
 8008006:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008008:	e105      	b.n	8008216 <UART_SetConfig+0x4d6>
 800800a:	bf00      	nop
 800800c:	40011000 	.word	0x40011000
 8008010:	40011400 	.word	0x40011400
 8008014:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008018:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800801c:	2200      	movs	r2, #0
 800801e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008022:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008026:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800802a:	4642      	mov	r2, r8
 800802c:	464b      	mov	r3, r9
 800802e:	1891      	adds	r1, r2, r2
 8008030:	6239      	str	r1, [r7, #32]
 8008032:	415b      	adcs	r3, r3
 8008034:	627b      	str	r3, [r7, #36]	; 0x24
 8008036:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800803a:	4641      	mov	r1, r8
 800803c:	1854      	adds	r4, r2, r1
 800803e:	4649      	mov	r1, r9
 8008040:	eb43 0501 	adc.w	r5, r3, r1
 8008044:	f04f 0200 	mov.w	r2, #0
 8008048:	f04f 0300 	mov.w	r3, #0
 800804c:	00eb      	lsls	r3, r5, #3
 800804e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008052:	00e2      	lsls	r2, r4, #3
 8008054:	4614      	mov	r4, r2
 8008056:	461d      	mov	r5, r3
 8008058:	4643      	mov	r3, r8
 800805a:	18e3      	adds	r3, r4, r3
 800805c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008060:	464b      	mov	r3, r9
 8008062:	eb45 0303 	adc.w	r3, r5, r3
 8008066:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800806a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008076:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800807a:	f04f 0200 	mov.w	r2, #0
 800807e:	f04f 0300 	mov.w	r3, #0
 8008082:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008086:	4629      	mov	r1, r5
 8008088:	008b      	lsls	r3, r1, #2
 800808a:	4621      	mov	r1, r4
 800808c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008090:	4621      	mov	r1, r4
 8008092:	008a      	lsls	r2, r1, #2
 8008094:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008098:	f7f8 fdf6 	bl	8000c88 <__aeabi_uldivmod>
 800809c:	4602      	mov	r2, r0
 800809e:	460b      	mov	r3, r1
 80080a0:	4b60      	ldr	r3, [pc, #384]	; (8008224 <UART_SetConfig+0x4e4>)
 80080a2:	fba3 2302 	umull	r2, r3, r3, r2
 80080a6:	095b      	lsrs	r3, r3, #5
 80080a8:	011c      	lsls	r4, r3, #4
 80080aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80080ae:	2200      	movs	r2, #0
 80080b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80080b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80080b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80080bc:	4642      	mov	r2, r8
 80080be:	464b      	mov	r3, r9
 80080c0:	1891      	adds	r1, r2, r2
 80080c2:	61b9      	str	r1, [r7, #24]
 80080c4:	415b      	adcs	r3, r3
 80080c6:	61fb      	str	r3, [r7, #28]
 80080c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80080cc:	4641      	mov	r1, r8
 80080ce:	1851      	adds	r1, r2, r1
 80080d0:	6139      	str	r1, [r7, #16]
 80080d2:	4649      	mov	r1, r9
 80080d4:	414b      	adcs	r3, r1
 80080d6:	617b      	str	r3, [r7, #20]
 80080d8:	f04f 0200 	mov.w	r2, #0
 80080dc:	f04f 0300 	mov.w	r3, #0
 80080e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80080e4:	4659      	mov	r1, fp
 80080e6:	00cb      	lsls	r3, r1, #3
 80080e8:	4651      	mov	r1, sl
 80080ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080ee:	4651      	mov	r1, sl
 80080f0:	00ca      	lsls	r2, r1, #3
 80080f2:	4610      	mov	r0, r2
 80080f4:	4619      	mov	r1, r3
 80080f6:	4603      	mov	r3, r0
 80080f8:	4642      	mov	r2, r8
 80080fa:	189b      	adds	r3, r3, r2
 80080fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008100:	464b      	mov	r3, r9
 8008102:	460a      	mov	r2, r1
 8008104:	eb42 0303 	adc.w	r3, r2, r3
 8008108:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800810c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	67bb      	str	r3, [r7, #120]	; 0x78
 8008116:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008118:	f04f 0200 	mov.w	r2, #0
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008124:	4649      	mov	r1, r9
 8008126:	008b      	lsls	r3, r1, #2
 8008128:	4641      	mov	r1, r8
 800812a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800812e:	4641      	mov	r1, r8
 8008130:	008a      	lsls	r2, r1, #2
 8008132:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008136:	f7f8 fda7 	bl	8000c88 <__aeabi_uldivmod>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	4b39      	ldr	r3, [pc, #228]	; (8008224 <UART_SetConfig+0x4e4>)
 8008140:	fba3 1302 	umull	r1, r3, r3, r2
 8008144:	095b      	lsrs	r3, r3, #5
 8008146:	2164      	movs	r1, #100	; 0x64
 8008148:	fb01 f303 	mul.w	r3, r1, r3
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	011b      	lsls	r3, r3, #4
 8008150:	3332      	adds	r3, #50	; 0x32
 8008152:	4a34      	ldr	r2, [pc, #208]	; (8008224 <UART_SetConfig+0x4e4>)
 8008154:	fba2 2303 	umull	r2, r3, r2, r3
 8008158:	095b      	lsrs	r3, r3, #5
 800815a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800815e:	441c      	add	r4, r3
 8008160:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008164:	2200      	movs	r2, #0
 8008166:	673b      	str	r3, [r7, #112]	; 0x70
 8008168:	677a      	str	r2, [r7, #116]	; 0x74
 800816a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800816e:	4642      	mov	r2, r8
 8008170:	464b      	mov	r3, r9
 8008172:	1891      	adds	r1, r2, r2
 8008174:	60b9      	str	r1, [r7, #8]
 8008176:	415b      	adcs	r3, r3
 8008178:	60fb      	str	r3, [r7, #12]
 800817a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800817e:	4641      	mov	r1, r8
 8008180:	1851      	adds	r1, r2, r1
 8008182:	6039      	str	r1, [r7, #0]
 8008184:	4649      	mov	r1, r9
 8008186:	414b      	adcs	r3, r1
 8008188:	607b      	str	r3, [r7, #4]
 800818a:	f04f 0200 	mov.w	r2, #0
 800818e:	f04f 0300 	mov.w	r3, #0
 8008192:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008196:	4659      	mov	r1, fp
 8008198:	00cb      	lsls	r3, r1, #3
 800819a:	4651      	mov	r1, sl
 800819c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081a0:	4651      	mov	r1, sl
 80081a2:	00ca      	lsls	r2, r1, #3
 80081a4:	4610      	mov	r0, r2
 80081a6:	4619      	mov	r1, r3
 80081a8:	4603      	mov	r3, r0
 80081aa:	4642      	mov	r2, r8
 80081ac:	189b      	adds	r3, r3, r2
 80081ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80081b0:	464b      	mov	r3, r9
 80081b2:	460a      	mov	r2, r1
 80081b4:	eb42 0303 	adc.w	r3, r2, r3
 80081b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80081ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	663b      	str	r3, [r7, #96]	; 0x60
 80081c4:	667a      	str	r2, [r7, #100]	; 0x64
 80081c6:	f04f 0200 	mov.w	r2, #0
 80081ca:	f04f 0300 	mov.w	r3, #0
 80081ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80081d2:	4649      	mov	r1, r9
 80081d4:	008b      	lsls	r3, r1, #2
 80081d6:	4641      	mov	r1, r8
 80081d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081dc:	4641      	mov	r1, r8
 80081de:	008a      	lsls	r2, r1, #2
 80081e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80081e4:	f7f8 fd50 	bl	8000c88 <__aeabi_uldivmod>
 80081e8:	4602      	mov	r2, r0
 80081ea:	460b      	mov	r3, r1
 80081ec:	4b0d      	ldr	r3, [pc, #52]	; (8008224 <UART_SetConfig+0x4e4>)
 80081ee:	fba3 1302 	umull	r1, r3, r3, r2
 80081f2:	095b      	lsrs	r3, r3, #5
 80081f4:	2164      	movs	r1, #100	; 0x64
 80081f6:	fb01 f303 	mul.w	r3, r1, r3
 80081fa:	1ad3      	subs	r3, r2, r3
 80081fc:	011b      	lsls	r3, r3, #4
 80081fe:	3332      	adds	r3, #50	; 0x32
 8008200:	4a08      	ldr	r2, [pc, #32]	; (8008224 <UART_SetConfig+0x4e4>)
 8008202:	fba2 2303 	umull	r2, r3, r2, r3
 8008206:	095b      	lsrs	r3, r3, #5
 8008208:	f003 020f 	and.w	r2, r3, #15
 800820c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4422      	add	r2, r4
 8008214:	609a      	str	r2, [r3, #8]
}
 8008216:	bf00      	nop
 8008218:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800821c:	46bd      	mov	sp, r7
 800821e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008222:	bf00      	nop
 8008224:	51eb851f 	.word	0x51eb851f

08008228 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008230:	2300      	movs	r3, #0
 8008232:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 8008234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d105      	bne.n	8008248 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 800823c:	2101      	movs	r1, #1
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fdd2 	bl	8008de8 <VL53L1_data_init>
 8008244:	4603      	mov	r3, r0
 8008246:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 8008248:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d103      	bne.n	8008258 <VL53L1_DataInit+0x30>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008258:	2300      	movs	r3, #0
 800825a:	73bb      	strb	r3, [r7, #14]
 800825c:	e012      	b.n	8008284 <VL53L1_DataInit+0x5c>
		if (Status == VL53L1_ERROR_NONE)
 800825e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d112      	bne.n	800828c <VL53L1_DataInit+0x64>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8008266:	7bbb      	ldrb	r3, [r7, #14]
 8008268:	b29b      	uxth	r3, r3
 800826a:	2201      	movs	r2, #1
 800826c:	4619      	mov	r1, r3
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 fbd1 	bl	8008a16 <VL53L1_SetLimitCheckEnable>
 8008274:	4603      	mov	r3, r0
 8008276:	461a      	mov	r2, r3
 8008278:	7bfb      	ldrb	r3, [r7, #15]
 800827a:	4313      	orrs	r3, r2
 800827c:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800827e:	7bbb      	ldrb	r3, [r7, #14]
 8008280:	3301      	adds	r3, #1
 8008282:	73bb      	strb	r3, [r7, #14]
 8008284:	7bbb      	ldrb	r3, [r7, #14]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d9e9      	bls.n	800825e <VL53L1_DataInit+0x36>
 800828a:	e000      	b.n	800828e <VL53L1_DataInit+0x66>
		else
			break;
 800828c:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 800828e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008292:	4618      	mov	r0, r3
 8008294:	3710      	adds	r7, #16
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}

0800829a <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b084      	sub	sp, #16
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80082a2:	2300      	movs	r3, #0
 80082a4:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2203      	movs	r2, #3
 80082aa:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 80082ae:	2320      	movs	r3, #32
 80082b0:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	7bba      	ldrb	r2, [r7, #14]
 80082b6:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 80082b8:	2108      	movs	r1, #8
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 f8f7 	bl	80084ae <VL53L1_SetPresetMode>
 80082c0:	4603      	mov	r3, r0
 80082c2:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2208      	movs	r2, #8
 80082c8:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 80082cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3710      	adds	r7, #16
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80082e0:	2300      	movs	r3, #0
 80082e2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 80082e4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f003 ffb6 	bl	800c25a <VL53L1_poll_for_boot_completion>
 80082ee:	4603      	mov	r3, r0
 80082f0:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 80082f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3710      	adds	r7, #16
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
	...

08008300 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 8008300:	b480      	push	{r7}
 8008302:	b087      	sub	sp, #28
 8008304:	af00      	add	r7, sp, #0
 8008306:	4603      	mov	r3, r0
 8008308:	603a      	str	r2, [r7, #0]
 800830a:	71fb      	strb	r3, [r7, #7]
 800830c:	460b      	mov	r3, r1
 800830e:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008310:	2300      	movs	r3, #0
 8008312:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 8008314:	4a2b      	ldr	r2, [pc, #172]	; (80083c4 <ComputeDevicePresetMode+0xc4>)
 8008316:	f107 0310 	add.w	r3, r7, #16
 800831a:	6812      	ldr	r2, [r2, #0]
 800831c:	4611      	mov	r1, r2
 800831e:	8019      	strh	r1, [r3, #0]
 8008320:	3302      	adds	r3, #2
 8008322:	0c12      	lsrs	r2, r2, #16
 8008324:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 8008326:	4a28      	ldr	r2, [pc, #160]	; (80083c8 <ComputeDevicePresetMode+0xc8>)
 8008328:	f107 030c 	add.w	r3, r7, #12
 800832c:	6812      	ldr	r2, [r2, #0]
 800832e:	4611      	mov	r1, r2
 8008330:	8019      	strh	r1, [r3, #0]
 8008332:	3302      	adds	r3, #2
 8008334:	0c12      	lsrs	r2, r2, #16
 8008336:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 8008338:	4a24      	ldr	r2, [pc, #144]	; (80083cc <ComputeDevicePresetMode+0xcc>)
 800833a:	f107 0308 	add.w	r3, r7, #8
 800833e:	6812      	ldr	r2, [r2, #0]
 8008340:	4611      	mov	r1, r2
 8008342:	8019      	strh	r1, [r3, #0]
 8008344:	3302      	adds	r3, #2
 8008346:	0c12      	lsrs	r2, r2, #16
 8008348:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	2201      	movs	r2, #1
 800834e:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 8008350:	79bb      	ldrb	r3, [r7, #6]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d002      	beq.n	800835c <ComputeDevicePresetMode+0x5c>
 8008356:	2b02      	cmp	r3, #2
 8008358:	d003      	beq.n	8008362 <ComputeDevicePresetMode+0x62>
 800835a:	e005      	b.n	8008368 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 800835c:	2300      	movs	r3, #0
 800835e:	75bb      	strb	r3, [r7, #22]
		break;
 8008360:	e004      	b.n	800836c <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 8008362:	2301      	movs	r3, #1
 8008364:	75bb      	strb	r3, [r7, #22]
		break;
 8008366:	e001      	b.n	800836c <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 8008368:	2302      	movs	r3, #2
 800836a:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 800836c:	79fb      	ldrb	r3, [r7, #7]
 800836e:	2b08      	cmp	r3, #8
 8008370:	d015      	beq.n	800839e <ComputeDevicePresetMode+0x9e>
 8008372:	2b08      	cmp	r3, #8
 8008374:	dc1b      	bgt.n	80083ae <ComputeDevicePresetMode+0xae>
 8008376:	2b03      	cmp	r3, #3
 8008378:	d009      	beq.n	800838e <ComputeDevicePresetMode+0x8e>
 800837a:	2b04      	cmp	r3, #4
 800837c:	d117      	bne.n	80083ae <ComputeDevicePresetMode+0xae>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 800837e:	7dbb      	ldrb	r3, [r7, #22]
 8008380:	3318      	adds	r3, #24
 8008382:	443b      	add	r3, r7
 8008384:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	701a      	strb	r2, [r3, #0]
		break;
 800838c:	e011      	b.n	80083b2 <ComputeDevicePresetMode+0xb2>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 800838e:	7dbb      	ldrb	r3, [r7, #22]
 8008390:	3318      	adds	r3, #24
 8008392:	443b      	add	r3, r7
 8008394:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	701a      	strb	r2, [r3, #0]
		break;
 800839c:	e009      	b.n	80083b2 <ComputeDevicePresetMode+0xb2>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 800839e:	7dbb      	ldrb	r3, [r7, #22]
 80083a0:	3318      	adds	r3, #24
 80083a2:	443b      	add	r3, r7
 80083a4:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	701a      	strb	r2, [r3, #0]
		break;
 80083ac:	e001      	b.n	80083b2 <ComputeDevicePresetMode+0xb2>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 80083ae:	23f8      	movs	r3, #248	; 0xf8
 80083b0:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 80083b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	371c      	adds	r7, #28
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	08010754 	.word	0x08010754
 80083c8:	08010758 	.word	0x08010758
 80083cc:	0801075c 	.word	0x0801075c

080083d0 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 80083d0:	b5b0      	push	{r4, r5, r7, lr}
 80083d2:	b08e      	sub	sp, #56	; 0x38
 80083d4:	af04      	add	r7, sp, #16
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	607b      	str	r3, [r7, #4]
 80083da:	460b      	mov	r3, r1
 80083dc:	72fb      	strb	r3, [r7, #11]
 80083de:	4613      	mov	r3, r2
 80083e0:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80083e2:	2300      	movs	r3, #0
 80083e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 80083e8:	2300      	movs	r3, #0
 80083ea:	847b      	strh	r3, [r7, #34]	; 0x22
	uint32_t phasecal_config_timeout_us = 0;
 80083ec:	2300      	movs	r3, #0
 80083ee:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 80083f0:	2300      	movs	r3, #0
 80083f2:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 80083f4:	2300      	movs	r3, #0
 80083f6:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 80083f8:	7afb      	ldrb	r3, [r7, #11]
 80083fa:	2b03      	cmp	r3, #3
 80083fc:	d002      	beq.n	8008404 <SetPresetMode+0x34>
 80083fe:	7afb      	ldrb	r3, [r7, #11]
 8008400:	2b08      	cmp	r3, #8
 8008402:	d103      	bne.n	800840c <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 8008404:	2340      	movs	r3, #64	; 0x40
 8008406:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800840a:	e002      	b.n	8008412 <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800840c:	2320      	movs	r3, #32
 800840e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 8008412:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8008416:	7ab9      	ldrb	r1, [r7, #10]
 8008418:	7afb      	ldrb	r3, [r7, #11]
 800841a:	4618      	mov	r0, r3
 800841c:	f7ff ff70 	bl	8008300 <ComputeDevicePresetMode>
 8008420:	4603      	mov	r3, r0
 8008422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 8008426:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800842a:	2b00      	cmp	r3, #0
 800842c:	d112      	bne.n	8008454 <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800842e:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8008432:	f107 001c 	add.w	r0, r7, #28
 8008436:	f107 0222 	add.w	r2, r7, #34	; 0x22
 800843a:	f107 0314 	add.w	r3, r7, #20
 800843e:	9301      	str	r3, [sp, #4]
 8008440:	f107 0318 	add.w	r3, r7, #24
 8008444:	9300      	str	r3, [sp, #0]
 8008446:	4603      	mov	r3, r0
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f000 ff8d 	bl	8009368 <VL53L1_get_preset_mode_timing_cfg>
 800844e:	4603      	mov	r3, r0
 8008450:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 8008454:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008458:	2b00      	cmp	r3, #0
 800845a:	d112      	bne.n	8008482 <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 800845c:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8008460:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 8008462:	69fd      	ldr	r5, [r7, #28]
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	6879      	ldr	r1, [r7, #4]
 800846a:	9102      	str	r1, [sp, #8]
 800846c:	9201      	str	r2, [sp, #4]
 800846e:	9300      	str	r3, [sp, #0]
 8008470:	462b      	mov	r3, r5
 8008472:	4622      	mov	r2, r4
 8008474:	4601      	mov	r1, r0
 8008476:	68f8      	ldr	r0, [r7, #12]
 8008478:	f001 f820 	bl	80094bc <VL53L1_set_preset_mode>
 800847c:	4603      	mov	r3, r0
 800847e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8008482:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008486:	2b00      	cmp	r3, #0
 8008488:	d103      	bne.n	8008492 <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008490:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 8008492:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008496:	2b00      	cmp	r3, #0
 8008498:	d103      	bne.n	80084a2 <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	7afa      	ldrb	r2, [r7, #11]
 800849e:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 80084a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3728      	adds	r7, #40	; 0x28
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bdb0      	pop	{r4, r5, r7, pc}

080084ae <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 80084ae:	b580      	push	{r7, lr}
 80084b0:	b084      	sub	sp, #16
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
 80084b6:	460b      	mov	r3, r1
 80084b8:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80084ba:	2300      	movs	r3, #0
 80084bc:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 80084be:	2303      	movs	r3, #3
 80084c0:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f003 f812 	bl	800b4ec <VL53L1_low_power_auto_data_init>
 80084c8:	4603      	mov	r3, r0
 80084ca:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 80084cc:	7bba      	ldrb	r2, [r7, #14]
 80084ce:	78f9      	ldrb	r1, [r7, #3]
 80084d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f7ff ff7b 	bl	80083d0 <SetPresetMode>
 80084da:	4603      	mov	r3, r0
 80084dc:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 80084de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d117      	bne.n	8008516 <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 80084e6:	78fb      	ldrb	r3, [r7, #3]
 80084e8:	2b04      	cmp	r3, #4
 80084ea:	d005      	beq.n	80084f8 <VL53L1_SetPresetMode+0x4a>
 80084ec:	78fb      	ldrb	r3, [r7, #3]
 80084ee:	2b03      	cmp	r3, #3
 80084f0:	d002      	beq.n	80084f8 <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 80084f2:	78fb      	ldrb	r3, [r7, #3]
 80084f4:	2b08      	cmp	r3, #8
 80084f6:	d107      	bne.n	8008508 <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 80084f8:	f24a 0128 	movw	r1, #41000	; 0xa028
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 f891 	bl	8008624 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8008502:	4603      	mov	r3, r0
 8008504:	73fb      	strb	r3, [r7, #15]
 8008506:	e006      	b.n	8008516 <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8008508:	f248 2135 	movw	r1, #33333	; 0x8235
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 f889 	bl	8008624 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8008512:	4603      	mov	r3, r0
 8008514:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8008516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d106      	bne.n	800852c <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 800851e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 fa0a 	bl	800893c <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8008528:	4603      	mov	r3, r0
 800852a:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800852c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008530:	4618      	mov	r0, r3
 8008532:	3710      	adds	r7, #16
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b088      	sub	sp, #32
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	460b      	mov	r3, r1
 8008542:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008544:	2300      	movs	r3, #0
 8008546:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 8008548:	2300      	movs	r3, #0
 800854a:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800854c:	2300      	movs	r3, #0
 800854e:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 8008550:	2300      	movs	r3, #0
 8008552:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800855a:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 800855c:	78fb      	ldrb	r3, [r7, #3]
 800855e:	2b01      	cmp	r3, #1
 8008560:	d008      	beq.n	8008574 <VL53L1_SetDistanceMode+0x3c>
 8008562:	78fb      	ldrb	r3, [r7, #3]
 8008564:	2b02      	cmp	r3, #2
 8008566:	d005      	beq.n	8008574 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 8008568:	78fb      	ldrb	r3, [r7, #3]
 800856a:	2b03      	cmp	r3, #3
 800856c:	d002      	beq.n	8008574 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 800856e:	f06f 0303 	mvn.w	r3, #3
 8008572:	e052      	b.n	800861a <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 8008574:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d107      	bne.n	800858c <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 800857c:	f107 0308 	add.w	r3, r7, #8
 8008580:	4619      	mov	r1, r3
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fe99 	bl	80092ba <VL53L1_get_user_zone>
 8008588:	4603      	mov	r3, r0
 800858a:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	695b      	ldr	r3, [r3, #20]
 8008590:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8008592:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d10a      	bne.n	80085b0 <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800859a:	f107 0314 	add.w	r3, r7, #20
 800859e:	f107 0210 	add.w	r2, r7, #16
 80085a2:	f107 010c 	add.w	r1, r7, #12
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fdc2 	bl	8009130 <VL53L1_get_timeouts_us>
 80085ac:	4603      	mov	r3, r0
 80085ae:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 80085b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d107      	bne.n	80085c8 <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 80085b8:	78fa      	ldrb	r2, [r7, #3]
 80085ba:	7fb9      	ldrb	r1, [r7, #30]
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f7ff ff06 	bl	80083d0 <SetPresetMode>
 80085c4:	4603      	mov	r3, r0
 80085c6:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 80085c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d103      	bne.n	80085d8 <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	78fa      	ldrb	r2, [r7, #3]
 80085d4:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 80085d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d10e      	bne.n	80085fe <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 80085e0:	68f9      	ldr	r1, [r7, #12]
 80085e2:	693a      	ldr	r2, [r7, #16]
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 fd6a 	bl	80090c0 <VL53L1_set_timeouts_us>
 80085ec:	4603      	mov	r3, r0
 80085ee:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 80085f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d102      	bne.n	80085fe <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 80085f8:	697a      	ldr	r2, [r7, #20]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 80085fe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d107      	bne.n	8008616 <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8008606:	f107 0308 	add.w	r3, r7, #8
 800860a:	4619      	mov	r1, r3
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 fe31 	bl	8009274 <VL53L1_set_user_zone>
 8008612:	4603      	mov	r3, r0
 8008614:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 8008616:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800861a:	4618      	mov	r0, r3
 800861c:	3720      	adds	r7, #32
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b08c      	sub	sp, #48	; 0x30
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800862e:	2300      	movs	r3, #0
 8008630:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 8008634:	2300      	movs	r3, #0
 8008636:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 8008638:	2300      	movs	r3, #0
 800863a:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 800863c:	2300      	movs	r3, #0
 800863e:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8008640:	2300      	movs	r3, #0
 8008642:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 8008644:	2300      	movs	r3, #0
 8008646:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8008648:	4b64      	ldr	r3, [pc, #400]	; (80087dc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 800864a:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	4a64      	ldr	r2, [pc, #400]	; (80087e0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d902      	bls.n	800865a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8008654:	23fc      	movs	r3, #252	; 0xfc
 8008656:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 800865a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800865e:	2b00      	cmp	r3, #0
 8008660:	d109      	bne.n	8008676 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8008662:	f107 031a 	add.w	r3, r7, #26
 8008666:	461a      	mov	r2, r3
 8008668:	2105      	movs	r1, #5
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 fa11 	bl	8008a92 <VL53L1_GetSequenceStepEnable>
 8008670:	4603      	mov	r3, r0
 8008672:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8008676:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800867a:	2b00      	cmp	r3, #0
 800867c:	d109      	bne.n	8008692 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800867e:	f107 0319 	add.w	r3, r7, #25
 8008682:	461a      	mov	r2, r3
 8008684:	2106      	movs	r1, #6
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fa03 	bl	8008a92 <VL53L1_GetSequenceStepEnable>
 800868c:	4603      	mov	r3, r0
 800868e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 8008692:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008696:	2b00      	cmp	r3, #0
 8008698:	d10b      	bne.n	80086b2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 800869a:	f107 0314 	add.w	r3, r7, #20
 800869e:	f107 0210 	add.w	r2, r7, #16
 80086a2:	f107 010c 	add.w	r1, r7, #12
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 fd42 	bl	8009130 <VL53L1_get_timeouts_us>
 80086ac:	4603      	mov	r3, r0
 80086ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 80086b2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	f040 8081 	bne.w	80087be <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 80086c2:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 80086c4:	2300      	movs	r3, #0
 80086c6:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 80086c8:	2301      	movs	r3, #1
 80086ca:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 80086cc:	7efb      	ldrb	r3, [r7, #27]
 80086ce:	2b08      	cmp	r3, #8
 80086d0:	d026      	beq.n	8008720 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 80086d2:	2b08      	cmp	r3, #8
 80086d4:	dc43      	bgt.n	800875e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 80086d6:	2b03      	cmp	r3, #3
 80086d8:	d00f      	beq.n	80086fa <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 80086da:	2b04      	cmp	r3, #4
 80086dc:	d13f      	bne.n	800875e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 80086de:	7ebb      	ldrb	r3, [r7, #26]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d002      	beq.n	80086ea <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 80086e4:	7e7b      	ldrb	r3, [r7, #25]
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d103      	bne.n	80086f2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 80086ea:	f241 3388 	movw	r3, #5000	; 0x1388
 80086ee:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 80086f0:	e038      	b.n	8008764 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 80086f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80086f6:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 80086f8:	e034      	b.n	8008764 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	005b      	lsls	r3, r3, #1
 80086fe:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8008700:	7ebb      	ldrb	r3, [r7, #26]
 8008702:	2b01      	cmp	r3, #1
 8008704:	d002      	beq.n	800870c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 8008706:	7e7b      	ldrb	r3, [r7, #25]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d103      	bne.n	8008714 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 800870c:	f246 73e8 	movw	r3, #26600	; 0x67e8
 8008710:	62bb      	str	r3, [r7, #40]	; 0x28
 8008712:	e002      	b.n	800871a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 8008714:	f245 4360 	movw	r3, #21600	; 0x5460
 8008718:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 800871a:	2302      	movs	r3, #2
 800871c:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800871e:	e021      	b.n	8008764 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	005b      	lsls	r3, r3, #1
 8008724:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8008726:	23f5      	movs	r3, #245	; 0xf5
 8008728:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 800872a:	f107 0308 	add.w	r3, r7, #8
 800872e:	461a      	mov	r2, r3
 8008730:	f248 0136 	movw	r1, #32822	; 0x8036
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f001 fae5 	bl	8009d04 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	2b00      	cmp	r3, #0
 800873e:	dd07      	ble.n	8008750 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	22f5      	movs	r2, #245	; 0xf5
 8008744:	fb02 f303 	mul.w	r3, r2, r3
 8008748:	461a      	mov	r2, r3
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	4413      	add	r3, r2
 800874e:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8008750:	6a3b      	ldr	r3, [r7, #32]
 8008752:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 8008756:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 8008758:	2302      	movs	r3, #2
 800875a:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800875c:	e002      	b.n	8008764 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800875e:	23f8      	movs	r3, #248	; 0xf8
 8008760:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8008764:	683a      	ldr	r2, [r7, #0]
 8008766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008768:	429a      	cmp	r2, r3
 800876a:	d803      	bhi.n	8008774 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800876c:	23fc      	movs	r3, #252	; 0xfc
 800876e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008772:	e003      	b.n	800877c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 8008774:	683a      	ldr	r2, [r7, #0]
 8008776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008778:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 800877a:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 800877c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008780:	2b00      	cmp	r3, #0
 8008782:	d11c      	bne.n	80087be <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	69fa      	ldr	r2, [r7, #28]
 8008788:	429a      	cmp	r2, r3
 800878a:	d203      	bcs.n	8008794 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 800878c:	23fc      	movs	r3, #252	; 0xfc
 800878e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008792:	e00d      	b.n	80087b0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 8008794:	697a      	ldr	r2, [r7, #20]
 8008796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008798:	fbb2 f3f3 	udiv	r3, r2, r3
 800879c:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 800879e:	68f9      	ldr	r1, [r7, #12]
 80087a0:	693a      	ldr	r2, [r7, #16]
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 fc8b 	bl	80090c0 <VL53L1_set_timeouts_us>
 80087aa:	4603      	mov	r3, r0
 80087ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 80087b0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d102      	bne.n	80087be <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 80087b8:	697a      	ldr	r2, [r7, #20]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 80087be:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d103      	bne.n	80087ce <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	683a      	ldr	r2, [r7, #0]
 80087ca:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80087ce:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3730      	adds	r7, #48	; 0x30
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	00086470 	.word	0x00086470
 80087e0:	00989680 	.word	0x00989680

080087e4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08c      	sub	sp, #48	; 0x30
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80087ee:	2300      	movs	r3, #0
 80087f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 80087f4:	2300      	movs	r3, #0
 80087f6:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 80087f8:	2300      	movs	r3, #0
 80087fa:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 80087fc:	2300      	movs	r3, #0
 80087fe:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 8008800:	2300      	movs	r3, #0
 8008802:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 8008804:	2300      	movs	r3, #0
 8008806:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 8008808:	2300      	movs	r3, #0
 800880a:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2200      	movs	r2, #0
 8008810:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 8008812:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008816:	2b00      	cmp	r3, #0
 8008818:	d109      	bne.n	800882e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800881a:	f107 031b 	add.w	r3, r7, #27
 800881e:	461a      	mov	r2, r3
 8008820:	2105      	movs	r1, #5
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 f935 	bl	8008a92 <VL53L1_GetSequenceStepEnable>
 8008828:	4603      	mov	r3, r0
 800882a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800882e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008832:	2b00      	cmp	r3, #0
 8008834:	d109      	bne.n	800884a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8008836:	f107 031a 	add.w	r3, r7, #26
 800883a:	461a      	mov	r2, r3
 800883c:	2106      	movs	r1, #6
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f927 	bl	8008a92 <VL53L1_GetSequenceStepEnable>
 8008844:	4603      	mov	r3, r0
 8008846:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800884a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800884e:	2b00      	cmp	r3, #0
 8008850:	d10b      	bne.n	800886a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 8008852:	f107 0310 	add.w	r3, r7, #16
 8008856:	f107 0214 	add.w	r2, r7, #20
 800885a:	f107 010c 	add.w	r1, r7, #12
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 fc66 	bl	8009130 <VL53L1_get_timeouts_us>
 8008864:	4603      	mov	r3, r0
 8008866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 800886a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800886e:	2b00      	cmp	r3, #0
 8008870:	d156      	bne.n	8008920 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13c>
		PresetMode = VL53L1DevDataGet(Dev,
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8008878:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 800887c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008880:	2b08      	cmp	r3, #8
 8008882:	d02a      	beq.n	80088da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 8008884:	2b08      	cmp	r3, #8
 8008886:	dc47      	bgt.n	8008918 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 8008888:	2b03      	cmp	r3, #3
 800888a:	d012      	beq.n	80088b2 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 800888c:	2b04      	cmp	r3, #4
 800888e:	d143      	bne.n	8008918 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8008890:	7efb      	ldrb	r3, [r7, #27]
 8008892:	2b01      	cmp	r3, #1
 8008894:	d002      	beq.n	800889c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 8008896:	7ebb      	ldrb	r3, [r7, #26]
 8008898:	2b01      	cmp	r3, #1
 800889a:	d105      	bne.n	80088a8 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80088a2:	3308      	adds	r3, #8
 80088a4:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 80088a6:	e03c      	b.n	8008922 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80088ae:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 80088b0:	e037      	b.n	8008922 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 80088b2:	7efb      	ldrb	r3, [r7, #27]
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d002      	beq.n	80088be <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 80088b8:	7ebb      	ldrb	r3, [r7, #26]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d106      	bne.n	80088cc <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 80088c4:	3334      	adds	r3, #52	; 0x34
 80088c6:	005b      	lsls	r3, r3, #1
 80088c8:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 80088ca:	e02a      	b.n	8008922 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 80088d2:	3330      	adds	r3, #48	; 0x30
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 80088d8:	e023      	b.n	8008922 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 80088da:	23f5      	movs	r3, #245	; 0xf5
 80088dc:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 80088de:	f107 0308 	add.w	r3, r7, #8
 80088e2:	461a      	mov	r2, r3
 80088e4:	f248 0136 	movw	r1, #32822	; 0x8036
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f001 fa0b 	bl	8009d04 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	dd07      	ble.n	8008904 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	22f5      	movs	r2, #245	; 0xf5
 80088f8:	fb02 f303 	mul.w	r3, r2, r3
 80088fc:	461a      	mov	r2, r3
 80088fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008900:	4413      	add	r3, r2
 8008902:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8008904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008906:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800890a:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	005b      	lsls	r3, r3, #1
 8008910:	69fa      	ldr	r2, [r7, #28]
 8008912:	4413      	add	r3, r2
 8008914:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8008916:	e004      	b.n	8008922 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8008918:	23f8      	movs	r3, #248	; 0xf8
 800891a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800891e:	e000      	b.n	8008922 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
		}
	}
 8008920:	bf00      	nop
	if (Status == VL53L1_ERROR_NONE)
 8008922:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008926:	2b00      	cmp	r3, #0
 8008928:	d102      	bne.n	8008930 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x14c>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800892e:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008930:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008934:	4618      	mov	r0, r3
 8008936:	3730      	adds	r7, #48	; 0x30
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008946:	2300      	movs	r3, #0
 8008948:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	019b      	lsls	r3, r3, #6
 8008952:	4a09      	ldr	r2, [pc, #36]	; (8008978 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 8008954:	fba2 2303 	umull	r2, r3, r2, r3
 8008958:	099b      	lsrs	r3, r3, #6
 800895a:	68ba      	ldr	r2, [r7, #8]
 800895c:	4413      	add	r3, r2
 800895e:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8008960:	68b9      	ldr	r1, [r7, #8]
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 fb5d 	bl	8009022 <VL53L1_set_inter_measurement_period_ms>
 8008968:	4603      	mov	r3, r0
 800896a:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 800896c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008970:	4618      	mov	r0, r3
 8008972:	3710      	adds	r7, #16
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}
 8008978:	10624dd3 	.word	0x10624dd3

0800897c <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008986:	2300      	movs	r3, #0
 8008988:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 800898a:	f107 0308 	add.w	r3, r7, #8
 800898e:	4619      	mov	r1, r3
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 fb6f 	bl	8009074 <VL53L1_get_inter_measurement_period_ms>
 8008996:	4603      	mov	r3, r0
 8008998:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 800899a:	68ba      	ldr	r2, [r7, #8]
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	019b      	lsls	r3, r3, #6
 80089a0:	4907      	ldr	r1, [pc, #28]	; (80089c0 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 80089a2:	fba1 1303 	umull	r1, r3, r1, r3
 80089a6:	099b      	lsrs	r3, r3, #6
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 80089b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	10624dd3 	.word	0x10624dd3

080089c4 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b086      	sub	sp, #24
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	460b      	mov	r3, r1
 80089ce:	607a      	str	r2, [r7, #4]
 80089d0:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80089d2:	2300      	movs	r3, #0
 80089d4:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80089d6:	897b      	ldrh	r3, [r7, #10]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d002      	beq.n	80089e2 <SetLimitValue+0x1e>
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d009      	beq.n	80089f4 <SetLimitValue+0x30>
 80089e0:	e011      	b.n	8008a06 <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	0b9b      	lsrs	r3, r3, #14
 80089e6:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 80089e8:	8abb      	ldrh	r3, [r7, #20]
 80089ea:	4619      	mov	r1, r3
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f000 fedb 	bl	80097a8 <VL53L1_set_lite_sigma_threshold>
		break;
 80089f2:	e00a      	b.n	8008a0a <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	0a5b      	lsrs	r3, r3, #9
 80089f8:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 80089fa:	8abb      	ldrh	r3, [r7, #20]
 80089fc:	4619      	mov	r1, r3
 80089fe:	68f8      	ldr	r0, [r7, #12]
 8008a00:	f000 fee8 	bl	80097d4 <VL53L1_set_lite_min_count_rate>
		break;
 8008a04:	e001      	b.n	8008a0a <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8008a06:	23fc      	movs	r3, #252	; 0xfc
 8008a08:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008a0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3718      	adds	r7, #24
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b084      	sub	sp, #16
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
 8008a1e:	460b      	mov	r3, r1
 8008a20:	807b      	strh	r3, [r7, #2]
 8008a22:	4613      	mov	r3, r2
 8008a24:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008a26:	2300      	movs	r3, #0
 8008a28:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008a2e:	887b      	ldrh	r3, [r7, #2]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d902      	bls.n	8008a3a <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8008a34:	23fc      	movs	r3, #252	; 0xfc
 8008a36:	73fb      	strb	r3, [r7, #15]
 8008a38:	e014      	b.n	8008a64 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 8008a3a:	787b      	ldrb	r3, [r7, #1]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d102      	bne.n	8008a46 <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 8008a40:	2300      	movs	r3, #0
 8008a42:	60bb      	str	r3, [r7, #8]
 8008a44:	e006      	b.n	8008a54 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008a46:	887b      	ldrh	r3, [r7, #2]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	33e0      	adds	r3, #224	; 0xe0
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	4413      	add	r3, r2
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 8008a54:	887b      	ldrh	r3, [r7, #2]
 8008a56:	68ba      	ldr	r2, [r7, #8]
 8008a58:	4619      	mov	r1, r3
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f7ff ffb2 	bl	80089c4 <SetLimitValue>
 8008a60:	4603      	mov	r3, r0
 8008a62:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 8008a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d10c      	bne.n	8008a86 <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8008a6c:	787b      	ldrb	r3, [r7, #1]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	bf14      	ite	ne
 8008a72:	2301      	movne	r3, #1
 8008a74:	2300      	moveq	r3, #0
 8008a76:	b2da      	uxtb	r2, r3
 8008a78:	887b      	ldrh	r3, [r7, #2]
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	4413      	add	r3, r2
 8008a80:	460a      	mov	r2, r1
 8008a82:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 8008a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b086      	sub	sp, #24
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	60f8      	str	r0, [r7, #12]
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	607a      	str	r2, [r7, #4]
 8008a9e:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 8008aa4:	7afb      	ldrb	r3, [r7, #11]
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 fbab 	bl	8009206 <VL53L1_get_sequence_config_bit>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 8008ab4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3718      	adds	r7, #24
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}

08008ac0 <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b086      	sub	sp, #24
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	789b      	ldrb	r3, [r3, #2]
 8008ad0:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 8008ad2:	7dbb      	ldrb	r3, [r7, #22]
 8008ad4:	2b40      	cmp	r3, #64	; 0x40
 8008ad6:	d002      	beq.n	8008ade <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 f85d 	bl	8008b98 <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 8008ae4:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 8008ae6:	7d7b      	ldrb	r3, [r7, #21]
 8008ae8:	2b63      	cmp	r3, #99	; 0x63
 8008aea:	dc12      	bgt.n	8008b12 <VL53L1_StartMeasurement+0x52>
 8008aec:	2b62      	cmp	r3, #98	; 0x62
 8008aee:	da0d      	bge.n	8008b0c <VL53L1_StartMeasurement+0x4c>
 8008af0:	2b05      	cmp	r3, #5
 8008af2:	dc0e      	bgt.n	8008b12 <VL53L1_StartMeasurement+0x52>
 8008af4:	2b04      	cmp	r3, #4
 8008af6:	da09      	bge.n	8008b0c <VL53L1_StartMeasurement+0x4c>
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	dc02      	bgt.n	8008b02 <VL53L1_StartMeasurement+0x42>
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	da05      	bge.n	8008b0c <VL53L1_StartMeasurement+0x4c>
 8008b00:	e007      	b.n	8008b12 <VL53L1_StartMeasurement+0x52>
 8008b02:	2b03      	cmp	r3, #3
 8008b04:	d105      	bne.n	8008b12 <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 8008b06:	2300      	movs	r3, #0
 8008b08:	75fb      	strb	r3, [r7, #23]
		break;
 8008b0a:	e004      	b.n	8008b16 <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 8008b0c:	23f2      	movs	r3, #242	; 0xf2
 8008b0e:	75fb      	strb	r3, [r7, #23]
		break;
 8008b10:	e001      	b.n	8008b16 <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 8008b12:	23fd      	movs	r3, #253	; 0xfd
 8008b14:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 8008b16:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d11f      	bne.n	8008b5e <VL53L1_StartMeasurement+0x9e>
 8008b1e:	7dbb      	ldrb	r3, [r7, #22]
 8008b20:	2b40      	cmp	r3, #64	; 0x40
 8008b22:	d11c      	bne.n	8008b5e <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8008b24:	f107 0310 	add.w	r3, r7, #16
 8008b28:	4619      	mov	r1, r3
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f7ff fe5a 	bl	80087e4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 8008b30:	4603      	mov	r3, r0
 8008b32:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	4a17      	ldr	r2, [pc, #92]	; (8008b94 <VL53L1_StartMeasurement+0xd4>)
 8008b38:	fba2 2303 	umull	r2, r3, r2, r3
 8008b3c:	099b      	lsrs	r3, r3, #6
 8008b3e:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 8008b40:	f107 030c 	add.w	r3, r7, #12
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7ff ff18 	bl	800897c <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	1d1a      	adds	r2, r3, #4
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d901      	bls.n	8008b5e <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8008b5a:	23fc      	movs	r3, #252	; 0xfc
 8008b5c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 8008b5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d107      	bne.n	8008b76 <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 8008b66:	7dbb      	ldrb	r3, [r7, #22]
 8008b68:	2206      	movs	r2, #6
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f000 fe67 	bl	8009840 <VL53L1_init_and_start_range>
 8008b72:	4603      	mov	r3, r0
 8008b74:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 8008b76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d103      	bne.n	8008b86 <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2204      	movs	r2, #4
 8008b82:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 8008b86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3718      	adds	r7, #24
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
 8008b92:	bf00      	nop
 8008b94:	10624dd3 	.word	0x10624dd3

08008b98 <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b0c6      	sub	sp, #280	; 0x118
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008ba2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008ba6:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint32_t patch_tuning = 0;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8008bb4:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d10b      	bne.n	8008bd4 <VL53L1_LoadPatch+0x3c>
		status = VL53L1_WrByte(
 8008bbc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008bc0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	2185      	movs	r1, #133	; 0x85
 8008bc8:	6818      	ldr	r0, [r3, #0]
 8008bca:	f003 fc1f 	bl	800c40c <VL53L1_WrByte>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 8008bd4:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d106      	bne.n	8008bea <VL53L1_LoadPatch+0x52>
		VL53L1_enable_powerforce(Dev);
 8008bdc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008be0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008be4:	6818      	ldr	r0, [r3, #0]
 8008be6:	f002 fa45 	bl	800b074 <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 8008bea:	4b7e      	ldr	r3, [pc, #504]	; (8008de4 <VL53L1_LoadPatch+0x24c>)
 8008bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	switch(patch_tuning) {
 8008bf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d81a      	bhi.n	8008c30 <VL53L1_LoadPatch+0x98>
 8008bfa:	a201      	add	r2, pc, #4	; (adr r2, 8008c00 <VL53L1_LoadPatch+0x68>)
 8008bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c00:	08008c11 	.word	0x08008c11
 8008c04:	08008c19 	.word	0x08008c19
 8008c08:	08008c21 	.word	0x08008c21
 8008c0c:	08008c29 	.word	0x08008c29
	case 0:
		patch_power = 0x00;
 8008c10:	2300      	movs	r3, #0
 8008c12:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 8008c16:	e00e      	b.n	8008c36 <VL53L1_LoadPatch+0x9e>
	case 1:
		patch_power = 0x10;
 8008c18:	2310      	movs	r3, #16
 8008c1a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 8008c1e:	e00a      	b.n	8008c36 <VL53L1_LoadPatch+0x9e>
	case 2:
		patch_power = 0x20;
 8008c20:	2320      	movs	r3, #32
 8008c22:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 8008c26:	e006      	b.n	8008c36 <VL53L1_LoadPatch+0x9e>
	case 3:
		patch_power = 0x40;
 8008c28:	2340      	movs	r3, #64	; 0x40
 8008c2a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 8008c2e:	e002      	b.n	8008c36 <VL53L1_LoadPatch+0x9e>
	default:
		patch_power = 0x00;
 8008c30:	2300      	movs	r3, #0
 8008c32:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 8008c36:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d134      	bne.n	8008ca8 <VL53L1_LoadPatch+0x110>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 8008c3e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008c42:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c46:	2229      	movs	r2, #41	; 0x29
 8008c48:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 8008c4a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008c4e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c52:	22c9      	movs	r2, #201	; 0xc9
 8008c54:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 8008c56:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008c5a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c5e:	220e      	movs	r2, #14
 8008c60:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 8008c62:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008c66:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c6a:	2240      	movs	r2, #64	; 0x40
 8008c6c:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 8008c6e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008c72:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c76:	2228      	movs	r2, #40	; 0x28
 8008c78:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 8008c7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008c7e:	b2da      	uxtb	r2, r3
 8008c80:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008c84:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c88:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 8008c8a:	f107 020c 	add.w	r2, r7, #12
 8008c8e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008c92:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8008c96:	2306      	movs	r3, #6
 8008c98:	f240 4176 	movw	r1, #1142	; 0x476
 8008c9c:	6800      	ldr	r0, [r0, #0]
 8008c9e:	f003 fb49 	bl	800c334 <VL53L1_WriteMulti>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 8008ca8:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d132      	bne.n	8008d16 <VL53L1_LoadPatch+0x17e>
		comms_buffer[0] = 0x03;
 8008cb0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008cb4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cb8:	2203      	movs	r2, #3
 8008cba:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 8008cbc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008cc0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cc4:	226d      	movs	r2, #109	; 0x6d
 8008cc6:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 8008cc8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008ccc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cd0:	2203      	movs	r2, #3
 8008cd2:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 8008cd4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008cd8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cdc:	226f      	movs	r2, #111	; 0x6f
 8008cde:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 8008ce0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008ce4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008ce8:	2207      	movs	r2, #7
 8008cea:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 8008cec:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008cf0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cf4:	2229      	movs	r2, #41	; 0x29
 8008cf6:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 8008cf8:	f107 020c 	add.w	r2, r7, #12
 8008cfc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d00:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8008d04:	2306      	movs	r3, #6
 8008d06:	f240 4196 	movw	r1, #1174	; 0x496
 8008d0a:	6800      	ldr	r0, [r0, #0]
 8008d0c:	f003 fb12 	bl	800c334 <VL53L1_WriteMulti>
 8008d10:	4603      	mov	r3, r0
 8008d12:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 8008d16:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d11a      	bne.n	8008d54 <VL53L1_LoadPatch+0x1bc>
		comms_buffer[0] = 0x00;
 8008d1e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d22:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008d26:	2200      	movs	r2, #0
 8008d28:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8008d2a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d2e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008d32:	2207      	movs	r2, #7
 8008d34:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 8008d36:	f107 020c 	add.w	r2, r7, #12
 8008d3a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d3e:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8008d42:	2302      	movs	r3, #2
 8008d44:	f240 4172 	movw	r1, #1138	; 0x472
 8008d48:	6800      	ldr	r0, [r0, #0]
 8008d4a:	f003 faf3 	bl	800c334 <VL53L1_WriteMulti>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 8008d54:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d11a      	bne.n	8008d92 <VL53L1_LoadPatch+0x1fa>
		comms_buffer[0] = 0x00;
 8008d5c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d60:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008d64:	2200      	movs	r2, #0
 8008d66:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8008d68:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d6c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008d70:	2207      	movs	r2, #7
 8008d72:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 8008d74:	f107 020c 	add.w	r2, r7, #12
 8008d78:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d7c:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8008d80:	2302      	movs	r3, #2
 8008d82:	f240 4174 	movw	r1, #1140	; 0x474
 8008d86:	6800      	ldr	r0, [r0, #0]
 8008d88:	f003 fad4 	bl	800c334 <VL53L1_WriteMulti>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 8008d92:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d10c      	bne.n	8008db4 <VL53L1_LoadPatch+0x21c>
		status = VL53L1_WrByte(
 8008d9a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008d9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008da2:	2201      	movs	r2, #1
 8008da4:	f44f 618e 	mov.w	r1, #1136	; 0x470
 8008da8:	6818      	ldr	r0, [r3, #0]
 8008daa:	f003 fb2f 	bl	800c40c <VL53L1_WrByte>
 8008dae:	4603      	mov	r3, r0
 8008db0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 8008db4:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d10b      	bne.n	8008dd4 <VL53L1_LoadPatch+0x23c>
		status = VL53L1_WrByte(
 8008dbc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008dc0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	2185      	movs	r1, #133	; 0x85
 8008dc8:	6818      	ldr	r0, [r3, #0]
 8008dca:	f003 fb1f 	bl	800c40c <VL53L1_WrByte>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 8008dd4:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	20000010 	.word	0x20000010

08008de8 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 8008de8:	b5b0      	push	{r4, r5, r7, lr}
 8008dea:	b088      	sub	sp, #32
 8008dec:	af04      	add	r7, sp, #16
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	460b      	mov	r3, r1
 8008df2:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8008df4:	2300      	movs	r3, #0
 8008df6:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 8008dfc:	2162      	movs	r1, #98	; 0x62
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f001 fe7f 	bl	800ab02 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	2200      	movs	r2, #0
 8008e08:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	2200      	movs	r2, #0
 8008e14:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008e28:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008e30:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8008e38:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	2264      	movs	r2, #100	; 0x64
 8008e3e:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8008e46:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	f240 72db 	movw	r2, #2011	; 0x7db
 8008e56:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f001 fe35 	bl	800aaca <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8008e60:	78fb      	ldrb	r3, [r7, #3]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d008      	beq.n	8008e78 <VL53L1_data_init+0x90>
 8008e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d104      	bne.n	8008e78 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 f857 	bl	8008f22 <VL53L1_read_p2p_data>
 8008e74:	4603      	mov	r3, r0
 8008e76:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f001 f964 	bl	800a14c <VL53L1_init_refspadchar_config_struct>
 8008e84:	4603      	mov	r3, r0
 8008e86:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f001 f980 	bl	800a194 <VL53L1_init_ssc_config_struct>
 8008e94:	4603      	mov	r3, r0
 8008e96:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f103 0242 	add.w	r2, r3, #66	; 0x42
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	f001 f995 	bl	800a1d6 <VL53L1_init_xtalk_config_struct>
 8008eac:	4603      	mov	r3, r0
 8008eae:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f001 f9ef 	bl	800a29a <VL53L1_init_offset_cal_config_struct>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	33a4      	adds	r3, #164	; 0xa4
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f001 fa0f 	bl	800a2e8 <VL53L1_init_tuning_parm_storage_struct>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 8008ece:	2120      	movs	r1, #32
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fc95 	bl	8009800 <VL53L1_set_vhv_loopbound>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 8008eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d116      	bne.n	8008f10 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	7858      	ldrb	r0, [r3, #1]
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	8b1c      	ldrh	r4, [r3, #24]
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	689d      	ldr	r5, [r3, #8]
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	68ba      	ldr	r2, [r7, #8]
 8008ef4:	6912      	ldr	r2, [r2, #16]
 8008ef6:	68b9      	ldr	r1, [r7, #8]
 8008ef8:	6949      	ldr	r1, [r1, #20]
 8008efa:	9102      	str	r1, [sp, #8]
 8008efc:	9201      	str	r2, [sp, #4]
 8008efe:	9300      	str	r3, [sp, #0]
 8008f00:	462b      	mov	r3, r5
 8008f02:	4622      	mov	r2, r4
 8008f04:	4601      	mov	r1, r0
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 fad8 	bl	80094bc <VL53L1_set_preset_mode>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f002 faeb 	bl	800b4ec <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 8008f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bdb0      	pop	{r4, r5, r7, pc}

08008f22 <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b084      	sub	sp, #16
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8008f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d108      	bne.n	8008f4c <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008f40:	4619      	mov	r1, r3
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f002 fc2a 	bl	800b79c <VL53L1_get_static_nvm_managed>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 8008f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d107      	bne.n	8008f64 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	3342      	adds	r3, #66	; 0x42
 8008f58:	4619      	mov	r1, r3
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f002 fd5c 	bl	800ba18 <VL53L1_get_customer_nvm_managed>
 8008f60:	4603      	mov	r3, r0
 8008f62:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 8008f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d115      	bne.n	8008f98 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8008f72:	4619      	mov	r1, r3
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f003 f945 	bl	800c204 <VL53L1_get_nvm_copy_data>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 8008f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d108      	bne.n	8008f98 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	33f0      	adds	r3, #240	; 0xf0
 8008f90:	4619      	mov	r1, r3
 8008f92:	4610      	mov	r0, r2
 8008f94:	f001 fecc 	bl	800ad30 <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 8008f98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d109      	bne.n	8008fb4 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	21de      	movs	r1, #222	; 0xde
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f003 fa8c 	bl	800c4c8 <VL53L1_RdWord>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8008fba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fbe:	d204      	bcs.n	8008fca <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 8008fc6:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 8008fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d107      	bne.n	8008fe2 <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	339e      	adds	r3, #158	; 0x9e
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f990 	bl	80092fe <VL53L1_get_mode_mitigation_roi>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d114      	bne.n	8009016 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10f      	bne.n	8009016 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 8008ffc:	011b      	lsls	r3, r3, #4
 8008ffe:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 800900c:	011b      	lsls	r3, r3, #4
 800900e:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 8009016:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}

08009022 <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8009022:	b480      	push	{r7}
 8009024:	b085      	sub	sp, #20
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
 800902a:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800902c:	2300      	movs	r3, #0
 800902e:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800903a:	2b00      	cmp	r3, #0
 800903c:	d101      	bne.n	8009042 <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800903e:	23f1      	movs	r3, #241	; 0xf1
 8009040:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 8009042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d10c      	bne.n	8009064 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	683a      	ldr	r2, [r7, #0]
 800904e:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8009056:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 8009064:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009068:	4618      	mov	r0, r3
 800906a:	3714      	adds	r7, #20
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 8009074:	b480      	push	{r7}
 8009076:	b085      	sub	sp, #20
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800907e:	2300      	movs	r3, #0
 8009080:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800908c:	2b00      	cmp	r3, #0
 800908e:	d101      	bne.n	8009094 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8009090:	23f1      	movs	r3, #241	; 0xf1
 8009092:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 8009094:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d109      	bne.n	80090b0 <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 80090a2:	68ba      	ldr	r2, [r7, #8]
 80090a4:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 80090a8:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 80090b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b088      	sub	sp, #32
 80090c4:	af02      	add	r7, sp, #8
 80090c6:	60f8      	str	r0, [r7, #12]
 80090c8:	60b9      	str	r1, [r7, #8]
 80090ca:	607a      	str	r2, [r7, #4]
 80090cc:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80090ce:	2300      	movs	r3, #0
 80090d0:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80090e0:	23f1      	movs	r3, #241	; 0xf1
 80090e2:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 80090e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d11b      	bne.n	8009124 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	683a      	ldr	r2, [r7, #0]
 80090fc:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
 8009110:	9201      	str	r2, [sp, #4]
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	460b      	mov	r3, r1
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	6879      	ldr	r1, [r7, #4]
 800911a:	68b8      	ldr	r0, [r7, #8]
 800911c:	f002 f918 	bl	800b350 <VL53L1_calc_timeout_register_values>
 8009120:	4603      	mov	r3, r0
 8009122:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8009124:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009128:	4618      	mov	r0, r3
 800912a:	3718      	adds	r7, #24
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b088      	sub	sp, #32
 8009134:	af00      	add	r7, sp, #0
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	607a      	str	r2, [r7, #4]
 800913c:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800913e:	2300      	movs	r3, #0
 8009140:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 8009146:	2300      	movs	r3, #0
 8009148:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 800914a:	2300      	movs	r3, #0
 800914c:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800914e:	69bb      	ldr	r3, [r7, #24]
 8009150:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8009154:	2b00      	cmp	r3, #0
 8009156:	d101      	bne.n	800915c <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8009158:	23f1      	movs	r3, #241	; 0xf1
 800915a:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 800915c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d14a      	bne.n	80091fa <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
 8009170:	4619      	mov	r1, r3
 8009172:	4610      	mov	r0, r2
 8009174:	f001 ff90 	bl	800b098 <VL53L1_calc_macro_period_us>
 8009178:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 8009180:	6979      	ldr	r1, [r7, #20]
 8009182:	4618      	mov	r0, r3
 8009184:	f002 f849 	bl	800b21a <VL53L1_calc_timeout_us>
 8009188:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 8009194:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8009196:	8a7b      	ldrh	r3, [r7, #18]
 8009198:	021b      	lsls	r3, r3, #8
 800919a:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 80091a2:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 80091a4:	4413      	add	r3, r2
 80091a6:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 80091a8:	8a7b      	ldrh	r3, [r7, #18]
 80091aa:	6979      	ldr	r1, [r7, #20]
 80091ac:	4618      	mov	r0, r3
 80091ae:	f002 f874 	bl	800b29a <VL53L1_calc_decoded_timeout_us>
 80091b2:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 80091b8:	69bb      	ldr	r3, [r7, #24]
 80091ba:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 80091be:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 80091c0:	8a7b      	ldrh	r3, [r7, #18]
 80091c2:	021b      	lsls	r3, r3, #8
 80091c4:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 80091cc:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 80091ce:	4413      	add	r3, r2
 80091d0:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 80091d2:	8a7b      	ldrh	r3, [r7, #18]
 80091d4:	6979      	ldr	r1, [r7, #20]
 80091d6:	4618      	mov	r0, r3
 80091d8:	f002 f85f 	bl	800b29a <VL53L1_calc_decoded_timeout_us>
 80091dc:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	69bb      	ldr	r3, [r7, #24]
 80091f0:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	69bb      	ldr	r3, [r7, #24]
 80091f8:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 80091fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3720      	adds	r7, #32
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}

08009206 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 8009206:	b480      	push	{r7}
 8009208:	b087      	sub	sp, #28
 800920a:	af00      	add	r7, sp, #0
 800920c:	60f8      	str	r0, [r7, #12]
 800920e:	460b      	mov	r3, r1
 8009210:	607a      	str	r2, [r7, #4]
 8009212:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009214:	2300      	movs	r3, #0
 8009216:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 800921c:	2301      	movs	r3, #1
 800921e:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8009220:	7afb      	ldrb	r3, [r7, #11]
 8009222:	2b07      	cmp	r3, #7
 8009224:	d81c      	bhi.n	8009260 <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 8009226:	7afb      	ldrb	r3, [r7, #11]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d004      	beq.n	8009236 <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 800922c:	7afb      	ldrb	r3, [r7, #11]
 800922e:	2201      	movs	r2, #1
 8009230:	fa02 f303 	lsl.w	r3, r2, r3
 8009234:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 800923c:	7dbb      	ldrb	r3, [r7, #22]
 800923e:	4013      	ands	r3, r2
 8009240:	b2da      	uxtb	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 8009246:	7afb      	ldrb	r3, [r7, #11]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00b      	beq.n	8009264 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	461a      	mov	r2, r3
 8009252:	7afb      	ldrb	r3, [r7, #11]
 8009254:	fa42 f303 	asr.w	r3, r2, r3
 8009258:	b2da      	uxtb	r2, r3
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	701a      	strb	r2, [r3, #0]
 800925e:	e001      	b.n	8009264 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8009260:	23fc      	movs	r3, #252	; 0xfc
 8009262:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8009264:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009268:	4618      	mov	r0, r3
 800926a:	371c      	adds	r7, #28
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800927e:	2300      	movs	r3, #0
 8009280:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	7858      	ldrb	r0, [r3, #1]
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	7819      	ldrb	r1, [r3, #0]
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 8009294:	461a      	mov	r2, r3
 8009296:	f002 f8d4 	bl	800b442 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	7898      	ldrb	r0, [r3, #2]
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	78d9      	ldrb	r1, [r3, #3]
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80092a8:	461a      	mov	r2, r3
 80092aa:	f002 f909 	bl	800b4c0 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 80092ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3710      	adds	r7, #16
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b084      	sub	sp, #16
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
 80092c2:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80092c4:	2300      	movs	r3, #0
 80092c6:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	3301      	adds	r3, #1
 80092d6:	683a      	ldr	r2, [r7, #0]
 80092d8:	4619      	mov	r1, r3
 80092da:	f002 f97b 	bl	800b5d4 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	1c99      	adds	r1, r3, #2
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	3303      	adds	r3, #3
 80092ec:	461a      	mov	r2, r3
 80092ee:	f002 f8cf 	bl	800b490 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 80092f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3710      	adds	r7, #16
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}

080092fe <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 80092fe:	b580      	push	{r7, lr}
 8009300:	b086      	sub	sp, #24
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
 8009306:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009308:	2300      	movs	r3, #0
 800930a:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 8009310:	2300      	movs	r3, #0
 8009312:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 8009314:	2300      	movs	r3, #0
 8009316:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 8009318:	2300      	movs	r3, #0
 800931a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 8009322:	f107 020e 	add.w	r2, r7, #14
 8009326:	f107 010d 	add.w	r1, r7, #13
 800932a:	4618      	mov	r0, r3
 800932c:	f002 f952 	bl	800b5d4 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8009330:	7bba      	ldrb	r2, [r7, #14]
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 8009336:	7b7a      	ldrb	r2, [r7, #13]
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 8009342:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8009344:	7bfb      	ldrb	r3, [r7, #15]
 8009346:	091b      	lsrs	r3, r3, #4
 8009348:	b2da      	uxtb	r2, r3
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 800934e:	7bfb      	ldrb	r3, [r7, #15]
 8009350:	f003 030f 	and.w	r3, r3, #15
 8009354:	b2da      	uxtb	r2, r3
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 800935a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800935e:	4618      	mov	r0, r3
 8009360:	3718      	adds	r7, #24
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
	...

08009368 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	607a      	str	r2, [r7, #4]
 8009372:	603b      	str	r3, [r7, #0]
 8009374:	460b      	mov	r3, r1
 8009376:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009378:	2300      	movs	r3, #0
 800937a:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8009380:	7afb      	ldrb	r3, [r7, #11]
 8009382:	3b01      	subs	r3, #1
 8009384:	2b25      	cmp	r3, #37	; 0x25
 8009386:	f200 808e 	bhi.w	80094a6 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 800938a:	a201      	add	r2, pc, #4	; (adr r2, 8009390 <VL53L1_get_preset_mode_timing_cfg+0x28>)
 800938c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009390:	08009429 	.word	0x08009429
 8009394:	08009429 	.word	0x08009429
 8009398:	08009429 	.word	0x08009429
 800939c:	08009429 	.word	0x08009429
 80093a0:	08009429 	.word	0x08009429
 80093a4:	08009453 	.word	0x08009453
 80093a8:	08009453 	.word	0x08009453
 80093ac:	08009453 	.word	0x08009453
 80093b0:	080094a7 	.word	0x080094a7
 80093b4:	080094a7 	.word	0x080094a7
 80093b8:	080094a7 	.word	0x080094a7
 80093bc:	080094a7 	.word	0x080094a7
 80093c0:	080094a7 	.word	0x080094a7
 80093c4:	080094a7 	.word	0x080094a7
 80093c8:	080094a7 	.word	0x080094a7
 80093cc:	080094a7 	.word	0x080094a7
 80093d0:	08009429 	.word	0x08009429
 80093d4:	08009453 	.word	0x08009453
 80093d8:	080094a7 	.word	0x080094a7
 80093dc:	080094a7 	.word	0x080094a7
 80093e0:	080094a7 	.word	0x080094a7
 80093e4:	080094a7 	.word	0x080094a7
 80093e8:	080094a7 	.word	0x080094a7
 80093ec:	080094a7 	.word	0x080094a7
 80093f0:	080094a7 	.word	0x080094a7
 80093f4:	080094a7 	.word	0x080094a7
 80093f8:	080094a7 	.word	0x080094a7
 80093fc:	080094a7 	.word	0x080094a7
 8009400:	080094a7 	.word	0x080094a7
 8009404:	080094a7 	.word	0x080094a7
 8009408:	080094a7 	.word	0x080094a7
 800940c:	080094a7 	.word	0x080094a7
 8009410:	080094a7 	.word	0x080094a7
 8009414:	080094a7 	.word	0x080094a7
 8009418:	080094a7 	.word	0x080094a7
 800941c:	0800947d 	.word	0x0800947d
 8009420:	0800947d 	.word	0x0800947d
 8009424:	0800947d 	.word	0x0800947d
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 800943c:	693b      	ldr	r3, [r7, #16]
 800943e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 8009442:	6a3b      	ldr	r3, [r7, #32]
 8009444:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 800944c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800944e:	601a      	str	r2, [r3, #0]
	break;
 8009450:	e02c      	b.n	80094ac <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 8009476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009478:	601a      	str	r2, [r3, #0]
	break;
 800947a:	e017      	b.n	80094ac <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 8009496:	6a3b      	ldr	r3, [r7, #32]
 8009498:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 80094a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094a2:	601a      	str	r2, [r3, #0]
	break;
 80094a4:	e002      	b.n	80094ac <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 80094a6:	23fc      	movs	r3, #252	; 0xfc
 80094a8:	75fb      	strb	r3, [r7, #23]
		break;
 80094aa:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 80094ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	371c      	adds	r7, #28
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b092      	sub	sp, #72	; 0x48
 80094c0:	af04      	add	r7, sp, #16
 80094c2:	60f8      	str	r0, [r7, #12]
 80094c4:	607b      	str	r3, [r7, #4]
 80094c6:	460b      	mov	r3, r1
 80094c8:	72fb      	strb	r3, [r7, #11]
 80094ca:	4613      	mov	r3, r2
 80094cc:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80094ce:	2300      	movs	r3, #0
 80094d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 80094d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094da:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80094de:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 80094e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80094e6:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 80094e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ea:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 80094ee:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 80094f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094f2:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 80094f6:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80094f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fa:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80094fe:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8009500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009502:	33a4      	adds	r3, #164	; 0xa4
 8009504:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 8009506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009508:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800950c:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 800950e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009510:	7afa      	ldrb	r2, [r7, #11]
 8009512:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 8009514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009516:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009518:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 800951a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800951c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800951e:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8009520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009522:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009524:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 8009526:	2103      	movs	r1, #3
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f001 faea 	bl	800ab02 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 800952e:	7afb      	ldrb	r3, [r7, #11]
 8009530:	3b01      	subs	r3, #1
 8009532:	2b25      	cmp	r3, #37	; 0x25
 8009534:	f200 810c 	bhi.w	8009750 <VL53L1_set_preset_mode+0x294>
 8009538:	a201      	add	r2, pc, #4	; (adr r2, 8009540 <VL53L1_set_preset_mode+0x84>)
 800953a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800953e:	bf00      	nop
 8009540:	080095d9 	.word	0x080095d9
 8009544:	080095f5 	.word	0x080095f5
 8009548:	08009611 	.word	0x08009611
 800954c:	0800962d 	.word	0x0800962d
 8009550:	08009649 	.word	0x08009649
 8009554:	08009665 	.word	0x08009665
 8009558:	08009681 	.word	0x08009681
 800955c:	0800969d 	.word	0x0800969d
 8009560:	08009751 	.word	0x08009751
 8009564:	08009751 	.word	0x08009751
 8009568:	08009751 	.word	0x08009751
 800956c:	08009751 	.word	0x08009751
 8009570:	08009751 	.word	0x08009751
 8009574:	08009751 	.word	0x08009751
 8009578:	08009751 	.word	0x08009751
 800957c:	08009751 	.word	0x08009751
 8009580:	080096b9 	.word	0x080096b9
 8009584:	080096d5 	.word	0x080096d5
 8009588:	08009751 	.word	0x08009751
 800958c:	08009751 	.word	0x08009751
 8009590:	08009751 	.word	0x08009751
 8009594:	08009751 	.word	0x08009751
 8009598:	08009751 	.word	0x08009751
 800959c:	08009751 	.word	0x08009751
 80095a0:	08009751 	.word	0x08009751
 80095a4:	08009751 	.word	0x08009751
 80095a8:	08009751 	.word	0x08009751
 80095ac:	08009751 	.word	0x08009751
 80095b0:	08009751 	.word	0x08009751
 80095b4:	08009751 	.word	0x08009751
 80095b8:	08009751 	.word	0x08009751
 80095bc:	08009751 	.word	0x08009751
 80095c0:	08009751 	.word	0x08009751
 80095c4:	08009751 	.word	0x08009751
 80095c8:	08009751 	.word	0x08009751
 80095cc:	080096f1 	.word	0x080096f1
 80095d0:	08009711 	.word	0x08009711
 80095d4:	08009731 	.word	0x08009731

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 80095d8:	69bb      	ldr	r3, [r7, #24]
 80095da:	9301      	str	r3, [sp, #4]
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	9300      	str	r3, [sp, #0]
 80095e0:	6a3b      	ldr	r3, [r7, #32]
 80095e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80095e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80095e8:	f000 ff0d 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 80095ec:	4603      	mov	r3, r0
 80095ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80095f2:	e0b1      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 80095f4:	69bb      	ldr	r3, [r7, #24]
 80095f6:	9301      	str	r3, [sp, #4]
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	9300      	str	r3, [sp, #0]
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009600:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009602:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009604:	f001 f81d 	bl	800a642 <VL53L1_preset_mode_standard_ranging_short_range>
 8009608:	4603      	mov	r3, r0
 800960a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800960e:	e0a3      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 8009610:	69bb      	ldr	r3, [r7, #24]
 8009612:	9301      	str	r3, [sp, #4]
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	6a3b      	ldr	r3, [r7, #32]
 800961a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800961c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800961e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009620:	f001 f850 	bl	800a6c4 <VL53L1_preset_mode_standard_ranging_long_range>
 8009624:	4603      	mov	r3, r0
 8009626:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800962a:	e095      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 800962c:	69bb      	ldr	r3, [r7, #24]
 800962e:	9301      	str	r3, [sp, #4]
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	9300      	str	r3, [sp, #0]
 8009634:	6a3b      	ldr	r3, [r7, #32]
 8009636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009638:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800963a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800963c:	f001 f883 	bl	800a746 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 8009640:	4603      	mov	r3, r0
 8009642:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8009646:	e087      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	9301      	str	r3, [sp, #4]
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	9300      	str	r3, [sp, #0]
 8009650:	6a3b      	ldr	r3, [r7, #32]
 8009652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009654:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009656:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009658:	f001 f89a 	bl	800a790 <VL53L1_preset_mode_standard_ranging_mm2_cal>
 800965c:	4603      	mov	r3, r0
 800965e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8009662:	e079      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	9301      	str	r3, [sp, #4]
 8009668:	69fb      	ldr	r3, [r7, #28]
 800966a:	9300      	str	r3, [sp, #0]
 800966c:	6a3b      	ldr	r3, [r7, #32]
 800966e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009670:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009672:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009674:	f001 f8b1 	bl	800a7da <VL53L1_preset_mode_timed_ranging>
 8009678:	4603      	mov	r3, r0
 800967a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800967e:	e06b      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8009680:	69bb      	ldr	r3, [r7, #24]
 8009682:	9301      	str	r3, [sp, #4]
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	9300      	str	r3, [sp, #0]
 8009688:	6a3b      	ldr	r3, [r7, #32]
 800968a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800968c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800968e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009690:	f001 f8dd 	bl	800a84e <VL53L1_preset_mode_timed_ranging_short_range>
 8009694:	4603      	mov	r3, r0
 8009696:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800969a:	e05d      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	9301      	str	r3, [sp, #4]
 80096a0:	69fb      	ldr	r3, [r7, #28]
 80096a2:	9300      	str	r3, [sp, #0]
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80096aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80096ac:	f001 f909 	bl	800a8c2 <VL53L1_preset_mode_timed_ranging_long_range>
 80096b0:	4603      	mov	r3, r0
 80096b2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80096b6:	e04f      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 80096b8:	69bb      	ldr	r3, [r7, #24]
 80096ba:	9301      	str	r3, [sp, #4]
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	9300      	str	r3, [sp, #0]
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80096c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80096c8:	f001 f9dd 	bl	800aa86 <VL53L1_preset_mode_olt>
 80096cc:	4603      	mov	r3, r0
 80096ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80096d2:	e041      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	9301      	str	r3, [sp, #4]
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	9300      	str	r3, [sp, #0]
 80096dc:	6a3b      	ldr	r3, [r7, #32]
 80096de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80096e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80096e4:	f001 f999 	bl	800aa1a <VL53L1_preset_mode_singleshot_ranging>
 80096e8:	4603      	mov	r3, r0
 80096ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80096ee:	e033      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	9302      	str	r3, [sp, #8]
 80096f4:	69bb      	ldr	r3, [r7, #24]
 80096f6:	9301      	str	r3, [sp, #4]
 80096f8:	69fb      	ldr	r3, [r7, #28]
 80096fa:	9300      	str	r3, [sp, #0]
 80096fc:	6a3b      	ldr	r3, [r7, #32]
 80096fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009700:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009702:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009704:	f001 f93d 	bl	800a982 <VL53L1_preset_mode_low_power_auto_short_ranging>
 8009708:	4603      	mov	r3, r0
 800970a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800970e:	e023      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	9302      	str	r3, [sp, #8]
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	9301      	str	r3, [sp, #4]
 8009718:	69fb      	ldr	r3, [r7, #28]
 800971a:	9300      	str	r3, [sp, #0]
 800971c:	6a3b      	ldr	r3, [r7, #32]
 800971e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009720:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009722:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009724:	f001 f907 	bl	800a936 <VL53L1_preset_mode_low_power_auto_ranging>
 8009728:	4603      	mov	r3, r0
 800972a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800972e:	e013      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	9302      	str	r3, [sp, #8]
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	69fb      	ldr	r3, [r7, #28]
 800973a:	9300      	str	r3, [sp, #0]
 800973c:	6a3b      	ldr	r3, [r7, #32]
 800973e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009740:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009742:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009744:	f001 f943 	bl	800a9ce <VL53L1_preset_mode_low_power_auto_long_ranging>
 8009748:	4603      	mov	r3, r0
 800974a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800974e:	e003      	b.n	8009758 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8009750:	23fc      	movs	r3, #252	; 0xfc
 8009752:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8009756:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 8009758:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800975c:	2b00      	cmp	r3, #0
 800975e:	d105      	bne.n	800976c <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 8009760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009762:	893a      	ldrh	r2, [r7, #8]
 8009764:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8009766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009768:	893a      	ldrh	r2, [r7, #8]
 800976a:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 800976c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8009770:	2b00      	cmp	r3, #0
 8009772:	d108      	bne.n	8009786 <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 8009774:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009776:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009778:	6879      	ldr	r1, [r7, #4]
 800977a:	68f8      	ldr	r0, [r7, #12]
 800977c:	f7ff fca0 	bl	80090c0 <VL53L1_set_timeouts_us>
 8009780:	4603      	mov	r3, r0
 8009782:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 8009786:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800978a:	2b00      	cmp	r3, #0
 800978c:	d106      	bne.n	800979c <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 800978e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f7ff fc46 	bl	8009022 <VL53L1_set_inter_measurement_period_ms>
 8009796:	4603      	mov	r3, r0
 8009798:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 800979c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3738      	adds	r7, #56	; 0x38
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <VL53L1_set_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	460b      	mov	r3, r1
 80097b2:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80097b4:	2300      	movs	r3, #0
 80097b6:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	887a      	ldrh	r2, [r7, #2]
 80097c0:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 80097c4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3714      	adds	r7, #20
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <VL53L1_set_lite_min_count_rate>:
}

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b085      	sub	sp, #20
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
 80097dc:	460b      	mov	r3, r1
 80097de:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80097e0:	2300      	movs	r3, #0
 80097e2:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	887a      	ldrh	r2, [r7, #2]
 80097ec:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 80097f0:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3714      	adds	r7, #20
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	460b      	mov	r3, r1
 800980a:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800980c:	2300      	movs	r3, #0
 800980e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800981a:	f003 0303 	and.w	r3, r3, #3
 800981e:	b2da      	uxtb	r2, r3
 8009820:	78fb      	ldrb	r3, [r7, #3]
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	b2db      	uxtb	r3, r3
 8009826:	4413      	add	r3, r2
 8009828:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 8009830:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8009834:	4618      	mov	r0, r3
 8009836:	3714      	adds	r7, #20
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b0d0      	sub	sp, #320	; 0x140
 8009844:	af00      	add	r7, sp, #0
 8009846:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800984a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800984e:	6018      	str	r0, [r3, #0]
 8009850:	4608      	mov	r0, r1
 8009852:	4611      	mov	r1, r2
 8009854:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009858:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 800985c:	4602      	mov	r2, r0
 800985e:	701a      	strb	r2, [r3, #0]
 8009860:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009864:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009868:	460a      	mov	r2, r1
 800986a:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800986c:	2300      	movs	r3, #0
 800986e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009872:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009876:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 8009880:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009884:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009888:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 800988c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009890:	3342      	adds	r3, #66	; 0x42
 8009892:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8009896:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800989a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800989e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 80098a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80098a6:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80098aa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 80098ae:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80098b2:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 80098b6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 80098ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80098be:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 80098c2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80098c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80098ca:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80098ce:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 80098d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80098d6:	332c      	adds	r3, #44	; 0x2c
 80098d8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 80098dc:	f107 030c 	add.w	r3, r7, #12
 80098e0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 80098e4:	2300      	movs	r3, #0
 80098e6:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 80098ea:	2300      	movs	r3, #0
 80098ec:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 80098f0:	2300      	movs	r3, #0
 80098f2:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 80098f6:	2300      	movs	r3, #0
 80098f8:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 80098fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009900:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8009904:	f2a2 123d 	subw	r2, r2, #317	; 0x13d
 8009908:	7812      	ldrb	r2, [r2, #0]
 800990a:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800990c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009910:	791b      	ldrb	r3, [r3, #4]
 8009912:	b25b      	sxtb	r3, r3
 8009914:	f003 030f 	and.w	r3, r3, #15
 8009918:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800991a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800991e:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 8009922:	f993 3000 	ldrsb.w	r3, [r3]
 8009926:	4313      	orrs	r3, r2
 8009928:	b25b      	sxtb	r3, r3
 800992a:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 800992c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009930:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 8009932:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009936:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800993a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800993e:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 8009942:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009946:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800994a:	2bff      	cmp	r3, #255	; 0xff
 800994c:	d104      	bne.n	8009958 <VL53L1_init_and_start_range+0x118>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800994e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009952:	2200      	movs	r2, #0
 8009954:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8009958:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800995c:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8009960:	2b01      	cmp	r3, #1
 8009962:	d139      	bne.n	80099d8 <VL53L1_init_and_start_range+0x198>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8009964:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009968:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800996c:	2b00      	cmp	r3, #0
 800996e:	d133      	bne.n	80099d8 <VL53L1_init_and_start_range+0x198>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 8009970:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009974:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 8009978:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800997c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 8009980:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009984:	2220      	movs	r2, #32
 8009986:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800998a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800998e:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 8009992:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009996:	2b00      	cmp	r3, #0
 8009998:	d10c      	bne.n	80099b4 <VL53L1_init_and_start_range+0x174>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800999a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800999e:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 80099a2:	b29b      	uxth	r3, r3
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 80099aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80099ae:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 80099b2:	e004      	b.n	80099be <VL53L1_init_and_start_range+0x17e>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 80099b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80099b8:	2200      	movs	r2, #0
 80099ba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 80099be:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80099c2:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	2b04      	cmp	r3, #4
 80099ca:	d805      	bhi.n	80099d8 <VL53L1_init_and_start_range+0x198>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 80099cc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80099d0:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 80099d4:	2205      	movs	r2, #5
 80099d6:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80099d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80099dc:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d113      	bne.n	8009a0c <VL53L1_init_and_start_range+0x1cc>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 80099e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80099e8:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d10d      	bne.n	8009a0c <VL53L1_init_and_start_range+0x1cc>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 80099f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80099f4:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 80099f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80099fc:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 8009a00:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009a04:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009a08:	2206      	movs	r2, #6
 8009a0a:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 8009a0c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009a10:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009a14:	781b      	ldrb	r3, [r3, #0]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	2b05      	cmp	r3, #5
 8009a1a:	d827      	bhi.n	8009a6c <VL53L1_init_and_start_range+0x22c>
 8009a1c:	a201      	add	r2, pc, #4	; (adr r2, 8009a24 <VL53L1_init_and_start_range+0x1e4>)
 8009a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a22:	bf00      	nop
 8009a24:	08009a65 	.word	0x08009a65
 8009a28:	08009a5d 	.word	0x08009a5d
 8009a2c:	08009a55 	.word	0x08009a55
 8009a30:	08009a4d 	.word	0x08009a4d
 8009a34:	08009a45 	.word	0x08009a45
 8009a38:	08009a3d 	.word	0x08009a3d
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009a42:	e017      	b.n	8009a74 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 8009a44:	230d      	movs	r3, #13
 8009a46:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009a4a:	e013      	b.n	8009a74 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 8009a4c:	2324      	movs	r3, #36	; 0x24
 8009a4e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009a52:	e00f      	b.n	8009a74 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 8009a54:	2344      	movs	r3, #68	; 0x44
 8009a56:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009a5a:	e00b      	b.n	8009a74 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 8009a5c:	235a      	movs	r3, #90	; 0x5a
 8009a5e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009a62:	e007      	b.n	8009a74 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 8009a64:	2371      	movs	r3, #113	; 0x71
 8009a66:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009a6a:	e003      	b.n	8009a74 <VL53L1_init_and_start_range+0x234>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 8009a6c:	2383      	movs	r3, #131	; 0x83
 8009a6e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009a72:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 8009a74:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009a78:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 8009a7c:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 8009a80:	f107 030c 	add.w	r3, r7, #12
 8009a84:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8009a88:	2300      	movs	r3, #0
 8009a8a:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 8009a8e:	e00b      	b.n	8009aa8 <VL53L1_init_and_start_range+0x268>
		*pbuffer++ = 0;
 8009a90:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8009a94:	1c5a      	adds	r2, r3, #1
 8009a96:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8009a9e:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 8009aa8:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 8009aac:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d3ed      	bcc.n	8009a90 <VL53L1_init_and_start_range+0x250>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 8009ab4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009ab8:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	2b05      	cmp	r3, #5
 8009ac0:	d917      	bls.n	8009af2 <VL53L1_init_and_start_range+0x2b2>
 8009ac2:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d113      	bne.n	8009af2 <VL53L1_init_and_start_range+0x2b2>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009aca:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009ace:	f1c3 0301 	rsb	r3, r3, #1
 8009ad2:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009ad6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 8009ada:	f107 020c 	add.w	r2, r7, #12
 8009ade:	4413      	add	r3, r2
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	210b      	movs	r1, #11
 8009ae4:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 8009ae8:	f001 fda3 	bl	800b632 <VL53L1_i2c_encode_static_nvm_managed>
 8009aec:	4603      	mov	r3, r0
 8009aee:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 8009af2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009af6:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009afa:	781b      	ldrb	r3, [r3, #0]
 8009afc:	2b04      	cmp	r3, #4
 8009afe:	d917      	bls.n	8009b30 <VL53L1_init_and_start_range+0x2f0>
 8009b00:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d113      	bne.n	8009b30 <VL53L1_init_and_start_range+0x2f0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009b08:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009b0c:	f1c3 030d 	rsb	r3, r3, #13
 8009b10:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009b14:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 8009b18:	f107 020c 	add.w	r2, r7, #12
 8009b1c:	4413      	add	r3, r2
 8009b1e:	461a      	mov	r2, r3
 8009b20:	2117      	movs	r1, #23
 8009b22:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8009b26:	f001 fe60 	bl	800b7ea <VL53L1_i2c_encode_customer_nvm_managed>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 8009b30:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009b34:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009b38:	781b      	ldrb	r3, [r3, #0]
 8009b3a:	2b03      	cmp	r3, #3
 8009b3c:	d917      	bls.n	8009b6e <VL53L1_init_and_start_range+0x32e>
 8009b3e:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d113      	bne.n	8009b6e <VL53L1_init_and_start_range+0x32e>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009b46:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009b4a:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 8009b4e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009b52:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 8009b56:	f107 020c 	add.w	r2, r7, #12
 8009b5a:	4413      	add	r3, r2
 8009b5c:	461a      	mov	r2, r3
 8009b5e:	2120      	movs	r1, #32
 8009b60:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8009b64:	f001 ff7f 	bl	800ba66 <VL53L1_i2c_encode_static_config>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 8009b6e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009b72:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009b76:	781b      	ldrb	r3, [r3, #0]
 8009b78:	2b02      	cmp	r3, #2
 8009b7a:	d917      	bls.n	8009bac <VL53L1_init_and_start_range+0x36c>
 8009b7c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d113      	bne.n	8009bac <VL53L1_init_and_start_range+0x36c>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8009b84:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009b88:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 8009b8c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009b90:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 8009b94:	f107 020c 	add.w	r2, r7, #12
 8009b98:	4413      	add	r3, r2
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	2116      	movs	r1, #22
 8009b9e:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8009ba2:	f002 f843 	bl	800bc2c <VL53L1_i2c_encode_general_config>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 8009bac:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009bb0:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d917      	bls.n	8009bea <VL53L1_init_and_start_range+0x3aa>
 8009bba:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d113      	bne.n	8009bea <VL53L1_init_and_start_range+0x3aa>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009bc2:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009bc6:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8009bca:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009bce:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 8009bd2:	f107 020c 	add.w	r2, r7, #12
 8009bd6:	4413      	add	r3, r2
 8009bd8:	461a      	mov	r2, r3
 8009bda:	2117      	movs	r1, #23
 8009bdc:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8009be0:	f002 f8a8 	bl	800bd34 <VL53L1_i2c_encode_timing_config>
 8009be4:	4603      	mov	r3, r0
 8009be6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 8009bea:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009bee:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d036      	beq.n	8009c66 <VL53L1_init_and_start_range+0x426>
 8009bf8:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d132      	bne.n	8009c66 <VL53L1_init_and_start_range+0x426>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009c00:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009c04:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 8009c08:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 8009c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c10:	791b      	ldrb	r3, [r3, #4]
 8009c12:	f003 0320 	and.w	r3, r3, #32
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d017      	beq.n	8009c4a <VL53L1_init_and_start_range+0x40a>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 8009c1a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009c1e:	789b      	ldrb	r3, [r3, #2]
 8009c20:	f043 0301 	orr.w	r3, r3, #1
 8009c24:	b2da      	uxtb	r2, r3
 8009c26:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009c2a:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 8009c2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009c30:	789b      	ldrb	r3, [r3, #2]
 8009c32:	f043 0301 	orr.w	r3, r3, #1
 8009c36:	b2da      	uxtb	r2, r3
 8009c38:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009c3c:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 8009c3e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009c42:	789a      	ldrb	r2, [r3, #2]
 8009c44:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009c48:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009c4a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 8009c4e:	f107 020c 	add.w	r2, r7, #12
 8009c52:	4413      	add	r3, r2
 8009c54:	461a      	mov	r2, r3
 8009c56:	2112      	movs	r1, #18
 8009c58:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 8009c5c:	f002 f8ec 	bl	800be38 <VL53L1_i2c_encode_dynamic_config>
 8009c60:	4603      	mov	r3, r0
 8009c62:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 8009c66:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d113      	bne.n	8009c96 <VL53L1_init_and_start_range+0x456>

		i2c_buffer_offset_bytes = \
 8009c6e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009c72:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 8009c76:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009c7a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 8009c7e:	f107 020c 	add.w	r2, r7, #12
 8009c82:	4413      	add	r3, r2
 8009c84:	461a      	mov	r2, r3
 8009c86:	2105      	movs	r1, #5
 8009c88:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8009c8c:	f002 f959 	bl	800bf42 <VL53L1_i2c_encode_system_control>
 8009c90:	4603      	mov	r3, r0
 8009c92:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 8009c96:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d10f      	bne.n	8009cbe <VL53L1_init_and_start_range+0x47e>
		status =
			VL53L1_WriteMulti(
 8009c9e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8009ca2:	f107 020c 	add.w	r2, r7, #12
 8009ca6:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 8009caa:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 8009cae:	f5a0 709e 	sub.w	r0, r0, #316	; 0x13c
 8009cb2:	6800      	ldr	r0, [r0, #0]
 8009cb4:	f002 fb3e 	bl	800c334 <VL53L1_WriteMulti>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 8009cbe:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d109      	bne.n	8009cda <VL53L1_init_and_start_range+0x49a>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 8009cc6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009cca:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8009cce:	6818      	ldr	r0, [r3, #0]
 8009cd0:	f000 ff40 	bl	800ab54 <VL53L1_update_ll_driver_rd_state>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 8009cda:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d109      	bne.n	8009cf6 <VL53L1_init_and_start_range+0x4b6>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 8009ce2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009ce6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8009cea:	6818      	ldr	r0, [r3, #0]
 8009cec:	f000 ffba 	bl	800ac64 <VL53L1_update_ll_driver_cfg_state>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 8009cf6:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b087      	sub	sp, #28
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	607a      	str	r2, [r7, #4]
 8009d10:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009d12:	2300      	movs	r3, #0
 8009d14:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 8009d1a:	897b      	ldrh	r3, [r7, #10]
 8009d1c:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8009d20:	2b38      	cmp	r3, #56	; 0x38
 8009d22:	f200 8204 	bhi.w	800a12e <VL53L1_get_tuning_parm+0x42a>
 8009d26:	a201      	add	r2, pc, #4	; (adr r2, 8009d2c <VL53L1_get_tuning_parm+0x28>)
 8009d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2c:	08009e11 	.word	0x08009e11
 8009d30:	08009e1f 	.word	0x08009e1f
 8009d34:	08009e2d 	.word	0x08009e2d
 8009d38:	08009e3b 	.word	0x08009e3b
 8009d3c:	08009e49 	.word	0x08009e49
 8009d40:	08009e57 	.word	0x08009e57
 8009d44:	08009e65 	.word	0x08009e65
 8009d48:	08009e73 	.word	0x08009e73
 8009d4c:	08009e81 	.word	0x08009e81
 8009d50:	08009e8f 	.word	0x08009e8f
 8009d54:	08009e9d 	.word	0x08009e9d
 8009d58:	08009eab 	.word	0x08009eab
 8009d5c:	08009eb9 	.word	0x08009eb9
 8009d60:	08009ec7 	.word	0x08009ec7
 8009d64:	08009ed5 	.word	0x08009ed5
 8009d68:	08009ee3 	.word	0x08009ee3
 8009d6c:	08009ef1 	.word	0x08009ef1
 8009d70:	08009eff 	.word	0x08009eff
 8009d74:	08009f0d 	.word	0x08009f0d
 8009d78:	08009f1b 	.word	0x08009f1b
 8009d7c:	08009f29 	.word	0x08009f29
 8009d80:	08009f37 	.word	0x08009f37
 8009d84:	08009f45 	.word	0x08009f45
 8009d88:	08009f53 	.word	0x08009f53
 8009d8c:	08009f61 	.word	0x08009f61
 8009d90:	08009f6f 	.word	0x08009f6f
 8009d94:	08009f7d 	.word	0x08009f7d
 8009d98:	08009f8b 	.word	0x08009f8b
 8009d9c:	08009f99 	.word	0x08009f99
 8009da0:	08009fa7 	.word	0x08009fa7
 8009da4:	08009fb5 	.word	0x08009fb5
 8009da8:	08009fc3 	.word	0x08009fc3
 8009dac:	08009fd1 	.word	0x08009fd1
 8009db0:	08009fdf 	.word	0x08009fdf
 8009db4:	08009fed 	.word	0x08009fed
 8009db8:	08009ffb 	.word	0x08009ffb
 8009dbc:	0800a009 	.word	0x0800a009
 8009dc0:	0800a017 	.word	0x0800a017
 8009dc4:	0800a025 	.word	0x0800a025
 8009dc8:	0800a033 	.word	0x0800a033
 8009dcc:	0800a041 	.word	0x0800a041
 8009dd0:	0800a04f 	.word	0x0800a04f
 8009dd4:	0800a05d 	.word	0x0800a05d
 8009dd8:	0800a06b 	.word	0x0800a06b
 8009ddc:	0800a079 	.word	0x0800a079
 8009de0:	0800a087 	.word	0x0800a087
 8009de4:	0800a095 	.word	0x0800a095
 8009de8:	0800a0a3 	.word	0x0800a0a3
 8009dec:	0800a0b1 	.word	0x0800a0b1
 8009df0:	0800a0bf 	.word	0x0800a0bf
 8009df4:	0800a0cd 	.word	0x0800a0cd
 8009df8:	0800a0db 	.word	0x0800a0db
 8009dfc:	0800a0e9 	.word	0x0800a0e9
 8009e00:	0800a0f7 	.word	0x0800a0f7
 8009e04:	0800a105 	.word	0x0800a105
 8009e08:	0800a113 	.word	0x0800a113
 8009e0c:	0800a121 	.word	0x0800a121

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 8009e16:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	601a      	str	r2, [r3, #0]
	break;
 8009e1c:	e18e      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 8009e24:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	601a      	str	r2, [r3, #0]
	break;
 8009e2a:	e187      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8009e32:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	601a      	str	r2, [r3, #0]
	break;
 8009e38:	e180      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8009e40:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	601a      	str	r2, [r3, #0]
	break;
 8009e46:	e179      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009e4e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	601a      	str	r2, [r3, #0]
	break;
 8009e54:	e172      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 8009e5c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	601a      	str	r2, [r3, #0]
	break;
 8009e62:	e16b      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8009e6a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	601a      	str	r2, [r3, #0]
	break;
 8009e70:	e164      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8009e78:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	601a      	str	r2, [r3, #0]
	break;
 8009e7e:	e15d      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 8009e86:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	601a      	str	r2, [r3, #0]
	break;
 8009e8c:	e156      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8009e94:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	601a      	str	r2, [r3, #0]
	break;
 8009e9a:	e14f      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8009ea2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	601a      	str	r2, [r3, #0]
	break;
 8009ea8:	e148      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8009eb0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	601a      	str	r2, [r3, #0]
	break;
 8009eb6:	e141      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 8009ebe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	601a      	str	r2, [r3, #0]
	break;
 8009ec4:	e13a      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8009ecc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	601a      	str	r2, [r3, #0]
	break;
 8009ed2:	e133      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 8009eda:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	601a      	str	r2, [r3, #0]
	break;
 8009ee0:	e12c      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 8009ee8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	601a      	str	r2, [r3, #0]
	break;
 8009eee:	e125      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8009ef6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	601a      	str	r2, [r3, #0]
	break;
 8009efc:	e11e      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8009f04:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	601a      	str	r2, [r3, #0]
	break;
 8009f0a:	e117      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8009f12:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	601a      	str	r2, [r3, #0]
	break;
 8009f18:	e110      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 8009f20:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	601a      	str	r2, [r3, #0]
	break;
 8009f26:	e109      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8009f2e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	601a      	str	r2, [r3, #0]
	break;
 8009f34:	e102      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 8009f3c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	601a      	str	r2, [r3, #0]
	break;
 8009f42:	e0fb      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8009f4a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	601a      	str	r2, [r3, #0]
	break;
 8009f50:	e0f4      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 8009f58:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	601a      	str	r2, [r3, #0]
	break;
 8009f5e:	e0ed      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8009f66:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	601a      	str	r2, [r3, #0]
	break;
 8009f6c:	e0e6      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 8009f74:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	601a      	str	r2, [r3, #0]
	break;
 8009f7a:	e0df      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 8009f82:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	601a      	str	r2, [r3, #0]
	break;
 8009f88:	e0d8      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 8009f90:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	601a      	str	r2, [r3, #0]
	break;
 8009f96:	e0d1      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 8009f9e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	601a      	str	r2, [r3, #0]
	break;
 8009fa4:	e0ca      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8009fac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	601a      	str	r2, [r3, #0]
	break;
 8009fb2:	e0c3      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8009fba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	601a      	str	r2, [r3, #0]
	break;
 8009fc0:	e0bc      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8009fc8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	601a      	str	r2, [r3, #0]
	break;
 8009fce:	e0b5      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009fd6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	601a      	str	r2, [r3, #0]
	break;
 8009fdc:	e0ae      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8009fe4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	601a      	str	r2, [r3, #0]
	break;
 8009fea:	e0a7      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 8009ff2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	601a      	str	r2, [r3, #0]
	break;
 8009ff8:	e0a0      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 800a000:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	601a      	str	r2, [r3, #0]
	break;
 800a006:	e099      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 800a00e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	601a      	str	r2, [r3, #0]
	break;
 800a014:	e092      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800a01c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	601a      	str	r2, [r3, #0]
	break;
 800a022:	e08b      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800a02a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	601a      	str	r2, [r3, #0]
	break;
 800a030:	e084      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800a038:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	601a      	str	r2, [r3, #0]
	break;
 800a03e:	e07d      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800a046:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	601a      	str	r2, [r3, #0]
	break;
 800a04c:	e076      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800a054:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	601a      	str	r2, [r3, #0]
	break;
 800a05a:	e06f      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800a062:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	601a      	str	r2, [r3, #0]
	break;
 800a068:	e068      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 800a070:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	601a      	str	r2, [r3, #0]
	break;
 800a076:	e061      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 800a07e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	601a      	str	r2, [r3, #0]
	break;
 800a084:	e05a      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 800a08c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	601a      	str	r2, [r3, #0]
	break;
 800a092:	e053      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 800a09a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	601a      	str	r2, [r3, #0]
	break;
 800a0a0:	e04c      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800a0a8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	601a      	str	r2, [r3, #0]
	break;
 800a0ae:	e045      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800a0b6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	601a      	str	r2, [r3, #0]
	break;
 800a0bc:	e03e      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800a0c4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	601a      	str	r2, [r3, #0]
	break;
 800a0ca:	e037      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a0d2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	601a      	str	r2, [r3, #0]
	break;
 800a0d8:	e030      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800a0e0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	601a      	str	r2, [r3, #0]
	break;
 800a0e6:	e029      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a0ee:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	601a      	str	r2, [r3, #0]
	break;
 800a0f4:	e022      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800a0fc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	601a      	str	r2, [r3, #0]
	break;
 800a102:	e01b      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800a10a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	601a      	str	r2, [r3, #0]
	break;
 800a110:	e014      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a118:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	601a      	str	r2, [r3, #0]
	break;
 800a11e:	e00d      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800a126:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	601a      	str	r2, [r3, #0]
	break;
 800a12c:	e006      	b.n	800a13c <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800a134:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 800a136:	23fc      	movs	r3, #252	; 0xfc
 800a138:	75fb      	strb	r3, [r7, #23]
	break;
 800a13a:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800a13c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a140:	4618      	mov	r0, r3
 800a142:	371c      	adds	r7, #28
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b085      	sub	sp, #20
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a154:	2300      	movs	r3, #0
 800a156:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2208      	movs	r2, #8
 800a15c:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	220b      	movs	r2, #11
 800a162:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a16a:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a172:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800a17a:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800a182:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800a184:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3714      	adds	r7, #20
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800a194:	b480      	push	{r7}
 800a196:	b085      	sub	sp, #20
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a19c:	2300      	movs	r3, #0
 800a19e:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2212      	movs	r2, #18
 800a1aa:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	220f      	movs	r2, #15
 800a1b0:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2202      	movs	r2, #2
 800a1b6:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800a1be:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	220c      	movs	r2, #12
 800a1c4:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800a1c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3714      	adds	r7, #20
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b084      	sub	sp, #16
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
 800a1de:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	895b      	ldrh	r3, [r3, #10]
 800a1e8:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	895b      	ldrh	r3, [r3, #10]
 800a206:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	2200      	movs	r2, #0
 800a224:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	2240      	movs	r2, #64	; 0x40
 800a22a:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d10d      	bne.n	800a250 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d108      	bne.n	800a250 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d103      	bne.n	800a250 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	2200      	movs	r2, #0
 800a24c:	741a      	strb	r2, [r3, #16]
 800a24e:	e002      	b.n	800a256 <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	2201      	movs	r2, #1
 800a254:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800a256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d114      	bne.n	800a288 <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800a262:	2b01      	cmp	r3, #1
 800a264:	d110      	bne.n	800a288 <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	6818      	ldr	r0, [r3, #0]
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	7d1b      	ldrb	r3, [r3, #20]
 800a27a:	f000 ff3d 	bl	800b0f8 <VL53L1_calc_range_ignore_threshold>
 800a27e:	4603      	mov	r3, r0
 800a280:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	82da      	strh	r2, [r3, #22]
 800a286:	e002      	b.n	800a28e <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	2200      	movs	r2, #0
 800a28c:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800a28e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a292:	4618      	mov	r0, r3
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 800a29a:	b480      	push	{r7}
 800a29c:	b085      	sub	sp, #20
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a2ac:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a2b4:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800a2bc:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800a2c4:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2208      	movs	r2, #8
 800a2ca:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2228      	movs	r2, #40	; 0x28
 800a2d0:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2209      	movs	r2, #9
 800a2d6:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800a2d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3714      	adds	r7, #20
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e6:	4770      	bx	lr

0800a2e8 <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f248 0203 	movw	r2, #32771	; 0x8003
 800a2fa:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f248 0201 	movw	r2, #32769	; 0x8001
 800a302:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f248 0241 	movw	r2, #32833	; 0x8041
 800a30a:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	220e      	movs	r2, #14
 800a310:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	220a      	movs	r2, #10
 800a316:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2206      	movs	r2, #6
 800a31c:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	220e      	movs	r2, #14
 800a322:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	220a      	movs	r2, #10
 800a328:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2206      	movs	r2, #6
 800a32e:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2202      	movs	r2, #2
 800a334:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2221      	movs	r2, #33	; 0x21
 800a33a:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2200      	movs	r2, #0
 800a340:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2200      	movs	r2, #0
 800a346:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800a34e:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800a356:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800a35e:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	22c0      	movs	r2, #192	; 0xc0
 800a364:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	22c0      	movs	r2, #192	; 0xc0
 800a36a:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	22c0      	movs	r2, #192	; 0xc0
 800a370:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2208      	movs	r2, #8
 800a376:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2210      	movs	r2, #16
 800a37c:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2201      	movs	r2, #1
 800a382:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2202      	movs	r2, #2
 800a38a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2201      	movs	r2, #1
 800a392:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2202      	movs	r2, #2
 800a39a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a3ac:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a3b4:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f248 0230 	movw	r2, #32816	; 0x8030
 800a3bc:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a3c4:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a3cc:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a3d4:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f24f 6218 	movw	r2, #63000	; 0xf618
 800a3dc:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800a3e4:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800a3ec:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800a3f4:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800a3f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3714      	adds	r7, #20
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr

0800a406 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a406:	b480      	push	{r7}
 800a408:	b087      	sub	sp, #28
 800a40a:	af00      	add	r7, sp, #0
 800a40c:	60f8      	str	r0, [r7, #12]
 800a40e:	60b9      	str	r1, [r7, #8]
 800a410:	607a      	str	r2, [r7, #4]
 800a412:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a414:	2300      	movs	r3, #0
 800a416:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a41e:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2200      	movs	r2, #0
 800a424:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2200      	movs	r2, #0
 800a42a:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2200      	movs	r2, #0
 800a430:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2200      	movs	r2, #0
 800a436:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2200      	movs	r2, #0
 800a448:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	2200      	movs	r2, #0
 800a454:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2200      	movs	r2, #0
 800a45a:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	2211      	movs	r2, #17
 800a460:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	2202      	movs	r2, #2
 800a466:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2200      	movs	r2, #0
 800a46c:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2202      	movs	r2, #2
 800a472:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2208      	movs	r2, #8
 800a478:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800a480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a482:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800a488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a48a:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800a490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a492:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2201      	movs	r2, #1
 800a49e:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	22ff      	movs	r2, #255	; 0xff
 800a4b6:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800a4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ba:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 800a4c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4c2:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	2220      	movs	r2, #32
 800a4ea:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	220b      	movs	r2, #11
 800a4f0:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 800a4f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f4:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	2202      	movs	r2, #2
 800a4fe:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	220d      	movs	r2, #13
 800a504:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800a506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a508:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	2200      	movs	r2, #0
 800a512:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	2201      	movs	r2, #1
 800a518:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	2200      	movs	r2, #0
 800a51e:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	2200      	movs	r2, #0
 800a524:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800a52c:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	2200      	movs	r2, #0
 800a532:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	2238      	movs	r2, #56	; 0x38
 800a538:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	22ff      	movs	r2, #255	; 0xff
 800a53e:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	2201      	movs	r2, #1
 800a544:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2200      	movs	r2, #0
 800a54a:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	221a      	movs	r2, #26
 800a550:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2200      	movs	r2, #0
 800a556:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2220      	movs	r2, #32
 800a55c:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2201      	movs	r2, #1
 800a562:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	22cc      	movs	r2, #204	; 0xcc
 800a568:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	220b      	movs	r2, #11
 800a56e:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	22f5      	movs	r2, #245	; 0xf5
 800a57a:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2209      	movs	r2, #9
 800a580:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800a582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a584:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 800a58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a58c:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2208      	movs	r2, #8
 800a596:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2278      	movs	r2, #120	; 0x78
 800a59c:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800a5c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c4:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	220b      	movs	r2, #11
 800a5d0:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	2209      	movs	r2, #9
 800a5d6:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800a5d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5da:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800a5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5e2:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 800a5ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5f0:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800a5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5fa:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	22c7      	movs	r2, #199	; 0xc7
 800a606:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	22ff      	movs	r2, #255	; 0xff
 800a60c:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	22db      	movs	r2, #219	; 0xdb
 800a612:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	2202      	movs	r2, #2
 800a618:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800a61a:	6a3b      	ldr	r3, [r7, #32]
 800a61c:	2200      	movs	r2, #0
 800a61e:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800a620:	6a3b      	ldr	r3, [r7, #32]
 800a622:	2201      	movs	r2, #1
 800a624:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800a626:	6a3b      	ldr	r3, [r7, #32]
 800a628:	2201      	movs	r2, #1
 800a62a:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800a62c:	6a3b      	ldr	r3, [r7, #32]
 800a62e:	2221      	movs	r2, #33	; 0x21
 800a630:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800a632:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a636:	4618      	mov	r0, r3
 800a638:	371c      	adds	r7, #28
 800a63a:	46bd      	mov	sp, r7
 800a63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a640:	4770      	bx	lr

0800a642 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a642:	b580      	push	{r7, lr}
 800a644:	b088      	sub	sp, #32
 800a646:	af02      	add	r7, sp, #8
 800a648:	60f8      	str	r0, [r7, #12]
 800a64a:	60b9      	str	r1, [r7, #8]
 800a64c:	607a      	str	r2, [r7, #4]
 800a64e:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a650:	2300      	movs	r3, #0
 800a652:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a656:	9301      	str	r3, [sp, #4]
 800a658:	6a3b      	ldr	r3, [r7, #32]
 800a65a:	9300      	str	r3, [sp, #0]
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	68b9      	ldr	r1, [r7, #8]
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f7ff fecf 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 800a668:	4603      	mov	r3, r0
 800a66a:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a66c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d121      	bne.n	800a6b8 <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2207      	movs	r2, #7
 800a678:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2205      	movs	r2, #5
 800a67e:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800a680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a682:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800a688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68a:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2208      	movs	r2, #8
 800a694:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2238      	movs	r2, #56	; 0x38
 800a69a:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	2207      	movs	r2, #7
 800a6a0:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	2205      	movs	r2, #5
 800a6a6:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800a6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6aa:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 800a6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6b2:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800a6b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3718      	adds	r7, #24
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b088      	sub	sp, #32
 800a6c8:	af02      	add	r7, sp, #8
 800a6ca:	60f8      	str	r0, [r7, #12]
 800a6cc:	60b9      	str	r1, [r7, #8]
 800a6ce:	607a      	str	r2, [r7, #4]
 800a6d0:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d8:	9301      	str	r3, [sp, #4]
 800a6da:	6a3b      	ldr	r3, [r7, #32]
 800a6dc:	9300      	str	r3, [sp, #0]
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	687a      	ldr	r2, [r7, #4]
 800a6e2:	68b9      	ldr	r1, [r7, #8]
 800a6e4:	68f8      	ldr	r0, [r7, #12]
 800a6e6:	f7ff fe8e 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a6ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d121      	bne.n	800a73a <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	220f      	movs	r2, #15
 800a6fa:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	220d      	movs	r2, #13
 800a700:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 800a702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a704:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800a70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a70c:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2208      	movs	r2, #8
 800a716:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	22b8      	movs	r2, #184	; 0xb8
 800a71c:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	220f      	movs	r2, #15
 800a722:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	220d      	movs	r2, #13
 800a728:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800a72a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72c:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800a732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a734:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800a73a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3718      	adds	r7, #24
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}

0800a746 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a746:	b580      	push	{r7, lr}
 800a748:	b088      	sub	sp, #32
 800a74a:	af02      	add	r7, sp, #8
 800a74c:	60f8      	str	r0, [r7, #12]
 800a74e:	60b9      	str	r1, [r7, #8]
 800a750:	607a      	str	r2, [r7, #4]
 800a752:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a754:	2300      	movs	r3, #0
 800a756:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a75a:	9301      	str	r3, [sp, #4]
 800a75c:	6a3b      	ldr	r3, [r7, #32]
 800a75e:	9300      	str	r3, [sp, #0]
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	687a      	ldr	r2, [r7, #4]
 800a764:	68b9      	ldr	r1, [r7, #8]
 800a766:	68f8      	ldr	r0, [r7, #12]
 800a768:	f7ff fe4d 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 800a76c:	4603      	mov	r3, r0
 800a76e:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a770:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d105      	bne.n	800a784 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	2202      	movs	r2, #2
 800a77c:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	223b      	movs	r2, #59	; 0x3b
 800a782:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800a784:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3718      	adds	r7, #24
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}

0800a790 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b088      	sub	sp, #32
 800a794:	af02      	add	r7, sp, #8
 800a796:	60f8      	str	r0, [r7, #12]
 800a798:	60b9      	str	r1, [r7, #8]
 800a79a:	607a      	str	r2, [r7, #4]
 800a79c:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a7a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a4:	9301      	str	r3, [sp, #4]
 800a7a6:	6a3b      	ldr	r3, [r7, #32]
 800a7a8:	9300      	str	r3, [sp, #0]
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	68b9      	ldr	r1, [r7, #8]
 800a7b0:	68f8      	ldr	r0, [r7, #12]
 800a7b2:	f7ff fe28 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a7ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d105      	bne.n	800a7ce <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	2202      	movs	r2, #2
 800a7c6:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	225b      	movs	r2, #91	; 0x5b
 800a7cc:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800a7ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3718      	adds	r7, #24
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b088      	sub	sp, #32
 800a7de:	af02      	add	r7, sp, #8
 800a7e0:	60f8      	str	r0, [r7, #12]
 800a7e2:	60b9      	str	r1, [r7, #8]
 800a7e4:	607a      	str	r2, [r7, #4]
 800a7e6:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800a7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ee:	9301      	str	r3, [sp, #4]
 800a7f0:	6a3b      	ldr	r3, [r7, #32]
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	68b9      	ldr	r1, [r7, #8]
 800a7fa:	68f8      	ldr	r0, [r7, #12]
 800a7fc:	f7ff fe03 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 800a800:	4603      	mov	r3, r0
 800a802:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a804:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d11a      	bne.n	800a842 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	2200      	movs	r2, #0
 800a810:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2200      	movs	r2, #0
 800a816:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	22b1      	movs	r2, #177	; 0xb1
 800a81c:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2200      	movs	r2, #0
 800a822:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	22d4      	movs	r2, #212	; 0xd4
 800a828:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800a830:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800a832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a834:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800a83c:	6a3b      	ldr	r3, [r7, #32]
 800a83e:	2240      	movs	r2, #64	; 0x40
 800a840:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800a842:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a846:	4618      	mov	r0, r3
 800a848:	3718      	adds	r7, #24
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b088      	sub	sp, #32
 800a852:	af02      	add	r7, sp, #8
 800a854:	60f8      	str	r0, [r7, #12]
 800a856:	60b9      	str	r1, [r7, #8]
 800a858:	607a      	str	r2, [r7, #4]
 800a85a:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a85c:	2300      	movs	r3, #0
 800a85e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800a860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a862:	9301      	str	r3, [sp, #4]
 800a864:	6a3b      	ldr	r3, [r7, #32]
 800a866:	9300      	str	r3, [sp, #0]
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	687a      	ldr	r2, [r7, #4]
 800a86c:	68b9      	ldr	r1, [r7, #8]
 800a86e:	68f8      	ldr	r0, [r7, #12]
 800a870:	f7ff fee7 	bl	800a642 <VL53L1_preset_mode_standard_ranging_short_range>
 800a874:	4603      	mov	r3, r0
 800a876:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a878:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d11a      	bne.n	800a8b6 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	2200      	movs	r2, #0
 800a884:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2201      	movs	r2, #1
 800a88a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2284      	movs	r2, #132	; 0x84
 800a890:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	22b1      	movs	r2, #177	; 0xb1
 800a89c:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800a8a4:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800a8a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	2240      	movs	r2, #64	; 0x40
 800a8b4:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800a8b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3718      	adds	r7, #24
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b088      	sub	sp, #32
 800a8c6:	af02      	add	r7, sp, #8
 800a8c8:	60f8      	str	r0, [r7, #12]
 800a8ca:	60b9      	str	r1, [r7, #8]
 800a8cc:	607a      	str	r2, [r7, #4]
 800a8ce:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800a8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d6:	9301      	str	r3, [sp, #4]
 800a8d8:	6a3b      	ldr	r3, [r7, #32]
 800a8da:	9300      	str	r3, [sp, #0]
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	68b9      	ldr	r1, [r7, #8]
 800a8e2:	68f8      	ldr	r0, [r7, #12]
 800a8e4:	f7ff feee 	bl	800a6c4 <VL53L1_preset_mode_standard_ranging_long_range>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a8ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d11a      	bne.n	800a92a <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2297      	movs	r2, #151	; 0x97
 800a904:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2200      	movs	r2, #0
 800a90a:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	22b1      	movs	r2, #177	; 0xb1
 800a910:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800a918:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800a91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a91c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800a924:	6a3b      	ldr	r3, [r7, #32]
 800a926:	2240      	movs	r2, #64	; 0x40
 800a928:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800a92a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3718      	adds	r7, #24
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}

0800a936 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800a936:	b580      	push	{r7, lr}
 800a938:	b088      	sub	sp, #32
 800a93a:	af02      	add	r7, sp, #8
 800a93c:	60f8      	str	r0, [r7, #12]
 800a93e:	60b9      	str	r1, [r7, #8]
 800a940:	607a      	str	r2, [r7, #4]
 800a942:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a944:	2300      	movs	r3, #0
 800a946:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800a948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94a:	9301      	str	r3, [sp, #4]
 800a94c:	6a3b      	ldr	r3, [r7, #32]
 800a94e:	9300      	str	r3, [sp, #0]
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	68b9      	ldr	r1, [r7, #8]
 800a956:	68f8      	ldr	r0, [r7, #12]
 800a958:	f7ff ff3f 	bl	800a7da <VL53L1_preset_mode_timed_ranging>
 800a95c:	4603      	mov	r3, r0
 800a95e:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800a960:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d106      	bne.n	800a976 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800a968:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a96a:	6839      	ldr	r1, [r7, #0]
 800a96c:	68b8      	ldr	r0, [r7, #8]
 800a96e:	f000 fdf1 	bl	800b554 <VL53L1_config_low_power_auto_mode>
 800a972:	4603      	mov	r3, r0
 800a974:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800a976:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3718      	adds	r7, #24
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}

0800a982 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800a982:	b580      	push	{r7, lr}
 800a984:	b088      	sub	sp, #32
 800a986:	af02      	add	r7, sp, #8
 800a988:	60f8      	str	r0, [r7, #12]
 800a98a:	60b9      	str	r1, [r7, #8]
 800a98c:	607a      	str	r2, [r7, #4]
 800a98e:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a990:	2300      	movs	r3, #0
 800a992:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 800a994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a996:	9301      	str	r3, [sp, #4]
 800a998:	6a3b      	ldr	r3, [r7, #32]
 800a99a:	9300      	str	r3, [sp, #0]
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	68b9      	ldr	r1, [r7, #8]
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	f7ff ff53 	bl	800a84e <VL53L1_preset_mode_timed_ranging_short_range>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800a9ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d106      	bne.n	800a9c2 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800a9b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a9b6:	6839      	ldr	r1, [r7, #0]
 800a9b8:	68b8      	ldr	r0, [r7, #8]
 800a9ba:	f000 fdcb 	bl	800b554 <VL53L1_config_low_power_auto_mode>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800a9c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3718      	adds	r7, #24
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}

0800a9ce <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b088      	sub	sp, #32
 800a9d2:	af02      	add	r7, sp, #8
 800a9d4:	60f8      	str	r0, [r7, #12]
 800a9d6:	60b9      	str	r1, [r7, #8]
 800a9d8:	607a      	str	r2, [r7, #4]
 800a9da:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800a9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e2:	9301      	str	r3, [sp, #4]
 800a9e4:	6a3b      	ldr	r3, [r7, #32]
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	687a      	ldr	r2, [r7, #4]
 800a9ec:	68b9      	ldr	r1, [r7, #8]
 800a9ee:	68f8      	ldr	r0, [r7, #12]
 800a9f0:	f7ff ff67 	bl	800a8c2 <VL53L1_preset_mode_timed_ranging_long_range>
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800a9f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d106      	bne.n	800aa0e <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800aa00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa02:	6839      	ldr	r1, [r7, #0]
 800aa04:	68b8      	ldr	r0, [r7, #8]
 800aa06:	f000 fda5 	bl	800b554 <VL53L1_config_low_power_auto_mode>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800aa0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3718      	adds	r7, #24
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b088      	sub	sp, #32
 800aa1e:	af02      	add	r7, sp, #8
 800aa20:	60f8      	str	r0, [r7, #12]
 800aa22:	60b9      	str	r1, [r7, #8]
 800aa24:	607a      	str	r2, [r7, #4]
 800aa26:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800aa2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa2e:	9301      	str	r3, [sp, #4]
 800aa30:	6a3b      	ldr	r3, [r7, #32]
 800aa32:	9300      	str	r3, [sp, #0]
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	687a      	ldr	r2, [r7, #4]
 800aa38:	68b9      	ldr	r1, [r7, #8]
 800aa3a:	68f8      	ldr	r0, [r7, #12]
 800aa3c:	f7ff fce3 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 800aa40:	4603      	mov	r3, r0
 800aa42:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800aa44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d116      	bne.n	800aa7a <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	22b1      	movs	r2, #177	; 0xb1
 800aa5c:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2200      	movs	r2, #0
 800aa62:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	22d4      	movs	r2, #212	; 0xd4
 800aa68:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800aa6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 800aa74:	6a3b      	ldr	r3, [r7, #32]
 800aa76:	2210      	movs	r2, #16
 800aa78:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 800aa7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	3718      	adds	r7, #24
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}

0800aa86 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800aa86:	b580      	push	{r7, lr}
 800aa88:	b088      	sub	sp, #32
 800aa8a:	af02      	add	r7, sp, #8
 800aa8c:	60f8      	str	r0, [r7, #12]
 800aa8e:	60b9      	str	r1, [r7, #8]
 800aa90:	607a      	str	r2, [r7, #4]
 800aa92:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800aa94:	2300      	movs	r3, #0
 800aa96:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800aa98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa9a:	9301      	str	r3, [sp, #4]
 800aa9c:	6a3b      	ldr	r3, [r7, #32]
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	68b9      	ldr	r1, [r7, #8]
 800aaa6:	68f8      	ldr	r0, [r7, #12]
 800aaa8:	f7ff fcad 	bl	800a406 <VL53L1_preset_mode_standard_ranging>
 800aaac:	4603      	mov	r3, r0
 800aaae:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800aab0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d102      	bne.n	800aabe <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 800aab8:	6a3b      	ldr	r3, [r7, #32]
 800aaba:	2201      	movs	r2, #1
 800aabc:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 800aabe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3718      	adds	r7, #24
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}

0800aaca <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800aaca:	b480      	push	{r7}
 800aacc:	b085      	sub	sp, #20
 800aace:	af00      	add	r7, sp, #0
 800aad0:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2201      	movs	r2, #1
 800aada:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2202      	movs	r2, #2
 800aae2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	220d      	movs	r2, #13
 800aaea:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f640 028e 	movw	r2, #2190	; 0x88e
 800aaf4:	625a      	str	r2, [r3, #36]	; 0x24
}
 800aaf6:	bf00      	nop
 800aaf8:	3714      	adds	r7, #20
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr

0800ab02 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 800ab02:	b480      	push	{r7}
 800ab04:	b085      	sub	sp, #20
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	6078      	str	r0, [r7, #4]
 800ab0a:	460b      	mov	r3, r1
 800ab0c:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	332c      	adds	r3, #44	; 0x2c
 800ab16:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	78fa      	ldrb	r2, [r7, #3]
 800ab1c:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	2200      	movs	r2, #0
 800ab22:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	2202      	movs	r2, #2
 800ab28:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	78fa      	ldrb	r2, [r7, #3]
 800ab34:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	2202      	movs	r2, #2
 800ab40:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	2200      	movs	r2, #0
 800ab46:	71da      	strb	r2, [r3, #7]

}
 800ab48:	bf00      	nop
 800ab4a:	3714      	adds	r7, #20
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b087      	sub	sp, #28
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	332c      	adds	r3, #44	; 0x2c
 800ab68:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800ab70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d10c      	bne.n	800ab92 <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2203      	movs	r2, #3
 800ab7c:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2200      	movs	r2, #0
 800ab82:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2202      	movs	r2, #2
 800ab88:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	71da      	strb	r2, [r3, #7]
 800ab90:	e060      	b.n	800ac54 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	795b      	ldrb	r3, [r3, #5]
 800ab96:	2bff      	cmp	r3, #255	; 0xff
 800ab98:	d103      	bne.n	800aba2 <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2280      	movs	r2, #128	; 0x80
 800ab9e:	715a      	strb	r2, [r3, #5]
 800aba0:	e005      	b.n	800abae <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	795b      	ldrb	r3, [r3, #5]
 800aba6:	3301      	adds	r3, #1
 800aba8:	b2da      	uxtb	r2, r3
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	799b      	ldrb	r3, [r3, #6]
 800abb2:	f083 0302 	eor.w	r3, r3, #2
 800abb6:	b2da      	uxtb	r2, r3
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	791b      	ldrb	r3, [r3, #4]
 800abc0:	3b03      	subs	r3, #3
 800abc2:	2b05      	cmp	r3, #5
 800abc4:	d839      	bhi.n	800ac3a <VL53L1_update_ll_driver_rd_state+0xe6>
 800abc6:	a201      	add	r2, pc, #4	; (adr r2, 800abcc <VL53L1_update_ll_driver_rd_state+0x78>)
 800abc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abcc:	0800abe5 	.word	0x0800abe5
 800abd0:	0800ac3b 	.word	0x0800ac3b
 800abd4:	0800ac3b 	.word	0x0800ac3b
 800abd8:	0800ac0f 	.word	0x0800ac0f
 800abdc:	0800ac1d 	.word	0x0800ac1d
 800abe0:	0800ac25 	.word	0x0800ac25

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 800abea:	f003 0302 	and.w	r3, r3, #2
 800abee:	2b00      	cmp	r3, #0
 800abf0:	dd03      	ble.n	800abfa <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2206      	movs	r2, #6
 800abf6:	711a      	strb	r2, [r3, #4]
 800abf8:	e002      	b.n	800ac00 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2208      	movs	r2, #8
 800abfe:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	2200      	movs	r2, #0
 800ac04:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	2200      	movs	r2, #0
 800ac0a:	71da      	strb	r2, [r3, #7]

		break;
 800ac0c:	e022      	b.n	800ac54 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	2200      	movs	r2, #0
 800ac12:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2208      	movs	r2, #8
 800ac18:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800ac1a:	e01b      	b.n	800ac54 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2208      	movs	r2, #8
 800ac20:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800ac22:	e017      	b.n	800ac54 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	79db      	ldrb	r3, [r3, #7]
 800ac28:	f083 0301 	eor.w	r3, r3, #1
 800ac2c:	b2da      	uxtb	r2, r3
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2208      	movs	r2, #8
 800ac36:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800ac38:	e00c      	b.n	800ac54 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2203      	movs	r2, #3
 800ac3e:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2200      	movs	r2, #0
 800ac44:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2202      	movs	r2, #2
 800ac4a:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	71da      	strb	r2, [r3, #7]

		break;
 800ac52:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800ac54:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	371c      	adds	r7, #28
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr

0800ac64 <VL53L1_update_ll_driver_cfg_state>:
}


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b087      	sub	sp, #28
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	332c      	adds	r3, #44	; 0x2c
 800ac78:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800ac80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10c      	bne.n	800aca2 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2203      	movs	r2, #3
 800ac8c:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	2200      	movs	r2, #0
 800ac92:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2202      	movs	r2, #2
 800ac98:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	70da      	strb	r2, [r3, #3]
 800aca0:	e03e      	b.n	800ad20 <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	785b      	ldrb	r3, [r3, #1]
 800aca6:	2bff      	cmp	r3, #255	; 0xff
 800aca8:	d103      	bne.n	800acb2 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	2280      	movs	r2, #128	; 0x80
 800acae:	705a      	strb	r2, [r3, #1]
 800acb0:	e005      	b.n	800acbe <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	785b      	ldrb	r3, [r3, #1]
 800acb6:	3301      	adds	r3, #1
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	789b      	ldrb	r3, [r3, #2]
 800acc2:	f083 0302 	eor.w	r3, r3, #2
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	2b03      	cmp	r3, #3
 800acd2:	d002      	beq.n	800acda <VL53L1_update_ll_driver_cfg_state+0x76>
 800acd4:	2b04      	cmp	r3, #4
 800acd6:	d00e      	beq.n	800acf6 <VL53L1_update_ll_driver_cfg_state+0x92>
 800acd8:	e015      	b.n	800ad06 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	78db      	ldrb	r3, [r3, #3]
 800acde:	f083 0301 	eor.w	r3, r3, #1
 800ace2:	b2da      	uxtb	r2, r3
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2201      	movs	r2, #1
 800acec:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2204      	movs	r2, #4
 800acf2:	701a      	strb	r2, [r3, #0]
		break;
 800acf4:	e014      	b.n	800ad20 <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	78db      	ldrb	r3, [r3, #3]
 800acfa:	f083 0301 	eor.w	r3, r3, #1
 800acfe:	b2da      	uxtb	r2, r3
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	70da      	strb	r2, [r3, #3]

		break;
 800ad04:	e00c      	b.n	800ad20 <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2203      	movs	r2, #3
 800ad0a:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2202      	movs	r2, #2
 800ad16:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	70da      	strb	r2, [r3, #3]

		break;
 800ad1e:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800ad20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	371c      	adds	r7, #28
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	7c1a      	ldrb	r2, [r3, #16]
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	3301      	adds	r3, #1
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	7c52      	ldrb	r2, [r2, #17]
 800ad4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	3302      	adds	r3, #2
 800ad50:	687a      	ldr	r2, [r7, #4]
 800ad52:	7c92      	ldrb	r2, [r2, #18]
 800ad54:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	3303      	adds	r3, #3
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	7cd2      	ldrb	r2, [r2, #19]
 800ad5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	3304      	adds	r3, #4
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	7d12      	ldrb	r2, [r2, #20]
 800ad68:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	3305      	adds	r3, #5
 800ad6e:	687a      	ldr	r2, [r7, #4]
 800ad70:	7d52      	ldrb	r2, [r2, #21]
 800ad72:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	3306      	adds	r3, #6
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	7d92      	ldrb	r2, [r2, #22]
 800ad7c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	3307      	adds	r3, #7
 800ad82:	687a      	ldr	r2, [r7, #4]
 800ad84:	7dd2      	ldrb	r2, [r2, #23]
 800ad86:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	3308      	adds	r3, #8
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	7e12      	ldrb	r2, [r2, #24]
 800ad90:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	3309      	adds	r3, #9
 800ad96:	687a      	ldr	r2, [r7, #4]
 800ad98:	7e52      	ldrb	r2, [r2, #25]
 800ad9a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	330a      	adds	r3, #10
 800ada0:	687a      	ldr	r2, [r7, #4]
 800ada2:	7e92      	ldrb	r2, [r2, #26]
 800ada4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	330b      	adds	r3, #11
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	7ed2      	ldrb	r2, [r2, #27]
 800adae:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	330c      	adds	r3, #12
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	7f12      	ldrb	r2, [r2, #28]
 800adb8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	330d      	adds	r3, #13
 800adbe:	687a      	ldr	r2, [r7, #4]
 800adc0:	7f52      	ldrb	r2, [r2, #29]
 800adc2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	330e      	adds	r3, #14
 800adc8:	687a      	ldr	r2, [r7, #4]
 800adca:	7f92      	ldrb	r2, [r2, #30]
 800adcc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	330f      	adds	r3, #15
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	7fd2      	ldrb	r2, [r2, #31]
 800add6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	3310      	adds	r3, #16
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	f892 2020 	ldrb.w	r2, [r2, #32]
 800ade2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	3311      	adds	r3, #17
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800adee:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	3312      	adds	r3, #18
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800adfa:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	3313      	adds	r3, #19
 800ae00:	687a      	ldr	r2, [r7, #4]
 800ae02:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800ae06:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	3314      	adds	r3, #20
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800ae12:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	3315      	adds	r3, #21
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800ae1e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	3316      	adds	r3, #22
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800ae2a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	3317      	adds	r3, #23
 800ae30:	687a      	ldr	r2, [r7, #4]
 800ae32:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800ae36:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	3318      	adds	r3, #24
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800ae42:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	3319      	adds	r3, #25
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800ae4e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	331a      	adds	r3, #26
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800ae5a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	331b      	adds	r3, #27
 800ae60:	687a      	ldr	r2, [r7, #4]
 800ae62:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 800ae66:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	331c      	adds	r3, #28
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800ae72:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	331d      	adds	r3, #29
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800ae7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	331e      	adds	r3, #30
 800ae84:	687a      	ldr	r2, [r7, #4]
 800ae86:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800ae8a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	331f      	adds	r3, #31
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800ae96:	701a      	strb	r2, [r3, #0]
}
 800ae98:	bf00      	nop
 800ae9a:	370c      	adds	r7, #12
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr

0800aea4 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b085      	sub	sp, #20
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	4603      	mov	r3, r0
 800aeac:	603a      	str	r2, [r7, #0]
 800aeae:	80fb      	strh	r3, [r7, #6]
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 800aeb8:	2300      	movs	r3, #0
 800aeba:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800aebc:	88fb      	ldrh	r3, [r7, #6]
 800aebe:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800aec0:	2300      	movs	r3, #0
 800aec2:	81fb      	strh	r3, [r7, #14]
 800aec4:	e00e      	b.n	800aee4 <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800aec6:	88ba      	ldrh	r2, [r7, #4]
 800aec8:	89fb      	ldrh	r3, [r7, #14]
 800aeca:	1ad3      	subs	r3, r2, r3
 800aecc:	3b01      	subs	r3, #1
 800aece:	683a      	ldr	r2, [r7, #0]
 800aed0:	4413      	add	r3, r2
 800aed2:	89ba      	ldrh	r2, [r7, #12]
 800aed4:	b2d2      	uxtb	r2, r2
 800aed6:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800aed8:	89bb      	ldrh	r3, [r7, #12]
 800aeda:	0a1b      	lsrs	r3, r3, #8
 800aedc:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800aede:	89fb      	ldrh	r3, [r7, #14]
 800aee0:	3301      	adds	r3, #1
 800aee2:	81fb      	strh	r3, [r7, #14]
 800aee4:	89fa      	ldrh	r2, [r7, #14]
 800aee6:	88bb      	ldrh	r3, [r7, #4]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d3ec      	bcc.n	800aec6 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800aeec:	bf00      	nop
 800aeee:	bf00      	nop
 800aef0:	3714      	adds	r7, #20
 800aef2:	46bd      	mov	sp, r7
 800aef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef8:	4770      	bx	lr

0800aefa <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800aefa:	b480      	push	{r7}
 800aefc:	b085      	sub	sp, #20
 800aefe:	af00      	add	r7, sp, #0
 800af00:	4603      	mov	r3, r0
 800af02:	6039      	str	r1, [r7, #0]
 800af04:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800af06:	2300      	movs	r3, #0
 800af08:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 800af0a:	e00a      	b.n	800af22 <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800af0c:	89fb      	ldrh	r3, [r7, #14]
 800af0e:	021b      	lsls	r3, r3, #8
 800af10:	b21a      	sxth	r2, r3
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	1c59      	adds	r1, r3, #1
 800af16:	6039      	str	r1, [r7, #0]
 800af18:	781b      	ldrb	r3, [r3, #0]
 800af1a:	b21b      	sxth	r3, r3
 800af1c:	4313      	orrs	r3, r2
 800af1e:	b21b      	sxth	r3, r3
 800af20:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800af22:	88fb      	ldrh	r3, [r7, #6]
 800af24:	1e5a      	subs	r2, r3, #1
 800af26:	80fa      	strh	r2, [r7, #6]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d1ef      	bne.n	800af0c <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 800af2c:	89fb      	ldrh	r3, [r7, #14]
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3714      	adds	r7, #20
 800af32:	46bd      	mov	sp, r7
 800af34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af38:	4770      	bx	lr

0800af3a <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800af3a:	b480      	push	{r7}
 800af3c:	b085      	sub	sp, #20
 800af3e:	af00      	add	r7, sp, #0
 800af40:	4603      	mov	r3, r0
 800af42:	603a      	str	r2, [r7, #0]
 800af44:	80fb      	strh	r3, [r7, #6]
 800af46:	460b      	mov	r3, r1
 800af48:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800af4a:	2300      	movs	r3, #0
 800af4c:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800af4e:	2300      	movs	r3, #0
 800af50:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800af52:	88fb      	ldrh	r3, [r7, #6]
 800af54:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800af56:	2300      	movs	r3, #0
 800af58:	81fb      	strh	r3, [r7, #14]
 800af5a:	e00f      	b.n	800af7c <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800af5c:	88ba      	ldrh	r2, [r7, #4]
 800af5e:	89fb      	ldrh	r3, [r7, #14]
 800af60:	1ad3      	subs	r3, r2, r3
 800af62:	3b01      	subs	r3, #1
 800af64:	683a      	ldr	r2, [r7, #0]
 800af66:	4413      	add	r3, r2
 800af68:	89ba      	ldrh	r2, [r7, #12]
 800af6a:	b2d2      	uxtb	r2, r2
 800af6c:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800af6e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800af72:	121b      	asrs	r3, r3, #8
 800af74:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800af76:	89fb      	ldrh	r3, [r7, #14]
 800af78:	3301      	adds	r3, #1
 800af7a:	81fb      	strh	r3, [r7, #14]
 800af7c:	89fa      	ldrh	r2, [r7, #14]
 800af7e:	88bb      	ldrh	r3, [r7, #4]
 800af80:	429a      	cmp	r2, r3
 800af82:	d3eb      	bcc.n	800af5c <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 800af84:	bf00      	nop
 800af86:	bf00      	nop
 800af88:	3714      	adds	r7, #20
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr

0800af92 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800af92:	b480      	push	{r7}
 800af94:	b085      	sub	sp, #20
 800af96:	af00      	add	r7, sp, #0
 800af98:	4603      	mov	r3, r0
 800af9a:	6039      	str	r1, [r7, #0]
 800af9c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 800af9e:	2300      	movs	r3, #0
 800afa0:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	b25b      	sxtb	r3, r3
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	da0e      	bge.n	800afca <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 800afac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800afb0:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 800afb2:	e00a      	b.n	800afca <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 800afb4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800afb8:	021b      	lsls	r3, r3, #8
 800afba:	b21a      	sxth	r2, r3
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	1c59      	adds	r1, r3, #1
 800afc0:	6039      	str	r1, [r7, #0]
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	b21b      	sxth	r3, r3
 800afc6:	4313      	orrs	r3, r2
 800afc8:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800afca:	88fb      	ldrh	r3, [r7, #6]
 800afcc:	1e5a      	subs	r2, r3, #1
 800afce:	80fa      	strh	r2, [r7, #6]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1ef      	bne.n	800afb4 <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800afd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800afd8:	4618      	mov	r0, r3
 800afda:	3714      	adds	r7, #20
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr

0800afe4 <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b087      	sub	sp, #28
 800afe8:	af00      	add	r7, sp, #0
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	460b      	mov	r3, r1
 800afee:	607a      	str	r2, [r7, #4]
 800aff0:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800aff2:	2300      	movs	r3, #0
 800aff4:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 800aff6:	2300      	movs	r3, #0
 800aff8:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 800affe:	2300      	movs	r3, #0
 800b000:	82fb      	strh	r3, [r7, #22]
 800b002:	e00e      	b.n	800b022 <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800b004:	897a      	ldrh	r2, [r7, #10]
 800b006:	8afb      	ldrh	r3, [r7, #22]
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	3b01      	subs	r3, #1
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	4413      	add	r3, r2
 800b010:	693a      	ldr	r2, [r7, #16]
 800b012:	b2d2      	uxtb	r2, r2
 800b014:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	0a1b      	lsrs	r3, r3, #8
 800b01a:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 800b01c:	8afb      	ldrh	r3, [r7, #22]
 800b01e:	3301      	adds	r3, #1
 800b020:	82fb      	strh	r3, [r7, #22]
 800b022:	8afa      	ldrh	r2, [r7, #22]
 800b024:	897b      	ldrh	r3, [r7, #10]
 800b026:	429a      	cmp	r2, r3
 800b028:	d3ec      	bcc.n	800b004 <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 800b02a:	bf00      	nop
 800b02c:	bf00      	nop
 800b02e:	371c      	adds	r7, #28
 800b030:	46bd      	mov	sp, r7
 800b032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b036:	4770      	bx	lr

0800b038 <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b084      	sub	sp, #16
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	460b      	mov	r3, r1
 800b042:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800b044:	2300      	movs	r3, #0
 800b046:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	78fa      	ldrb	r2, [r7, #3]
 800b050:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8

	status = VL53L1_WrByte(
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800b05a:	461a      	mov	r2, r3
 800b05c:	2183      	movs	r1, #131	; 0x83
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f001 f9d4 	bl	800c40c <VL53L1_WrByte>
 800b064:	4603      	mov	r3, r0
 800b066:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 800b068:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3710      	adds	r7, #16
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b084      	sub	sp, #16
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800b07c:	2300      	movs	r3, #0
 800b07e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 800b080:	2101      	movs	r1, #1
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f7ff ffd8 	bl	800b038 <VL53L1_set_powerforce_register>
 800b088:	4603      	mov	r3, r0
 800b08a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800b08c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b090:	4618      	mov	r0, r3
 800b092:	3710      	adds	r7, #16
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}

0800b098 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b086      	sub	sp, #24
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	4603      	mov	r3, r0
 800b0a0:	460a      	mov	r2, r1
 800b0a2:	80fb      	strh	r3, [r7, #6]
 800b0a4:	4613      	mov	r3, r2
 800b0a6:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 800b0b4:	88fb      	ldrh	r3, [r7, #6]
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f000 fa65 	bl	800b586 <VL53L1_calc_pll_period_us>
 800b0bc:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800b0be:	797b      	ldrb	r3, [r7, #5]
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f000 fa74 	bl	800b5ae <VL53L1_decode_vcsel_period>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 800b0ca:	697a      	ldr	r2, [r7, #20]
 800b0cc:	4613      	mov	r3, r2
 800b0ce:	00db      	lsls	r3, r3, #3
 800b0d0:	4413      	add	r3, r2
 800b0d2:	021b      	lsls	r3, r3, #8
 800b0d4:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	099b      	lsrs	r3, r3, #6
 800b0da:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800b0dc:	7cfa      	ldrb	r2, [r7, #19]
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	fb02 f303 	mul.w	r3, r2, r3
 800b0e4:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	099b      	lsrs	r3, r3, #6
 800b0ea:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3718      	adds	r7, #24
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
	...

0800b0f8 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b089      	sub	sp, #36	; 0x24
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	60f8      	str	r0, [r7, #12]
 800b100:	4608      	mov	r0, r1
 800b102:	4611      	mov	r1, r2
 800b104:	461a      	mov	r2, r3
 800b106:	4603      	mov	r3, r0
 800b108:	817b      	strh	r3, [r7, #10]
 800b10a:	460b      	mov	r3, r1
 800b10c:	813b      	strh	r3, [r7, #8]
 800b10e:	4613      	mov	r3, r2
 800b110:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800b112:	2300      	movs	r3, #0
 800b114:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 800b116:	2300      	movs	r3, #0
 800b118:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 800b11a:	2300      	movs	r3, #0
 800b11c:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800b11e:	2300      	movs	r3, #0
 800b120:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800b122:	2300      	movs	r3, #0
 800b124:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	011b      	lsls	r3, r3, #4
 800b12a:	4a23      	ldr	r2, [pc, #140]	; (800b1b8 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800b12c:	fb82 1203 	smull	r1, r2, r2, r3
 800b130:	1192      	asrs	r2, r2, #6
 800b132:	17db      	asrs	r3, r3, #31
 800b134:	1ad3      	subs	r3, r2, r3
 800b136:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 800b138:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	da03      	bge.n	800b148 <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800b140:	897b      	ldrh	r3, [r7, #10]
 800b142:	425b      	negs	r3, r3
 800b144:	b29b      	uxth	r3, r3
 800b146:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 800b148:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	da03      	bge.n	800b158 <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800b150:	893b      	ldrh	r3, [r7, #8]
 800b152:	425b      	negs	r3, r3
 800b154:	b29b      	uxth	r3, r3
 800b156:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800b158:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800b15c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b160:	4413      	add	r3, r2
 800b162:	015b      	lsls	r3, r3, #5
 800b164:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	4a13      	ldr	r2, [pc, #76]	; (800b1b8 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800b16a:	fb82 1203 	smull	r1, r2, r2, r3
 800b16e:	1192      	asrs	r2, r2, #6
 800b170:	17db      	asrs	r3, r3, #31
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 800b176:	697a      	ldr	r2, [r7, #20]
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	4413      	add	r3, r2
 800b17c:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800b17e:	79fa      	ldrb	r2, [r7, #7]
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	fb02 f303 	mul.w	r3, r2, r3
 800b186:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	3310      	adds	r3, #16
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	da00      	bge.n	800b192 <VL53L1_calc_range_ignore_threshold+0x9a>
 800b190:	331f      	adds	r3, #31
 800b192:	115b      	asrs	r3, r3, #5
 800b194:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b19c:	db03      	blt.n	800b1a6 <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800b19e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b1a2:	83fb      	strh	r3, [r7, #30]
 800b1a4:	e001      	b.n	800b1aa <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 800b1aa:	8bfb      	ldrh	r3, [r7, #30]
}
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	3724      	adds	r7, #36	; 0x24
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr
 800b1b8:	10624dd3 	.word	0x10624dd3

0800b1bc <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b085      	sub	sp, #20
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	031a      	lsls	r2, r3, #12
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	085b      	lsrs	r3, r3, #1
 800b1d2:	441a      	add	r2, r3
	timeout_mclks   =
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1da:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3714      	adds	r7, #20
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr

0800b1ea <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800b1ea:	b580      	push	{r7, lr}
 800b1ec:	b084      	sub	sp, #16
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
 800b1f2:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 800b1fc:	6839      	ldr	r1, [r7, #0]
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f7ff ffdc 	bl	800b1bc <VL53L1_calc_timeout_mclks>
 800b204:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 800b206:	68f8      	ldr	r0, [r7, #12]
 800b208:	f000 f860 	bl	800b2cc <VL53L1_encode_timeout>
 800b20c:	4603      	mov	r3, r0
 800b20e:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800b210:	897b      	ldrh	r3, [r7, #10]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 800b21a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800b21e:	b087      	sub	sp, #28
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
 800b224:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 800b226:	2100      	movs	r1, #0
 800b228:	6179      	str	r1, [r7, #20]
	uint64_t tmp            = 0;
 800b22a:	f04f 0000 	mov.w	r0, #0
 800b22e:	f04f 0100 	mov.w	r1, #0
 800b232:	e9c7 0102 	strd	r0, r1, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800b236:	6879      	ldr	r1, [r7, #4]
 800b238:	2000      	movs	r0, #0
 800b23a:	4688      	mov	r8, r1
 800b23c:	4681      	mov	r9, r0
 800b23e:	6839      	ldr	r1, [r7, #0]
 800b240:	2000      	movs	r0, #0
 800b242:	460c      	mov	r4, r1
 800b244:	4605      	mov	r5, r0
 800b246:	fb04 f009 	mul.w	r0, r4, r9
 800b24a:	fb08 f105 	mul.w	r1, r8, r5
 800b24e:	4401      	add	r1, r0
 800b250:	fba8 2304 	umull	r2, r3, r8, r4
 800b254:	4419      	add	r1, r3
 800b256:	460b      	mov	r3, r1
 800b258:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800b25c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 800b260:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b264:	f512 6a00 	adds.w	sl, r2, #2048	; 0x800
 800b268:	f143 0b00 	adc.w	fp, r3, #0
 800b26c:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	tmp  = tmp >> 12;
 800b270:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b274:	f04f 0200 	mov.w	r2, #0
 800b278:	f04f 0300 	mov.w	r3, #0
 800b27c:	0b02      	lsrs	r2, r0, #12
 800b27e:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800b282:	0b0b      	lsrs	r3, r1, #12
 800b284:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 800b28c:	697b      	ldr	r3, [r7, #20]
}
 800b28e:	4618      	mov	r0, r3
 800b290:	371c      	adds	r7, #28
 800b292:	46bd      	mov	sp, r7
 800b294:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800b298:	4770      	bx	lr

0800b29a <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 800b29a:	b580      	push	{r7, lr}
 800b29c:	b084      	sub	sp, #16
 800b29e:	af00      	add	r7, sp, #0
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	6039      	str	r1, [r7, #0]
 800b2a4:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 800b2ae:	88fb      	ldrh	r3, [r7, #6]
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f000 f837 	bl	800b324 <VL53L1_decode_timeout>
 800b2b6:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 800b2b8:	6839      	ldr	r1, [r7, #0]
 800b2ba:	68f8      	ldr	r0, [r7, #12]
 800b2bc:	f7ff ffad 	bl	800b21a <VL53L1_calc_timeout_us>
 800b2c0:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 800b2c2:	68bb      	ldr	r3, [r7, #8]
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3710      	adds	r7, #16
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}

0800b2cc <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b087      	sub	sp, #28
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d017      	beq.n	800b316 <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	3b01      	subs	r3, #1
 800b2ea:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b2ec:	e005      	b.n	800b2fa <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	085b      	lsrs	r3, r3, #1
 800b2f2:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800b2f4:	89fb      	ldrh	r3, [r7, #14]
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b300:	2b00      	cmp	r3, #0
 800b302:	d1f4      	bne.n	800b2ee <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800b304:	89fb      	ldrh	r3, [r7, #14]
 800b306:	021b      	lsls	r3, r3, #8
 800b308:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800b312:	4413      	add	r3, r2
 800b314:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800b316:	8afb      	ldrh	r3, [r7, #22]
}
 800b318:	4618      	mov	r0, r3
 800b31a:	371c      	adds	r7, #28
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr

0800b324 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800b32e:	2300      	movs	r3, #0
 800b330:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b332:	88fb      	ldrh	r3, [r7, #6]
 800b334:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800b336:	88fa      	ldrh	r2, [r7, #6]
 800b338:	0a12      	lsrs	r2, r2, #8
 800b33a:	b292      	uxth	r2, r2
 800b33c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b33e:	3301      	adds	r3, #1
 800b340:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800b342:	68fb      	ldr	r3, [r7, #12]
}
 800b344:	4618      	mov	r0, r3
 800b346:	3714      	adds	r7, #20
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b088      	sub	sp, #32
 800b354:	af00      	add	r7, sp, #0
 800b356:	60f8      	str	r0, [r7, #12]
 800b358:	60b9      	str	r1, [r7, #8]
 800b35a:	607a      	str	r2, [r7, #4]
 800b35c:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b35e:	2300      	movs	r3, #0
 800b360:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 800b362:	2300      	movs	r3, #0
 800b364:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800b366:	2300      	movs	r3, #0
 800b368:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800b36a:	2300      	movs	r3, #0
 800b36c:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800b36e:	887b      	ldrh	r3, [r7, #2]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d102      	bne.n	800b37a <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800b374:	23f1      	movs	r3, #241	; 0xf1
 800b376:	77fb      	strb	r3, [r7, #31]
 800b378:	e05d      	b.n	800b436 <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800b37a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b37c:	799a      	ldrb	r2, [r3, #6]
 800b37e:	887b      	ldrh	r3, [r7, #2]
 800b380:	4611      	mov	r1, r2
 800b382:	4618      	mov	r0, r3
 800b384:	f7ff fe88 	bl	800b098 <VL53L1_calc_macro_period_us>
 800b388:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 800b38a:	6979      	ldr	r1, [r7, #20]
 800b38c:	68f8      	ldr	r0, [r7, #12]
 800b38e:	f7ff ff15 	bl	800b1bc <VL53L1_calc_timeout_mclks>
 800b392:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 800b394:	69bb      	ldr	r3, [r7, #24]
 800b396:	2bff      	cmp	r3, #255	; 0xff
 800b398:	d901      	bls.n	800b39e <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 800b39a:	23ff      	movs	r3, #255	; 0xff
 800b39c:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 800b3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a4:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800b3a6:	6979      	ldr	r1, [r7, #20]
 800b3a8:	68b8      	ldr	r0, [r7, #8]
 800b3aa:	f7ff ff1e 	bl	800b1ea <VL53L1_calc_encoded_timeout>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b3b2:	8a7b      	ldrh	r3, [r7, #18]
 800b3b4:	0a1b      	lsrs	r3, r3, #8
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800b3ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3bc:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b3be:	8a7b      	ldrh	r3, [r7, #18]
 800b3c0:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800b3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3c4:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800b3c6:	6979      	ldr	r1, [r7, #20]
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f7ff ff0e 	bl	800b1ea <VL53L1_calc_encoded_timeout>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b3d2:	8a7b      	ldrh	r3, [r7, #18]
 800b3d4:	0a1b      	lsrs	r3, r3, #8
 800b3d6:	b29b      	uxth	r3, r3
 800b3d8:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800b3da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3dc:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b3de:	8a7b      	ldrh	r3, [r7, #18]
 800b3e0:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800b3e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e4:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800b3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e8:	7a5a      	ldrb	r2, [r3, #9]
 800b3ea:	887b      	ldrh	r3, [r7, #2]
 800b3ec:	4611      	mov	r1, r2
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7ff fe52 	bl	800b098 <VL53L1_calc_macro_period_us>
 800b3f4:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 800b3f6:	6979      	ldr	r1, [r7, #20]
 800b3f8:	68b8      	ldr	r0, [r7, #8]
 800b3fa:	f7ff fef6 	bl	800b1ea <VL53L1_calc_encoded_timeout>
 800b3fe:	4603      	mov	r3, r0
 800b400:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b402:	8a7b      	ldrh	r3, [r7, #18]
 800b404:	0a1b      	lsrs	r3, r3, #8
 800b406:	b29b      	uxth	r3, r3
 800b408:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800b40a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b40c:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b40e:	8a7b      	ldrh	r3, [r7, #18]
 800b410:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800b412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b414:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 800b416:	6979      	ldr	r1, [r7, #20]
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f7ff fee6 	bl	800b1ea <VL53L1_calc_encoded_timeout>
 800b41e:	4603      	mov	r3, r0
 800b420:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b422:	8a7b      	ldrh	r3, [r7, #18]
 800b424:	0a1b      	lsrs	r3, r3, #8
 800b426:	b29b      	uxth	r3, r3
 800b428:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800b42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b42c:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b42e:	8a7b      	ldrh	r3, [r7, #18]
 800b430:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800b432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b434:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800b436:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3720      	adds	r7, #32
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}

0800b442 <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800b442:	b480      	push	{r7}
 800b444:	b083      	sub	sp, #12
 800b446:	af00      	add	r7, sp, #0
 800b448:	4603      	mov	r3, r0
 800b44a:	603a      	str	r2, [r7, #0]
 800b44c:	71fb      	strb	r3, [r7, #7]
 800b44e:	460b      	mov	r3, r1
 800b450:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 800b452:	79fb      	ldrb	r3, [r7, #7]
 800b454:	2b07      	cmp	r3, #7
 800b456:	d90a      	bls.n	800b46e <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800b458:	79bb      	ldrb	r3, [r7, #6]
 800b45a:	00db      	lsls	r3, r3, #3
 800b45c:	b2da      	uxtb	r2, r3
 800b45e:	79fb      	ldrb	r3, [r7, #7]
 800b460:	1ad3      	subs	r3, r2, r3
 800b462:	b2db      	uxtb	r3, r3
 800b464:	3b71      	subs	r3, #113	; 0x71
 800b466:	b2da      	uxtb	r2, r3
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 800b46c:	e00a      	b.n	800b484 <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800b46e:	79bb      	ldrb	r3, [r7, #6]
 800b470:	f1c3 030f 	rsb	r3, r3, #15
 800b474:	b2db      	uxtb	r3, r3
 800b476:	00db      	lsls	r3, r3, #3
 800b478:	b2da      	uxtb	r2, r3
 800b47a:	79fb      	ldrb	r3, [r7, #7]
 800b47c:	4413      	add	r3, r2
 800b47e:	b2da      	uxtb	r2, r3
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	701a      	strb	r2, [r3, #0]
}
 800b484:	bf00      	nop
 800b486:	370c      	adds	r7, #12
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr

0800b490 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800b490:	b480      	push	{r7}
 800b492:	b085      	sub	sp, #20
 800b494:	af00      	add	r7, sp, #0
 800b496:	4603      	mov	r3, r0
 800b498:	60b9      	str	r1, [r7, #8]
 800b49a:	607a      	str	r2, [r7, #4]
 800b49c:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 800b49e:	7bfb      	ldrb	r3, [r7, #15]
 800b4a0:	091b      	lsrs	r3, r3, #4
 800b4a2:	b2da      	uxtb	r2, r3
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800b4a8:	7bfb      	ldrb	r3, [r7, #15]
 800b4aa:	f003 030f 	and.w	r3, r3, #15
 800b4ae:	b2da      	uxtb	r2, r3
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	701a      	strb	r2, [r3, #0]

}
 800b4b4:	bf00      	nop
 800b4b6:	3714      	adds	r7, #20
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4be:	4770      	bx	lr

0800b4c0 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b083      	sub	sp, #12
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	603a      	str	r2, [r7, #0]
 800b4ca:	71fb      	strb	r3, [r7, #7]
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 800b4d0:	79bb      	ldrb	r3, [r7, #6]
 800b4d2:	011b      	lsls	r3, r3, #4
 800b4d4:	b2da      	uxtb	r2, r3
 800b4d6:	79fb      	ldrb	r3, [r7, #7]
 800b4d8:	4413      	add	r3, r2
 800b4da:	b2da      	uxtb	r2, r3
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	701a      	strb	r2, [r3, #0]

}
 800b4e0:	bf00      	nop
 800b4e2:	370c      	adds	r7, #12
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ea:	4770      	bx	lr

0800b4ec <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b085      	sub	sp, #20
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	2203      	movs	r2, #3
 800b500:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	2200      	movs	r2, #0
 800b508:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	2200      	movs	r2, #0
 800b510:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	2200      	movs	r2, #0
 800b518:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	2200      	movs	r2, #0
 800b520:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	2200      	movs	r2, #0
 800b528:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	2200      	movs	r2, #0
 800b538:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	2200      	movs	r2, #0
 800b540:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 800b544:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3714      	adds	r7, #20
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr

0800b554 <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 800b554:	b480      	push	{r7}
 800b556:	b087      	sub	sp, #28
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	60b9      	str	r1, [r7, #8]
 800b55e:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b560:	2300      	movs	r3, #0
 800b562:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2201      	movs	r2, #1
 800b568:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	229b      	movs	r2, #155	; 0x9b
 800b574:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 800b576:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	371c      	adds	r7, #28
 800b57e:	46bd      	mov	sp, r7
 800b580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b584:	4770      	bx	lr

0800b586 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800b586:	b480      	push	{r7}
 800b588:	b085      	sub	sp, #20
 800b58a:	af00      	add	r7, sp, #0
 800b58c:	4603      	mov	r3, r0
 800b58e:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 800b590:	2300      	movs	r3, #0
 800b592:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800b594:	88fb      	ldrh	r3, [r7, #6]
 800b596:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b59a:	fb92 f3f3 	sdiv	r3, r2, r3
 800b59e:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 800b5a0:	68fb      	ldr	r3, [r7, #12]
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3714      	adds	r7, #20
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ac:	4770      	bx	lr

0800b5ae <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800b5ae:	b480      	push	{r7}
 800b5b0:	b085      	sub	sp, #20
 800b5b2:	af00      	add	r7, sp, #0
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800b5bc:	79fb      	ldrb	r3, [r7, #7]
 800b5be:	3301      	adds	r3, #1
 800b5c0:	b2db      	uxtb	r3, r3
 800b5c2:	005b      	lsls	r3, r3, #1
 800b5c4:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800b5c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3714      	adds	r7, #20
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr

0800b5d4 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	4603      	mov	r3, r0
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]
 800b5e0:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 800b5e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	da10      	bge.n	800b60c <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800b5ea:	7bfb      	ldrb	r3, [r7, #15]
 800b5ec:	43db      	mvns	r3, r3
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	f003 0307 	and.w	r3, r3, #7
 800b5f4:	b2db      	uxtb	r3, r3
 800b5f6:	3308      	adds	r3, #8
 800b5f8:	b2da      	uxtb	r2, r3
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800b5fe:	7bfb      	ldrb	r3, [r7, #15]
 800b600:	3b80      	subs	r3, #128	; 0x80
 800b602:	10db      	asrs	r3, r3, #3
 800b604:	b2da      	uxtb	r2, r3
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800b60a:	e00c      	b.n	800b626 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800b60c:	7bfb      	ldrb	r3, [r7, #15]
 800b60e:	f003 0307 	and.w	r3, r3, #7
 800b612:	b2da      	uxtb	r2, r3
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800b618:	7bfb      	ldrb	r3, [r7, #15]
 800b61a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800b61e:	10db      	asrs	r3, r3, #3
 800b620:	b2da      	uxtb	r2, r3
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	701a      	strb	r2, [r3, #0]
}
 800b626:	bf00      	nop
 800b628:	3714      	adds	r7, #20
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr

0800b632 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b086      	sub	sp, #24
 800b636:	af00      	add	r7, sp, #0
 800b638:	60f8      	str	r0, [r7, #12]
 800b63a:	460b      	mov	r3, r1
 800b63c:	607a      	str	r2, [r7, #4]
 800b63e:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b640:	2300      	movs	r3, #0
 800b642:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800b644:	897b      	ldrh	r3, [r7, #10]
 800b646:	2b0a      	cmp	r3, #10
 800b648:	d802      	bhi.n	800b650 <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800b64a:	f06f 0309 	mvn.w	r3, #9
 800b64e:	e047      	b.n	800b6e0 <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b658:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800b666:	f002 020f 	and.w	r2, r2, #15
 800b66a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800b66c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800b676:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b67a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800b67c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800b686:	f002 0203 	and.w	r2, r2, #3
 800b68a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800b68c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 800b696:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b69a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800b69c:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	88d8      	ldrh	r0, [r3, #6]
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	3305      	adds	r3, #5
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	2102      	movs	r1, #2
 800b6aa:	f7ff fbfb 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800b6b2:	68fa      	ldr	r2, [r7, #12]
 800b6b4:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800b6b6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800b6bc:	68fa      	ldr	r2, [r7, #12]
 800b6be:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800b6c0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 800b6ca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800b6ce:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800b6d0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 800b6d6:	68fa      	ldr	r2, [r7, #12]
 800b6d8:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800b6da:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800b6dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3718      	adds	r7, #24
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b086      	sub	sp, #24
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	60b9      	str	r1, [r7, #8]
 800b6f2:	607a      	str	r2, [r7, #4]
 800b6f4:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800b6fa:	89fb      	ldrh	r3, [r7, #14]
 800b6fc:	2b0a      	cmp	r3, #10
 800b6fe:	d802      	bhi.n	800b706 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800b700:	f06f 0309 	mvn.w	r3, #9
 800b704:	e046      	b.n	800b794 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b70e:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	3301      	adds	r3, #1
 800b718:	781b      	ldrb	r3, [r3, #0]
 800b71a:	f003 030f 	and.w	r3, r3, #15
 800b71e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	3302      	adds	r3, #2
 800b728:	781b      	ldrb	r3, [r3, #0]
 800b72a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b72e:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	3303      	adds	r3, #3
 800b738:	781b      	ldrb	r3, [r3, #0]
 800b73a:	f003 0303 	and.w	r3, r3, #3
 800b73e:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	3304      	adds	r3, #4
 800b748:	781b      	ldrb	r3, [r3, #0]
 800b74a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b74e:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	3305      	adds	r3, #5
 800b758:	4619      	mov	r1, r3
 800b75a:	2002      	movs	r0, #2
 800b75c:	f7ff fbcd 	bl	800aefa <VL53L1_i2c_decode_uint16_t>
 800b760:	4603      	mov	r3, r0
 800b762:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	79da      	ldrb	r2, [r3, #7]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	7a1a      	ldrb	r2, [r3, #8]
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	3309      	adds	r3, #9
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b782:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	7a9a      	ldrb	r2, [r3, #10]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800b790:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b794:	4618      	mov	r0, r3
 800b796:	3718      	adds	r7, #24
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}

0800b79c <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b086      	sub	sp, #24
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800b7aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d108      	bne.n	800b7c4 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800b7b2:	f107 020c 	add.w	r2, r7, #12
 800b7b6:	230b      	movs	r3, #11
 800b7b8:	2101      	movs	r1, #1
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 fdf0 	bl	800c3a0 <VL53L1_ReadMulti>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800b7c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d108      	bne.n	800b7de <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800b7cc:	f107 030c 	add.w	r3, r7, #12
 800b7d0:	683a      	ldr	r2, [r7, #0]
 800b7d2:	4619      	mov	r1, r3
 800b7d4:	200b      	movs	r0, #11
 800b7d6:	f7ff ff87 	bl	800b6e8 <VL53L1_i2c_decode_static_nvm_managed>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800b7de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3718      	adds	r7, #24
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}

0800b7ea <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800b7ea:	b580      	push	{r7, lr}
 800b7ec:	b086      	sub	sp, #24
 800b7ee:	af00      	add	r7, sp, #0
 800b7f0:	60f8      	str	r0, [r7, #12]
 800b7f2:	460b      	mov	r3, r1
 800b7f4:	607a      	str	r2, [r7, #4]
 800b7f6:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800b7fc:	897b      	ldrh	r3, [r7, #10]
 800b7fe:	2b16      	cmp	r3, #22
 800b800:	d802      	bhi.n	800b808 <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800b802:	f06f 0309 	mvn.w	r3, #9
 800b806:	e076      	b.n	800b8f6 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 800b814:	68fa      	ldr	r2, [r7, #12]
 800b816:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800b818:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 800b81e:	68fa      	ldr	r2, [r7, #12]
 800b820:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800b822:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800b828:	68fa      	ldr	r2, [r7, #12]
 800b82a:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800b82c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 800b832:	68fa      	ldr	r2, [r7, #12]
 800b834:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800b836:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800b840:	f002 020f 	and.w	r2, r2, #15
 800b844:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800b846:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800b84c:	68fa      	ldr	r2, [r7, #12]
 800b84e:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 800b850:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800b85a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800b85e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800b860:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800b86a:	f002 0203 	and.w	r2, r2, #3
 800b86e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800b870:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	8958      	ldrh	r0, [r3, #10]
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	3309      	adds	r3, #9
 800b87a:	461a      	mov	r2, r3
 800b87c:	2102      	movs	r1, #2
 800b87e:	f7ff fb11 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	330b      	adds	r3, #11
 800b88c:	461a      	mov	r2, r3
 800b88e:	2102      	movs	r1, #2
 800b890:	f7ff fb53 	bl	800af3a <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	330d      	adds	r3, #13
 800b89e:	461a      	mov	r2, r3
 800b8a0:	2102      	movs	r1, #2
 800b8a2:	f7ff fb4a 	bl	800af3a <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	8a18      	ldrh	r0, [r3, #16]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	330f      	adds	r3, #15
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	2102      	movs	r1, #2
 800b8b2:	f7ff faf7 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800b8bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b8c0:	b218      	sxth	r0, r3
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	3311      	adds	r3, #17
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	2102      	movs	r1, #2
 800b8ca:	f7ff fb36 	bl	800af3a <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	3313      	adds	r3, #19
 800b8d8:	461a      	mov	r2, r3
 800b8da:	2102      	movs	r1, #2
 800b8dc:	f7ff fb2d 	bl	800af3a <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	3315      	adds	r3, #21
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	2102      	movs	r1, #2
 800b8ee:	f7ff fb24 	bl	800af3a <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800b8f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3718      	adds	r7, #24
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}

0800b8fe <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b086      	sub	sp, #24
 800b902:	af00      	add	r7, sp, #0
 800b904:	4603      	mov	r3, r0
 800b906:	60b9      	str	r1, [r7, #8]
 800b908:	607a      	str	r2, [r7, #4]
 800b90a:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b90c:	2300      	movs	r3, #0
 800b90e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800b910:	89fb      	ldrh	r3, [r7, #14]
 800b912:	2b16      	cmp	r3, #22
 800b914:	d802      	bhi.n	800b91c <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800b916:	f06f 0309 	mvn.w	r3, #9
 800b91a:	e079      	b.n	800ba10 <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 800b91c:	68bb      	ldr	r3, [r7, #8]
 800b91e:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	785a      	ldrb	r2, [r3, #1]
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	789a      	ldrb	r2, [r3, #2]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	78da      	ldrb	r2, [r3, #3]
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	791a      	ldrb	r2, [r3, #4]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	3305      	adds	r3, #5
 800b948:	781b      	ldrb	r3, [r3, #0]
 800b94a:	f003 030f 	and.w	r3, r3, #15
 800b94e:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	799a      	ldrb	r2, [r3, #6]
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	3307      	adds	r3, #7
 800b960:	781b      	ldrb	r3, [r3, #0]
 800b962:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b966:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	3308      	adds	r3, #8
 800b970:	781b      	ldrb	r3, [r3, #0]
 800b972:	f003 0303 	and.w	r3, r3, #3
 800b976:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	3309      	adds	r3, #9
 800b980:	4619      	mov	r1, r3
 800b982:	2002      	movs	r0, #2
 800b984:	f7ff fab9 	bl	800aefa <VL53L1_i2c_decode_uint16_t>
 800b988:	4603      	mov	r3, r0
 800b98a:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	330b      	adds	r3, #11
 800b994:	4619      	mov	r1, r3
 800b996:	2002      	movs	r0, #2
 800b998:	f7ff fafb 	bl	800af92 <VL53L1_i2c_decode_int16_t>
 800b99c:	4603      	mov	r3, r0
 800b99e:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	330d      	adds	r3, #13
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	2002      	movs	r0, #2
 800b9ac:	f7ff faf1 	bl	800af92 <VL53L1_i2c_decode_int16_t>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	330f      	adds	r3, #15
 800b9bc:	4619      	mov	r1, r3
 800b9be:	2002      	movs	r0, #2
 800b9c0:	f7ff fa9b 	bl	800aefa <VL53L1_i2c_decode_uint16_t>
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	3311      	adds	r3, #17
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	2002      	movs	r0, #2
 800b9d4:	f7ff fadd 	bl	800af92 <VL53L1_i2c_decode_int16_t>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b9de:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	3313      	adds	r3, #19
 800b9e8:	4619      	mov	r1, r3
 800b9ea:	2002      	movs	r0, #2
 800b9ec:	f7ff fad1 	bl	800af92 <VL53L1_i2c_decode_int16_t>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	3315      	adds	r3, #21
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	2002      	movs	r0, #2
 800ba00:	f7ff fac7 	bl	800af92 <VL53L1_i2c_decode_int16_t>
 800ba04:	4603      	mov	r3, r0
 800ba06:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 800ba0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	3718      	adds	r7, #24
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bd80      	pop	{r7, pc}

0800ba18 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b088      	sub	sp, #32
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
 800ba20:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ba22:	2300      	movs	r3, #0
 800ba24:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ba26:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d108      	bne.n	800ba40 <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800ba2e:	f107 0208 	add.w	r2, r7, #8
 800ba32:	2317      	movs	r3, #23
 800ba34:	210d      	movs	r1, #13
 800ba36:	6878      	ldr	r0, [r7, #4]
 800ba38:	f000 fcb2 	bl	800c3a0 <VL53L1_ReadMulti>
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800ba40:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d108      	bne.n	800ba5a <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 800ba48:	f107 0308 	add.w	r3, r7, #8
 800ba4c:	683a      	ldr	r2, [r7, #0]
 800ba4e:	4619      	mov	r1, r3
 800ba50:	2017      	movs	r0, #23
 800ba52:	f7ff ff54 	bl	800b8fe <VL53L1_i2c_decode_customer_nvm_managed>
 800ba56:	4603      	mov	r3, r0
 800ba58:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800ba5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3720      	adds	r7, #32
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}

0800ba66 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ba66:	b580      	push	{r7, lr}
 800ba68:	b086      	sub	sp, #24
 800ba6a:	af00      	add	r7, sp, #0
 800ba6c:	60f8      	str	r0, [r7, #12]
 800ba6e:	460b      	mov	r3, r1
 800ba70:	607a      	str	r2, [r7, #4]
 800ba72:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ba74:	2300      	movs	r3, #0
 800ba76:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800ba78:	897b      	ldrh	r3, [r7, #10]
 800ba7a:	2b1f      	cmp	r3, #31
 800ba7c:	d802      	bhi.n	800ba84 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ba7e:	f06f 0309 	mvn.w	r3, #9
 800ba82:	e0cf      	b.n	800bc24 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	881b      	ldrh	r3, [r3, #0]
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	2102      	movs	r1, #2
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f7ff fa09 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 800ba9a:	f002 0201 	and.w	r2, r2, #1
 800ba9e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800baa0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 800baaa:	f002 020f 	and.w	r2, r2, #15
 800baae:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800bab0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 800baba:	f002 020f 	and.w	r2, r2, #15
 800babe:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800bac0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 800baca:	f002 021f 	and.w	r2, r2, #31
 800bace:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800bad0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800bada:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bade:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800bae0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 800baea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800baee:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800baf0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 800bafa:	f002 0201 	and.w	r2, r2, #1
 800bafe:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800bb00:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 800bb06:	68fa      	ldr	r2, [r7, #12]
 800bb08:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 800bb0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800bb14:	f002 0201 	and.w	r2, r2, #1
 800bb18:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800bb1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800bb24:	f002 0203 	and.w	r2, r2, #3
 800bb28:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800bb2a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800bb34:	f002 021f 	and.w	r2, r2, #31
 800bb38:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800bb3a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800bb44:	f002 0203 	and.w	r2, r2, #3
 800bb48:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800bb4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800bb54:	f002 0203 	and.w	r2, r2, #3
 800bb58:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 800bb5a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800bb64:	f002 0207 	and.w	r2, r2, #7
 800bb68:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 800bb6a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800bb74:	f002 021f 	and.w	r2, r2, #31
 800bb78:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 800bb7a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800bb84:	f002 0201 	and.w	r2, r2, #1
 800bb88:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800bb8a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800bb90:	68fa      	ldr	r2, [r7, #12]
 800bb92:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800bb94:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 800bb9a:	68fa      	ldr	r2, [r7, #12]
 800bb9c:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800bb9e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800bba4:	68fa      	ldr	r2, [r7, #12]
 800bba6:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800bba8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800bbae:	68fa      	ldr	r2, [r7, #12]
 800bbb0:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800bbb2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 800bbb8:	68fa      	ldr	r2, [r7, #12]
 800bbba:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 800bbbc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800bbc2:	68fa      	ldr	r2, [r7, #12]
 800bbc4:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 800bbc6:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	8b18      	ldrh	r0, [r3, #24]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	3318      	adds	r3, #24
 800bbd0:	461a      	mov	r2, r3
 800bbd2:	2102      	movs	r1, #2
 800bbd4:	f7ff f966 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 800bbdc:	68fa      	ldr	r2, [r7, #12]
 800bbde:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800bbe0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 800bbe6:	68fa      	ldr	r2, [r7, #12]
 800bbe8:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 800bbea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800bbf4:	f002 020f 	and.w	r2, r2, #15
 800bbf8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 800bbfa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800bc00:	68fa      	ldr	r2, [r7, #12]
 800bc02:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800bc04:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 800bc0e:	f002 020f 	and.w	r2, r2, #15
 800bc12:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 800bc14:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 800bc1a:	68fa      	ldr	r2, [r7, #12]
 800bc1c:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800bc1e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800bc20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3718      	adds	r7, #24
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b086      	sub	sp, #24
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	60f8      	str	r0, [r7, #12]
 800bc34:	460b      	mov	r3, r1
 800bc36:	607a      	str	r2, [r7, #4]
 800bc38:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 800bc3e:	897b      	ldrh	r3, [r7, #10]
 800bc40:	2b15      	cmp	r3, #21
 800bc42:	d802      	bhi.n	800bc4a <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bc44:	f06f 0309 	mvn.w	r3, #9
 800bc48:	e070      	b.n	800bd2c <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 800bc56:	68fa      	ldr	r2, [r7, #12]
 800bc58:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800bc5a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800bc60:	68fa      	ldr	r2, [r7, #12]
 800bc62:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800bc64:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 800bc6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bc72:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800bc74:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 800bc7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bc7e:	b298      	uxth	r0, r3
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	3304      	adds	r3, #4
 800bc84:	461a      	mov	r2, r3
 800bc86:	2102      	movs	r1, #2
 800bc88:	f7ff f90c 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800bc94:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bc98:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800bc9a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800bca0:	68fa      	ldr	r2, [r7, #12]
 800bca2:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 800bca4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 800bcaa:	68fa      	ldr	r2, [r7, #12]
 800bcac:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800bcae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 800bcb8:	f002 0201 	and.w	r2, r2, #1
 800bcbc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800bcbe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 800bcc8:	f002 0207 	and.w	r2, r2, #7
 800bccc:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800bcce:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	8998      	ldrh	r0, [r3, #12]
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	330c      	adds	r3, #12
 800bcd8:	461a      	mov	r2, r3
 800bcda:	2102      	movs	r1, #2
 800bcdc:	f7ff f8e2 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	89d8      	ldrh	r0, [r3, #14]
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	330e      	adds	r3, #14
 800bce8:	461a      	mov	r2, r3
 800bcea:	2102      	movs	r1, #2
 800bcec:	f7ff f8da 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	8a18      	ldrh	r0, [r3, #16]
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	3310      	adds	r3, #16
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	2102      	movs	r1, #2
 800bcfc:	f7ff f8d2 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 800bd04:	68fa      	ldr	r2, [r7, #12]
 800bd06:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800bd08:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 800bd0e:	68fa      	ldr	r2, [r7, #12]
 800bd10:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800bd12:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 800bd18:	68fa      	ldr	r2, [r7, #12]
 800bd1a:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800bd1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800bd22:	68fa      	ldr	r2, [r7, #12]
 800bd24:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800bd26:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800bd28:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	3718      	adds	r7, #24
 800bd30:	46bd      	mov	sp, r7
 800bd32:	bd80      	pop	{r7, pc}

0800bd34 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b086      	sub	sp, #24
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	460b      	mov	r3, r1
 800bd3e:	607a      	str	r2, [r7, #4]
 800bd40:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bd42:	2300      	movs	r3, #0
 800bd44:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 800bd46:	897b      	ldrh	r3, [r7, #10]
 800bd48:	2b16      	cmp	r3, #22
 800bd4a:	d802      	bhi.n	800bd52 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bd4c:	f06f 0309 	mvn.w	r3, #9
 800bd50:	e06e      	b.n	800be30 <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	f003 030f 	and.w	r3, r3, #15
 800bd5a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 800bd64:	68fa      	ldr	r2, [r7, #12]
 800bd66:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800bd68:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800bd72:	f002 020f 	and.w	r2, r2, #15
 800bd76:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800bd78:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800bd7e:	68fa      	ldr	r2, [r7, #12]
 800bd80:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800bd82:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800bd8c:	f002 020f 	and.w	r2, r2, #15
 800bd90:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800bd92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 800bd98:	68fa      	ldr	r2, [r7, #12]
 800bd9a:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 800bd9c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800bda6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800bdaa:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800bdac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800bdb6:	f002 020f 	and.w	r2, r2, #15
 800bdba:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800bdbc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 800bdc2:	68fa      	ldr	r2, [r7, #12]
 800bdc4:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800bdc6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 800bdd0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800bdd4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800bdd6:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	8958      	ldrh	r0, [r3, #10]
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	330a      	adds	r3, #10
 800bde0:	461a      	mov	r2, r3
 800bde2:	2102      	movs	r1, #2
 800bde4:	f7ff f85e 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	8998      	ldrh	r0, [r3, #12]
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	330c      	adds	r3, #12
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	2102      	movs	r1, #2
 800bdf4:	f7ff f856 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 800bdfc:	68fa      	ldr	r2, [r7, #12]
 800bdfe:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 800be00:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 800be06:	68fa      	ldr	r2, [r7, #12]
 800be08:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 800be0a:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	6918      	ldr	r0, [r3, #16]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	3312      	adds	r3, #18
 800be14:	461a      	mov	r2, r3
 800be16:	2104      	movs	r1, #4
 800be18:	f7ff f8e4 	bl	800afe4 <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800be24:	f002 0201 	and.w	r2, r2, #1
 800be28:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 800be2a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800be2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800be30:	4618      	mov	r0, r3
 800be32:	3718      	adds	r7, #24
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b086      	sub	sp, #24
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	60f8      	str	r0, [r7, #12]
 800be40:	460b      	mov	r3, r1
 800be42:	607a      	str	r2, [r7, #4]
 800be44:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800be46:	2300      	movs	r3, #0
 800be48:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800be4a:	897b      	ldrh	r3, [r7, #10]
 800be4c:	2b11      	cmp	r3, #17
 800be4e:	d802      	bhi.n	800be56 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800be50:	f06f 0309 	mvn.w	r3, #9
 800be54:	e071      	b.n	800bf3a <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	f003 0303 	and.w	r3, r3, #3
 800be5e:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	8858      	ldrh	r0, [r3, #2]
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	3301      	adds	r3, #1
 800be6c:	461a      	mov	r2, r3
 800be6e:	2102      	movs	r1, #2
 800be70:	f7ff f818 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	8898      	ldrh	r0, [r3, #4]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	3303      	adds	r3, #3
 800be7c:	461a      	mov	r2, r3
 800be7e:	2102      	movs	r1, #2
 800be80:	f7ff f810 	bl	800aea4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800be8c:	f002 0201 	and.w	r2, r2, #1
 800be90:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800be92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 800be9c:	f002 0207 	and.w	r2, r2, #7
 800bea0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800bea2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 800bea8:	68fa      	ldr	r2, [r7, #12]
 800beaa:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800beac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800beb2:	68fa      	ldr	r2, [r7, #12]
 800beb4:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800beb6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800bec0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bec4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800bec6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800bed0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bed4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800bed6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800bee0:	f002 0203 	and.w	r2, r2, #3
 800bee4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800bee6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 800bef0:	f002 0203 	and.w	r2, r2, #3
 800bef4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800bef6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 800bf00:	f002 020f 	and.w	r2, r2, #15
 800bf04:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800bf06:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 800bf0c:	68fa      	ldr	r2, [r7, #12]
 800bf0e:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 800bf10:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 800bf16:	68fa      	ldr	r2, [r7, #12]
 800bf18:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 800bf1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800bf20:	68fa      	ldr	r2, [r7, #12]
 800bf22:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 800bf24:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 800bf2e:	f002 0203 	and.w	r2, r2, #3
 800bf32:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800bf34:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800bf36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3718      	adds	r7, #24
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}

0800bf42 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800bf42:	b480      	push	{r7}
 800bf44:	b087      	sub	sp, #28
 800bf46:	af00      	add	r7, sp, #0
 800bf48:	60f8      	str	r0, [r7, #12]
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	607a      	str	r2, [r7, #4]
 800bf4e:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bf50:	2300      	movs	r3, #0
 800bf52:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 800bf54:	897b      	ldrh	r3, [r7, #10]
 800bf56:	2b04      	cmp	r3, #4
 800bf58:	d802      	bhi.n	800bf60 <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bf5a:	f06f 0309 	mvn.w	r3, #9
 800bf5e:	e025      	b.n	800bfac <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	781b      	ldrb	r3, [r3, #0]
 800bf64:	f003 0301 	and.w	r3, r3, #1
 800bf68:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800bf76:	f002 0201 	and.w	r2, r2, #1
 800bf7a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800bf7c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800bf86:	f002 0201 	and.w	r2, r2, #1
 800bf8a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800bf8c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800bf96:	f002 0203 	and.w	r2, r2, #3
 800bf9a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800bf9c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800bfa2:	68fa      	ldr	r2, [r7, #12]
 800bfa4:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800bfa6:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800bfa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	371c      	adds	r7, #28
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b086      	sub	sp, #24
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	607a      	str	r2, [r7, #4]
 800bfc4:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800bfca:	89fb      	ldrh	r3, [r7, #14]
 800bfcc:	2b30      	cmp	r3, #48	; 0x30
 800bfce:	d802      	bhi.n	800bfd6 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bfd0:	f06f 0309 	mvn.w	r3, #9
 800bfd4:	e112      	b.n	800c1fc <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	785a      	ldrb	r2, [r3, #1]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	789a      	ldrb	r2, [r3, #2]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	3303      	adds	r3, #3
 800bff2:	4619      	mov	r1, r3
 800bff4:	2002      	movs	r0, #2
 800bff6:	f7fe ff80 	bl	800aefa <VL53L1_i2c_decode_uint16_t>
 800bffa:	4603      	mov	r3, r0
 800bffc:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	3305      	adds	r3, #5
 800c006:	781b      	ldrb	r3, [r3, #0]
 800c008:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c00c:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800c012:	68bb      	ldr	r3, [r7, #8]
 800c014:	3306      	adds	r3, #6
 800c016:	781b      	ldrb	r3, [r3, #0]
 800c018:	f003 0307 	and.w	r3, r3, #7
 800c01c:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	3307      	adds	r3, #7
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	f003 0307 	and.w	r3, r3, #7
 800c02c:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	3308      	adds	r3, #8
 800c036:	781b      	ldrb	r3, [r3, #0]
 800c038:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c03c:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	3309      	adds	r3, #9
 800c046:	781b      	ldrb	r3, [r3, #0]
 800c048:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c04c:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	330a      	adds	r3, #10
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	f003 0301 	and.w	r3, r3, #1
 800c05c:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	330b      	adds	r3, #11
 800c066:	781b      	ldrb	r3, [r3, #0]
 800c068:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c06c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	330c      	adds	r3, #12
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	f003 0301 	and.w	r3, r3, #1
 800c07c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	330d      	adds	r3, #13
 800c086:	781b      	ldrb	r3, [r3, #0]
 800c088:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c08c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	330e      	adds	r3, #14
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c09c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	7bda      	ldrb	r2, [r3, #15]
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	7c1a      	ldrb	r2, [r3, #16]
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800c0b2:	68bb      	ldr	r3, [r7, #8]
 800c0b4:	7c5a      	ldrb	r2, [r3, #17]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	7c9a      	ldrb	r2, [r3, #18]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	7cda      	ldrb	r2, [r3, #19]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800c0ca:	68bb      	ldr	r3, [r7, #8]
 800c0cc:	7d1a      	ldrb	r2, [r3, #20]
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800c0d2:	68bb      	ldr	r3, [r7, #8]
 800c0d4:	7d5a      	ldrb	r2, [r3, #21]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	7d9a      	ldrb	r2, [r3, #22]
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	7dda      	ldrb	r2, [r3, #23]
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	7e1a      	ldrb	r2, [r3, #24]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	7e5a      	ldrb	r2, [r3, #25]
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	7e9a      	ldrb	r2, [r3, #26]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	7eda      	ldrb	r2, [r3, #27]
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	7f1a      	ldrb	r2, [r3, #28]
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	7f5a      	ldrb	r2, [r3, #29]
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800c11a:	68bb      	ldr	r3, [r7, #8]
 800c11c:	7f9a      	ldrb	r2, [r3, #30]
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	7fda      	ldrb	r2, [r3, #31]
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	f893 2020 	ldrb.w	r2, [r3, #32]
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 800c174:	68bb      	ldr	r3, [r7, #8]
 800c176:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800c18c:	68bb      	ldr	r3, [r7, #8]
 800c18e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800c1ec:	68bb      	ldr	r3, [r7, #8]
 800c1ee:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800c1f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3718      	adds	r7, #24
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b090      	sub	sp, #64	; 0x40
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
 800c20c:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c20e:	2300      	movs	r3, #0
 800c210:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800c214:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d10a      	bne.n	800c232 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 800c21c:	f107 020c 	add.w	r2, r7, #12
 800c220:	2331      	movs	r3, #49	; 0x31
 800c222:	f240 110f 	movw	r1, #271	; 0x10f
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f000 f8ba 	bl	800c3a0 <VL53L1_ReadMulti>
 800c22c:	4603      	mov	r3, r0
 800c22e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800c232:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c236:	2b00      	cmp	r3, #0
 800c238:	d109      	bne.n	800c24e <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 800c23a:	f107 030c 	add.w	r3, r7, #12
 800c23e:	683a      	ldr	r2, [r7, #0]
 800c240:	4619      	mov	r1, r3
 800c242:	2031      	movs	r0, #49	; 0x31
 800c244:	f7ff feb8 	bl	800bfb8 <VL53L1_i2c_decode_nvm_copy_data>
 800c248:	4603      	mov	r3, r0
 800c24a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800c24e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800c252:	4618      	mov	r0, r3
 800c254:	3740      	adds	r7, #64	; 0x40
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}

0800c25a <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 800c25a:	b580      	push	{r7, lr}
 800c25c:	b086      	sub	sp, #24
 800c25e:	af02      	add	r7, sp, #8
 800c260:	6078      	str	r0, [r7, #4]
 800c262:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800c264:	2300      	movs	r3, #0
 800c266:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 800c268:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f000 f98b 	bl	800c588 <VL53L1_WaitUs>
 800c272:	4603      	mov	r3, r0
 800c274:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 800c276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d10b      	bne.n	800c296 <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 800c27e:	2301      	movs	r3, #1
 800c280:	9301      	str	r3, [sp, #4]
 800c282:	2301      	movs	r3, #1
 800c284:	9300      	str	r3, [sp, #0]
 800c286:	2301      	movs	r3, #1
 800c288:	22e5      	movs	r2, #229	; 0xe5
 800c28a:	6839      	ldr	r1, [r7, #0]
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f000 f991 	bl	800c5b4 <VL53L1_WaitValueMaskEx>
 800c292:	4603      	mov	r3, r0
 800c294:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 800c296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d103      	bne.n	800c2a6 <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 800c29e:	2103      	movs	r1, #3
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	f7fe fc2e 	bl	800ab02 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800c2a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3710      	adds	r7, #16
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}

0800c2b2 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c2b2:	b580      	push	{r7, lr}
 800c2b4:	b088      	sub	sp, #32
 800c2b6:	af02      	add	r7, sp, #8
 800c2b8:	60f8      	str	r0, [r7, #12]
 800c2ba:	60b9      	str	r1, [r7, #8]
 800c2bc:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	330a      	adds	r3, #10
 800c2c2:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800c2d0:	b299      	uxth	r1, r3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	b29a      	uxth	r2, r3
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	9300      	str	r3, [sp, #0]
 800c2da:	4613      	mov	r3, r2
 800c2dc:	68ba      	ldr	r2, [r7, #8]
 800c2de:	f7f7 fe93 	bl	8004008 <HAL_I2C_Master_Transmit>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c2e6:	693b      	ldr	r3, [r7, #16]
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	3718      	adds	r7, #24
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bd80      	pop	{r7, pc}

0800c2f0 <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b088      	sub	sp, #32
 800c2f4:	af02      	add	r7, sp, #8
 800c2f6:	60f8      	str	r0, [r7, #12]
 800c2f8:	60b9      	str	r1, [r7, #8]
 800c2fa:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	330a      	adds	r3, #10
 800c300:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800c30e:	f043 0301 	orr.w	r3, r3, #1
 800c312:	b2db      	uxtb	r3, r3
 800c314:	b299      	uxth	r1, r3
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	b29a      	uxth	r2, r3
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	9300      	str	r3, [sp, #0]
 800c31e:	4613      	mov	r3, r2
 800c320:	68ba      	ldr	r2, [r7, #8]
 800c322:	f7f7 ff6f 	bl	8004204 <HAL_I2C_Master_Receive>
 800c326:	4603      	mov	r3, r0
 800c328:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c32a:	693b      	ldr	r3, [r7, #16]
}
 800c32c:	4618      	mov	r0, r3
 800c32e:	3718      	adds	r7, #24
 800c330:	46bd      	mov	sp, r7
 800c332:	bd80      	pop	{r7, pc}

0800c334 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800c334:	b580      	push	{r7, lr}
 800c336:	b086      	sub	sp, #24
 800c338:	af00      	add	r7, sp, #0
 800c33a:	60f8      	str	r0, [r7, #12]
 800c33c:	607a      	str	r2, [r7, #4]
 800c33e:	603b      	str	r3, [r7, #0]
 800c340:	460b      	mov	r3, r1
 800c342:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c344:	2300      	movs	r3, #0
 800c346:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	2bff      	cmp	r3, #255	; 0xff
 800c34c:	d902      	bls.n	800c354 <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 800c34e:	f06f 0303 	mvn.w	r3, #3
 800c352:	e01d      	b.n	800c390 <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 800c354:	897b      	ldrh	r3, [r7, #10]
 800c356:	0a1b      	lsrs	r3, r3, #8
 800c358:	b29b      	uxth	r3, r3
 800c35a:	b2da      	uxtb	r2, r3
 800c35c:	4b0e      	ldr	r3, [pc, #56]	; (800c398 <VL53L1_WriteMulti+0x64>)
 800c35e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800c360:	897b      	ldrh	r3, [r7, #10]
 800c362:	b2da      	uxtb	r2, r3
 800c364:	4b0c      	ldr	r3, [pc, #48]	; (800c398 <VL53L1_WriteMulti+0x64>)
 800c366:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 800c368:	683a      	ldr	r2, [r7, #0]
 800c36a:	6879      	ldr	r1, [r7, #4]
 800c36c:	480b      	ldr	r0, [pc, #44]	; (800c39c <VL53L1_WriteMulti+0x68>)
 800c36e:	f000 f9ef 	bl	800c750 <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	3302      	adds	r3, #2
 800c376:	461a      	mov	r2, r3
 800c378:	4907      	ldr	r1, [pc, #28]	; (800c398 <VL53L1_WriteMulti+0x64>)
 800c37a:	68f8      	ldr	r0, [r7, #12]
 800c37c:	f7ff ff99 	bl	800c2b2 <_I2CWrite>
 800c380:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c382:	693b      	ldr	r3, [r7, #16]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d001      	beq.n	800c38c <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c388:	23f3      	movs	r3, #243	; 0xf3
 800c38a:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 800c38c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c390:	4618      	mov	r0, r3
 800c392:	3718      	adds	r7, #24
 800c394:	46bd      	mov	sp, r7
 800c396:	bd80      	pop	{r7, pc}
 800c398:	20000a80 	.word	0x20000a80
 800c39c:	20000a82 	.word	0x20000a82

0800c3a0 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b086      	sub	sp, #24
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	60f8      	str	r0, [r7, #12]
 800c3a8:	607a      	str	r2, [r7, #4]
 800c3aa:	603b      	str	r3, [r7, #0]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800c3b4:	897b      	ldrh	r3, [r7, #10]
 800c3b6:	0a1b      	lsrs	r3, r3, #8
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	b2da      	uxtb	r2, r3
 800c3bc:	4b12      	ldr	r3, [pc, #72]	; (800c408 <VL53L1_ReadMulti+0x68>)
 800c3be:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800c3c0:	897b      	ldrh	r3, [r7, #10]
 800c3c2:	b2da      	uxtb	r2, r3
 800c3c4:	4b10      	ldr	r3, [pc, #64]	; (800c408 <VL53L1_ReadMulti+0x68>)
 800c3c6:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800c3c8:	2202      	movs	r2, #2
 800c3ca:	490f      	ldr	r1, [pc, #60]	; (800c408 <VL53L1_ReadMulti+0x68>)
 800c3cc:	68f8      	ldr	r0, [r7, #12]
 800c3ce:	f7ff ff70 	bl	800c2b2 <_I2CWrite>
 800c3d2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d002      	beq.n	800c3e0 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c3da:	23f3      	movs	r3, #243	; 0xf3
 800c3dc:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c3de:	e00c      	b.n	800c3fa <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800c3e0:	683a      	ldr	r2, [r7, #0]
 800c3e2:	6879      	ldr	r1, [r7, #4]
 800c3e4:	68f8      	ldr	r0, [r7, #12]
 800c3e6:	f7ff ff83 	bl	800c2f0 <_I2CRead>
 800c3ea:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c3ec:	693b      	ldr	r3, [r7, #16]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d002      	beq.n	800c3f8 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c3f2:	23f3      	movs	r3, #243	; 0xf3
 800c3f4:	75fb      	strb	r3, [r7, #23]
 800c3f6:	e000      	b.n	800c3fa <VL53L1_ReadMulti+0x5a>
    }
done:
 800c3f8:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800c3fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3718      	adds	r7, #24
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop
 800c408:	20000a80 	.word	0x20000a80

0800c40c <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b084      	sub	sp, #16
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
 800c414:	460b      	mov	r3, r1
 800c416:	807b      	strh	r3, [r7, #2]
 800c418:	4613      	mov	r3, r2
 800c41a:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c41c:	2300      	movs	r3, #0
 800c41e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800c420:	887b      	ldrh	r3, [r7, #2]
 800c422:	0a1b      	lsrs	r3, r3, #8
 800c424:	b29b      	uxth	r3, r3
 800c426:	b2da      	uxtb	r2, r3
 800c428:	4b0c      	ldr	r3, [pc, #48]	; (800c45c <VL53L1_WrByte+0x50>)
 800c42a:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800c42c:	887b      	ldrh	r3, [r7, #2]
 800c42e:	b2da      	uxtb	r2, r3
 800c430:	4b0a      	ldr	r3, [pc, #40]	; (800c45c <VL53L1_WrByte+0x50>)
 800c432:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 800c434:	4a09      	ldr	r2, [pc, #36]	; (800c45c <VL53L1_WrByte+0x50>)
 800c436:	787b      	ldrb	r3, [r7, #1]
 800c438:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800c43a:	2203      	movs	r2, #3
 800c43c:	4907      	ldr	r1, [pc, #28]	; (800c45c <VL53L1_WrByte+0x50>)
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f7ff ff37 	bl	800c2b2 <_I2CWrite>
 800c444:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d001      	beq.n	800c450 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c44c:	23f3      	movs	r3, #243	; 0xf3
 800c44e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 800c450:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c454:	4618      	mov	r0, r3
 800c456:	3710      	adds	r7, #16
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}
 800c45c:	20000a80 	.word	0x20000a80

0800c460 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 800c460:	b580      	push	{r7, lr}
 800c462:	b086      	sub	sp, #24
 800c464:	af00      	add	r7, sp, #0
 800c466:	60f8      	str	r0, [r7, #12]
 800c468:	460b      	mov	r3, r1
 800c46a:	607a      	str	r2, [r7, #4]
 800c46c:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c46e:	2300      	movs	r3, #0
 800c470:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 800c472:	897b      	ldrh	r3, [r7, #10]
 800c474:	0a1b      	lsrs	r3, r3, #8
 800c476:	b29b      	uxth	r3, r3
 800c478:	b2da      	uxtb	r2, r3
 800c47a:	4b12      	ldr	r3, [pc, #72]	; (800c4c4 <VL53L1_RdByte+0x64>)
 800c47c:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800c47e:	897b      	ldrh	r3, [r7, #10]
 800c480:	b2da      	uxtb	r2, r3
 800c482:	4b10      	ldr	r3, [pc, #64]	; (800c4c4 <VL53L1_RdByte+0x64>)
 800c484:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800c486:	2202      	movs	r2, #2
 800c488:	490e      	ldr	r1, [pc, #56]	; (800c4c4 <VL53L1_RdByte+0x64>)
 800c48a:	68f8      	ldr	r0, [r7, #12]
 800c48c:	f7ff ff11 	bl	800c2b2 <_I2CWrite>
 800c490:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d002      	beq.n	800c49e <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c498:	23f3      	movs	r3, #243	; 0xf3
 800c49a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c49c:	e00c      	b.n	800c4b8 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 800c49e:	2201      	movs	r2, #1
 800c4a0:	6879      	ldr	r1, [r7, #4]
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f7ff ff24 	bl	800c2f0 <_I2CRead>
 800c4a8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d002      	beq.n	800c4b6 <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c4b0:	23f3      	movs	r3, #243	; 0xf3
 800c4b2:	75fb      	strb	r3, [r7, #23]
 800c4b4:	e000      	b.n	800c4b8 <VL53L1_RdByte+0x58>
    }
done:
 800c4b6:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800c4b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	3718      	adds	r7, #24
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd80      	pop	{r7, pc}
 800c4c4:	20000a80 	.word	0x20000a80

0800c4c8 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b086      	sub	sp, #24
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	60f8      	str	r0, [r7, #12]
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	607a      	str	r2, [r7, #4]
 800c4d4:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800c4da:	897b      	ldrh	r3, [r7, #10]
 800c4dc:	0a1b      	lsrs	r3, r3, #8
 800c4de:	b29b      	uxth	r3, r3
 800c4e0:	b2da      	uxtb	r2, r3
 800c4e2:	4b18      	ldr	r3, [pc, #96]	; (800c544 <VL53L1_RdWord+0x7c>)
 800c4e4:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800c4e6:	897b      	ldrh	r3, [r7, #10]
 800c4e8:	b2da      	uxtb	r2, r3
 800c4ea:	4b16      	ldr	r3, [pc, #88]	; (800c544 <VL53L1_RdWord+0x7c>)
 800c4ec:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800c4ee:	2202      	movs	r2, #2
 800c4f0:	4914      	ldr	r1, [pc, #80]	; (800c544 <VL53L1_RdWord+0x7c>)
 800c4f2:	68f8      	ldr	r0, [r7, #12]
 800c4f4:	f7ff fedd 	bl	800c2b2 <_I2CWrite>
 800c4f8:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d002      	beq.n	800c506 <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c500:	23f3      	movs	r3, #243	; 0xf3
 800c502:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c504:	e017      	b.n	800c536 <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800c506:	2202      	movs	r2, #2
 800c508:	490e      	ldr	r1, [pc, #56]	; (800c544 <VL53L1_RdWord+0x7c>)
 800c50a:	68f8      	ldr	r0, [r7, #12]
 800c50c:	f7ff fef0 	bl	800c2f0 <_I2CRead>
 800c510:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d002      	beq.n	800c51e <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800c518:	23f3      	movs	r3, #243	; 0xf3
 800c51a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c51c:	e00b      	b.n	800c536 <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800c51e:	4b09      	ldr	r3, [pc, #36]	; (800c544 <VL53L1_RdWord+0x7c>)
 800c520:	781b      	ldrb	r3, [r3, #0]
 800c522:	b29b      	uxth	r3, r3
 800c524:	021b      	lsls	r3, r3, #8
 800c526:	b29a      	uxth	r2, r3
 800c528:	4b06      	ldr	r3, [pc, #24]	; (800c544 <VL53L1_RdWord+0x7c>)
 800c52a:	785b      	ldrb	r3, [r3, #1]
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	4413      	add	r3, r2
 800c530:	b29a      	uxth	r2, r3
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 800c536:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3718      	adds	r7, #24
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop
 800c544:	20000a80 	.word	0x20000a80

0800c548 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 800c548:	b480      	push	{r7}
 800c54a:	b085      	sub	sp, #20
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 800c550:	2300      	movs	r3, #0
 800c552:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2200      	movs	r2, #0
 800c558:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 800c55a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3714      	adds	r7, #20
 800c562:	46bd      	mov	sp, r7
 800c564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c568:	4770      	bx	lr

0800c56a <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 800c56a:	b580      	push	{r7, lr}
 800c56c:	b082      	sub	sp, #8
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
 800c572:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	4618      	mov	r0, r3
 800c578:	f7f6 feac 	bl	80032d4 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800c57c:	2300      	movs	r3, #0
}
 800c57e:	4618      	mov	r0, r3
 800c580:	3708      	adds	r7, #8
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}
	...

0800c588 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 800c588:	b580      	push	{r7, lr}
 800c58a:	b082      	sub	sp, #8
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
 800c590:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	4a06      	ldr	r2, [pc, #24]	; (800c5b0 <VL53L1_WaitUs+0x28>)
 800c596:	fb82 1203 	smull	r1, r2, r2, r3
 800c59a:	1192      	asrs	r2, r2, #6
 800c59c:	17db      	asrs	r3, r3, #31
 800c59e:	1ad3      	subs	r3, r2, r3
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f7f6 fe97 	bl	80032d4 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800c5a6:	2300      	movs	r3, #0
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	3708      	adds	r7, #8
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	bd80      	pop	{r7, pc}
 800c5b0:	10624dd3 	.word	0x10624dd3

0800c5b4 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 800c5b4:	b590      	push	{r4, r7, lr}
 800c5b6:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	f507 740a 	add.w	r4, r7, #552	; 0x228
 800c5c0:	f5a4 7407 	sub.w	r4, r4, #540	; 0x21c
 800c5c4:	6020      	str	r0, [r4, #0]
 800c5c6:	f507 700a 	add.w	r0, r7, #552	; 0x228
 800c5ca:	f5a0 7008 	sub.w	r0, r0, #544	; 0x220
 800c5ce:	6001      	str	r1, [r0, #0]
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800c5d6:	f2a3 2322 	subw	r3, r3, #546	; 0x222
 800c5da:	801a      	strh	r2, [r3, #0]
 800c5dc:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800c5e0:	f2a3 2323 	subw	r3, r3, #547	; 0x223
 800c5e4:	460a      	mov	r2, r1
 800c5e6:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 800c600:	2300      	movs	r3, #0
 800c602:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 800c606:	2300      	movs	r3, #0
 800c608:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 800c60c:	f107 0310 	add.w	r3, r7, #16
 800c610:	f240 12ff 	movw	r2, #511	; 0x1ff
 800c614:	493b      	ldr	r1, [pc, #236]	; (800c704 <VL53L1_WaitValueMaskEx+0x150>)
 800c616:	4618      	mov	r0, r3
 800c618:	f000 fd1a 	bl	800d050 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 800c61c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800c620:	4618      	mov	r0, r3
 800c622:	f7ff ff91 	bl	800c548 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 800c626:	e049      	b.n	800c6bc <VL53L1_WaitValueMaskEx+0x108>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 800c628:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d110      	bne.n	800c652 <VL53L1_WaitValueMaskEx+0x9e>
			status = VL53L1_RdByte(
 800c630:	f207 2213 	addw	r2, r7, #531	; 0x213
 800c634:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800c638:	f2a3 2322 	subw	r3, r3, #546	; 0x222
 800c63c:	8819      	ldrh	r1, [r3, #0]
 800c63e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800c642:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800c646:	6818      	ldr	r0, [r3, #0]
 800c648:	f7ff ff0a 	bl	800c460 <VL53L1_RdByte>
 800c64c:	4603      	mov	r3, r0
 800c64e:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 800c652:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 800c656:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 800c65a:	4013      	ands	r3, r2
 800c65c:	b2db      	uxtb	r3, r3
 800c65e:	f507 720a 	add.w	r2, r7, #552	; 0x228
 800c662:	f2a2 2223 	subw	r2, r2, #547	; 0x223
 800c666:	7812      	ldrb	r2, [r2, #0]
 800c668:	429a      	cmp	r2, r3
 800c66a:	d102      	bne.n	800c672 <VL53L1_WaitValueMaskEx+0xbe>
			found = 1;
 800c66c:	2301      	movs	r3, #1
 800c66e:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 800c672:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800c676:	2b00      	cmp	r3, #0
 800c678:	d114      	bne.n	800c6a4 <VL53L1_WaitValueMaskEx+0xf0>
 800c67a:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d110      	bne.n	800c6a4 <VL53L1_WaitValueMaskEx+0xf0>
			found == 0 &&
 800c682:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800c686:	2b00      	cmp	r3, #0
 800c688:	d00c      	beq.n	800c6a4 <VL53L1_WaitValueMaskEx+0xf0>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 800c68a:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 800c68e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800c692:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800c696:	4611      	mov	r1, r2
 800c698:	6818      	ldr	r0, [r3, #0]
 800c69a:	f7ff ff66 	bl	800c56a <VL53L1_WaitMs>
 800c69e:	4603      	mov	r3, r0
 800c6a0:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 800c6a4:	f507 7305 	add.w	r3, r7, #532	; 0x214
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	f7ff ff4d 	bl	800c548 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 800c6ae:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800c6b2:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800c6b6:	1ad3      	subs	r3, r2, r3
 800c6b8:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 800c6bc:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d10c      	bne.n	800c6de <VL53L1_WaitValueMaskEx+0x12a>
 800c6c4:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800c6c8:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 800c6cc:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d203      	bcs.n	800c6de <VL53L1_WaitValueMaskEx+0x12a>
		   (polling_time_ms < timeout_ms) &&
 800c6d6:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d0a4      	beq.n	800c628 <VL53L1_WaitValueMaskEx+0x74>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 800c6de:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d106      	bne.n	800c6f4 <VL53L1_WaitValueMaskEx+0x140>
 800c6e6:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d102      	bne.n	800c6f4 <VL53L1_WaitValueMaskEx+0x140>
		status = VL53L1_ERROR_TIME_OUT;
 800c6ee:	23f9      	movs	r3, #249	; 0xf9
 800c6f0:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 800c6f4:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd90      	pop	{r4, r7, pc}
 800c702:	bf00      	nop
 800c704:	08010760 	.word	0x08010760

0800c708 <__libc_init_array>:
 800c708:	b570      	push	{r4, r5, r6, lr}
 800c70a:	4d0d      	ldr	r5, [pc, #52]	; (800c740 <__libc_init_array+0x38>)
 800c70c:	4c0d      	ldr	r4, [pc, #52]	; (800c744 <__libc_init_array+0x3c>)
 800c70e:	1b64      	subs	r4, r4, r5
 800c710:	10a4      	asrs	r4, r4, #2
 800c712:	2600      	movs	r6, #0
 800c714:	42a6      	cmp	r6, r4
 800c716:	d109      	bne.n	800c72c <__libc_init_array+0x24>
 800c718:	4d0b      	ldr	r5, [pc, #44]	; (800c748 <__libc_init_array+0x40>)
 800c71a:	4c0c      	ldr	r4, [pc, #48]	; (800c74c <__libc_init_array+0x44>)
 800c71c:	f003 ffea 	bl	80106f4 <_init>
 800c720:	1b64      	subs	r4, r4, r5
 800c722:	10a4      	asrs	r4, r4, #2
 800c724:	2600      	movs	r6, #0
 800c726:	42a6      	cmp	r6, r4
 800c728:	d105      	bne.n	800c736 <__libc_init_array+0x2e>
 800c72a:	bd70      	pop	{r4, r5, r6, pc}
 800c72c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c730:	4798      	blx	r3
 800c732:	3601      	adds	r6, #1
 800c734:	e7ee      	b.n	800c714 <__libc_init_array+0xc>
 800c736:	f855 3b04 	ldr.w	r3, [r5], #4
 800c73a:	4798      	blx	r3
 800c73c:	3601      	adds	r6, #1
 800c73e:	e7f2      	b.n	800c726 <__libc_init_array+0x1e>
 800c740:	08010d78 	.word	0x08010d78
 800c744:	08010d78 	.word	0x08010d78
 800c748:	08010d78 	.word	0x08010d78
 800c74c:	08010d7c 	.word	0x08010d7c

0800c750 <memcpy>:
 800c750:	440a      	add	r2, r1
 800c752:	4291      	cmp	r1, r2
 800c754:	f100 33ff 	add.w	r3, r0, #4294967295
 800c758:	d100      	bne.n	800c75c <memcpy+0xc>
 800c75a:	4770      	bx	lr
 800c75c:	b510      	push	{r4, lr}
 800c75e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c762:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c766:	4291      	cmp	r1, r2
 800c768:	d1f9      	bne.n	800c75e <memcpy+0xe>
 800c76a:	bd10      	pop	{r4, pc}

0800c76c <memset>:
 800c76c:	4402      	add	r2, r0
 800c76e:	4603      	mov	r3, r0
 800c770:	4293      	cmp	r3, r2
 800c772:	d100      	bne.n	800c776 <memset+0xa>
 800c774:	4770      	bx	lr
 800c776:	f803 1b01 	strb.w	r1, [r3], #1
 800c77a:	e7f9      	b.n	800c770 <memset+0x4>

0800c77c <__cvt>:
 800c77c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c780:	ec55 4b10 	vmov	r4, r5, d0
 800c784:	2d00      	cmp	r5, #0
 800c786:	460e      	mov	r6, r1
 800c788:	4619      	mov	r1, r3
 800c78a:	462b      	mov	r3, r5
 800c78c:	bfbb      	ittet	lt
 800c78e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c792:	461d      	movlt	r5, r3
 800c794:	2300      	movge	r3, #0
 800c796:	232d      	movlt	r3, #45	; 0x2d
 800c798:	700b      	strb	r3, [r1, #0]
 800c79a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c79c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c7a0:	4691      	mov	r9, r2
 800c7a2:	f023 0820 	bic.w	r8, r3, #32
 800c7a6:	bfbc      	itt	lt
 800c7a8:	4622      	movlt	r2, r4
 800c7aa:	4614      	movlt	r4, r2
 800c7ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c7b0:	d005      	beq.n	800c7be <__cvt+0x42>
 800c7b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c7b6:	d100      	bne.n	800c7ba <__cvt+0x3e>
 800c7b8:	3601      	adds	r6, #1
 800c7ba:	2102      	movs	r1, #2
 800c7bc:	e000      	b.n	800c7c0 <__cvt+0x44>
 800c7be:	2103      	movs	r1, #3
 800c7c0:	ab03      	add	r3, sp, #12
 800c7c2:	9301      	str	r3, [sp, #4]
 800c7c4:	ab02      	add	r3, sp, #8
 800c7c6:	9300      	str	r3, [sp, #0]
 800c7c8:	ec45 4b10 	vmov	d0, r4, r5
 800c7cc:	4653      	mov	r3, sl
 800c7ce:	4632      	mov	r2, r6
 800c7d0:	f000 fcde 	bl	800d190 <_dtoa_r>
 800c7d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c7d8:	4607      	mov	r7, r0
 800c7da:	d102      	bne.n	800c7e2 <__cvt+0x66>
 800c7dc:	f019 0f01 	tst.w	r9, #1
 800c7e0:	d022      	beq.n	800c828 <__cvt+0xac>
 800c7e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c7e6:	eb07 0906 	add.w	r9, r7, r6
 800c7ea:	d110      	bne.n	800c80e <__cvt+0x92>
 800c7ec:	783b      	ldrb	r3, [r7, #0]
 800c7ee:	2b30      	cmp	r3, #48	; 0x30
 800c7f0:	d10a      	bne.n	800c808 <__cvt+0x8c>
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	4620      	mov	r0, r4
 800c7f8:	4629      	mov	r1, r5
 800c7fa:	f7f4 f985 	bl	8000b08 <__aeabi_dcmpeq>
 800c7fe:	b918      	cbnz	r0, 800c808 <__cvt+0x8c>
 800c800:	f1c6 0601 	rsb	r6, r6, #1
 800c804:	f8ca 6000 	str.w	r6, [sl]
 800c808:	f8da 3000 	ldr.w	r3, [sl]
 800c80c:	4499      	add	r9, r3
 800c80e:	2200      	movs	r2, #0
 800c810:	2300      	movs	r3, #0
 800c812:	4620      	mov	r0, r4
 800c814:	4629      	mov	r1, r5
 800c816:	f7f4 f977 	bl	8000b08 <__aeabi_dcmpeq>
 800c81a:	b108      	cbz	r0, 800c820 <__cvt+0xa4>
 800c81c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c820:	2230      	movs	r2, #48	; 0x30
 800c822:	9b03      	ldr	r3, [sp, #12]
 800c824:	454b      	cmp	r3, r9
 800c826:	d307      	bcc.n	800c838 <__cvt+0xbc>
 800c828:	9b03      	ldr	r3, [sp, #12]
 800c82a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c82c:	1bdb      	subs	r3, r3, r7
 800c82e:	4638      	mov	r0, r7
 800c830:	6013      	str	r3, [r2, #0]
 800c832:	b004      	add	sp, #16
 800c834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c838:	1c59      	adds	r1, r3, #1
 800c83a:	9103      	str	r1, [sp, #12]
 800c83c:	701a      	strb	r2, [r3, #0]
 800c83e:	e7f0      	b.n	800c822 <__cvt+0xa6>

0800c840 <__exponent>:
 800c840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c842:	4603      	mov	r3, r0
 800c844:	2900      	cmp	r1, #0
 800c846:	bfb8      	it	lt
 800c848:	4249      	neglt	r1, r1
 800c84a:	f803 2b02 	strb.w	r2, [r3], #2
 800c84e:	bfb4      	ite	lt
 800c850:	222d      	movlt	r2, #45	; 0x2d
 800c852:	222b      	movge	r2, #43	; 0x2b
 800c854:	2909      	cmp	r1, #9
 800c856:	7042      	strb	r2, [r0, #1]
 800c858:	dd2a      	ble.n	800c8b0 <__exponent+0x70>
 800c85a:	f10d 0407 	add.w	r4, sp, #7
 800c85e:	46a4      	mov	ip, r4
 800c860:	270a      	movs	r7, #10
 800c862:	46a6      	mov	lr, r4
 800c864:	460a      	mov	r2, r1
 800c866:	fb91 f6f7 	sdiv	r6, r1, r7
 800c86a:	fb07 1516 	mls	r5, r7, r6, r1
 800c86e:	3530      	adds	r5, #48	; 0x30
 800c870:	2a63      	cmp	r2, #99	; 0x63
 800c872:	f104 34ff 	add.w	r4, r4, #4294967295
 800c876:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c87a:	4631      	mov	r1, r6
 800c87c:	dcf1      	bgt.n	800c862 <__exponent+0x22>
 800c87e:	3130      	adds	r1, #48	; 0x30
 800c880:	f1ae 0502 	sub.w	r5, lr, #2
 800c884:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c888:	1c44      	adds	r4, r0, #1
 800c88a:	4629      	mov	r1, r5
 800c88c:	4561      	cmp	r1, ip
 800c88e:	d30a      	bcc.n	800c8a6 <__exponent+0x66>
 800c890:	f10d 0209 	add.w	r2, sp, #9
 800c894:	eba2 020e 	sub.w	r2, r2, lr
 800c898:	4565      	cmp	r5, ip
 800c89a:	bf88      	it	hi
 800c89c:	2200      	movhi	r2, #0
 800c89e:	4413      	add	r3, r2
 800c8a0:	1a18      	subs	r0, r3, r0
 800c8a2:	b003      	add	sp, #12
 800c8a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c8ae:	e7ed      	b.n	800c88c <__exponent+0x4c>
 800c8b0:	2330      	movs	r3, #48	; 0x30
 800c8b2:	3130      	adds	r1, #48	; 0x30
 800c8b4:	7083      	strb	r3, [r0, #2]
 800c8b6:	70c1      	strb	r1, [r0, #3]
 800c8b8:	1d03      	adds	r3, r0, #4
 800c8ba:	e7f1      	b.n	800c8a0 <__exponent+0x60>

0800c8bc <_printf_float>:
 800c8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8c0:	ed2d 8b02 	vpush	{d8}
 800c8c4:	b08d      	sub	sp, #52	; 0x34
 800c8c6:	460c      	mov	r4, r1
 800c8c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c8cc:	4616      	mov	r6, r2
 800c8ce:	461f      	mov	r7, r3
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	f001 fa4b 	bl	800dd6c <_localeconv_r>
 800c8d6:	f8d0 a000 	ldr.w	sl, [r0]
 800c8da:	4650      	mov	r0, sl
 800c8dc:	f7f3 fc98 	bl	8000210 <strlen>
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	930a      	str	r3, [sp, #40]	; 0x28
 800c8e4:	6823      	ldr	r3, [r4, #0]
 800c8e6:	9305      	str	r3, [sp, #20]
 800c8e8:	f8d8 3000 	ldr.w	r3, [r8]
 800c8ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c8f0:	3307      	adds	r3, #7
 800c8f2:	f023 0307 	bic.w	r3, r3, #7
 800c8f6:	f103 0208 	add.w	r2, r3, #8
 800c8fa:	f8c8 2000 	str.w	r2, [r8]
 800c8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c902:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c906:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c90a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c90e:	9307      	str	r3, [sp, #28]
 800c910:	f8cd 8018 	str.w	r8, [sp, #24]
 800c914:	ee08 0a10 	vmov	s16, r0
 800c918:	4b9f      	ldr	r3, [pc, #636]	; (800cb98 <_printf_float+0x2dc>)
 800c91a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c91e:	f04f 32ff 	mov.w	r2, #4294967295
 800c922:	f7f4 f923 	bl	8000b6c <__aeabi_dcmpun>
 800c926:	bb88      	cbnz	r0, 800c98c <_printf_float+0xd0>
 800c928:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c92c:	4b9a      	ldr	r3, [pc, #616]	; (800cb98 <_printf_float+0x2dc>)
 800c92e:	f04f 32ff 	mov.w	r2, #4294967295
 800c932:	f7f4 f8fd 	bl	8000b30 <__aeabi_dcmple>
 800c936:	bb48      	cbnz	r0, 800c98c <_printf_float+0xd0>
 800c938:	2200      	movs	r2, #0
 800c93a:	2300      	movs	r3, #0
 800c93c:	4640      	mov	r0, r8
 800c93e:	4649      	mov	r1, r9
 800c940:	f7f4 f8ec 	bl	8000b1c <__aeabi_dcmplt>
 800c944:	b110      	cbz	r0, 800c94c <_printf_float+0x90>
 800c946:	232d      	movs	r3, #45	; 0x2d
 800c948:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c94c:	4b93      	ldr	r3, [pc, #588]	; (800cb9c <_printf_float+0x2e0>)
 800c94e:	4894      	ldr	r0, [pc, #592]	; (800cba0 <_printf_float+0x2e4>)
 800c950:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c954:	bf94      	ite	ls
 800c956:	4698      	movls	r8, r3
 800c958:	4680      	movhi	r8, r0
 800c95a:	2303      	movs	r3, #3
 800c95c:	6123      	str	r3, [r4, #16]
 800c95e:	9b05      	ldr	r3, [sp, #20]
 800c960:	f023 0204 	bic.w	r2, r3, #4
 800c964:	6022      	str	r2, [r4, #0]
 800c966:	f04f 0900 	mov.w	r9, #0
 800c96a:	9700      	str	r7, [sp, #0]
 800c96c:	4633      	mov	r3, r6
 800c96e:	aa0b      	add	r2, sp, #44	; 0x2c
 800c970:	4621      	mov	r1, r4
 800c972:	4628      	mov	r0, r5
 800c974:	f000 f9d8 	bl	800cd28 <_printf_common>
 800c978:	3001      	adds	r0, #1
 800c97a:	f040 8090 	bne.w	800ca9e <_printf_float+0x1e2>
 800c97e:	f04f 30ff 	mov.w	r0, #4294967295
 800c982:	b00d      	add	sp, #52	; 0x34
 800c984:	ecbd 8b02 	vpop	{d8}
 800c988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c98c:	4642      	mov	r2, r8
 800c98e:	464b      	mov	r3, r9
 800c990:	4640      	mov	r0, r8
 800c992:	4649      	mov	r1, r9
 800c994:	f7f4 f8ea 	bl	8000b6c <__aeabi_dcmpun>
 800c998:	b140      	cbz	r0, 800c9ac <_printf_float+0xf0>
 800c99a:	464b      	mov	r3, r9
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	bfbc      	itt	lt
 800c9a0:	232d      	movlt	r3, #45	; 0x2d
 800c9a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c9a6:	487f      	ldr	r0, [pc, #508]	; (800cba4 <_printf_float+0x2e8>)
 800c9a8:	4b7f      	ldr	r3, [pc, #508]	; (800cba8 <_printf_float+0x2ec>)
 800c9aa:	e7d1      	b.n	800c950 <_printf_float+0x94>
 800c9ac:	6863      	ldr	r3, [r4, #4]
 800c9ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c9b2:	9206      	str	r2, [sp, #24]
 800c9b4:	1c5a      	adds	r2, r3, #1
 800c9b6:	d13f      	bne.n	800ca38 <_printf_float+0x17c>
 800c9b8:	2306      	movs	r3, #6
 800c9ba:	6063      	str	r3, [r4, #4]
 800c9bc:	9b05      	ldr	r3, [sp, #20]
 800c9be:	6861      	ldr	r1, [r4, #4]
 800c9c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	9303      	str	r3, [sp, #12]
 800c9c8:	ab0a      	add	r3, sp, #40	; 0x28
 800c9ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c9ce:	ab09      	add	r3, sp, #36	; 0x24
 800c9d0:	ec49 8b10 	vmov	d0, r8, r9
 800c9d4:	9300      	str	r3, [sp, #0]
 800c9d6:	6022      	str	r2, [r4, #0]
 800c9d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c9dc:	4628      	mov	r0, r5
 800c9de:	f7ff fecd 	bl	800c77c <__cvt>
 800c9e2:	9b06      	ldr	r3, [sp, #24]
 800c9e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9e6:	2b47      	cmp	r3, #71	; 0x47
 800c9e8:	4680      	mov	r8, r0
 800c9ea:	d108      	bne.n	800c9fe <_printf_float+0x142>
 800c9ec:	1cc8      	adds	r0, r1, #3
 800c9ee:	db02      	blt.n	800c9f6 <_printf_float+0x13a>
 800c9f0:	6863      	ldr	r3, [r4, #4]
 800c9f2:	4299      	cmp	r1, r3
 800c9f4:	dd41      	ble.n	800ca7a <_printf_float+0x1be>
 800c9f6:	f1ab 0b02 	sub.w	fp, fp, #2
 800c9fa:	fa5f fb8b 	uxtb.w	fp, fp
 800c9fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ca02:	d820      	bhi.n	800ca46 <_printf_float+0x18a>
 800ca04:	3901      	subs	r1, #1
 800ca06:	465a      	mov	r2, fp
 800ca08:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ca0c:	9109      	str	r1, [sp, #36]	; 0x24
 800ca0e:	f7ff ff17 	bl	800c840 <__exponent>
 800ca12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca14:	1813      	adds	r3, r2, r0
 800ca16:	2a01      	cmp	r2, #1
 800ca18:	4681      	mov	r9, r0
 800ca1a:	6123      	str	r3, [r4, #16]
 800ca1c:	dc02      	bgt.n	800ca24 <_printf_float+0x168>
 800ca1e:	6822      	ldr	r2, [r4, #0]
 800ca20:	07d2      	lsls	r2, r2, #31
 800ca22:	d501      	bpl.n	800ca28 <_printf_float+0x16c>
 800ca24:	3301      	adds	r3, #1
 800ca26:	6123      	str	r3, [r4, #16]
 800ca28:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d09c      	beq.n	800c96a <_printf_float+0xae>
 800ca30:	232d      	movs	r3, #45	; 0x2d
 800ca32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ca36:	e798      	b.n	800c96a <_printf_float+0xae>
 800ca38:	9a06      	ldr	r2, [sp, #24]
 800ca3a:	2a47      	cmp	r2, #71	; 0x47
 800ca3c:	d1be      	bne.n	800c9bc <_printf_float+0x100>
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d1bc      	bne.n	800c9bc <_printf_float+0x100>
 800ca42:	2301      	movs	r3, #1
 800ca44:	e7b9      	b.n	800c9ba <_printf_float+0xfe>
 800ca46:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ca4a:	d118      	bne.n	800ca7e <_printf_float+0x1c2>
 800ca4c:	2900      	cmp	r1, #0
 800ca4e:	6863      	ldr	r3, [r4, #4]
 800ca50:	dd0b      	ble.n	800ca6a <_printf_float+0x1ae>
 800ca52:	6121      	str	r1, [r4, #16]
 800ca54:	b913      	cbnz	r3, 800ca5c <_printf_float+0x1a0>
 800ca56:	6822      	ldr	r2, [r4, #0]
 800ca58:	07d0      	lsls	r0, r2, #31
 800ca5a:	d502      	bpl.n	800ca62 <_printf_float+0x1a6>
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	440b      	add	r3, r1
 800ca60:	6123      	str	r3, [r4, #16]
 800ca62:	65a1      	str	r1, [r4, #88]	; 0x58
 800ca64:	f04f 0900 	mov.w	r9, #0
 800ca68:	e7de      	b.n	800ca28 <_printf_float+0x16c>
 800ca6a:	b913      	cbnz	r3, 800ca72 <_printf_float+0x1b6>
 800ca6c:	6822      	ldr	r2, [r4, #0]
 800ca6e:	07d2      	lsls	r2, r2, #31
 800ca70:	d501      	bpl.n	800ca76 <_printf_float+0x1ba>
 800ca72:	3302      	adds	r3, #2
 800ca74:	e7f4      	b.n	800ca60 <_printf_float+0x1a4>
 800ca76:	2301      	movs	r3, #1
 800ca78:	e7f2      	b.n	800ca60 <_printf_float+0x1a4>
 800ca7a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ca7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca80:	4299      	cmp	r1, r3
 800ca82:	db05      	blt.n	800ca90 <_printf_float+0x1d4>
 800ca84:	6823      	ldr	r3, [r4, #0]
 800ca86:	6121      	str	r1, [r4, #16]
 800ca88:	07d8      	lsls	r0, r3, #31
 800ca8a:	d5ea      	bpl.n	800ca62 <_printf_float+0x1a6>
 800ca8c:	1c4b      	adds	r3, r1, #1
 800ca8e:	e7e7      	b.n	800ca60 <_printf_float+0x1a4>
 800ca90:	2900      	cmp	r1, #0
 800ca92:	bfd4      	ite	le
 800ca94:	f1c1 0202 	rsble	r2, r1, #2
 800ca98:	2201      	movgt	r2, #1
 800ca9a:	4413      	add	r3, r2
 800ca9c:	e7e0      	b.n	800ca60 <_printf_float+0x1a4>
 800ca9e:	6823      	ldr	r3, [r4, #0]
 800caa0:	055a      	lsls	r2, r3, #21
 800caa2:	d407      	bmi.n	800cab4 <_printf_float+0x1f8>
 800caa4:	6923      	ldr	r3, [r4, #16]
 800caa6:	4642      	mov	r2, r8
 800caa8:	4631      	mov	r1, r6
 800caaa:	4628      	mov	r0, r5
 800caac:	47b8      	blx	r7
 800caae:	3001      	adds	r0, #1
 800cab0:	d12c      	bne.n	800cb0c <_printf_float+0x250>
 800cab2:	e764      	b.n	800c97e <_printf_float+0xc2>
 800cab4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cab8:	f240 80e0 	bls.w	800cc7c <_printf_float+0x3c0>
 800cabc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cac0:	2200      	movs	r2, #0
 800cac2:	2300      	movs	r3, #0
 800cac4:	f7f4 f820 	bl	8000b08 <__aeabi_dcmpeq>
 800cac8:	2800      	cmp	r0, #0
 800caca:	d034      	beq.n	800cb36 <_printf_float+0x27a>
 800cacc:	4a37      	ldr	r2, [pc, #220]	; (800cbac <_printf_float+0x2f0>)
 800cace:	2301      	movs	r3, #1
 800cad0:	4631      	mov	r1, r6
 800cad2:	4628      	mov	r0, r5
 800cad4:	47b8      	blx	r7
 800cad6:	3001      	adds	r0, #1
 800cad8:	f43f af51 	beq.w	800c97e <_printf_float+0xc2>
 800cadc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cae0:	429a      	cmp	r2, r3
 800cae2:	db02      	blt.n	800caea <_printf_float+0x22e>
 800cae4:	6823      	ldr	r3, [r4, #0]
 800cae6:	07d8      	lsls	r0, r3, #31
 800cae8:	d510      	bpl.n	800cb0c <_printf_float+0x250>
 800caea:	ee18 3a10 	vmov	r3, s16
 800caee:	4652      	mov	r2, sl
 800caf0:	4631      	mov	r1, r6
 800caf2:	4628      	mov	r0, r5
 800caf4:	47b8      	blx	r7
 800caf6:	3001      	adds	r0, #1
 800caf8:	f43f af41 	beq.w	800c97e <_printf_float+0xc2>
 800cafc:	f04f 0800 	mov.w	r8, #0
 800cb00:	f104 091a 	add.w	r9, r4, #26
 800cb04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb06:	3b01      	subs	r3, #1
 800cb08:	4543      	cmp	r3, r8
 800cb0a:	dc09      	bgt.n	800cb20 <_printf_float+0x264>
 800cb0c:	6823      	ldr	r3, [r4, #0]
 800cb0e:	079b      	lsls	r3, r3, #30
 800cb10:	f100 8105 	bmi.w	800cd1e <_printf_float+0x462>
 800cb14:	68e0      	ldr	r0, [r4, #12]
 800cb16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb18:	4298      	cmp	r0, r3
 800cb1a:	bfb8      	it	lt
 800cb1c:	4618      	movlt	r0, r3
 800cb1e:	e730      	b.n	800c982 <_printf_float+0xc6>
 800cb20:	2301      	movs	r3, #1
 800cb22:	464a      	mov	r2, r9
 800cb24:	4631      	mov	r1, r6
 800cb26:	4628      	mov	r0, r5
 800cb28:	47b8      	blx	r7
 800cb2a:	3001      	adds	r0, #1
 800cb2c:	f43f af27 	beq.w	800c97e <_printf_float+0xc2>
 800cb30:	f108 0801 	add.w	r8, r8, #1
 800cb34:	e7e6      	b.n	800cb04 <_printf_float+0x248>
 800cb36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	dc39      	bgt.n	800cbb0 <_printf_float+0x2f4>
 800cb3c:	4a1b      	ldr	r2, [pc, #108]	; (800cbac <_printf_float+0x2f0>)
 800cb3e:	2301      	movs	r3, #1
 800cb40:	4631      	mov	r1, r6
 800cb42:	4628      	mov	r0, r5
 800cb44:	47b8      	blx	r7
 800cb46:	3001      	adds	r0, #1
 800cb48:	f43f af19 	beq.w	800c97e <_printf_float+0xc2>
 800cb4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb50:	4313      	orrs	r3, r2
 800cb52:	d102      	bne.n	800cb5a <_printf_float+0x29e>
 800cb54:	6823      	ldr	r3, [r4, #0]
 800cb56:	07d9      	lsls	r1, r3, #31
 800cb58:	d5d8      	bpl.n	800cb0c <_printf_float+0x250>
 800cb5a:	ee18 3a10 	vmov	r3, s16
 800cb5e:	4652      	mov	r2, sl
 800cb60:	4631      	mov	r1, r6
 800cb62:	4628      	mov	r0, r5
 800cb64:	47b8      	blx	r7
 800cb66:	3001      	adds	r0, #1
 800cb68:	f43f af09 	beq.w	800c97e <_printf_float+0xc2>
 800cb6c:	f04f 0900 	mov.w	r9, #0
 800cb70:	f104 0a1a 	add.w	sl, r4, #26
 800cb74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb76:	425b      	negs	r3, r3
 800cb78:	454b      	cmp	r3, r9
 800cb7a:	dc01      	bgt.n	800cb80 <_printf_float+0x2c4>
 800cb7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb7e:	e792      	b.n	800caa6 <_printf_float+0x1ea>
 800cb80:	2301      	movs	r3, #1
 800cb82:	4652      	mov	r2, sl
 800cb84:	4631      	mov	r1, r6
 800cb86:	4628      	mov	r0, r5
 800cb88:	47b8      	blx	r7
 800cb8a:	3001      	adds	r0, #1
 800cb8c:	f43f aef7 	beq.w	800c97e <_printf_float+0xc2>
 800cb90:	f109 0901 	add.w	r9, r9, #1
 800cb94:	e7ee      	b.n	800cb74 <_printf_float+0x2b8>
 800cb96:	bf00      	nop
 800cb98:	7fefffff 	.word	0x7fefffff
 800cb9c:	08010780 	.word	0x08010780
 800cba0:	08010784 	.word	0x08010784
 800cba4:	0801078c 	.word	0x0801078c
 800cba8:	08010788 	.word	0x08010788
 800cbac:	08010790 	.word	0x08010790
 800cbb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	bfa8      	it	ge
 800cbb8:	461a      	movge	r2, r3
 800cbba:	2a00      	cmp	r2, #0
 800cbbc:	4691      	mov	r9, r2
 800cbbe:	dc37      	bgt.n	800cc30 <_printf_float+0x374>
 800cbc0:	f04f 0b00 	mov.w	fp, #0
 800cbc4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbc8:	f104 021a 	add.w	r2, r4, #26
 800cbcc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cbce:	9305      	str	r3, [sp, #20]
 800cbd0:	eba3 0309 	sub.w	r3, r3, r9
 800cbd4:	455b      	cmp	r3, fp
 800cbd6:	dc33      	bgt.n	800cc40 <_printf_float+0x384>
 800cbd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cbdc:	429a      	cmp	r2, r3
 800cbde:	db3b      	blt.n	800cc58 <_printf_float+0x39c>
 800cbe0:	6823      	ldr	r3, [r4, #0]
 800cbe2:	07da      	lsls	r2, r3, #31
 800cbe4:	d438      	bmi.n	800cc58 <_printf_float+0x39c>
 800cbe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbe8:	9a05      	ldr	r2, [sp, #20]
 800cbea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cbec:	1a9a      	subs	r2, r3, r2
 800cbee:	eba3 0901 	sub.w	r9, r3, r1
 800cbf2:	4591      	cmp	r9, r2
 800cbf4:	bfa8      	it	ge
 800cbf6:	4691      	movge	r9, r2
 800cbf8:	f1b9 0f00 	cmp.w	r9, #0
 800cbfc:	dc35      	bgt.n	800cc6a <_printf_float+0x3ae>
 800cbfe:	f04f 0800 	mov.w	r8, #0
 800cc02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc06:	f104 0a1a 	add.w	sl, r4, #26
 800cc0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cc0e:	1a9b      	subs	r3, r3, r2
 800cc10:	eba3 0309 	sub.w	r3, r3, r9
 800cc14:	4543      	cmp	r3, r8
 800cc16:	f77f af79 	ble.w	800cb0c <_printf_float+0x250>
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	4652      	mov	r2, sl
 800cc1e:	4631      	mov	r1, r6
 800cc20:	4628      	mov	r0, r5
 800cc22:	47b8      	blx	r7
 800cc24:	3001      	adds	r0, #1
 800cc26:	f43f aeaa 	beq.w	800c97e <_printf_float+0xc2>
 800cc2a:	f108 0801 	add.w	r8, r8, #1
 800cc2e:	e7ec      	b.n	800cc0a <_printf_float+0x34e>
 800cc30:	4613      	mov	r3, r2
 800cc32:	4631      	mov	r1, r6
 800cc34:	4642      	mov	r2, r8
 800cc36:	4628      	mov	r0, r5
 800cc38:	47b8      	blx	r7
 800cc3a:	3001      	adds	r0, #1
 800cc3c:	d1c0      	bne.n	800cbc0 <_printf_float+0x304>
 800cc3e:	e69e      	b.n	800c97e <_printf_float+0xc2>
 800cc40:	2301      	movs	r3, #1
 800cc42:	4631      	mov	r1, r6
 800cc44:	4628      	mov	r0, r5
 800cc46:	9205      	str	r2, [sp, #20]
 800cc48:	47b8      	blx	r7
 800cc4a:	3001      	adds	r0, #1
 800cc4c:	f43f ae97 	beq.w	800c97e <_printf_float+0xc2>
 800cc50:	9a05      	ldr	r2, [sp, #20]
 800cc52:	f10b 0b01 	add.w	fp, fp, #1
 800cc56:	e7b9      	b.n	800cbcc <_printf_float+0x310>
 800cc58:	ee18 3a10 	vmov	r3, s16
 800cc5c:	4652      	mov	r2, sl
 800cc5e:	4631      	mov	r1, r6
 800cc60:	4628      	mov	r0, r5
 800cc62:	47b8      	blx	r7
 800cc64:	3001      	adds	r0, #1
 800cc66:	d1be      	bne.n	800cbe6 <_printf_float+0x32a>
 800cc68:	e689      	b.n	800c97e <_printf_float+0xc2>
 800cc6a:	9a05      	ldr	r2, [sp, #20]
 800cc6c:	464b      	mov	r3, r9
 800cc6e:	4442      	add	r2, r8
 800cc70:	4631      	mov	r1, r6
 800cc72:	4628      	mov	r0, r5
 800cc74:	47b8      	blx	r7
 800cc76:	3001      	adds	r0, #1
 800cc78:	d1c1      	bne.n	800cbfe <_printf_float+0x342>
 800cc7a:	e680      	b.n	800c97e <_printf_float+0xc2>
 800cc7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cc7e:	2a01      	cmp	r2, #1
 800cc80:	dc01      	bgt.n	800cc86 <_printf_float+0x3ca>
 800cc82:	07db      	lsls	r3, r3, #31
 800cc84:	d538      	bpl.n	800ccf8 <_printf_float+0x43c>
 800cc86:	2301      	movs	r3, #1
 800cc88:	4642      	mov	r2, r8
 800cc8a:	4631      	mov	r1, r6
 800cc8c:	4628      	mov	r0, r5
 800cc8e:	47b8      	blx	r7
 800cc90:	3001      	adds	r0, #1
 800cc92:	f43f ae74 	beq.w	800c97e <_printf_float+0xc2>
 800cc96:	ee18 3a10 	vmov	r3, s16
 800cc9a:	4652      	mov	r2, sl
 800cc9c:	4631      	mov	r1, r6
 800cc9e:	4628      	mov	r0, r5
 800cca0:	47b8      	blx	r7
 800cca2:	3001      	adds	r0, #1
 800cca4:	f43f ae6b 	beq.w	800c97e <_printf_float+0xc2>
 800cca8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ccac:	2200      	movs	r2, #0
 800ccae:	2300      	movs	r3, #0
 800ccb0:	f7f3 ff2a 	bl	8000b08 <__aeabi_dcmpeq>
 800ccb4:	b9d8      	cbnz	r0, 800ccee <_printf_float+0x432>
 800ccb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccb8:	f108 0201 	add.w	r2, r8, #1
 800ccbc:	3b01      	subs	r3, #1
 800ccbe:	4631      	mov	r1, r6
 800ccc0:	4628      	mov	r0, r5
 800ccc2:	47b8      	blx	r7
 800ccc4:	3001      	adds	r0, #1
 800ccc6:	d10e      	bne.n	800cce6 <_printf_float+0x42a>
 800ccc8:	e659      	b.n	800c97e <_printf_float+0xc2>
 800ccca:	2301      	movs	r3, #1
 800cccc:	4652      	mov	r2, sl
 800ccce:	4631      	mov	r1, r6
 800ccd0:	4628      	mov	r0, r5
 800ccd2:	47b8      	blx	r7
 800ccd4:	3001      	adds	r0, #1
 800ccd6:	f43f ae52 	beq.w	800c97e <_printf_float+0xc2>
 800ccda:	f108 0801 	add.w	r8, r8, #1
 800ccde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cce0:	3b01      	subs	r3, #1
 800cce2:	4543      	cmp	r3, r8
 800cce4:	dcf1      	bgt.n	800ccca <_printf_float+0x40e>
 800cce6:	464b      	mov	r3, r9
 800cce8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ccec:	e6dc      	b.n	800caa8 <_printf_float+0x1ec>
 800ccee:	f04f 0800 	mov.w	r8, #0
 800ccf2:	f104 0a1a 	add.w	sl, r4, #26
 800ccf6:	e7f2      	b.n	800ccde <_printf_float+0x422>
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	4642      	mov	r2, r8
 800ccfc:	e7df      	b.n	800ccbe <_printf_float+0x402>
 800ccfe:	2301      	movs	r3, #1
 800cd00:	464a      	mov	r2, r9
 800cd02:	4631      	mov	r1, r6
 800cd04:	4628      	mov	r0, r5
 800cd06:	47b8      	blx	r7
 800cd08:	3001      	adds	r0, #1
 800cd0a:	f43f ae38 	beq.w	800c97e <_printf_float+0xc2>
 800cd0e:	f108 0801 	add.w	r8, r8, #1
 800cd12:	68e3      	ldr	r3, [r4, #12]
 800cd14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd16:	1a5b      	subs	r3, r3, r1
 800cd18:	4543      	cmp	r3, r8
 800cd1a:	dcf0      	bgt.n	800ccfe <_printf_float+0x442>
 800cd1c:	e6fa      	b.n	800cb14 <_printf_float+0x258>
 800cd1e:	f04f 0800 	mov.w	r8, #0
 800cd22:	f104 0919 	add.w	r9, r4, #25
 800cd26:	e7f4      	b.n	800cd12 <_printf_float+0x456>

0800cd28 <_printf_common>:
 800cd28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd2c:	4616      	mov	r6, r2
 800cd2e:	4699      	mov	r9, r3
 800cd30:	688a      	ldr	r2, [r1, #8]
 800cd32:	690b      	ldr	r3, [r1, #16]
 800cd34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cd38:	4293      	cmp	r3, r2
 800cd3a:	bfb8      	it	lt
 800cd3c:	4613      	movlt	r3, r2
 800cd3e:	6033      	str	r3, [r6, #0]
 800cd40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cd44:	4607      	mov	r7, r0
 800cd46:	460c      	mov	r4, r1
 800cd48:	b10a      	cbz	r2, 800cd4e <_printf_common+0x26>
 800cd4a:	3301      	adds	r3, #1
 800cd4c:	6033      	str	r3, [r6, #0]
 800cd4e:	6823      	ldr	r3, [r4, #0]
 800cd50:	0699      	lsls	r1, r3, #26
 800cd52:	bf42      	ittt	mi
 800cd54:	6833      	ldrmi	r3, [r6, #0]
 800cd56:	3302      	addmi	r3, #2
 800cd58:	6033      	strmi	r3, [r6, #0]
 800cd5a:	6825      	ldr	r5, [r4, #0]
 800cd5c:	f015 0506 	ands.w	r5, r5, #6
 800cd60:	d106      	bne.n	800cd70 <_printf_common+0x48>
 800cd62:	f104 0a19 	add.w	sl, r4, #25
 800cd66:	68e3      	ldr	r3, [r4, #12]
 800cd68:	6832      	ldr	r2, [r6, #0]
 800cd6a:	1a9b      	subs	r3, r3, r2
 800cd6c:	42ab      	cmp	r3, r5
 800cd6e:	dc26      	bgt.n	800cdbe <_printf_common+0x96>
 800cd70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cd74:	1e13      	subs	r3, r2, #0
 800cd76:	6822      	ldr	r2, [r4, #0]
 800cd78:	bf18      	it	ne
 800cd7a:	2301      	movne	r3, #1
 800cd7c:	0692      	lsls	r2, r2, #26
 800cd7e:	d42b      	bmi.n	800cdd8 <_printf_common+0xb0>
 800cd80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cd84:	4649      	mov	r1, r9
 800cd86:	4638      	mov	r0, r7
 800cd88:	47c0      	blx	r8
 800cd8a:	3001      	adds	r0, #1
 800cd8c:	d01e      	beq.n	800cdcc <_printf_common+0xa4>
 800cd8e:	6823      	ldr	r3, [r4, #0]
 800cd90:	68e5      	ldr	r5, [r4, #12]
 800cd92:	6832      	ldr	r2, [r6, #0]
 800cd94:	f003 0306 	and.w	r3, r3, #6
 800cd98:	2b04      	cmp	r3, #4
 800cd9a:	bf08      	it	eq
 800cd9c:	1aad      	subeq	r5, r5, r2
 800cd9e:	68a3      	ldr	r3, [r4, #8]
 800cda0:	6922      	ldr	r2, [r4, #16]
 800cda2:	bf0c      	ite	eq
 800cda4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cda8:	2500      	movne	r5, #0
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	bfc4      	itt	gt
 800cdae:	1a9b      	subgt	r3, r3, r2
 800cdb0:	18ed      	addgt	r5, r5, r3
 800cdb2:	2600      	movs	r6, #0
 800cdb4:	341a      	adds	r4, #26
 800cdb6:	42b5      	cmp	r5, r6
 800cdb8:	d11a      	bne.n	800cdf0 <_printf_common+0xc8>
 800cdba:	2000      	movs	r0, #0
 800cdbc:	e008      	b.n	800cdd0 <_printf_common+0xa8>
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	4652      	mov	r2, sl
 800cdc2:	4649      	mov	r1, r9
 800cdc4:	4638      	mov	r0, r7
 800cdc6:	47c0      	blx	r8
 800cdc8:	3001      	adds	r0, #1
 800cdca:	d103      	bne.n	800cdd4 <_printf_common+0xac>
 800cdcc:	f04f 30ff 	mov.w	r0, #4294967295
 800cdd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdd4:	3501      	adds	r5, #1
 800cdd6:	e7c6      	b.n	800cd66 <_printf_common+0x3e>
 800cdd8:	18e1      	adds	r1, r4, r3
 800cdda:	1c5a      	adds	r2, r3, #1
 800cddc:	2030      	movs	r0, #48	; 0x30
 800cdde:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cde2:	4422      	add	r2, r4
 800cde4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cde8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cdec:	3302      	adds	r3, #2
 800cdee:	e7c7      	b.n	800cd80 <_printf_common+0x58>
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	4622      	mov	r2, r4
 800cdf4:	4649      	mov	r1, r9
 800cdf6:	4638      	mov	r0, r7
 800cdf8:	47c0      	blx	r8
 800cdfa:	3001      	adds	r0, #1
 800cdfc:	d0e6      	beq.n	800cdcc <_printf_common+0xa4>
 800cdfe:	3601      	adds	r6, #1
 800ce00:	e7d9      	b.n	800cdb6 <_printf_common+0x8e>
	...

0800ce04 <_printf_i>:
 800ce04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce08:	7e0f      	ldrb	r7, [r1, #24]
 800ce0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ce0c:	2f78      	cmp	r7, #120	; 0x78
 800ce0e:	4691      	mov	r9, r2
 800ce10:	4680      	mov	r8, r0
 800ce12:	460c      	mov	r4, r1
 800ce14:	469a      	mov	sl, r3
 800ce16:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ce1a:	d807      	bhi.n	800ce2c <_printf_i+0x28>
 800ce1c:	2f62      	cmp	r7, #98	; 0x62
 800ce1e:	d80a      	bhi.n	800ce36 <_printf_i+0x32>
 800ce20:	2f00      	cmp	r7, #0
 800ce22:	f000 80d8 	beq.w	800cfd6 <_printf_i+0x1d2>
 800ce26:	2f58      	cmp	r7, #88	; 0x58
 800ce28:	f000 80a3 	beq.w	800cf72 <_printf_i+0x16e>
 800ce2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ce34:	e03a      	b.n	800ceac <_printf_i+0xa8>
 800ce36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ce3a:	2b15      	cmp	r3, #21
 800ce3c:	d8f6      	bhi.n	800ce2c <_printf_i+0x28>
 800ce3e:	a101      	add	r1, pc, #4	; (adr r1, 800ce44 <_printf_i+0x40>)
 800ce40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ce44:	0800ce9d 	.word	0x0800ce9d
 800ce48:	0800ceb1 	.word	0x0800ceb1
 800ce4c:	0800ce2d 	.word	0x0800ce2d
 800ce50:	0800ce2d 	.word	0x0800ce2d
 800ce54:	0800ce2d 	.word	0x0800ce2d
 800ce58:	0800ce2d 	.word	0x0800ce2d
 800ce5c:	0800ceb1 	.word	0x0800ceb1
 800ce60:	0800ce2d 	.word	0x0800ce2d
 800ce64:	0800ce2d 	.word	0x0800ce2d
 800ce68:	0800ce2d 	.word	0x0800ce2d
 800ce6c:	0800ce2d 	.word	0x0800ce2d
 800ce70:	0800cfbd 	.word	0x0800cfbd
 800ce74:	0800cee1 	.word	0x0800cee1
 800ce78:	0800cf9f 	.word	0x0800cf9f
 800ce7c:	0800ce2d 	.word	0x0800ce2d
 800ce80:	0800ce2d 	.word	0x0800ce2d
 800ce84:	0800cfdf 	.word	0x0800cfdf
 800ce88:	0800ce2d 	.word	0x0800ce2d
 800ce8c:	0800cee1 	.word	0x0800cee1
 800ce90:	0800ce2d 	.word	0x0800ce2d
 800ce94:	0800ce2d 	.word	0x0800ce2d
 800ce98:	0800cfa7 	.word	0x0800cfa7
 800ce9c:	682b      	ldr	r3, [r5, #0]
 800ce9e:	1d1a      	adds	r2, r3, #4
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	602a      	str	r2, [r5, #0]
 800cea4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cea8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ceac:	2301      	movs	r3, #1
 800ceae:	e0a3      	b.n	800cff8 <_printf_i+0x1f4>
 800ceb0:	6820      	ldr	r0, [r4, #0]
 800ceb2:	6829      	ldr	r1, [r5, #0]
 800ceb4:	0606      	lsls	r6, r0, #24
 800ceb6:	f101 0304 	add.w	r3, r1, #4
 800ceba:	d50a      	bpl.n	800ced2 <_printf_i+0xce>
 800cebc:	680e      	ldr	r6, [r1, #0]
 800cebe:	602b      	str	r3, [r5, #0]
 800cec0:	2e00      	cmp	r6, #0
 800cec2:	da03      	bge.n	800cecc <_printf_i+0xc8>
 800cec4:	232d      	movs	r3, #45	; 0x2d
 800cec6:	4276      	negs	r6, r6
 800cec8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cecc:	485e      	ldr	r0, [pc, #376]	; (800d048 <_printf_i+0x244>)
 800cece:	230a      	movs	r3, #10
 800ced0:	e019      	b.n	800cf06 <_printf_i+0x102>
 800ced2:	680e      	ldr	r6, [r1, #0]
 800ced4:	602b      	str	r3, [r5, #0]
 800ced6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ceda:	bf18      	it	ne
 800cedc:	b236      	sxthne	r6, r6
 800cede:	e7ef      	b.n	800cec0 <_printf_i+0xbc>
 800cee0:	682b      	ldr	r3, [r5, #0]
 800cee2:	6820      	ldr	r0, [r4, #0]
 800cee4:	1d19      	adds	r1, r3, #4
 800cee6:	6029      	str	r1, [r5, #0]
 800cee8:	0601      	lsls	r1, r0, #24
 800ceea:	d501      	bpl.n	800cef0 <_printf_i+0xec>
 800ceec:	681e      	ldr	r6, [r3, #0]
 800ceee:	e002      	b.n	800cef6 <_printf_i+0xf2>
 800cef0:	0646      	lsls	r6, r0, #25
 800cef2:	d5fb      	bpl.n	800ceec <_printf_i+0xe8>
 800cef4:	881e      	ldrh	r6, [r3, #0]
 800cef6:	4854      	ldr	r0, [pc, #336]	; (800d048 <_printf_i+0x244>)
 800cef8:	2f6f      	cmp	r7, #111	; 0x6f
 800cefa:	bf0c      	ite	eq
 800cefc:	2308      	moveq	r3, #8
 800cefe:	230a      	movne	r3, #10
 800cf00:	2100      	movs	r1, #0
 800cf02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cf06:	6865      	ldr	r5, [r4, #4]
 800cf08:	60a5      	str	r5, [r4, #8]
 800cf0a:	2d00      	cmp	r5, #0
 800cf0c:	bfa2      	ittt	ge
 800cf0e:	6821      	ldrge	r1, [r4, #0]
 800cf10:	f021 0104 	bicge.w	r1, r1, #4
 800cf14:	6021      	strge	r1, [r4, #0]
 800cf16:	b90e      	cbnz	r6, 800cf1c <_printf_i+0x118>
 800cf18:	2d00      	cmp	r5, #0
 800cf1a:	d04d      	beq.n	800cfb8 <_printf_i+0x1b4>
 800cf1c:	4615      	mov	r5, r2
 800cf1e:	fbb6 f1f3 	udiv	r1, r6, r3
 800cf22:	fb03 6711 	mls	r7, r3, r1, r6
 800cf26:	5dc7      	ldrb	r7, [r0, r7]
 800cf28:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cf2c:	4637      	mov	r7, r6
 800cf2e:	42bb      	cmp	r3, r7
 800cf30:	460e      	mov	r6, r1
 800cf32:	d9f4      	bls.n	800cf1e <_printf_i+0x11a>
 800cf34:	2b08      	cmp	r3, #8
 800cf36:	d10b      	bne.n	800cf50 <_printf_i+0x14c>
 800cf38:	6823      	ldr	r3, [r4, #0]
 800cf3a:	07de      	lsls	r6, r3, #31
 800cf3c:	d508      	bpl.n	800cf50 <_printf_i+0x14c>
 800cf3e:	6923      	ldr	r3, [r4, #16]
 800cf40:	6861      	ldr	r1, [r4, #4]
 800cf42:	4299      	cmp	r1, r3
 800cf44:	bfde      	ittt	le
 800cf46:	2330      	movle	r3, #48	; 0x30
 800cf48:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cf4c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cf50:	1b52      	subs	r2, r2, r5
 800cf52:	6122      	str	r2, [r4, #16]
 800cf54:	f8cd a000 	str.w	sl, [sp]
 800cf58:	464b      	mov	r3, r9
 800cf5a:	aa03      	add	r2, sp, #12
 800cf5c:	4621      	mov	r1, r4
 800cf5e:	4640      	mov	r0, r8
 800cf60:	f7ff fee2 	bl	800cd28 <_printf_common>
 800cf64:	3001      	adds	r0, #1
 800cf66:	d14c      	bne.n	800d002 <_printf_i+0x1fe>
 800cf68:	f04f 30ff 	mov.w	r0, #4294967295
 800cf6c:	b004      	add	sp, #16
 800cf6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf72:	4835      	ldr	r0, [pc, #212]	; (800d048 <_printf_i+0x244>)
 800cf74:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cf78:	6829      	ldr	r1, [r5, #0]
 800cf7a:	6823      	ldr	r3, [r4, #0]
 800cf7c:	f851 6b04 	ldr.w	r6, [r1], #4
 800cf80:	6029      	str	r1, [r5, #0]
 800cf82:	061d      	lsls	r5, r3, #24
 800cf84:	d514      	bpl.n	800cfb0 <_printf_i+0x1ac>
 800cf86:	07df      	lsls	r7, r3, #31
 800cf88:	bf44      	itt	mi
 800cf8a:	f043 0320 	orrmi.w	r3, r3, #32
 800cf8e:	6023      	strmi	r3, [r4, #0]
 800cf90:	b91e      	cbnz	r6, 800cf9a <_printf_i+0x196>
 800cf92:	6823      	ldr	r3, [r4, #0]
 800cf94:	f023 0320 	bic.w	r3, r3, #32
 800cf98:	6023      	str	r3, [r4, #0]
 800cf9a:	2310      	movs	r3, #16
 800cf9c:	e7b0      	b.n	800cf00 <_printf_i+0xfc>
 800cf9e:	6823      	ldr	r3, [r4, #0]
 800cfa0:	f043 0320 	orr.w	r3, r3, #32
 800cfa4:	6023      	str	r3, [r4, #0]
 800cfa6:	2378      	movs	r3, #120	; 0x78
 800cfa8:	4828      	ldr	r0, [pc, #160]	; (800d04c <_printf_i+0x248>)
 800cfaa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cfae:	e7e3      	b.n	800cf78 <_printf_i+0x174>
 800cfb0:	0659      	lsls	r1, r3, #25
 800cfb2:	bf48      	it	mi
 800cfb4:	b2b6      	uxthmi	r6, r6
 800cfb6:	e7e6      	b.n	800cf86 <_printf_i+0x182>
 800cfb8:	4615      	mov	r5, r2
 800cfba:	e7bb      	b.n	800cf34 <_printf_i+0x130>
 800cfbc:	682b      	ldr	r3, [r5, #0]
 800cfbe:	6826      	ldr	r6, [r4, #0]
 800cfc0:	6961      	ldr	r1, [r4, #20]
 800cfc2:	1d18      	adds	r0, r3, #4
 800cfc4:	6028      	str	r0, [r5, #0]
 800cfc6:	0635      	lsls	r5, r6, #24
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	d501      	bpl.n	800cfd0 <_printf_i+0x1cc>
 800cfcc:	6019      	str	r1, [r3, #0]
 800cfce:	e002      	b.n	800cfd6 <_printf_i+0x1d2>
 800cfd0:	0670      	lsls	r0, r6, #25
 800cfd2:	d5fb      	bpl.n	800cfcc <_printf_i+0x1c8>
 800cfd4:	8019      	strh	r1, [r3, #0]
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	6123      	str	r3, [r4, #16]
 800cfda:	4615      	mov	r5, r2
 800cfdc:	e7ba      	b.n	800cf54 <_printf_i+0x150>
 800cfde:	682b      	ldr	r3, [r5, #0]
 800cfe0:	1d1a      	adds	r2, r3, #4
 800cfe2:	602a      	str	r2, [r5, #0]
 800cfe4:	681d      	ldr	r5, [r3, #0]
 800cfe6:	6862      	ldr	r2, [r4, #4]
 800cfe8:	2100      	movs	r1, #0
 800cfea:	4628      	mov	r0, r5
 800cfec:	f7f3 f918 	bl	8000220 <memchr>
 800cff0:	b108      	cbz	r0, 800cff6 <_printf_i+0x1f2>
 800cff2:	1b40      	subs	r0, r0, r5
 800cff4:	6060      	str	r0, [r4, #4]
 800cff6:	6863      	ldr	r3, [r4, #4]
 800cff8:	6123      	str	r3, [r4, #16]
 800cffa:	2300      	movs	r3, #0
 800cffc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d000:	e7a8      	b.n	800cf54 <_printf_i+0x150>
 800d002:	6923      	ldr	r3, [r4, #16]
 800d004:	462a      	mov	r2, r5
 800d006:	4649      	mov	r1, r9
 800d008:	4640      	mov	r0, r8
 800d00a:	47d0      	blx	sl
 800d00c:	3001      	adds	r0, #1
 800d00e:	d0ab      	beq.n	800cf68 <_printf_i+0x164>
 800d010:	6823      	ldr	r3, [r4, #0]
 800d012:	079b      	lsls	r3, r3, #30
 800d014:	d413      	bmi.n	800d03e <_printf_i+0x23a>
 800d016:	68e0      	ldr	r0, [r4, #12]
 800d018:	9b03      	ldr	r3, [sp, #12]
 800d01a:	4298      	cmp	r0, r3
 800d01c:	bfb8      	it	lt
 800d01e:	4618      	movlt	r0, r3
 800d020:	e7a4      	b.n	800cf6c <_printf_i+0x168>
 800d022:	2301      	movs	r3, #1
 800d024:	4632      	mov	r2, r6
 800d026:	4649      	mov	r1, r9
 800d028:	4640      	mov	r0, r8
 800d02a:	47d0      	blx	sl
 800d02c:	3001      	adds	r0, #1
 800d02e:	d09b      	beq.n	800cf68 <_printf_i+0x164>
 800d030:	3501      	adds	r5, #1
 800d032:	68e3      	ldr	r3, [r4, #12]
 800d034:	9903      	ldr	r1, [sp, #12]
 800d036:	1a5b      	subs	r3, r3, r1
 800d038:	42ab      	cmp	r3, r5
 800d03a:	dcf2      	bgt.n	800d022 <_printf_i+0x21e>
 800d03c:	e7eb      	b.n	800d016 <_printf_i+0x212>
 800d03e:	2500      	movs	r5, #0
 800d040:	f104 0619 	add.w	r6, r4, #25
 800d044:	e7f5      	b.n	800d032 <_printf_i+0x22e>
 800d046:	bf00      	nop
 800d048:	08010792 	.word	0x08010792
 800d04c:	080107a3 	.word	0x080107a3

0800d050 <strncpy>:
 800d050:	b510      	push	{r4, lr}
 800d052:	3901      	subs	r1, #1
 800d054:	4603      	mov	r3, r0
 800d056:	b132      	cbz	r2, 800d066 <strncpy+0x16>
 800d058:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d05c:	f803 4b01 	strb.w	r4, [r3], #1
 800d060:	3a01      	subs	r2, #1
 800d062:	2c00      	cmp	r4, #0
 800d064:	d1f7      	bne.n	800d056 <strncpy+0x6>
 800d066:	441a      	add	r2, r3
 800d068:	2100      	movs	r1, #0
 800d06a:	4293      	cmp	r3, r2
 800d06c:	d100      	bne.n	800d070 <strncpy+0x20>
 800d06e:	bd10      	pop	{r4, pc}
 800d070:	f803 1b01 	strb.w	r1, [r3], #1
 800d074:	e7f9      	b.n	800d06a <strncpy+0x1a>

0800d076 <quorem>:
 800d076:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d07a:	6903      	ldr	r3, [r0, #16]
 800d07c:	690c      	ldr	r4, [r1, #16]
 800d07e:	42a3      	cmp	r3, r4
 800d080:	4607      	mov	r7, r0
 800d082:	f2c0 8081 	blt.w	800d188 <quorem+0x112>
 800d086:	3c01      	subs	r4, #1
 800d088:	f101 0814 	add.w	r8, r1, #20
 800d08c:	f100 0514 	add.w	r5, r0, #20
 800d090:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d094:	9301      	str	r3, [sp, #4]
 800d096:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d09a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d09e:	3301      	adds	r3, #1
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d0a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d0aa:	fbb2 f6f3 	udiv	r6, r2, r3
 800d0ae:	d331      	bcc.n	800d114 <quorem+0x9e>
 800d0b0:	f04f 0e00 	mov.w	lr, #0
 800d0b4:	4640      	mov	r0, r8
 800d0b6:	46ac      	mov	ip, r5
 800d0b8:	46f2      	mov	sl, lr
 800d0ba:	f850 2b04 	ldr.w	r2, [r0], #4
 800d0be:	b293      	uxth	r3, r2
 800d0c0:	fb06 e303 	mla	r3, r6, r3, lr
 800d0c4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d0c8:	b29b      	uxth	r3, r3
 800d0ca:	ebaa 0303 	sub.w	r3, sl, r3
 800d0ce:	f8dc a000 	ldr.w	sl, [ip]
 800d0d2:	0c12      	lsrs	r2, r2, #16
 800d0d4:	fa13 f38a 	uxtah	r3, r3, sl
 800d0d8:	fb06 e202 	mla	r2, r6, r2, lr
 800d0dc:	9300      	str	r3, [sp, #0]
 800d0de:	9b00      	ldr	r3, [sp, #0]
 800d0e0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d0e4:	b292      	uxth	r2, r2
 800d0e6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d0ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d0ee:	f8bd 3000 	ldrh.w	r3, [sp]
 800d0f2:	4581      	cmp	r9, r0
 800d0f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0f8:	f84c 3b04 	str.w	r3, [ip], #4
 800d0fc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d100:	d2db      	bcs.n	800d0ba <quorem+0x44>
 800d102:	f855 300b 	ldr.w	r3, [r5, fp]
 800d106:	b92b      	cbnz	r3, 800d114 <quorem+0x9e>
 800d108:	9b01      	ldr	r3, [sp, #4]
 800d10a:	3b04      	subs	r3, #4
 800d10c:	429d      	cmp	r5, r3
 800d10e:	461a      	mov	r2, r3
 800d110:	d32e      	bcc.n	800d170 <quorem+0xfa>
 800d112:	613c      	str	r4, [r7, #16]
 800d114:	4638      	mov	r0, r7
 800d116:	f001 f8b7 	bl	800e288 <__mcmp>
 800d11a:	2800      	cmp	r0, #0
 800d11c:	db24      	blt.n	800d168 <quorem+0xf2>
 800d11e:	3601      	adds	r6, #1
 800d120:	4628      	mov	r0, r5
 800d122:	f04f 0c00 	mov.w	ip, #0
 800d126:	f858 2b04 	ldr.w	r2, [r8], #4
 800d12a:	f8d0 e000 	ldr.w	lr, [r0]
 800d12e:	b293      	uxth	r3, r2
 800d130:	ebac 0303 	sub.w	r3, ip, r3
 800d134:	0c12      	lsrs	r2, r2, #16
 800d136:	fa13 f38e 	uxtah	r3, r3, lr
 800d13a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d13e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d142:	b29b      	uxth	r3, r3
 800d144:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d148:	45c1      	cmp	r9, r8
 800d14a:	f840 3b04 	str.w	r3, [r0], #4
 800d14e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d152:	d2e8      	bcs.n	800d126 <quorem+0xb0>
 800d154:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d158:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d15c:	b922      	cbnz	r2, 800d168 <quorem+0xf2>
 800d15e:	3b04      	subs	r3, #4
 800d160:	429d      	cmp	r5, r3
 800d162:	461a      	mov	r2, r3
 800d164:	d30a      	bcc.n	800d17c <quorem+0x106>
 800d166:	613c      	str	r4, [r7, #16]
 800d168:	4630      	mov	r0, r6
 800d16a:	b003      	add	sp, #12
 800d16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d170:	6812      	ldr	r2, [r2, #0]
 800d172:	3b04      	subs	r3, #4
 800d174:	2a00      	cmp	r2, #0
 800d176:	d1cc      	bne.n	800d112 <quorem+0x9c>
 800d178:	3c01      	subs	r4, #1
 800d17a:	e7c7      	b.n	800d10c <quorem+0x96>
 800d17c:	6812      	ldr	r2, [r2, #0]
 800d17e:	3b04      	subs	r3, #4
 800d180:	2a00      	cmp	r2, #0
 800d182:	d1f0      	bne.n	800d166 <quorem+0xf0>
 800d184:	3c01      	subs	r4, #1
 800d186:	e7eb      	b.n	800d160 <quorem+0xea>
 800d188:	2000      	movs	r0, #0
 800d18a:	e7ee      	b.n	800d16a <quorem+0xf4>
 800d18c:	0000      	movs	r0, r0
	...

0800d190 <_dtoa_r>:
 800d190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d194:	ed2d 8b04 	vpush	{d8-d9}
 800d198:	ec57 6b10 	vmov	r6, r7, d0
 800d19c:	b093      	sub	sp, #76	; 0x4c
 800d19e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d1a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d1a4:	9106      	str	r1, [sp, #24]
 800d1a6:	ee10 aa10 	vmov	sl, s0
 800d1aa:	4604      	mov	r4, r0
 800d1ac:	9209      	str	r2, [sp, #36]	; 0x24
 800d1ae:	930c      	str	r3, [sp, #48]	; 0x30
 800d1b0:	46bb      	mov	fp, r7
 800d1b2:	b975      	cbnz	r5, 800d1d2 <_dtoa_r+0x42>
 800d1b4:	2010      	movs	r0, #16
 800d1b6:	f000 fddd 	bl	800dd74 <malloc>
 800d1ba:	4602      	mov	r2, r0
 800d1bc:	6260      	str	r0, [r4, #36]	; 0x24
 800d1be:	b920      	cbnz	r0, 800d1ca <_dtoa_r+0x3a>
 800d1c0:	4ba7      	ldr	r3, [pc, #668]	; (800d460 <_dtoa_r+0x2d0>)
 800d1c2:	21ea      	movs	r1, #234	; 0xea
 800d1c4:	48a7      	ldr	r0, [pc, #668]	; (800d464 <_dtoa_r+0x2d4>)
 800d1c6:	f001 fa67 	bl	800e698 <__assert_func>
 800d1ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d1ce:	6005      	str	r5, [r0, #0]
 800d1d0:	60c5      	str	r5, [r0, #12]
 800d1d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1d4:	6819      	ldr	r1, [r3, #0]
 800d1d6:	b151      	cbz	r1, 800d1ee <_dtoa_r+0x5e>
 800d1d8:	685a      	ldr	r2, [r3, #4]
 800d1da:	604a      	str	r2, [r1, #4]
 800d1dc:	2301      	movs	r3, #1
 800d1de:	4093      	lsls	r3, r2
 800d1e0:	608b      	str	r3, [r1, #8]
 800d1e2:	4620      	mov	r0, r4
 800d1e4:	f000 fe0e 	bl	800de04 <_Bfree>
 800d1e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	601a      	str	r2, [r3, #0]
 800d1ee:	1e3b      	subs	r3, r7, #0
 800d1f0:	bfaa      	itet	ge
 800d1f2:	2300      	movge	r3, #0
 800d1f4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d1f8:	f8c8 3000 	strge.w	r3, [r8]
 800d1fc:	4b9a      	ldr	r3, [pc, #616]	; (800d468 <_dtoa_r+0x2d8>)
 800d1fe:	bfbc      	itt	lt
 800d200:	2201      	movlt	r2, #1
 800d202:	f8c8 2000 	strlt.w	r2, [r8]
 800d206:	ea33 030b 	bics.w	r3, r3, fp
 800d20a:	d11b      	bne.n	800d244 <_dtoa_r+0xb4>
 800d20c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d20e:	f242 730f 	movw	r3, #9999	; 0x270f
 800d212:	6013      	str	r3, [r2, #0]
 800d214:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d218:	4333      	orrs	r3, r6
 800d21a:	f000 8592 	beq.w	800dd42 <_dtoa_r+0xbb2>
 800d21e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d220:	b963      	cbnz	r3, 800d23c <_dtoa_r+0xac>
 800d222:	4b92      	ldr	r3, [pc, #584]	; (800d46c <_dtoa_r+0x2dc>)
 800d224:	e022      	b.n	800d26c <_dtoa_r+0xdc>
 800d226:	4b92      	ldr	r3, [pc, #584]	; (800d470 <_dtoa_r+0x2e0>)
 800d228:	9301      	str	r3, [sp, #4]
 800d22a:	3308      	adds	r3, #8
 800d22c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d22e:	6013      	str	r3, [r2, #0]
 800d230:	9801      	ldr	r0, [sp, #4]
 800d232:	b013      	add	sp, #76	; 0x4c
 800d234:	ecbd 8b04 	vpop	{d8-d9}
 800d238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d23c:	4b8b      	ldr	r3, [pc, #556]	; (800d46c <_dtoa_r+0x2dc>)
 800d23e:	9301      	str	r3, [sp, #4]
 800d240:	3303      	adds	r3, #3
 800d242:	e7f3      	b.n	800d22c <_dtoa_r+0x9c>
 800d244:	2200      	movs	r2, #0
 800d246:	2300      	movs	r3, #0
 800d248:	4650      	mov	r0, sl
 800d24a:	4659      	mov	r1, fp
 800d24c:	f7f3 fc5c 	bl	8000b08 <__aeabi_dcmpeq>
 800d250:	ec4b ab19 	vmov	d9, sl, fp
 800d254:	4680      	mov	r8, r0
 800d256:	b158      	cbz	r0, 800d270 <_dtoa_r+0xe0>
 800d258:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d25a:	2301      	movs	r3, #1
 800d25c:	6013      	str	r3, [r2, #0]
 800d25e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d260:	2b00      	cmp	r3, #0
 800d262:	f000 856b 	beq.w	800dd3c <_dtoa_r+0xbac>
 800d266:	4883      	ldr	r0, [pc, #524]	; (800d474 <_dtoa_r+0x2e4>)
 800d268:	6018      	str	r0, [r3, #0]
 800d26a:	1e43      	subs	r3, r0, #1
 800d26c:	9301      	str	r3, [sp, #4]
 800d26e:	e7df      	b.n	800d230 <_dtoa_r+0xa0>
 800d270:	ec4b ab10 	vmov	d0, sl, fp
 800d274:	aa10      	add	r2, sp, #64	; 0x40
 800d276:	a911      	add	r1, sp, #68	; 0x44
 800d278:	4620      	mov	r0, r4
 800d27a:	f001 f8ab 	bl	800e3d4 <__d2b>
 800d27e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d282:	ee08 0a10 	vmov	s16, r0
 800d286:	2d00      	cmp	r5, #0
 800d288:	f000 8084 	beq.w	800d394 <_dtoa_r+0x204>
 800d28c:	ee19 3a90 	vmov	r3, s19
 800d290:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d294:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d298:	4656      	mov	r6, sl
 800d29a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d29e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d2a2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d2a6:	4b74      	ldr	r3, [pc, #464]	; (800d478 <_dtoa_r+0x2e8>)
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	4630      	mov	r0, r6
 800d2ac:	4639      	mov	r1, r7
 800d2ae:	f7f3 f80b 	bl	80002c8 <__aeabi_dsub>
 800d2b2:	a365      	add	r3, pc, #404	; (adr r3, 800d448 <_dtoa_r+0x2b8>)
 800d2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b8:	f7f3 f9be 	bl	8000638 <__aeabi_dmul>
 800d2bc:	a364      	add	r3, pc, #400	; (adr r3, 800d450 <_dtoa_r+0x2c0>)
 800d2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c2:	f7f3 f803 	bl	80002cc <__adddf3>
 800d2c6:	4606      	mov	r6, r0
 800d2c8:	4628      	mov	r0, r5
 800d2ca:	460f      	mov	r7, r1
 800d2cc:	f7f3 f94a 	bl	8000564 <__aeabi_i2d>
 800d2d0:	a361      	add	r3, pc, #388	; (adr r3, 800d458 <_dtoa_r+0x2c8>)
 800d2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d6:	f7f3 f9af 	bl	8000638 <__aeabi_dmul>
 800d2da:	4602      	mov	r2, r0
 800d2dc:	460b      	mov	r3, r1
 800d2de:	4630      	mov	r0, r6
 800d2e0:	4639      	mov	r1, r7
 800d2e2:	f7f2 fff3 	bl	80002cc <__adddf3>
 800d2e6:	4606      	mov	r6, r0
 800d2e8:	460f      	mov	r7, r1
 800d2ea:	f7f3 fc55 	bl	8000b98 <__aeabi_d2iz>
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	9000      	str	r0, [sp, #0]
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	4639      	mov	r1, r7
 800d2f8:	f7f3 fc10 	bl	8000b1c <__aeabi_dcmplt>
 800d2fc:	b150      	cbz	r0, 800d314 <_dtoa_r+0x184>
 800d2fe:	9800      	ldr	r0, [sp, #0]
 800d300:	f7f3 f930 	bl	8000564 <__aeabi_i2d>
 800d304:	4632      	mov	r2, r6
 800d306:	463b      	mov	r3, r7
 800d308:	f7f3 fbfe 	bl	8000b08 <__aeabi_dcmpeq>
 800d30c:	b910      	cbnz	r0, 800d314 <_dtoa_r+0x184>
 800d30e:	9b00      	ldr	r3, [sp, #0]
 800d310:	3b01      	subs	r3, #1
 800d312:	9300      	str	r3, [sp, #0]
 800d314:	9b00      	ldr	r3, [sp, #0]
 800d316:	2b16      	cmp	r3, #22
 800d318:	d85a      	bhi.n	800d3d0 <_dtoa_r+0x240>
 800d31a:	9a00      	ldr	r2, [sp, #0]
 800d31c:	4b57      	ldr	r3, [pc, #348]	; (800d47c <_dtoa_r+0x2ec>)
 800d31e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d326:	ec51 0b19 	vmov	r0, r1, d9
 800d32a:	f7f3 fbf7 	bl	8000b1c <__aeabi_dcmplt>
 800d32e:	2800      	cmp	r0, #0
 800d330:	d050      	beq.n	800d3d4 <_dtoa_r+0x244>
 800d332:	9b00      	ldr	r3, [sp, #0]
 800d334:	3b01      	subs	r3, #1
 800d336:	9300      	str	r3, [sp, #0]
 800d338:	2300      	movs	r3, #0
 800d33a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d33c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d33e:	1b5d      	subs	r5, r3, r5
 800d340:	1e6b      	subs	r3, r5, #1
 800d342:	9305      	str	r3, [sp, #20]
 800d344:	bf45      	ittet	mi
 800d346:	f1c5 0301 	rsbmi	r3, r5, #1
 800d34a:	9304      	strmi	r3, [sp, #16]
 800d34c:	2300      	movpl	r3, #0
 800d34e:	2300      	movmi	r3, #0
 800d350:	bf4c      	ite	mi
 800d352:	9305      	strmi	r3, [sp, #20]
 800d354:	9304      	strpl	r3, [sp, #16]
 800d356:	9b00      	ldr	r3, [sp, #0]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	db3d      	blt.n	800d3d8 <_dtoa_r+0x248>
 800d35c:	9b05      	ldr	r3, [sp, #20]
 800d35e:	9a00      	ldr	r2, [sp, #0]
 800d360:	920a      	str	r2, [sp, #40]	; 0x28
 800d362:	4413      	add	r3, r2
 800d364:	9305      	str	r3, [sp, #20]
 800d366:	2300      	movs	r3, #0
 800d368:	9307      	str	r3, [sp, #28]
 800d36a:	9b06      	ldr	r3, [sp, #24]
 800d36c:	2b09      	cmp	r3, #9
 800d36e:	f200 8089 	bhi.w	800d484 <_dtoa_r+0x2f4>
 800d372:	2b05      	cmp	r3, #5
 800d374:	bfc4      	itt	gt
 800d376:	3b04      	subgt	r3, #4
 800d378:	9306      	strgt	r3, [sp, #24]
 800d37a:	9b06      	ldr	r3, [sp, #24]
 800d37c:	f1a3 0302 	sub.w	r3, r3, #2
 800d380:	bfcc      	ite	gt
 800d382:	2500      	movgt	r5, #0
 800d384:	2501      	movle	r5, #1
 800d386:	2b03      	cmp	r3, #3
 800d388:	f200 8087 	bhi.w	800d49a <_dtoa_r+0x30a>
 800d38c:	e8df f003 	tbb	[pc, r3]
 800d390:	59383a2d 	.word	0x59383a2d
 800d394:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d398:	441d      	add	r5, r3
 800d39a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d39e:	2b20      	cmp	r3, #32
 800d3a0:	bfc1      	itttt	gt
 800d3a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d3a6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d3aa:	fa0b f303 	lslgt.w	r3, fp, r3
 800d3ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d3b2:	bfda      	itte	le
 800d3b4:	f1c3 0320 	rsble	r3, r3, #32
 800d3b8:	fa06 f003 	lslle.w	r0, r6, r3
 800d3bc:	4318      	orrgt	r0, r3
 800d3be:	f7f3 f8c1 	bl	8000544 <__aeabi_ui2d>
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	4606      	mov	r6, r0
 800d3c6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d3ca:	3d01      	subs	r5, #1
 800d3cc:	930e      	str	r3, [sp, #56]	; 0x38
 800d3ce:	e76a      	b.n	800d2a6 <_dtoa_r+0x116>
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	e7b2      	b.n	800d33a <_dtoa_r+0x1aa>
 800d3d4:	900b      	str	r0, [sp, #44]	; 0x2c
 800d3d6:	e7b1      	b.n	800d33c <_dtoa_r+0x1ac>
 800d3d8:	9b04      	ldr	r3, [sp, #16]
 800d3da:	9a00      	ldr	r2, [sp, #0]
 800d3dc:	1a9b      	subs	r3, r3, r2
 800d3de:	9304      	str	r3, [sp, #16]
 800d3e0:	4253      	negs	r3, r2
 800d3e2:	9307      	str	r3, [sp, #28]
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	930a      	str	r3, [sp, #40]	; 0x28
 800d3e8:	e7bf      	b.n	800d36a <_dtoa_r+0x1da>
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	9308      	str	r3, [sp, #32]
 800d3ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	dc55      	bgt.n	800d4a0 <_dtoa_r+0x310>
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d3fa:	461a      	mov	r2, r3
 800d3fc:	9209      	str	r2, [sp, #36]	; 0x24
 800d3fe:	e00c      	b.n	800d41a <_dtoa_r+0x28a>
 800d400:	2301      	movs	r3, #1
 800d402:	e7f3      	b.n	800d3ec <_dtoa_r+0x25c>
 800d404:	2300      	movs	r3, #0
 800d406:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d408:	9308      	str	r3, [sp, #32]
 800d40a:	9b00      	ldr	r3, [sp, #0]
 800d40c:	4413      	add	r3, r2
 800d40e:	9302      	str	r3, [sp, #8]
 800d410:	3301      	adds	r3, #1
 800d412:	2b01      	cmp	r3, #1
 800d414:	9303      	str	r3, [sp, #12]
 800d416:	bfb8      	it	lt
 800d418:	2301      	movlt	r3, #1
 800d41a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d41c:	2200      	movs	r2, #0
 800d41e:	6042      	str	r2, [r0, #4]
 800d420:	2204      	movs	r2, #4
 800d422:	f102 0614 	add.w	r6, r2, #20
 800d426:	429e      	cmp	r6, r3
 800d428:	6841      	ldr	r1, [r0, #4]
 800d42a:	d93d      	bls.n	800d4a8 <_dtoa_r+0x318>
 800d42c:	4620      	mov	r0, r4
 800d42e:	f000 fca9 	bl	800dd84 <_Balloc>
 800d432:	9001      	str	r0, [sp, #4]
 800d434:	2800      	cmp	r0, #0
 800d436:	d13b      	bne.n	800d4b0 <_dtoa_r+0x320>
 800d438:	4b11      	ldr	r3, [pc, #68]	; (800d480 <_dtoa_r+0x2f0>)
 800d43a:	4602      	mov	r2, r0
 800d43c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d440:	e6c0      	b.n	800d1c4 <_dtoa_r+0x34>
 800d442:	2301      	movs	r3, #1
 800d444:	e7df      	b.n	800d406 <_dtoa_r+0x276>
 800d446:	bf00      	nop
 800d448:	636f4361 	.word	0x636f4361
 800d44c:	3fd287a7 	.word	0x3fd287a7
 800d450:	8b60c8b3 	.word	0x8b60c8b3
 800d454:	3fc68a28 	.word	0x3fc68a28
 800d458:	509f79fb 	.word	0x509f79fb
 800d45c:	3fd34413 	.word	0x3fd34413
 800d460:	080107c1 	.word	0x080107c1
 800d464:	080107d8 	.word	0x080107d8
 800d468:	7ff00000 	.word	0x7ff00000
 800d46c:	080107bd 	.word	0x080107bd
 800d470:	080107b4 	.word	0x080107b4
 800d474:	08010791 	.word	0x08010791
 800d478:	3ff80000 	.word	0x3ff80000
 800d47c:	080108c8 	.word	0x080108c8
 800d480:	08010833 	.word	0x08010833
 800d484:	2501      	movs	r5, #1
 800d486:	2300      	movs	r3, #0
 800d488:	9306      	str	r3, [sp, #24]
 800d48a:	9508      	str	r5, [sp, #32]
 800d48c:	f04f 33ff 	mov.w	r3, #4294967295
 800d490:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d494:	2200      	movs	r2, #0
 800d496:	2312      	movs	r3, #18
 800d498:	e7b0      	b.n	800d3fc <_dtoa_r+0x26c>
 800d49a:	2301      	movs	r3, #1
 800d49c:	9308      	str	r3, [sp, #32]
 800d49e:	e7f5      	b.n	800d48c <_dtoa_r+0x2fc>
 800d4a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d4a6:	e7b8      	b.n	800d41a <_dtoa_r+0x28a>
 800d4a8:	3101      	adds	r1, #1
 800d4aa:	6041      	str	r1, [r0, #4]
 800d4ac:	0052      	lsls	r2, r2, #1
 800d4ae:	e7b8      	b.n	800d422 <_dtoa_r+0x292>
 800d4b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4b2:	9a01      	ldr	r2, [sp, #4]
 800d4b4:	601a      	str	r2, [r3, #0]
 800d4b6:	9b03      	ldr	r3, [sp, #12]
 800d4b8:	2b0e      	cmp	r3, #14
 800d4ba:	f200 809d 	bhi.w	800d5f8 <_dtoa_r+0x468>
 800d4be:	2d00      	cmp	r5, #0
 800d4c0:	f000 809a 	beq.w	800d5f8 <_dtoa_r+0x468>
 800d4c4:	9b00      	ldr	r3, [sp, #0]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	dd32      	ble.n	800d530 <_dtoa_r+0x3a0>
 800d4ca:	4ab7      	ldr	r2, [pc, #732]	; (800d7a8 <_dtoa_r+0x618>)
 800d4cc:	f003 030f 	and.w	r3, r3, #15
 800d4d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d4d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d4d8:	9b00      	ldr	r3, [sp, #0]
 800d4da:	05d8      	lsls	r0, r3, #23
 800d4dc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d4e0:	d516      	bpl.n	800d510 <_dtoa_r+0x380>
 800d4e2:	4bb2      	ldr	r3, [pc, #712]	; (800d7ac <_dtoa_r+0x61c>)
 800d4e4:	ec51 0b19 	vmov	r0, r1, d9
 800d4e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d4ec:	f7f3 f9ce 	bl	800088c <__aeabi_ddiv>
 800d4f0:	f007 070f 	and.w	r7, r7, #15
 800d4f4:	4682      	mov	sl, r0
 800d4f6:	468b      	mov	fp, r1
 800d4f8:	2503      	movs	r5, #3
 800d4fa:	4eac      	ldr	r6, [pc, #688]	; (800d7ac <_dtoa_r+0x61c>)
 800d4fc:	b957      	cbnz	r7, 800d514 <_dtoa_r+0x384>
 800d4fe:	4642      	mov	r2, r8
 800d500:	464b      	mov	r3, r9
 800d502:	4650      	mov	r0, sl
 800d504:	4659      	mov	r1, fp
 800d506:	f7f3 f9c1 	bl	800088c <__aeabi_ddiv>
 800d50a:	4682      	mov	sl, r0
 800d50c:	468b      	mov	fp, r1
 800d50e:	e028      	b.n	800d562 <_dtoa_r+0x3d2>
 800d510:	2502      	movs	r5, #2
 800d512:	e7f2      	b.n	800d4fa <_dtoa_r+0x36a>
 800d514:	07f9      	lsls	r1, r7, #31
 800d516:	d508      	bpl.n	800d52a <_dtoa_r+0x39a>
 800d518:	4640      	mov	r0, r8
 800d51a:	4649      	mov	r1, r9
 800d51c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d520:	f7f3 f88a 	bl	8000638 <__aeabi_dmul>
 800d524:	3501      	adds	r5, #1
 800d526:	4680      	mov	r8, r0
 800d528:	4689      	mov	r9, r1
 800d52a:	107f      	asrs	r7, r7, #1
 800d52c:	3608      	adds	r6, #8
 800d52e:	e7e5      	b.n	800d4fc <_dtoa_r+0x36c>
 800d530:	f000 809b 	beq.w	800d66a <_dtoa_r+0x4da>
 800d534:	9b00      	ldr	r3, [sp, #0]
 800d536:	4f9d      	ldr	r7, [pc, #628]	; (800d7ac <_dtoa_r+0x61c>)
 800d538:	425e      	negs	r6, r3
 800d53a:	4b9b      	ldr	r3, [pc, #620]	; (800d7a8 <_dtoa_r+0x618>)
 800d53c:	f006 020f 	and.w	r2, r6, #15
 800d540:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d548:	ec51 0b19 	vmov	r0, r1, d9
 800d54c:	f7f3 f874 	bl	8000638 <__aeabi_dmul>
 800d550:	1136      	asrs	r6, r6, #4
 800d552:	4682      	mov	sl, r0
 800d554:	468b      	mov	fp, r1
 800d556:	2300      	movs	r3, #0
 800d558:	2502      	movs	r5, #2
 800d55a:	2e00      	cmp	r6, #0
 800d55c:	d17a      	bne.n	800d654 <_dtoa_r+0x4c4>
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d1d3      	bne.n	800d50a <_dtoa_r+0x37a>
 800d562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d564:	2b00      	cmp	r3, #0
 800d566:	f000 8082 	beq.w	800d66e <_dtoa_r+0x4de>
 800d56a:	4b91      	ldr	r3, [pc, #580]	; (800d7b0 <_dtoa_r+0x620>)
 800d56c:	2200      	movs	r2, #0
 800d56e:	4650      	mov	r0, sl
 800d570:	4659      	mov	r1, fp
 800d572:	f7f3 fad3 	bl	8000b1c <__aeabi_dcmplt>
 800d576:	2800      	cmp	r0, #0
 800d578:	d079      	beq.n	800d66e <_dtoa_r+0x4de>
 800d57a:	9b03      	ldr	r3, [sp, #12]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d076      	beq.n	800d66e <_dtoa_r+0x4de>
 800d580:	9b02      	ldr	r3, [sp, #8]
 800d582:	2b00      	cmp	r3, #0
 800d584:	dd36      	ble.n	800d5f4 <_dtoa_r+0x464>
 800d586:	9b00      	ldr	r3, [sp, #0]
 800d588:	4650      	mov	r0, sl
 800d58a:	4659      	mov	r1, fp
 800d58c:	1e5f      	subs	r7, r3, #1
 800d58e:	2200      	movs	r2, #0
 800d590:	4b88      	ldr	r3, [pc, #544]	; (800d7b4 <_dtoa_r+0x624>)
 800d592:	f7f3 f851 	bl	8000638 <__aeabi_dmul>
 800d596:	9e02      	ldr	r6, [sp, #8]
 800d598:	4682      	mov	sl, r0
 800d59a:	468b      	mov	fp, r1
 800d59c:	3501      	adds	r5, #1
 800d59e:	4628      	mov	r0, r5
 800d5a0:	f7f2 ffe0 	bl	8000564 <__aeabi_i2d>
 800d5a4:	4652      	mov	r2, sl
 800d5a6:	465b      	mov	r3, fp
 800d5a8:	f7f3 f846 	bl	8000638 <__aeabi_dmul>
 800d5ac:	4b82      	ldr	r3, [pc, #520]	; (800d7b8 <_dtoa_r+0x628>)
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	f7f2 fe8c 	bl	80002cc <__adddf3>
 800d5b4:	46d0      	mov	r8, sl
 800d5b6:	46d9      	mov	r9, fp
 800d5b8:	4682      	mov	sl, r0
 800d5ba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d5be:	2e00      	cmp	r6, #0
 800d5c0:	d158      	bne.n	800d674 <_dtoa_r+0x4e4>
 800d5c2:	4b7e      	ldr	r3, [pc, #504]	; (800d7bc <_dtoa_r+0x62c>)
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	4640      	mov	r0, r8
 800d5c8:	4649      	mov	r1, r9
 800d5ca:	f7f2 fe7d 	bl	80002c8 <__aeabi_dsub>
 800d5ce:	4652      	mov	r2, sl
 800d5d0:	465b      	mov	r3, fp
 800d5d2:	4680      	mov	r8, r0
 800d5d4:	4689      	mov	r9, r1
 800d5d6:	f7f3 fabf 	bl	8000b58 <__aeabi_dcmpgt>
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	f040 8295 	bne.w	800db0a <_dtoa_r+0x97a>
 800d5e0:	4652      	mov	r2, sl
 800d5e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d5e6:	4640      	mov	r0, r8
 800d5e8:	4649      	mov	r1, r9
 800d5ea:	f7f3 fa97 	bl	8000b1c <__aeabi_dcmplt>
 800d5ee:	2800      	cmp	r0, #0
 800d5f0:	f040 8289 	bne.w	800db06 <_dtoa_r+0x976>
 800d5f4:	ec5b ab19 	vmov	sl, fp, d9
 800d5f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	f2c0 8148 	blt.w	800d890 <_dtoa_r+0x700>
 800d600:	9a00      	ldr	r2, [sp, #0]
 800d602:	2a0e      	cmp	r2, #14
 800d604:	f300 8144 	bgt.w	800d890 <_dtoa_r+0x700>
 800d608:	4b67      	ldr	r3, [pc, #412]	; (800d7a8 <_dtoa_r+0x618>)
 800d60a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d60e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d614:	2b00      	cmp	r3, #0
 800d616:	f280 80d5 	bge.w	800d7c4 <_dtoa_r+0x634>
 800d61a:	9b03      	ldr	r3, [sp, #12]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	f300 80d1 	bgt.w	800d7c4 <_dtoa_r+0x634>
 800d622:	f040 826f 	bne.w	800db04 <_dtoa_r+0x974>
 800d626:	4b65      	ldr	r3, [pc, #404]	; (800d7bc <_dtoa_r+0x62c>)
 800d628:	2200      	movs	r2, #0
 800d62a:	4640      	mov	r0, r8
 800d62c:	4649      	mov	r1, r9
 800d62e:	f7f3 f803 	bl	8000638 <__aeabi_dmul>
 800d632:	4652      	mov	r2, sl
 800d634:	465b      	mov	r3, fp
 800d636:	f7f3 fa85 	bl	8000b44 <__aeabi_dcmpge>
 800d63a:	9e03      	ldr	r6, [sp, #12]
 800d63c:	4637      	mov	r7, r6
 800d63e:	2800      	cmp	r0, #0
 800d640:	f040 8245 	bne.w	800dace <_dtoa_r+0x93e>
 800d644:	9d01      	ldr	r5, [sp, #4]
 800d646:	2331      	movs	r3, #49	; 0x31
 800d648:	f805 3b01 	strb.w	r3, [r5], #1
 800d64c:	9b00      	ldr	r3, [sp, #0]
 800d64e:	3301      	adds	r3, #1
 800d650:	9300      	str	r3, [sp, #0]
 800d652:	e240      	b.n	800dad6 <_dtoa_r+0x946>
 800d654:	07f2      	lsls	r2, r6, #31
 800d656:	d505      	bpl.n	800d664 <_dtoa_r+0x4d4>
 800d658:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d65c:	f7f2 ffec 	bl	8000638 <__aeabi_dmul>
 800d660:	3501      	adds	r5, #1
 800d662:	2301      	movs	r3, #1
 800d664:	1076      	asrs	r6, r6, #1
 800d666:	3708      	adds	r7, #8
 800d668:	e777      	b.n	800d55a <_dtoa_r+0x3ca>
 800d66a:	2502      	movs	r5, #2
 800d66c:	e779      	b.n	800d562 <_dtoa_r+0x3d2>
 800d66e:	9f00      	ldr	r7, [sp, #0]
 800d670:	9e03      	ldr	r6, [sp, #12]
 800d672:	e794      	b.n	800d59e <_dtoa_r+0x40e>
 800d674:	9901      	ldr	r1, [sp, #4]
 800d676:	4b4c      	ldr	r3, [pc, #304]	; (800d7a8 <_dtoa_r+0x618>)
 800d678:	4431      	add	r1, r6
 800d67a:	910d      	str	r1, [sp, #52]	; 0x34
 800d67c:	9908      	ldr	r1, [sp, #32]
 800d67e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d682:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d686:	2900      	cmp	r1, #0
 800d688:	d043      	beq.n	800d712 <_dtoa_r+0x582>
 800d68a:	494d      	ldr	r1, [pc, #308]	; (800d7c0 <_dtoa_r+0x630>)
 800d68c:	2000      	movs	r0, #0
 800d68e:	f7f3 f8fd 	bl	800088c <__aeabi_ddiv>
 800d692:	4652      	mov	r2, sl
 800d694:	465b      	mov	r3, fp
 800d696:	f7f2 fe17 	bl	80002c8 <__aeabi_dsub>
 800d69a:	9d01      	ldr	r5, [sp, #4]
 800d69c:	4682      	mov	sl, r0
 800d69e:	468b      	mov	fp, r1
 800d6a0:	4649      	mov	r1, r9
 800d6a2:	4640      	mov	r0, r8
 800d6a4:	f7f3 fa78 	bl	8000b98 <__aeabi_d2iz>
 800d6a8:	4606      	mov	r6, r0
 800d6aa:	f7f2 ff5b 	bl	8000564 <__aeabi_i2d>
 800d6ae:	4602      	mov	r2, r0
 800d6b0:	460b      	mov	r3, r1
 800d6b2:	4640      	mov	r0, r8
 800d6b4:	4649      	mov	r1, r9
 800d6b6:	f7f2 fe07 	bl	80002c8 <__aeabi_dsub>
 800d6ba:	3630      	adds	r6, #48	; 0x30
 800d6bc:	f805 6b01 	strb.w	r6, [r5], #1
 800d6c0:	4652      	mov	r2, sl
 800d6c2:	465b      	mov	r3, fp
 800d6c4:	4680      	mov	r8, r0
 800d6c6:	4689      	mov	r9, r1
 800d6c8:	f7f3 fa28 	bl	8000b1c <__aeabi_dcmplt>
 800d6cc:	2800      	cmp	r0, #0
 800d6ce:	d163      	bne.n	800d798 <_dtoa_r+0x608>
 800d6d0:	4642      	mov	r2, r8
 800d6d2:	464b      	mov	r3, r9
 800d6d4:	4936      	ldr	r1, [pc, #216]	; (800d7b0 <_dtoa_r+0x620>)
 800d6d6:	2000      	movs	r0, #0
 800d6d8:	f7f2 fdf6 	bl	80002c8 <__aeabi_dsub>
 800d6dc:	4652      	mov	r2, sl
 800d6de:	465b      	mov	r3, fp
 800d6e0:	f7f3 fa1c 	bl	8000b1c <__aeabi_dcmplt>
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	f040 80b5 	bne.w	800d854 <_dtoa_r+0x6c4>
 800d6ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6ec:	429d      	cmp	r5, r3
 800d6ee:	d081      	beq.n	800d5f4 <_dtoa_r+0x464>
 800d6f0:	4b30      	ldr	r3, [pc, #192]	; (800d7b4 <_dtoa_r+0x624>)
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	4650      	mov	r0, sl
 800d6f6:	4659      	mov	r1, fp
 800d6f8:	f7f2 ff9e 	bl	8000638 <__aeabi_dmul>
 800d6fc:	4b2d      	ldr	r3, [pc, #180]	; (800d7b4 <_dtoa_r+0x624>)
 800d6fe:	4682      	mov	sl, r0
 800d700:	468b      	mov	fp, r1
 800d702:	4640      	mov	r0, r8
 800d704:	4649      	mov	r1, r9
 800d706:	2200      	movs	r2, #0
 800d708:	f7f2 ff96 	bl	8000638 <__aeabi_dmul>
 800d70c:	4680      	mov	r8, r0
 800d70e:	4689      	mov	r9, r1
 800d710:	e7c6      	b.n	800d6a0 <_dtoa_r+0x510>
 800d712:	4650      	mov	r0, sl
 800d714:	4659      	mov	r1, fp
 800d716:	f7f2 ff8f 	bl	8000638 <__aeabi_dmul>
 800d71a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d71c:	9d01      	ldr	r5, [sp, #4]
 800d71e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d720:	4682      	mov	sl, r0
 800d722:	468b      	mov	fp, r1
 800d724:	4649      	mov	r1, r9
 800d726:	4640      	mov	r0, r8
 800d728:	f7f3 fa36 	bl	8000b98 <__aeabi_d2iz>
 800d72c:	4606      	mov	r6, r0
 800d72e:	f7f2 ff19 	bl	8000564 <__aeabi_i2d>
 800d732:	3630      	adds	r6, #48	; 0x30
 800d734:	4602      	mov	r2, r0
 800d736:	460b      	mov	r3, r1
 800d738:	4640      	mov	r0, r8
 800d73a:	4649      	mov	r1, r9
 800d73c:	f7f2 fdc4 	bl	80002c8 <__aeabi_dsub>
 800d740:	f805 6b01 	strb.w	r6, [r5], #1
 800d744:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d746:	429d      	cmp	r5, r3
 800d748:	4680      	mov	r8, r0
 800d74a:	4689      	mov	r9, r1
 800d74c:	f04f 0200 	mov.w	r2, #0
 800d750:	d124      	bne.n	800d79c <_dtoa_r+0x60c>
 800d752:	4b1b      	ldr	r3, [pc, #108]	; (800d7c0 <_dtoa_r+0x630>)
 800d754:	4650      	mov	r0, sl
 800d756:	4659      	mov	r1, fp
 800d758:	f7f2 fdb8 	bl	80002cc <__adddf3>
 800d75c:	4602      	mov	r2, r0
 800d75e:	460b      	mov	r3, r1
 800d760:	4640      	mov	r0, r8
 800d762:	4649      	mov	r1, r9
 800d764:	f7f3 f9f8 	bl	8000b58 <__aeabi_dcmpgt>
 800d768:	2800      	cmp	r0, #0
 800d76a:	d173      	bne.n	800d854 <_dtoa_r+0x6c4>
 800d76c:	4652      	mov	r2, sl
 800d76e:	465b      	mov	r3, fp
 800d770:	4913      	ldr	r1, [pc, #76]	; (800d7c0 <_dtoa_r+0x630>)
 800d772:	2000      	movs	r0, #0
 800d774:	f7f2 fda8 	bl	80002c8 <__aeabi_dsub>
 800d778:	4602      	mov	r2, r0
 800d77a:	460b      	mov	r3, r1
 800d77c:	4640      	mov	r0, r8
 800d77e:	4649      	mov	r1, r9
 800d780:	f7f3 f9cc 	bl	8000b1c <__aeabi_dcmplt>
 800d784:	2800      	cmp	r0, #0
 800d786:	f43f af35 	beq.w	800d5f4 <_dtoa_r+0x464>
 800d78a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d78c:	1e6b      	subs	r3, r5, #1
 800d78e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d790:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d794:	2b30      	cmp	r3, #48	; 0x30
 800d796:	d0f8      	beq.n	800d78a <_dtoa_r+0x5fa>
 800d798:	9700      	str	r7, [sp, #0]
 800d79a:	e049      	b.n	800d830 <_dtoa_r+0x6a0>
 800d79c:	4b05      	ldr	r3, [pc, #20]	; (800d7b4 <_dtoa_r+0x624>)
 800d79e:	f7f2 ff4b 	bl	8000638 <__aeabi_dmul>
 800d7a2:	4680      	mov	r8, r0
 800d7a4:	4689      	mov	r9, r1
 800d7a6:	e7bd      	b.n	800d724 <_dtoa_r+0x594>
 800d7a8:	080108c8 	.word	0x080108c8
 800d7ac:	080108a0 	.word	0x080108a0
 800d7b0:	3ff00000 	.word	0x3ff00000
 800d7b4:	40240000 	.word	0x40240000
 800d7b8:	401c0000 	.word	0x401c0000
 800d7bc:	40140000 	.word	0x40140000
 800d7c0:	3fe00000 	.word	0x3fe00000
 800d7c4:	9d01      	ldr	r5, [sp, #4]
 800d7c6:	4656      	mov	r6, sl
 800d7c8:	465f      	mov	r7, fp
 800d7ca:	4642      	mov	r2, r8
 800d7cc:	464b      	mov	r3, r9
 800d7ce:	4630      	mov	r0, r6
 800d7d0:	4639      	mov	r1, r7
 800d7d2:	f7f3 f85b 	bl	800088c <__aeabi_ddiv>
 800d7d6:	f7f3 f9df 	bl	8000b98 <__aeabi_d2iz>
 800d7da:	4682      	mov	sl, r0
 800d7dc:	f7f2 fec2 	bl	8000564 <__aeabi_i2d>
 800d7e0:	4642      	mov	r2, r8
 800d7e2:	464b      	mov	r3, r9
 800d7e4:	f7f2 ff28 	bl	8000638 <__aeabi_dmul>
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	460b      	mov	r3, r1
 800d7ec:	4630      	mov	r0, r6
 800d7ee:	4639      	mov	r1, r7
 800d7f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d7f4:	f7f2 fd68 	bl	80002c8 <__aeabi_dsub>
 800d7f8:	f805 6b01 	strb.w	r6, [r5], #1
 800d7fc:	9e01      	ldr	r6, [sp, #4]
 800d7fe:	9f03      	ldr	r7, [sp, #12]
 800d800:	1bae      	subs	r6, r5, r6
 800d802:	42b7      	cmp	r7, r6
 800d804:	4602      	mov	r2, r0
 800d806:	460b      	mov	r3, r1
 800d808:	d135      	bne.n	800d876 <_dtoa_r+0x6e6>
 800d80a:	f7f2 fd5f 	bl	80002cc <__adddf3>
 800d80e:	4642      	mov	r2, r8
 800d810:	464b      	mov	r3, r9
 800d812:	4606      	mov	r6, r0
 800d814:	460f      	mov	r7, r1
 800d816:	f7f3 f99f 	bl	8000b58 <__aeabi_dcmpgt>
 800d81a:	b9d0      	cbnz	r0, 800d852 <_dtoa_r+0x6c2>
 800d81c:	4642      	mov	r2, r8
 800d81e:	464b      	mov	r3, r9
 800d820:	4630      	mov	r0, r6
 800d822:	4639      	mov	r1, r7
 800d824:	f7f3 f970 	bl	8000b08 <__aeabi_dcmpeq>
 800d828:	b110      	cbz	r0, 800d830 <_dtoa_r+0x6a0>
 800d82a:	f01a 0f01 	tst.w	sl, #1
 800d82e:	d110      	bne.n	800d852 <_dtoa_r+0x6c2>
 800d830:	4620      	mov	r0, r4
 800d832:	ee18 1a10 	vmov	r1, s16
 800d836:	f000 fae5 	bl	800de04 <_Bfree>
 800d83a:	2300      	movs	r3, #0
 800d83c:	9800      	ldr	r0, [sp, #0]
 800d83e:	702b      	strb	r3, [r5, #0]
 800d840:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d842:	3001      	adds	r0, #1
 800d844:	6018      	str	r0, [r3, #0]
 800d846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d848:	2b00      	cmp	r3, #0
 800d84a:	f43f acf1 	beq.w	800d230 <_dtoa_r+0xa0>
 800d84e:	601d      	str	r5, [r3, #0]
 800d850:	e4ee      	b.n	800d230 <_dtoa_r+0xa0>
 800d852:	9f00      	ldr	r7, [sp, #0]
 800d854:	462b      	mov	r3, r5
 800d856:	461d      	mov	r5, r3
 800d858:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d85c:	2a39      	cmp	r2, #57	; 0x39
 800d85e:	d106      	bne.n	800d86e <_dtoa_r+0x6de>
 800d860:	9a01      	ldr	r2, [sp, #4]
 800d862:	429a      	cmp	r2, r3
 800d864:	d1f7      	bne.n	800d856 <_dtoa_r+0x6c6>
 800d866:	9901      	ldr	r1, [sp, #4]
 800d868:	2230      	movs	r2, #48	; 0x30
 800d86a:	3701      	adds	r7, #1
 800d86c:	700a      	strb	r2, [r1, #0]
 800d86e:	781a      	ldrb	r2, [r3, #0]
 800d870:	3201      	adds	r2, #1
 800d872:	701a      	strb	r2, [r3, #0]
 800d874:	e790      	b.n	800d798 <_dtoa_r+0x608>
 800d876:	4ba6      	ldr	r3, [pc, #664]	; (800db10 <_dtoa_r+0x980>)
 800d878:	2200      	movs	r2, #0
 800d87a:	f7f2 fedd 	bl	8000638 <__aeabi_dmul>
 800d87e:	2200      	movs	r2, #0
 800d880:	2300      	movs	r3, #0
 800d882:	4606      	mov	r6, r0
 800d884:	460f      	mov	r7, r1
 800d886:	f7f3 f93f 	bl	8000b08 <__aeabi_dcmpeq>
 800d88a:	2800      	cmp	r0, #0
 800d88c:	d09d      	beq.n	800d7ca <_dtoa_r+0x63a>
 800d88e:	e7cf      	b.n	800d830 <_dtoa_r+0x6a0>
 800d890:	9a08      	ldr	r2, [sp, #32]
 800d892:	2a00      	cmp	r2, #0
 800d894:	f000 80d7 	beq.w	800da46 <_dtoa_r+0x8b6>
 800d898:	9a06      	ldr	r2, [sp, #24]
 800d89a:	2a01      	cmp	r2, #1
 800d89c:	f300 80ba 	bgt.w	800da14 <_dtoa_r+0x884>
 800d8a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d8a2:	2a00      	cmp	r2, #0
 800d8a4:	f000 80b2 	beq.w	800da0c <_dtoa_r+0x87c>
 800d8a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d8ac:	9e07      	ldr	r6, [sp, #28]
 800d8ae:	9d04      	ldr	r5, [sp, #16]
 800d8b0:	9a04      	ldr	r2, [sp, #16]
 800d8b2:	441a      	add	r2, r3
 800d8b4:	9204      	str	r2, [sp, #16]
 800d8b6:	9a05      	ldr	r2, [sp, #20]
 800d8b8:	2101      	movs	r1, #1
 800d8ba:	441a      	add	r2, r3
 800d8bc:	4620      	mov	r0, r4
 800d8be:	9205      	str	r2, [sp, #20]
 800d8c0:	f000 fb58 	bl	800df74 <__i2b>
 800d8c4:	4607      	mov	r7, r0
 800d8c6:	2d00      	cmp	r5, #0
 800d8c8:	dd0c      	ble.n	800d8e4 <_dtoa_r+0x754>
 800d8ca:	9b05      	ldr	r3, [sp, #20]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	dd09      	ble.n	800d8e4 <_dtoa_r+0x754>
 800d8d0:	42ab      	cmp	r3, r5
 800d8d2:	9a04      	ldr	r2, [sp, #16]
 800d8d4:	bfa8      	it	ge
 800d8d6:	462b      	movge	r3, r5
 800d8d8:	1ad2      	subs	r2, r2, r3
 800d8da:	9204      	str	r2, [sp, #16]
 800d8dc:	9a05      	ldr	r2, [sp, #20]
 800d8de:	1aed      	subs	r5, r5, r3
 800d8e0:	1ad3      	subs	r3, r2, r3
 800d8e2:	9305      	str	r3, [sp, #20]
 800d8e4:	9b07      	ldr	r3, [sp, #28]
 800d8e6:	b31b      	cbz	r3, 800d930 <_dtoa_r+0x7a0>
 800d8e8:	9b08      	ldr	r3, [sp, #32]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	f000 80af 	beq.w	800da4e <_dtoa_r+0x8be>
 800d8f0:	2e00      	cmp	r6, #0
 800d8f2:	dd13      	ble.n	800d91c <_dtoa_r+0x78c>
 800d8f4:	4639      	mov	r1, r7
 800d8f6:	4632      	mov	r2, r6
 800d8f8:	4620      	mov	r0, r4
 800d8fa:	f000 fbfb 	bl	800e0f4 <__pow5mult>
 800d8fe:	ee18 2a10 	vmov	r2, s16
 800d902:	4601      	mov	r1, r0
 800d904:	4607      	mov	r7, r0
 800d906:	4620      	mov	r0, r4
 800d908:	f000 fb4a 	bl	800dfa0 <__multiply>
 800d90c:	ee18 1a10 	vmov	r1, s16
 800d910:	4680      	mov	r8, r0
 800d912:	4620      	mov	r0, r4
 800d914:	f000 fa76 	bl	800de04 <_Bfree>
 800d918:	ee08 8a10 	vmov	s16, r8
 800d91c:	9b07      	ldr	r3, [sp, #28]
 800d91e:	1b9a      	subs	r2, r3, r6
 800d920:	d006      	beq.n	800d930 <_dtoa_r+0x7a0>
 800d922:	ee18 1a10 	vmov	r1, s16
 800d926:	4620      	mov	r0, r4
 800d928:	f000 fbe4 	bl	800e0f4 <__pow5mult>
 800d92c:	ee08 0a10 	vmov	s16, r0
 800d930:	2101      	movs	r1, #1
 800d932:	4620      	mov	r0, r4
 800d934:	f000 fb1e 	bl	800df74 <__i2b>
 800d938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	4606      	mov	r6, r0
 800d93e:	f340 8088 	ble.w	800da52 <_dtoa_r+0x8c2>
 800d942:	461a      	mov	r2, r3
 800d944:	4601      	mov	r1, r0
 800d946:	4620      	mov	r0, r4
 800d948:	f000 fbd4 	bl	800e0f4 <__pow5mult>
 800d94c:	9b06      	ldr	r3, [sp, #24]
 800d94e:	2b01      	cmp	r3, #1
 800d950:	4606      	mov	r6, r0
 800d952:	f340 8081 	ble.w	800da58 <_dtoa_r+0x8c8>
 800d956:	f04f 0800 	mov.w	r8, #0
 800d95a:	6933      	ldr	r3, [r6, #16]
 800d95c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d960:	6918      	ldr	r0, [r3, #16]
 800d962:	f000 fab7 	bl	800ded4 <__hi0bits>
 800d966:	f1c0 0020 	rsb	r0, r0, #32
 800d96a:	9b05      	ldr	r3, [sp, #20]
 800d96c:	4418      	add	r0, r3
 800d96e:	f010 001f 	ands.w	r0, r0, #31
 800d972:	f000 8092 	beq.w	800da9a <_dtoa_r+0x90a>
 800d976:	f1c0 0320 	rsb	r3, r0, #32
 800d97a:	2b04      	cmp	r3, #4
 800d97c:	f340 808a 	ble.w	800da94 <_dtoa_r+0x904>
 800d980:	f1c0 001c 	rsb	r0, r0, #28
 800d984:	9b04      	ldr	r3, [sp, #16]
 800d986:	4403      	add	r3, r0
 800d988:	9304      	str	r3, [sp, #16]
 800d98a:	9b05      	ldr	r3, [sp, #20]
 800d98c:	4403      	add	r3, r0
 800d98e:	4405      	add	r5, r0
 800d990:	9305      	str	r3, [sp, #20]
 800d992:	9b04      	ldr	r3, [sp, #16]
 800d994:	2b00      	cmp	r3, #0
 800d996:	dd07      	ble.n	800d9a8 <_dtoa_r+0x818>
 800d998:	ee18 1a10 	vmov	r1, s16
 800d99c:	461a      	mov	r2, r3
 800d99e:	4620      	mov	r0, r4
 800d9a0:	f000 fc02 	bl	800e1a8 <__lshift>
 800d9a4:	ee08 0a10 	vmov	s16, r0
 800d9a8:	9b05      	ldr	r3, [sp, #20]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	dd05      	ble.n	800d9ba <_dtoa_r+0x82a>
 800d9ae:	4631      	mov	r1, r6
 800d9b0:	461a      	mov	r2, r3
 800d9b2:	4620      	mov	r0, r4
 800d9b4:	f000 fbf8 	bl	800e1a8 <__lshift>
 800d9b8:	4606      	mov	r6, r0
 800d9ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d06e      	beq.n	800da9e <_dtoa_r+0x90e>
 800d9c0:	ee18 0a10 	vmov	r0, s16
 800d9c4:	4631      	mov	r1, r6
 800d9c6:	f000 fc5f 	bl	800e288 <__mcmp>
 800d9ca:	2800      	cmp	r0, #0
 800d9cc:	da67      	bge.n	800da9e <_dtoa_r+0x90e>
 800d9ce:	9b00      	ldr	r3, [sp, #0]
 800d9d0:	3b01      	subs	r3, #1
 800d9d2:	ee18 1a10 	vmov	r1, s16
 800d9d6:	9300      	str	r3, [sp, #0]
 800d9d8:	220a      	movs	r2, #10
 800d9da:	2300      	movs	r3, #0
 800d9dc:	4620      	mov	r0, r4
 800d9de:	f000 fa33 	bl	800de48 <__multadd>
 800d9e2:	9b08      	ldr	r3, [sp, #32]
 800d9e4:	ee08 0a10 	vmov	s16, r0
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	f000 81b1 	beq.w	800dd50 <_dtoa_r+0xbc0>
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	4639      	mov	r1, r7
 800d9f2:	220a      	movs	r2, #10
 800d9f4:	4620      	mov	r0, r4
 800d9f6:	f000 fa27 	bl	800de48 <__multadd>
 800d9fa:	9b02      	ldr	r3, [sp, #8]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	4607      	mov	r7, r0
 800da00:	f300 808e 	bgt.w	800db20 <_dtoa_r+0x990>
 800da04:	9b06      	ldr	r3, [sp, #24]
 800da06:	2b02      	cmp	r3, #2
 800da08:	dc51      	bgt.n	800daae <_dtoa_r+0x91e>
 800da0a:	e089      	b.n	800db20 <_dtoa_r+0x990>
 800da0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800da12:	e74b      	b.n	800d8ac <_dtoa_r+0x71c>
 800da14:	9b03      	ldr	r3, [sp, #12]
 800da16:	1e5e      	subs	r6, r3, #1
 800da18:	9b07      	ldr	r3, [sp, #28]
 800da1a:	42b3      	cmp	r3, r6
 800da1c:	bfbf      	itttt	lt
 800da1e:	9b07      	ldrlt	r3, [sp, #28]
 800da20:	9607      	strlt	r6, [sp, #28]
 800da22:	1af2      	sublt	r2, r6, r3
 800da24:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800da26:	bfb6      	itet	lt
 800da28:	189b      	addlt	r3, r3, r2
 800da2a:	1b9e      	subge	r6, r3, r6
 800da2c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800da2e:	9b03      	ldr	r3, [sp, #12]
 800da30:	bfb8      	it	lt
 800da32:	2600      	movlt	r6, #0
 800da34:	2b00      	cmp	r3, #0
 800da36:	bfb7      	itett	lt
 800da38:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800da3c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800da40:	1a9d      	sublt	r5, r3, r2
 800da42:	2300      	movlt	r3, #0
 800da44:	e734      	b.n	800d8b0 <_dtoa_r+0x720>
 800da46:	9e07      	ldr	r6, [sp, #28]
 800da48:	9d04      	ldr	r5, [sp, #16]
 800da4a:	9f08      	ldr	r7, [sp, #32]
 800da4c:	e73b      	b.n	800d8c6 <_dtoa_r+0x736>
 800da4e:	9a07      	ldr	r2, [sp, #28]
 800da50:	e767      	b.n	800d922 <_dtoa_r+0x792>
 800da52:	9b06      	ldr	r3, [sp, #24]
 800da54:	2b01      	cmp	r3, #1
 800da56:	dc18      	bgt.n	800da8a <_dtoa_r+0x8fa>
 800da58:	f1ba 0f00 	cmp.w	sl, #0
 800da5c:	d115      	bne.n	800da8a <_dtoa_r+0x8fa>
 800da5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800da62:	b993      	cbnz	r3, 800da8a <_dtoa_r+0x8fa>
 800da64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800da68:	0d1b      	lsrs	r3, r3, #20
 800da6a:	051b      	lsls	r3, r3, #20
 800da6c:	b183      	cbz	r3, 800da90 <_dtoa_r+0x900>
 800da6e:	9b04      	ldr	r3, [sp, #16]
 800da70:	3301      	adds	r3, #1
 800da72:	9304      	str	r3, [sp, #16]
 800da74:	9b05      	ldr	r3, [sp, #20]
 800da76:	3301      	adds	r3, #1
 800da78:	9305      	str	r3, [sp, #20]
 800da7a:	f04f 0801 	mov.w	r8, #1
 800da7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da80:	2b00      	cmp	r3, #0
 800da82:	f47f af6a 	bne.w	800d95a <_dtoa_r+0x7ca>
 800da86:	2001      	movs	r0, #1
 800da88:	e76f      	b.n	800d96a <_dtoa_r+0x7da>
 800da8a:	f04f 0800 	mov.w	r8, #0
 800da8e:	e7f6      	b.n	800da7e <_dtoa_r+0x8ee>
 800da90:	4698      	mov	r8, r3
 800da92:	e7f4      	b.n	800da7e <_dtoa_r+0x8ee>
 800da94:	f43f af7d 	beq.w	800d992 <_dtoa_r+0x802>
 800da98:	4618      	mov	r0, r3
 800da9a:	301c      	adds	r0, #28
 800da9c:	e772      	b.n	800d984 <_dtoa_r+0x7f4>
 800da9e:	9b03      	ldr	r3, [sp, #12]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	dc37      	bgt.n	800db14 <_dtoa_r+0x984>
 800daa4:	9b06      	ldr	r3, [sp, #24]
 800daa6:	2b02      	cmp	r3, #2
 800daa8:	dd34      	ble.n	800db14 <_dtoa_r+0x984>
 800daaa:	9b03      	ldr	r3, [sp, #12]
 800daac:	9302      	str	r3, [sp, #8]
 800daae:	9b02      	ldr	r3, [sp, #8]
 800dab0:	b96b      	cbnz	r3, 800dace <_dtoa_r+0x93e>
 800dab2:	4631      	mov	r1, r6
 800dab4:	2205      	movs	r2, #5
 800dab6:	4620      	mov	r0, r4
 800dab8:	f000 f9c6 	bl	800de48 <__multadd>
 800dabc:	4601      	mov	r1, r0
 800dabe:	4606      	mov	r6, r0
 800dac0:	ee18 0a10 	vmov	r0, s16
 800dac4:	f000 fbe0 	bl	800e288 <__mcmp>
 800dac8:	2800      	cmp	r0, #0
 800daca:	f73f adbb 	bgt.w	800d644 <_dtoa_r+0x4b4>
 800dace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dad0:	9d01      	ldr	r5, [sp, #4]
 800dad2:	43db      	mvns	r3, r3
 800dad4:	9300      	str	r3, [sp, #0]
 800dad6:	f04f 0800 	mov.w	r8, #0
 800dada:	4631      	mov	r1, r6
 800dadc:	4620      	mov	r0, r4
 800dade:	f000 f991 	bl	800de04 <_Bfree>
 800dae2:	2f00      	cmp	r7, #0
 800dae4:	f43f aea4 	beq.w	800d830 <_dtoa_r+0x6a0>
 800dae8:	f1b8 0f00 	cmp.w	r8, #0
 800daec:	d005      	beq.n	800dafa <_dtoa_r+0x96a>
 800daee:	45b8      	cmp	r8, r7
 800daf0:	d003      	beq.n	800dafa <_dtoa_r+0x96a>
 800daf2:	4641      	mov	r1, r8
 800daf4:	4620      	mov	r0, r4
 800daf6:	f000 f985 	bl	800de04 <_Bfree>
 800dafa:	4639      	mov	r1, r7
 800dafc:	4620      	mov	r0, r4
 800dafe:	f000 f981 	bl	800de04 <_Bfree>
 800db02:	e695      	b.n	800d830 <_dtoa_r+0x6a0>
 800db04:	2600      	movs	r6, #0
 800db06:	4637      	mov	r7, r6
 800db08:	e7e1      	b.n	800dace <_dtoa_r+0x93e>
 800db0a:	9700      	str	r7, [sp, #0]
 800db0c:	4637      	mov	r7, r6
 800db0e:	e599      	b.n	800d644 <_dtoa_r+0x4b4>
 800db10:	40240000 	.word	0x40240000
 800db14:	9b08      	ldr	r3, [sp, #32]
 800db16:	2b00      	cmp	r3, #0
 800db18:	f000 80ca 	beq.w	800dcb0 <_dtoa_r+0xb20>
 800db1c:	9b03      	ldr	r3, [sp, #12]
 800db1e:	9302      	str	r3, [sp, #8]
 800db20:	2d00      	cmp	r5, #0
 800db22:	dd05      	ble.n	800db30 <_dtoa_r+0x9a0>
 800db24:	4639      	mov	r1, r7
 800db26:	462a      	mov	r2, r5
 800db28:	4620      	mov	r0, r4
 800db2a:	f000 fb3d 	bl	800e1a8 <__lshift>
 800db2e:	4607      	mov	r7, r0
 800db30:	f1b8 0f00 	cmp.w	r8, #0
 800db34:	d05b      	beq.n	800dbee <_dtoa_r+0xa5e>
 800db36:	6879      	ldr	r1, [r7, #4]
 800db38:	4620      	mov	r0, r4
 800db3a:	f000 f923 	bl	800dd84 <_Balloc>
 800db3e:	4605      	mov	r5, r0
 800db40:	b928      	cbnz	r0, 800db4e <_dtoa_r+0x9be>
 800db42:	4b87      	ldr	r3, [pc, #540]	; (800dd60 <_dtoa_r+0xbd0>)
 800db44:	4602      	mov	r2, r0
 800db46:	f240 21ea 	movw	r1, #746	; 0x2ea
 800db4a:	f7ff bb3b 	b.w	800d1c4 <_dtoa_r+0x34>
 800db4e:	693a      	ldr	r2, [r7, #16]
 800db50:	3202      	adds	r2, #2
 800db52:	0092      	lsls	r2, r2, #2
 800db54:	f107 010c 	add.w	r1, r7, #12
 800db58:	300c      	adds	r0, #12
 800db5a:	f7fe fdf9 	bl	800c750 <memcpy>
 800db5e:	2201      	movs	r2, #1
 800db60:	4629      	mov	r1, r5
 800db62:	4620      	mov	r0, r4
 800db64:	f000 fb20 	bl	800e1a8 <__lshift>
 800db68:	9b01      	ldr	r3, [sp, #4]
 800db6a:	f103 0901 	add.w	r9, r3, #1
 800db6e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800db72:	4413      	add	r3, r2
 800db74:	9305      	str	r3, [sp, #20]
 800db76:	f00a 0301 	and.w	r3, sl, #1
 800db7a:	46b8      	mov	r8, r7
 800db7c:	9304      	str	r3, [sp, #16]
 800db7e:	4607      	mov	r7, r0
 800db80:	4631      	mov	r1, r6
 800db82:	ee18 0a10 	vmov	r0, s16
 800db86:	f7ff fa76 	bl	800d076 <quorem>
 800db8a:	4641      	mov	r1, r8
 800db8c:	9002      	str	r0, [sp, #8]
 800db8e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800db92:	ee18 0a10 	vmov	r0, s16
 800db96:	f000 fb77 	bl	800e288 <__mcmp>
 800db9a:	463a      	mov	r2, r7
 800db9c:	9003      	str	r0, [sp, #12]
 800db9e:	4631      	mov	r1, r6
 800dba0:	4620      	mov	r0, r4
 800dba2:	f000 fb8d 	bl	800e2c0 <__mdiff>
 800dba6:	68c2      	ldr	r2, [r0, #12]
 800dba8:	f109 3bff 	add.w	fp, r9, #4294967295
 800dbac:	4605      	mov	r5, r0
 800dbae:	bb02      	cbnz	r2, 800dbf2 <_dtoa_r+0xa62>
 800dbb0:	4601      	mov	r1, r0
 800dbb2:	ee18 0a10 	vmov	r0, s16
 800dbb6:	f000 fb67 	bl	800e288 <__mcmp>
 800dbba:	4602      	mov	r2, r0
 800dbbc:	4629      	mov	r1, r5
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	9207      	str	r2, [sp, #28]
 800dbc2:	f000 f91f 	bl	800de04 <_Bfree>
 800dbc6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800dbca:	ea43 0102 	orr.w	r1, r3, r2
 800dbce:	9b04      	ldr	r3, [sp, #16]
 800dbd0:	430b      	orrs	r3, r1
 800dbd2:	464d      	mov	r5, r9
 800dbd4:	d10f      	bne.n	800dbf6 <_dtoa_r+0xa66>
 800dbd6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dbda:	d02a      	beq.n	800dc32 <_dtoa_r+0xaa2>
 800dbdc:	9b03      	ldr	r3, [sp, #12]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	dd02      	ble.n	800dbe8 <_dtoa_r+0xa58>
 800dbe2:	9b02      	ldr	r3, [sp, #8]
 800dbe4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800dbe8:	f88b a000 	strb.w	sl, [fp]
 800dbec:	e775      	b.n	800dada <_dtoa_r+0x94a>
 800dbee:	4638      	mov	r0, r7
 800dbf0:	e7ba      	b.n	800db68 <_dtoa_r+0x9d8>
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	e7e2      	b.n	800dbbc <_dtoa_r+0xa2c>
 800dbf6:	9b03      	ldr	r3, [sp, #12]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	db04      	blt.n	800dc06 <_dtoa_r+0xa76>
 800dbfc:	9906      	ldr	r1, [sp, #24]
 800dbfe:	430b      	orrs	r3, r1
 800dc00:	9904      	ldr	r1, [sp, #16]
 800dc02:	430b      	orrs	r3, r1
 800dc04:	d122      	bne.n	800dc4c <_dtoa_r+0xabc>
 800dc06:	2a00      	cmp	r2, #0
 800dc08:	ddee      	ble.n	800dbe8 <_dtoa_r+0xa58>
 800dc0a:	ee18 1a10 	vmov	r1, s16
 800dc0e:	2201      	movs	r2, #1
 800dc10:	4620      	mov	r0, r4
 800dc12:	f000 fac9 	bl	800e1a8 <__lshift>
 800dc16:	4631      	mov	r1, r6
 800dc18:	ee08 0a10 	vmov	s16, r0
 800dc1c:	f000 fb34 	bl	800e288 <__mcmp>
 800dc20:	2800      	cmp	r0, #0
 800dc22:	dc03      	bgt.n	800dc2c <_dtoa_r+0xa9c>
 800dc24:	d1e0      	bne.n	800dbe8 <_dtoa_r+0xa58>
 800dc26:	f01a 0f01 	tst.w	sl, #1
 800dc2a:	d0dd      	beq.n	800dbe8 <_dtoa_r+0xa58>
 800dc2c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dc30:	d1d7      	bne.n	800dbe2 <_dtoa_r+0xa52>
 800dc32:	2339      	movs	r3, #57	; 0x39
 800dc34:	f88b 3000 	strb.w	r3, [fp]
 800dc38:	462b      	mov	r3, r5
 800dc3a:	461d      	mov	r5, r3
 800dc3c:	3b01      	subs	r3, #1
 800dc3e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dc42:	2a39      	cmp	r2, #57	; 0x39
 800dc44:	d071      	beq.n	800dd2a <_dtoa_r+0xb9a>
 800dc46:	3201      	adds	r2, #1
 800dc48:	701a      	strb	r2, [r3, #0]
 800dc4a:	e746      	b.n	800dada <_dtoa_r+0x94a>
 800dc4c:	2a00      	cmp	r2, #0
 800dc4e:	dd07      	ble.n	800dc60 <_dtoa_r+0xad0>
 800dc50:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dc54:	d0ed      	beq.n	800dc32 <_dtoa_r+0xaa2>
 800dc56:	f10a 0301 	add.w	r3, sl, #1
 800dc5a:	f88b 3000 	strb.w	r3, [fp]
 800dc5e:	e73c      	b.n	800dada <_dtoa_r+0x94a>
 800dc60:	9b05      	ldr	r3, [sp, #20]
 800dc62:	f809 ac01 	strb.w	sl, [r9, #-1]
 800dc66:	4599      	cmp	r9, r3
 800dc68:	d047      	beq.n	800dcfa <_dtoa_r+0xb6a>
 800dc6a:	ee18 1a10 	vmov	r1, s16
 800dc6e:	2300      	movs	r3, #0
 800dc70:	220a      	movs	r2, #10
 800dc72:	4620      	mov	r0, r4
 800dc74:	f000 f8e8 	bl	800de48 <__multadd>
 800dc78:	45b8      	cmp	r8, r7
 800dc7a:	ee08 0a10 	vmov	s16, r0
 800dc7e:	f04f 0300 	mov.w	r3, #0
 800dc82:	f04f 020a 	mov.w	r2, #10
 800dc86:	4641      	mov	r1, r8
 800dc88:	4620      	mov	r0, r4
 800dc8a:	d106      	bne.n	800dc9a <_dtoa_r+0xb0a>
 800dc8c:	f000 f8dc 	bl	800de48 <__multadd>
 800dc90:	4680      	mov	r8, r0
 800dc92:	4607      	mov	r7, r0
 800dc94:	f109 0901 	add.w	r9, r9, #1
 800dc98:	e772      	b.n	800db80 <_dtoa_r+0x9f0>
 800dc9a:	f000 f8d5 	bl	800de48 <__multadd>
 800dc9e:	4639      	mov	r1, r7
 800dca0:	4680      	mov	r8, r0
 800dca2:	2300      	movs	r3, #0
 800dca4:	220a      	movs	r2, #10
 800dca6:	4620      	mov	r0, r4
 800dca8:	f000 f8ce 	bl	800de48 <__multadd>
 800dcac:	4607      	mov	r7, r0
 800dcae:	e7f1      	b.n	800dc94 <_dtoa_r+0xb04>
 800dcb0:	9b03      	ldr	r3, [sp, #12]
 800dcb2:	9302      	str	r3, [sp, #8]
 800dcb4:	9d01      	ldr	r5, [sp, #4]
 800dcb6:	ee18 0a10 	vmov	r0, s16
 800dcba:	4631      	mov	r1, r6
 800dcbc:	f7ff f9db 	bl	800d076 <quorem>
 800dcc0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dcc4:	9b01      	ldr	r3, [sp, #4]
 800dcc6:	f805 ab01 	strb.w	sl, [r5], #1
 800dcca:	1aea      	subs	r2, r5, r3
 800dccc:	9b02      	ldr	r3, [sp, #8]
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	dd09      	ble.n	800dce6 <_dtoa_r+0xb56>
 800dcd2:	ee18 1a10 	vmov	r1, s16
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	220a      	movs	r2, #10
 800dcda:	4620      	mov	r0, r4
 800dcdc:	f000 f8b4 	bl	800de48 <__multadd>
 800dce0:	ee08 0a10 	vmov	s16, r0
 800dce4:	e7e7      	b.n	800dcb6 <_dtoa_r+0xb26>
 800dce6:	9b02      	ldr	r3, [sp, #8]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	bfc8      	it	gt
 800dcec:	461d      	movgt	r5, r3
 800dcee:	9b01      	ldr	r3, [sp, #4]
 800dcf0:	bfd8      	it	le
 800dcf2:	2501      	movle	r5, #1
 800dcf4:	441d      	add	r5, r3
 800dcf6:	f04f 0800 	mov.w	r8, #0
 800dcfa:	ee18 1a10 	vmov	r1, s16
 800dcfe:	2201      	movs	r2, #1
 800dd00:	4620      	mov	r0, r4
 800dd02:	f000 fa51 	bl	800e1a8 <__lshift>
 800dd06:	4631      	mov	r1, r6
 800dd08:	ee08 0a10 	vmov	s16, r0
 800dd0c:	f000 fabc 	bl	800e288 <__mcmp>
 800dd10:	2800      	cmp	r0, #0
 800dd12:	dc91      	bgt.n	800dc38 <_dtoa_r+0xaa8>
 800dd14:	d102      	bne.n	800dd1c <_dtoa_r+0xb8c>
 800dd16:	f01a 0f01 	tst.w	sl, #1
 800dd1a:	d18d      	bne.n	800dc38 <_dtoa_r+0xaa8>
 800dd1c:	462b      	mov	r3, r5
 800dd1e:	461d      	mov	r5, r3
 800dd20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd24:	2a30      	cmp	r2, #48	; 0x30
 800dd26:	d0fa      	beq.n	800dd1e <_dtoa_r+0xb8e>
 800dd28:	e6d7      	b.n	800dada <_dtoa_r+0x94a>
 800dd2a:	9a01      	ldr	r2, [sp, #4]
 800dd2c:	429a      	cmp	r2, r3
 800dd2e:	d184      	bne.n	800dc3a <_dtoa_r+0xaaa>
 800dd30:	9b00      	ldr	r3, [sp, #0]
 800dd32:	3301      	adds	r3, #1
 800dd34:	9300      	str	r3, [sp, #0]
 800dd36:	2331      	movs	r3, #49	; 0x31
 800dd38:	7013      	strb	r3, [r2, #0]
 800dd3a:	e6ce      	b.n	800dada <_dtoa_r+0x94a>
 800dd3c:	4b09      	ldr	r3, [pc, #36]	; (800dd64 <_dtoa_r+0xbd4>)
 800dd3e:	f7ff ba95 	b.w	800d26c <_dtoa_r+0xdc>
 800dd42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	f47f aa6e 	bne.w	800d226 <_dtoa_r+0x96>
 800dd4a:	4b07      	ldr	r3, [pc, #28]	; (800dd68 <_dtoa_r+0xbd8>)
 800dd4c:	f7ff ba8e 	b.w	800d26c <_dtoa_r+0xdc>
 800dd50:	9b02      	ldr	r3, [sp, #8]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	dcae      	bgt.n	800dcb4 <_dtoa_r+0xb24>
 800dd56:	9b06      	ldr	r3, [sp, #24]
 800dd58:	2b02      	cmp	r3, #2
 800dd5a:	f73f aea8 	bgt.w	800daae <_dtoa_r+0x91e>
 800dd5e:	e7a9      	b.n	800dcb4 <_dtoa_r+0xb24>
 800dd60:	08010833 	.word	0x08010833
 800dd64:	08010790 	.word	0x08010790
 800dd68:	080107b4 	.word	0x080107b4

0800dd6c <_localeconv_r>:
 800dd6c:	4800      	ldr	r0, [pc, #0]	; (800dd70 <_localeconv_r+0x4>)
 800dd6e:	4770      	bx	lr
 800dd70:	20000194 	.word	0x20000194

0800dd74 <malloc>:
 800dd74:	4b02      	ldr	r3, [pc, #8]	; (800dd80 <malloc+0xc>)
 800dd76:	4601      	mov	r1, r0
 800dd78:	6818      	ldr	r0, [r3, #0]
 800dd7a:	f000 bc09 	b.w	800e590 <_malloc_r>
 800dd7e:	bf00      	nop
 800dd80:	20000040 	.word	0x20000040

0800dd84 <_Balloc>:
 800dd84:	b570      	push	{r4, r5, r6, lr}
 800dd86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dd88:	4604      	mov	r4, r0
 800dd8a:	460d      	mov	r5, r1
 800dd8c:	b976      	cbnz	r6, 800ddac <_Balloc+0x28>
 800dd8e:	2010      	movs	r0, #16
 800dd90:	f7ff fff0 	bl	800dd74 <malloc>
 800dd94:	4602      	mov	r2, r0
 800dd96:	6260      	str	r0, [r4, #36]	; 0x24
 800dd98:	b920      	cbnz	r0, 800dda4 <_Balloc+0x20>
 800dd9a:	4b18      	ldr	r3, [pc, #96]	; (800ddfc <_Balloc+0x78>)
 800dd9c:	4818      	ldr	r0, [pc, #96]	; (800de00 <_Balloc+0x7c>)
 800dd9e:	2166      	movs	r1, #102	; 0x66
 800dda0:	f000 fc7a 	bl	800e698 <__assert_func>
 800dda4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dda8:	6006      	str	r6, [r0, #0]
 800ddaa:	60c6      	str	r6, [r0, #12]
 800ddac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ddae:	68f3      	ldr	r3, [r6, #12]
 800ddb0:	b183      	cbz	r3, 800ddd4 <_Balloc+0x50>
 800ddb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddb4:	68db      	ldr	r3, [r3, #12]
 800ddb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ddba:	b9b8      	cbnz	r0, 800ddec <_Balloc+0x68>
 800ddbc:	2101      	movs	r1, #1
 800ddbe:	fa01 f605 	lsl.w	r6, r1, r5
 800ddc2:	1d72      	adds	r2, r6, #5
 800ddc4:	0092      	lsls	r2, r2, #2
 800ddc6:	4620      	mov	r0, r4
 800ddc8:	f000 fb60 	bl	800e48c <_calloc_r>
 800ddcc:	b160      	cbz	r0, 800dde8 <_Balloc+0x64>
 800ddce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ddd2:	e00e      	b.n	800ddf2 <_Balloc+0x6e>
 800ddd4:	2221      	movs	r2, #33	; 0x21
 800ddd6:	2104      	movs	r1, #4
 800ddd8:	4620      	mov	r0, r4
 800ddda:	f000 fb57 	bl	800e48c <_calloc_r>
 800ddde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dde0:	60f0      	str	r0, [r6, #12]
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d1e4      	bne.n	800ddb2 <_Balloc+0x2e>
 800dde8:	2000      	movs	r0, #0
 800ddea:	bd70      	pop	{r4, r5, r6, pc}
 800ddec:	6802      	ldr	r2, [r0, #0]
 800ddee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ddf8:	e7f7      	b.n	800ddea <_Balloc+0x66>
 800ddfa:	bf00      	nop
 800ddfc:	080107c1 	.word	0x080107c1
 800de00:	08010844 	.word	0x08010844

0800de04 <_Bfree>:
 800de04:	b570      	push	{r4, r5, r6, lr}
 800de06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800de08:	4605      	mov	r5, r0
 800de0a:	460c      	mov	r4, r1
 800de0c:	b976      	cbnz	r6, 800de2c <_Bfree+0x28>
 800de0e:	2010      	movs	r0, #16
 800de10:	f7ff ffb0 	bl	800dd74 <malloc>
 800de14:	4602      	mov	r2, r0
 800de16:	6268      	str	r0, [r5, #36]	; 0x24
 800de18:	b920      	cbnz	r0, 800de24 <_Bfree+0x20>
 800de1a:	4b09      	ldr	r3, [pc, #36]	; (800de40 <_Bfree+0x3c>)
 800de1c:	4809      	ldr	r0, [pc, #36]	; (800de44 <_Bfree+0x40>)
 800de1e:	218a      	movs	r1, #138	; 0x8a
 800de20:	f000 fc3a 	bl	800e698 <__assert_func>
 800de24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de28:	6006      	str	r6, [r0, #0]
 800de2a:	60c6      	str	r6, [r0, #12]
 800de2c:	b13c      	cbz	r4, 800de3e <_Bfree+0x3a>
 800de2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800de30:	6862      	ldr	r2, [r4, #4]
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800de38:	6021      	str	r1, [r4, #0]
 800de3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800de3e:	bd70      	pop	{r4, r5, r6, pc}
 800de40:	080107c1 	.word	0x080107c1
 800de44:	08010844 	.word	0x08010844

0800de48 <__multadd>:
 800de48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de4c:	690d      	ldr	r5, [r1, #16]
 800de4e:	4607      	mov	r7, r0
 800de50:	460c      	mov	r4, r1
 800de52:	461e      	mov	r6, r3
 800de54:	f101 0c14 	add.w	ip, r1, #20
 800de58:	2000      	movs	r0, #0
 800de5a:	f8dc 3000 	ldr.w	r3, [ip]
 800de5e:	b299      	uxth	r1, r3
 800de60:	fb02 6101 	mla	r1, r2, r1, r6
 800de64:	0c1e      	lsrs	r6, r3, #16
 800de66:	0c0b      	lsrs	r3, r1, #16
 800de68:	fb02 3306 	mla	r3, r2, r6, r3
 800de6c:	b289      	uxth	r1, r1
 800de6e:	3001      	adds	r0, #1
 800de70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800de74:	4285      	cmp	r5, r0
 800de76:	f84c 1b04 	str.w	r1, [ip], #4
 800de7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800de7e:	dcec      	bgt.n	800de5a <__multadd+0x12>
 800de80:	b30e      	cbz	r6, 800dec6 <__multadd+0x7e>
 800de82:	68a3      	ldr	r3, [r4, #8]
 800de84:	42ab      	cmp	r3, r5
 800de86:	dc19      	bgt.n	800debc <__multadd+0x74>
 800de88:	6861      	ldr	r1, [r4, #4]
 800de8a:	4638      	mov	r0, r7
 800de8c:	3101      	adds	r1, #1
 800de8e:	f7ff ff79 	bl	800dd84 <_Balloc>
 800de92:	4680      	mov	r8, r0
 800de94:	b928      	cbnz	r0, 800dea2 <__multadd+0x5a>
 800de96:	4602      	mov	r2, r0
 800de98:	4b0c      	ldr	r3, [pc, #48]	; (800decc <__multadd+0x84>)
 800de9a:	480d      	ldr	r0, [pc, #52]	; (800ded0 <__multadd+0x88>)
 800de9c:	21b5      	movs	r1, #181	; 0xb5
 800de9e:	f000 fbfb 	bl	800e698 <__assert_func>
 800dea2:	6922      	ldr	r2, [r4, #16]
 800dea4:	3202      	adds	r2, #2
 800dea6:	f104 010c 	add.w	r1, r4, #12
 800deaa:	0092      	lsls	r2, r2, #2
 800deac:	300c      	adds	r0, #12
 800deae:	f7fe fc4f 	bl	800c750 <memcpy>
 800deb2:	4621      	mov	r1, r4
 800deb4:	4638      	mov	r0, r7
 800deb6:	f7ff ffa5 	bl	800de04 <_Bfree>
 800deba:	4644      	mov	r4, r8
 800debc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dec0:	3501      	adds	r5, #1
 800dec2:	615e      	str	r6, [r3, #20]
 800dec4:	6125      	str	r5, [r4, #16]
 800dec6:	4620      	mov	r0, r4
 800dec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800decc:	08010833 	.word	0x08010833
 800ded0:	08010844 	.word	0x08010844

0800ded4 <__hi0bits>:
 800ded4:	0c03      	lsrs	r3, r0, #16
 800ded6:	041b      	lsls	r3, r3, #16
 800ded8:	b9d3      	cbnz	r3, 800df10 <__hi0bits+0x3c>
 800deda:	0400      	lsls	r0, r0, #16
 800dedc:	2310      	movs	r3, #16
 800dede:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dee2:	bf04      	itt	eq
 800dee4:	0200      	lsleq	r0, r0, #8
 800dee6:	3308      	addeq	r3, #8
 800dee8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800deec:	bf04      	itt	eq
 800deee:	0100      	lsleq	r0, r0, #4
 800def0:	3304      	addeq	r3, #4
 800def2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800def6:	bf04      	itt	eq
 800def8:	0080      	lsleq	r0, r0, #2
 800defa:	3302      	addeq	r3, #2
 800defc:	2800      	cmp	r0, #0
 800defe:	db05      	blt.n	800df0c <__hi0bits+0x38>
 800df00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800df04:	f103 0301 	add.w	r3, r3, #1
 800df08:	bf08      	it	eq
 800df0a:	2320      	moveq	r3, #32
 800df0c:	4618      	mov	r0, r3
 800df0e:	4770      	bx	lr
 800df10:	2300      	movs	r3, #0
 800df12:	e7e4      	b.n	800dede <__hi0bits+0xa>

0800df14 <__lo0bits>:
 800df14:	6803      	ldr	r3, [r0, #0]
 800df16:	f013 0207 	ands.w	r2, r3, #7
 800df1a:	4601      	mov	r1, r0
 800df1c:	d00b      	beq.n	800df36 <__lo0bits+0x22>
 800df1e:	07da      	lsls	r2, r3, #31
 800df20:	d423      	bmi.n	800df6a <__lo0bits+0x56>
 800df22:	0798      	lsls	r0, r3, #30
 800df24:	bf49      	itett	mi
 800df26:	085b      	lsrmi	r3, r3, #1
 800df28:	089b      	lsrpl	r3, r3, #2
 800df2a:	2001      	movmi	r0, #1
 800df2c:	600b      	strmi	r3, [r1, #0]
 800df2e:	bf5c      	itt	pl
 800df30:	600b      	strpl	r3, [r1, #0]
 800df32:	2002      	movpl	r0, #2
 800df34:	4770      	bx	lr
 800df36:	b298      	uxth	r0, r3
 800df38:	b9a8      	cbnz	r0, 800df66 <__lo0bits+0x52>
 800df3a:	0c1b      	lsrs	r3, r3, #16
 800df3c:	2010      	movs	r0, #16
 800df3e:	b2da      	uxtb	r2, r3
 800df40:	b90a      	cbnz	r2, 800df46 <__lo0bits+0x32>
 800df42:	3008      	adds	r0, #8
 800df44:	0a1b      	lsrs	r3, r3, #8
 800df46:	071a      	lsls	r2, r3, #28
 800df48:	bf04      	itt	eq
 800df4a:	091b      	lsreq	r3, r3, #4
 800df4c:	3004      	addeq	r0, #4
 800df4e:	079a      	lsls	r2, r3, #30
 800df50:	bf04      	itt	eq
 800df52:	089b      	lsreq	r3, r3, #2
 800df54:	3002      	addeq	r0, #2
 800df56:	07da      	lsls	r2, r3, #31
 800df58:	d403      	bmi.n	800df62 <__lo0bits+0x4e>
 800df5a:	085b      	lsrs	r3, r3, #1
 800df5c:	f100 0001 	add.w	r0, r0, #1
 800df60:	d005      	beq.n	800df6e <__lo0bits+0x5a>
 800df62:	600b      	str	r3, [r1, #0]
 800df64:	4770      	bx	lr
 800df66:	4610      	mov	r0, r2
 800df68:	e7e9      	b.n	800df3e <__lo0bits+0x2a>
 800df6a:	2000      	movs	r0, #0
 800df6c:	4770      	bx	lr
 800df6e:	2020      	movs	r0, #32
 800df70:	4770      	bx	lr
	...

0800df74 <__i2b>:
 800df74:	b510      	push	{r4, lr}
 800df76:	460c      	mov	r4, r1
 800df78:	2101      	movs	r1, #1
 800df7a:	f7ff ff03 	bl	800dd84 <_Balloc>
 800df7e:	4602      	mov	r2, r0
 800df80:	b928      	cbnz	r0, 800df8e <__i2b+0x1a>
 800df82:	4b05      	ldr	r3, [pc, #20]	; (800df98 <__i2b+0x24>)
 800df84:	4805      	ldr	r0, [pc, #20]	; (800df9c <__i2b+0x28>)
 800df86:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800df8a:	f000 fb85 	bl	800e698 <__assert_func>
 800df8e:	2301      	movs	r3, #1
 800df90:	6144      	str	r4, [r0, #20]
 800df92:	6103      	str	r3, [r0, #16]
 800df94:	bd10      	pop	{r4, pc}
 800df96:	bf00      	nop
 800df98:	08010833 	.word	0x08010833
 800df9c:	08010844 	.word	0x08010844

0800dfa0 <__multiply>:
 800dfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfa4:	4691      	mov	r9, r2
 800dfa6:	690a      	ldr	r2, [r1, #16]
 800dfa8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dfac:	429a      	cmp	r2, r3
 800dfae:	bfb8      	it	lt
 800dfb0:	460b      	movlt	r3, r1
 800dfb2:	460c      	mov	r4, r1
 800dfb4:	bfbc      	itt	lt
 800dfb6:	464c      	movlt	r4, r9
 800dfb8:	4699      	movlt	r9, r3
 800dfba:	6927      	ldr	r7, [r4, #16]
 800dfbc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dfc0:	68a3      	ldr	r3, [r4, #8]
 800dfc2:	6861      	ldr	r1, [r4, #4]
 800dfc4:	eb07 060a 	add.w	r6, r7, sl
 800dfc8:	42b3      	cmp	r3, r6
 800dfca:	b085      	sub	sp, #20
 800dfcc:	bfb8      	it	lt
 800dfce:	3101      	addlt	r1, #1
 800dfd0:	f7ff fed8 	bl	800dd84 <_Balloc>
 800dfd4:	b930      	cbnz	r0, 800dfe4 <__multiply+0x44>
 800dfd6:	4602      	mov	r2, r0
 800dfd8:	4b44      	ldr	r3, [pc, #272]	; (800e0ec <__multiply+0x14c>)
 800dfda:	4845      	ldr	r0, [pc, #276]	; (800e0f0 <__multiply+0x150>)
 800dfdc:	f240 115d 	movw	r1, #349	; 0x15d
 800dfe0:	f000 fb5a 	bl	800e698 <__assert_func>
 800dfe4:	f100 0514 	add.w	r5, r0, #20
 800dfe8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dfec:	462b      	mov	r3, r5
 800dfee:	2200      	movs	r2, #0
 800dff0:	4543      	cmp	r3, r8
 800dff2:	d321      	bcc.n	800e038 <__multiply+0x98>
 800dff4:	f104 0314 	add.w	r3, r4, #20
 800dff8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dffc:	f109 0314 	add.w	r3, r9, #20
 800e000:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e004:	9202      	str	r2, [sp, #8]
 800e006:	1b3a      	subs	r2, r7, r4
 800e008:	3a15      	subs	r2, #21
 800e00a:	f022 0203 	bic.w	r2, r2, #3
 800e00e:	3204      	adds	r2, #4
 800e010:	f104 0115 	add.w	r1, r4, #21
 800e014:	428f      	cmp	r7, r1
 800e016:	bf38      	it	cc
 800e018:	2204      	movcc	r2, #4
 800e01a:	9201      	str	r2, [sp, #4]
 800e01c:	9a02      	ldr	r2, [sp, #8]
 800e01e:	9303      	str	r3, [sp, #12]
 800e020:	429a      	cmp	r2, r3
 800e022:	d80c      	bhi.n	800e03e <__multiply+0x9e>
 800e024:	2e00      	cmp	r6, #0
 800e026:	dd03      	ble.n	800e030 <__multiply+0x90>
 800e028:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d05a      	beq.n	800e0e6 <__multiply+0x146>
 800e030:	6106      	str	r6, [r0, #16]
 800e032:	b005      	add	sp, #20
 800e034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e038:	f843 2b04 	str.w	r2, [r3], #4
 800e03c:	e7d8      	b.n	800dff0 <__multiply+0x50>
 800e03e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e042:	f1ba 0f00 	cmp.w	sl, #0
 800e046:	d024      	beq.n	800e092 <__multiply+0xf2>
 800e048:	f104 0e14 	add.w	lr, r4, #20
 800e04c:	46a9      	mov	r9, r5
 800e04e:	f04f 0c00 	mov.w	ip, #0
 800e052:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e056:	f8d9 1000 	ldr.w	r1, [r9]
 800e05a:	fa1f fb82 	uxth.w	fp, r2
 800e05e:	b289      	uxth	r1, r1
 800e060:	fb0a 110b 	mla	r1, sl, fp, r1
 800e064:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e068:	f8d9 2000 	ldr.w	r2, [r9]
 800e06c:	4461      	add	r1, ip
 800e06e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e072:	fb0a c20b 	mla	r2, sl, fp, ip
 800e076:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e07a:	b289      	uxth	r1, r1
 800e07c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e080:	4577      	cmp	r7, lr
 800e082:	f849 1b04 	str.w	r1, [r9], #4
 800e086:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e08a:	d8e2      	bhi.n	800e052 <__multiply+0xb2>
 800e08c:	9a01      	ldr	r2, [sp, #4]
 800e08e:	f845 c002 	str.w	ip, [r5, r2]
 800e092:	9a03      	ldr	r2, [sp, #12]
 800e094:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e098:	3304      	adds	r3, #4
 800e09a:	f1b9 0f00 	cmp.w	r9, #0
 800e09e:	d020      	beq.n	800e0e2 <__multiply+0x142>
 800e0a0:	6829      	ldr	r1, [r5, #0]
 800e0a2:	f104 0c14 	add.w	ip, r4, #20
 800e0a6:	46ae      	mov	lr, r5
 800e0a8:	f04f 0a00 	mov.w	sl, #0
 800e0ac:	f8bc b000 	ldrh.w	fp, [ip]
 800e0b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e0b4:	fb09 220b 	mla	r2, r9, fp, r2
 800e0b8:	4492      	add	sl, r2
 800e0ba:	b289      	uxth	r1, r1
 800e0bc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e0c0:	f84e 1b04 	str.w	r1, [lr], #4
 800e0c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e0c8:	f8be 1000 	ldrh.w	r1, [lr]
 800e0cc:	0c12      	lsrs	r2, r2, #16
 800e0ce:	fb09 1102 	mla	r1, r9, r2, r1
 800e0d2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e0d6:	4567      	cmp	r7, ip
 800e0d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e0dc:	d8e6      	bhi.n	800e0ac <__multiply+0x10c>
 800e0de:	9a01      	ldr	r2, [sp, #4]
 800e0e0:	50a9      	str	r1, [r5, r2]
 800e0e2:	3504      	adds	r5, #4
 800e0e4:	e79a      	b.n	800e01c <__multiply+0x7c>
 800e0e6:	3e01      	subs	r6, #1
 800e0e8:	e79c      	b.n	800e024 <__multiply+0x84>
 800e0ea:	bf00      	nop
 800e0ec:	08010833 	.word	0x08010833
 800e0f0:	08010844 	.word	0x08010844

0800e0f4 <__pow5mult>:
 800e0f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0f8:	4615      	mov	r5, r2
 800e0fa:	f012 0203 	ands.w	r2, r2, #3
 800e0fe:	4606      	mov	r6, r0
 800e100:	460f      	mov	r7, r1
 800e102:	d007      	beq.n	800e114 <__pow5mult+0x20>
 800e104:	4c25      	ldr	r4, [pc, #148]	; (800e19c <__pow5mult+0xa8>)
 800e106:	3a01      	subs	r2, #1
 800e108:	2300      	movs	r3, #0
 800e10a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e10e:	f7ff fe9b 	bl	800de48 <__multadd>
 800e112:	4607      	mov	r7, r0
 800e114:	10ad      	asrs	r5, r5, #2
 800e116:	d03d      	beq.n	800e194 <__pow5mult+0xa0>
 800e118:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e11a:	b97c      	cbnz	r4, 800e13c <__pow5mult+0x48>
 800e11c:	2010      	movs	r0, #16
 800e11e:	f7ff fe29 	bl	800dd74 <malloc>
 800e122:	4602      	mov	r2, r0
 800e124:	6270      	str	r0, [r6, #36]	; 0x24
 800e126:	b928      	cbnz	r0, 800e134 <__pow5mult+0x40>
 800e128:	4b1d      	ldr	r3, [pc, #116]	; (800e1a0 <__pow5mult+0xac>)
 800e12a:	481e      	ldr	r0, [pc, #120]	; (800e1a4 <__pow5mult+0xb0>)
 800e12c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e130:	f000 fab2 	bl	800e698 <__assert_func>
 800e134:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e138:	6004      	str	r4, [r0, #0]
 800e13a:	60c4      	str	r4, [r0, #12]
 800e13c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e140:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e144:	b94c      	cbnz	r4, 800e15a <__pow5mult+0x66>
 800e146:	f240 2171 	movw	r1, #625	; 0x271
 800e14a:	4630      	mov	r0, r6
 800e14c:	f7ff ff12 	bl	800df74 <__i2b>
 800e150:	2300      	movs	r3, #0
 800e152:	f8c8 0008 	str.w	r0, [r8, #8]
 800e156:	4604      	mov	r4, r0
 800e158:	6003      	str	r3, [r0, #0]
 800e15a:	f04f 0900 	mov.w	r9, #0
 800e15e:	07eb      	lsls	r3, r5, #31
 800e160:	d50a      	bpl.n	800e178 <__pow5mult+0x84>
 800e162:	4639      	mov	r1, r7
 800e164:	4622      	mov	r2, r4
 800e166:	4630      	mov	r0, r6
 800e168:	f7ff ff1a 	bl	800dfa0 <__multiply>
 800e16c:	4639      	mov	r1, r7
 800e16e:	4680      	mov	r8, r0
 800e170:	4630      	mov	r0, r6
 800e172:	f7ff fe47 	bl	800de04 <_Bfree>
 800e176:	4647      	mov	r7, r8
 800e178:	106d      	asrs	r5, r5, #1
 800e17a:	d00b      	beq.n	800e194 <__pow5mult+0xa0>
 800e17c:	6820      	ldr	r0, [r4, #0]
 800e17e:	b938      	cbnz	r0, 800e190 <__pow5mult+0x9c>
 800e180:	4622      	mov	r2, r4
 800e182:	4621      	mov	r1, r4
 800e184:	4630      	mov	r0, r6
 800e186:	f7ff ff0b 	bl	800dfa0 <__multiply>
 800e18a:	6020      	str	r0, [r4, #0]
 800e18c:	f8c0 9000 	str.w	r9, [r0]
 800e190:	4604      	mov	r4, r0
 800e192:	e7e4      	b.n	800e15e <__pow5mult+0x6a>
 800e194:	4638      	mov	r0, r7
 800e196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e19a:	bf00      	nop
 800e19c:	08010990 	.word	0x08010990
 800e1a0:	080107c1 	.word	0x080107c1
 800e1a4:	08010844 	.word	0x08010844

0800e1a8 <__lshift>:
 800e1a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1ac:	460c      	mov	r4, r1
 800e1ae:	6849      	ldr	r1, [r1, #4]
 800e1b0:	6923      	ldr	r3, [r4, #16]
 800e1b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e1b6:	68a3      	ldr	r3, [r4, #8]
 800e1b8:	4607      	mov	r7, r0
 800e1ba:	4691      	mov	r9, r2
 800e1bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e1c0:	f108 0601 	add.w	r6, r8, #1
 800e1c4:	42b3      	cmp	r3, r6
 800e1c6:	db0b      	blt.n	800e1e0 <__lshift+0x38>
 800e1c8:	4638      	mov	r0, r7
 800e1ca:	f7ff fddb 	bl	800dd84 <_Balloc>
 800e1ce:	4605      	mov	r5, r0
 800e1d0:	b948      	cbnz	r0, 800e1e6 <__lshift+0x3e>
 800e1d2:	4602      	mov	r2, r0
 800e1d4:	4b2a      	ldr	r3, [pc, #168]	; (800e280 <__lshift+0xd8>)
 800e1d6:	482b      	ldr	r0, [pc, #172]	; (800e284 <__lshift+0xdc>)
 800e1d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e1dc:	f000 fa5c 	bl	800e698 <__assert_func>
 800e1e0:	3101      	adds	r1, #1
 800e1e2:	005b      	lsls	r3, r3, #1
 800e1e4:	e7ee      	b.n	800e1c4 <__lshift+0x1c>
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	f100 0114 	add.w	r1, r0, #20
 800e1ec:	f100 0210 	add.w	r2, r0, #16
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	4553      	cmp	r3, sl
 800e1f4:	db37      	blt.n	800e266 <__lshift+0xbe>
 800e1f6:	6920      	ldr	r0, [r4, #16]
 800e1f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e1fc:	f104 0314 	add.w	r3, r4, #20
 800e200:	f019 091f 	ands.w	r9, r9, #31
 800e204:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e208:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e20c:	d02f      	beq.n	800e26e <__lshift+0xc6>
 800e20e:	f1c9 0e20 	rsb	lr, r9, #32
 800e212:	468a      	mov	sl, r1
 800e214:	f04f 0c00 	mov.w	ip, #0
 800e218:	681a      	ldr	r2, [r3, #0]
 800e21a:	fa02 f209 	lsl.w	r2, r2, r9
 800e21e:	ea42 020c 	orr.w	r2, r2, ip
 800e222:	f84a 2b04 	str.w	r2, [sl], #4
 800e226:	f853 2b04 	ldr.w	r2, [r3], #4
 800e22a:	4298      	cmp	r0, r3
 800e22c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e230:	d8f2      	bhi.n	800e218 <__lshift+0x70>
 800e232:	1b03      	subs	r3, r0, r4
 800e234:	3b15      	subs	r3, #21
 800e236:	f023 0303 	bic.w	r3, r3, #3
 800e23a:	3304      	adds	r3, #4
 800e23c:	f104 0215 	add.w	r2, r4, #21
 800e240:	4290      	cmp	r0, r2
 800e242:	bf38      	it	cc
 800e244:	2304      	movcc	r3, #4
 800e246:	f841 c003 	str.w	ip, [r1, r3]
 800e24a:	f1bc 0f00 	cmp.w	ip, #0
 800e24e:	d001      	beq.n	800e254 <__lshift+0xac>
 800e250:	f108 0602 	add.w	r6, r8, #2
 800e254:	3e01      	subs	r6, #1
 800e256:	4638      	mov	r0, r7
 800e258:	612e      	str	r6, [r5, #16]
 800e25a:	4621      	mov	r1, r4
 800e25c:	f7ff fdd2 	bl	800de04 <_Bfree>
 800e260:	4628      	mov	r0, r5
 800e262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e266:	f842 0f04 	str.w	r0, [r2, #4]!
 800e26a:	3301      	adds	r3, #1
 800e26c:	e7c1      	b.n	800e1f2 <__lshift+0x4a>
 800e26e:	3904      	subs	r1, #4
 800e270:	f853 2b04 	ldr.w	r2, [r3], #4
 800e274:	f841 2f04 	str.w	r2, [r1, #4]!
 800e278:	4298      	cmp	r0, r3
 800e27a:	d8f9      	bhi.n	800e270 <__lshift+0xc8>
 800e27c:	e7ea      	b.n	800e254 <__lshift+0xac>
 800e27e:	bf00      	nop
 800e280:	08010833 	.word	0x08010833
 800e284:	08010844 	.word	0x08010844

0800e288 <__mcmp>:
 800e288:	b530      	push	{r4, r5, lr}
 800e28a:	6902      	ldr	r2, [r0, #16]
 800e28c:	690c      	ldr	r4, [r1, #16]
 800e28e:	1b12      	subs	r2, r2, r4
 800e290:	d10e      	bne.n	800e2b0 <__mcmp+0x28>
 800e292:	f100 0314 	add.w	r3, r0, #20
 800e296:	3114      	adds	r1, #20
 800e298:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e29c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e2a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e2a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e2a8:	42a5      	cmp	r5, r4
 800e2aa:	d003      	beq.n	800e2b4 <__mcmp+0x2c>
 800e2ac:	d305      	bcc.n	800e2ba <__mcmp+0x32>
 800e2ae:	2201      	movs	r2, #1
 800e2b0:	4610      	mov	r0, r2
 800e2b2:	bd30      	pop	{r4, r5, pc}
 800e2b4:	4283      	cmp	r3, r0
 800e2b6:	d3f3      	bcc.n	800e2a0 <__mcmp+0x18>
 800e2b8:	e7fa      	b.n	800e2b0 <__mcmp+0x28>
 800e2ba:	f04f 32ff 	mov.w	r2, #4294967295
 800e2be:	e7f7      	b.n	800e2b0 <__mcmp+0x28>

0800e2c0 <__mdiff>:
 800e2c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c4:	460c      	mov	r4, r1
 800e2c6:	4606      	mov	r6, r0
 800e2c8:	4611      	mov	r1, r2
 800e2ca:	4620      	mov	r0, r4
 800e2cc:	4690      	mov	r8, r2
 800e2ce:	f7ff ffdb 	bl	800e288 <__mcmp>
 800e2d2:	1e05      	subs	r5, r0, #0
 800e2d4:	d110      	bne.n	800e2f8 <__mdiff+0x38>
 800e2d6:	4629      	mov	r1, r5
 800e2d8:	4630      	mov	r0, r6
 800e2da:	f7ff fd53 	bl	800dd84 <_Balloc>
 800e2de:	b930      	cbnz	r0, 800e2ee <__mdiff+0x2e>
 800e2e0:	4b3a      	ldr	r3, [pc, #232]	; (800e3cc <__mdiff+0x10c>)
 800e2e2:	4602      	mov	r2, r0
 800e2e4:	f240 2132 	movw	r1, #562	; 0x232
 800e2e8:	4839      	ldr	r0, [pc, #228]	; (800e3d0 <__mdiff+0x110>)
 800e2ea:	f000 f9d5 	bl	800e698 <__assert_func>
 800e2ee:	2301      	movs	r3, #1
 800e2f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e2f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2f8:	bfa4      	itt	ge
 800e2fa:	4643      	movge	r3, r8
 800e2fc:	46a0      	movge	r8, r4
 800e2fe:	4630      	mov	r0, r6
 800e300:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e304:	bfa6      	itte	ge
 800e306:	461c      	movge	r4, r3
 800e308:	2500      	movge	r5, #0
 800e30a:	2501      	movlt	r5, #1
 800e30c:	f7ff fd3a 	bl	800dd84 <_Balloc>
 800e310:	b920      	cbnz	r0, 800e31c <__mdiff+0x5c>
 800e312:	4b2e      	ldr	r3, [pc, #184]	; (800e3cc <__mdiff+0x10c>)
 800e314:	4602      	mov	r2, r0
 800e316:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e31a:	e7e5      	b.n	800e2e8 <__mdiff+0x28>
 800e31c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e320:	6926      	ldr	r6, [r4, #16]
 800e322:	60c5      	str	r5, [r0, #12]
 800e324:	f104 0914 	add.w	r9, r4, #20
 800e328:	f108 0514 	add.w	r5, r8, #20
 800e32c:	f100 0e14 	add.w	lr, r0, #20
 800e330:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e334:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e338:	f108 0210 	add.w	r2, r8, #16
 800e33c:	46f2      	mov	sl, lr
 800e33e:	2100      	movs	r1, #0
 800e340:	f859 3b04 	ldr.w	r3, [r9], #4
 800e344:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e348:	fa1f f883 	uxth.w	r8, r3
 800e34c:	fa11 f18b 	uxtah	r1, r1, fp
 800e350:	0c1b      	lsrs	r3, r3, #16
 800e352:	eba1 0808 	sub.w	r8, r1, r8
 800e356:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e35a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e35e:	fa1f f888 	uxth.w	r8, r8
 800e362:	1419      	asrs	r1, r3, #16
 800e364:	454e      	cmp	r6, r9
 800e366:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e36a:	f84a 3b04 	str.w	r3, [sl], #4
 800e36e:	d8e7      	bhi.n	800e340 <__mdiff+0x80>
 800e370:	1b33      	subs	r3, r6, r4
 800e372:	3b15      	subs	r3, #21
 800e374:	f023 0303 	bic.w	r3, r3, #3
 800e378:	3304      	adds	r3, #4
 800e37a:	3415      	adds	r4, #21
 800e37c:	42a6      	cmp	r6, r4
 800e37e:	bf38      	it	cc
 800e380:	2304      	movcc	r3, #4
 800e382:	441d      	add	r5, r3
 800e384:	4473      	add	r3, lr
 800e386:	469e      	mov	lr, r3
 800e388:	462e      	mov	r6, r5
 800e38a:	4566      	cmp	r6, ip
 800e38c:	d30e      	bcc.n	800e3ac <__mdiff+0xec>
 800e38e:	f10c 0203 	add.w	r2, ip, #3
 800e392:	1b52      	subs	r2, r2, r5
 800e394:	f022 0203 	bic.w	r2, r2, #3
 800e398:	3d03      	subs	r5, #3
 800e39a:	45ac      	cmp	ip, r5
 800e39c:	bf38      	it	cc
 800e39e:	2200      	movcc	r2, #0
 800e3a0:	441a      	add	r2, r3
 800e3a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e3a6:	b17b      	cbz	r3, 800e3c8 <__mdiff+0x108>
 800e3a8:	6107      	str	r7, [r0, #16]
 800e3aa:	e7a3      	b.n	800e2f4 <__mdiff+0x34>
 800e3ac:	f856 8b04 	ldr.w	r8, [r6], #4
 800e3b0:	fa11 f288 	uxtah	r2, r1, r8
 800e3b4:	1414      	asrs	r4, r2, #16
 800e3b6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e3ba:	b292      	uxth	r2, r2
 800e3bc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e3c0:	f84e 2b04 	str.w	r2, [lr], #4
 800e3c4:	1421      	asrs	r1, r4, #16
 800e3c6:	e7e0      	b.n	800e38a <__mdiff+0xca>
 800e3c8:	3f01      	subs	r7, #1
 800e3ca:	e7ea      	b.n	800e3a2 <__mdiff+0xe2>
 800e3cc:	08010833 	.word	0x08010833
 800e3d0:	08010844 	.word	0x08010844

0800e3d4 <__d2b>:
 800e3d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e3d8:	4689      	mov	r9, r1
 800e3da:	2101      	movs	r1, #1
 800e3dc:	ec57 6b10 	vmov	r6, r7, d0
 800e3e0:	4690      	mov	r8, r2
 800e3e2:	f7ff fccf 	bl	800dd84 <_Balloc>
 800e3e6:	4604      	mov	r4, r0
 800e3e8:	b930      	cbnz	r0, 800e3f8 <__d2b+0x24>
 800e3ea:	4602      	mov	r2, r0
 800e3ec:	4b25      	ldr	r3, [pc, #148]	; (800e484 <__d2b+0xb0>)
 800e3ee:	4826      	ldr	r0, [pc, #152]	; (800e488 <__d2b+0xb4>)
 800e3f0:	f240 310a 	movw	r1, #778	; 0x30a
 800e3f4:	f000 f950 	bl	800e698 <__assert_func>
 800e3f8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e3fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e400:	bb35      	cbnz	r5, 800e450 <__d2b+0x7c>
 800e402:	2e00      	cmp	r6, #0
 800e404:	9301      	str	r3, [sp, #4]
 800e406:	d028      	beq.n	800e45a <__d2b+0x86>
 800e408:	4668      	mov	r0, sp
 800e40a:	9600      	str	r6, [sp, #0]
 800e40c:	f7ff fd82 	bl	800df14 <__lo0bits>
 800e410:	9900      	ldr	r1, [sp, #0]
 800e412:	b300      	cbz	r0, 800e456 <__d2b+0x82>
 800e414:	9a01      	ldr	r2, [sp, #4]
 800e416:	f1c0 0320 	rsb	r3, r0, #32
 800e41a:	fa02 f303 	lsl.w	r3, r2, r3
 800e41e:	430b      	orrs	r3, r1
 800e420:	40c2      	lsrs	r2, r0
 800e422:	6163      	str	r3, [r4, #20]
 800e424:	9201      	str	r2, [sp, #4]
 800e426:	9b01      	ldr	r3, [sp, #4]
 800e428:	61a3      	str	r3, [r4, #24]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	bf14      	ite	ne
 800e42e:	2202      	movne	r2, #2
 800e430:	2201      	moveq	r2, #1
 800e432:	6122      	str	r2, [r4, #16]
 800e434:	b1d5      	cbz	r5, 800e46c <__d2b+0x98>
 800e436:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e43a:	4405      	add	r5, r0
 800e43c:	f8c9 5000 	str.w	r5, [r9]
 800e440:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e444:	f8c8 0000 	str.w	r0, [r8]
 800e448:	4620      	mov	r0, r4
 800e44a:	b003      	add	sp, #12
 800e44c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e450:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e454:	e7d5      	b.n	800e402 <__d2b+0x2e>
 800e456:	6161      	str	r1, [r4, #20]
 800e458:	e7e5      	b.n	800e426 <__d2b+0x52>
 800e45a:	a801      	add	r0, sp, #4
 800e45c:	f7ff fd5a 	bl	800df14 <__lo0bits>
 800e460:	9b01      	ldr	r3, [sp, #4]
 800e462:	6163      	str	r3, [r4, #20]
 800e464:	2201      	movs	r2, #1
 800e466:	6122      	str	r2, [r4, #16]
 800e468:	3020      	adds	r0, #32
 800e46a:	e7e3      	b.n	800e434 <__d2b+0x60>
 800e46c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e470:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e474:	f8c9 0000 	str.w	r0, [r9]
 800e478:	6918      	ldr	r0, [r3, #16]
 800e47a:	f7ff fd2b 	bl	800ded4 <__hi0bits>
 800e47e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e482:	e7df      	b.n	800e444 <__d2b+0x70>
 800e484:	08010833 	.word	0x08010833
 800e488:	08010844 	.word	0x08010844

0800e48c <_calloc_r>:
 800e48c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e48e:	fba1 2402 	umull	r2, r4, r1, r2
 800e492:	b94c      	cbnz	r4, 800e4a8 <_calloc_r+0x1c>
 800e494:	4611      	mov	r1, r2
 800e496:	9201      	str	r2, [sp, #4]
 800e498:	f000 f87a 	bl	800e590 <_malloc_r>
 800e49c:	9a01      	ldr	r2, [sp, #4]
 800e49e:	4605      	mov	r5, r0
 800e4a0:	b930      	cbnz	r0, 800e4b0 <_calloc_r+0x24>
 800e4a2:	4628      	mov	r0, r5
 800e4a4:	b003      	add	sp, #12
 800e4a6:	bd30      	pop	{r4, r5, pc}
 800e4a8:	220c      	movs	r2, #12
 800e4aa:	6002      	str	r2, [r0, #0]
 800e4ac:	2500      	movs	r5, #0
 800e4ae:	e7f8      	b.n	800e4a2 <_calloc_r+0x16>
 800e4b0:	4621      	mov	r1, r4
 800e4b2:	f7fe f95b 	bl	800c76c <memset>
 800e4b6:	e7f4      	b.n	800e4a2 <_calloc_r+0x16>

0800e4b8 <_free_r>:
 800e4b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e4ba:	2900      	cmp	r1, #0
 800e4bc:	d044      	beq.n	800e548 <_free_r+0x90>
 800e4be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4c2:	9001      	str	r0, [sp, #4]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	f1a1 0404 	sub.w	r4, r1, #4
 800e4ca:	bfb8      	it	lt
 800e4cc:	18e4      	addlt	r4, r4, r3
 800e4ce:	f000 f925 	bl	800e71c <__malloc_lock>
 800e4d2:	4a1e      	ldr	r2, [pc, #120]	; (800e54c <_free_r+0x94>)
 800e4d4:	9801      	ldr	r0, [sp, #4]
 800e4d6:	6813      	ldr	r3, [r2, #0]
 800e4d8:	b933      	cbnz	r3, 800e4e8 <_free_r+0x30>
 800e4da:	6063      	str	r3, [r4, #4]
 800e4dc:	6014      	str	r4, [r2, #0]
 800e4de:	b003      	add	sp, #12
 800e4e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e4e4:	f000 b920 	b.w	800e728 <__malloc_unlock>
 800e4e8:	42a3      	cmp	r3, r4
 800e4ea:	d908      	bls.n	800e4fe <_free_r+0x46>
 800e4ec:	6825      	ldr	r5, [r4, #0]
 800e4ee:	1961      	adds	r1, r4, r5
 800e4f0:	428b      	cmp	r3, r1
 800e4f2:	bf01      	itttt	eq
 800e4f4:	6819      	ldreq	r1, [r3, #0]
 800e4f6:	685b      	ldreq	r3, [r3, #4]
 800e4f8:	1949      	addeq	r1, r1, r5
 800e4fa:	6021      	streq	r1, [r4, #0]
 800e4fc:	e7ed      	b.n	800e4da <_free_r+0x22>
 800e4fe:	461a      	mov	r2, r3
 800e500:	685b      	ldr	r3, [r3, #4]
 800e502:	b10b      	cbz	r3, 800e508 <_free_r+0x50>
 800e504:	42a3      	cmp	r3, r4
 800e506:	d9fa      	bls.n	800e4fe <_free_r+0x46>
 800e508:	6811      	ldr	r1, [r2, #0]
 800e50a:	1855      	adds	r5, r2, r1
 800e50c:	42a5      	cmp	r5, r4
 800e50e:	d10b      	bne.n	800e528 <_free_r+0x70>
 800e510:	6824      	ldr	r4, [r4, #0]
 800e512:	4421      	add	r1, r4
 800e514:	1854      	adds	r4, r2, r1
 800e516:	42a3      	cmp	r3, r4
 800e518:	6011      	str	r1, [r2, #0]
 800e51a:	d1e0      	bne.n	800e4de <_free_r+0x26>
 800e51c:	681c      	ldr	r4, [r3, #0]
 800e51e:	685b      	ldr	r3, [r3, #4]
 800e520:	6053      	str	r3, [r2, #4]
 800e522:	4421      	add	r1, r4
 800e524:	6011      	str	r1, [r2, #0]
 800e526:	e7da      	b.n	800e4de <_free_r+0x26>
 800e528:	d902      	bls.n	800e530 <_free_r+0x78>
 800e52a:	230c      	movs	r3, #12
 800e52c:	6003      	str	r3, [r0, #0]
 800e52e:	e7d6      	b.n	800e4de <_free_r+0x26>
 800e530:	6825      	ldr	r5, [r4, #0]
 800e532:	1961      	adds	r1, r4, r5
 800e534:	428b      	cmp	r3, r1
 800e536:	bf04      	itt	eq
 800e538:	6819      	ldreq	r1, [r3, #0]
 800e53a:	685b      	ldreq	r3, [r3, #4]
 800e53c:	6063      	str	r3, [r4, #4]
 800e53e:	bf04      	itt	eq
 800e540:	1949      	addeq	r1, r1, r5
 800e542:	6021      	streq	r1, [r4, #0]
 800e544:	6054      	str	r4, [r2, #4]
 800e546:	e7ca      	b.n	800e4de <_free_r+0x26>
 800e548:	b003      	add	sp, #12
 800e54a:	bd30      	pop	{r4, r5, pc}
 800e54c:	20000b80 	.word	0x20000b80

0800e550 <sbrk_aligned>:
 800e550:	b570      	push	{r4, r5, r6, lr}
 800e552:	4e0e      	ldr	r6, [pc, #56]	; (800e58c <sbrk_aligned+0x3c>)
 800e554:	460c      	mov	r4, r1
 800e556:	6831      	ldr	r1, [r6, #0]
 800e558:	4605      	mov	r5, r0
 800e55a:	b911      	cbnz	r1, 800e562 <sbrk_aligned+0x12>
 800e55c:	f000 f88c 	bl	800e678 <_sbrk_r>
 800e560:	6030      	str	r0, [r6, #0]
 800e562:	4621      	mov	r1, r4
 800e564:	4628      	mov	r0, r5
 800e566:	f000 f887 	bl	800e678 <_sbrk_r>
 800e56a:	1c43      	adds	r3, r0, #1
 800e56c:	d00a      	beq.n	800e584 <sbrk_aligned+0x34>
 800e56e:	1cc4      	adds	r4, r0, #3
 800e570:	f024 0403 	bic.w	r4, r4, #3
 800e574:	42a0      	cmp	r0, r4
 800e576:	d007      	beq.n	800e588 <sbrk_aligned+0x38>
 800e578:	1a21      	subs	r1, r4, r0
 800e57a:	4628      	mov	r0, r5
 800e57c:	f000 f87c 	bl	800e678 <_sbrk_r>
 800e580:	3001      	adds	r0, #1
 800e582:	d101      	bne.n	800e588 <sbrk_aligned+0x38>
 800e584:	f04f 34ff 	mov.w	r4, #4294967295
 800e588:	4620      	mov	r0, r4
 800e58a:	bd70      	pop	{r4, r5, r6, pc}
 800e58c:	20000b84 	.word	0x20000b84

0800e590 <_malloc_r>:
 800e590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e594:	1ccd      	adds	r5, r1, #3
 800e596:	f025 0503 	bic.w	r5, r5, #3
 800e59a:	3508      	adds	r5, #8
 800e59c:	2d0c      	cmp	r5, #12
 800e59e:	bf38      	it	cc
 800e5a0:	250c      	movcc	r5, #12
 800e5a2:	2d00      	cmp	r5, #0
 800e5a4:	4607      	mov	r7, r0
 800e5a6:	db01      	blt.n	800e5ac <_malloc_r+0x1c>
 800e5a8:	42a9      	cmp	r1, r5
 800e5aa:	d905      	bls.n	800e5b8 <_malloc_r+0x28>
 800e5ac:	230c      	movs	r3, #12
 800e5ae:	603b      	str	r3, [r7, #0]
 800e5b0:	2600      	movs	r6, #0
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5b8:	4e2e      	ldr	r6, [pc, #184]	; (800e674 <_malloc_r+0xe4>)
 800e5ba:	f000 f8af 	bl	800e71c <__malloc_lock>
 800e5be:	6833      	ldr	r3, [r6, #0]
 800e5c0:	461c      	mov	r4, r3
 800e5c2:	bb34      	cbnz	r4, 800e612 <_malloc_r+0x82>
 800e5c4:	4629      	mov	r1, r5
 800e5c6:	4638      	mov	r0, r7
 800e5c8:	f7ff ffc2 	bl	800e550 <sbrk_aligned>
 800e5cc:	1c43      	adds	r3, r0, #1
 800e5ce:	4604      	mov	r4, r0
 800e5d0:	d14d      	bne.n	800e66e <_malloc_r+0xde>
 800e5d2:	6834      	ldr	r4, [r6, #0]
 800e5d4:	4626      	mov	r6, r4
 800e5d6:	2e00      	cmp	r6, #0
 800e5d8:	d140      	bne.n	800e65c <_malloc_r+0xcc>
 800e5da:	6823      	ldr	r3, [r4, #0]
 800e5dc:	4631      	mov	r1, r6
 800e5de:	4638      	mov	r0, r7
 800e5e0:	eb04 0803 	add.w	r8, r4, r3
 800e5e4:	f000 f848 	bl	800e678 <_sbrk_r>
 800e5e8:	4580      	cmp	r8, r0
 800e5ea:	d13a      	bne.n	800e662 <_malloc_r+0xd2>
 800e5ec:	6821      	ldr	r1, [r4, #0]
 800e5ee:	3503      	adds	r5, #3
 800e5f0:	1a6d      	subs	r5, r5, r1
 800e5f2:	f025 0503 	bic.w	r5, r5, #3
 800e5f6:	3508      	adds	r5, #8
 800e5f8:	2d0c      	cmp	r5, #12
 800e5fa:	bf38      	it	cc
 800e5fc:	250c      	movcc	r5, #12
 800e5fe:	4629      	mov	r1, r5
 800e600:	4638      	mov	r0, r7
 800e602:	f7ff ffa5 	bl	800e550 <sbrk_aligned>
 800e606:	3001      	adds	r0, #1
 800e608:	d02b      	beq.n	800e662 <_malloc_r+0xd2>
 800e60a:	6823      	ldr	r3, [r4, #0]
 800e60c:	442b      	add	r3, r5
 800e60e:	6023      	str	r3, [r4, #0]
 800e610:	e00e      	b.n	800e630 <_malloc_r+0xa0>
 800e612:	6822      	ldr	r2, [r4, #0]
 800e614:	1b52      	subs	r2, r2, r5
 800e616:	d41e      	bmi.n	800e656 <_malloc_r+0xc6>
 800e618:	2a0b      	cmp	r2, #11
 800e61a:	d916      	bls.n	800e64a <_malloc_r+0xba>
 800e61c:	1961      	adds	r1, r4, r5
 800e61e:	42a3      	cmp	r3, r4
 800e620:	6025      	str	r5, [r4, #0]
 800e622:	bf18      	it	ne
 800e624:	6059      	strne	r1, [r3, #4]
 800e626:	6863      	ldr	r3, [r4, #4]
 800e628:	bf08      	it	eq
 800e62a:	6031      	streq	r1, [r6, #0]
 800e62c:	5162      	str	r2, [r4, r5]
 800e62e:	604b      	str	r3, [r1, #4]
 800e630:	4638      	mov	r0, r7
 800e632:	f104 060b 	add.w	r6, r4, #11
 800e636:	f000 f877 	bl	800e728 <__malloc_unlock>
 800e63a:	f026 0607 	bic.w	r6, r6, #7
 800e63e:	1d23      	adds	r3, r4, #4
 800e640:	1af2      	subs	r2, r6, r3
 800e642:	d0b6      	beq.n	800e5b2 <_malloc_r+0x22>
 800e644:	1b9b      	subs	r3, r3, r6
 800e646:	50a3      	str	r3, [r4, r2]
 800e648:	e7b3      	b.n	800e5b2 <_malloc_r+0x22>
 800e64a:	6862      	ldr	r2, [r4, #4]
 800e64c:	42a3      	cmp	r3, r4
 800e64e:	bf0c      	ite	eq
 800e650:	6032      	streq	r2, [r6, #0]
 800e652:	605a      	strne	r2, [r3, #4]
 800e654:	e7ec      	b.n	800e630 <_malloc_r+0xa0>
 800e656:	4623      	mov	r3, r4
 800e658:	6864      	ldr	r4, [r4, #4]
 800e65a:	e7b2      	b.n	800e5c2 <_malloc_r+0x32>
 800e65c:	4634      	mov	r4, r6
 800e65e:	6876      	ldr	r6, [r6, #4]
 800e660:	e7b9      	b.n	800e5d6 <_malloc_r+0x46>
 800e662:	230c      	movs	r3, #12
 800e664:	603b      	str	r3, [r7, #0]
 800e666:	4638      	mov	r0, r7
 800e668:	f000 f85e 	bl	800e728 <__malloc_unlock>
 800e66c:	e7a1      	b.n	800e5b2 <_malloc_r+0x22>
 800e66e:	6025      	str	r5, [r4, #0]
 800e670:	e7de      	b.n	800e630 <_malloc_r+0xa0>
 800e672:	bf00      	nop
 800e674:	20000b80 	.word	0x20000b80

0800e678 <_sbrk_r>:
 800e678:	b538      	push	{r3, r4, r5, lr}
 800e67a:	4d06      	ldr	r5, [pc, #24]	; (800e694 <_sbrk_r+0x1c>)
 800e67c:	2300      	movs	r3, #0
 800e67e:	4604      	mov	r4, r0
 800e680:	4608      	mov	r0, r1
 800e682:	602b      	str	r3, [r5, #0]
 800e684:	f002 f81e 	bl	80106c4 <_sbrk>
 800e688:	1c43      	adds	r3, r0, #1
 800e68a:	d102      	bne.n	800e692 <_sbrk_r+0x1a>
 800e68c:	682b      	ldr	r3, [r5, #0]
 800e68e:	b103      	cbz	r3, 800e692 <_sbrk_r+0x1a>
 800e690:	6023      	str	r3, [r4, #0]
 800e692:	bd38      	pop	{r3, r4, r5, pc}
 800e694:	20000b88 	.word	0x20000b88

0800e698 <__assert_func>:
 800e698:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e69a:	4614      	mov	r4, r2
 800e69c:	461a      	mov	r2, r3
 800e69e:	4b09      	ldr	r3, [pc, #36]	; (800e6c4 <__assert_func+0x2c>)
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	4605      	mov	r5, r0
 800e6a4:	68d8      	ldr	r0, [r3, #12]
 800e6a6:	b14c      	cbz	r4, 800e6bc <__assert_func+0x24>
 800e6a8:	4b07      	ldr	r3, [pc, #28]	; (800e6c8 <__assert_func+0x30>)
 800e6aa:	9100      	str	r1, [sp, #0]
 800e6ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e6b0:	4906      	ldr	r1, [pc, #24]	; (800e6cc <__assert_func+0x34>)
 800e6b2:	462b      	mov	r3, r5
 800e6b4:	f000 f80e 	bl	800e6d4 <fiprintf>
 800e6b8:	f000 fa64 	bl	800eb84 <abort>
 800e6bc:	4b04      	ldr	r3, [pc, #16]	; (800e6d0 <__assert_func+0x38>)
 800e6be:	461c      	mov	r4, r3
 800e6c0:	e7f3      	b.n	800e6aa <__assert_func+0x12>
 800e6c2:	bf00      	nop
 800e6c4:	20000040 	.word	0x20000040
 800e6c8:	0801099c 	.word	0x0801099c
 800e6cc:	080109a9 	.word	0x080109a9
 800e6d0:	080109d7 	.word	0x080109d7

0800e6d4 <fiprintf>:
 800e6d4:	b40e      	push	{r1, r2, r3}
 800e6d6:	b503      	push	{r0, r1, lr}
 800e6d8:	4601      	mov	r1, r0
 800e6da:	ab03      	add	r3, sp, #12
 800e6dc:	4805      	ldr	r0, [pc, #20]	; (800e6f4 <fiprintf+0x20>)
 800e6de:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6e2:	6800      	ldr	r0, [r0, #0]
 800e6e4:	9301      	str	r3, [sp, #4]
 800e6e6:	f000 f84f 	bl	800e788 <_vfiprintf_r>
 800e6ea:	b002      	add	sp, #8
 800e6ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6f0:	b003      	add	sp, #12
 800e6f2:	4770      	bx	lr
 800e6f4:	20000040 	.word	0x20000040

0800e6f8 <__ascii_mbtowc>:
 800e6f8:	b082      	sub	sp, #8
 800e6fa:	b901      	cbnz	r1, 800e6fe <__ascii_mbtowc+0x6>
 800e6fc:	a901      	add	r1, sp, #4
 800e6fe:	b142      	cbz	r2, 800e712 <__ascii_mbtowc+0x1a>
 800e700:	b14b      	cbz	r3, 800e716 <__ascii_mbtowc+0x1e>
 800e702:	7813      	ldrb	r3, [r2, #0]
 800e704:	600b      	str	r3, [r1, #0]
 800e706:	7812      	ldrb	r2, [r2, #0]
 800e708:	1e10      	subs	r0, r2, #0
 800e70a:	bf18      	it	ne
 800e70c:	2001      	movne	r0, #1
 800e70e:	b002      	add	sp, #8
 800e710:	4770      	bx	lr
 800e712:	4610      	mov	r0, r2
 800e714:	e7fb      	b.n	800e70e <__ascii_mbtowc+0x16>
 800e716:	f06f 0001 	mvn.w	r0, #1
 800e71a:	e7f8      	b.n	800e70e <__ascii_mbtowc+0x16>

0800e71c <__malloc_lock>:
 800e71c:	4801      	ldr	r0, [pc, #4]	; (800e724 <__malloc_lock+0x8>)
 800e71e:	f000 bbf1 	b.w	800ef04 <__retarget_lock_acquire_recursive>
 800e722:	bf00      	nop
 800e724:	20000b8c 	.word	0x20000b8c

0800e728 <__malloc_unlock>:
 800e728:	4801      	ldr	r0, [pc, #4]	; (800e730 <__malloc_unlock+0x8>)
 800e72a:	f000 bbec 	b.w	800ef06 <__retarget_lock_release_recursive>
 800e72e:	bf00      	nop
 800e730:	20000b8c 	.word	0x20000b8c

0800e734 <__sfputc_r>:
 800e734:	6893      	ldr	r3, [r2, #8]
 800e736:	3b01      	subs	r3, #1
 800e738:	2b00      	cmp	r3, #0
 800e73a:	b410      	push	{r4}
 800e73c:	6093      	str	r3, [r2, #8]
 800e73e:	da08      	bge.n	800e752 <__sfputc_r+0x1e>
 800e740:	6994      	ldr	r4, [r2, #24]
 800e742:	42a3      	cmp	r3, r4
 800e744:	db01      	blt.n	800e74a <__sfputc_r+0x16>
 800e746:	290a      	cmp	r1, #10
 800e748:	d103      	bne.n	800e752 <__sfputc_r+0x1e>
 800e74a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e74e:	f000 b94b 	b.w	800e9e8 <__swbuf_r>
 800e752:	6813      	ldr	r3, [r2, #0]
 800e754:	1c58      	adds	r0, r3, #1
 800e756:	6010      	str	r0, [r2, #0]
 800e758:	7019      	strb	r1, [r3, #0]
 800e75a:	4608      	mov	r0, r1
 800e75c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e760:	4770      	bx	lr

0800e762 <__sfputs_r>:
 800e762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e764:	4606      	mov	r6, r0
 800e766:	460f      	mov	r7, r1
 800e768:	4614      	mov	r4, r2
 800e76a:	18d5      	adds	r5, r2, r3
 800e76c:	42ac      	cmp	r4, r5
 800e76e:	d101      	bne.n	800e774 <__sfputs_r+0x12>
 800e770:	2000      	movs	r0, #0
 800e772:	e007      	b.n	800e784 <__sfputs_r+0x22>
 800e774:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e778:	463a      	mov	r2, r7
 800e77a:	4630      	mov	r0, r6
 800e77c:	f7ff ffda 	bl	800e734 <__sfputc_r>
 800e780:	1c43      	adds	r3, r0, #1
 800e782:	d1f3      	bne.n	800e76c <__sfputs_r+0xa>
 800e784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e788 <_vfiprintf_r>:
 800e788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e78c:	460d      	mov	r5, r1
 800e78e:	b09d      	sub	sp, #116	; 0x74
 800e790:	4614      	mov	r4, r2
 800e792:	4698      	mov	r8, r3
 800e794:	4606      	mov	r6, r0
 800e796:	b118      	cbz	r0, 800e7a0 <_vfiprintf_r+0x18>
 800e798:	6983      	ldr	r3, [r0, #24]
 800e79a:	b90b      	cbnz	r3, 800e7a0 <_vfiprintf_r+0x18>
 800e79c:	f000 fb14 	bl	800edc8 <__sinit>
 800e7a0:	4b89      	ldr	r3, [pc, #548]	; (800e9c8 <_vfiprintf_r+0x240>)
 800e7a2:	429d      	cmp	r5, r3
 800e7a4:	d11b      	bne.n	800e7de <_vfiprintf_r+0x56>
 800e7a6:	6875      	ldr	r5, [r6, #4]
 800e7a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e7aa:	07d9      	lsls	r1, r3, #31
 800e7ac:	d405      	bmi.n	800e7ba <_vfiprintf_r+0x32>
 800e7ae:	89ab      	ldrh	r3, [r5, #12]
 800e7b0:	059a      	lsls	r2, r3, #22
 800e7b2:	d402      	bmi.n	800e7ba <_vfiprintf_r+0x32>
 800e7b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e7b6:	f000 fba5 	bl	800ef04 <__retarget_lock_acquire_recursive>
 800e7ba:	89ab      	ldrh	r3, [r5, #12]
 800e7bc:	071b      	lsls	r3, r3, #28
 800e7be:	d501      	bpl.n	800e7c4 <_vfiprintf_r+0x3c>
 800e7c0:	692b      	ldr	r3, [r5, #16]
 800e7c2:	b9eb      	cbnz	r3, 800e800 <_vfiprintf_r+0x78>
 800e7c4:	4629      	mov	r1, r5
 800e7c6:	4630      	mov	r0, r6
 800e7c8:	f000 f96e 	bl	800eaa8 <__swsetup_r>
 800e7cc:	b1c0      	cbz	r0, 800e800 <_vfiprintf_r+0x78>
 800e7ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e7d0:	07dc      	lsls	r4, r3, #31
 800e7d2:	d50e      	bpl.n	800e7f2 <_vfiprintf_r+0x6a>
 800e7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e7d8:	b01d      	add	sp, #116	; 0x74
 800e7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7de:	4b7b      	ldr	r3, [pc, #492]	; (800e9cc <_vfiprintf_r+0x244>)
 800e7e0:	429d      	cmp	r5, r3
 800e7e2:	d101      	bne.n	800e7e8 <_vfiprintf_r+0x60>
 800e7e4:	68b5      	ldr	r5, [r6, #8]
 800e7e6:	e7df      	b.n	800e7a8 <_vfiprintf_r+0x20>
 800e7e8:	4b79      	ldr	r3, [pc, #484]	; (800e9d0 <_vfiprintf_r+0x248>)
 800e7ea:	429d      	cmp	r5, r3
 800e7ec:	bf08      	it	eq
 800e7ee:	68f5      	ldreq	r5, [r6, #12]
 800e7f0:	e7da      	b.n	800e7a8 <_vfiprintf_r+0x20>
 800e7f2:	89ab      	ldrh	r3, [r5, #12]
 800e7f4:	0598      	lsls	r0, r3, #22
 800e7f6:	d4ed      	bmi.n	800e7d4 <_vfiprintf_r+0x4c>
 800e7f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e7fa:	f000 fb84 	bl	800ef06 <__retarget_lock_release_recursive>
 800e7fe:	e7e9      	b.n	800e7d4 <_vfiprintf_r+0x4c>
 800e800:	2300      	movs	r3, #0
 800e802:	9309      	str	r3, [sp, #36]	; 0x24
 800e804:	2320      	movs	r3, #32
 800e806:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e80a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e80e:	2330      	movs	r3, #48	; 0x30
 800e810:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e9d4 <_vfiprintf_r+0x24c>
 800e814:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e818:	f04f 0901 	mov.w	r9, #1
 800e81c:	4623      	mov	r3, r4
 800e81e:	469a      	mov	sl, r3
 800e820:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e824:	b10a      	cbz	r2, 800e82a <_vfiprintf_r+0xa2>
 800e826:	2a25      	cmp	r2, #37	; 0x25
 800e828:	d1f9      	bne.n	800e81e <_vfiprintf_r+0x96>
 800e82a:	ebba 0b04 	subs.w	fp, sl, r4
 800e82e:	d00b      	beq.n	800e848 <_vfiprintf_r+0xc0>
 800e830:	465b      	mov	r3, fp
 800e832:	4622      	mov	r2, r4
 800e834:	4629      	mov	r1, r5
 800e836:	4630      	mov	r0, r6
 800e838:	f7ff ff93 	bl	800e762 <__sfputs_r>
 800e83c:	3001      	adds	r0, #1
 800e83e:	f000 80aa 	beq.w	800e996 <_vfiprintf_r+0x20e>
 800e842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e844:	445a      	add	r2, fp
 800e846:	9209      	str	r2, [sp, #36]	; 0x24
 800e848:	f89a 3000 	ldrb.w	r3, [sl]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	f000 80a2 	beq.w	800e996 <_vfiprintf_r+0x20e>
 800e852:	2300      	movs	r3, #0
 800e854:	f04f 32ff 	mov.w	r2, #4294967295
 800e858:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e85c:	f10a 0a01 	add.w	sl, sl, #1
 800e860:	9304      	str	r3, [sp, #16]
 800e862:	9307      	str	r3, [sp, #28]
 800e864:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e868:	931a      	str	r3, [sp, #104]	; 0x68
 800e86a:	4654      	mov	r4, sl
 800e86c:	2205      	movs	r2, #5
 800e86e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e872:	4858      	ldr	r0, [pc, #352]	; (800e9d4 <_vfiprintf_r+0x24c>)
 800e874:	f7f1 fcd4 	bl	8000220 <memchr>
 800e878:	9a04      	ldr	r2, [sp, #16]
 800e87a:	b9d8      	cbnz	r0, 800e8b4 <_vfiprintf_r+0x12c>
 800e87c:	06d1      	lsls	r1, r2, #27
 800e87e:	bf44      	itt	mi
 800e880:	2320      	movmi	r3, #32
 800e882:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e886:	0713      	lsls	r3, r2, #28
 800e888:	bf44      	itt	mi
 800e88a:	232b      	movmi	r3, #43	; 0x2b
 800e88c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e890:	f89a 3000 	ldrb.w	r3, [sl]
 800e894:	2b2a      	cmp	r3, #42	; 0x2a
 800e896:	d015      	beq.n	800e8c4 <_vfiprintf_r+0x13c>
 800e898:	9a07      	ldr	r2, [sp, #28]
 800e89a:	4654      	mov	r4, sl
 800e89c:	2000      	movs	r0, #0
 800e89e:	f04f 0c0a 	mov.w	ip, #10
 800e8a2:	4621      	mov	r1, r4
 800e8a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8a8:	3b30      	subs	r3, #48	; 0x30
 800e8aa:	2b09      	cmp	r3, #9
 800e8ac:	d94e      	bls.n	800e94c <_vfiprintf_r+0x1c4>
 800e8ae:	b1b0      	cbz	r0, 800e8de <_vfiprintf_r+0x156>
 800e8b0:	9207      	str	r2, [sp, #28]
 800e8b2:	e014      	b.n	800e8de <_vfiprintf_r+0x156>
 800e8b4:	eba0 0308 	sub.w	r3, r0, r8
 800e8b8:	fa09 f303 	lsl.w	r3, r9, r3
 800e8bc:	4313      	orrs	r3, r2
 800e8be:	9304      	str	r3, [sp, #16]
 800e8c0:	46a2      	mov	sl, r4
 800e8c2:	e7d2      	b.n	800e86a <_vfiprintf_r+0xe2>
 800e8c4:	9b03      	ldr	r3, [sp, #12]
 800e8c6:	1d19      	adds	r1, r3, #4
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	9103      	str	r1, [sp, #12]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	bfbb      	ittet	lt
 800e8d0:	425b      	neglt	r3, r3
 800e8d2:	f042 0202 	orrlt.w	r2, r2, #2
 800e8d6:	9307      	strge	r3, [sp, #28]
 800e8d8:	9307      	strlt	r3, [sp, #28]
 800e8da:	bfb8      	it	lt
 800e8dc:	9204      	strlt	r2, [sp, #16]
 800e8de:	7823      	ldrb	r3, [r4, #0]
 800e8e0:	2b2e      	cmp	r3, #46	; 0x2e
 800e8e2:	d10c      	bne.n	800e8fe <_vfiprintf_r+0x176>
 800e8e4:	7863      	ldrb	r3, [r4, #1]
 800e8e6:	2b2a      	cmp	r3, #42	; 0x2a
 800e8e8:	d135      	bne.n	800e956 <_vfiprintf_r+0x1ce>
 800e8ea:	9b03      	ldr	r3, [sp, #12]
 800e8ec:	1d1a      	adds	r2, r3, #4
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	9203      	str	r2, [sp, #12]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	bfb8      	it	lt
 800e8f6:	f04f 33ff 	movlt.w	r3, #4294967295
 800e8fa:	3402      	adds	r4, #2
 800e8fc:	9305      	str	r3, [sp, #20]
 800e8fe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e9e4 <_vfiprintf_r+0x25c>
 800e902:	7821      	ldrb	r1, [r4, #0]
 800e904:	2203      	movs	r2, #3
 800e906:	4650      	mov	r0, sl
 800e908:	f7f1 fc8a 	bl	8000220 <memchr>
 800e90c:	b140      	cbz	r0, 800e920 <_vfiprintf_r+0x198>
 800e90e:	2340      	movs	r3, #64	; 0x40
 800e910:	eba0 000a 	sub.w	r0, r0, sl
 800e914:	fa03 f000 	lsl.w	r0, r3, r0
 800e918:	9b04      	ldr	r3, [sp, #16]
 800e91a:	4303      	orrs	r3, r0
 800e91c:	3401      	adds	r4, #1
 800e91e:	9304      	str	r3, [sp, #16]
 800e920:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e924:	482c      	ldr	r0, [pc, #176]	; (800e9d8 <_vfiprintf_r+0x250>)
 800e926:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e92a:	2206      	movs	r2, #6
 800e92c:	f7f1 fc78 	bl	8000220 <memchr>
 800e930:	2800      	cmp	r0, #0
 800e932:	d03f      	beq.n	800e9b4 <_vfiprintf_r+0x22c>
 800e934:	4b29      	ldr	r3, [pc, #164]	; (800e9dc <_vfiprintf_r+0x254>)
 800e936:	bb1b      	cbnz	r3, 800e980 <_vfiprintf_r+0x1f8>
 800e938:	9b03      	ldr	r3, [sp, #12]
 800e93a:	3307      	adds	r3, #7
 800e93c:	f023 0307 	bic.w	r3, r3, #7
 800e940:	3308      	adds	r3, #8
 800e942:	9303      	str	r3, [sp, #12]
 800e944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e946:	443b      	add	r3, r7
 800e948:	9309      	str	r3, [sp, #36]	; 0x24
 800e94a:	e767      	b.n	800e81c <_vfiprintf_r+0x94>
 800e94c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e950:	460c      	mov	r4, r1
 800e952:	2001      	movs	r0, #1
 800e954:	e7a5      	b.n	800e8a2 <_vfiprintf_r+0x11a>
 800e956:	2300      	movs	r3, #0
 800e958:	3401      	adds	r4, #1
 800e95a:	9305      	str	r3, [sp, #20]
 800e95c:	4619      	mov	r1, r3
 800e95e:	f04f 0c0a 	mov.w	ip, #10
 800e962:	4620      	mov	r0, r4
 800e964:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e968:	3a30      	subs	r2, #48	; 0x30
 800e96a:	2a09      	cmp	r2, #9
 800e96c:	d903      	bls.n	800e976 <_vfiprintf_r+0x1ee>
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d0c5      	beq.n	800e8fe <_vfiprintf_r+0x176>
 800e972:	9105      	str	r1, [sp, #20]
 800e974:	e7c3      	b.n	800e8fe <_vfiprintf_r+0x176>
 800e976:	fb0c 2101 	mla	r1, ip, r1, r2
 800e97a:	4604      	mov	r4, r0
 800e97c:	2301      	movs	r3, #1
 800e97e:	e7f0      	b.n	800e962 <_vfiprintf_r+0x1da>
 800e980:	ab03      	add	r3, sp, #12
 800e982:	9300      	str	r3, [sp, #0]
 800e984:	462a      	mov	r2, r5
 800e986:	4b16      	ldr	r3, [pc, #88]	; (800e9e0 <_vfiprintf_r+0x258>)
 800e988:	a904      	add	r1, sp, #16
 800e98a:	4630      	mov	r0, r6
 800e98c:	f7fd ff96 	bl	800c8bc <_printf_float>
 800e990:	4607      	mov	r7, r0
 800e992:	1c78      	adds	r0, r7, #1
 800e994:	d1d6      	bne.n	800e944 <_vfiprintf_r+0x1bc>
 800e996:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e998:	07d9      	lsls	r1, r3, #31
 800e99a:	d405      	bmi.n	800e9a8 <_vfiprintf_r+0x220>
 800e99c:	89ab      	ldrh	r3, [r5, #12]
 800e99e:	059a      	lsls	r2, r3, #22
 800e9a0:	d402      	bmi.n	800e9a8 <_vfiprintf_r+0x220>
 800e9a2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e9a4:	f000 faaf 	bl	800ef06 <__retarget_lock_release_recursive>
 800e9a8:	89ab      	ldrh	r3, [r5, #12]
 800e9aa:	065b      	lsls	r3, r3, #25
 800e9ac:	f53f af12 	bmi.w	800e7d4 <_vfiprintf_r+0x4c>
 800e9b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e9b2:	e711      	b.n	800e7d8 <_vfiprintf_r+0x50>
 800e9b4:	ab03      	add	r3, sp, #12
 800e9b6:	9300      	str	r3, [sp, #0]
 800e9b8:	462a      	mov	r2, r5
 800e9ba:	4b09      	ldr	r3, [pc, #36]	; (800e9e0 <_vfiprintf_r+0x258>)
 800e9bc:	a904      	add	r1, sp, #16
 800e9be:	4630      	mov	r0, r6
 800e9c0:	f7fe fa20 	bl	800ce04 <_printf_i>
 800e9c4:	e7e4      	b.n	800e990 <_vfiprintf_r+0x208>
 800e9c6:	bf00      	nop
 800e9c8:	08010b14 	.word	0x08010b14
 800e9cc:	08010b34 	.word	0x08010b34
 800e9d0:	08010af4 	.word	0x08010af4
 800e9d4:	080109e2 	.word	0x080109e2
 800e9d8:	080109ec 	.word	0x080109ec
 800e9dc:	0800c8bd 	.word	0x0800c8bd
 800e9e0:	0800e763 	.word	0x0800e763
 800e9e4:	080109e8 	.word	0x080109e8

0800e9e8 <__swbuf_r>:
 800e9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ea:	460e      	mov	r6, r1
 800e9ec:	4614      	mov	r4, r2
 800e9ee:	4605      	mov	r5, r0
 800e9f0:	b118      	cbz	r0, 800e9fa <__swbuf_r+0x12>
 800e9f2:	6983      	ldr	r3, [r0, #24]
 800e9f4:	b90b      	cbnz	r3, 800e9fa <__swbuf_r+0x12>
 800e9f6:	f000 f9e7 	bl	800edc8 <__sinit>
 800e9fa:	4b21      	ldr	r3, [pc, #132]	; (800ea80 <__swbuf_r+0x98>)
 800e9fc:	429c      	cmp	r4, r3
 800e9fe:	d12b      	bne.n	800ea58 <__swbuf_r+0x70>
 800ea00:	686c      	ldr	r4, [r5, #4]
 800ea02:	69a3      	ldr	r3, [r4, #24]
 800ea04:	60a3      	str	r3, [r4, #8]
 800ea06:	89a3      	ldrh	r3, [r4, #12]
 800ea08:	071a      	lsls	r2, r3, #28
 800ea0a:	d52f      	bpl.n	800ea6c <__swbuf_r+0x84>
 800ea0c:	6923      	ldr	r3, [r4, #16]
 800ea0e:	b36b      	cbz	r3, 800ea6c <__swbuf_r+0x84>
 800ea10:	6923      	ldr	r3, [r4, #16]
 800ea12:	6820      	ldr	r0, [r4, #0]
 800ea14:	1ac0      	subs	r0, r0, r3
 800ea16:	6963      	ldr	r3, [r4, #20]
 800ea18:	b2f6      	uxtb	r6, r6
 800ea1a:	4283      	cmp	r3, r0
 800ea1c:	4637      	mov	r7, r6
 800ea1e:	dc04      	bgt.n	800ea2a <__swbuf_r+0x42>
 800ea20:	4621      	mov	r1, r4
 800ea22:	4628      	mov	r0, r5
 800ea24:	f000 f93c 	bl	800eca0 <_fflush_r>
 800ea28:	bb30      	cbnz	r0, 800ea78 <__swbuf_r+0x90>
 800ea2a:	68a3      	ldr	r3, [r4, #8]
 800ea2c:	3b01      	subs	r3, #1
 800ea2e:	60a3      	str	r3, [r4, #8]
 800ea30:	6823      	ldr	r3, [r4, #0]
 800ea32:	1c5a      	adds	r2, r3, #1
 800ea34:	6022      	str	r2, [r4, #0]
 800ea36:	701e      	strb	r6, [r3, #0]
 800ea38:	6963      	ldr	r3, [r4, #20]
 800ea3a:	3001      	adds	r0, #1
 800ea3c:	4283      	cmp	r3, r0
 800ea3e:	d004      	beq.n	800ea4a <__swbuf_r+0x62>
 800ea40:	89a3      	ldrh	r3, [r4, #12]
 800ea42:	07db      	lsls	r3, r3, #31
 800ea44:	d506      	bpl.n	800ea54 <__swbuf_r+0x6c>
 800ea46:	2e0a      	cmp	r6, #10
 800ea48:	d104      	bne.n	800ea54 <__swbuf_r+0x6c>
 800ea4a:	4621      	mov	r1, r4
 800ea4c:	4628      	mov	r0, r5
 800ea4e:	f000 f927 	bl	800eca0 <_fflush_r>
 800ea52:	b988      	cbnz	r0, 800ea78 <__swbuf_r+0x90>
 800ea54:	4638      	mov	r0, r7
 800ea56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea58:	4b0a      	ldr	r3, [pc, #40]	; (800ea84 <__swbuf_r+0x9c>)
 800ea5a:	429c      	cmp	r4, r3
 800ea5c:	d101      	bne.n	800ea62 <__swbuf_r+0x7a>
 800ea5e:	68ac      	ldr	r4, [r5, #8]
 800ea60:	e7cf      	b.n	800ea02 <__swbuf_r+0x1a>
 800ea62:	4b09      	ldr	r3, [pc, #36]	; (800ea88 <__swbuf_r+0xa0>)
 800ea64:	429c      	cmp	r4, r3
 800ea66:	bf08      	it	eq
 800ea68:	68ec      	ldreq	r4, [r5, #12]
 800ea6a:	e7ca      	b.n	800ea02 <__swbuf_r+0x1a>
 800ea6c:	4621      	mov	r1, r4
 800ea6e:	4628      	mov	r0, r5
 800ea70:	f000 f81a 	bl	800eaa8 <__swsetup_r>
 800ea74:	2800      	cmp	r0, #0
 800ea76:	d0cb      	beq.n	800ea10 <__swbuf_r+0x28>
 800ea78:	f04f 37ff 	mov.w	r7, #4294967295
 800ea7c:	e7ea      	b.n	800ea54 <__swbuf_r+0x6c>
 800ea7e:	bf00      	nop
 800ea80:	08010b14 	.word	0x08010b14
 800ea84:	08010b34 	.word	0x08010b34
 800ea88:	08010af4 	.word	0x08010af4

0800ea8c <__ascii_wctomb>:
 800ea8c:	b149      	cbz	r1, 800eaa2 <__ascii_wctomb+0x16>
 800ea8e:	2aff      	cmp	r2, #255	; 0xff
 800ea90:	bf85      	ittet	hi
 800ea92:	238a      	movhi	r3, #138	; 0x8a
 800ea94:	6003      	strhi	r3, [r0, #0]
 800ea96:	700a      	strbls	r2, [r1, #0]
 800ea98:	f04f 30ff 	movhi.w	r0, #4294967295
 800ea9c:	bf98      	it	ls
 800ea9e:	2001      	movls	r0, #1
 800eaa0:	4770      	bx	lr
 800eaa2:	4608      	mov	r0, r1
 800eaa4:	4770      	bx	lr
	...

0800eaa8 <__swsetup_r>:
 800eaa8:	4b32      	ldr	r3, [pc, #200]	; (800eb74 <__swsetup_r+0xcc>)
 800eaaa:	b570      	push	{r4, r5, r6, lr}
 800eaac:	681d      	ldr	r5, [r3, #0]
 800eaae:	4606      	mov	r6, r0
 800eab0:	460c      	mov	r4, r1
 800eab2:	b125      	cbz	r5, 800eabe <__swsetup_r+0x16>
 800eab4:	69ab      	ldr	r3, [r5, #24]
 800eab6:	b913      	cbnz	r3, 800eabe <__swsetup_r+0x16>
 800eab8:	4628      	mov	r0, r5
 800eaba:	f000 f985 	bl	800edc8 <__sinit>
 800eabe:	4b2e      	ldr	r3, [pc, #184]	; (800eb78 <__swsetup_r+0xd0>)
 800eac0:	429c      	cmp	r4, r3
 800eac2:	d10f      	bne.n	800eae4 <__swsetup_r+0x3c>
 800eac4:	686c      	ldr	r4, [r5, #4]
 800eac6:	89a3      	ldrh	r3, [r4, #12]
 800eac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eacc:	0719      	lsls	r1, r3, #28
 800eace:	d42c      	bmi.n	800eb2a <__swsetup_r+0x82>
 800ead0:	06dd      	lsls	r5, r3, #27
 800ead2:	d411      	bmi.n	800eaf8 <__swsetup_r+0x50>
 800ead4:	2309      	movs	r3, #9
 800ead6:	6033      	str	r3, [r6, #0]
 800ead8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800eadc:	81a3      	strh	r3, [r4, #12]
 800eade:	f04f 30ff 	mov.w	r0, #4294967295
 800eae2:	e03e      	b.n	800eb62 <__swsetup_r+0xba>
 800eae4:	4b25      	ldr	r3, [pc, #148]	; (800eb7c <__swsetup_r+0xd4>)
 800eae6:	429c      	cmp	r4, r3
 800eae8:	d101      	bne.n	800eaee <__swsetup_r+0x46>
 800eaea:	68ac      	ldr	r4, [r5, #8]
 800eaec:	e7eb      	b.n	800eac6 <__swsetup_r+0x1e>
 800eaee:	4b24      	ldr	r3, [pc, #144]	; (800eb80 <__swsetup_r+0xd8>)
 800eaf0:	429c      	cmp	r4, r3
 800eaf2:	bf08      	it	eq
 800eaf4:	68ec      	ldreq	r4, [r5, #12]
 800eaf6:	e7e6      	b.n	800eac6 <__swsetup_r+0x1e>
 800eaf8:	0758      	lsls	r0, r3, #29
 800eafa:	d512      	bpl.n	800eb22 <__swsetup_r+0x7a>
 800eafc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eafe:	b141      	cbz	r1, 800eb12 <__swsetup_r+0x6a>
 800eb00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eb04:	4299      	cmp	r1, r3
 800eb06:	d002      	beq.n	800eb0e <__swsetup_r+0x66>
 800eb08:	4630      	mov	r0, r6
 800eb0a:	f7ff fcd5 	bl	800e4b8 <_free_r>
 800eb0e:	2300      	movs	r3, #0
 800eb10:	6363      	str	r3, [r4, #52]	; 0x34
 800eb12:	89a3      	ldrh	r3, [r4, #12]
 800eb14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eb18:	81a3      	strh	r3, [r4, #12]
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	6063      	str	r3, [r4, #4]
 800eb1e:	6923      	ldr	r3, [r4, #16]
 800eb20:	6023      	str	r3, [r4, #0]
 800eb22:	89a3      	ldrh	r3, [r4, #12]
 800eb24:	f043 0308 	orr.w	r3, r3, #8
 800eb28:	81a3      	strh	r3, [r4, #12]
 800eb2a:	6923      	ldr	r3, [r4, #16]
 800eb2c:	b94b      	cbnz	r3, 800eb42 <__swsetup_r+0x9a>
 800eb2e:	89a3      	ldrh	r3, [r4, #12]
 800eb30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800eb34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eb38:	d003      	beq.n	800eb42 <__swsetup_r+0x9a>
 800eb3a:	4621      	mov	r1, r4
 800eb3c:	4630      	mov	r0, r6
 800eb3e:	f000 fa09 	bl	800ef54 <__smakebuf_r>
 800eb42:	89a0      	ldrh	r0, [r4, #12]
 800eb44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eb48:	f010 0301 	ands.w	r3, r0, #1
 800eb4c:	d00a      	beq.n	800eb64 <__swsetup_r+0xbc>
 800eb4e:	2300      	movs	r3, #0
 800eb50:	60a3      	str	r3, [r4, #8]
 800eb52:	6963      	ldr	r3, [r4, #20]
 800eb54:	425b      	negs	r3, r3
 800eb56:	61a3      	str	r3, [r4, #24]
 800eb58:	6923      	ldr	r3, [r4, #16]
 800eb5a:	b943      	cbnz	r3, 800eb6e <__swsetup_r+0xc6>
 800eb5c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800eb60:	d1ba      	bne.n	800ead8 <__swsetup_r+0x30>
 800eb62:	bd70      	pop	{r4, r5, r6, pc}
 800eb64:	0781      	lsls	r1, r0, #30
 800eb66:	bf58      	it	pl
 800eb68:	6963      	ldrpl	r3, [r4, #20]
 800eb6a:	60a3      	str	r3, [r4, #8]
 800eb6c:	e7f4      	b.n	800eb58 <__swsetup_r+0xb0>
 800eb6e:	2000      	movs	r0, #0
 800eb70:	e7f7      	b.n	800eb62 <__swsetup_r+0xba>
 800eb72:	bf00      	nop
 800eb74:	20000040 	.word	0x20000040
 800eb78:	08010b14 	.word	0x08010b14
 800eb7c:	08010b34 	.word	0x08010b34
 800eb80:	08010af4 	.word	0x08010af4

0800eb84 <abort>:
 800eb84:	b508      	push	{r3, lr}
 800eb86:	2006      	movs	r0, #6
 800eb88:	f000 fa4c 	bl	800f024 <raise>
 800eb8c:	2001      	movs	r0, #1
 800eb8e:	f001 fdaf 	bl	80106f0 <_exit>
	...

0800eb94 <__sflush_r>:
 800eb94:	898a      	ldrh	r2, [r1, #12]
 800eb96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb9a:	4605      	mov	r5, r0
 800eb9c:	0710      	lsls	r0, r2, #28
 800eb9e:	460c      	mov	r4, r1
 800eba0:	d458      	bmi.n	800ec54 <__sflush_r+0xc0>
 800eba2:	684b      	ldr	r3, [r1, #4]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	dc05      	bgt.n	800ebb4 <__sflush_r+0x20>
 800eba8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	dc02      	bgt.n	800ebb4 <__sflush_r+0x20>
 800ebae:	2000      	movs	r0, #0
 800ebb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ebb6:	2e00      	cmp	r6, #0
 800ebb8:	d0f9      	beq.n	800ebae <__sflush_r+0x1a>
 800ebba:	2300      	movs	r3, #0
 800ebbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ebc0:	682f      	ldr	r7, [r5, #0]
 800ebc2:	602b      	str	r3, [r5, #0]
 800ebc4:	d032      	beq.n	800ec2c <__sflush_r+0x98>
 800ebc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ebc8:	89a3      	ldrh	r3, [r4, #12]
 800ebca:	075a      	lsls	r2, r3, #29
 800ebcc:	d505      	bpl.n	800ebda <__sflush_r+0x46>
 800ebce:	6863      	ldr	r3, [r4, #4]
 800ebd0:	1ac0      	subs	r0, r0, r3
 800ebd2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ebd4:	b10b      	cbz	r3, 800ebda <__sflush_r+0x46>
 800ebd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ebd8:	1ac0      	subs	r0, r0, r3
 800ebda:	2300      	movs	r3, #0
 800ebdc:	4602      	mov	r2, r0
 800ebde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ebe0:	6a21      	ldr	r1, [r4, #32]
 800ebe2:	4628      	mov	r0, r5
 800ebe4:	47b0      	blx	r6
 800ebe6:	1c43      	adds	r3, r0, #1
 800ebe8:	89a3      	ldrh	r3, [r4, #12]
 800ebea:	d106      	bne.n	800ebfa <__sflush_r+0x66>
 800ebec:	6829      	ldr	r1, [r5, #0]
 800ebee:	291d      	cmp	r1, #29
 800ebf0:	d82c      	bhi.n	800ec4c <__sflush_r+0xb8>
 800ebf2:	4a2a      	ldr	r2, [pc, #168]	; (800ec9c <__sflush_r+0x108>)
 800ebf4:	40ca      	lsrs	r2, r1
 800ebf6:	07d6      	lsls	r6, r2, #31
 800ebf8:	d528      	bpl.n	800ec4c <__sflush_r+0xb8>
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	6062      	str	r2, [r4, #4]
 800ebfe:	04d9      	lsls	r1, r3, #19
 800ec00:	6922      	ldr	r2, [r4, #16]
 800ec02:	6022      	str	r2, [r4, #0]
 800ec04:	d504      	bpl.n	800ec10 <__sflush_r+0x7c>
 800ec06:	1c42      	adds	r2, r0, #1
 800ec08:	d101      	bne.n	800ec0e <__sflush_r+0x7a>
 800ec0a:	682b      	ldr	r3, [r5, #0]
 800ec0c:	b903      	cbnz	r3, 800ec10 <__sflush_r+0x7c>
 800ec0e:	6560      	str	r0, [r4, #84]	; 0x54
 800ec10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec12:	602f      	str	r7, [r5, #0]
 800ec14:	2900      	cmp	r1, #0
 800ec16:	d0ca      	beq.n	800ebae <__sflush_r+0x1a>
 800ec18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec1c:	4299      	cmp	r1, r3
 800ec1e:	d002      	beq.n	800ec26 <__sflush_r+0x92>
 800ec20:	4628      	mov	r0, r5
 800ec22:	f7ff fc49 	bl	800e4b8 <_free_r>
 800ec26:	2000      	movs	r0, #0
 800ec28:	6360      	str	r0, [r4, #52]	; 0x34
 800ec2a:	e7c1      	b.n	800ebb0 <__sflush_r+0x1c>
 800ec2c:	6a21      	ldr	r1, [r4, #32]
 800ec2e:	2301      	movs	r3, #1
 800ec30:	4628      	mov	r0, r5
 800ec32:	47b0      	blx	r6
 800ec34:	1c41      	adds	r1, r0, #1
 800ec36:	d1c7      	bne.n	800ebc8 <__sflush_r+0x34>
 800ec38:	682b      	ldr	r3, [r5, #0]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d0c4      	beq.n	800ebc8 <__sflush_r+0x34>
 800ec3e:	2b1d      	cmp	r3, #29
 800ec40:	d001      	beq.n	800ec46 <__sflush_r+0xb2>
 800ec42:	2b16      	cmp	r3, #22
 800ec44:	d101      	bne.n	800ec4a <__sflush_r+0xb6>
 800ec46:	602f      	str	r7, [r5, #0]
 800ec48:	e7b1      	b.n	800ebae <__sflush_r+0x1a>
 800ec4a:	89a3      	ldrh	r3, [r4, #12]
 800ec4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec50:	81a3      	strh	r3, [r4, #12]
 800ec52:	e7ad      	b.n	800ebb0 <__sflush_r+0x1c>
 800ec54:	690f      	ldr	r7, [r1, #16]
 800ec56:	2f00      	cmp	r7, #0
 800ec58:	d0a9      	beq.n	800ebae <__sflush_r+0x1a>
 800ec5a:	0793      	lsls	r3, r2, #30
 800ec5c:	680e      	ldr	r6, [r1, #0]
 800ec5e:	bf08      	it	eq
 800ec60:	694b      	ldreq	r3, [r1, #20]
 800ec62:	600f      	str	r7, [r1, #0]
 800ec64:	bf18      	it	ne
 800ec66:	2300      	movne	r3, #0
 800ec68:	eba6 0807 	sub.w	r8, r6, r7
 800ec6c:	608b      	str	r3, [r1, #8]
 800ec6e:	f1b8 0f00 	cmp.w	r8, #0
 800ec72:	dd9c      	ble.n	800ebae <__sflush_r+0x1a>
 800ec74:	6a21      	ldr	r1, [r4, #32]
 800ec76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ec78:	4643      	mov	r3, r8
 800ec7a:	463a      	mov	r2, r7
 800ec7c:	4628      	mov	r0, r5
 800ec7e:	47b0      	blx	r6
 800ec80:	2800      	cmp	r0, #0
 800ec82:	dc06      	bgt.n	800ec92 <__sflush_r+0xfe>
 800ec84:	89a3      	ldrh	r3, [r4, #12]
 800ec86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec8a:	81a3      	strh	r3, [r4, #12]
 800ec8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec90:	e78e      	b.n	800ebb0 <__sflush_r+0x1c>
 800ec92:	4407      	add	r7, r0
 800ec94:	eba8 0800 	sub.w	r8, r8, r0
 800ec98:	e7e9      	b.n	800ec6e <__sflush_r+0xda>
 800ec9a:	bf00      	nop
 800ec9c:	20400001 	.word	0x20400001

0800eca0 <_fflush_r>:
 800eca0:	b538      	push	{r3, r4, r5, lr}
 800eca2:	690b      	ldr	r3, [r1, #16]
 800eca4:	4605      	mov	r5, r0
 800eca6:	460c      	mov	r4, r1
 800eca8:	b913      	cbnz	r3, 800ecb0 <_fflush_r+0x10>
 800ecaa:	2500      	movs	r5, #0
 800ecac:	4628      	mov	r0, r5
 800ecae:	bd38      	pop	{r3, r4, r5, pc}
 800ecb0:	b118      	cbz	r0, 800ecba <_fflush_r+0x1a>
 800ecb2:	6983      	ldr	r3, [r0, #24]
 800ecb4:	b90b      	cbnz	r3, 800ecba <_fflush_r+0x1a>
 800ecb6:	f000 f887 	bl	800edc8 <__sinit>
 800ecba:	4b14      	ldr	r3, [pc, #80]	; (800ed0c <_fflush_r+0x6c>)
 800ecbc:	429c      	cmp	r4, r3
 800ecbe:	d11b      	bne.n	800ecf8 <_fflush_r+0x58>
 800ecc0:	686c      	ldr	r4, [r5, #4]
 800ecc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d0ef      	beq.n	800ecaa <_fflush_r+0xa>
 800ecca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eccc:	07d0      	lsls	r0, r2, #31
 800ecce:	d404      	bmi.n	800ecda <_fflush_r+0x3a>
 800ecd0:	0599      	lsls	r1, r3, #22
 800ecd2:	d402      	bmi.n	800ecda <_fflush_r+0x3a>
 800ecd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ecd6:	f000 f915 	bl	800ef04 <__retarget_lock_acquire_recursive>
 800ecda:	4628      	mov	r0, r5
 800ecdc:	4621      	mov	r1, r4
 800ecde:	f7ff ff59 	bl	800eb94 <__sflush_r>
 800ece2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ece4:	07da      	lsls	r2, r3, #31
 800ece6:	4605      	mov	r5, r0
 800ece8:	d4e0      	bmi.n	800ecac <_fflush_r+0xc>
 800ecea:	89a3      	ldrh	r3, [r4, #12]
 800ecec:	059b      	lsls	r3, r3, #22
 800ecee:	d4dd      	bmi.n	800ecac <_fflush_r+0xc>
 800ecf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ecf2:	f000 f908 	bl	800ef06 <__retarget_lock_release_recursive>
 800ecf6:	e7d9      	b.n	800ecac <_fflush_r+0xc>
 800ecf8:	4b05      	ldr	r3, [pc, #20]	; (800ed10 <_fflush_r+0x70>)
 800ecfa:	429c      	cmp	r4, r3
 800ecfc:	d101      	bne.n	800ed02 <_fflush_r+0x62>
 800ecfe:	68ac      	ldr	r4, [r5, #8]
 800ed00:	e7df      	b.n	800ecc2 <_fflush_r+0x22>
 800ed02:	4b04      	ldr	r3, [pc, #16]	; (800ed14 <_fflush_r+0x74>)
 800ed04:	429c      	cmp	r4, r3
 800ed06:	bf08      	it	eq
 800ed08:	68ec      	ldreq	r4, [r5, #12]
 800ed0a:	e7da      	b.n	800ecc2 <_fflush_r+0x22>
 800ed0c:	08010b14 	.word	0x08010b14
 800ed10:	08010b34 	.word	0x08010b34
 800ed14:	08010af4 	.word	0x08010af4

0800ed18 <std>:
 800ed18:	2300      	movs	r3, #0
 800ed1a:	b510      	push	{r4, lr}
 800ed1c:	4604      	mov	r4, r0
 800ed1e:	e9c0 3300 	strd	r3, r3, [r0]
 800ed22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ed26:	6083      	str	r3, [r0, #8]
 800ed28:	8181      	strh	r1, [r0, #12]
 800ed2a:	6643      	str	r3, [r0, #100]	; 0x64
 800ed2c:	81c2      	strh	r2, [r0, #14]
 800ed2e:	6183      	str	r3, [r0, #24]
 800ed30:	4619      	mov	r1, r3
 800ed32:	2208      	movs	r2, #8
 800ed34:	305c      	adds	r0, #92	; 0x5c
 800ed36:	f7fd fd19 	bl	800c76c <memset>
 800ed3a:	4b05      	ldr	r3, [pc, #20]	; (800ed50 <std+0x38>)
 800ed3c:	6263      	str	r3, [r4, #36]	; 0x24
 800ed3e:	4b05      	ldr	r3, [pc, #20]	; (800ed54 <std+0x3c>)
 800ed40:	62a3      	str	r3, [r4, #40]	; 0x28
 800ed42:	4b05      	ldr	r3, [pc, #20]	; (800ed58 <std+0x40>)
 800ed44:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ed46:	4b05      	ldr	r3, [pc, #20]	; (800ed5c <std+0x44>)
 800ed48:	6224      	str	r4, [r4, #32]
 800ed4a:	6323      	str	r3, [r4, #48]	; 0x30
 800ed4c:	bd10      	pop	{r4, pc}
 800ed4e:	bf00      	nop
 800ed50:	0800f05d 	.word	0x0800f05d
 800ed54:	0800f07f 	.word	0x0800f07f
 800ed58:	0800f0b7 	.word	0x0800f0b7
 800ed5c:	0800f0db 	.word	0x0800f0db

0800ed60 <_cleanup_r>:
 800ed60:	4901      	ldr	r1, [pc, #4]	; (800ed68 <_cleanup_r+0x8>)
 800ed62:	f000 b8af 	b.w	800eec4 <_fwalk_reent>
 800ed66:	bf00      	nop
 800ed68:	0800eca1 	.word	0x0800eca1

0800ed6c <__sfmoreglue>:
 800ed6c:	b570      	push	{r4, r5, r6, lr}
 800ed6e:	2268      	movs	r2, #104	; 0x68
 800ed70:	1e4d      	subs	r5, r1, #1
 800ed72:	4355      	muls	r5, r2
 800ed74:	460e      	mov	r6, r1
 800ed76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ed7a:	f7ff fc09 	bl	800e590 <_malloc_r>
 800ed7e:	4604      	mov	r4, r0
 800ed80:	b140      	cbz	r0, 800ed94 <__sfmoreglue+0x28>
 800ed82:	2100      	movs	r1, #0
 800ed84:	e9c0 1600 	strd	r1, r6, [r0]
 800ed88:	300c      	adds	r0, #12
 800ed8a:	60a0      	str	r0, [r4, #8]
 800ed8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ed90:	f7fd fcec 	bl	800c76c <memset>
 800ed94:	4620      	mov	r0, r4
 800ed96:	bd70      	pop	{r4, r5, r6, pc}

0800ed98 <__sfp_lock_acquire>:
 800ed98:	4801      	ldr	r0, [pc, #4]	; (800eda0 <__sfp_lock_acquire+0x8>)
 800ed9a:	f000 b8b3 	b.w	800ef04 <__retarget_lock_acquire_recursive>
 800ed9e:	bf00      	nop
 800eda0:	20000b8d 	.word	0x20000b8d

0800eda4 <__sfp_lock_release>:
 800eda4:	4801      	ldr	r0, [pc, #4]	; (800edac <__sfp_lock_release+0x8>)
 800eda6:	f000 b8ae 	b.w	800ef06 <__retarget_lock_release_recursive>
 800edaa:	bf00      	nop
 800edac:	20000b8d 	.word	0x20000b8d

0800edb0 <__sinit_lock_acquire>:
 800edb0:	4801      	ldr	r0, [pc, #4]	; (800edb8 <__sinit_lock_acquire+0x8>)
 800edb2:	f000 b8a7 	b.w	800ef04 <__retarget_lock_acquire_recursive>
 800edb6:	bf00      	nop
 800edb8:	20000b8e 	.word	0x20000b8e

0800edbc <__sinit_lock_release>:
 800edbc:	4801      	ldr	r0, [pc, #4]	; (800edc4 <__sinit_lock_release+0x8>)
 800edbe:	f000 b8a2 	b.w	800ef06 <__retarget_lock_release_recursive>
 800edc2:	bf00      	nop
 800edc4:	20000b8e 	.word	0x20000b8e

0800edc8 <__sinit>:
 800edc8:	b510      	push	{r4, lr}
 800edca:	4604      	mov	r4, r0
 800edcc:	f7ff fff0 	bl	800edb0 <__sinit_lock_acquire>
 800edd0:	69a3      	ldr	r3, [r4, #24]
 800edd2:	b11b      	cbz	r3, 800eddc <__sinit+0x14>
 800edd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800edd8:	f7ff bff0 	b.w	800edbc <__sinit_lock_release>
 800eddc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ede0:	6523      	str	r3, [r4, #80]	; 0x50
 800ede2:	4b13      	ldr	r3, [pc, #76]	; (800ee30 <__sinit+0x68>)
 800ede4:	4a13      	ldr	r2, [pc, #76]	; (800ee34 <__sinit+0x6c>)
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	62a2      	str	r2, [r4, #40]	; 0x28
 800edea:	42a3      	cmp	r3, r4
 800edec:	bf04      	itt	eq
 800edee:	2301      	moveq	r3, #1
 800edf0:	61a3      	streq	r3, [r4, #24]
 800edf2:	4620      	mov	r0, r4
 800edf4:	f000 f820 	bl	800ee38 <__sfp>
 800edf8:	6060      	str	r0, [r4, #4]
 800edfa:	4620      	mov	r0, r4
 800edfc:	f000 f81c 	bl	800ee38 <__sfp>
 800ee00:	60a0      	str	r0, [r4, #8]
 800ee02:	4620      	mov	r0, r4
 800ee04:	f000 f818 	bl	800ee38 <__sfp>
 800ee08:	2200      	movs	r2, #0
 800ee0a:	60e0      	str	r0, [r4, #12]
 800ee0c:	2104      	movs	r1, #4
 800ee0e:	6860      	ldr	r0, [r4, #4]
 800ee10:	f7ff ff82 	bl	800ed18 <std>
 800ee14:	68a0      	ldr	r0, [r4, #8]
 800ee16:	2201      	movs	r2, #1
 800ee18:	2109      	movs	r1, #9
 800ee1a:	f7ff ff7d 	bl	800ed18 <std>
 800ee1e:	68e0      	ldr	r0, [r4, #12]
 800ee20:	2202      	movs	r2, #2
 800ee22:	2112      	movs	r1, #18
 800ee24:	f7ff ff78 	bl	800ed18 <std>
 800ee28:	2301      	movs	r3, #1
 800ee2a:	61a3      	str	r3, [r4, #24]
 800ee2c:	e7d2      	b.n	800edd4 <__sinit+0xc>
 800ee2e:	bf00      	nop
 800ee30:	0801077c 	.word	0x0801077c
 800ee34:	0800ed61 	.word	0x0800ed61

0800ee38 <__sfp>:
 800ee38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee3a:	4607      	mov	r7, r0
 800ee3c:	f7ff ffac 	bl	800ed98 <__sfp_lock_acquire>
 800ee40:	4b1e      	ldr	r3, [pc, #120]	; (800eebc <__sfp+0x84>)
 800ee42:	681e      	ldr	r6, [r3, #0]
 800ee44:	69b3      	ldr	r3, [r6, #24]
 800ee46:	b913      	cbnz	r3, 800ee4e <__sfp+0x16>
 800ee48:	4630      	mov	r0, r6
 800ee4a:	f7ff ffbd 	bl	800edc8 <__sinit>
 800ee4e:	3648      	adds	r6, #72	; 0x48
 800ee50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ee54:	3b01      	subs	r3, #1
 800ee56:	d503      	bpl.n	800ee60 <__sfp+0x28>
 800ee58:	6833      	ldr	r3, [r6, #0]
 800ee5a:	b30b      	cbz	r3, 800eea0 <__sfp+0x68>
 800ee5c:	6836      	ldr	r6, [r6, #0]
 800ee5e:	e7f7      	b.n	800ee50 <__sfp+0x18>
 800ee60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ee64:	b9d5      	cbnz	r5, 800ee9c <__sfp+0x64>
 800ee66:	4b16      	ldr	r3, [pc, #88]	; (800eec0 <__sfp+0x88>)
 800ee68:	60e3      	str	r3, [r4, #12]
 800ee6a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ee6e:	6665      	str	r5, [r4, #100]	; 0x64
 800ee70:	f000 f847 	bl	800ef02 <__retarget_lock_init_recursive>
 800ee74:	f7ff ff96 	bl	800eda4 <__sfp_lock_release>
 800ee78:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ee7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ee80:	6025      	str	r5, [r4, #0]
 800ee82:	61a5      	str	r5, [r4, #24]
 800ee84:	2208      	movs	r2, #8
 800ee86:	4629      	mov	r1, r5
 800ee88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ee8c:	f7fd fc6e 	bl	800c76c <memset>
 800ee90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ee94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ee98:	4620      	mov	r0, r4
 800ee9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee9c:	3468      	adds	r4, #104	; 0x68
 800ee9e:	e7d9      	b.n	800ee54 <__sfp+0x1c>
 800eea0:	2104      	movs	r1, #4
 800eea2:	4638      	mov	r0, r7
 800eea4:	f7ff ff62 	bl	800ed6c <__sfmoreglue>
 800eea8:	4604      	mov	r4, r0
 800eeaa:	6030      	str	r0, [r6, #0]
 800eeac:	2800      	cmp	r0, #0
 800eeae:	d1d5      	bne.n	800ee5c <__sfp+0x24>
 800eeb0:	f7ff ff78 	bl	800eda4 <__sfp_lock_release>
 800eeb4:	230c      	movs	r3, #12
 800eeb6:	603b      	str	r3, [r7, #0]
 800eeb8:	e7ee      	b.n	800ee98 <__sfp+0x60>
 800eeba:	bf00      	nop
 800eebc:	0801077c 	.word	0x0801077c
 800eec0:	ffff0001 	.word	0xffff0001

0800eec4 <_fwalk_reent>:
 800eec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eec8:	4606      	mov	r6, r0
 800eeca:	4688      	mov	r8, r1
 800eecc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800eed0:	2700      	movs	r7, #0
 800eed2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eed6:	f1b9 0901 	subs.w	r9, r9, #1
 800eeda:	d505      	bpl.n	800eee8 <_fwalk_reent+0x24>
 800eedc:	6824      	ldr	r4, [r4, #0]
 800eede:	2c00      	cmp	r4, #0
 800eee0:	d1f7      	bne.n	800eed2 <_fwalk_reent+0xe>
 800eee2:	4638      	mov	r0, r7
 800eee4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eee8:	89ab      	ldrh	r3, [r5, #12]
 800eeea:	2b01      	cmp	r3, #1
 800eeec:	d907      	bls.n	800eefe <_fwalk_reent+0x3a>
 800eeee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eef2:	3301      	adds	r3, #1
 800eef4:	d003      	beq.n	800eefe <_fwalk_reent+0x3a>
 800eef6:	4629      	mov	r1, r5
 800eef8:	4630      	mov	r0, r6
 800eefa:	47c0      	blx	r8
 800eefc:	4307      	orrs	r7, r0
 800eefe:	3568      	adds	r5, #104	; 0x68
 800ef00:	e7e9      	b.n	800eed6 <_fwalk_reent+0x12>

0800ef02 <__retarget_lock_init_recursive>:
 800ef02:	4770      	bx	lr

0800ef04 <__retarget_lock_acquire_recursive>:
 800ef04:	4770      	bx	lr

0800ef06 <__retarget_lock_release_recursive>:
 800ef06:	4770      	bx	lr

0800ef08 <__swhatbuf_r>:
 800ef08:	b570      	push	{r4, r5, r6, lr}
 800ef0a:	460e      	mov	r6, r1
 800ef0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef10:	2900      	cmp	r1, #0
 800ef12:	b096      	sub	sp, #88	; 0x58
 800ef14:	4614      	mov	r4, r2
 800ef16:	461d      	mov	r5, r3
 800ef18:	da08      	bge.n	800ef2c <__swhatbuf_r+0x24>
 800ef1a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ef1e:	2200      	movs	r2, #0
 800ef20:	602a      	str	r2, [r5, #0]
 800ef22:	061a      	lsls	r2, r3, #24
 800ef24:	d410      	bmi.n	800ef48 <__swhatbuf_r+0x40>
 800ef26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef2a:	e00e      	b.n	800ef4a <__swhatbuf_r+0x42>
 800ef2c:	466a      	mov	r2, sp
 800ef2e:	f000 f8fb 	bl	800f128 <_fstat_r>
 800ef32:	2800      	cmp	r0, #0
 800ef34:	dbf1      	blt.n	800ef1a <__swhatbuf_r+0x12>
 800ef36:	9a01      	ldr	r2, [sp, #4]
 800ef38:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ef3c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ef40:	425a      	negs	r2, r3
 800ef42:	415a      	adcs	r2, r3
 800ef44:	602a      	str	r2, [r5, #0]
 800ef46:	e7ee      	b.n	800ef26 <__swhatbuf_r+0x1e>
 800ef48:	2340      	movs	r3, #64	; 0x40
 800ef4a:	2000      	movs	r0, #0
 800ef4c:	6023      	str	r3, [r4, #0]
 800ef4e:	b016      	add	sp, #88	; 0x58
 800ef50:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ef54 <__smakebuf_r>:
 800ef54:	898b      	ldrh	r3, [r1, #12]
 800ef56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ef58:	079d      	lsls	r5, r3, #30
 800ef5a:	4606      	mov	r6, r0
 800ef5c:	460c      	mov	r4, r1
 800ef5e:	d507      	bpl.n	800ef70 <__smakebuf_r+0x1c>
 800ef60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ef64:	6023      	str	r3, [r4, #0]
 800ef66:	6123      	str	r3, [r4, #16]
 800ef68:	2301      	movs	r3, #1
 800ef6a:	6163      	str	r3, [r4, #20]
 800ef6c:	b002      	add	sp, #8
 800ef6e:	bd70      	pop	{r4, r5, r6, pc}
 800ef70:	ab01      	add	r3, sp, #4
 800ef72:	466a      	mov	r2, sp
 800ef74:	f7ff ffc8 	bl	800ef08 <__swhatbuf_r>
 800ef78:	9900      	ldr	r1, [sp, #0]
 800ef7a:	4605      	mov	r5, r0
 800ef7c:	4630      	mov	r0, r6
 800ef7e:	f7ff fb07 	bl	800e590 <_malloc_r>
 800ef82:	b948      	cbnz	r0, 800ef98 <__smakebuf_r+0x44>
 800ef84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef88:	059a      	lsls	r2, r3, #22
 800ef8a:	d4ef      	bmi.n	800ef6c <__smakebuf_r+0x18>
 800ef8c:	f023 0303 	bic.w	r3, r3, #3
 800ef90:	f043 0302 	orr.w	r3, r3, #2
 800ef94:	81a3      	strh	r3, [r4, #12]
 800ef96:	e7e3      	b.n	800ef60 <__smakebuf_r+0xc>
 800ef98:	4b0d      	ldr	r3, [pc, #52]	; (800efd0 <__smakebuf_r+0x7c>)
 800ef9a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ef9c:	89a3      	ldrh	r3, [r4, #12]
 800ef9e:	6020      	str	r0, [r4, #0]
 800efa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efa4:	81a3      	strh	r3, [r4, #12]
 800efa6:	9b00      	ldr	r3, [sp, #0]
 800efa8:	6163      	str	r3, [r4, #20]
 800efaa:	9b01      	ldr	r3, [sp, #4]
 800efac:	6120      	str	r0, [r4, #16]
 800efae:	b15b      	cbz	r3, 800efc8 <__smakebuf_r+0x74>
 800efb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800efb4:	4630      	mov	r0, r6
 800efb6:	f000 f8c9 	bl	800f14c <_isatty_r>
 800efba:	b128      	cbz	r0, 800efc8 <__smakebuf_r+0x74>
 800efbc:	89a3      	ldrh	r3, [r4, #12]
 800efbe:	f023 0303 	bic.w	r3, r3, #3
 800efc2:	f043 0301 	orr.w	r3, r3, #1
 800efc6:	81a3      	strh	r3, [r4, #12]
 800efc8:	89a0      	ldrh	r0, [r4, #12]
 800efca:	4305      	orrs	r5, r0
 800efcc:	81a5      	strh	r5, [r4, #12]
 800efce:	e7cd      	b.n	800ef6c <__smakebuf_r+0x18>
 800efd0:	0800ed61 	.word	0x0800ed61

0800efd4 <_raise_r>:
 800efd4:	291f      	cmp	r1, #31
 800efd6:	b538      	push	{r3, r4, r5, lr}
 800efd8:	4604      	mov	r4, r0
 800efda:	460d      	mov	r5, r1
 800efdc:	d904      	bls.n	800efe8 <_raise_r+0x14>
 800efde:	2316      	movs	r3, #22
 800efe0:	6003      	str	r3, [r0, #0]
 800efe2:	f04f 30ff 	mov.w	r0, #4294967295
 800efe6:	bd38      	pop	{r3, r4, r5, pc}
 800efe8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800efea:	b112      	cbz	r2, 800eff2 <_raise_r+0x1e>
 800efec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eff0:	b94b      	cbnz	r3, 800f006 <_raise_r+0x32>
 800eff2:	4620      	mov	r0, r4
 800eff4:	f000 f830 	bl	800f058 <_getpid_r>
 800eff8:	462a      	mov	r2, r5
 800effa:	4601      	mov	r1, r0
 800effc:	4620      	mov	r0, r4
 800effe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f002:	f000 b817 	b.w	800f034 <_kill_r>
 800f006:	2b01      	cmp	r3, #1
 800f008:	d00a      	beq.n	800f020 <_raise_r+0x4c>
 800f00a:	1c59      	adds	r1, r3, #1
 800f00c:	d103      	bne.n	800f016 <_raise_r+0x42>
 800f00e:	2316      	movs	r3, #22
 800f010:	6003      	str	r3, [r0, #0]
 800f012:	2001      	movs	r0, #1
 800f014:	e7e7      	b.n	800efe6 <_raise_r+0x12>
 800f016:	2400      	movs	r4, #0
 800f018:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f01c:	4628      	mov	r0, r5
 800f01e:	4798      	blx	r3
 800f020:	2000      	movs	r0, #0
 800f022:	e7e0      	b.n	800efe6 <_raise_r+0x12>

0800f024 <raise>:
 800f024:	4b02      	ldr	r3, [pc, #8]	; (800f030 <raise+0xc>)
 800f026:	4601      	mov	r1, r0
 800f028:	6818      	ldr	r0, [r3, #0]
 800f02a:	f7ff bfd3 	b.w	800efd4 <_raise_r>
 800f02e:	bf00      	nop
 800f030:	20000040 	.word	0x20000040

0800f034 <_kill_r>:
 800f034:	b538      	push	{r3, r4, r5, lr}
 800f036:	4d07      	ldr	r5, [pc, #28]	; (800f054 <_kill_r+0x20>)
 800f038:	2300      	movs	r3, #0
 800f03a:	4604      	mov	r4, r0
 800f03c:	4608      	mov	r0, r1
 800f03e:	4611      	mov	r1, r2
 800f040:	602b      	str	r3, [r5, #0]
 800f042:	f001 fb27 	bl	8010694 <_kill>
 800f046:	1c43      	adds	r3, r0, #1
 800f048:	d102      	bne.n	800f050 <_kill_r+0x1c>
 800f04a:	682b      	ldr	r3, [r5, #0]
 800f04c:	b103      	cbz	r3, 800f050 <_kill_r+0x1c>
 800f04e:	6023      	str	r3, [r4, #0]
 800f050:	bd38      	pop	{r3, r4, r5, pc}
 800f052:	bf00      	nop
 800f054:	20000b88 	.word	0x20000b88

0800f058 <_getpid_r>:
 800f058:	f001 bb0c 	b.w	8010674 <_getpid>

0800f05c <__sread>:
 800f05c:	b510      	push	{r4, lr}
 800f05e:	460c      	mov	r4, r1
 800f060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f064:	f000 f894 	bl	800f190 <_read_r>
 800f068:	2800      	cmp	r0, #0
 800f06a:	bfab      	itete	ge
 800f06c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f06e:	89a3      	ldrhlt	r3, [r4, #12]
 800f070:	181b      	addge	r3, r3, r0
 800f072:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f076:	bfac      	ite	ge
 800f078:	6563      	strge	r3, [r4, #84]	; 0x54
 800f07a:	81a3      	strhlt	r3, [r4, #12]
 800f07c:	bd10      	pop	{r4, pc}

0800f07e <__swrite>:
 800f07e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f082:	461f      	mov	r7, r3
 800f084:	898b      	ldrh	r3, [r1, #12]
 800f086:	05db      	lsls	r3, r3, #23
 800f088:	4605      	mov	r5, r0
 800f08a:	460c      	mov	r4, r1
 800f08c:	4616      	mov	r6, r2
 800f08e:	d505      	bpl.n	800f09c <__swrite+0x1e>
 800f090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f094:	2302      	movs	r3, #2
 800f096:	2200      	movs	r2, #0
 800f098:	f000 f868 	bl	800f16c <_lseek_r>
 800f09c:	89a3      	ldrh	r3, [r4, #12]
 800f09e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f0a6:	81a3      	strh	r3, [r4, #12]
 800f0a8:	4632      	mov	r2, r6
 800f0aa:	463b      	mov	r3, r7
 800f0ac:	4628      	mov	r0, r5
 800f0ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0b2:	f000 b817 	b.w	800f0e4 <_write_r>

0800f0b6 <__sseek>:
 800f0b6:	b510      	push	{r4, lr}
 800f0b8:	460c      	mov	r4, r1
 800f0ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0be:	f000 f855 	bl	800f16c <_lseek_r>
 800f0c2:	1c43      	adds	r3, r0, #1
 800f0c4:	89a3      	ldrh	r3, [r4, #12]
 800f0c6:	bf15      	itete	ne
 800f0c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800f0ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f0ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f0d2:	81a3      	strheq	r3, [r4, #12]
 800f0d4:	bf18      	it	ne
 800f0d6:	81a3      	strhne	r3, [r4, #12]
 800f0d8:	bd10      	pop	{r4, pc}

0800f0da <__sclose>:
 800f0da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0de:	f000 b813 	b.w	800f108 <_close_r>
	...

0800f0e4 <_write_r>:
 800f0e4:	b538      	push	{r3, r4, r5, lr}
 800f0e6:	4d07      	ldr	r5, [pc, #28]	; (800f104 <_write_r+0x20>)
 800f0e8:	4604      	mov	r4, r0
 800f0ea:	4608      	mov	r0, r1
 800f0ec:	4611      	mov	r1, r2
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	602a      	str	r2, [r5, #0]
 800f0f2:	461a      	mov	r2, r3
 800f0f4:	f001 faf4 	bl	80106e0 <_write>
 800f0f8:	1c43      	adds	r3, r0, #1
 800f0fa:	d102      	bne.n	800f102 <_write_r+0x1e>
 800f0fc:	682b      	ldr	r3, [r5, #0]
 800f0fe:	b103      	cbz	r3, 800f102 <_write_r+0x1e>
 800f100:	6023      	str	r3, [r4, #0]
 800f102:	bd38      	pop	{r3, r4, r5, pc}
 800f104:	20000b88 	.word	0x20000b88

0800f108 <_close_r>:
 800f108:	b538      	push	{r3, r4, r5, lr}
 800f10a:	4d06      	ldr	r5, [pc, #24]	; (800f124 <_close_r+0x1c>)
 800f10c:	2300      	movs	r3, #0
 800f10e:	4604      	mov	r4, r0
 800f110:	4608      	mov	r0, r1
 800f112:	602b      	str	r3, [r5, #0]
 800f114:	f001 fa9e 	bl	8010654 <_close>
 800f118:	1c43      	adds	r3, r0, #1
 800f11a:	d102      	bne.n	800f122 <_close_r+0x1a>
 800f11c:	682b      	ldr	r3, [r5, #0]
 800f11e:	b103      	cbz	r3, 800f122 <_close_r+0x1a>
 800f120:	6023      	str	r3, [r4, #0]
 800f122:	bd38      	pop	{r3, r4, r5, pc}
 800f124:	20000b88 	.word	0x20000b88

0800f128 <_fstat_r>:
 800f128:	b538      	push	{r3, r4, r5, lr}
 800f12a:	4d07      	ldr	r5, [pc, #28]	; (800f148 <_fstat_r+0x20>)
 800f12c:	2300      	movs	r3, #0
 800f12e:	4604      	mov	r4, r0
 800f130:	4608      	mov	r0, r1
 800f132:	4611      	mov	r1, r2
 800f134:	602b      	str	r3, [r5, #0]
 800f136:	f001 fa95 	bl	8010664 <_fstat>
 800f13a:	1c43      	adds	r3, r0, #1
 800f13c:	d102      	bne.n	800f144 <_fstat_r+0x1c>
 800f13e:	682b      	ldr	r3, [r5, #0]
 800f140:	b103      	cbz	r3, 800f144 <_fstat_r+0x1c>
 800f142:	6023      	str	r3, [r4, #0]
 800f144:	bd38      	pop	{r3, r4, r5, pc}
 800f146:	bf00      	nop
 800f148:	20000b88 	.word	0x20000b88

0800f14c <_isatty_r>:
 800f14c:	b538      	push	{r3, r4, r5, lr}
 800f14e:	4d06      	ldr	r5, [pc, #24]	; (800f168 <_isatty_r+0x1c>)
 800f150:	2300      	movs	r3, #0
 800f152:	4604      	mov	r4, r0
 800f154:	4608      	mov	r0, r1
 800f156:	602b      	str	r3, [r5, #0]
 800f158:	f001 fa94 	bl	8010684 <_isatty>
 800f15c:	1c43      	adds	r3, r0, #1
 800f15e:	d102      	bne.n	800f166 <_isatty_r+0x1a>
 800f160:	682b      	ldr	r3, [r5, #0]
 800f162:	b103      	cbz	r3, 800f166 <_isatty_r+0x1a>
 800f164:	6023      	str	r3, [r4, #0]
 800f166:	bd38      	pop	{r3, r4, r5, pc}
 800f168:	20000b88 	.word	0x20000b88

0800f16c <_lseek_r>:
 800f16c:	b538      	push	{r3, r4, r5, lr}
 800f16e:	4d07      	ldr	r5, [pc, #28]	; (800f18c <_lseek_r+0x20>)
 800f170:	4604      	mov	r4, r0
 800f172:	4608      	mov	r0, r1
 800f174:	4611      	mov	r1, r2
 800f176:	2200      	movs	r2, #0
 800f178:	602a      	str	r2, [r5, #0]
 800f17a:	461a      	mov	r2, r3
 800f17c:	f001 fa92 	bl	80106a4 <_lseek>
 800f180:	1c43      	adds	r3, r0, #1
 800f182:	d102      	bne.n	800f18a <_lseek_r+0x1e>
 800f184:	682b      	ldr	r3, [r5, #0]
 800f186:	b103      	cbz	r3, 800f18a <_lseek_r+0x1e>
 800f188:	6023      	str	r3, [r4, #0]
 800f18a:	bd38      	pop	{r3, r4, r5, pc}
 800f18c:	20000b88 	.word	0x20000b88

0800f190 <_read_r>:
 800f190:	b538      	push	{r3, r4, r5, lr}
 800f192:	4d07      	ldr	r5, [pc, #28]	; (800f1b0 <_read_r+0x20>)
 800f194:	4604      	mov	r4, r0
 800f196:	4608      	mov	r0, r1
 800f198:	4611      	mov	r1, r2
 800f19a:	2200      	movs	r2, #0
 800f19c:	602a      	str	r2, [r5, #0]
 800f19e:	461a      	mov	r2, r3
 800f1a0:	f001 fa88 	bl	80106b4 <_read>
 800f1a4:	1c43      	adds	r3, r0, #1
 800f1a6:	d102      	bne.n	800f1ae <_read_r+0x1e>
 800f1a8:	682b      	ldr	r3, [r5, #0]
 800f1aa:	b103      	cbz	r3, 800f1ae <_read_r+0x1e>
 800f1ac:	6023      	str	r3, [r4, #0]
 800f1ae:	bd38      	pop	{r3, r4, r5, pc}
 800f1b0:	20000b88 	.word	0x20000b88
 800f1b4:	00000000 	.word	0x00000000

0800f1b8 <atan>:
 800f1b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1bc:	ec55 4b10 	vmov	r4, r5, d0
 800f1c0:	4bc3      	ldr	r3, [pc, #780]	; (800f4d0 <atan+0x318>)
 800f1c2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f1c6:	429e      	cmp	r6, r3
 800f1c8:	46ab      	mov	fp, r5
 800f1ca:	dd18      	ble.n	800f1fe <atan+0x46>
 800f1cc:	4bc1      	ldr	r3, [pc, #772]	; (800f4d4 <atan+0x31c>)
 800f1ce:	429e      	cmp	r6, r3
 800f1d0:	dc01      	bgt.n	800f1d6 <atan+0x1e>
 800f1d2:	d109      	bne.n	800f1e8 <atan+0x30>
 800f1d4:	b144      	cbz	r4, 800f1e8 <atan+0x30>
 800f1d6:	4622      	mov	r2, r4
 800f1d8:	462b      	mov	r3, r5
 800f1da:	4620      	mov	r0, r4
 800f1dc:	4629      	mov	r1, r5
 800f1de:	f7f1 f875 	bl	80002cc <__adddf3>
 800f1e2:	4604      	mov	r4, r0
 800f1e4:	460d      	mov	r5, r1
 800f1e6:	e006      	b.n	800f1f6 <atan+0x3e>
 800f1e8:	f1bb 0f00 	cmp.w	fp, #0
 800f1ec:	f300 8131 	bgt.w	800f452 <atan+0x29a>
 800f1f0:	a59b      	add	r5, pc, #620	; (adr r5, 800f460 <atan+0x2a8>)
 800f1f2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f1f6:	ec45 4b10 	vmov	d0, r4, r5
 800f1fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1fe:	4bb6      	ldr	r3, [pc, #728]	; (800f4d8 <atan+0x320>)
 800f200:	429e      	cmp	r6, r3
 800f202:	dc14      	bgt.n	800f22e <atan+0x76>
 800f204:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800f208:	429e      	cmp	r6, r3
 800f20a:	dc0d      	bgt.n	800f228 <atan+0x70>
 800f20c:	a396      	add	r3, pc, #600	; (adr r3, 800f468 <atan+0x2b0>)
 800f20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f212:	ee10 0a10 	vmov	r0, s0
 800f216:	4629      	mov	r1, r5
 800f218:	f7f1 f858 	bl	80002cc <__adddf3>
 800f21c:	4baf      	ldr	r3, [pc, #700]	; (800f4dc <atan+0x324>)
 800f21e:	2200      	movs	r2, #0
 800f220:	f7f1 fc9a 	bl	8000b58 <__aeabi_dcmpgt>
 800f224:	2800      	cmp	r0, #0
 800f226:	d1e6      	bne.n	800f1f6 <atan+0x3e>
 800f228:	f04f 3aff 	mov.w	sl, #4294967295
 800f22c:	e02b      	b.n	800f286 <atan+0xce>
 800f22e:	f000 f963 	bl	800f4f8 <fabs>
 800f232:	4bab      	ldr	r3, [pc, #684]	; (800f4e0 <atan+0x328>)
 800f234:	429e      	cmp	r6, r3
 800f236:	ec55 4b10 	vmov	r4, r5, d0
 800f23a:	f300 80bf 	bgt.w	800f3bc <atan+0x204>
 800f23e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800f242:	429e      	cmp	r6, r3
 800f244:	f300 80a0 	bgt.w	800f388 <atan+0x1d0>
 800f248:	ee10 2a10 	vmov	r2, s0
 800f24c:	ee10 0a10 	vmov	r0, s0
 800f250:	462b      	mov	r3, r5
 800f252:	4629      	mov	r1, r5
 800f254:	f7f1 f83a 	bl	80002cc <__adddf3>
 800f258:	4ba0      	ldr	r3, [pc, #640]	; (800f4dc <atan+0x324>)
 800f25a:	2200      	movs	r2, #0
 800f25c:	f7f1 f834 	bl	80002c8 <__aeabi_dsub>
 800f260:	2200      	movs	r2, #0
 800f262:	4606      	mov	r6, r0
 800f264:	460f      	mov	r7, r1
 800f266:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f26a:	4620      	mov	r0, r4
 800f26c:	4629      	mov	r1, r5
 800f26e:	f7f1 f82d 	bl	80002cc <__adddf3>
 800f272:	4602      	mov	r2, r0
 800f274:	460b      	mov	r3, r1
 800f276:	4630      	mov	r0, r6
 800f278:	4639      	mov	r1, r7
 800f27a:	f7f1 fb07 	bl	800088c <__aeabi_ddiv>
 800f27e:	f04f 0a00 	mov.w	sl, #0
 800f282:	4604      	mov	r4, r0
 800f284:	460d      	mov	r5, r1
 800f286:	4622      	mov	r2, r4
 800f288:	462b      	mov	r3, r5
 800f28a:	4620      	mov	r0, r4
 800f28c:	4629      	mov	r1, r5
 800f28e:	f7f1 f9d3 	bl	8000638 <__aeabi_dmul>
 800f292:	4602      	mov	r2, r0
 800f294:	460b      	mov	r3, r1
 800f296:	4680      	mov	r8, r0
 800f298:	4689      	mov	r9, r1
 800f29a:	f7f1 f9cd 	bl	8000638 <__aeabi_dmul>
 800f29e:	a374      	add	r3, pc, #464	; (adr r3, 800f470 <atan+0x2b8>)
 800f2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2a4:	4606      	mov	r6, r0
 800f2a6:	460f      	mov	r7, r1
 800f2a8:	f7f1 f9c6 	bl	8000638 <__aeabi_dmul>
 800f2ac:	a372      	add	r3, pc, #456	; (adr r3, 800f478 <atan+0x2c0>)
 800f2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2b2:	f7f1 f80b 	bl	80002cc <__adddf3>
 800f2b6:	4632      	mov	r2, r6
 800f2b8:	463b      	mov	r3, r7
 800f2ba:	f7f1 f9bd 	bl	8000638 <__aeabi_dmul>
 800f2be:	a370      	add	r3, pc, #448	; (adr r3, 800f480 <atan+0x2c8>)
 800f2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c4:	f7f1 f802 	bl	80002cc <__adddf3>
 800f2c8:	4632      	mov	r2, r6
 800f2ca:	463b      	mov	r3, r7
 800f2cc:	f7f1 f9b4 	bl	8000638 <__aeabi_dmul>
 800f2d0:	a36d      	add	r3, pc, #436	; (adr r3, 800f488 <atan+0x2d0>)
 800f2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d6:	f7f0 fff9 	bl	80002cc <__adddf3>
 800f2da:	4632      	mov	r2, r6
 800f2dc:	463b      	mov	r3, r7
 800f2de:	f7f1 f9ab 	bl	8000638 <__aeabi_dmul>
 800f2e2:	a36b      	add	r3, pc, #428	; (adr r3, 800f490 <atan+0x2d8>)
 800f2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e8:	f7f0 fff0 	bl	80002cc <__adddf3>
 800f2ec:	4632      	mov	r2, r6
 800f2ee:	463b      	mov	r3, r7
 800f2f0:	f7f1 f9a2 	bl	8000638 <__aeabi_dmul>
 800f2f4:	a368      	add	r3, pc, #416	; (adr r3, 800f498 <atan+0x2e0>)
 800f2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fa:	f7f0 ffe7 	bl	80002cc <__adddf3>
 800f2fe:	4642      	mov	r2, r8
 800f300:	464b      	mov	r3, r9
 800f302:	f7f1 f999 	bl	8000638 <__aeabi_dmul>
 800f306:	a366      	add	r3, pc, #408	; (adr r3, 800f4a0 <atan+0x2e8>)
 800f308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f30c:	4680      	mov	r8, r0
 800f30e:	4689      	mov	r9, r1
 800f310:	4630      	mov	r0, r6
 800f312:	4639      	mov	r1, r7
 800f314:	f7f1 f990 	bl	8000638 <__aeabi_dmul>
 800f318:	a363      	add	r3, pc, #396	; (adr r3, 800f4a8 <atan+0x2f0>)
 800f31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f31e:	f7f0 ffd3 	bl	80002c8 <__aeabi_dsub>
 800f322:	4632      	mov	r2, r6
 800f324:	463b      	mov	r3, r7
 800f326:	f7f1 f987 	bl	8000638 <__aeabi_dmul>
 800f32a:	a361      	add	r3, pc, #388	; (adr r3, 800f4b0 <atan+0x2f8>)
 800f32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f330:	f7f0 ffca 	bl	80002c8 <__aeabi_dsub>
 800f334:	4632      	mov	r2, r6
 800f336:	463b      	mov	r3, r7
 800f338:	f7f1 f97e 	bl	8000638 <__aeabi_dmul>
 800f33c:	a35e      	add	r3, pc, #376	; (adr r3, 800f4b8 <atan+0x300>)
 800f33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f342:	f7f0 ffc1 	bl	80002c8 <__aeabi_dsub>
 800f346:	4632      	mov	r2, r6
 800f348:	463b      	mov	r3, r7
 800f34a:	f7f1 f975 	bl	8000638 <__aeabi_dmul>
 800f34e:	a35c      	add	r3, pc, #368	; (adr r3, 800f4c0 <atan+0x308>)
 800f350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f354:	f7f0 ffb8 	bl	80002c8 <__aeabi_dsub>
 800f358:	4632      	mov	r2, r6
 800f35a:	463b      	mov	r3, r7
 800f35c:	f7f1 f96c 	bl	8000638 <__aeabi_dmul>
 800f360:	4602      	mov	r2, r0
 800f362:	460b      	mov	r3, r1
 800f364:	4640      	mov	r0, r8
 800f366:	4649      	mov	r1, r9
 800f368:	f7f0 ffb0 	bl	80002cc <__adddf3>
 800f36c:	4622      	mov	r2, r4
 800f36e:	462b      	mov	r3, r5
 800f370:	f7f1 f962 	bl	8000638 <__aeabi_dmul>
 800f374:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f378:	4602      	mov	r2, r0
 800f37a:	460b      	mov	r3, r1
 800f37c:	d14b      	bne.n	800f416 <atan+0x25e>
 800f37e:	4620      	mov	r0, r4
 800f380:	4629      	mov	r1, r5
 800f382:	f7f0 ffa1 	bl	80002c8 <__aeabi_dsub>
 800f386:	e72c      	b.n	800f1e2 <atan+0x2a>
 800f388:	ee10 0a10 	vmov	r0, s0
 800f38c:	4b53      	ldr	r3, [pc, #332]	; (800f4dc <atan+0x324>)
 800f38e:	2200      	movs	r2, #0
 800f390:	4629      	mov	r1, r5
 800f392:	f7f0 ff99 	bl	80002c8 <__aeabi_dsub>
 800f396:	4b51      	ldr	r3, [pc, #324]	; (800f4dc <atan+0x324>)
 800f398:	4606      	mov	r6, r0
 800f39a:	460f      	mov	r7, r1
 800f39c:	2200      	movs	r2, #0
 800f39e:	4620      	mov	r0, r4
 800f3a0:	4629      	mov	r1, r5
 800f3a2:	f7f0 ff93 	bl	80002cc <__adddf3>
 800f3a6:	4602      	mov	r2, r0
 800f3a8:	460b      	mov	r3, r1
 800f3aa:	4630      	mov	r0, r6
 800f3ac:	4639      	mov	r1, r7
 800f3ae:	f7f1 fa6d 	bl	800088c <__aeabi_ddiv>
 800f3b2:	f04f 0a01 	mov.w	sl, #1
 800f3b6:	4604      	mov	r4, r0
 800f3b8:	460d      	mov	r5, r1
 800f3ba:	e764      	b.n	800f286 <atan+0xce>
 800f3bc:	4b49      	ldr	r3, [pc, #292]	; (800f4e4 <atan+0x32c>)
 800f3be:	429e      	cmp	r6, r3
 800f3c0:	da1d      	bge.n	800f3fe <atan+0x246>
 800f3c2:	ee10 0a10 	vmov	r0, s0
 800f3c6:	4b48      	ldr	r3, [pc, #288]	; (800f4e8 <atan+0x330>)
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	4629      	mov	r1, r5
 800f3cc:	f7f0 ff7c 	bl	80002c8 <__aeabi_dsub>
 800f3d0:	4b45      	ldr	r3, [pc, #276]	; (800f4e8 <atan+0x330>)
 800f3d2:	4606      	mov	r6, r0
 800f3d4:	460f      	mov	r7, r1
 800f3d6:	2200      	movs	r2, #0
 800f3d8:	4620      	mov	r0, r4
 800f3da:	4629      	mov	r1, r5
 800f3dc:	f7f1 f92c 	bl	8000638 <__aeabi_dmul>
 800f3e0:	4b3e      	ldr	r3, [pc, #248]	; (800f4dc <atan+0x324>)
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	f7f0 ff72 	bl	80002cc <__adddf3>
 800f3e8:	4602      	mov	r2, r0
 800f3ea:	460b      	mov	r3, r1
 800f3ec:	4630      	mov	r0, r6
 800f3ee:	4639      	mov	r1, r7
 800f3f0:	f7f1 fa4c 	bl	800088c <__aeabi_ddiv>
 800f3f4:	f04f 0a02 	mov.w	sl, #2
 800f3f8:	4604      	mov	r4, r0
 800f3fa:	460d      	mov	r5, r1
 800f3fc:	e743      	b.n	800f286 <atan+0xce>
 800f3fe:	462b      	mov	r3, r5
 800f400:	ee10 2a10 	vmov	r2, s0
 800f404:	4939      	ldr	r1, [pc, #228]	; (800f4ec <atan+0x334>)
 800f406:	2000      	movs	r0, #0
 800f408:	f7f1 fa40 	bl	800088c <__aeabi_ddiv>
 800f40c:	f04f 0a03 	mov.w	sl, #3
 800f410:	4604      	mov	r4, r0
 800f412:	460d      	mov	r5, r1
 800f414:	e737      	b.n	800f286 <atan+0xce>
 800f416:	4b36      	ldr	r3, [pc, #216]	; (800f4f0 <atan+0x338>)
 800f418:	4e36      	ldr	r6, [pc, #216]	; (800f4f4 <atan+0x33c>)
 800f41a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f41e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800f422:	e9da 2300 	ldrd	r2, r3, [sl]
 800f426:	f7f0 ff4f 	bl	80002c8 <__aeabi_dsub>
 800f42a:	4622      	mov	r2, r4
 800f42c:	462b      	mov	r3, r5
 800f42e:	f7f0 ff4b 	bl	80002c8 <__aeabi_dsub>
 800f432:	4602      	mov	r2, r0
 800f434:	460b      	mov	r3, r1
 800f436:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f43a:	f7f0 ff45 	bl	80002c8 <__aeabi_dsub>
 800f43e:	f1bb 0f00 	cmp.w	fp, #0
 800f442:	4604      	mov	r4, r0
 800f444:	460d      	mov	r5, r1
 800f446:	f6bf aed6 	bge.w	800f1f6 <atan+0x3e>
 800f44a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f44e:	461d      	mov	r5, r3
 800f450:	e6d1      	b.n	800f1f6 <atan+0x3e>
 800f452:	a51d      	add	r5, pc, #116	; (adr r5, 800f4c8 <atan+0x310>)
 800f454:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f458:	e6cd      	b.n	800f1f6 <atan+0x3e>
 800f45a:	bf00      	nop
 800f45c:	f3af 8000 	nop.w
 800f460:	54442d18 	.word	0x54442d18
 800f464:	bff921fb 	.word	0xbff921fb
 800f468:	8800759c 	.word	0x8800759c
 800f46c:	7e37e43c 	.word	0x7e37e43c
 800f470:	e322da11 	.word	0xe322da11
 800f474:	3f90ad3a 	.word	0x3f90ad3a
 800f478:	24760deb 	.word	0x24760deb
 800f47c:	3fa97b4b 	.word	0x3fa97b4b
 800f480:	a0d03d51 	.word	0xa0d03d51
 800f484:	3fb10d66 	.word	0x3fb10d66
 800f488:	c54c206e 	.word	0xc54c206e
 800f48c:	3fb745cd 	.word	0x3fb745cd
 800f490:	920083ff 	.word	0x920083ff
 800f494:	3fc24924 	.word	0x3fc24924
 800f498:	5555550d 	.word	0x5555550d
 800f49c:	3fd55555 	.word	0x3fd55555
 800f4a0:	2c6a6c2f 	.word	0x2c6a6c2f
 800f4a4:	bfa2b444 	.word	0xbfa2b444
 800f4a8:	52defd9a 	.word	0x52defd9a
 800f4ac:	3fadde2d 	.word	0x3fadde2d
 800f4b0:	af749a6d 	.word	0xaf749a6d
 800f4b4:	3fb3b0f2 	.word	0x3fb3b0f2
 800f4b8:	fe231671 	.word	0xfe231671
 800f4bc:	3fbc71c6 	.word	0x3fbc71c6
 800f4c0:	9998ebc4 	.word	0x9998ebc4
 800f4c4:	3fc99999 	.word	0x3fc99999
 800f4c8:	54442d18 	.word	0x54442d18
 800f4cc:	3ff921fb 	.word	0x3ff921fb
 800f4d0:	440fffff 	.word	0x440fffff
 800f4d4:	7ff00000 	.word	0x7ff00000
 800f4d8:	3fdbffff 	.word	0x3fdbffff
 800f4dc:	3ff00000 	.word	0x3ff00000
 800f4e0:	3ff2ffff 	.word	0x3ff2ffff
 800f4e4:	40038000 	.word	0x40038000
 800f4e8:	3ff80000 	.word	0x3ff80000
 800f4ec:	bff00000 	.word	0xbff00000
 800f4f0:	08010b78 	.word	0x08010b78
 800f4f4:	08010b58 	.word	0x08010b58

0800f4f8 <fabs>:
 800f4f8:	ec51 0b10 	vmov	r0, r1, d0
 800f4fc:	ee10 2a10 	vmov	r2, s0
 800f500:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f504:	ec43 2b10 	vmov	d0, r2, r3
 800f508:	4770      	bx	lr
 800f50a:	0000      	movs	r0, r0
 800f50c:	0000      	movs	r0, r0
	...

0800f510 <tan>:
 800f510:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f512:	ec53 2b10 	vmov	r2, r3, d0
 800f516:	4816      	ldr	r0, [pc, #88]	; (800f570 <tan+0x60>)
 800f518:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f51c:	4281      	cmp	r1, r0
 800f51e:	dc07      	bgt.n	800f530 <tan+0x20>
 800f520:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800f568 <tan+0x58>
 800f524:	2001      	movs	r0, #1
 800f526:	b005      	add	sp, #20
 800f528:	f85d eb04 	ldr.w	lr, [sp], #4
 800f52c:	f000 bd80 	b.w	8010030 <__kernel_tan>
 800f530:	4810      	ldr	r0, [pc, #64]	; (800f574 <tan+0x64>)
 800f532:	4281      	cmp	r1, r0
 800f534:	dd09      	ble.n	800f54a <tan+0x3a>
 800f536:	ee10 0a10 	vmov	r0, s0
 800f53a:	4619      	mov	r1, r3
 800f53c:	f7f0 fec4 	bl	80002c8 <__aeabi_dsub>
 800f540:	ec41 0b10 	vmov	d0, r0, r1
 800f544:	b005      	add	sp, #20
 800f546:	f85d fb04 	ldr.w	pc, [sp], #4
 800f54a:	4668      	mov	r0, sp
 800f54c:	f000 f814 	bl	800f578 <__ieee754_rem_pio2>
 800f550:	0040      	lsls	r0, r0, #1
 800f552:	f000 0002 	and.w	r0, r0, #2
 800f556:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f55a:	ed9d 0b00 	vldr	d0, [sp]
 800f55e:	f1c0 0001 	rsb	r0, r0, #1
 800f562:	f000 fd65 	bl	8010030 <__kernel_tan>
 800f566:	e7ed      	b.n	800f544 <tan+0x34>
	...
 800f570:	3fe921fb 	.word	0x3fe921fb
 800f574:	7fefffff 	.word	0x7fefffff

0800f578 <__ieee754_rem_pio2>:
 800f578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f57c:	ed2d 8b02 	vpush	{d8}
 800f580:	ec55 4b10 	vmov	r4, r5, d0
 800f584:	4bca      	ldr	r3, [pc, #808]	; (800f8b0 <__ieee754_rem_pio2+0x338>)
 800f586:	b08b      	sub	sp, #44	; 0x2c
 800f588:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800f58c:	4598      	cmp	r8, r3
 800f58e:	4682      	mov	sl, r0
 800f590:	9502      	str	r5, [sp, #8]
 800f592:	dc08      	bgt.n	800f5a6 <__ieee754_rem_pio2+0x2e>
 800f594:	2200      	movs	r2, #0
 800f596:	2300      	movs	r3, #0
 800f598:	ed80 0b00 	vstr	d0, [r0]
 800f59c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f5a0:	f04f 0b00 	mov.w	fp, #0
 800f5a4:	e028      	b.n	800f5f8 <__ieee754_rem_pio2+0x80>
 800f5a6:	4bc3      	ldr	r3, [pc, #780]	; (800f8b4 <__ieee754_rem_pio2+0x33c>)
 800f5a8:	4598      	cmp	r8, r3
 800f5aa:	dc78      	bgt.n	800f69e <__ieee754_rem_pio2+0x126>
 800f5ac:	9b02      	ldr	r3, [sp, #8]
 800f5ae:	4ec2      	ldr	r6, [pc, #776]	; (800f8b8 <__ieee754_rem_pio2+0x340>)
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	ee10 0a10 	vmov	r0, s0
 800f5b6:	a3b0      	add	r3, pc, #704	; (adr r3, 800f878 <__ieee754_rem_pio2+0x300>)
 800f5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5bc:	4629      	mov	r1, r5
 800f5be:	dd39      	ble.n	800f634 <__ieee754_rem_pio2+0xbc>
 800f5c0:	f7f0 fe82 	bl	80002c8 <__aeabi_dsub>
 800f5c4:	45b0      	cmp	r8, r6
 800f5c6:	4604      	mov	r4, r0
 800f5c8:	460d      	mov	r5, r1
 800f5ca:	d01b      	beq.n	800f604 <__ieee754_rem_pio2+0x8c>
 800f5cc:	a3ac      	add	r3, pc, #688	; (adr r3, 800f880 <__ieee754_rem_pio2+0x308>)
 800f5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d2:	f7f0 fe79 	bl	80002c8 <__aeabi_dsub>
 800f5d6:	4602      	mov	r2, r0
 800f5d8:	460b      	mov	r3, r1
 800f5da:	e9ca 2300 	strd	r2, r3, [sl]
 800f5de:	4620      	mov	r0, r4
 800f5e0:	4629      	mov	r1, r5
 800f5e2:	f7f0 fe71 	bl	80002c8 <__aeabi_dsub>
 800f5e6:	a3a6      	add	r3, pc, #664	; (adr r3, 800f880 <__ieee754_rem_pio2+0x308>)
 800f5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ec:	f7f0 fe6c 	bl	80002c8 <__aeabi_dsub>
 800f5f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f5f4:	f04f 0b01 	mov.w	fp, #1
 800f5f8:	4658      	mov	r0, fp
 800f5fa:	b00b      	add	sp, #44	; 0x2c
 800f5fc:	ecbd 8b02 	vpop	{d8}
 800f600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f604:	a3a0      	add	r3, pc, #640	; (adr r3, 800f888 <__ieee754_rem_pio2+0x310>)
 800f606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60a:	f7f0 fe5d 	bl	80002c8 <__aeabi_dsub>
 800f60e:	a3a0      	add	r3, pc, #640	; (adr r3, 800f890 <__ieee754_rem_pio2+0x318>)
 800f610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f614:	4604      	mov	r4, r0
 800f616:	460d      	mov	r5, r1
 800f618:	f7f0 fe56 	bl	80002c8 <__aeabi_dsub>
 800f61c:	4602      	mov	r2, r0
 800f61e:	460b      	mov	r3, r1
 800f620:	e9ca 2300 	strd	r2, r3, [sl]
 800f624:	4620      	mov	r0, r4
 800f626:	4629      	mov	r1, r5
 800f628:	f7f0 fe4e 	bl	80002c8 <__aeabi_dsub>
 800f62c:	a398      	add	r3, pc, #608	; (adr r3, 800f890 <__ieee754_rem_pio2+0x318>)
 800f62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f632:	e7db      	b.n	800f5ec <__ieee754_rem_pio2+0x74>
 800f634:	f7f0 fe4a 	bl	80002cc <__adddf3>
 800f638:	45b0      	cmp	r8, r6
 800f63a:	4604      	mov	r4, r0
 800f63c:	460d      	mov	r5, r1
 800f63e:	d016      	beq.n	800f66e <__ieee754_rem_pio2+0xf6>
 800f640:	a38f      	add	r3, pc, #572	; (adr r3, 800f880 <__ieee754_rem_pio2+0x308>)
 800f642:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f646:	f7f0 fe41 	bl	80002cc <__adddf3>
 800f64a:	4602      	mov	r2, r0
 800f64c:	460b      	mov	r3, r1
 800f64e:	e9ca 2300 	strd	r2, r3, [sl]
 800f652:	4620      	mov	r0, r4
 800f654:	4629      	mov	r1, r5
 800f656:	f7f0 fe37 	bl	80002c8 <__aeabi_dsub>
 800f65a:	a389      	add	r3, pc, #548	; (adr r3, 800f880 <__ieee754_rem_pio2+0x308>)
 800f65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f660:	f7f0 fe34 	bl	80002cc <__adddf3>
 800f664:	f04f 3bff 	mov.w	fp, #4294967295
 800f668:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f66c:	e7c4      	b.n	800f5f8 <__ieee754_rem_pio2+0x80>
 800f66e:	a386      	add	r3, pc, #536	; (adr r3, 800f888 <__ieee754_rem_pio2+0x310>)
 800f670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f674:	f7f0 fe2a 	bl	80002cc <__adddf3>
 800f678:	a385      	add	r3, pc, #532	; (adr r3, 800f890 <__ieee754_rem_pio2+0x318>)
 800f67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f67e:	4604      	mov	r4, r0
 800f680:	460d      	mov	r5, r1
 800f682:	f7f0 fe23 	bl	80002cc <__adddf3>
 800f686:	4602      	mov	r2, r0
 800f688:	460b      	mov	r3, r1
 800f68a:	e9ca 2300 	strd	r2, r3, [sl]
 800f68e:	4620      	mov	r0, r4
 800f690:	4629      	mov	r1, r5
 800f692:	f7f0 fe19 	bl	80002c8 <__aeabi_dsub>
 800f696:	a37e      	add	r3, pc, #504	; (adr r3, 800f890 <__ieee754_rem_pio2+0x318>)
 800f698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f69c:	e7e0      	b.n	800f660 <__ieee754_rem_pio2+0xe8>
 800f69e:	4b87      	ldr	r3, [pc, #540]	; (800f8bc <__ieee754_rem_pio2+0x344>)
 800f6a0:	4598      	cmp	r8, r3
 800f6a2:	f300 80d9 	bgt.w	800f858 <__ieee754_rem_pio2+0x2e0>
 800f6a6:	f7ff ff27 	bl	800f4f8 <fabs>
 800f6aa:	ec55 4b10 	vmov	r4, r5, d0
 800f6ae:	ee10 0a10 	vmov	r0, s0
 800f6b2:	a379      	add	r3, pc, #484	; (adr r3, 800f898 <__ieee754_rem_pio2+0x320>)
 800f6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6b8:	4629      	mov	r1, r5
 800f6ba:	f7f0 ffbd 	bl	8000638 <__aeabi_dmul>
 800f6be:	4b80      	ldr	r3, [pc, #512]	; (800f8c0 <__ieee754_rem_pio2+0x348>)
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	f7f0 fe03 	bl	80002cc <__adddf3>
 800f6c6:	f7f1 fa67 	bl	8000b98 <__aeabi_d2iz>
 800f6ca:	4683      	mov	fp, r0
 800f6cc:	f7f0 ff4a 	bl	8000564 <__aeabi_i2d>
 800f6d0:	4602      	mov	r2, r0
 800f6d2:	460b      	mov	r3, r1
 800f6d4:	ec43 2b18 	vmov	d8, r2, r3
 800f6d8:	a367      	add	r3, pc, #412	; (adr r3, 800f878 <__ieee754_rem_pio2+0x300>)
 800f6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6de:	f7f0 ffab 	bl	8000638 <__aeabi_dmul>
 800f6e2:	4602      	mov	r2, r0
 800f6e4:	460b      	mov	r3, r1
 800f6e6:	4620      	mov	r0, r4
 800f6e8:	4629      	mov	r1, r5
 800f6ea:	f7f0 fded 	bl	80002c8 <__aeabi_dsub>
 800f6ee:	a364      	add	r3, pc, #400	; (adr r3, 800f880 <__ieee754_rem_pio2+0x308>)
 800f6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6f4:	4606      	mov	r6, r0
 800f6f6:	460f      	mov	r7, r1
 800f6f8:	ec51 0b18 	vmov	r0, r1, d8
 800f6fc:	f7f0 ff9c 	bl	8000638 <__aeabi_dmul>
 800f700:	f1bb 0f1f 	cmp.w	fp, #31
 800f704:	4604      	mov	r4, r0
 800f706:	460d      	mov	r5, r1
 800f708:	dc0d      	bgt.n	800f726 <__ieee754_rem_pio2+0x1ae>
 800f70a:	4b6e      	ldr	r3, [pc, #440]	; (800f8c4 <__ieee754_rem_pio2+0x34c>)
 800f70c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f714:	4543      	cmp	r3, r8
 800f716:	d006      	beq.n	800f726 <__ieee754_rem_pio2+0x1ae>
 800f718:	4622      	mov	r2, r4
 800f71a:	462b      	mov	r3, r5
 800f71c:	4630      	mov	r0, r6
 800f71e:	4639      	mov	r1, r7
 800f720:	f7f0 fdd2 	bl	80002c8 <__aeabi_dsub>
 800f724:	e00f      	b.n	800f746 <__ieee754_rem_pio2+0x1ce>
 800f726:	462b      	mov	r3, r5
 800f728:	4622      	mov	r2, r4
 800f72a:	4630      	mov	r0, r6
 800f72c:	4639      	mov	r1, r7
 800f72e:	f7f0 fdcb 	bl	80002c8 <__aeabi_dsub>
 800f732:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f736:	9303      	str	r3, [sp, #12]
 800f738:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f73c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800f740:	f1b8 0f10 	cmp.w	r8, #16
 800f744:	dc02      	bgt.n	800f74c <__ieee754_rem_pio2+0x1d4>
 800f746:	e9ca 0100 	strd	r0, r1, [sl]
 800f74a:	e039      	b.n	800f7c0 <__ieee754_rem_pio2+0x248>
 800f74c:	a34e      	add	r3, pc, #312	; (adr r3, 800f888 <__ieee754_rem_pio2+0x310>)
 800f74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f752:	ec51 0b18 	vmov	r0, r1, d8
 800f756:	f7f0 ff6f 	bl	8000638 <__aeabi_dmul>
 800f75a:	4604      	mov	r4, r0
 800f75c:	460d      	mov	r5, r1
 800f75e:	4602      	mov	r2, r0
 800f760:	460b      	mov	r3, r1
 800f762:	4630      	mov	r0, r6
 800f764:	4639      	mov	r1, r7
 800f766:	f7f0 fdaf 	bl	80002c8 <__aeabi_dsub>
 800f76a:	4602      	mov	r2, r0
 800f76c:	460b      	mov	r3, r1
 800f76e:	4680      	mov	r8, r0
 800f770:	4689      	mov	r9, r1
 800f772:	4630      	mov	r0, r6
 800f774:	4639      	mov	r1, r7
 800f776:	f7f0 fda7 	bl	80002c8 <__aeabi_dsub>
 800f77a:	4622      	mov	r2, r4
 800f77c:	462b      	mov	r3, r5
 800f77e:	f7f0 fda3 	bl	80002c8 <__aeabi_dsub>
 800f782:	a343      	add	r3, pc, #268	; (adr r3, 800f890 <__ieee754_rem_pio2+0x318>)
 800f784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f788:	4604      	mov	r4, r0
 800f78a:	460d      	mov	r5, r1
 800f78c:	ec51 0b18 	vmov	r0, r1, d8
 800f790:	f7f0 ff52 	bl	8000638 <__aeabi_dmul>
 800f794:	4622      	mov	r2, r4
 800f796:	462b      	mov	r3, r5
 800f798:	f7f0 fd96 	bl	80002c8 <__aeabi_dsub>
 800f79c:	4602      	mov	r2, r0
 800f79e:	460b      	mov	r3, r1
 800f7a0:	4604      	mov	r4, r0
 800f7a2:	460d      	mov	r5, r1
 800f7a4:	4640      	mov	r0, r8
 800f7a6:	4649      	mov	r1, r9
 800f7a8:	f7f0 fd8e 	bl	80002c8 <__aeabi_dsub>
 800f7ac:	9a03      	ldr	r2, [sp, #12]
 800f7ae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f7b2:	1ad3      	subs	r3, r2, r3
 800f7b4:	2b31      	cmp	r3, #49	; 0x31
 800f7b6:	dc24      	bgt.n	800f802 <__ieee754_rem_pio2+0x28a>
 800f7b8:	e9ca 0100 	strd	r0, r1, [sl]
 800f7bc:	4646      	mov	r6, r8
 800f7be:	464f      	mov	r7, r9
 800f7c0:	e9da 8900 	ldrd	r8, r9, [sl]
 800f7c4:	4630      	mov	r0, r6
 800f7c6:	4642      	mov	r2, r8
 800f7c8:	464b      	mov	r3, r9
 800f7ca:	4639      	mov	r1, r7
 800f7cc:	f7f0 fd7c 	bl	80002c8 <__aeabi_dsub>
 800f7d0:	462b      	mov	r3, r5
 800f7d2:	4622      	mov	r2, r4
 800f7d4:	f7f0 fd78 	bl	80002c8 <__aeabi_dsub>
 800f7d8:	9b02      	ldr	r3, [sp, #8]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f7e0:	f6bf af0a 	bge.w	800f5f8 <__ieee754_rem_pio2+0x80>
 800f7e4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f7e8:	f8ca 3004 	str.w	r3, [sl, #4]
 800f7ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f7f0:	f8ca 8000 	str.w	r8, [sl]
 800f7f4:	f8ca 0008 	str.w	r0, [sl, #8]
 800f7f8:	f8ca 300c 	str.w	r3, [sl, #12]
 800f7fc:	f1cb 0b00 	rsb	fp, fp, #0
 800f800:	e6fa      	b.n	800f5f8 <__ieee754_rem_pio2+0x80>
 800f802:	a327      	add	r3, pc, #156	; (adr r3, 800f8a0 <__ieee754_rem_pio2+0x328>)
 800f804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f808:	ec51 0b18 	vmov	r0, r1, d8
 800f80c:	f7f0 ff14 	bl	8000638 <__aeabi_dmul>
 800f810:	4604      	mov	r4, r0
 800f812:	460d      	mov	r5, r1
 800f814:	4602      	mov	r2, r0
 800f816:	460b      	mov	r3, r1
 800f818:	4640      	mov	r0, r8
 800f81a:	4649      	mov	r1, r9
 800f81c:	f7f0 fd54 	bl	80002c8 <__aeabi_dsub>
 800f820:	4602      	mov	r2, r0
 800f822:	460b      	mov	r3, r1
 800f824:	4606      	mov	r6, r0
 800f826:	460f      	mov	r7, r1
 800f828:	4640      	mov	r0, r8
 800f82a:	4649      	mov	r1, r9
 800f82c:	f7f0 fd4c 	bl	80002c8 <__aeabi_dsub>
 800f830:	4622      	mov	r2, r4
 800f832:	462b      	mov	r3, r5
 800f834:	f7f0 fd48 	bl	80002c8 <__aeabi_dsub>
 800f838:	a31b      	add	r3, pc, #108	; (adr r3, 800f8a8 <__ieee754_rem_pio2+0x330>)
 800f83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f83e:	4604      	mov	r4, r0
 800f840:	460d      	mov	r5, r1
 800f842:	ec51 0b18 	vmov	r0, r1, d8
 800f846:	f7f0 fef7 	bl	8000638 <__aeabi_dmul>
 800f84a:	4622      	mov	r2, r4
 800f84c:	462b      	mov	r3, r5
 800f84e:	f7f0 fd3b 	bl	80002c8 <__aeabi_dsub>
 800f852:	4604      	mov	r4, r0
 800f854:	460d      	mov	r5, r1
 800f856:	e75f      	b.n	800f718 <__ieee754_rem_pio2+0x1a0>
 800f858:	4b1b      	ldr	r3, [pc, #108]	; (800f8c8 <__ieee754_rem_pio2+0x350>)
 800f85a:	4598      	cmp	r8, r3
 800f85c:	dd36      	ble.n	800f8cc <__ieee754_rem_pio2+0x354>
 800f85e:	ee10 2a10 	vmov	r2, s0
 800f862:	462b      	mov	r3, r5
 800f864:	4620      	mov	r0, r4
 800f866:	4629      	mov	r1, r5
 800f868:	f7f0 fd2e 	bl	80002c8 <__aeabi_dsub>
 800f86c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f870:	e9ca 0100 	strd	r0, r1, [sl]
 800f874:	e694      	b.n	800f5a0 <__ieee754_rem_pio2+0x28>
 800f876:	bf00      	nop
 800f878:	54400000 	.word	0x54400000
 800f87c:	3ff921fb 	.word	0x3ff921fb
 800f880:	1a626331 	.word	0x1a626331
 800f884:	3dd0b461 	.word	0x3dd0b461
 800f888:	1a600000 	.word	0x1a600000
 800f88c:	3dd0b461 	.word	0x3dd0b461
 800f890:	2e037073 	.word	0x2e037073
 800f894:	3ba3198a 	.word	0x3ba3198a
 800f898:	6dc9c883 	.word	0x6dc9c883
 800f89c:	3fe45f30 	.word	0x3fe45f30
 800f8a0:	2e000000 	.word	0x2e000000
 800f8a4:	3ba3198a 	.word	0x3ba3198a
 800f8a8:	252049c1 	.word	0x252049c1
 800f8ac:	397b839a 	.word	0x397b839a
 800f8b0:	3fe921fb 	.word	0x3fe921fb
 800f8b4:	4002d97b 	.word	0x4002d97b
 800f8b8:	3ff921fb 	.word	0x3ff921fb
 800f8bc:	413921fb 	.word	0x413921fb
 800f8c0:	3fe00000 	.word	0x3fe00000
 800f8c4:	08010b98 	.word	0x08010b98
 800f8c8:	7fefffff 	.word	0x7fefffff
 800f8cc:	ea4f 5428 	mov.w	r4, r8, asr #20
 800f8d0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800f8d4:	ee10 0a10 	vmov	r0, s0
 800f8d8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800f8dc:	ee10 6a10 	vmov	r6, s0
 800f8e0:	460f      	mov	r7, r1
 800f8e2:	f7f1 f959 	bl	8000b98 <__aeabi_d2iz>
 800f8e6:	f7f0 fe3d 	bl	8000564 <__aeabi_i2d>
 800f8ea:	4602      	mov	r2, r0
 800f8ec:	460b      	mov	r3, r1
 800f8ee:	4630      	mov	r0, r6
 800f8f0:	4639      	mov	r1, r7
 800f8f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f8f6:	f7f0 fce7 	bl	80002c8 <__aeabi_dsub>
 800f8fa:	4b23      	ldr	r3, [pc, #140]	; (800f988 <__ieee754_rem_pio2+0x410>)
 800f8fc:	2200      	movs	r2, #0
 800f8fe:	f7f0 fe9b 	bl	8000638 <__aeabi_dmul>
 800f902:	460f      	mov	r7, r1
 800f904:	4606      	mov	r6, r0
 800f906:	f7f1 f947 	bl	8000b98 <__aeabi_d2iz>
 800f90a:	f7f0 fe2b 	bl	8000564 <__aeabi_i2d>
 800f90e:	4602      	mov	r2, r0
 800f910:	460b      	mov	r3, r1
 800f912:	4630      	mov	r0, r6
 800f914:	4639      	mov	r1, r7
 800f916:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f91a:	f7f0 fcd5 	bl	80002c8 <__aeabi_dsub>
 800f91e:	4b1a      	ldr	r3, [pc, #104]	; (800f988 <__ieee754_rem_pio2+0x410>)
 800f920:	2200      	movs	r2, #0
 800f922:	f7f0 fe89 	bl	8000638 <__aeabi_dmul>
 800f926:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f92a:	ad04      	add	r5, sp, #16
 800f92c:	f04f 0803 	mov.w	r8, #3
 800f930:	46a9      	mov	r9, r5
 800f932:	2600      	movs	r6, #0
 800f934:	2700      	movs	r7, #0
 800f936:	4632      	mov	r2, r6
 800f938:	463b      	mov	r3, r7
 800f93a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800f93e:	46c3      	mov	fp, r8
 800f940:	3d08      	subs	r5, #8
 800f942:	f108 38ff 	add.w	r8, r8, #4294967295
 800f946:	f7f1 f8df 	bl	8000b08 <__aeabi_dcmpeq>
 800f94a:	2800      	cmp	r0, #0
 800f94c:	d1f3      	bne.n	800f936 <__ieee754_rem_pio2+0x3be>
 800f94e:	4b0f      	ldr	r3, [pc, #60]	; (800f98c <__ieee754_rem_pio2+0x414>)
 800f950:	9301      	str	r3, [sp, #4]
 800f952:	2302      	movs	r3, #2
 800f954:	9300      	str	r3, [sp, #0]
 800f956:	4622      	mov	r2, r4
 800f958:	465b      	mov	r3, fp
 800f95a:	4651      	mov	r1, sl
 800f95c:	4648      	mov	r0, r9
 800f95e:	f000 f817 	bl	800f990 <__kernel_rem_pio2>
 800f962:	9b02      	ldr	r3, [sp, #8]
 800f964:	2b00      	cmp	r3, #0
 800f966:	4683      	mov	fp, r0
 800f968:	f6bf ae46 	bge.w	800f5f8 <__ieee754_rem_pio2+0x80>
 800f96c:	e9da 2100 	ldrd	r2, r1, [sl]
 800f970:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f974:	e9ca 2300 	strd	r2, r3, [sl]
 800f978:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800f97c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f980:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800f984:	e73a      	b.n	800f7fc <__ieee754_rem_pio2+0x284>
 800f986:	bf00      	nop
 800f988:	41700000 	.word	0x41700000
 800f98c:	08010c18 	.word	0x08010c18

0800f990 <__kernel_rem_pio2>:
 800f990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f994:	ed2d 8b02 	vpush	{d8}
 800f998:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f99c:	f112 0f14 	cmn.w	r2, #20
 800f9a0:	9308      	str	r3, [sp, #32]
 800f9a2:	9101      	str	r1, [sp, #4]
 800f9a4:	4bc4      	ldr	r3, [pc, #784]	; (800fcb8 <__kernel_rem_pio2+0x328>)
 800f9a6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800f9a8:	900b      	str	r0, [sp, #44]	; 0x2c
 800f9aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f9ae:	9302      	str	r3, [sp, #8]
 800f9b0:	9b08      	ldr	r3, [sp, #32]
 800f9b2:	f103 33ff 	add.w	r3, r3, #4294967295
 800f9b6:	bfa8      	it	ge
 800f9b8:	1ed4      	subge	r4, r2, #3
 800f9ba:	9306      	str	r3, [sp, #24]
 800f9bc:	bfb2      	itee	lt
 800f9be:	2400      	movlt	r4, #0
 800f9c0:	2318      	movge	r3, #24
 800f9c2:	fb94 f4f3 	sdivge	r4, r4, r3
 800f9c6:	f06f 0317 	mvn.w	r3, #23
 800f9ca:	fb04 3303 	mla	r3, r4, r3, r3
 800f9ce:	eb03 0a02 	add.w	sl, r3, r2
 800f9d2:	9b02      	ldr	r3, [sp, #8]
 800f9d4:	9a06      	ldr	r2, [sp, #24]
 800f9d6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800fca8 <__kernel_rem_pio2+0x318>
 800f9da:	eb03 0802 	add.w	r8, r3, r2
 800f9de:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f9e0:	1aa7      	subs	r7, r4, r2
 800f9e2:	ae22      	add	r6, sp, #136	; 0x88
 800f9e4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f9e8:	2500      	movs	r5, #0
 800f9ea:	4545      	cmp	r5, r8
 800f9ec:	dd13      	ble.n	800fa16 <__kernel_rem_pio2+0x86>
 800f9ee:	9b08      	ldr	r3, [sp, #32]
 800f9f0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800fca8 <__kernel_rem_pio2+0x318>
 800f9f4:	aa22      	add	r2, sp, #136	; 0x88
 800f9f6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f9fa:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800f9fe:	f04f 0800 	mov.w	r8, #0
 800fa02:	9b02      	ldr	r3, [sp, #8]
 800fa04:	4598      	cmp	r8, r3
 800fa06:	dc2f      	bgt.n	800fa68 <__kernel_rem_pio2+0xd8>
 800fa08:	ed8d 8b04 	vstr	d8, [sp, #16]
 800fa0c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800fa10:	462f      	mov	r7, r5
 800fa12:	2600      	movs	r6, #0
 800fa14:	e01b      	b.n	800fa4e <__kernel_rem_pio2+0xbe>
 800fa16:	42ef      	cmn	r7, r5
 800fa18:	d407      	bmi.n	800fa2a <__kernel_rem_pio2+0x9a>
 800fa1a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800fa1e:	f7f0 fda1 	bl	8000564 <__aeabi_i2d>
 800fa22:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fa26:	3501      	adds	r5, #1
 800fa28:	e7df      	b.n	800f9ea <__kernel_rem_pio2+0x5a>
 800fa2a:	ec51 0b18 	vmov	r0, r1, d8
 800fa2e:	e7f8      	b.n	800fa22 <__kernel_rem_pio2+0x92>
 800fa30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa34:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800fa38:	f7f0 fdfe 	bl	8000638 <__aeabi_dmul>
 800fa3c:	4602      	mov	r2, r0
 800fa3e:	460b      	mov	r3, r1
 800fa40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa44:	f7f0 fc42 	bl	80002cc <__adddf3>
 800fa48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa4c:	3601      	adds	r6, #1
 800fa4e:	9b06      	ldr	r3, [sp, #24]
 800fa50:	429e      	cmp	r6, r3
 800fa52:	f1a7 0708 	sub.w	r7, r7, #8
 800fa56:	ddeb      	ble.n	800fa30 <__kernel_rem_pio2+0xa0>
 800fa58:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fa5c:	f108 0801 	add.w	r8, r8, #1
 800fa60:	ecab 7b02 	vstmia	fp!, {d7}
 800fa64:	3508      	adds	r5, #8
 800fa66:	e7cc      	b.n	800fa02 <__kernel_rem_pio2+0x72>
 800fa68:	9b02      	ldr	r3, [sp, #8]
 800fa6a:	aa0e      	add	r2, sp, #56	; 0x38
 800fa6c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fa70:	930d      	str	r3, [sp, #52]	; 0x34
 800fa72:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800fa74:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800fa78:	9c02      	ldr	r4, [sp, #8]
 800fa7a:	930c      	str	r3, [sp, #48]	; 0x30
 800fa7c:	00e3      	lsls	r3, r4, #3
 800fa7e:	930a      	str	r3, [sp, #40]	; 0x28
 800fa80:	ab9a      	add	r3, sp, #616	; 0x268
 800fa82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fa86:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800fa8a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800fa8e:	ab72      	add	r3, sp, #456	; 0x1c8
 800fa90:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800fa94:	46c3      	mov	fp, r8
 800fa96:	46a1      	mov	r9, r4
 800fa98:	f1b9 0f00 	cmp.w	r9, #0
 800fa9c:	f1a5 0508 	sub.w	r5, r5, #8
 800faa0:	dc77      	bgt.n	800fb92 <__kernel_rem_pio2+0x202>
 800faa2:	ec47 6b10 	vmov	d0, r6, r7
 800faa6:	4650      	mov	r0, sl
 800faa8:	f000 fd4e 	bl	8010548 <scalbn>
 800faac:	ec57 6b10 	vmov	r6, r7, d0
 800fab0:	2200      	movs	r2, #0
 800fab2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800fab6:	ee10 0a10 	vmov	r0, s0
 800faba:	4639      	mov	r1, r7
 800fabc:	f7f0 fdbc 	bl	8000638 <__aeabi_dmul>
 800fac0:	ec41 0b10 	vmov	d0, r0, r1
 800fac4:	f000 fcc0 	bl	8010448 <floor>
 800fac8:	4b7c      	ldr	r3, [pc, #496]	; (800fcbc <__kernel_rem_pio2+0x32c>)
 800faca:	ec51 0b10 	vmov	r0, r1, d0
 800face:	2200      	movs	r2, #0
 800fad0:	f7f0 fdb2 	bl	8000638 <__aeabi_dmul>
 800fad4:	4602      	mov	r2, r0
 800fad6:	460b      	mov	r3, r1
 800fad8:	4630      	mov	r0, r6
 800fada:	4639      	mov	r1, r7
 800fadc:	f7f0 fbf4 	bl	80002c8 <__aeabi_dsub>
 800fae0:	460f      	mov	r7, r1
 800fae2:	4606      	mov	r6, r0
 800fae4:	f7f1 f858 	bl	8000b98 <__aeabi_d2iz>
 800fae8:	9004      	str	r0, [sp, #16]
 800faea:	f7f0 fd3b 	bl	8000564 <__aeabi_i2d>
 800faee:	4602      	mov	r2, r0
 800faf0:	460b      	mov	r3, r1
 800faf2:	4630      	mov	r0, r6
 800faf4:	4639      	mov	r1, r7
 800faf6:	f7f0 fbe7 	bl	80002c8 <__aeabi_dsub>
 800fafa:	f1ba 0f00 	cmp.w	sl, #0
 800fafe:	4606      	mov	r6, r0
 800fb00:	460f      	mov	r7, r1
 800fb02:	dd6d      	ble.n	800fbe0 <__kernel_rem_pio2+0x250>
 800fb04:	1e62      	subs	r2, r4, #1
 800fb06:	ab0e      	add	r3, sp, #56	; 0x38
 800fb08:	9d04      	ldr	r5, [sp, #16]
 800fb0a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800fb0e:	f1ca 0118 	rsb	r1, sl, #24
 800fb12:	fa40 f301 	asr.w	r3, r0, r1
 800fb16:	441d      	add	r5, r3
 800fb18:	408b      	lsls	r3, r1
 800fb1a:	1ac0      	subs	r0, r0, r3
 800fb1c:	ab0e      	add	r3, sp, #56	; 0x38
 800fb1e:	9504      	str	r5, [sp, #16]
 800fb20:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800fb24:	f1ca 0317 	rsb	r3, sl, #23
 800fb28:	fa40 fb03 	asr.w	fp, r0, r3
 800fb2c:	f1bb 0f00 	cmp.w	fp, #0
 800fb30:	dd65      	ble.n	800fbfe <__kernel_rem_pio2+0x26e>
 800fb32:	9b04      	ldr	r3, [sp, #16]
 800fb34:	2200      	movs	r2, #0
 800fb36:	3301      	adds	r3, #1
 800fb38:	9304      	str	r3, [sp, #16]
 800fb3a:	4615      	mov	r5, r2
 800fb3c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800fb40:	4294      	cmp	r4, r2
 800fb42:	f300 809c 	bgt.w	800fc7e <__kernel_rem_pio2+0x2ee>
 800fb46:	f1ba 0f00 	cmp.w	sl, #0
 800fb4a:	dd07      	ble.n	800fb5c <__kernel_rem_pio2+0x1cc>
 800fb4c:	f1ba 0f01 	cmp.w	sl, #1
 800fb50:	f000 80c0 	beq.w	800fcd4 <__kernel_rem_pio2+0x344>
 800fb54:	f1ba 0f02 	cmp.w	sl, #2
 800fb58:	f000 80c6 	beq.w	800fce8 <__kernel_rem_pio2+0x358>
 800fb5c:	f1bb 0f02 	cmp.w	fp, #2
 800fb60:	d14d      	bne.n	800fbfe <__kernel_rem_pio2+0x26e>
 800fb62:	4632      	mov	r2, r6
 800fb64:	463b      	mov	r3, r7
 800fb66:	4956      	ldr	r1, [pc, #344]	; (800fcc0 <__kernel_rem_pio2+0x330>)
 800fb68:	2000      	movs	r0, #0
 800fb6a:	f7f0 fbad 	bl	80002c8 <__aeabi_dsub>
 800fb6e:	4606      	mov	r6, r0
 800fb70:	460f      	mov	r7, r1
 800fb72:	2d00      	cmp	r5, #0
 800fb74:	d043      	beq.n	800fbfe <__kernel_rem_pio2+0x26e>
 800fb76:	4650      	mov	r0, sl
 800fb78:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800fcb0 <__kernel_rem_pio2+0x320>
 800fb7c:	f000 fce4 	bl	8010548 <scalbn>
 800fb80:	4630      	mov	r0, r6
 800fb82:	4639      	mov	r1, r7
 800fb84:	ec53 2b10 	vmov	r2, r3, d0
 800fb88:	f7f0 fb9e 	bl	80002c8 <__aeabi_dsub>
 800fb8c:	4606      	mov	r6, r0
 800fb8e:	460f      	mov	r7, r1
 800fb90:	e035      	b.n	800fbfe <__kernel_rem_pio2+0x26e>
 800fb92:	4b4c      	ldr	r3, [pc, #304]	; (800fcc4 <__kernel_rem_pio2+0x334>)
 800fb94:	2200      	movs	r2, #0
 800fb96:	4630      	mov	r0, r6
 800fb98:	4639      	mov	r1, r7
 800fb9a:	f7f0 fd4d 	bl	8000638 <__aeabi_dmul>
 800fb9e:	f7f0 fffb 	bl	8000b98 <__aeabi_d2iz>
 800fba2:	f7f0 fcdf 	bl	8000564 <__aeabi_i2d>
 800fba6:	4602      	mov	r2, r0
 800fba8:	460b      	mov	r3, r1
 800fbaa:	ec43 2b18 	vmov	d8, r2, r3
 800fbae:	4b46      	ldr	r3, [pc, #280]	; (800fcc8 <__kernel_rem_pio2+0x338>)
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	f7f0 fd41 	bl	8000638 <__aeabi_dmul>
 800fbb6:	4602      	mov	r2, r0
 800fbb8:	460b      	mov	r3, r1
 800fbba:	4630      	mov	r0, r6
 800fbbc:	4639      	mov	r1, r7
 800fbbe:	f7f0 fb83 	bl	80002c8 <__aeabi_dsub>
 800fbc2:	f7f0 ffe9 	bl	8000b98 <__aeabi_d2iz>
 800fbc6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fbca:	f84b 0b04 	str.w	r0, [fp], #4
 800fbce:	ec51 0b18 	vmov	r0, r1, d8
 800fbd2:	f7f0 fb7b 	bl	80002cc <__adddf3>
 800fbd6:	f109 39ff 	add.w	r9, r9, #4294967295
 800fbda:	4606      	mov	r6, r0
 800fbdc:	460f      	mov	r7, r1
 800fbde:	e75b      	b.n	800fa98 <__kernel_rem_pio2+0x108>
 800fbe0:	d106      	bne.n	800fbf0 <__kernel_rem_pio2+0x260>
 800fbe2:	1e63      	subs	r3, r4, #1
 800fbe4:	aa0e      	add	r2, sp, #56	; 0x38
 800fbe6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fbea:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800fbee:	e79d      	b.n	800fb2c <__kernel_rem_pio2+0x19c>
 800fbf0:	4b36      	ldr	r3, [pc, #216]	; (800fccc <__kernel_rem_pio2+0x33c>)
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	f7f0 ffa6 	bl	8000b44 <__aeabi_dcmpge>
 800fbf8:	2800      	cmp	r0, #0
 800fbfa:	d13d      	bne.n	800fc78 <__kernel_rem_pio2+0x2e8>
 800fbfc:	4683      	mov	fp, r0
 800fbfe:	2200      	movs	r2, #0
 800fc00:	2300      	movs	r3, #0
 800fc02:	4630      	mov	r0, r6
 800fc04:	4639      	mov	r1, r7
 800fc06:	f7f0 ff7f 	bl	8000b08 <__aeabi_dcmpeq>
 800fc0a:	2800      	cmp	r0, #0
 800fc0c:	f000 80c0 	beq.w	800fd90 <__kernel_rem_pio2+0x400>
 800fc10:	1e65      	subs	r5, r4, #1
 800fc12:	462b      	mov	r3, r5
 800fc14:	2200      	movs	r2, #0
 800fc16:	9902      	ldr	r1, [sp, #8]
 800fc18:	428b      	cmp	r3, r1
 800fc1a:	da6c      	bge.n	800fcf6 <__kernel_rem_pio2+0x366>
 800fc1c:	2a00      	cmp	r2, #0
 800fc1e:	f000 8089 	beq.w	800fd34 <__kernel_rem_pio2+0x3a4>
 800fc22:	ab0e      	add	r3, sp, #56	; 0x38
 800fc24:	f1aa 0a18 	sub.w	sl, sl, #24
 800fc28:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	f000 80ad 	beq.w	800fd8c <__kernel_rem_pio2+0x3fc>
 800fc32:	4650      	mov	r0, sl
 800fc34:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800fcb0 <__kernel_rem_pio2+0x320>
 800fc38:	f000 fc86 	bl	8010548 <scalbn>
 800fc3c:	ab9a      	add	r3, sp, #616	; 0x268
 800fc3e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800fc42:	ec57 6b10 	vmov	r6, r7, d0
 800fc46:	00ec      	lsls	r4, r5, #3
 800fc48:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800fc4c:	46aa      	mov	sl, r5
 800fc4e:	f1ba 0f00 	cmp.w	sl, #0
 800fc52:	f280 80d6 	bge.w	800fe02 <__kernel_rem_pio2+0x472>
 800fc56:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800fca8 <__kernel_rem_pio2+0x318>
 800fc5a:	462e      	mov	r6, r5
 800fc5c:	2e00      	cmp	r6, #0
 800fc5e:	f2c0 8104 	blt.w	800fe6a <__kernel_rem_pio2+0x4da>
 800fc62:	ab72      	add	r3, sp, #456	; 0x1c8
 800fc64:	ed8d 8b06 	vstr	d8, [sp, #24]
 800fc68:	f8df a064 	ldr.w	sl, [pc, #100]	; 800fcd0 <__kernel_rem_pio2+0x340>
 800fc6c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800fc70:	f04f 0800 	mov.w	r8, #0
 800fc74:	1baf      	subs	r7, r5, r6
 800fc76:	e0ea      	b.n	800fe4e <__kernel_rem_pio2+0x4be>
 800fc78:	f04f 0b02 	mov.w	fp, #2
 800fc7c:	e759      	b.n	800fb32 <__kernel_rem_pio2+0x1a2>
 800fc7e:	f8d8 3000 	ldr.w	r3, [r8]
 800fc82:	b955      	cbnz	r5, 800fc9a <__kernel_rem_pio2+0x30a>
 800fc84:	b123      	cbz	r3, 800fc90 <__kernel_rem_pio2+0x300>
 800fc86:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800fc8a:	f8c8 3000 	str.w	r3, [r8]
 800fc8e:	2301      	movs	r3, #1
 800fc90:	3201      	adds	r2, #1
 800fc92:	f108 0804 	add.w	r8, r8, #4
 800fc96:	461d      	mov	r5, r3
 800fc98:	e752      	b.n	800fb40 <__kernel_rem_pio2+0x1b0>
 800fc9a:	1acb      	subs	r3, r1, r3
 800fc9c:	f8c8 3000 	str.w	r3, [r8]
 800fca0:	462b      	mov	r3, r5
 800fca2:	e7f5      	b.n	800fc90 <__kernel_rem_pio2+0x300>
 800fca4:	f3af 8000 	nop.w
	...
 800fcb4:	3ff00000 	.word	0x3ff00000
 800fcb8:	08010d60 	.word	0x08010d60
 800fcbc:	40200000 	.word	0x40200000
 800fcc0:	3ff00000 	.word	0x3ff00000
 800fcc4:	3e700000 	.word	0x3e700000
 800fcc8:	41700000 	.word	0x41700000
 800fccc:	3fe00000 	.word	0x3fe00000
 800fcd0:	08010d20 	.word	0x08010d20
 800fcd4:	1e62      	subs	r2, r4, #1
 800fcd6:	ab0e      	add	r3, sp, #56	; 0x38
 800fcd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fcdc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800fce0:	a90e      	add	r1, sp, #56	; 0x38
 800fce2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fce6:	e739      	b.n	800fb5c <__kernel_rem_pio2+0x1cc>
 800fce8:	1e62      	subs	r2, r4, #1
 800fcea:	ab0e      	add	r3, sp, #56	; 0x38
 800fcec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fcf0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800fcf4:	e7f4      	b.n	800fce0 <__kernel_rem_pio2+0x350>
 800fcf6:	a90e      	add	r1, sp, #56	; 0x38
 800fcf8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fcfc:	3b01      	subs	r3, #1
 800fcfe:	430a      	orrs	r2, r1
 800fd00:	e789      	b.n	800fc16 <__kernel_rem_pio2+0x286>
 800fd02:	3301      	adds	r3, #1
 800fd04:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800fd08:	2900      	cmp	r1, #0
 800fd0a:	d0fa      	beq.n	800fd02 <__kernel_rem_pio2+0x372>
 800fd0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fd0e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800fd12:	446a      	add	r2, sp
 800fd14:	3a98      	subs	r2, #152	; 0x98
 800fd16:	920a      	str	r2, [sp, #40]	; 0x28
 800fd18:	9a08      	ldr	r2, [sp, #32]
 800fd1a:	18e3      	adds	r3, r4, r3
 800fd1c:	18a5      	adds	r5, r4, r2
 800fd1e:	aa22      	add	r2, sp, #136	; 0x88
 800fd20:	f104 0801 	add.w	r8, r4, #1
 800fd24:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800fd28:	9304      	str	r3, [sp, #16]
 800fd2a:	9b04      	ldr	r3, [sp, #16]
 800fd2c:	4543      	cmp	r3, r8
 800fd2e:	da04      	bge.n	800fd3a <__kernel_rem_pio2+0x3aa>
 800fd30:	461c      	mov	r4, r3
 800fd32:	e6a3      	b.n	800fa7c <__kernel_rem_pio2+0xec>
 800fd34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fd36:	2301      	movs	r3, #1
 800fd38:	e7e4      	b.n	800fd04 <__kernel_rem_pio2+0x374>
 800fd3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fd3c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800fd40:	f7f0 fc10 	bl	8000564 <__aeabi_i2d>
 800fd44:	e8e5 0102 	strd	r0, r1, [r5], #8
 800fd48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd4a:	46ab      	mov	fp, r5
 800fd4c:	461c      	mov	r4, r3
 800fd4e:	f04f 0900 	mov.w	r9, #0
 800fd52:	2600      	movs	r6, #0
 800fd54:	2700      	movs	r7, #0
 800fd56:	9b06      	ldr	r3, [sp, #24]
 800fd58:	4599      	cmp	r9, r3
 800fd5a:	dd06      	ble.n	800fd6a <__kernel_rem_pio2+0x3da>
 800fd5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd5e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800fd62:	f108 0801 	add.w	r8, r8, #1
 800fd66:	930a      	str	r3, [sp, #40]	; 0x28
 800fd68:	e7df      	b.n	800fd2a <__kernel_rem_pio2+0x39a>
 800fd6a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800fd6e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800fd72:	f7f0 fc61 	bl	8000638 <__aeabi_dmul>
 800fd76:	4602      	mov	r2, r0
 800fd78:	460b      	mov	r3, r1
 800fd7a:	4630      	mov	r0, r6
 800fd7c:	4639      	mov	r1, r7
 800fd7e:	f7f0 faa5 	bl	80002cc <__adddf3>
 800fd82:	f109 0901 	add.w	r9, r9, #1
 800fd86:	4606      	mov	r6, r0
 800fd88:	460f      	mov	r7, r1
 800fd8a:	e7e4      	b.n	800fd56 <__kernel_rem_pio2+0x3c6>
 800fd8c:	3d01      	subs	r5, #1
 800fd8e:	e748      	b.n	800fc22 <__kernel_rem_pio2+0x292>
 800fd90:	ec47 6b10 	vmov	d0, r6, r7
 800fd94:	f1ca 0000 	rsb	r0, sl, #0
 800fd98:	f000 fbd6 	bl	8010548 <scalbn>
 800fd9c:	ec57 6b10 	vmov	r6, r7, d0
 800fda0:	4ba0      	ldr	r3, [pc, #640]	; (8010024 <__kernel_rem_pio2+0x694>)
 800fda2:	ee10 0a10 	vmov	r0, s0
 800fda6:	2200      	movs	r2, #0
 800fda8:	4639      	mov	r1, r7
 800fdaa:	f7f0 fecb 	bl	8000b44 <__aeabi_dcmpge>
 800fdae:	b1f8      	cbz	r0, 800fdf0 <__kernel_rem_pio2+0x460>
 800fdb0:	4b9d      	ldr	r3, [pc, #628]	; (8010028 <__kernel_rem_pio2+0x698>)
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	4630      	mov	r0, r6
 800fdb6:	4639      	mov	r1, r7
 800fdb8:	f7f0 fc3e 	bl	8000638 <__aeabi_dmul>
 800fdbc:	f7f0 feec 	bl	8000b98 <__aeabi_d2iz>
 800fdc0:	4680      	mov	r8, r0
 800fdc2:	f7f0 fbcf 	bl	8000564 <__aeabi_i2d>
 800fdc6:	4b97      	ldr	r3, [pc, #604]	; (8010024 <__kernel_rem_pio2+0x694>)
 800fdc8:	2200      	movs	r2, #0
 800fdca:	f7f0 fc35 	bl	8000638 <__aeabi_dmul>
 800fdce:	460b      	mov	r3, r1
 800fdd0:	4602      	mov	r2, r0
 800fdd2:	4639      	mov	r1, r7
 800fdd4:	4630      	mov	r0, r6
 800fdd6:	f7f0 fa77 	bl	80002c8 <__aeabi_dsub>
 800fdda:	f7f0 fedd 	bl	8000b98 <__aeabi_d2iz>
 800fdde:	1c65      	adds	r5, r4, #1
 800fde0:	ab0e      	add	r3, sp, #56	; 0x38
 800fde2:	f10a 0a18 	add.w	sl, sl, #24
 800fde6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800fdea:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800fdee:	e720      	b.n	800fc32 <__kernel_rem_pio2+0x2a2>
 800fdf0:	4630      	mov	r0, r6
 800fdf2:	4639      	mov	r1, r7
 800fdf4:	f7f0 fed0 	bl	8000b98 <__aeabi_d2iz>
 800fdf8:	ab0e      	add	r3, sp, #56	; 0x38
 800fdfa:	4625      	mov	r5, r4
 800fdfc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800fe00:	e717      	b.n	800fc32 <__kernel_rem_pio2+0x2a2>
 800fe02:	ab0e      	add	r3, sp, #56	; 0x38
 800fe04:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800fe08:	f7f0 fbac 	bl	8000564 <__aeabi_i2d>
 800fe0c:	4632      	mov	r2, r6
 800fe0e:	463b      	mov	r3, r7
 800fe10:	f7f0 fc12 	bl	8000638 <__aeabi_dmul>
 800fe14:	4b84      	ldr	r3, [pc, #528]	; (8010028 <__kernel_rem_pio2+0x698>)
 800fe16:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	4630      	mov	r0, r6
 800fe1e:	4639      	mov	r1, r7
 800fe20:	f7f0 fc0a 	bl	8000638 <__aeabi_dmul>
 800fe24:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fe28:	4606      	mov	r6, r0
 800fe2a:	460f      	mov	r7, r1
 800fe2c:	e70f      	b.n	800fc4e <__kernel_rem_pio2+0x2be>
 800fe2e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800fe32:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800fe36:	f7f0 fbff 	bl	8000638 <__aeabi_dmul>
 800fe3a:	4602      	mov	r2, r0
 800fe3c:	460b      	mov	r3, r1
 800fe3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fe42:	f7f0 fa43 	bl	80002cc <__adddf3>
 800fe46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fe4a:	f108 0801 	add.w	r8, r8, #1
 800fe4e:	9b02      	ldr	r3, [sp, #8]
 800fe50:	4598      	cmp	r8, r3
 800fe52:	dc01      	bgt.n	800fe58 <__kernel_rem_pio2+0x4c8>
 800fe54:	45b8      	cmp	r8, r7
 800fe56:	ddea      	ble.n	800fe2e <__kernel_rem_pio2+0x49e>
 800fe58:	ed9d 7b06 	vldr	d7, [sp, #24]
 800fe5c:	ab4a      	add	r3, sp, #296	; 0x128
 800fe5e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800fe62:	ed87 7b00 	vstr	d7, [r7]
 800fe66:	3e01      	subs	r6, #1
 800fe68:	e6f8      	b.n	800fc5c <__kernel_rem_pio2+0x2cc>
 800fe6a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fe6c:	2b02      	cmp	r3, #2
 800fe6e:	dc0b      	bgt.n	800fe88 <__kernel_rem_pio2+0x4f8>
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	dc35      	bgt.n	800fee0 <__kernel_rem_pio2+0x550>
 800fe74:	d059      	beq.n	800ff2a <__kernel_rem_pio2+0x59a>
 800fe76:	9b04      	ldr	r3, [sp, #16]
 800fe78:	f003 0007 	and.w	r0, r3, #7
 800fe7c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800fe80:	ecbd 8b02 	vpop	{d8}
 800fe84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe88:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fe8a:	2b03      	cmp	r3, #3
 800fe8c:	d1f3      	bne.n	800fe76 <__kernel_rem_pio2+0x4e6>
 800fe8e:	ab4a      	add	r3, sp, #296	; 0x128
 800fe90:	4423      	add	r3, r4
 800fe92:	9306      	str	r3, [sp, #24]
 800fe94:	461c      	mov	r4, r3
 800fe96:	469a      	mov	sl, r3
 800fe98:	9502      	str	r5, [sp, #8]
 800fe9a:	9b02      	ldr	r3, [sp, #8]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	f1aa 0a08 	sub.w	sl, sl, #8
 800fea2:	dc6b      	bgt.n	800ff7c <__kernel_rem_pio2+0x5ec>
 800fea4:	46aa      	mov	sl, r5
 800fea6:	f1ba 0f01 	cmp.w	sl, #1
 800feaa:	f1a4 0408 	sub.w	r4, r4, #8
 800feae:	f300 8085 	bgt.w	800ffbc <__kernel_rem_pio2+0x62c>
 800feb2:	9c06      	ldr	r4, [sp, #24]
 800feb4:	2000      	movs	r0, #0
 800feb6:	3408      	adds	r4, #8
 800feb8:	2100      	movs	r1, #0
 800feba:	2d01      	cmp	r5, #1
 800febc:	f300 809d 	bgt.w	800fffa <__kernel_rem_pio2+0x66a>
 800fec0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800fec4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800fec8:	f1bb 0f00 	cmp.w	fp, #0
 800fecc:	f040 809b 	bne.w	8010006 <__kernel_rem_pio2+0x676>
 800fed0:	9b01      	ldr	r3, [sp, #4]
 800fed2:	e9c3 5600 	strd	r5, r6, [r3]
 800fed6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800feda:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fede:	e7ca      	b.n	800fe76 <__kernel_rem_pio2+0x4e6>
 800fee0:	3408      	adds	r4, #8
 800fee2:	ab4a      	add	r3, sp, #296	; 0x128
 800fee4:	441c      	add	r4, r3
 800fee6:	462e      	mov	r6, r5
 800fee8:	2000      	movs	r0, #0
 800feea:	2100      	movs	r1, #0
 800feec:	2e00      	cmp	r6, #0
 800feee:	da36      	bge.n	800ff5e <__kernel_rem_pio2+0x5ce>
 800fef0:	f1bb 0f00 	cmp.w	fp, #0
 800fef4:	d039      	beq.n	800ff6a <__kernel_rem_pio2+0x5da>
 800fef6:	4602      	mov	r2, r0
 800fef8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fefc:	9c01      	ldr	r4, [sp, #4]
 800fefe:	e9c4 2300 	strd	r2, r3, [r4]
 800ff02:	4602      	mov	r2, r0
 800ff04:	460b      	mov	r3, r1
 800ff06:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800ff0a:	f7f0 f9dd 	bl	80002c8 <__aeabi_dsub>
 800ff0e:	ae4c      	add	r6, sp, #304	; 0x130
 800ff10:	2401      	movs	r4, #1
 800ff12:	42a5      	cmp	r5, r4
 800ff14:	da2c      	bge.n	800ff70 <__kernel_rem_pio2+0x5e0>
 800ff16:	f1bb 0f00 	cmp.w	fp, #0
 800ff1a:	d002      	beq.n	800ff22 <__kernel_rem_pio2+0x592>
 800ff1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ff20:	4619      	mov	r1, r3
 800ff22:	9b01      	ldr	r3, [sp, #4]
 800ff24:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ff28:	e7a5      	b.n	800fe76 <__kernel_rem_pio2+0x4e6>
 800ff2a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800ff2e:	eb0d 0403 	add.w	r4, sp, r3
 800ff32:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ff36:	2000      	movs	r0, #0
 800ff38:	2100      	movs	r1, #0
 800ff3a:	2d00      	cmp	r5, #0
 800ff3c:	da09      	bge.n	800ff52 <__kernel_rem_pio2+0x5c2>
 800ff3e:	f1bb 0f00 	cmp.w	fp, #0
 800ff42:	d002      	beq.n	800ff4a <__kernel_rem_pio2+0x5ba>
 800ff44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ff48:	4619      	mov	r1, r3
 800ff4a:	9b01      	ldr	r3, [sp, #4]
 800ff4c:	e9c3 0100 	strd	r0, r1, [r3]
 800ff50:	e791      	b.n	800fe76 <__kernel_rem_pio2+0x4e6>
 800ff52:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ff56:	f7f0 f9b9 	bl	80002cc <__adddf3>
 800ff5a:	3d01      	subs	r5, #1
 800ff5c:	e7ed      	b.n	800ff3a <__kernel_rem_pio2+0x5aa>
 800ff5e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ff62:	f7f0 f9b3 	bl	80002cc <__adddf3>
 800ff66:	3e01      	subs	r6, #1
 800ff68:	e7c0      	b.n	800feec <__kernel_rem_pio2+0x55c>
 800ff6a:	4602      	mov	r2, r0
 800ff6c:	460b      	mov	r3, r1
 800ff6e:	e7c5      	b.n	800fefc <__kernel_rem_pio2+0x56c>
 800ff70:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ff74:	f7f0 f9aa 	bl	80002cc <__adddf3>
 800ff78:	3401      	adds	r4, #1
 800ff7a:	e7ca      	b.n	800ff12 <__kernel_rem_pio2+0x582>
 800ff7c:	e9da 8900 	ldrd	r8, r9, [sl]
 800ff80:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ff84:	9b02      	ldr	r3, [sp, #8]
 800ff86:	3b01      	subs	r3, #1
 800ff88:	9302      	str	r3, [sp, #8]
 800ff8a:	4632      	mov	r2, r6
 800ff8c:	463b      	mov	r3, r7
 800ff8e:	4640      	mov	r0, r8
 800ff90:	4649      	mov	r1, r9
 800ff92:	f7f0 f99b 	bl	80002cc <__adddf3>
 800ff96:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ff9a:	4602      	mov	r2, r0
 800ff9c:	460b      	mov	r3, r1
 800ff9e:	4640      	mov	r0, r8
 800ffa0:	4649      	mov	r1, r9
 800ffa2:	f7f0 f991 	bl	80002c8 <__aeabi_dsub>
 800ffa6:	4632      	mov	r2, r6
 800ffa8:	463b      	mov	r3, r7
 800ffaa:	f7f0 f98f 	bl	80002cc <__adddf3>
 800ffae:	ed9d 7b08 	vldr	d7, [sp, #32]
 800ffb2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ffb6:	ed8a 7b00 	vstr	d7, [sl]
 800ffba:	e76e      	b.n	800fe9a <__kernel_rem_pio2+0x50a>
 800ffbc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ffc0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ffc4:	4640      	mov	r0, r8
 800ffc6:	4632      	mov	r2, r6
 800ffc8:	463b      	mov	r3, r7
 800ffca:	4649      	mov	r1, r9
 800ffcc:	f7f0 f97e 	bl	80002cc <__adddf3>
 800ffd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ffd4:	4602      	mov	r2, r0
 800ffd6:	460b      	mov	r3, r1
 800ffd8:	4640      	mov	r0, r8
 800ffda:	4649      	mov	r1, r9
 800ffdc:	f7f0 f974 	bl	80002c8 <__aeabi_dsub>
 800ffe0:	4632      	mov	r2, r6
 800ffe2:	463b      	mov	r3, r7
 800ffe4:	f7f0 f972 	bl	80002cc <__adddf3>
 800ffe8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ffec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fff0:	ed84 7b00 	vstr	d7, [r4]
 800fff4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fff8:	e755      	b.n	800fea6 <__kernel_rem_pio2+0x516>
 800fffa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fffe:	f7f0 f965 	bl	80002cc <__adddf3>
 8010002:	3d01      	subs	r5, #1
 8010004:	e759      	b.n	800feba <__kernel_rem_pio2+0x52a>
 8010006:	9b01      	ldr	r3, [sp, #4]
 8010008:	9a01      	ldr	r2, [sp, #4]
 801000a:	601d      	str	r5, [r3, #0]
 801000c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8010010:	605c      	str	r4, [r3, #4]
 8010012:	609f      	str	r7, [r3, #8]
 8010014:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8010018:	60d3      	str	r3, [r2, #12]
 801001a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801001e:	6110      	str	r0, [r2, #16]
 8010020:	6153      	str	r3, [r2, #20]
 8010022:	e728      	b.n	800fe76 <__kernel_rem_pio2+0x4e6>
 8010024:	41700000 	.word	0x41700000
 8010028:	3e700000 	.word	0x3e700000
 801002c:	00000000 	.word	0x00000000

08010030 <__kernel_tan>:
 8010030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010034:	ed2d 8b06 	vpush	{d8-d10}
 8010038:	ec5b ab10 	vmov	sl, fp, d0
 801003c:	4be0      	ldr	r3, [pc, #896]	; (80103c0 <__kernel_tan+0x390>)
 801003e:	b083      	sub	sp, #12
 8010040:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8010044:	429f      	cmp	r7, r3
 8010046:	ec59 8b11 	vmov	r8, r9, d1
 801004a:	4606      	mov	r6, r0
 801004c:	f8cd b000 	str.w	fp, [sp]
 8010050:	dc61      	bgt.n	8010116 <__kernel_tan+0xe6>
 8010052:	ee10 0a10 	vmov	r0, s0
 8010056:	4659      	mov	r1, fp
 8010058:	f7f0 fd9e 	bl	8000b98 <__aeabi_d2iz>
 801005c:	4605      	mov	r5, r0
 801005e:	2800      	cmp	r0, #0
 8010060:	f040 8083 	bne.w	801016a <__kernel_tan+0x13a>
 8010064:	1c73      	adds	r3, r6, #1
 8010066:	4652      	mov	r2, sl
 8010068:	4313      	orrs	r3, r2
 801006a:	433b      	orrs	r3, r7
 801006c:	d112      	bne.n	8010094 <__kernel_tan+0x64>
 801006e:	ec4b ab10 	vmov	d0, sl, fp
 8010072:	f7ff fa41 	bl	800f4f8 <fabs>
 8010076:	49d3      	ldr	r1, [pc, #844]	; (80103c4 <__kernel_tan+0x394>)
 8010078:	ec53 2b10 	vmov	r2, r3, d0
 801007c:	2000      	movs	r0, #0
 801007e:	f7f0 fc05 	bl	800088c <__aeabi_ddiv>
 8010082:	4682      	mov	sl, r0
 8010084:	468b      	mov	fp, r1
 8010086:	ec4b ab10 	vmov	d0, sl, fp
 801008a:	b003      	add	sp, #12
 801008c:	ecbd 8b06 	vpop	{d8-d10}
 8010090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010094:	2e01      	cmp	r6, #1
 8010096:	d0f6      	beq.n	8010086 <__kernel_tan+0x56>
 8010098:	4642      	mov	r2, r8
 801009a:	464b      	mov	r3, r9
 801009c:	4650      	mov	r0, sl
 801009e:	4659      	mov	r1, fp
 80100a0:	f7f0 f914 	bl	80002cc <__adddf3>
 80100a4:	4602      	mov	r2, r0
 80100a6:	460b      	mov	r3, r1
 80100a8:	460f      	mov	r7, r1
 80100aa:	2000      	movs	r0, #0
 80100ac:	49c6      	ldr	r1, [pc, #792]	; (80103c8 <__kernel_tan+0x398>)
 80100ae:	f7f0 fbed 	bl	800088c <__aeabi_ddiv>
 80100b2:	e9cd 0100 	strd	r0, r1, [sp]
 80100b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80100ba:	462e      	mov	r6, r5
 80100bc:	4652      	mov	r2, sl
 80100be:	462c      	mov	r4, r5
 80100c0:	4630      	mov	r0, r6
 80100c2:	461d      	mov	r5, r3
 80100c4:	4639      	mov	r1, r7
 80100c6:	465b      	mov	r3, fp
 80100c8:	f7f0 f8fe 	bl	80002c8 <__aeabi_dsub>
 80100cc:	4602      	mov	r2, r0
 80100ce:	460b      	mov	r3, r1
 80100d0:	4640      	mov	r0, r8
 80100d2:	4649      	mov	r1, r9
 80100d4:	f7f0 f8f8 	bl	80002c8 <__aeabi_dsub>
 80100d8:	4632      	mov	r2, r6
 80100da:	462b      	mov	r3, r5
 80100dc:	f7f0 faac 	bl	8000638 <__aeabi_dmul>
 80100e0:	4632      	mov	r2, r6
 80100e2:	4680      	mov	r8, r0
 80100e4:	4689      	mov	r9, r1
 80100e6:	462b      	mov	r3, r5
 80100e8:	4630      	mov	r0, r6
 80100ea:	4639      	mov	r1, r7
 80100ec:	f7f0 faa4 	bl	8000638 <__aeabi_dmul>
 80100f0:	4bb4      	ldr	r3, [pc, #720]	; (80103c4 <__kernel_tan+0x394>)
 80100f2:	2200      	movs	r2, #0
 80100f4:	f7f0 f8ea 	bl	80002cc <__adddf3>
 80100f8:	4602      	mov	r2, r0
 80100fa:	460b      	mov	r3, r1
 80100fc:	4640      	mov	r0, r8
 80100fe:	4649      	mov	r1, r9
 8010100:	f7f0 f8e4 	bl	80002cc <__adddf3>
 8010104:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010108:	f7f0 fa96 	bl	8000638 <__aeabi_dmul>
 801010c:	4622      	mov	r2, r4
 801010e:	462b      	mov	r3, r5
 8010110:	f7f0 f8dc 	bl	80002cc <__adddf3>
 8010114:	e7b5      	b.n	8010082 <__kernel_tan+0x52>
 8010116:	4bad      	ldr	r3, [pc, #692]	; (80103cc <__kernel_tan+0x39c>)
 8010118:	429f      	cmp	r7, r3
 801011a:	dd26      	ble.n	801016a <__kernel_tan+0x13a>
 801011c:	9b00      	ldr	r3, [sp, #0]
 801011e:	2b00      	cmp	r3, #0
 8010120:	da09      	bge.n	8010136 <__kernel_tan+0x106>
 8010122:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010126:	469b      	mov	fp, r3
 8010128:	ee10 aa10 	vmov	sl, s0
 801012c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010130:	ee11 8a10 	vmov	r8, s2
 8010134:	4699      	mov	r9, r3
 8010136:	4652      	mov	r2, sl
 8010138:	465b      	mov	r3, fp
 801013a:	a183      	add	r1, pc, #524	; (adr r1, 8010348 <__kernel_tan+0x318>)
 801013c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010140:	f7f0 f8c2 	bl	80002c8 <__aeabi_dsub>
 8010144:	4642      	mov	r2, r8
 8010146:	464b      	mov	r3, r9
 8010148:	4604      	mov	r4, r0
 801014a:	460d      	mov	r5, r1
 801014c:	a180      	add	r1, pc, #512	; (adr r1, 8010350 <__kernel_tan+0x320>)
 801014e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010152:	f7f0 f8b9 	bl	80002c8 <__aeabi_dsub>
 8010156:	4622      	mov	r2, r4
 8010158:	462b      	mov	r3, r5
 801015a:	f7f0 f8b7 	bl	80002cc <__adddf3>
 801015e:	f04f 0800 	mov.w	r8, #0
 8010162:	4682      	mov	sl, r0
 8010164:	468b      	mov	fp, r1
 8010166:	f04f 0900 	mov.w	r9, #0
 801016a:	4652      	mov	r2, sl
 801016c:	465b      	mov	r3, fp
 801016e:	4650      	mov	r0, sl
 8010170:	4659      	mov	r1, fp
 8010172:	f7f0 fa61 	bl	8000638 <__aeabi_dmul>
 8010176:	4602      	mov	r2, r0
 8010178:	460b      	mov	r3, r1
 801017a:	ec43 2b18 	vmov	d8, r2, r3
 801017e:	f7f0 fa5b 	bl	8000638 <__aeabi_dmul>
 8010182:	ec53 2b18 	vmov	r2, r3, d8
 8010186:	4604      	mov	r4, r0
 8010188:	460d      	mov	r5, r1
 801018a:	4650      	mov	r0, sl
 801018c:	4659      	mov	r1, fp
 801018e:	f7f0 fa53 	bl	8000638 <__aeabi_dmul>
 8010192:	a371      	add	r3, pc, #452	; (adr r3, 8010358 <__kernel_tan+0x328>)
 8010194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010198:	ec41 0b19 	vmov	d9, r0, r1
 801019c:	4620      	mov	r0, r4
 801019e:	4629      	mov	r1, r5
 80101a0:	f7f0 fa4a 	bl	8000638 <__aeabi_dmul>
 80101a4:	a36e      	add	r3, pc, #440	; (adr r3, 8010360 <__kernel_tan+0x330>)
 80101a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101aa:	f7f0 f88f 	bl	80002cc <__adddf3>
 80101ae:	4622      	mov	r2, r4
 80101b0:	462b      	mov	r3, r5
 80101b2:	f7f0 fa41 	bl	8000638 <__aeabi_dmul>
 80101b6:	a36c      	add	r3, pc, #432	; (adr r3, 8010368 <__kernel_tan+0x338>)
 80101b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101bc:	f7f0 f886 	bl	80002cc <__adddf3>
 80101c0:	4622      	mov	r2, r4
 80101c2:	462b      	mov	r3, r5
 80101c4:	f7f0 fa38 	bl	8000638 <__aeabi_dmul>
 80101c8:	a369      	add	r3, pc, #420	; (adr r3, 8010370 <__kernel_tan+0x340>)
 80101ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ce:	f7f0 f87d 	bl	80002cc <__adddf3>
 80101d2:	4622      	mov	r2, r4
 80101d4:	462b      	mov	r3, r5
 80101d6:	f7f0 fa2f 	bl	8000638 <__aeabi_dmul>
 80101da:	a367      	add	r3, pc, #412	; (adr r3, 8010378 <__kernel_tan+0x348>)
 80101dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e0:	f7f0 f874 	bl	80002cc <__adddf3>
 80101e4:	4622      	mov	r2, r4
 80101e6:	462b      	mov	r3, r5
 80101e8:	f7f0 fa26 	bl	8000638 <__aeabi_dmul>
 80101ec:	a364      	add	r3, pc, #400	; (adr r3, 8010380 <__kernel_tan+0x350>)
 80101ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f2:	f7f0 f86b 	bl	80002cc <__adddf3>
 80101f6:	ec53 2b18 	vmov	r2, r3, d8
 80101fa:	f7f0 fa1d 	bl	8000638 <__aeabi_dmul>
 80101fe:	a362      	add	r3, pc, #392	; (adr r3, 8010388 <__kernel_tan+0x358>)
 8010200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010204:	ec41 0b1a 	vmov	d10, r0, r1
 8010208:	4620      	mov	r0, r4
 801020a:	4629      	mov	r1, r5
 801020c:	f7f0 fa14 	bl	8000638 <__aeabi_dmul>
 8010210:	a35f      	add	r3, pc, #380	; (adr r3, 8010390 <__kernel_tan+0x360>)
 8010212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010216:	f7f0 f859 	bl	80002cc <__adddf3>
 801021a:	4622      	mov	r2, r4
 801021c:	462b      	mov	r3, r5
 801021e:	f7f0 fa0b 	bl	8000638 <__aeabi_dmul>
 8010222:	a35d      	add	r3, pc, #372	; (adr r3, 8010398 <__kernel_tan+0x368>)
 8010224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010228:	f7f0 f850 	bl	80002cc <__adddf3>
 801022c:	4622      	mov	r2, r4
 801022e:	462b      	mov	r3, r5
 8010230:	f7f0 fa02 	bl	8000638 <__aeabi_dmul>
 8010234:	a35a      	add	r3, pc, #360	; (adr r3, 80103a0 <__kernel_tan+0x370>)
 8010236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801023a:	f7f0 f847 	bl	80002cc <__adddf3>
 801023e:	4622      	mov	r2, r4
 8010240:	462b      	mov	r3, r5
 8010242:	f7f0 f9f9 	bl	8000638 <__aeabi_dmul>
 8010246:	a358      	add	r3, pc, #352	; (adr r3, 80103a8 <__kernel_tan+0x378>)
 8010248:	e9d3 2300 	ldrd	r2, r3, [r3]
 801024c:	f7f0 f83e 	bl	80002cc <__adddf3>
 8010250:	4622      	mov	r2, r4
 8010252:	462b      	mov	r3, r5
 8010254:	f7f0 f9f0 	bl	8000638 <__aeabi_dmul>
 8010258:	a355      	add	r3, pc, #340	; (adr r3, 80103b0 <__kernel_tan+0x380>)
 801025a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801025e:	f7f0 f835 	bl	80002cc <__adddf3>
 8010262:	4602      	mov	r2, r0
 8010264:	460b      	mov	r3, r1
 8010266:	ec51 0b1a 	vmov	r0, r1, d10
 801026a:	f7f0 f82f 	bl	80002cc <__adddf3>
 801026e:	ec53 2b19 	vmov	r2, r3, d9
 8010272:	f7f0 f9e1 	bl	8000638 <__aeabi_dmul>
 8010276:	4642      	mov	r2, r8
 8010278:	464b      	mov	r3, r9
 801027a:	f7f0 f827 	bl	80002cc <__adddf3>
 801027e:	ec53 2b18 	vmov	r2, r3, d8
 8010282:	f7f0 f9d9 	bl	8000638 <__aeabi_dmul>
 8010286:	4642      	mov	r2, r8
 8010288:	464b      	mov	r3, r9
 801028a:	f7f0 f81f 	bl	80002cc <__adddf3>
 801028e:	a34a      	add	r3, pc, #296	; (adr r3, 80103b8 <__kernel_tan+0x388>)
 8010290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010294:	4604      	mov	r4, r0
 8010296:	460d      	mov	r5, r1
 8010298:	ec51 0b19 	vmov	r0, r1, d9
 801029c:	f7f0 f9cc 	bl	8000638 <__aeabi_dmul>
 80102a0:	4622      	mov	r2, r4
 80102a2:	462b      	mov	r3, r5
 80102a4:	f7f0 f812 	bl	80002cc <__adddf3>
 80102a8:	460b      	mov	r3, r1
 80102aa:	ec41 0b18 	vmov	d8, r0, r1
 80102ae:	4602      	mov	r2, r0
 80102b0:	4659      	mov	r1, fp
 80102b2:	4650      	mov	r0, sl
 80102b4:	f7f0 f80a 	bl	80002cc <__adddf3>
 80102b8:	4b44      	ldr	r3, [pc, #272]	; (80103cc <__kernel_tan+0x39c>)
 80102ba:	429f      	cmp	r7, r3
 80102bc:	4604      	mov	r4, r0
 80102be:	460d      	mov	r5, r1
 80102c0:	f340 8086 	ble.w	80103d0 <__kernel_tan+0x3a0>
 80102c4:	4630      	mov	r0, r6
 80102c6:	f7f0 f94d 	bl	8000564 <__aeabi_i2d>
 80102ca:	4622      	mov	r2, r4
 80102cc:	4680      	mov	r8, r0
 80102ce:	4689      	mov	r9, r1
 80102d0:	462b      	mov	r3, r5
 80102d2:	4620      	mov	r0, r4
 80102d4:	4629      	mov	r1, r5
 80102d6:	f7f0 f9af 	bl	8000638 <__aeabi_dmul>
 80102da:	4642      	mov	r2, r8
 80102dc:	4606      	mov	r6, r0
 80102de:	460f      	mov	r7, r1
 80102e0:	464b      	mov	r3, r9
 80102e2:	4620      	mov	r0, r4
 80102e4:	4629      	mov	r1, r5
 80102e6:	f7ef fff1 	bl	80002cc <__adddf3>
 80102ea:	4602      	mov	r2, r0
 80102ec:	460b      	mov	r3, r1
 80102ee:	4630      	mov	r0, r6
 80102f0:	4639      	mov	r1, r7
 80102f2:	f7f0 facb 	bl	800088c <__aeabi_ddiv>
 80102f6:	ec53 2b18 	vmov	r2, r3, d8
 80102fa:	f7ef ffe5 	bl	80002c8 <__aeabi_dsub>
 80102fe:	4602      	mov	r2, r0
 8010300:	460b      	mov	r3, r1
 8010302:	4650      	mov	r0, sl
 8010304:	4659      	mov	r1, fp
 8010306:	f7ef ffdf 	bl	80002c8 <__aeabi_dsub>
 801030a:	4602      	mov	r2, r0
 801030c:	460b      	mov	r3, r1
 801030e:	f7ef ffdd 	bl	80002cc <__adddf3>
 8010312:	4602      	mov	r2, r0
 8010314:	460b      	mov	r3, r1
 8010316:	4640      	mov	r0, r8
 8010318:	4649      	mov	r1, r9
 801031a:	f7ef ffd5 	bl	80002c8 <__aeabi_dsub>
 801031e:	9b00      	ldr	r3, [sp, #0]
 8010320:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8010324:	f00a 0a02 	and.w	sl, sl, #2
 8010328:	4604      	mov	r4, r0
 801032a:	f1ca 0001 	rsb	r0, sl, #1
 801032e:	460d      	mov	r5, r1
 8010330:	f7f0 f918 	bl	8000564 <__aeabi_i2d>
 8010334:	4602      	mov	r2, r0
 8010336:	460b      	mov	r3, r1
 8010338:	4620      	mov	r0, r4
 801033a:	4629      	mov	r1, r5
 801033c:	f7f0 f97c 	bl	8000638 <__aeabi_dmul>
 8010340:	e69f      	b.n	8010082 <__kernel_tan+0x52>
 8010342:	bf00      	nop
 8010344:	f3af 8000 	nop.w
 8010348:	54442d18 	.word	0x54442d18
 801034c:	3fe921fb 	.word	0x3fe921fb
 8010350:	33145c07 	.word	0x33145c07
 8010354:	3c81a626 	.word	0x3c81a626
 8010358:	74bf7ad4 	.word	0x74bf7ad4
 801035c:	3efb2a70 	.word	0x3efb2a70
 8010360:	32f0a7e9 	.word	0x32f0a7e9
 8010364:	3f12b80f 	.word	0x3f12b80f
 8010368:	1a8d1068 	.word	0x1a8d1068
 801036c:	3f3026f7 	.word	0x3f3026f7
 8010370:	fee08315 	.word	0xfee08315
 8010374:	3f57dbc8 	.word	0x3f57dbc8
 8010378:	e96e8493 	.word	0xe96e8493
 801037c:	3f8226e3 	.word	0x3f8226e3
 8010380:	1bb341fe 	.word	0x1bb341fe
 8010384:	3faba1ba 	.word	0x3faba1ba
 8010388:	db605373 	.word	0xdb605373
 801038c:	bef375cb 	.word	0xbef375cb
 8010390:	a03792a6 	.word	0xa03792a6
 8010394:	3f147e88 	.word	0x3f147e88
 8010398:	f2f26501 	.word	0xf2f26501
 801039c:	3f4344d8 	.word	0x3f4344d8
 80103a0:	c9560328 	.word	0xc9560328
 80103a4:	3f6d6d22 	.word	0x3f6d6d22
 80103a8:	8406d637 	.word	0x8406d637
 80103ac:	3f9664f4 	.word	0x3f9664f4
 80103b0:	1110fe7a 	.word	0x1110fe7a
 80103b4:	3fc11111 	.word	0x3fc11111
 80103b8:	55555563 	.word	0x55555563
 80103bc:	3fd55555 	.word	0x3fd55555
 80103c0:	3e2fffff 	.word	0x3e2fffff
 80103c4:	3ff00000 	.word	0x3ff00000
 80103c8:	bff00000 	.word	0xbff00000
 80103cc:	3fe59427 	.word	0x3fe59427
 80103d0:	2e01      	cmp	r6, #1
 80103d2:	d02f      	beq.n	8010434 <__kernel_tan+0x404>
 80103d4:	460f      	mov	r7, r1
 80103d6:	4602      	mov	r2, r0
 80103d8:	460b      	mov	r3, r1
 80103da:	4689      	mov	r9, r1
 80103dc:	2000      	movs	r0, #0
 80103de:	4917      	ldr	r1, [pc, #92]	; (801043c <__kernel_tan+0x40c>)
 80103e0:	f7f0 fa54 	bl	800088c <__aeabi_ddiv>
 80103e4:	2600      	movs	r6, #0
 80103e6:	e9cd 0100 	strd	r0, r1, [sp]
 80103ea:	4652      	mov	r2, sl
 80103ec:	465b      	mov	r3, fp
 80103ee:	4630      	mov	r0, r6
 80103f0:	4639      	mov	r1, r7
 80103f2:	f7ef ff69 	bl	80002c8 <__aeabi_dsub>
 80103f6:	e9dd 4500 	ldrd	r4, r5, [sp]
 80103fa:	4602      	mov	r2, r0
 80103fc:	460b      	mov	r3, r1
 80103fe:	ec51 0b18 	vmov	r0, r1, d8
 8010402:	f7ef ff61 	bl	80002c8 <__aeabi_dsub>
 8010406:	4632      	mov	r2, r6
 8010408:	462b      	mov	r3, r5
 801040a:	f7f0 f915 	bl	8000638 <__aeabi_dmul>
 801040e:	46b0      	mov	r8, r6
 8010410:	460f      	mov	r7, r1
 8010412:	4642      	mov	r2, r8
 8010414:	462b      	mov	r3, r5
 8010416:	4634      	mov	r4, r6
 8010418:	4649      	mov	r1, r9
 801041a:	4606      	mov	r6, r0
 801041c:	4640      	mov	r0, r8
 801041e:	f7f0 f90b 	bl	8000638 <__aeabi_dmul>
 8010422:	4b07      	ldr	r3, [pc, #28]	; (8010440 <__kernel_tan+0x410>)
 8010424:	2200      	movs	r2, #0
 8010426:	f7ef ff51 	bl	80002cc <__adddf3>
 801042a:	4602      	mov	r2, r0
 801042c:	460b      	mov	r3, r1
 801042e:	4630      	mov	r0, r6
 8010430:	4639      	mov	r1, r7
 8010432:	e665      	b.n	8010100 <__kernel_tan+0xd0>
 8010434:	4682      	mov	sl, r0
 8010436:	468b      	mov	fp, r1
 8010438:	e625      	b.n	8010086 <__kernel_tan+0x56>
 801043a:	bf00      	nop
 801043c:	bff00000 	.word	0xbff00000
 8010440:	3ff00000 	.word	0x3ff00000
 8010444:	00000000 	.word	0x00000000

08010448 <floor>:
 8010448:	ec51 0b10 	vmov	r0, r1, d0
 801044c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010450:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010454:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8010458:	2e13      	cmp	r6, #19
 801045a:	ee10 5a10 	vmov	r5, s0
 801045e:	ee10 8a10 	vmov	r8, s0
 8010462:	460c      	mov	r4, r1
 8010464:	dc32      	bgt.n	80104cc <floor+0x84>
 8010466:	2e00      	cmp	r6, #0
 8010468:	da14      	bge.n	8010494 <floor+0x4c>
 801046a:	a333      	add	r3, pc, #204	; (adr r3, 8010538 <floor+0xf0>)
 801046c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010470:	f7ef ff2c 	bl	80002cc <__adddf3>
 8010474:	2200      	movs	r2, #0
 8010476:	2300      	movs	r3, #0
 8010478:	f7f0 fb6e 	bl	8000b58 <__aeabi_dcmpgt>
 801047c:	b138      	cbz	r0, 801048e <floor+0x46>
 801047e:	2c00      	cmp	r4, #0
 8010480:	da57      	bge.n	8010532 <floor+0xea>
 8010482:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010486:	431d      	orrs	r5, r3
 8010488:	d001      	beq.n	801048e <floor+0x46>
 801048a:	4c2d      	ldr	r4, [pc, #180]	; (8010540 <floor+0xf8>)
 801048c:	2500      	movs	r5, #0
 801048e:	4621      	mov	r1, r4
 8010490:	4628      	mov	r0, r5
 8010492:	e025      	b.n	80104e0 <floor+0x98>
 8010494:	4f2b      	ldr	r7, [pc, #172]	; (8010544 <floor+0xfc>)
 8010496:	4137      	asrs	r7, r6
 8010498:	ea01 0307 	and.w	r3, r1, r7
 801049c:	4303      	orrs	r3, r0
 801049e:	d01f      	beq.n	80104e0 <floor+0x98>
 80104a0:	a325      	add	r3, pc, #148	; (adr r3, 8010538 <floor+0xf0>)
 80104a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104a6:	f7ef ff11 	bl	80002cc <__adddf3>
 80104aa:	2200      	movs	r2, #0
 80104ac:	2300      	movs	r3, #0
 80104ae:	f7f0 fb53 	bl	8000b58 <__aeabi_dcmpgt>
 80104b2:	2800      	cmp	r0, #0
 80104b4:	d0eb      	beq.n	801048e <floor+0x46>
 80104b6:	2c00      	cmp	r4, #0
 80104b8:	bfbe      	ittt	lt
 80104ba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80104be:	fa43 f606 	asrlt.w	r6, r3, r6
 80104c2:	19a4      	addlt	r4, r4, r6
 80104c4:	ea24 0407 	bic.w	r4, r4, r7
 80104c8:	2500      	movs	r5, #0
 80104ca:	e7e0      	b.n	801048e <floor+0x46>
 80104cc:	2e33      	cmp	r6, #51	; 0x33
 80104ce:	dd0b      	ble.n	80104e8 <floor+0xa0>
 80104d0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80104d4:	d104      	bne.n	80104e0 <floor+0x98>
 80104d6:	ee10 2a10 	vmov	r2, s0
 80104da:	460b      	mov	r3, r1
 80104dc:	f7ef fef6 	bl	80002cc <__adddf3>
 80104e0:	ec41 0b10 	vmov	d0, r0, r1
 80104e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104e8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80104ec:	f04f 33ff 	mov.w	r3, #4294967295
 80104f0:	fa23 f707 	lsr.w	r7, r3, r7
 80104f4:	4207      	tst	r7, r0
 80104f6:	d0f3      	beq.n	80104e0 <floor+0x98>
 80104f8:	a30f      	add	r3, pc, #60	; (adr r3, 8010538 <floor+0xf0>)
 80104fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104fe:	f7ef fee5 	bl	80002cc <__adddf3>
 8010502:	2200      	movs	r2, #0
 8010504:	2300      	movs	r3, #0
 8010506:	f7f0 fb27 	bl	8000b58 <__aeabi_dcmpgt>
 801050a:	2800      	cmp	r0, #0
 801050c:	d0bf      	beq.n	801048e <floor+0x46>
 801050e:	2c00      	cmp	r4, #0
 8010510:	da02      	bge.n	8010518 <floor+0xd0>
 8010512:	2e14      	cmp	r6, #20
 8010514:	d103      	bne.n	801051e <floor+0xd6>
 8010516:	3401      	adds	r4, #1
 8010518:	ea25 0507 	bic.w	r5, r5, r7
 801051c:	e7b7      	b.n	801048e <floor+0x46>
 801051e:	2301      	movs	r3, #1
 8010520:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010524:	fa03 f606 	lsl.w	r6, r3, r6
 8010528:	4435      	add	r5, r6
 801052a:	4545      	cmp	r5, r8
 801052c:	bf38      	it	cc
 801052e:	18e4      	addcc	r4, r4, r3
 8010530:	e7f2      	b.n	8010518 <floor+0xd0>
 8010532:	2500      	movs	r5, #0
 8010534:	462c      	mov	r4, r5
 8010536:	e7aa      	b.n	801048e <floor+0x46>
 8010538:	8800759c 	.word	0x8800759c
 801053c:	7e37e43c 	.word	0x7e37e43c
 8010540:	bff00000 	.word	0xbff00000
 8010544:	000fffff 	.word	0x000fffff

08010548 <scalbn>:
 8010548:	b570      	push	{r4, r5, r6, lr}
 801054a:	ec55 4b10 	vmov	r4, r5, d0
 801054e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010552:	4606      	mov	r6, r0
 8010554:	462b      	mov	r3, r5
 8010556:	b99a      	cbnz	r2, 8010580 <scalbn+0x38>
 8010558:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801055c:	4323      	orrs	r3, r4
 801055e:	d036      	beq.n	80105ce <scalbn+0x86>
 8010560:	4b39      	ldr	r3, [pc, #228]	; (8010648 <scalbn+0x100>)
 8010562:	4629      	mov	r1, r5
 8010564:	ee10 0a10 	vmov	r0, s0
 8010568:	2200      	movs	r2, #0
 801056a:	f7f0 f865 	bl	8000638 <__aeabi_dmul>
 801056e:	4b37      	ldr	r3, [pc, #220]	; (801064c <scalbn+0x104>)
 8010570:	429e      	cmp	r6, r3
 8010572:	4604      	mov	r4, r0
 8010574:	460d      	mov	r5, r1
 8010576:	da10      	bge.n	801059a <scalbn+0x52>
 8010578:	a32b      	add	r3, pc, #172	; (adr r3, 8010628 <scalbn+0xe0>)
 801057a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801057e:	e03a      	b.n	80105f6 <scalbn+0xae>
 8010580:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010584:	428a      	cmp	r2, r1
 8010586:	d10c      	bne.n	80105a2 <scalbn+0x5a>
 8010588:	ee10 2a10 	vmov	r2, s0
 801058c:	4620      	mov	r0, r4
 801058e:	4629      	mov	r1, r5
 8010590:	f7ef fe9c 	bl	80002cc <__adddf3>
 8010594:	4604      	mov	r4, r0
 8010596:	460d      	mov	r5, r1
 8010598:	e019      	b.n	80105ce <scalbn+0x86>
 801059a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801059e:	460b      	mov	r3, r1
 80105a0:	3a36      	subs	r2, #54	; 0x36
 80105a2:	4432      	add	r2, r6
 80105a4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80105a8:	428a      	cmp	r2, r1
 80105aa:	dd08      	ble.n	80105be <scalbn+0x76>
 80105ac:	2d00      	cmp	r5, #0
 80105ae:	a120      	add	r1, pc, #128	; (adr r1, 8010630 <scalbn+0xe8>)
 80105b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105b4:	da1c      	bge.n	80105f0 <scalbn+0xa8>
 80105b6:	a120      	add	r1, pc, #128	; (adr r1, 8010638 <scalbn+0xf0>)
 80105b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105bc:	e018      	b.n	80105f0 <scalbn+0xa8>
 80105be:	2a00      	cmp	r2, #0
 80105c0:	dd08      	ble.n	80105d4 <scalbn+0x8c>
 80105c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80105c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80105ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80105ce:	ec45 4b10 	vmov	d0, r4, r5
 80105d2:	bd70      	pop	{r4, r5, r6, pc}
 80105d4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80105d8:	da19      	bge.n	801060e <scalbn+0xc6>
 80105da:	f24c 3350 	movw	r3, #50000	; 0xc350
 80105de:	429e      	cmp	r6, r3
 80105e0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80105e4:	dd0a      	ble.n	80105fc <scalbn+0xb4>
 80105e6:	a112      	add	r1, pc, #72	; (adr r1, 8010630 <scalbn+0xe8>)
 80105e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d1e2      	bne.n	80105b6 <scalbn+0x6e>
 80105f0:	a30f      	add	r3, pc, #60	; (adr r3, 8010630 <scalbn+0xe8>)
 80105f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f6:	f7f0 f81f 	bl	8000638 <__aeabi_dmul>
 80105fa:	e7cb      	b.n	8010594 <scalbn+0x4c>
 80105fc:	a10a      	add	r1, pc, #40	; (adr r1, 8010628 <scalbn+0xe0>)
 80105fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d0b8      	beq.n	8010578 <scalbn+0x30>
 8010606:	a10e      	add	r1, pc, #56	; (adr r1, 8010640 <scalbn+0xf8>)
 8010608:	e9d1 0100 	ldrd	r0, r1, [r1]
 801060c:	e7b4      	b.n	8010578 <scalbn+0x30>
 801060e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010612:	3236      	adds	r2, #54	; 0x36
 8010614:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010618:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801061c:	4620      	mov	r0, r4
 801061e:	4b0c      	ldr	r3, [pc, #48]	; (8010650 <scalbn+0x108>)
 8010620:	2200      	movs	r2, #0
 8010622:	e7e8      	b.n	80105f6 <scalbn+0xae>
 8010624:	f3af 8000 	nop.w
 8010628:	c2f8f359 	.word	0xc2f8f359
 801062c:	01a56e1f 	.word	0x01a56e1f
 8010630:	8800759c 	.word	0x8800759c
 8010634:	7e37e43c 	.word	0x7e37e43c
 8010638:	8800759c 	.word	0x8800759c
 801063c:	fe37e43c 	.word	0xfe37e43c
 8010640:	c2f8f359 	.word	0xc2f8f359
 8010644:	81a56e1f 	.word	0x81a56e1f
 8010648:	43500000 	.word	0x43500000
 801064c:	ffff3cb0 	.word	0xffff3cb0
 8010650:	3c900000 	.word	0x3c900000

08010654 <_close>:
 8010654:	4b02      	ldr	r3, [pc, #8]	; (8010660 <_close+0xc>)
 8010656:	2258      	movs	r2, #88	; 0x58
 8010658:	601a      	str	r2, [r3, #0]
 801065a:	f04f 30ff 	mov.w	r0, #4294967295
 801065e:	4770      	bx	lr
 8010660:	20000b88 	.word	0x20000b88

08010664 <_fstat>:
 8010664:	4b02      	ldr	r3, [pc, #8]	; (8010670 <_fstat+0xc>)
 8010666:	2258      	movs	r2, #88	; 0x58
 8010668:	601a      	str	r2, [r3, #0]
 801066a:	f04f 30ff 	mov.w	r0, #4294967295
 801066e:	4770      	bx	lr
 8010670:	20000b88 	.word	0x20000b88

08010674 <_getpid>:
 8010674:	4b02      	ldr	r3, [pc, #8]	; (8010680 <_getpid+0xc>)
 8010676:	2258      	movs	r2, #88	; 0x58
 8010678:	601a      	str	r2, [r3, #0]
 801067a:	f04f 30ff 	mov.w	r0, #4294967295
 801067e:	4770      	bx	lr
 8010680:	20000b88 	.word	0x20000b88

08010684 <_isatty>:
 8010684:	4b02      	ldr	r3, [pc, #8]	; (8010690 <_isatty+0xc>)
 8010686:	2258      	movs	r2, #88	; 0x58
 8010688:	601a      	str	r2, [r3, #0]
 801068a:	2000      	movs	r0, #0
 801068c:	4770      	bx	lr
 801068e:	bf00      	nop
 8010690:	20000b88 	.word	0x20000b88

08010694 <_kill>:
 8010694:	4b02      	ldr	r3, [pc, #8]	; (80106a0 <_kill+0xc>)
 8010696:	2258      	movs	r2, #88	; 0x58
 8010698:	601a      	str	r2, [r3, #0]
 801069a:	f04f 30ff 	mov.w	r0, #4294967295
 801069e:	4770      	bx	lr
 80106a0:	20000b88 	.word	0x20000b88

080106a4 <_lseek>:
 80106a4:	4b02      	ldr	r3, [pc, #8]	; (80106b0 <_lseek+0xc>)
 80106a6:	2258      	movs	r2, #88	; 0x58
 80106a8:	601a      	str	r2, [r3, #0]
 80106aa:	f04f 30ff 	mov.w	r0, #4294967295
 80106ae:	4770      	bx	lr
 80106b0:	20000b88 	.word	0x20000b88

080106b4 <_read>:
 80106b4:	4b02      	ldr	r3, [pc, #8]	; (80106c0 <_read+0xc>)
 80106b6:	2258      	movs	r2, #88	; 0x58
 80106b8:	601a      	str	r2, [r3, #0]
 80106ba:	f04f 30ff 	mov.w	r0, #4294967295
 80106be:	4770      	bx	lr
 80106c0:	20000b88 	.word	0x20000b88

080106c4 <_sbrk>:
 80106c4:	4a04      	ldr	r2, [pc, #16]	; (80106d8 <_sbrk+0x14>)
 80106c6:	6811      	ldr	r1, [r2, #0]
 80106c8:	4603      	mov	r3, r0
 80106ca:	b909      	cbnz	r1, 80106d0 <_sbrk+0xc>
 80106cc:	4903      	ldr	r1, [pc, #12]	; (80106dc <_sbrk+0x18>)
 80106ce:	6011      	str	r1, [r2, #0]
 80106d0:	6810      	ldr	r0, [r2, #0]
 80106d2:	4403      	add	r3, r0
 80106d4:	6013      	str	r3, [r2, #0]
 80106d6:	4770      	bx	lr
 80106d8:	20000b90 	.word	0x20000b90
 80106dc:	20000b98 	.word	0x20000b98

080106e0 <_write>:
 80106e0:	4b02      	ldr	r3, [pc, #8]	; (80106ec <_write+0xc>)
 80106e2:	2258      	movs	r2, #88	; 0x58
 80106e4:	601a      	str	r2, [r3, #0]
 80106e6:	f04f 30ff 	mov.w	r0, #4294967295
 80106ea:	4770      	bx	lr
 80106ec:	20000b88 	.word	0x20000b88

080106f0 <_exit>:
 80106f0:	e7fe      	b.n	80106f0 <_exit>
	...

080106f4 <_init>:
 80106f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106f6:	bf00      	nop
 80106f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106fa:	bc08      	pop	{r3}
 80106fc:	469e      	mov	lr, r3
 80106fe:	4770      	bx	lr

08010700 <_fini>:
 8010700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010702:	bf00      	nop
 8010704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010706:	bc08      	pop	{r3}
 8010708:	469e      	mov	lr, r3
 801070a:	4770      	bx	lr
