// Seed: 2814816547
`timescale 1ps / 1ps
module module_0;
  always #1
    if (1 << id_0) id_1 <= id_0 && {1{id_0}} && 1'b0;
    else begin
      id_1 <= 1;
    end
  always @(posedge 1'd0) begin
    SystemTFIdentifier(id_1);
  end
  assign id_1 = (1'b0 == id_1);
endmodule
