# ****************************************************************
# DPPrunner Configuration File
# ****************************************************************

# NOTE:
# The lines between the commands @OFF and @ON will be skipped.
# This can be used to exclude parts of the file.

# ----------------------------------------------------------------
# Settings common to all channels
# ----------------------------------------------------------------
[COMMON]

# OPEN: open the digitizer
# options: USB 0 0      Desktop/NIM digitizer through USB              
#          USB 0 BA     VME digitizer through USB-V1718 (BA = BaseAddress of the VME board, 32 bit hex)
#          PCI 0 0 0    Desktop/NIM/VME through CONET (optical link) 
#          PCI 0 0 BA   VME digitizer through V2718 (BA = BaseAddress of the VME board, 32 bit hex)
#OPEN PCI 0 0 0
OPEN USB 0 32100000 

# GNUPLOT_PATH: path to gnuplot executable file
GNUPLOT_PATH ""

ACQUISITION_MODE LIST 
LIST_PARAMS ENERGY_AND_TIME

LIST_OUT_MODE BINARY 

# RECORD_LENGTH = number of samples in the acquisition window
RECORD_LENGTH  4000


# EXTERNAL_TRIGGER: external trigger input settings. When enabled, the ext. trg. can be either 
# propagated (ACQUISITION_AND_TRGOUT) or not (ACQUISITION_ONLY) through the TRGOUT
# options: DISABLED, ACQUISITION_ONLY, ACQUISITION_AND_TRGOUT
EXTERNAL_TRIGGER   ACQUISITION_ONLY


# MAX_NUM_EVENTS_BLT: maximum number of events to read out in one Block Transfer. High values corresponds to 
# options: 0 to 1023
MAX_NUM_AGGREGATES_BLT  255

# NEVT_AGGR <n>: Number of Events per Aggregate. Use small values for low rates, or high values for high rates.
# options:
#	<n> = 1 to 1023 -> set number of events per aggregate to <n> (use only in list mode)
#	<n> = 0 -> Automatic mode (for high rates and best performance in list mode)
NEVT_AGGR	0

# PRE_TRIGGER: pre trigger size in number of samples
# options: 1 to 511
PRE_TRIGGER 120 

# TRG_HOLDOFF: trigger hold off in ns
# range: 0 - 1920 in steps of 128 ns
TRG_HOLDOFF 500 

# FPIO_LEVEL: type of the front panel I/O LEMO connectors 
# options: NIM, TTL
FPIO_LEVEL  NIM

SELF_TRIGGER ENABLED 

GATED_START DISABLED

# WRITE_REGISTER: generic write register access. This command allows the user to have a direct write access to the
# registers of the board. NOTE: all the direct write accesses are executed before the other setting, thus it might
# happen that one specific setting overwrites the regsiter content.
# Syntax: WRITE_REGISTER ADDRESS DATA, where ADDRESS is the address offset of the register (16 bit hex)
# and DATA is the value being written (31 bit hex)
# Example: WRITE_REGISTER  1080  00000010  # Set the threshold of channel 0 to 16 ADC counts (hex 10)
#  WRITE_REGISTER  8168  8  
WRITE_REGISTER 1080 F0114
WRITE_REGISTER 803C 202


PULSE_POLARITY      	NEGATIVE
STOP_TIME   		0.0

VIRTUAL_PROBE_A1 0
VIRTUAL_PROBE_A2 8 
VIRTUAL_PROBE_D1 24 
VIRTUAL_PROBE_D2 25 
VIRTUAL_PROBE_D3 20 
VIRTUAL_PROBE_D4 26 

TIME_HISTO_MAX		4000
DTC_TIME_INTERVAL   	100000
DTC_EVENT_INTERVAL  	10000
EMIN_SKIM   		0
EMAX_SKIM   		100
ENABLE_ENERGY_SKIM  	NO
CALIBRATION_X1		0
CALIBRATION_Y1		0.0
CALIBRATION_X2		0
CALIBRATION_Y2		0.0

TRG_THRESHOLD		50

# ONLY FOR NG FIRMWARES
TRIGGER_CONFIG		THRESHOLD
# THRESHOLD, PEAK
TRIGGER_MODE		NORMAL
SELF_TRIGGER		ENABLED
# NORMAL, COINCIDENCE
PSD_SEL_CHARGE_SENS 1 
PSD_SHORT_GATE		28
PSD_LONG_GATE		320
PSD_PRE_GATE		40
PSD_BL_THRESHOLD 0 
PSD_BL_TIMEOUT		255
TIME_VAL_ACQ_WIN	48
PUR_MODE		DETECT
#DETECT, REJECT
PUR_GAP			100
PSD_SEL_BASELINE 4 



DUMPFILE /home/bangDAQUser/data/multiChannelAmBeTOF/Cs137CH7_002 
DUMP_WAVEFORMS NO 
DUMP_LIST NO 
DUMP_EHISTO 		NO
DUMP_THISTO 		NO


# ----------------------------------------------------------------
# Individual Settings 
# ----------------------------------------------------------------
# The following setting are usually applied on channel by channel
# basis; however, you can put them also in the [COMMON] section in
# ordere to apply them to all the channels.
# ----------------------------------------------------------------

# ENABLE_INPUT: enable/disable one channel (or one group in the case of the Mod 740)
# options: YES, NO

# DC_OFFSET: DC offset adjust (DAC channel setting) in percent of the Full Scale. 
# -50: analog input dynamic range = -Vpp to 0 (negative signals)
# +50: analog input dynamic range = 0 to +Vpp (positive signals)
# 0:   analog input dynamic range = -Vpp/2 to +Vpp/2 (bipolar signals)
# options: -50.0 to 50.0  (floating point)
DC_OFFSET              0

# TRIGGER_THRESHOLD: threshold for the channel auto trigger (ADC counts)
# options 0 to 2^N-1 (N=Number of bit of the ADC)

# CHANNEL_TRIGGER: channel auto trigger settings. When enabled, the ch. auto trg. can be either 
# propagated (ACQUISITION_AND_TRGOUT) or not (ACQUISITION_ONLY) through the TRGOUT
# options: DISABLED, ACQUISITION_ONLY, ACQUISITION_AND_TRGOUT

# GROUP_TRG_ENABLE_MASK: this option is used only for the Models x740. These models have the
# channels grouped 8 by 8; one group of 8 channels has a common trigger that is generated as
# the OR of the self trigger of the channels in the group that are enabled by this mask.
# options: 0 to FF


[0]
ENABLE_INPUT YES 
RECORD_LENGTH 992 
PSD_SHORT_GATE 60 
PSD_PRE_GATE 24 
PSD_LONG_GATE 500 
DC_OFFSET -47 
TRG_THRESHOLD 150 

[1]
ENABLE_INPUT YES 
RECORD_LENGTH 992 
DC_OFFSET -47 
PSD_SHORT_GATE 60 
PSD_PRE_GATE 24 
PSD_LONG_GATE 500 
TRG_THRESHOLD 150 
CALIBRATION_X1 16029 
CALIBRATION_X2 18040 
CALIBRATION_Y1 1173.0 
CALIBRATION_Y2 1332.0 
PULSE_POLARITY NEGATIVE 

[2]
ENABLE_INPUT NO 
PSD_SHORT_GATE 60 
DC_OFFSET -47 
RECORD_LENGTH 992 
PSD_PRE_GATE 24 
TRG_THRESHOLD 150 
PSD_LONG_GATE 500 

[3]
ENABLE_INPUT NO 
PSD_PRE_GATE 80 
RECORD_LENGTH 992 
DC_OFFSET -45
PSD_SHORT_GATE 82
TRG_THRESHOLD 80 
PSD_LONG_GATE 400

[4]
ENABLE_INPUT NO 
PSD_SHORT_GATE 80 
DC_OFFSET -45
RECORD_LENGTH 128
PSD_PRE_GATE 78 
TRG_THRESHOLD 150 
PSD_LONG_GATE 400

[5]
ENABLE_INPUT NO 
PSD_PRE_GATE 26
RECORD_LENGTH 128

[6]
ENABLE_INPUT NO 
PSD_SHORT_GATE 82 
DC_OFFSET -45
RECORD_LENGTH 128
PSD_PRE_GATE 80
TRG_THRESHOLD 80 
PSD_LONG_GATE 400

[7]
ENABLE_INPUT NO 
PSD_PRE_GATE 80 
RECORD_LENGTH 128
DC_OFFSET -45
PSD_SHORT_GATE 82
TRG_THRESHOLD 100 
PSD_LONG_GATE 400

[8]
ENABLE_INPUT NO 
PSD_SHORT_GATE 42

[9]
ENABLE_INPUT NO 
PSD_PRE_GATE 26

[10]
ENABLE_INPUT NO 
PSD_SHORT_GATE 42

[11]
ENABLE_INPUT NO 
PSD_SHORT_GATE 42 

[12]
ENABLE_INPUT NO 
PSD_PRE_GATE 26

[13]
ENABLE_INPUT NO 
PSD_SHORT_GATE 42

[14]
ENABLE_INPUT NO 
PSD_PRE_GATE 26
RECORD_LENGTH 112 
TRG_THRESHOLD 40 
PSD_SHORT_GATE 32 
PULSE_POLARITY NEGATIVE 

[15]
ENABLE_INPUT NO 
[15]
RECORD_LENGTH 112 
[15]
PSD_SHORT_GATE 42
