
;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=331, decl_uid=9245, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Init (HAL_SRAM_Init, funcdef_no=329, decl_uid=9241, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_Init

Dataflow summary:
def_info->table_size = 381, use_info->table_size = 81
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={7d,3u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r102={1d,7u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r125={2d,1u} r126={1d,11u} r127={1d,1u} r128={1d,1u} r131={1d,2u} r134={2d,3u} r135={1d,1u} r141={1d,1u} r144={1d,2u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 457{379d,78u,0e} in 48{44 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d16(1){ }d23(2){ }d29(3){ }d30(7){ }d39(13){ }d44(14){ }d53(16){ }d58(17){ }d63(18){ }d68(19){ }d73(20){ }d78(21){ }d83(22){ }d88(23){ }d93(24){ }d98(25){ }d103(26){ }d108(27){ }d113(28){ }d118(29){ }d123(30){ }d128(31){ }d347(102){ }d348(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 126 127 128 144 145 146
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126 127 128 144 145 146
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 113 131
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  gen 	 113 131
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 124 125 134 135 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 121 122 123 124 125 134 135 141
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u77(0){ }u78(7){ }u79(13){ }u80(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 105 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 43 to worklist
  Adding insn 36 to worklist
  Adding insn 71 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 70 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 7 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 6 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 101 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
processing block 3 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 128
  Adding insn 19 to worklist
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
  Adding insn 11 to worklist
  Adding insn 4 to worklist
  Adding insn 104 to worklist
  Adding insn 3 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r146 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r145 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r144 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:12285
  r135 costs: LO_REGS:1638 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r134 costs: LO_REGS:1638 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:45045 VFP_LO_REGS:45045 ALL_REGS:45045 MEM:25389
  r131 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r128 costs: LO_REGS:1638 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:22285 VFP_LO_REGS:22285 ALL_REGS:22285 MEM:9190
  r127 costs: LO_REGS:1638 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:22285 VFP_LO_REGS:22285 ALL_REGS:22285 MEM:9190
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:132805 VFP_LO_REGS:132805 ALL_REGS:132805 MEM:78229
  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28986 VFP_LO_REGS:28986 ALL_REGS:28986 MEM:14995
  r124 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r123 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r122 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r121 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:10890


Pass 1 for finding pseudo/allocno costs

    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r146 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r145 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r144 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r141 costs: GENERAL_REGS:0 MEM:16380
  r135 costs: LO_REGS:1638 HI_REGS:4914 CALLER_SAVE_REGS:4914 EVEN_REG:4914 GENERAL_REGS:3276 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:24570 MEM:24570
  r134 costs: GENERAL_REGS:1638 VFP_D0_D7_REGS:61425 VFP_LO_REGS:61425 ALL_REGS:49140 MEM:40950
  r131 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r128 costs: GENERAL_REGS:1638 VFP_D0_D7_REGS:39570 VFP_LO_REGS:39570 ALL_REGS:27285 MEM:26380
  r127 costs: GENERAL_REGS:1638 VFP_D0_D7_REGS:39570 VFP_LO_REGS:39570 ALL_REGS:27285 MEM:26380
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:141900 VFP_LO_REGS:141900 ALL_REGS:141900 MEM:94600
  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r124 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r123 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r122 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r121 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r113 costs: GENERAL_REGS:0 MEM:10890

;;   ======================================================
;;   -- basic block 2 from 102 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 r144=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 103 r145=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 r146=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   3 r127=r145                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   4 r128=r146                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r126=r144                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 {pc={(r144==0)?L76:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 10
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 r131=zxn([r126+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 r113=r131&0xff                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 {pc={(r131!=0)?L29:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 14
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 22 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 [r126+0x50]=r113#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 {call [`HAL_SRAM_MspInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 22
;;   new tail = 28

;;   ======================================================
;;   -- basic block 5 from 31 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 r134=r126                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 r135=[post r134+=0x8]                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  34 r1=r134                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  35 r0=r135                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  36 {r0=call [`FMC_NORSRAM_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  40 r2=[r126+0x8]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  41 r1=r127                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  42 r0=[r126]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  43 {r0=call [`FMC_NORSRAM_Timing_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  48 r3=[r126+0x2c]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  49 r2=[r126+0x8]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  51 r0=[r126+0x4]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  50 r1=r128                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i  52 {r0=call [`FMC_NORSRAM_Extended_Timing_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  54 r121=[r126]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  55 r122=[r126+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  60 r141=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  56 r123=[r122*0x4+r121]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 21--> b  0: i  57 r124=r123|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  58 [r122*0x4+r121]=r124                    :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i   6 r125=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  62 [r126+0x51]=r141#0                      :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 24--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 105 pc=L64                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 25
;;   new head = 31
;;   new tail = 105

;;   ======================================================
;;   -- basic block 6 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r125=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 7 from 70 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 r0=r125                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  71 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 70
;;   new tail = 71


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={7d,3u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r102={1d,7u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r125={2d,1u} r126={1d,11u} r127={1d,1u} r128={1d,1u} r131={1d,2u} r134={2d,3u} r135={1d,1u} r141={1d,1u} r144={1d,2u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 457{379d,78u,0e} in 48{44 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 5 2 NOTE_INSN_DELETED)
(note 5 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 102 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:3 -1
     (nil))
(insn 102 10 103 2 (set (reg:SI 144)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 2 (set (reg:SI 145)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 104 103 3 2 (set (reg:SI 146)
        (reg:SI 2 r2 [ ExtTiming ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ ExtTiming ])
        (nil)))
(insn 3 104 4 2 (set (reg/v/f:SI 127 [ Timing ])
        (reg:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 4 3 11 2 (set (reg/v/f:SI 128 [ ExtTiming ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 11 4 12 2 (set (reg/v/f:SI 126 [ hsram ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 144)
                        (const_int 0 [0]))
                    (label_ref:SI 76)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 76)
(note 13 12 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 18 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:3 -1
     (nil))
(insn 16 14 19 3 (set (reg:SI 131 [ hsram_16(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 19 16 20 3 (set (reg:SI 113 [ _1 ])
        (and:SI (reg:SI 131 [ hsram_16(D)->State ])
            (const_int 255 [0xff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 20 19 21 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 131 [ hsram_16(D)->State ])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 131 [ hsram_16(D)->State ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 29)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 25 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:5 -1
     (nil))
(insn 25 22 26 4 (set (mem:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_16(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 -1
     (nil))
(call_insn 28 26 29 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>) [0 HAL_SRAM_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 29 28 30 5 5 (nil) [1 uses])
(note 30 29 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 38 30 39 5 NOTE_INSN_DELETED)
(note 39 38 45 5 NOTE_INSN_DELETED)
(note 45 39 46 5 NOTE_INSN_DELETED)
(note 46 45 47 5 NOTE_INSN_DELETED)
(note 47 46 31 5 NOTE_INSN_DELETED)
(debug_insn 31 47 101 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:3 -1
     (nil))
(insn 101 31 33 5 (set (reg/f:SI 134)
        (reg/v/f:SI 126 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 101 34 5 (set (reg/f:SI 135 [ hsram_16(D)->Instance ])
        (mem/f:SI (post_modify:SI (reg/f:SI 134)
                (plus:SI (reg/f:SI 134)
                    (const_int 8 [0x8]))) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 134)
        (nil)))
(insn 34 33 35 5 (set (reg:SI 1 r1)
        (reg/f:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg/f:SI 135 [ hsram_16(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ hsram_16(D)->Instance ])
        (nil)))
(call_insn 36 35 37 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>) [0 FMC_NORSRAM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 37 36 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:3 -1
     (nil))
(insn 40 37 41 5 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 127 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ Timing ])
        (nil)))
(insn 42 41 43 5 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 126 [ hsram ]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 43 42 44 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>) [0 FMC_NORSRAM_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 44 43 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:3 -1
     (nil))
(insn 48 44 49 5 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 44 [0x2c])) [5 hsram_16(D)->Init.ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 51 5 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 49 50 5 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 4 [0x4])) [3 hsram_16(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 51 52 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 128 [ ExtTiming ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ ExtTiming ])
        (nil)))
(call_insn 52 50 53 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>) [0 FMC_NORSRAM_Extended_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 53 52 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 -1
     (nil))
(insn 54 53 55 5 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (reg/v/f:SI 126 [ hsram ]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 60 5 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 55 56 5 (set (reg:SI 141)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 60 57 5 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 122 [ _10 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 121 [ _9 ])) [5 _9->BTCR[_10]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 58 57 59 5 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 122 [ _10 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 121 [ _9 ])) [5 _9->BTCR[_10]+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
                (nil)))))
(debug_insn 59 58 6 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:3 -1
     (nil))
(insn 6 59 62 5 (set (reg:SI 125 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 6 63 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 141) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ hsram ])
            (nil))))
(debug_insn 63 62 105 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:3 -1
     (nil))
(jump_insn 105 63 106 5 (set (pc)
        (label_ref 64)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:10 284 {*arm_jump}
     (nil)
 -> 64)
(barrier 106 105 76)
(code_label 76 106 75 6 6 (nil) [1 uses])
(note 75 76 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 75 64 6 (set (reg:SI 125 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":174:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 64 7 65 7 4 (nil) [1 uses])
(note 65 64 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 70 65 71 7 (set (reg/i:SI 0 r0)
        (reg:SI 125 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ <retval> ])
        (nil)))
(insn 71 70 107 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":215:1 -1
     (nil))
(note 107 71 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=350, decl_uid=9247, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hsram ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DeInit (HAL_SRAM_DeInit, funcdef_no=330, decl_uid=9243, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r126 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:35000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:85000 VFP_LO_REGS:85000 ALL_REGS:85000 MEM:51000


Pass 1 for finding pseudo/allocno costs

    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r126 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r121 costs: GENERAL_REGS:2000 MEM:50000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000

;;   ======================================================
;;   -- basic block 2 from 35 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 r126=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r126                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 {call [`HAL_SRAM_MspDeInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r2=[r117+0x8]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  14 r1=[r117+0x4]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r0=[r117]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 {r0=call [`FMC_NORSRAM_DeInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 r121=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 [r117+0x51]=r121#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  25 [r117+0x50]=r121#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  32 r0=r121                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  33 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 33


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,5u} r1={4d,1u} r2={4d,1u} r3={3d} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,2u} r103={1d,1u} r104={2d} r105={2d} r106={2d} r117={1d,5u} r121={1d,3u} r126={1d,1u} 
;;    total ref usage 219{194d,25u,0e} in 19{17 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 11 2 NOTE_INSN_DELETED)
(note 11 10 12 2 NOTE_INSN_DELETED)
(note 12 11 6 2 NOTE_INSN_DELETED)
(debug_insn 6 12 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 -1
     (nil))
(insn 35 6 2 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":224:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 35 8 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":224:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(call_insn 8 2 9 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>) [0 HAL_SRAM_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 9 8 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:3 -1
     (nil))
(insn 13 9 14 2 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_5(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 1 r1)
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 4 [0x4])) [3 hsram_5(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 117 [ hsram ]) [2 hsram_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>) [0 FMC_NORSRAM_DeInit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:3 -1
     (nil))
(insn 18 17 20 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 18 21 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_5(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 22 21 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(insn 25 22 26 2 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_5(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 27 26 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":247:3 -1
     (nil))
(insn 32 27 33 2 (set (reg/i:SI 0 r0)
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":248:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 33 32 36 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":248:1 -1
     (nil))
(note 36 33 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DMA_XferCpltCallback (HAL_SRAM_DMA_XferCpltCallback, funcdef_no=352, decl_uid=9289, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_DMA_XferCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function SRAM_DMACpltProt (SRAM_DMACpltProt, funcdef_no=347, decl_uid=9990, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r118 costs: GENERAL_REGS:0 MEM:20000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 23 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r120=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r120                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r113=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   7 r116=[r117+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r114=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r118=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 r115=r114&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  13 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 [r116+0x51]=r118#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 {call [`HAL_SRAM_DMA_XferCpltCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 20


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


SRAM_DMACpltProt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 133{113d,20u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:3 -1
     (nil))
(insn 23 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1062:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 10 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1062:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 10 2 7 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(insn 7 10 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 118)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 15 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 0 NOTE_INSN_DELETED)

;; Function SRAM_DMACplt (SRAM_DMACplt, funcdef_no=346, decl_uid=9988, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r118 costs: GENERAL_REGS:0 MEM:20000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 23 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r120=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r120                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r113=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   7 r116=[r117+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r114=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r118=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 r115=r114&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  13 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 [r116+0x51]=r118#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 {call [`HAL_SRAM_DMA_XferCpltCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 20


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


SRAM_DMACplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 133{113d,20u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:3 -1
     (nil))
(insn 23 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1040:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 10 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1040:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 10 2 7 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(insn 7 10 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 118)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 15 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DMA_XferErrorCallback (HAL_SRAM_DMA_XferErrorCallback, funcdef_no=354, decl_uid=9291, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_DMA_XferErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function SRAM_DMAError (SRAM_DMAError, funcdef_no=348, decl_uid=9992, cgraph_uid=352, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r118 costs: GENERAL_REGS:0 MEM:20000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 23 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r120=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r120                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r113=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   7 r116=[r117+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r114=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r118=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 r115=r114&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  13 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 [r116+0x51]=r118#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 {call [`HAL_SRAM_DMA_XferErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 20


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


SRAM_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 133{113d,20u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:3 -1
     (nil))
(insn 23 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1084:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 10 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1084:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 10 2 7 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(insn 7 10 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 118)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 15 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>) [0 HAL_SRAM_DMA_XferErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_8b (HAL_SRAM_Read_8b, funcdef_no=335, decl_uid=9252, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 13 (  1.1)


HAL_SRAM_Read_8b

Dataflow summary:
def_info->table_size = 49, use_info->table_size = 93
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,11u} r103={1d,10u} r115={1d,3u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,6u} r120={2d,8u} r121={1d,2u} r124={1d,2u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r131={1d,1u} r134={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 145{52d,93u,0e} in 74{74 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 118 119 120 121 124 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 118 119 120 121 124 138 139 140 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121

( 2 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121

( 2 3 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 100 [cc] 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121
;; lr  def 	 100 [cc] 126 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 126 128
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120

( 6 7 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 120
;; lr  def 	 100 [cc] 119 120 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; live  gen 	 100 [cc] 119 120 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120

( 5 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  def 	 117 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  gen 	 117 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 3 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 4 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 8 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u89(0){ }u90(7){ }u91(13){ }u92(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 35 to worklist
  Adding insn 52 to worklist
  Adding insn 45 to worklist
  Adding insn 40 to worklist
  Adding insn 78 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 130 to worklist
  Adding insn 88 to worklist
  Adding insn 83 to worklist
  Adding insn 132 to worklist
  Adding insn 98 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 97 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 9 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 8 to worklist
  Adding insn 86 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
  Adding insn 77 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120
  Adding insn 54 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
  Adding insn 43 to worklist
  Adding insn 38 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
  Adding insn 34 to worklist
  Adding insn 33 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 7 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 5 to worklist
  Adding insn 129 to worklist
  Adding insn 4 to worklist
  Adding insn 128 to worklist
  Adding insn 3 to worklist
  Adding insn 127 to worklist
  Adding insn 2 to worklist
  Adding insn 126 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 13 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r141 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r140 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r139 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r138 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1760
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:17800
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3927
  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:4975 VFP_LO_REGS:4975 ALL_REGS:4975 MEM:2257
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:43375 VFP_LO_REGS:43375 ALL_REGS:43375 MEM:27857
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28570 VFP_LO_REGS:28570 ALL_REGS:28570 MEM:17987
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13150 VFP_LO_REGS:13150 ALL_REGS:13150 MEM:7707
  r117 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4969 VFP_LO_REGS:4969 ALL_REGS:4969 MEM:2360
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4200


Pass 1 for finding pseudo/allocno costs

    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r141 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r140 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r139 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r138 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r134 costs: GENERAL_REGS:0 MEM:3300
  r131 costs: GENERAL_REGS:0 MEM:17800
  r128 costs: GENERAL_REGS:0 MEM:2200
  r126 costs: GENERAL_REGS:0 MEM:2200
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r124 costs: GENERAL_REGS:0 MEM:5610
  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:5910 VFP_LO_REGS:5910 ALL_REGS:5910 MEM:3940
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:44310 VFP_LO_REGS:44310 ALL_REGS:44310 MEM:29540
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29505 VFP_LO_REGS:29505 ALL_REGS:29505 MEM:19670
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14085 VFP_LO_REGS:14085 ALL_REGS:14085 MEM:9390
  r117 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8400 VFP_LO_REGS:8400 ALL_REGS:5595 MEM:5600
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r115 costs: GENERAL_REGS:0 MEM:4200

;;   ======================================================
;;   -- basic block 2 from 126 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i 126 r138=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r118=r138                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 127 r139=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r124=zxn([r118+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 128 r140=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 129 r141=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r119=r139                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r120=r140                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 108 loc r3                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r121=r141                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 r115=zxn(r124#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  22 loc r115#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 cc=cmp(r124,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 pc={(cc==0)?L29:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 126
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 27 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 cc=cmp(r115,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 pc={(cc!=0)?L103:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 27
;;   new tail = 28

;;   ======================================================
;;   -- basic block 4 from 31 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r125=zxn([r118+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 cc=cmp(r125,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 pc={(cc==0)?L107:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 35

;;   ======================================================
;;   -- basic block 5 from 37 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r126=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 [r118+0x50]=r126#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 r128=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 [r118+0x51]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  49 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 {pc={(r121==0)?L79:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 37
;;   new tail = 52

;;   ======================================================
;;   -- basic block 6 from 54 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 r116=r120+r121                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 54
;;   new tail = 54

;;   ======================================================
;;   -- basic block 7 from 56 to 78 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 r131=zxn([r119++])                      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 [r120++]=r131#0                         :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  70 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  72 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  73 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 cc=cmp(r120,r116)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  78 pc={(cc!=0)?L76:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 56
;;   new tail = 78

;;   ======================================================
;;   -- basic block 8 from 81 to 130 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  83 [r118+0x51]=r115#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 [r118+0x50]=r134#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r117=r134                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 130 pc=L91                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 81
;;   new tail = 130

;;   ======================================================
;;   -- basic block 9 from 7 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r117=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 132 pc=L91                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 132

;;   ======================================================
;;   -- basic block 10 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r117=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 11 from 97 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  98 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 97
;;   new tail = 98


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,11u} r103={1d,10u} r115={1d,3u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,6u} r120={2d,8u} r121={1d,2u} r124={1d,2u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r131={1d,1u} r134={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 145{52d,93u,0e} in 74{74 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 126 2 NOTE_INSN_FUNCTION_BEG)
(insn 126 6 2 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 126 127 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 127 2 19 2 (set (reg:SI 139)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 127 128 2 (set (reg:SI 124 [ hsram_12(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 128 19 129 2 (set (reg:SI 140)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 129 128 3 2 (set (reg:SI 141)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 129 4 2 (set (reg/v/f:SI 119 [ pAddress ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 4 3 108 2 (set (reg/v/f:SI 120 [ pDstBuffer ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 108 4 12 2 (var_location:SI D#1 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(debug_insn 12 108 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":344:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:12 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:3 -1
     (nil))
(insn 5 17 21 2 (set (reg/v:SI 121 [ BufferSize ])
        (reg:SI 141)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 21 5 22 2 (set (reg/v:SI 115 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ hsram_12(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 22 21 23 2 (var_location:QI state (subreg:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_12(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_12(D)->State ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 103)
(code_label 29 28 30 4 24 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 125 [ hsram_12(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_12(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_12(D)->Lock ])
        (nil)))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 107)
(note 36 35 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 51 36 37 5 NOTE_INSN_DELETED)
(debug_insn 37 51 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 126)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 5 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:5 -1
     (nil))
(insn 43 42 45 5 (set (reg:SI 128)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 43 46 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 46 45 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 48 47 49 5 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 49 48 50 5 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 50 49 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(jump_insn 52 50 53 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 121 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 79)
(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 76 6 (set (reg/f:SI 116 [ _31 ])
        (plus:SI (reg/v/f:SI 120 [ pDstBuffer ])
            (reg/v:SI 121 [ BufferSize ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 121 [ BufferSize ])
        (nil)))
(code_label 76 54 55 7 27 (nil) [1 uses])
(note 55 76 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 7 NOTE_INSN_DELETED)
(debug_insn 56 62 57 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 59 58 60 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:7 -1
     (nil))
(insn 60 59 64 7 (set (reg:SI 131 [ *psramaddress_28 ])
        (zero_extend:SI (mem/v:QI (post_inc:SI (reg/v/f:SI 119 [ pAddress ])) [0 *psramaddress_28+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pAddress ])
        (nil)))
(insn 64 60 65 7 (set (mem:QI (post_inc:SI (reg/v/f:SI 120 [ pDstBuffer ])) [0 MEM[base: pdestbuff_26, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 131 [ *psramaddress_28 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ *psramaddress_28 ])
        (expr_list:REG_INC (reg/v/f:SI 120 [ pDstBuffer ])
            (nil))))
(debug_insn 65 64 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:7 -1
     (nil))
(debug_insn 67 65 68 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:16 -1
     (nil))
(debug_insn 68 67 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:7 -1
     (nil))
(debug_insn 70 68 71 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:19 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:41 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 75 74 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(insn 77 75 78 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 120 [ pDstBuffer ])
            (reg/f:SI 116 [ _31 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 78 77 79 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 76)
(code_label 79 78 80 8 26 (nil) [1 uses])
(note 80 79 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 86 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:5 -1
     (nil))
(insn 86 81 83 8 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 86 84 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ state ])
        (nil)))
(debug_insn 84 83 85 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 85 84 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(insn 88 85 89 8 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 90 89 8 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:3 -1
     (nil))
(insn 8 90 130 8 (set (reg:SI 117 [ <retval> ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 130 8 131 8 (set (pc)
        (label_ref 91)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:10 284 {*arm_jump}
     (nil)
 -> 91)
(barrier 131 130 103)
(code_label 103 131 102 9 28 (nil) [1 uses])
(note 102 103 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 102 132 9 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":374:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 132 7 133 9 (set (pc)
        (label_ref 91)) 284 {*arm_jump}
     (nil)
 -> 91)
(barrier 133 132 107)
(code_label 107 133 106 10 29 (nil) [1 uses])
(note 106 107 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 106 91 10 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 91 9 92 11 25 (nil) [2 uses])
(note 92 91 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 97 92 98 11 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":378:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 98 97 134 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":378:1 -1
     (nil))
(note 134 98 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_8b (HAL_SRAM_Write_8b, funcdef_no=336, decl_uid=9257, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 12 (  1.1)


HAL_SRAM_Write_8b

Dataflow summary:
def_info->table_size = 47, use_info->table_size = 85
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,8u} r120={2d,6u} r121={1d,2u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r131={1d,1u} r133={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 137{51d,86u,0e} in 70{70 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 118 119 120 121 124 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 118 119 120 121 124 137 138 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  gen 	 100 [cc] 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121

( 3 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 121
;; lr  def 	 100 [cc] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
;; live  gen 	 128
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 121
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 120
;; lr  def 	 100 [cc] 115 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; live  gen 	 100 [cc] 115 119 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120

( 4 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 117 131 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 117 131 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 2 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 3 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 7 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u81(0){ }u82(7){ }u83(13){ }u84(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 46 to worklist
  Adding insn 39 to worklist
  Adding insn 34 to worklist
  Adding insn 70 to worklist
  Adding insn 56 to worklist
  Adding insn 114 to worklist
  Adding insn 81 to worklist
  Adding insn 76 to worklist
  Adding insn 116 to worklist
  Adding insn 91 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 90 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 9 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 8 to worklist
  Adding insn 79 to worklist
  Adding insn 74 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
  Adding insn 69 to worklist
  Adding insn 54 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120
  Adding insn 48 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121
  Adding insn 37 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 7 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 119 120 121
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 5 to worklist
  Adding insn 113 to worklist
  Adding insn 4 to worklist
  Adding insn 112 to worklist
  Adding insn 3 to worklist
  Adding insn 111 to worklist
  Adding insn 2 to worklist
  Adding insn 110 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 12 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r140 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r139 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r138 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r137 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1760
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5271
  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:5615 VFP_LO_REGS:5615 ALL_REGS:5615 MEM:2321
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29210 VFP_LO_REGS:29210 ALL_REGS:29210 MEM:18051
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:44015 VFP_LO_REGS:44015 ALL_REGS:44015 MEM:27921
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14750 VFP_LO_REGS:14750 ALL_REGS:14750 MEM:8411
  r117 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6825 VFP_LO_REGS:6825 ALL_REGS:6825 MEM:3320
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:17800
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3610


Pass 1 for finding pseudo/allocno costs

    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r140 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r139 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r138 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r137 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r133 costs: GENERAL_REGS:0 MEM:3300
  r131 costs: GENERAL_REGS:0 MEM:2200
  r128 costs: GENERAL_REGS:0 MEM:2200
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r124 costs: GENERAL_REGS:0 MEM:7530
  r121 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:6870 VFP_LO_REGS:6870 ALL_REGS:6870 MEM:4580
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30465 VFP_LO_REGS:30465 ALL_REGS:30465 MEM:20310
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45270 VFP_LO_REGS:45270 ALL_REGS:45270 MEM:30180
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16005 VFP_LO_REGS:16005 ALL_REGS:16005 MEM:10670
  r117 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11280 VFP_LO_REGS:11280 ALL_REGS:7515 MEM:7520
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r115 costs: GENERAL_REGS:0 MEM:17800
  r113 costs: GENERAL_REGS:0 MEM:3610

;;   ======================================================
;;   -- basic block 2 from 110 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i 110 r137=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r118=r137                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 111 r138=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r124=zxn([r118+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 112 r139=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 113 r140=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r119=r138                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r120=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 101 loc r3                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r121=r140                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 r113=zxn(r124#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  22 cc=cmp(r124,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  23 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 110
;;   new tail = 23

;;   ======================================================
;;   -- basic block 3 from 25 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r125=zxn([r118+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 cc=cmp(r125,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 pc={(cc==0)?L100:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 31 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 [r118+0x50]=r113#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 r128=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 [r118+0x51]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 {pc={(r121==0)?L71:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 46

;;   ======================================================
;;   -- basic block 5 from 48 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 r116=r119+r121                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 48
;;   new tail = 48

;;   ======================================================
;;   -- basic block 6 from 50 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 r115=zxn([r120++])                      :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 [r119++]=r115#0                         :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  66 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  69 cc=cmp(r119,r116)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 pc={(cc!=0)?L68:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 50
;;   new tail = 70

;;   ======================================================
;;   -- basic block 7 from 73 to 114 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 r131=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 [r118+0x51]=r131#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  81 [r118+0x50]=r133#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r117=r133                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 114 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 73
;;   new tail = 114

;;   ======================================================
;;   -- basic block 8 from 7 to 116 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r117=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 116 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 116

;;   ======================================================
;;   -- basic block 9 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r117=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 10 from 90 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  91 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 90
;;   new tail = 91


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,8u} r120={2d,6u} r121={1d,2u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r131={1d,1u} r133={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 137{51d,86u,0e} in 70{70 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 110 2 NOTE_INSN_FUNCTION_BEG)
(insn 110 6 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 110 111 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 111 2 19 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 111 112 2 (set (reg:SI 124 [ hsram_13(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 112 19 113 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 113 112 3 2 (set (reg:SI 140)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 113 4 2 (set (reg/v/f:SI 119 [ pAddress ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 4 3 101 2 (set (reg/v/f:SI 120 [ pSrcBuffer ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 101 4 12 2 (var_location:SI D#3 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(debug_insn 12 101 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":392:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:12 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:3 -1
     (nil))
(insn 5 17 21 2 (set (reg/v:SI 121 [ BufferSize ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(insn 21 5 22 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ hsram_13(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_13(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_13(D)->State ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 125 [ hsram_13(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_13(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_13(D)->Lock ])
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 100)
(note 30 29 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 45 30 31 4 NOTE_INSN_DELETED)
(debug_insn 31 45 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 34 31 35 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:5 -1
     (nil))
(insn 37 36 39 4 (set (reg:SI 128)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 42 41 43 4 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(jump_insn 46 44 47 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 121 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 71)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 71)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 68 5 (set (reg/f:SI 116 [ _31 ])
        (plus:SI (reg/v/f:SI 119 [ pAddress ])
            (reg/v:SI 121 [ BufferSize ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 121 [ BufferSize ])
        (nil)))
(code_label 68 48 49 6 41 (nil) [1 uses])
(note 49 68 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:7 -1
     (nil))
(insn 54 53 56 6 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (post_inc:SI (reg/v/f:SI 120 [ pSrcBuffer ])) [0 MEM[base: psrcbuff_29, offset: 0B]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 120 [ pSrcBuffer ])
        (nil)))
(insn 56 54 57 6 (set (mem/v:QI (post_inc:SI (reg/v/f:SI 119 [ pAddress ])) [0 *psramaddress_28+0 S1 A8])
        (subreg/s/v:QI (reg:SI 115 [ _3 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_INC (reg/v/f:SI 119 [ pAddress ])
            (nil))))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:15 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:19 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:41 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 67 66 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(insn 69 67 70 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 119 [ pAddress ])
            (reg/f:SI 116 [ _31 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 68)
(code_label 71 70 72 7 40 (nil) [1 uses])
(note 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:5 -1
     (nil))
(insn 79 73 74 7 (set (reg:SI 133)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 79 76 7 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 74 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(insn 81 78 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:3 -1
     (nil))
(insn 8 83 114 7 (set (reg:SI 117 [ <retval> ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 114 8 115 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:10 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 115 114 96)
(code_label 96 115 95 8 42 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 116 8 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":421:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 116 7 117 8 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 117 116 100)
(code_label 100 117 99 9 43 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 39 (nil) [2 uses])
(note 85 84 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 90 85 91 10 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 91 90 118 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":425:1 -1
     (nil))
(note 118 91 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_16b (HAL_SRAM_Read_16b, funcdef_no=337, decl_uid=9262, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 15 (  1.1)


HAL_SRAM_Read_16b

Dataflow summary:
def_info->table_size = 56, use_info->table_size = 116
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,5u} r102={1d,13u} r103={1d,12u} r115={1d,1u} r117={1d,1u} r120={1d,1u} r122={2d,7u} r123={1d,3u} r124={1d,3u} r127={3d,1u} r128={1d,6u} r129={2d,8u} r130={2d,4u} r131={2d,7u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r143={1d,1u} r147={1d,2u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 175{59d,116u,0e} in 93{93 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d30(102){ }d31(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 128 129 130 131 134 150 151 152 153
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 123 128 129 130 131 134 150 151 152 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131

( 2 )->[3]->( 4 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131

( 2 3 )->[4]->( 12 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131
;; lr  def 	 100 [cc] 124 136 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
;; live  gen 	 100 [cc] 124 136 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
;; live  gen 	 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131

( 6 7 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 129 131
;; lr  def 	 100 [cc] 115 117 122 129 130 131 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
;; live  gen 	 100 [cc] 115 117 122 129 130 131 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 130 131

( 5 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128

( 9 8 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 127 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; live  gen 	 127 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 3 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 4 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 10 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u112(0){ }u113(7){ }u114(13){ }u115(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 29 to worklist
  Adding insn 36 to worklist
  Adding insn 59 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 93 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 98 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 154 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 156 to worklist
  Adding insn 123 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 122 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 9 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 8 to worklist
  Adding insn 111 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 130 131
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 85 to worklist
  Adding insn 76 to worklist
  Adding insn 69 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 128 129 131
  Adding insn 61 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 128 129 130 131
  Adding insn 58 to worklist
  Adding insn 50 to worklist
  Adding insn 44 to worklist
  Adding insn 39 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 7 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
  Adding insn 28 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128 129 130 131
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 5 to worklist
  Adding insn 153 to worklist
  Adding insn 4 to worklist
  Adding insn 152 to worklist
  Adding insn 3 to worklist
  Adding insn 151 to worklist
  Adding insn 2 to worklist
  Adding insn 150 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 15 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r153 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r152 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r151 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r150 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1760
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3927
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45220 VFP_LO_REGS:45220 ALL_REGS:45220 MEM:29087
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13050 VFP_LO_REGS:13050 ALL_REGS:13050 MEM:2597
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:42745 VFP_LO_REGS:42745 ALL_REGS:42745 MEM:27437
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13150 VFP_LO_REGS:13150 ALL_REGS:13150 MEM:7707
  r127 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4969 VFP_LO_REGS:4969 ALL_REGS:4969 MEM:2360
  r124 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4200
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:63755 VFP_LO_REGS:63755 ALL_REGS:63755 MEM:37460
  r120 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r117 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r115 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800


Pass 1 for finding pseudo/allocno costs

    r153: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r153 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r152 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r151 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r150 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r147 costs: GENERAL_REGS:0 MEM:3300
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r138 costs: GENERAL_REGS:0 MEM:2200
  r136 costs: GENERAL_REGS:0 MEM:2200
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r134 costs: GENERAL_REGS:0 MEM:5610
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:46155 VFP_LO_REGS:46155 ALL_REGS:46155 MEM:30770
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18435 VFP_LO_REGS:18435 ALL_REGS:18435 MEM:12290
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:43680 VFP_LO_REGS:43680 ALL_REGS:43680 MEM:29120
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14085 VFP_LO_REGS:14085 ALL_REGS:14085 MEM:9390
  r127 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8400 VFP_LO_REGS:8400 ALL_REGS:5595 MEM:5600
  r124 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r123 costs: GENERAL_REGS:0 MEM:4200
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:68205 VFP_LO_REGS:68205 ALL_REGS:68205 MEM:45470
  r120 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r117 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r115 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800

;;   ======================================================
;;   -- basic block 2 from 150 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 r150=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r128=r150                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 151 r151=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r134=zxn([r128+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 152 r152=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 153 r153=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r129=r151                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r130=r152                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r131=r153                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  22 r123=zxn(r134#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 loc r123#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  25 cc=cmp(r134,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 pc={(cc==0)?L30:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 12
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 28 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r123,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 32 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r135=zxn([r128+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 pc={(cc==0)?L132:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 32
;;   new tail = 36

;;   ======================================================
;;   -- basic block 5 from 38 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r136=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 [r128+0x50]=r136#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 r138=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 [r128+0x51]=r138#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  50 r124=r131&0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  51 loc r124#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  53 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  54 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  58 {cc=cmp(r131&0xfffffffffffffffe,0);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  59 pc={(cc==0)?L94:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 38
;;   new tail = 59

;;   ======================================================
;;   -- basic block 6 from 61 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 r122=r130+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 61
;;   new tail = 61

rescanning insn with uid = 71.
rescanning insn with uid = 71.
rescanning insn with uid = 78.
rescanning insn with uid = 78.
;;   ======================================================
;;   -- basic block 7 from 63 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 loc r122-0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 loc D#5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 r115=[r129]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  75 r117=[r129++]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  85 r131=r131-0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  76 r143=r117 0>>0x10                       :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  71 [r122-0x4]=r115#0                       :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  73 loc D#5+0x2                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  78 [r122-0x2]=r143#0                       :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  80 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  83 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  86 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  87 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  88 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  69 r130=r122                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  90 r122=r122+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  92 cc=cmp(r131,r124)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  93 pc={(cc!=0)?L91:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 63
;;   new tail = 93

;;   ======================================================
;;   -- basic block 8 from 96 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 {pc={(r124==0)?L104:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 96
;;   new tail = 98

;;   ======================================================
;;   -- basic block 9 from 100 to 103 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 r120=[r129]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 103 [r130]=r120#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 100
;;   new tail = 103

;;   ======================================================
;;   -- basic block 10 from 106 to 154 -- before reload
;;   ======================================================

;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 r147=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 108 [r128+0x51]=r123#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 113 [r128+0x50]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r127=r147                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 154 pc=L116                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 106
;;   new tail = 154

;;   ======================================================
;;   -- basic block 11 from 7 to 156 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r127=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 156 pc=L116                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 156

;;   ======================================================
;;   -- basic block 12 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r127=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 13 from 122 to 123 -- before reload
;;   ======================================================

;;	  0--> b  0: i 122 r0=r127                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 123 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 122
;;   new tail = 123


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,5u} r102={1d,13u} r103={1d,12u} r115={1d,1u} r117={1d,1u} r120={1d,1u} r122={2d,7u} r123={1d,3u} r124={1d,3u} r127={3d,1u} r128={1d,6u} r129={2d,8u} r130={2d,4u} r131={2d,7u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r143={1d,1u} r147={1d,2u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 175{59d,116u,0e} in 93{93 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":439:3 -1
     (nil))
(debug_insn 13 12 150 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:3 -1
     (nil))
(insn 150 13 2 2 (set (reg:SI 150)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 150 151 2 (set (reg/v/f:SI 128 [ hsram ])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 151 2 20 2 (set (reg:SI 151)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 20 151 152 2 (set (reg:SI 134 [ hsram_23(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 152 20 153 2 (set (reg:SI 152)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 153 152 3 2 (set (reg:SI 153)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 153 14 2 (set (reg/v/f:SI 129 [ pAddress ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 130 [ pDstBuffer ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI pdestbuff (reg/v/f:SI 130 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":442:3 -1
     (nil))
(debug_insn 18 17 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:3 -1
     (nil))
(insn 5 18 22 2 (set (reg/v:SI 131 [ BufferSize ])
        (reg:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 22 5 23 2 (set (reg/v:SI 123 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 134 [ hsram_23(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 23 22 24 2 (var_location:QI state (subreg:QI (reg/v:SI 123 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ hsram_23(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ hsram_23(D)->State ])
        (nil)))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 30)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(code_label 30 29 31 4 53 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 135 [ hsram_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hsram_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hsram_23(D)->Lock ])
        (nil)))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 132)
(note 37 36 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 49 37 38 5 NOTE_INSN_DELETED)
(debug_insn 38 49 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 39 38 41 5 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 5 (set (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:5 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 44 47 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 47 46 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:5 -1
     (nil))
(insn 50 47 51 5 (set (reg/v:SI 124 [ limit ])
        (and:SI (reg/v:SI 131 [ BufferSize ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 51 50 52 5 (var_location:QI limit (subreg:QI (reg/v:SI 124 [ limit ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI pdestbuff (reg/v/f:SI 130 [ pDstBuffer ])) -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 56 55 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 58 56 59 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 131 [ BufferSize ])
                        (const_int -2 [0xfffffffffffffffe]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 59 58 60 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 94)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 91 6 (set (reg:SI 122 [ ivtmp.84 ])
        (plus:SI (reg/v/f:SI 130 [ pDstBuffer ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ pDstBuffer ])
        (nil)))
(code_label 91 61 62 7 56 (nil) [1 uses])
(note 62 91 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 7 (var_location:SI D#5 (plus:SI (reg:SI 122 [ ivtmp.84 ])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI pdestbuff (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 66 65 67 7 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:7 -1
     (nil))
(insn 68 67 75 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/v/f:SI 129 [ pAddress ]) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 68 85 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 129 [ pAddress ])) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 129 [ pAddress ])
        (nil)))
(insn 85 75 76 7 (set (reg/v:SI 131 [ BufferSize ])
        (plus:SI (reg/v:SI 131 [ BufferSize ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:49 7 {*arm_addsi3}
     (nil))
(insn 76 85 71 7 (set (reg:SI 143)
        (lshiftrt:SI (reg:SI 117 [ _5 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:63 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 71 76 72 7 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.84 ])
                (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _19, offset: 4294967292B]+0 S2 A16])
        (subreg:HI (reg:SI 115 [ _3 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:7 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI pdestbuff (plus:SI (debug_expr:SI D#5)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:16 -1
     (nil))
(debug_insn 74 73 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:7 -1
     (nil))
(insn 78 74 79 7 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.84 ])
                (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _19, offset: 4294967294B]+0 S2 A16])
        (subreg:HI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:7 -1
     (nil))
(debug_insn 80 79 81 7 (var_location:SI pdestbuff (reg:SI 122 [ ivtmp.84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:16 -1
     (nil))
(debug_insn 81 80 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:7 -1
     (nil))
(debug_insn 83 81 84 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:19 -1
     (nil))
(debug_insn 84 83 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:44 -1
     (nil))
(debug_insn 86 84 87 7 (var_location:SI pdestbuff (reg:SI 122 [ ivtmp.84 ])) -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 89 88 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 69 89 90 7 (set (reg/v/f:SI 130 [ pDstBuffer ])
        (reg:SI 122 [ ivtmp.84 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 69 92 7 (set (reg:SI 122 [ ivtmp.84 ])
        (plus:SI (reg:SI 122 [ ivtmp.84 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 7 {*arm_addsi3}
     (nil))
(insn 92 90 93 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ BufferSize ])
            (reg/v:SI 124 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 93 92 94 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 91)
(code_label 94 93 95 8 55 (nil) [1 uses])
(note 95 94 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 97 95 96 8 NOTE_INSN_DELETED)
(debug_insn 96 97 98 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:5 -1
     (nil))
(jump_insn 98 96 99 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 124 [ limit ])
                        (const_int 0 [0]))
                    (label_ref:SI 104)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 124 [ limit ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 104)
(note 99 98 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:7 -1
     (nil))
(insn 101 100 103 9 (set (reg:SI 120 [ _9 ])
        (mem/v:SI (reg/v/f:SI 129 [ pAddress ]) [5 *psramaddress_42+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 129 [ pAddress ])
        (nil)))
(insn 103 101 104 9 (set (mem:HI (reg/v/f:SI 130 [ pDstBuffer ]) [7 *pdestbuff_44+0 S2 A16])
        (subreg:HI (reg:SI 120 [ _9 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ pDstBuffer ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(code_label 104 103 105 10 57 (nil) [1 uses])
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:5 -1
     (nil))
(insn 111 106 108 10 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 111 109 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 123 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ state ])
        (nil)))
(debug_insn 109 108 110 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 110 109 113 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(insn 113 110 114 10 (set (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ hsram ])
        (nil)))
(debug_insn 114 113 115 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 115 114 8 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:3 -1
     (nil))
(insn 8 115 154 10 (set (reg:SI 127 [ <retval> ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 154 8 155 10 (set (pc)
        (label_ref 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:10 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 155 154 128)
(code_label 128 155 127 11 58 (nil) [1 uses])
(note 127 128 7 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 7 127 156 11 (set (reg:SI 127 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":481:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 156 7 157 11 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 157 156 132)
(code_label 132 157 131 12 59 (nil) [1 uses])
(note 131 132 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 131 116 12 (set (reg:SI 127 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 116 9 117 13 54 (nil) [2 uses])
(note 117 116 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 122 117 123 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":485:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 123 122 158 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":485:1 -1
     (nil))
(note 158 123 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_16b (HAL_SRAM_Write_16b, funcdef_no=338, decl_uid=9267, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 14 (  1.1)


HAL_SRAM_Write_16b

Dataflow summary:
def_info->table_size = 61, use_info->table_size = 118
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,12u} r103={1d,11u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r122={1d,1u} r125={1d,1u} r127={1d,1u} r129={2d,7u} r130={1d,3u} r132={3d,1u} r133={1d,6u} r134={2d,10u} r135={2d,4u} r136={2d,7u} r139={1d,2u} r140={1d,1u} r143={1d,1u} r147={1d,1u} r149={1d,1u} r150={2d,2u} r152={1d,1u} r154={1d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 179{63d,116u,0e} in 94{94 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 133 134 135 136 139 157 158 159 160
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 133 134 135 136 139 157 158 159 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136

( 2 )->[3]->( 11 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136

( 3 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 136
;; lr  def 	 100 [cc] 130 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
;; live  gen 	 100 [cc] 130 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 134 136
;; lr  def 	 100 [cc] 117 118 122 129 134 135 136 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
;; live  gen 	 100 [cc] 117 118 122 129 134 135 136 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 135 136

( 4 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 125 127 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
;; live  gen 	 125 127 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 8 7 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 132 152 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 132 152 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132

( 2 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132

( 3 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }u107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132

( 9 11 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u114(0){ }u115(7){ }u116(13){ }u117(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 30 to worklist
  Adding insn 53 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 87 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 92 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 143 to worklist
  Adding insn 111 to worklist
  Adding insn 106 to worklist
  Adding insn 145 to worklist
  Adding insn 121 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 120 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
  Adding insn 9 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
  Adding insn 8 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 99 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 96 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 135 136
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 133 134 136
  Adding insn 55 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 134 135 136
  Adding insn 52 to worklist
  Adding insn 44 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
  Adding insn 7 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134 135 136
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 5 to worklist
  Adding insn 142 to worklist
  Adding insn 4 to worklist
  Adding insn 141 to worklist
  Adding insn 3 to worklist
  Adding insn 140 to worklist
  Adding insn 2 to worklist
  Adding insn 139 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 14 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r160 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r159 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r158 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r157 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1760
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5271
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45860 VFP_LO_REGS:45860 ALL_REGS:45860 MEM:29151
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13690 VFP_LO_REGS:13690 ALL_REGS:13690 MEM:2661
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:57560 VFP_LO_REGS:57560 ALL_REGS:57560 MEM:36951
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14750 VFP_LO_REGS:14750 ALL_REGS:14750 MEM:8411
  r132 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6825 VFP_LO_REGS:6825 ALL_REGS:6825 MEM:3320
  r130 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:63755 VFP_LO_REGS:63755 ALL_REGS:63755 MEM:37460
  r127 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r125 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r122 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r118 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r117 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3610


Pass 1 for finding pseudo/allocno costs

    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r160 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r159 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r158 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r157 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r154 costs: GENERAL_REGS:0 MEM:3300
  r152 costs: GENERAL_REGS:0 MEM:2200
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r143 costs: GENERAL_REGS:0 MEM:2200
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r139 costs: GENERAL_REGS:0 MEM:7530
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:47115 VFP_LO_REGS:47115 ALL_REGS:47115 MEM:31410
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19395 VFP_LO_REGS:19395 ALL_REGS:19395 MEM:12930
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:58815 VFP_LO_REGS:58815 ALL_REGS:58815 MEM:39210
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16005 VFP_LO_REGS:16005 ALL_REGS:16005 MEM:10670
  r132 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11280 VFP_LO_REGS:11280 ALL_REGS:7515 MEM:7520
  r130 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:68205 VFP_LO_REGS:68205 ALL_REGS:68205 MEM:45470
  r127 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r125 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r122 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r118 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r117 costs: LO_REGS:0 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r113 costs: GENERAL_REGS:0 MEM:3610

;;   ======================================================
;;   -- basic block 2 from 139 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 r157=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r133=r157                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 140 r158=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r139=zxn([r133+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 141 r159=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 142 r160=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r134=r158                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r135=r159                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r136=r160                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  22 r113=zxn(r139#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 cc=cmp(r139,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  24 pc={(cc!=0)?L126:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 12
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 26 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r140=zxn([r133+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 cc=cmp(r140,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 pc={(cc==0)?L130:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 26
;;   new tail = 30

;;   ======================================================
;;   -- basic block 4 from 32 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 [r133+0x50]=r113#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 r143=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 [r133+0x51]=r143#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 r130=r136&0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 loc r130#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  49 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 {cc=cmp(r136&0xfffffffffffffffe,0);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 pc={(cc==0)?L88:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 32
;;   new tail = 53

;;   ======================================================
;;   -- basic block 5 from 55 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 r129=r135+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 55
;;   new tail = 55

rescanning insn with uid = 63.
rescanning insn with uid = 63.
rescanning insn with uid = 69.
rescanning insn with uid = 69.
;;   ======================================================
;;   -- basic block 6 from 57 to 87 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 loc r129-0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 loc D#6                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 r117=zxn([r129-0x4])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 [r134]=r117                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  66 loc D#6+0x2                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 r118=[r134]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  69 r147=zxn([r129-0x2])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  79 r136=r136-0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  71 r122=r147<<0x10|r118                    :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  72 [r134++]=r122                           :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  74 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  77 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  80 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  81 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  82 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  62 r135=r129                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  84 r129=r129+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  86 cc=cmp(r136,r130)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  87 pc={(cc!=0)?L85:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 57
;;   new tail = 87

;;   ======================================================
;;   -- basic block 7 from 90 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 {pc={(r130==0)?L101:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 90
;;   new tail = 92

;;   ======================================================
;;   -- basic block 8 from 94 to 100 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 r125=[r134]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  96 r149=zxn([r135])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 147 r150=r125 0>>0x10                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 148 r150=r150<<0x10                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  99 r127=r149|r150                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 [r134]=r127                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 94
;;   new tail = 100

;;   ======================================================
;;   -- basic block 9 from 103 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 104 r152=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 106 [r133+0x51]=r152#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 111 [r133+0x50]=r154#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r132=r154                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 143 pc=L114                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 103
;;   new tail = 143

;;   ======================================================
;;   -- basic block 10 from 7 to 145 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r132=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 145 pc=L114                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 145

;;   ======================================================
;;   -- basic block 11 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r132=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 12 from 120 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i 120 r0=r132                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 121 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 120
;;   new tail = 121


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,12u} r103={1d,11u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r122={1d,1u} r125={1d,1u} r127={1d,1u} r129={2d,7u} r130={1d,3u} r132={3d,1u} r133={1d,6u} r134={2d,10u} r135={2d,4u} r136={2d,7u} r139={1d,2u} r140={1d,1u} r143={1d,1u} r147={1d,1u} r149={1d,1u} r150={2d,2u} r152={1d,1u} r154={1d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 179{63d,116u,0e} in 94{94 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":499:3 -1
     (nil))
(debug_insn 13 12 139 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:3 -1
     (nil))
(insn 139 13 2 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 139 140 2 (set (reg/v/f:SI 133 [ hsram ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 140 2 20 2 (set (reg:SI 158)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 20 140 141 2 (set (reg:SI 139 [ hsram_28(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 141 20 142 2 (set (reg:SI 159)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 142 141 3 2 (set (reg:SI 160)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 142 14 2 (set (reg/v/f:SI 134 [ pAddress ])
        (reg:SI 158)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 135 [ pSrcBuffer ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI psrcbuff (reg/v/f:SI 135 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":502:3 -1
     (nil))
(debug_insn 18 17 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:3 -1
     (nil))
(insn 5 18 22 2 (set (reg/v:SI 136 [ BufferSize ])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 22 5 23 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ hsram_28(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ hsram_28(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ hsram_28(D)->State ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 28 27 29 3 (set (reg:SI 140 [ hsram_28(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ hsram_28(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ hsram_28(D)->Lock ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 130)
(note 31 30 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 31 32 4 NOTE_INSN_DELETED)
(debug_insn 32 43 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 35 32 36 4 (set (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:5 -1
     (nil))
(insn 38 37 40 4 (set (reg:SI 143)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 41 40 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:5 -1
     (nil))
(insn 44 41 45 4 (set (reg/v:SI 130 [ limit ])
        (and:SI (reg/v:SI 136 [ BufferSize ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 45 44 46 4 (var_location:QI limit (subreg:QI (reg/v:SI 130 [ limit ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI psrcbuff (reg/v/f:SI 135 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 50 49 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 52 50 53 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 136 [ BufferSize ])
                        (const_int -2 [0xfffffffffffffffe]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 88)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 85 5 (set (reg:SI 129 [ ivtmp.100 ])
        (plus:SI (reg/v/f:SI 135 [ pSrcBuffer ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ pSrcBuffer ])
        (nil)))
(code_label 85 55 56 6 71 (nil) [1 uses])
(note 56 85 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 70 56 57 6 NOTE_INSN_DELETED)
(debug_insn 57 70 58 6 (var_location:SI D#6 (plus:SI (reg:SI 129 [ ivtmp.100 ])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 58 57 59 6 (var_location:SI psrcbuff (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 59 58 60 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 61 60 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:7 -1
     (nil))
(insn 63 61 64 6 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 129 [ ivtmp.100 ])
                    (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _17, offset: 4294967292B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:23 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 64 63 65 6 (set (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:7 -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psrcbuff (plus:SI (debug_expr:SI D#6)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:15 -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:7 -1
     (nil))
(insn 68 67 69 6 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_45+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 79 6 (set (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 129 [ ivtmp.100 ])
                    (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _17, offset: 4294967294B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:25 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 79 69 71 6 (set (reg/v:SI 136 [ BufferSize ])
        (plus:SI (reg/v:SI 136 [ BufferSize ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:49 7 {*arm_addsi3}
     (nil))
(insn 71 79 72 6 (set (reg:SI 122 [ _10 ])
        (ior:SI (ashift:SI (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
                (const_int 16 [0x10]))
            (reg:SI 118 [ _6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(insn 72 71 73 6 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 134 [ pAddress ])) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_INC (reg/v/f:SI 134 [ pAddress ])
            (nil))))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:7 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI psrcbuff (reg:SI 129 [ ivtmp.100 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:15 -1
     (nil))
(debug_insn 75 74 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:7 -1
     (nil))
(debug_insn 77 75 78 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:19 -1
     (nil))
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:44 -1
     (nil))
(debug_insn 80 78 81 6 (var_location:SI psrcbuff (reg:SI 129 [ ivtmp.100 ])) -1
     (nil))
(debug_insn 81 80 82 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 83 82 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 62 83 84 6 (set (reg/v/f:SI 135 [ pSrcBuffer ])
        (reg:SI 129 [ ivtmp.100 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 62 86 6 (set (reg:SI 129 [ ivtmp.100 ])
        (plus:SI (reg:SI 129 [ ivtmp.100 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 7 {*arm_addsi3}
     (nil))
(insn 86 84 87 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ BufferSize ])
            (reg/v:SI 130 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 85)
(code_label 88 87 89 7 70 (nil) [1 uses])
(note 89 88 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 91 89 90 7 NOTE_INSN_DELETED)
(debug_insn 90 91 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:5 -1
     (nil))
(jump_insn 92 90 93 7 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 130 [ limit ])
                        (const_int 0 [0]))
                    (label_ref:SI 101)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 130 [ limit ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 101)
(note 93 92 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 97 93 94 8 NOTE_INSN_DELETED)
(debug_insn 94 97 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:7 -1
     (nil))
(insn 95 94 96 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_47+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:65 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 147 8 (set (reg:SI 149 [ *psrcbuff_49 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 135 [ pSrcBuffer ]) [7 *psrcbuff_49+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:46 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ pSrcBuffer ])
        (nil)))
(insn 147 96 148 8 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 125 [ _14 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 148 147 99 8 (set (reg:SI 150)
        (ashift:SI (reg:SI 150)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 147 {*arm_shiftsi3}
     (nil))
(insn 99 148 100 8 (set (reg:SI 127 [ _16 ])
        (ior:SI (reg:SI 149 [ *psrcbuff_49 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 149 [ *psrcbuff_49 ])
            (nil))))
(insn 100 99 101 8 (set (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_47+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ pAddress ])
        (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
            (nil))))
(code_label 101 100 102 9 72 (nil) [1 uses])
(note 102 101 103 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:5 -1
     (nil))
(insn 109 103 104 9 (set (reg:SI 154)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 109 106 9 (set (reg:SI 152)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 104 107 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 107 106 108 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 108 107 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(insn 111 108 112 9 (set (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ hsram ])
        (nil)))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 113 112 8 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:3 -1
     (nil))
(insn 8 113 143 9 (set (reg:SI 132 [ <retval> ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 143 8 144 9 (set (pc)
        (label_ref 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:10 284 {*arm_jump}
     (nil)
 -> 114)
(barrier 144 143 126)
(code_label 126 144 125 10 73 (nil) [1 uses])
(note 125 126 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 145 10 (set (reg:SI 132 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":540:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 145 7 146 10 (set (pc)
        (label_ref 114)) 284 {*arm_jump}
     (nil)
 -> 114)
(barrier 146 145 130)
(code_label 130 146 129 11 74 (nil) [1 uses])
(note 129 130 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 129 114 11 (set (reg:SI 132 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 114 9 115 12 69 (nil) [2 uses])
(note 115 114 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 120 115 121 12 (set (reg/i:SI 0 r0)
        (reg:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":544:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ <retval> ])
        (nil)))
(insn 121 120 149 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":544:1 -1
     (nil))
(note 149 121 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_32b (HAL_SRAM_Read_32b, funcdef_no=339, decl_uid=9272, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 12 (  1.1)


HAL_SRAM_Read_32b

Dataflow summary:
def_info->table_size = 47, use_info->table_size = 86
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,10u} r103={1d,9u} r114={1d,1u} r115={1d,3u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,2u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 138{51d,87u,0e} in 70{70 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 117 118 119 120 123 132 133 134 135
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 117 118 119 120 123 132 133 134 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120

( 2 3 )->[4]->( 9 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 100 [cc] 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 125
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120
;; lr  def 	 100 [cc] 114 118 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  gen 	 100 [cc] 114 118 119 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120

( 5 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 116 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 116 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 3 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 4 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 7 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 35 to worklist
  Adding insn 49 to worklist
  Adding insn 42 to worklist
  Adding insn 71 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 126 to worklist
  Adding insn 81 to worklist
  Adding insn 76 to worklist
  Adding insn 128 to worklist
  Adding insn 91 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 90 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 9 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 8 to worklist
  Adding insn 79 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
  Adding insn 70 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
  Adding insn 40 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
  Adding insn 34 to worklist
  Adding insn 33 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 7 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 119 120
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 5 to worklist
  Adding insn 125 to worklist
  Adding insn 4 to worklist
  Adding insn 124 to worklist
  Adding insn 3 to worklist
  Adding insn 123 to worklist
  Adding insn 2 to worklist
  Adding insn 122 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 12 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r135 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r134 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r133 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r132 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4675 VFP_LO_REGS:4675 ALL_REGS:4675 MEM:2057
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1760
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3927
  r120 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:30220 VFP_LO_REGS:30220 ALL_REGS:30220 MEM:19087
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28570 VFP_LO_REGS:28570 ALL_REGS:28570 MEM:17987
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28570 VFP_LO_REGS:28570 ALL_REGS:28570 MEM:17987
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11500 VFP_LO_REGS:11500 ALL_REGS:11500 MEM:6607
  r116 costs: LO_REGS:374 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:4969 VFP_LO_REGS:4969 ALL_REGS:4969 MEM:2360
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4200
  r114 costs: LO_REGS:0 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r135 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r134 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r133 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r132 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8415 VFP_LO_REGS:8415 ALL_REGS:5610 MEM:5610
  r128 costs: GENERAL_REGS:0 MEM:3300
  r125 costs: GENERAL_REGS:0 MEM:2200
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: GENERAL_REGS:0 MEM:5610
  r120 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:31155 VFP_LO_REGS:31155 ALL_REGS:31155 MEM:20770
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29505 VFP_LO_REGS:29505 ALL_REGS:29505 MEM:19670
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29505 VFP_LO_REGS:29505 ALL_REGS:29505 MEM:19670
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12435 VFP_LO_REGS:12435 ALL_REGS:12435 MEM:8290
  r116 costs: GENERAL_REGS:374 VFP_D0_D7_REGS:8400 VFP_LO_REGS:8400 ALL_REGS:5595 MEM:5600
  r115 costs: GENERAL_REGS:0 MEM:4200
  r114 costs: LO_REGS:0 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800

;;   ======================================================
;;   -- basic block 2 from 122 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 r132=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r132                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 123 r133=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r123=zxn([r117+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 124 r134=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 125 r135=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r118=r133                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r119=r134                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r120=r135                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 r115=zxn(r123#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  22 loc r115#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 cc=cmp(r123,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 pc={(cc==0)?L29:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 12
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 27 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 cc=cmp(r115,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 27
;;   new tail = 28

;;   ======================================================
;;   -- basic block 4 from 31 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r124=zxn([r117+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 cc=cmp(r124,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 pc={(cc==0)?L100:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 35

;;   ======================================================
;;   -- basic block 5 from 37 to 49 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 r125=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 [r117+0x51]=r125#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  46 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 {pc={(r120==0)?L72:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 37
;;   new tail = 49

;;   ======================================================
;;   -- basic block 6 from 51 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r114=[r118++]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 [r119++]=r114                           :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  66 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 loc r120-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  70 {cc=cmp(r120-0x1,0);r120=r120-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  71 pc={(cc!=0)?L69:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 51
;;   new tail = 71

;;   ======================================================
;;   -- basic block 7 from 74 to 126 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r128=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  76 [r117+0x51]=r115#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 [r117+0x50]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r116=r128                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 126 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 74
;;   new tail = 126

;;   ======================================================
;;   -- basic block 8 from 7 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r116=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 128 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 128

;;   ======================================================
;;   -- basic block 9 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r116=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 10 from 90 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 r0=r116                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  91 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 90
;;   new tail = 91


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,10u} r103={1d,9u} r114={1d,1u} r115={1d,3u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,2u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 138{51d,87u,0e} in 70{70 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":558:3 -1
     (nil))
(debug_insn 13 12 122 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:3 -1
     (nil))
(insn 122 13 2 2 (set (reg:SI 132)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 122 123 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 123 2 19 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 123 124 2 (set (reg:SI 123 [ hsram_12(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 124 19 125 2 (set (reg:SI 134)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 125 124 3 2 (set (reg:SI 135)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 125 14 2 (set (reg/v/f:SI 118 [ pAddress ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 119 [ pDstBuffer ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:13 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:3 -1
     (nil))
(insn 5 17 21 2 (set (reg/v:SI 120 [ BufferSize ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 21 5 22 2 (set (reg/v:SI 115 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hsram_12(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 22 21 23 2 (var_location:QI state (subreg:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ hsram_12(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ hsram_12(D)->State ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(code_label 29 28 30 4 81 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 124 [ hsram_12(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_12(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_12(D)->Lock ])
        (nil)))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 100)
(note 36 35 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 48 36 37 5 NOTE_INSN_DELETED)
(debug_insn 37 48 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:5 -1
     (nil))
(insn 40 39 42 5 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 40 43 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 45 44 46 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 47 46 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(jump_insn 49 47 69 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 120 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 72)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 72)
(code_label 69 49 50 6 84 (nil) [1 uses])
(note 50 69 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 64 50 51 6 NOTE_INSN_DELETED)
(debug_insn 51 64 52 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 54 53 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:7 -1
     (nil))
(insn 55 54 56 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 118 [ pAddress ])) [5 *psramaddress_27+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 118 [ pAddress ])
        (nil)))
(insn 56 55 57 6 (set (mem:SI (post_inc:SI (reg/v/f:SI 119 [ pDstBuffer ])) [5 MEM[base: pdestbuff_25, offset: 0B]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (expr_list:REG_INC (reg/v/f:SI 119 [ pDstBuffer ])
            (nil))))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:16 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:19 -1
     (nil))
(debug_insn 63 62 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:41 -1
     (nil))
(debug_insn 65 63 66 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 67 66 68 6 (var_location:SI size (plus:SI (reg/v:SI 120 [ BufferSize ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 68 67 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(insn 70 68 71 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 120 [ BufferSize ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 120 [ BufferSize ])
                (plus:SI (reg/v:SI 120 [ BufferSize ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 71 70 72 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 69)
(code_label 72 71 73 7 83 (nil) [1 uses])
(note 73 72 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:5 -1
     (nil))
(insn 79 74 76 7 (set (reg:SI 128)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 79 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ state ])
        (nil)))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(insn 81 78 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:3 -1
     (nil))
(insn 8 83 126 7 (set (reg:SI 116 [ <retval> ])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 126 8 127 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:10 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 127 126 96)
(code_label 96 127 95 8 85 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 128 8 (set (reg:SI 116 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":588:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 128 7 129 8 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 129 128 100)
(code_label 100 129 99 9 86 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 116 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 82 (nil) [2 uses])
(note 85 84 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 90 85 91 10 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":592:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (nil)))
(insn 91 90 130 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":592:1 -1
     (nil))
(note 130 91 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_32b (HAL_SRAM_Write_32b, funcdef_no=340, decl_uid=9277, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)


HAL_SRAM_Write_32b

Dataflow summary:
def_info->table_size = 47, use_info->table_size = 79
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,9u} r103={1d,8u} r115={1d,1u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 129{50d,79u,0e} in 66{66 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 118 119 120 123 133 134 135 136
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 117 118 119 120 123 133 134 135 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  gen 	 100 [cc] 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  gen 	 125
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120

( 4 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120
;; lr  def 	 100 [cc] 115 118 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  gen 	 100 [cc] 115 118 119 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120

( 4 5 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 116 127 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 116 127 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 2 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 3 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 6 8 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u75(0){ }u76(7){ }u77(13){ }u78(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 43 to worklist
  Adding insn 36 to worklist
  Adding insn 65 to worklist
  Adding insn 50 to worklist
  Adding insn 112 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 114 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 85 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 9 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 8 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
  Adding insn 64 to worklist
  Adding insn 49 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
  Adding insn 34 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 7 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120
  Adding insn 22 to worklist
  Adding insn 5 to worklist
  Adding insn 111 to worklist
  Adding insn 4 to worklist
  Adding insn 110 to worklist
  Adding insn 3 to worklist
  Adding insn 109 to worklist
  Adding insn 2 to worklist
  Adding insn 108 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r136 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r135 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r134 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r133 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6275 VFP_LO_REGS:6275 ALL_REGS:6275 MEM:2761
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1760
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1650
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7530 VFP_LO_REGS:7530 ALL_REGS:7530 MEM:5020
  r120 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:30860 VFP_LO_REGS:30860 ALL_REGS:30860 MEM:19151
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29210 VFP_LO_REGS:29210 ALL_REGS:29210 MEM:18051
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29210 VFP_LO_REGS:29210 ALL_REGS:29210 MEM:18051
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13100 VFP_LO_REGS:13100 ALL_REGS:13100 MEM:7311
  r116 costs: LO_REGS:502 HI_REGS:502 CALLER_SAVE_REGS:502 EVEN_REG:502 GENERAL_REGS:502 VFP_D0_D7_REGS:6825 VFP_LO_REGS:6825 ALL_REGS:6825 MEM:3320
  r115 costs: LO_REGS:0 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800


Pass 1 for finding pseudo/allocno costs

    r136: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r136 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r135 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r134 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r133 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11295 VFP_LO_REGS:11295 ALL_REGS:7530 MEM:7530
  r129 costs: GENERAL_REGS:0 MEM:3300
  r127 costs: GENERAL_REGS:0 MEM:2200
  r125 costs: GENERAL_REGS:0 MEM:2200
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7530 VFP_LO_REGS:7530 ALL_REGS:7530 MEM:5020
  r120 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:32115 VFP_LO_REGS:32115 ALL_REGS:32115 MEM:21410
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30465 VFP_LO_REGS:30465 ALL_REGS:30465 MEM:20310
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30465 VFP_LO_REGS:30465 ALL_REGS:30465 MEM:20310
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14355 VFP_LO_REGS:14355 ALL_REGS:14355 MEM:9570
  r116 costs: GENERAL_REGS:502 VFP_D0_D7_REGS:11280 VFP_LO_REGS:11280 ALL_REGS:7515 MEM:7520
  r115 costs: LO_REGS:0 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800

;;   ======================================================
;;   -- basic block 2 from 108 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 r133=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r133                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 109 r134=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r123=zxn([r117+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 110 r135=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 111 r136=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r118=r134                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r119=r135                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r120=r136                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  22 cc=cmp(r123,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 pc={(cc!=0)?L91:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 12
;;   new tail = 23

;;   ======================================================
;;   -- basic block 3 from 25 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r124=zxn([r117+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 cc=cmp(r124,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 pc={(cc==0)?L95:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 31 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r125=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 [r117+0x51]=r125#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 {pc={(r120==0)?L66:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 31
;;   new tail = 43

;;   ======================================================
;;   -- basic block 5 from 45 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  45 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 r115=[r119++]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 [r118++]=r115                           :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 loc r120-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 {cc=cmp(r120-0x1,0);r120=r120-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 pc={(cc!=0)?L63:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 45
;;   new tail = 65

;;   ======================================================
;;   -- basic block 6 from 68 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 r129=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 r127=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  71 [r117+0x51]=r127#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  76 [r117+0x50]=r129#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r116=r129                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 pc=L79                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 68
;;   new tail = 112

;;   ======================================================
;;   -- basic block 7 from 7 to 114 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r116=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 114 pc=L79                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 114

;;   ======================================================
;;   -- basic block 8 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r116=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 9 from 85 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 r0=r116                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  86 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 85
;;   new tail = 86


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,9u} r103={1d,8u} r115={1d,1u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 129{50d,79u,0e} in 66{66 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 6 12 2 NOTE_INSN_DELETED)
(debug_insn 12 21 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":606:3 -1
     (nil))
(debug_insn 13 12 108 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:3 -1
     (nil))
(insn 108 13 2 2 (set (reg:SI 133)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 108 109 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 109 2 19 2 (set (reg:SI 134)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 109 110 2 (set (reg:SI 123 [ hsram_13(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 110 19 111 2 (set (reg:SI 135)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 111 110 3 2 (set (reg:SI 136)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 111 14 2 (set (reg/v/f:SI 118 [ pAddress ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 119 [ pSrcBuffer ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:13 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:3 -1
     (nil))
(insn 5 17 22 2 (set (reg/v:SI 120 [ BufferSize ])
        (reg:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 22 5 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ hsram_13(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ hsram_13(D)->State ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 91)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 124 [ hsram_13(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_13(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_13(D)->Lock ])
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 95)
(note 30 29 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 30 31 4 NOTE_INSN_DELETED)
(debug_insn 31 42 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:5 -1
     (nil))
(insn 34 33 36 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 34 37 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 40 39 41 4 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(jump_insn 43 41 63 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 120 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 66)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 66)
(code_label 63 43 44 5 98 (nil) [1 uses])
(note 44 63 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 58 44 45 5 NOTE_INSN_DELETED)
(debug_insn 45 58 46 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:7 -1
     (nil))
(insn 49 48 50 5 (set (reg:SI 115 [ _3 ])
        (mem:SI (post_inc:SI (reg/v/f:SI 119 [ pSrcBuffer ])) [5 MEM[base: psrcbuff_28, offset: 0B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pSrcBuffer ])
        (nil)))
(insn 50 49 51 5 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 118 [ pAddress ])) [5 *psramaddress_27+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_INC (reg/v/f:SI 118 [ pAddress ])
            (nil))))
(debug_insn 51 50 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:7 -1
     (nil))
(debug_insn 53 51 54 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:15 -1
     (nil))
(debug_insn 54 53 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:7 -1
     (nil))
(debug_insn 56 54 57 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:19 -1
     (nil))
(debug_insn 57 56 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:41 -1
     (nil))
(debug_insn 59 57 60 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 60 59 61 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 61 60 62 5 (var_location:SI size (plus:SI (reg/v:SI 120 [ BufferSize ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 62 61 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(insn 64 62 65 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 120 [ BufferSize ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 120 [ BufferSize ])
                (plus:SI (reg/v:SI 120 [ BufferSize ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 63)
(code_label 66 65 67 6 97 (nil) [1 uses])
(note 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:5 -1
     (nil))
(insn 74 68 69 6 (set (reg:SI 129)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 74 71 6 (set (reg:SI 127)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(debug_insn 72 71 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 73 72 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(insn 76 73 77 6 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 78 77 8 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:3 -1
     (nil))
(insn 8 78 112 6 (set (reg:SI 116 [ <retval> ])
        (reg:SI 129)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 112 8 113 6 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:10 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 113 112 91)
(code_label 91 113 90 7 99 (nil) [1 uses])
(note 90 91 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 114 7 (set (reg:SI 116 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":635:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 114 7 115 7 (set (pc)
        (label_ref 79)) 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 115 114 95)
(code_label 95 115 94 8 100 (nil) [1 uses])
(note 94 95 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 94 79 8 (set (reg:SI 116 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 9 80 9 96 (nil) [2 uses])
(note 80 79 85 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 9 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":639:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (nil)))
(insn 86 85 116 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":639:1 -1
     (nil))
(note 116 86 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_DMA (HAL_SRAM_Read_DMA, funcdef_no=341, decl_uid=9282, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 18 count 15 (    1)


HAL_SRAM_Read_DMA

Dataflow summary:
def_info->table_size = 136, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,2u} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r113={2d,4u} r116={1d,3u} r119={4d,2u} r120={1d,10u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 250{141d,109u,0e} in 82{81 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d16(13){ }d18(14){ }d21(16){ }d23(17){ }d25(18){ }d27(19){ }d29(20){ }d31(21){ }d33(22){ }d35(23){ }d37(24){ }d39(25){ }d41(26){ }d43(27){ }d45(28){ }d47(29){ }d49(30){ }d51(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 12 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 120 121 122 123 126 144 145 146 147
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 116 120 121 122 123 126 144 145 146 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123

( 3 )->[4]->( 14 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 8 11 )->[5]->( 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 127 129 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 119 127 129 148
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 10 )->[6]->( 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 12 )->[7]->( 14 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 9 )->[8]->( 5 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 132 134 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  gen 	 113 132 134 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123

( 3 )->[9]->( 10 8 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123

( 9 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 13 )->[11]->( 5 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120
;; lr  def 	 113 140 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  gen 	 113 140 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123

( 2 )->[12]->( 7 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  gen 	 100 [cc] 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123

( 12 )->[13]->( 11 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
;; live  out 	

( 6 5 4 7 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u92(0){ }u93(7){ }u94(13){ }u95(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 24 to worklist
  Adding insn 128 to worklist
  Adding insn 130 to worklist
  Adding insn 45 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 132 to worklist
  Adding insn 134 to worklist
  Adding insn 136 to worklist
  Adding insn 67 to worklist
  Adding insn 62 to worklist
  Adding insn 57 to worklist
  Adding insn 77 to worklist
  Adding insn 140 to worklist
  Adding insn 142 to worklist
  Adding insn 96 to worklist
  Adding insn 91 to worklist
  Adding insn 86 to worklist
  Adding insn 105 to worklist
  Adding insn 146 to worklist
  Adding insn 112 to worklist
Finished finding needed instructions:
processing block 14 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 111 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 9 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 43 to worklist
  Adding insn 38 to worklist
  Adding insn 126 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 89 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 7 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 120 121 122 123
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 60 to worklist
  Adding insn 55 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
  Adding insn 76 to worklist
  Adding insn 75 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 8 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 123
  Adding insn 23 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 120 121 122 123
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 5 to worklist
  Adding insn 125 to worklist
  Adding insn 4 to worklist
  Adding insn 124 to worklist
  Adding insn 3 to worklist
  Adding insn 123 to worklist
  Adding insn 2 to worklist
  Adding insn 122 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 18 count 15 (    1)

Pass 0 for finding pseudo/allocno costs


  r148 costs: LO_REGS:986 HI_REGS:986 CALLER_SAVE_REGS:986 EVEN_REG:986 GENERAL_REGS:986 VFP_D0_D7_REGS:12325 VFP_LO_REGS:12325 ALL_REGS:12325 MEM:5423
  r147 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r146 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r145 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r144 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r142 costs: LO_REGS:0 HI_REGS:668 CALLER_SAVE_REGS:668 EVEN_REG:668 GENERAL_REGS:668 VFP_D0_D7_REGS:4843 VFP_LO_REGS:4843 ALL_REGS:4843 MEM:2505
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2505
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6720 VFP_LO_REGS:6720 ALL_REGS:6720 MEM:4480
  r136 costs: LO_REGS:0 HI_REGS:1300 CALLER_SAVE_REGS:1300 EVEN_REG:1300 GENERAL_REGS:1300 VFP_D0_D7_REGS:9425 VFP_LO_REGS:9425 ALL_REGS:9425 MEM:4875
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4875
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4875
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:7395
  r127 costs: LO_REGS:0 HI_REGS:1972 CALLER_SAVE_REGS:1972 EVEN_REG:1972 GENERAL_REGS:1972 VFP_D0_D7_REGS:14297 VFP_LO_REGS:14297 ALL_REGS:14297 MEM:7395
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r123 costs: LO_REGS:986 HI_REGS:986 CALLER_SAVE_REGS:986 EVEN_REG:986 GENERAL_REGS:986 VFP_D0_D7_REGS:17395 VFP_LO_REGS:17395 ALL_REGS:17395 MEM:5930
  r122 costs: LO_REGS:986 HI_REGS:986 CALLER_SAVE_REGS:986 EVEN_REG:986 GENERAL_REGS:986 VFP_D0_D7_REGS:17395 VFP_LO_REGS:17395 ALL_REGS:17395 MEM:5930
  r121 costs: LO_REGS:986 HI_REGS:986 CALLER_SAVE_REGS:986 EVEN_REG:986 GENERAL_REGS:986 VFP_D0_D7_REGS:17395 VFP_LO_REGS:17395 ALL_REGS:17395 MEM:5930
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:62995 VFP_LO_REGS:62995 ALL_REGS:62995 MEM:36330
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28442 VFP_LO_REGS:28442 ALL_REGS:28442 MEM:13533
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:18270
  r113 costs: LO_REGS:986 HI_REGS:1970 CALLER_SAVE_REGS:1970 EVEN_REG:1970 GENERAL_REGS:1970 VFP_D0_D7_REGS:29550 VFP_LO_REGS:29550 ALL_REGS:29550 MEM:19700


Pass 1 for finding pseudo/allocno costs

    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r148 costs: GENERAL_REGS:986 VFP_D0_D7_REGS:22185 VFP_LO_REGS:22185 ALL_REGS:14790 MEM:14790
  r147 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r146 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r145 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r144 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r142 costs: LO_REGS:0 HI_REGS:668 CALLER_SAVE_REGS:668 EVEN_REG:668 GENERAL_REGS:668 VFP_D0_D7_REGS:5010 VFP_LO_REGS:5010 ALL_REGS:5010 MEM:3340
  r140 costs: GENERAL_REGS:0 MEM:3340
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6720 VFP_LO_REGS:6720 ALL_REGS:6720 MEM:4480
  r136 costs: LO_REGS:0 HI_REGS:1300 CALLER_SAVE_REGS:1300 EVEN_REG:1300 GENERAL_REGS:1300 VFP_D0_D7_REGS:9750 VFP_LO_REGS:9750 ALL_REGS:9750 MEM:6500
  r134 costs: GENERAL_REGS:0 MEM:6500
  r132 costs: GENERAL_REGS:0 MEM:6500
  r129 costs: GENERAL_REGS:0 MEM:9860
  r127 costs: LO_REGS:0 HI_REGS:1972 CALLER_SAVE_REGS:1972 EVEN_REG:1972 GENERAL_REGS:1972 VFP_D0_D7_REGS:14790 VFP_LO_REGS:14790 ALL_REGS:14790 MEM:9860
  r126 costs: GENERAL_REGS:0 MEM:30000
  r123 costs: GENERAL_REGS:986 VFP_D0_D7_REGS:29790 VFP_LO_REGS:29790 ALL_REGS:22395 MEM:19860
  r122 costs: GENERAL_REGS:986 VFP_D0_D7_REGS:29790 VFP_LO_REGS:29790 ALL_REGS:22395 MEM:19860
  r121 costs: GENERAL_REGS:986 VFP_D0_D7_REGS:29790 VFP_LO_REGS:29790 ALL_REGS:22395 MEM:19860
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:67995 VFP_LO_REGS:67995 ALL_REGS:67995 MEM:45330
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:46515 VFP_LO_REGS:46515 ALL_REGS:31515 MEM:31010
  r116 costs: GENERAL_REGS:0 MEM:18270
  r113 costs: LO_REGS:986 HI_REGS:2956 CALLER_SAVE_REGS:2956 EVEN_REG:2956 GENERAL_REGS:1970 VFP_D0_D7_REGS:36945 VFP_LO_REGS:36945 ALL_REGS:29550 MEM:24630

;;   ======================================================
;;   -- basic block 2 from 122 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 r144=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r120=r144                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 123 r145=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 r126=zxn([r120+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 124 r146=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 125 r147=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r121=r145                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r122=r146                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r123=r147                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 r116=zxn(r126#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 loc r116#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 cc=cmp(r126,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  21 pc={(cc==0)?L99:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 12
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 23 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 cc=cmp(r116,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 pc={(cc==0)?L71:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 23
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 8 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r119=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 128 pc=L127                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 128

;;   ======================================================
;;   -- basic block 5 from 29 to 130 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r3=r123                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  34 r2=r122                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 r1=r121                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 r127=`SRAM_DMAError'                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 [r113+0x34]=r127                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  36 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  37 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 126 r148=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  43 r129=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  38 r119=r148                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  40 loc r119#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  45 [r120+0x50]=r129#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 130 pc=L127                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 29
;;   new tail = 130

;;   ======================================================
;;   -- basic block 6 from 7 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r119=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 132 pc=L127                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 132

;;   ======================================================
;;   -- basic block 7 from 9 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r119=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 134 pc=L127                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 134

;;   ======================================================
;;   -- basic block 8 from 54 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r132=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 [r120+0x50]=r132#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 r134=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  62 [r120+0x51]=r134#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  65 r113=[r120+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  66 r136=`SRAM_DMACpltProt'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  67 [r113+0x2c]=r136                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 136 pc=L68                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 54
;;   new tail = 136

;;   ======================================================
;;   -- basic block 9 from 73 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r137=zxn([r120+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 cc=cmp(r137,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 pc={(cc!=0)?L138:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 73
;;   new tail = 77

;;   ======================================================
;;   -- basic block 10 from 140 to 140 -- before reload
;;   ======================================================

;;	  0--> b  0: i 140 pc=L117                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 140
;;   new tail = 140

;;   ======================================================
;;   -- basic block 11 from 83 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 [r120+0x50]=r116#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  89 r140=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 [r120+0x51]=r140#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  94 r113=[r120+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  95 r142=`SRAM_DMACplt'                     :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  96 [r113+0x2c]=r142                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 142 pc=L68                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 83
;;   new tail = 142

;;   ======================================================
;;   -- basic block 12 from 101 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 r143=zxn([r120+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 cc=cmp(r143,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 105 pc={(cc==0)?L121:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 101
;;   new tail = 105

;;   ======================================================
;;   -- basic block 13 from 146 to 146 -- before reload
;;   ======================================================

;;	  0--> b  0: i 146 pc=L145                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 146
;;   new tail = 146

;;   ======================================================
;;   -- basic block 14 from 111 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 r0=r119                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 111
;;   new tail = 112


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Read_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,2u} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r113={2d,4u} r116={1d,3u} r119={4d,2u} r120={1d,10u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 250{141d,109u,0e} in 82{81 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":653:3 -1
     (nil))
(debug_insn 13 12 122 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:3 -1
     (nil))
(insn 122 13 2 2 (set (reg:SI 144)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 122 123 2 (set (reg/v/f:SI 120 [ hsram ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 123 2 15 2 (set (reg:SI 145)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 15 123 124 2 (set (reg:SI 126 [ hsram_11(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 124 15 125 2 (set (reg:SI 146)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 125 124 3 2 (set (reg:SI 147)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 125 4 2 (set (reg/v/f:SI 121 [ pAddress ])
        (reg:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 122 [ pDstBuffer ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 5 4 17 2 (set (reg/v:SI 123 [ BufferSize ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 17 5 18 2 (set (reg/v:SI 116 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 126 [ hsram_11(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 18 17 19 2 (var_location:QI state (subreg:QI (reg/v:SI 116 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ hsram_11(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ hsram_11(D)->State ])
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 99)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ state ])
        (nil)))
(jump_insn 24 23 27 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 71)
(note 27 24 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 27 128 4 (set (reg/v:SI 119 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":684:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 128 8 129 4 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 129 128 68)
(code_label 68 129 28 5 110 (nil) [2 uses])
(note 28 68 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 33 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:5 -1
     (nil))
(insn 33 29 34 5 (set (reg:SI 3 r3)
        (reg/v:SI 123 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ BufferSize ])
        (nil)))
(insn 34 33 35 5 (set (reg:SI 2 r2)
        (reg/v/f:SI 122 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ pDstBuffer ])
        (nil)))
(insn 35 34 30 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 121 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ pAddress ])
        (nil)))
(insn 30 35 31 5 (set (reg/f:SI 127)
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 5 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 52 [0x34])) [8 prephitmp_14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (nil)))
(debug_insn 32 31 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:5 -1
     (nil))
(insn 36 32 37 5 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _3 ])
        (nil)))
(call_insn 37 36 126 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 126 37 43 5 (set (reg:SI 148)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 43 126 38 5 (set (reg:SI 129)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 43 40 5 (set (reg/v:SI 119 [ <retval> ])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 40 38 41 5 (var_location:QI status (subreg:QI (reg/v:SI 119 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(debug_insn 42 41 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(insn 45 42 46 5 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg/v/f:SI 120 [ hsram ])
            (nil))))
(debug_insn 46 45 130 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(jump_insn 130 46 131 5 (set (pc)
        (label_ref 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 131 130 117)
(code_label 117 131 116 6 113 (nil) [1 uses])
(note 116 117 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 116 132 6 (set (reg/v:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 132 7 133 6 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 133 132 121)
(code_label 121 133 120 7 114 (nil) [1 uses])
(note 120 121 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 9 120 49 7 (set (reg/v:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 9 134 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 134 49 135 7 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 135 134 138)
(code_label 138 135 53 8 116 (nil) [1 uses])
(note 53 138 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 55 54 57 8 (set (reg:SI 132)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 55 58 8 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 132) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 60 59 62 8 (set (reg:SI 134)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 63 62 64 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:7 -1
     (nil))
(insn 65 64 66 8 (set (reg/f:SI 113 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 8 (set (reg/f:SI 136)
        (symbol_ref:SI ("SRAM_DMACpltProt") [flags 0x3]  <function_decl 0000000006b92c00 SRAM_DMACpltProt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 136 8 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (nil)))
(jump_insn 136 67 137 8 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 137 136 71)
(code_label 71 137 72 9 108 (nil) [1 uses])
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 74 73 75 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 75 74 76 9 (set (reg:SI 137 [ hsram_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 76 75 77 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ hsram_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ hsram_11(D)->Lock ])
        (nil)))
(jump_insn 77 76 139 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 138)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 138)
(note 139 77 140 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 140 139 141 10 (set (pc)
        (label_ref 117)) 284 {*arm_jump}
     (nil)
 -> 117)
(barrier 141 140 145)
(code_label 145 141 82 11 117 (nil) [1 uses])
(note 82 145 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 86 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 86 83 87 11 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg/v:SI 116 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ state ])
        (nil)))
(debug_insn 87 86 88 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 88 87 89 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 89 88 91 11 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 89 92 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 92 91 93 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 93 92 94 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:7 -1
     (nil))
(insn 94 93 95 11 (set (reg/f:SI 113 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 11 (set (reg/f:SI 142)
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 142 11 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 44 [0x2c])) [8 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
(jump_insn 142 96 143 11 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 143 142 99)
(code_label 99 143 100 12 107 (nil) [1 uses])
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 103 102 104 12 (set (reg:SI 143 [ hsram_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 104 103 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143 [ hsram_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ hsram_11(D)->Lock ])
        (nil)))
(jump_insn 105 104 144 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 543474436 (nil)))
 -> 121)
(note 144 105 146 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 146 144 147 13 (set (pc)
        (label_ref 145)) 284 {*arm_jump}
     (nil)
 -> 145)
(barrier 147 146 127)
(code_label 127 147 113 14 115 (nil) [4 uses])
(note 113 127 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 111 113 112 14 (set (reg/i:SI 0 r0)
        (reg/v:SI 119 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":688:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ <retval> ])
        (nil)))
(insn 112 111 148 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":688:1 -1
     (nil))
(note 148 112 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_DMA (HAL_SRAM_Write_DMA, funcdef_no=342, decl_uid=9287, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_Write_DMA

Dataflow summary:
def_info->table_size = 126, use_info->table_size = 61
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={2d,1u} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,3u} r118={3d,2u} r119={1d,6u} r120={1d,1u} r121={1d,1u} r125={1d,2u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 195{130d,65u,0e} in 50{49 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d107(102){ }d108(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 119 120 121 125 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 119 120 121 125 137 138 139
;; live  kill	
;; lr  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 126
;; live  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  gen 	 100 [cc] 126
;; live  kill	
;; lr  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  out 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; lr  use 	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 118 129 131 132 134 140
;; live  in  	 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 115 118 129 131 132 134 140
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(0){ }u58(7){ }u59(13){ }u60(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 24 to worklist
  Adding insn 79 to worklist
  Adding insn 55 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 29 to worklist
  Adding insn 81 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 64 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 8 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 53 to worklist
  Adding insn 48 to worklist
  Adding insn 78 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
processing block 3 lr out =  3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 7 to worklist
processing block 2 lr out =  3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 120 121
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 4 to worklist
  Adding insn 77 to worklist
  Adding insn 3 to worklist
  Adding insn 76 to worklist
  Adding insn 2 to worklist
  Adding insn 75 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r140 costs: LO_REGS:526 HI_REGS:526 CALLER_SAVE_REGS:526 EVEN_REG:526 GENERAL_REGS:526 VFP_D0_D7_REGS:6575 VFP_LO_REGS:6575 ALL_REGS:6575 MEM:2893
  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r137 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3945
  r132 costs: LO_REGS:0 HI_REGS:1052 CALLER_SAVE_REGS:1052 EVEN_REG:1052 GENERAL_REGS:1052 VFP_D0_D7_REGS:7627 VFP_LO_REGS:7627 ALL_REGS:7627 MEM:3945
  r131 costs: LO_REGS:0 HI_REGS:1052 CALLER_SAVE_REGS:1052 EVEN_REG:1052 GENERAL_REGS:1052 VFP_D0_D7_REGS:7627 VFP_LO_REGS:7627 ALL_REGS:7627 MEM:3945
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3945
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r121 costs: LO_REGS:526 HI_REGS:526 CALLER_SAVE_REGS:526 EVEN_REG:526 GENERAL_REGS:526 VFP_D0_D7_REGS:13945 VFP_LO_REGS:13945 ALL_REGS:13945 MEM:3630
  r120 costs: LO_REGS:526 HI_REGS:526 CALLER_SAVE_REGS:526 EVEN_REG:526 GENERAL_REGS:526 VFP_D0_D7_REGS:13945 VFP_LO_REGS:13945 ALL_REGS:13945 MEM:3630
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45880 VFP_LO_REGS:45880 ALL_REGS:45880 MEM:24920
  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27934 VFP_LO_REGS:27934 ALL_REGS:27934 MEM:13943
  r115 costs: LO_REGS:526 HI_REGS:1052 CALLER_SAVE_REGS:1052 EVEN_REG:1052 GENERAL_REGS:1052 VFP_D0_D7_REGS:15780 VFP_LO_REGS:15780 ALL_REGS:15780 MEM:10520
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:12630


Pass 1 for finding pseudo/allocno costs

    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r140 costs: GENERAL_REGS:526 VFP_D0_D7_REGS:11835 VFP_LO_REGS:11835 ALL_REGS:7890 MEM:7890
  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r137 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r134 costs: GENERAL_REGS:0 MEM:5260
  r132 costs: LO_REGS:0 HI_REGS:1052 CALLER_SAVE_REGS:1052 EVEN_REG:1052 GENERAL_REGS:1052 VFP_D0_D7_REGS:7890 VFP_LO_REGS:7890 ALL_REGS:7890 MEM:5260
  r131 costs: LO_REGS:0 HI_REGS:1052 CALLER_SAVE_REGS:1052 EVEN_REG:1052 GENERAL_REGS:1052 VFP_D0_D7_REGS:7890 VFP_LO_REGS:7890 ALL_REGS:7890 MEM:5260
  r129 costs: GENERAL_REGS:0 MEM:5260
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: GENERAL_REGS:0 MEM:30000
  r121 costs: GENERAL_REGS:526 VFP_D0_D7_REGS:22890 VFP_LO_REGS:22890 ALL_REGS:18945 MEM:15260
  r120 costs: GENERAL_REGS:526 VFP_D0_D7_REGS:22890 VFP_LO_REGS:22890 ALL_REGS:18945 MEM:15260
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:50880 VFP_LO_REGS:50880 ALL_REGS:50880 MEM:33920
  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r115 costs: LO_REGS:526 HI_REGS:1578 CALLER_SAVE_REGS:1578 EVEN_REG:1578 GENERAL_REGS:1052 VFP_D0_D7_REGS:19725 VFP_LO_REGS:19725 ALL_REGS:15780 MEM:13150
  r113 costs: GENERAL_REGS:0 MEM:12630

;;   ======================================================
;;   -- basic block 2 from 75 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r137=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r119=r137                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 r138=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 r125=zxn([r119+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  77 r139=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r120=r138                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r121=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 r113=zxn(r125#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 cc=cmp(r125,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 pc={(cc!=0)?L70:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 11
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r126=zxn([r119+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 cc=cmp(r126,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  24 pc={(cc==0)?L74:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 20
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 26 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 [r119+0x50]=r113#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  32 r129=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 [r119+0x51]=r129#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 r115=[r119+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  44 r2=r120                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  45 r1=r121                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  37 r131=`SRAM_DMACplt'                     :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  38 [r115+0x2c]=r131                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  40 r132=`SRAM_DMAError'                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  41 [r115+0x34]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  46 r0=r115                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  47 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  78 r140=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  53 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  48 r118=r140                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  50 loc r118#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  55 [r119+0x50]=r134#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  79 pc=L57                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 26
;;   new tail = 79

;;   ======================================================
;;   -- basic block 5 from 7 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r118=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 pc=L57                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 81

;;   ======================================================
;;   -- basic block 6 from 8 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r118=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 8
;;   new tail = 8

;;   ======================================================
;;   -- basic block 7 from 59 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  59 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r0=r118                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 59
;;   new tail = 65


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_Write_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={2d,1u} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,3u} r118={3d,2u} r119={1d,6u} r120={1d,1u} r121={1d,1u} r125={1d,2u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 195{130d,65u,0e} in 50{49 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":702:3 -1
     (nil))
(debug_insn 12 11 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:3 -1
     (nil))
(insn 75 12 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 75 76 2 (set (reg/v/f:SI 119 [ hsram ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 76 2 14 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 14 76 77 2 (set (reg:SI 125 [ hsram_9(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 77 14 3 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 3 77 4 2 (set (reg/v/f:SI 120 [ pAddress ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 4 3 16 2 (set (reg/v/f:SI 121 [ pSrcBuffer ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 16 4 17 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 125 [ hsram_9(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_9(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_9(D)->State ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 70)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 22 21 23 3 (set (reg:SI 126 [ hsram_9(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ hsram_9(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ hsram_9(D)->Lock ])
        (nil)))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 74)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 29 26 30 4 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:5 -1
     (nil))
(insn 32 31 34 4 (set (reg:SI 129)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 32 35 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:5 -1
     (nil))
(insn 36 35 44 4 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_9(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 36 45 4 (set (reg:SI 2 r2)
        (reg/v/f:SI 120 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ pAddress ])
        (nil)))
(insn 45 44 37 4 (set (reg:SI 1 r1)
        (reg/v/f:SI 121 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ pSrcBuffer ])
        (nil)))
(insn 37 45 38 4 (set (reg/f:SI 131)
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:5 -1
     (nil))
(insn 40 39 41 4 (set (reg/f:SI 132)
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 52 [0x34])) [8 _3->XferErrorCallback+0 S4 A32])
        (reg/f:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132)
        (nil)))
(debug_insn 42 41 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:5 -1
     (nil))
(insn 46 42 47 4 (set (reg:SI 0 r0)
        (reg/f:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
        (nil)))
(call_insn 47 46 78 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 78 47 53 4 (set (reg:SI 140)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 53 78 48 4 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 53 50 4 (set (reg/v:SI 118 [ <retval> ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 50 48 51 4 (var_location:QI status (subreg:QI (reg/v:SI 118 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(debug_insn 52 51 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(insn 55 52 56 4 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 119 [ hsram ])
            (nil))))
(debug_insn 56 55 79 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(jump_insn 79 56 80 4 (set (pc)
        (label_ref 57)) 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 80 79 70)
(code_label 70 80 69 5 124 (nil) [1 uses])
(note 69 70 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 69 81 5 (set (reg/v:SI 118 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":725:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 81 7 82 5 (set (pc)
        (label_ref 57)) 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 82 81 74)
(code_label 74 82 73 6 125 (nil) [1 uses])
(note 73 74 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 73 57 6 (set (reg/v:SI 118 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 57 8 58 7 123 (nil) [2 uses])
(note 58 57 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 64 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 64 59 65 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":729:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 65 64 83 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":729:1 -1
     (nil))
(note 83 65 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_WriteOperation_Enable (HAL_SRAM_WriteOperation_Enable, funcdef_no=343, decl_uid=9293, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_WriteOperation_Enable

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 54
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r117={3d,1u} r118={1d,8u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r125={1d,1u} r131={1d,2u} r134={1d,1u} 
;;    total ref usage 173{121d,52u,0e} in 37{36 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d8(2){ }d10(3){ }d11(7){ }d14(13){ }d16(14){ }d19(16){ }d21(17){ }d23(18){ }d25(19){ }d27(20){ }d29(21){ }d31(22){ }d33(23){ }d35(24){ }d37(25){ }d39(26){ }d41(27){ }d43(28){ }d45(29){ }d47(30){ }d49(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 118 121 134
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 118 121 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 123 125 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0] 1 [r1] 117 123 125 131
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(0){ }u51(7){ }u52(13){ }u53(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 21 to worklist
  Adding insn 67 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 69 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 55 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 6 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 5 to worklist
  Adding insn 44 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 29 to worklist
  Adding insn 24 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 14 to worklist
  Adding insn 2 to worklist
  Adding insn 66 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r134 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6192
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5805
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:9675
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:67330 VFP_LO_REGS:67330 ALL_REGS:67330 MEM:39220
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27438 VFP_LO_REGS:27438 ALL_REGS:27438 MEM:13447


Pass 1 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r134 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r131 costs: GENERAL_REGS:0 MEM:11610
  r125 costs: GENERAL_REGS:0 MEM:7740
  r123 costs: GENERAL_REGS:0 MEM:11610
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:72330 VFP_LO_REGS:72330 ALL_REGS:72330 MEM:48220
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990

;;   ======================================================
;;   -- basic block 2 from 66 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 r134=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r118=r134                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r121=zxn([r118+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 cc=cmp(r121,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 pc={(cc!=0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r122=zxn([r118+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 cc=cmp(r122,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 pc={(cc==0)?L65:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 17
;;   new tail = 21

;;   ======================================================
;;   -- basic block 4 from 23 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r123=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r125=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 r1=[r118+0x8]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 r0=[r118]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  26 [r118+0x50]=r123#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 [r118+0x51]=r125#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  37 {r0=call [`FMC_NORSRAM_WriteOperation_Enable'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  44 r131=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  41 [r118+0x51]=r123#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  46 [r118+0x50]=r131#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i   5 r117=r131                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  67 pc=L49                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 23
;;   new tail = 67

;;   ======================================================
;;   -- basic block 5 from 4 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i   4 r117=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 pc=L49                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 4
;;   new tail = 69

;;   ======================================================
;;   -- basic block 6 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r117=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 7 from 55 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 55
;;   new tail = 56


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r117={3d,1u} r118={1d,8u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r125={1d,1u} r131={1d,2u} r134={1d,1u} 
;;    total ref usage 173{121d,52u,0e} in 37{36 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 9 2 NOTE_INSN_DELETED)
(debug_insn 9 13 66 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:3 -1
     (nil))
(insn 66 9 2 2 (set (reg:SI 134)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":935:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 66 11 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":935:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 11 2 14 2 (set (reg:SI 121 [ hsram_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 11 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ hsram_8(D)->State ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ hsram_8(D)->State ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 122 [ hsram_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ hsram_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ hsram_8(D)->Lock ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 65)
(note 22 21 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 33 22 34 4 NOTE_INSN_DELETED)
(note 34 33 23 4 NOTE_INSN_DELETED)
(debug_insn 23 34 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 24 23 29 4 (set (reg:SI 123)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 24 35 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 29 36 4 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 26 4 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 118 [ hsram ]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 28 27 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:5 -1
     (nil))
(insn 31 28 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 32 31 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:5 -1
     (nil))
(call_insn 37 32 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>) [0 FMC_NORSRAM_WriteOperation_Enable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:5 -1
     (nil))
(insn 44 38 41 4 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 44 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(insn 46 43 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 48 47 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:3 -1
     (nil))
(insn 5 48 67 4 (set (reg:SI 117 [ <retval> ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 67 5 68 4 (set (pc)
        (label_ref 49)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:10 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 68 67 61)
(code_label 61 68 60 5 132 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 69 5 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":956:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 69 4 70 5 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 70 69 65)
(code_label 65 70 64 6 133 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 131 (nil) [2 uses])
(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 50 56 7 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":960:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 56 55 71 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":960:1 -1
     (nil))
(note 71 56 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_WriteOperation_Disable (HAL_SRAM_WriteOperation_Disable, funcdef_no=344, decl_uid=9295, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_WriteOperation_Disable

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 54
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r117={3d,1u} r118={1d,8u} r121={1d,2u} r122={1d,1u} r125={1d,1u} r129={1d,1u} r131={1d,2u} r134={1d,1u} 
;;    total ref usage 175{122d,53u,0e} in 38{37 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d8(2){ }d10(3){ }d11(7){ }d14(13){ }d16(14){ }d19(16){ }d21(17){ }d23(18){ }d25(19){ }d27(20){ }d29(21){ }d31(22){ }d33(23){ }d35(24){ }d37(25){ }d39(26){ }d41(27){ }d43(28){ }d45(29){ }d47(30){ }d49(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 118 121 134
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 118 121 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 125 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
;; live  gen 	 0 [r0] 1 [r1] 117 125 129 131
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(0){ }u51(7){ }u52(13){ }u53(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 21 to worklist
  Adding insn 67 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 69 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 55 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 6 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 5 to worklist
  Adding insn 44 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 29 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
  Adding insn 66 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r134 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6192
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5805
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5805
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:67330 VFP_LO_REGS:67330 ALL_REGS:67330 MEM:39220
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27438 VFP_LO_REGS:27438 ALL_REGS:27438 MEM:13447
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13870


Pass 1 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r134 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r131 costs: GENERAL_REGS:0 MEM:11610
  r129 costs: GENERAL_REGS:0 MEM:7740
  r125 costs: GENERAL_REGS:0 MEM:7740
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: GENERAL_REGS:0 MEM:30000
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:72330 VFP_LO_REGS:72330 ALL_REGS:72330 MEM:48220
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r113 costs: GENERAL_REGS:0 MEM:13870

;;   ======================================================
;;   -- basic block 2 from 66 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 r134=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r118=r134                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r121=zxn([r118+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 r113=zxn(r121#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 cc=cmp(r121,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 pc={(cc!=0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 9
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r122=zxn([r118+0x50])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 cc=cmp(r122,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 pc={(cc==0)?L65:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 17
;;   new tail = 21

;;   ======================================================
;;   -- basic block 4 from 23 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r125=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 r1=[r118+0x8]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r0=[r118]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 [r118+0x50]=r113#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 [r118+0x51]=r125#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 {r0=call [`FMC_NORSRAM_WriteOperation_Disable'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  44 r131=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  39 r129=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  41 [r118+0x51]=r129#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  46 [r118+0x50]=r131#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i   5 r117=r131                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  67 pc=L49                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 23
;;   new tail = 67

;;   ======================================================
;;   -- basic block 5 from 4 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i   4 r117=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 pc=L49                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 4
;;   new tail = 69

;;   ======================================================
;;   -- basic block 6 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r117=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 7 from 55 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 55
;;   new tail = 56


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r117={3d,1u} r118={1d,8u} r121={1d,2u} r122={1d,1u} r125={1d,1u} r129={1d,1u} r131={1d,2u} r134={1d,1u} 
;;    total ref usage 175{122d,53u,0e} in 38{37 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 66 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:3 -1
     (nil))
(insn 66 9 2 2 (set (reg:SI 134)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":969:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 66 11 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":969:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 11 2 13 2 (set (reg:SI 121 [ hsram_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 13 11 14 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ hsram_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ hsram_8(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ hsram_8(D)->State ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 122 [ hsram_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ hsram_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ hsram_8(D)->Lock ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 65)
(note 22 21 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 33 22 34 4 NOTE_INSN_DELETED)
(note 34 33 23 4 NOTE_INSN_DELETED)
(debug_insn 23 34 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 29 23 35 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 29 36 4 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 26 4 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 118 [ hsram ]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 28 27 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:5 -1
     (nil))
(insn 31 28 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 32 31 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:5 -1
     (nil))
(call_insn 37 32 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>) [0 FMC_NORSRAM_WriteOperation_Disable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:5 -1
     (nil))
(insn 44 38 39 4 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 44 41 4 (set (reg:SI 129)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(insn 46 43 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 48 47 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:3 -1
     (nil))
(insn 5 48 67 4 (set (reg:SI 117 [ <retval> ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 67 5 68 4 (set (pc)
        (label_ref 49)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:10 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 68 67 61)
(code_label 61 68 60 5 137 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 69 5 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":990:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 69 4 70 5 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 70 69 65)
(code_label 65 70 64 6 138 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 136 (nil) [2 uses])
(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 50 56 7 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":994:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 56 55 71 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":994:1 -1
     (nil))
(note 71 56 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_GetState (HAL_SRAM_GetState, funcdef_no=345, decl_uid=9297, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 18 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r114=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r117=zxn([r114+0x51])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 16


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:3 -1
     (nil))
(insn 18 6 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1022:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 18 8 2 (set (reg/v/f:SI 114 [ hsram ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1022:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 8 2 15 2 (set (reg:SI 117 [ hsram_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hsram ])
        (nil)))
(insn 15 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ hsram_2(D)->State ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1024:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ hsram_2(D)->State ])
        (nil)))
(insn 16 15 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1024:1 -1
     (nil))
(note 19 16 0 NOTE_INSN_DELETED)
