---
layout: default
title: EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
---

# EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2508.13156" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2508.13156v1</a>
  <a href="https://arxiv.org/pdf/2508.13156.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2508.13156v1" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2508.13156v1', 'EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Ping Guo, Yiting Wang, Wanghao Ye, Yexiao He, Ziyao Wang, Xiaopeng Dai, Ang Li, Qingfu Zhang

**åˆ†ç±»**: cs.AR, cs.AI

**å‘å¸ƒæ—¥æœŸ**: 2025-06-26

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**æå‡ºEvoVerilogä»¥è§£å†³Verilogä»£ç ç”Ÿæˆçš„è‡ªåŠ¨åŒ–é—®é¢˜**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±ä¹ï¼šå…·èº«å¤§æ¨¡å‹ (Embodied Foundation Models)**

**å…³é”®è¯**: `å¤§å‹è¯­è¨€æ¨¡å‹` `Verilogä»£ç ç”Ÿæˆ` `è¿›åŒ–ç®—æ³•` `è‡ªåŠ¨åŒ–è®¾è®¡` `ç¡¬ä»¶æè¿°è¯­è¨€`

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. ç°æœ‰æ–¹æ³•ä¾èµ–äººå·¥å¹²é¢„å’Œç‰¹å®šæ•°æ®é›†å¾®è°ƒï¼Œé™åˆ¶äº†è‡ªåŠ¨åŒ–è®¾è®¡çš„å¯æ‰©å±•æ€§ã€‚
2. EvoVerilogç»“åˆäº†å¤§å‹è¯­è¨€æ¨¡å‹çš„æ¨ç†èƒ½åŠ›ä¸è¿›åŒ–ç®—æ³•ï¼Œèƒ½å¤Ÿè‡ªåŠ¨ç”Ÿæˆå’Œä¼˜åŒ–Verilogä»£ç ã€‚
3. å®éªŒç»“æœæ˜¾ç¤ºEvoVerilogåœ¨å¤šä¸ªåŸºå‡†æµ‹è¯•ä¸­è¡¨ç°ä¼˜å¼‚ï¼Œæ˜¾è‘—æå‡äº†è®¾è®¡çš„å¤šæ ·æ€§å’Œèµ„æºåˆ©ç”¨æ•ˆç‡ã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

å¤§å‹è¯­è¨€æ¨¡å‹ï¼ˆLLMsï¼‰åœ¨è‡ªåŠ¨ç”ŸæˆVerilogç¡¬ä»¶æè¿°è¯­è¨€ä»£ç æ–¹é¢å±•ç°å‡ºå·¨å¤§æ½œåŠ›ï¼Œè¿™å¯¹äºå‡å°‘ç¡¬ä»¶è®¾è®¡ä¸­å¤æ‚ä¸”æ˜“å‡ºé”™çš„äººå·¥å·¥ä½œè‡³å…³é‡è¦ã€‚ç„¶è€Œï¼Œç°æœ‰æ–¹æ³•ä¸»è¦ä¾èµ–äººå·¥å¹²é¢„å’Œç»è¿‡ç²¾å¿ƒç­–åˆ’çš„æ•°æ®é›†è¿›è¡Œå¾®è°ƒï¼Œé™åˆ¶äº†å…¶åœ¨è‡ªåŠ¨åŒ–è®¾è®¡å·¥ä½œæµä¸­çš„å¯æ‰©å±•æ€§ã€‚ä¸ºäº†è§£å†³è¿™äº›é—®é¢˜ï¼Œæœ¬æ–‡æå‡ºäº†EvoVerilogï¼Œä¸€ä¸ªç»“åˆäº†LLMsæ¨ç†èƒ½åŠ›ä¸è¿›åŒ–ç®—æ³•çš„æ¡†æ¶ï¼Œèƒ½å¤Ÿè‡ªåŠ¨ç”Ÿæˆå’Œä¼˜åŒ–Verilogä»£ç ã€‚EvoVerilogé‡‡ç”¨å¤šç›®æ ‡ã€åŸºäºç§ç¾¤çš„æœç´¢ç­–ç•¥ï¼Œæ¢ç´¢å¹¿æ³›çš„è®¾è®¡å¯èƒ½æ€§ï¼Œä¸”æ— éœ€äººå·¥å¹²é¢„ã€‚å®éªŒç»“æœè¡¨æ˜ï¼ŒEvoVerilogåœ¨VerilogEval-Machineå’ŒVerilogEval-HumanåŸºå‡†æµ‹è¯•ä¸­åˆ†åˆ«è¾¾åˆ°äº†89.1å’Œ80.2çš„pass@10åˆ†æ•°ï¼Œå±•ç¤ºäº†å…¶åœ¨å¤šæ ·åŒ–è®¾è®¡æ¢ç´¢å’Œèµ„æºåˆ©ç”¨ä¼˜åŒ–æ–¹é¢çš„èƒ½åŠ›ã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šæœ¬æ–‡æ—¨åœ¨è§£å†³Verilogä»£ç ç”Ÿæˆä¸­çš„è‡ªåŠ¨åŒ–é—®é¢˜ï¼Œç°æœ‰æ–¹æ³•è¿‡äºä¾èµ–äººå·¥å¹²é¢„å’Œç‰¹å®šæ•°æ®é›†ï¼Œå¯¼è‡´å¯æ‰©å±•æ€§ä¸è¶³ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šEvoVerilogé€šè¿‡ç»“åˆå¤§å‹è¯­è¨€æ¨¡å‹çš„æ¨ç†èƒ½åŠ›ä¸è¿›åŒ–ç®—æ³•ï¼Œé‡‡ç”¨æ— äººå·¥å¹²é¢„çš„æ–¹å¼è‡ªåŠ¨ç”Ÿæˆå’Œä¼˜åŒ–Verilogä»£ç ï¼Œä»è€Œæé«˜è®¾è®¡æ•ˆç‡å’Œå¤šæ ·æ€§ã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šEvoVerilogçš„æ•´ä½“æ¶æ„åŒ…æ‹¬æ•°æ®è¾“å…¥æ¨¡å—ã€LLMæ¨ç†æ¨¡å—ã€è¿›åŒ–ç®—æ³•æ¨¡å—å’Œç»“æœè¾“å‡ºæ¨¡å—ã€‚é¦–å…ˆï¼Œè¾“å…¥è®¾è®¡éœ€æ±‚ï¼ŒLLMç”Ÿæˆåˆæ­¥ä»£ç ï¼Œç„¶åé€šè¿‡è¿›åŒ–ç®—æ³•è¿›è¡Œå¤šç›®æ ‡ä¼˜åŒ–ï¼Œæœ€ç»ˆè¾“å‡ºä¼˜åŒ–åçš„Verilogä»£ç ã€‚

**å…³é”®åˆ›æ–°**ï¼šEvoVerilogçš„æ ¸å¿ƒåˆ›æ–°åœ¨äºå°†LLMsä¸è¿›åŒ–ç®—æ³•ç›¸ç»“åˆï¼Œå½¢æˆäº†ä¸€ç§æ–°çš„è‡ªåŠ¨åŒ–è®¾è®¡æ¡†æ¶ï¼Œå…‹æœäº†ä¼ ç»Ÿæ–¹æ³•çš„å±€é™æ€§ï¼Œèƒ½å¤Ÿåœ¨æ— éœ€äººå·¥å¹²é¢„çš„æƒ…å†µä¸‹æ¢ç´¢å¤šæ ·åŒ–çš„è®¾è®¡æ–¹æ¡ˆã€‚

**å…³é”®è®¾è®¡**ï¼šåœ¨è®¾è®¡è¿‡ç¨‹ä¸­ï¼ŒEvoVerilogè®¾ç½®äº†å¤šç›®æ ‡ä¼˜åŒ–å‚æ•°ï¼Œé‡‡ç”¨é€‚åº”åº¦å‡½æ•°æ¥è¯„ä¼°ç”Ÿæˆä»£ç çš„æ€§èƒ½ï¼ŒåŒæ—¶åˆ©ç”¨ç§ç¾¤ç­–ç•¥ç¡®ä¿è®¾è®¡çš„å¤šæ ·æ€§ï¼Œå…·ä½“çš„ç½‘ç»œç»“æ„å’ŒæŸå¤±å‡½æ•°è®¾è®¡å°šæœªè¯¦ç»†æŠ«éœ²ã€‚

## ğŸ“Š å®éªŒäº®ç‚¹

EvoVerilogåœ¨VerilogEval-Machineå’ŒVerilogEval-HumanåŸºå‡†æµ‹è¯•ä¸­åˆ†åˆ«å–å¾—äº†89.1å’Œ80.2çš„pass@10åˆ†æ•°ï¼Œæ˜¾è‘—ä¼˜äºç°æœ‰æ–¹æ³•ï¼Œå±•ç¤ºäº†å…¶åœ¨å¤šæ ·åŒ–è®¾è®¡æ¢ç´¢å’Œèµ„æºä¼˜åŒ–æ–¹é¢çš„å“è¶Šèƒ½åŠ›ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

EvoVerilogçš„ç ”ç©¶æˆæœåœ¨ç¡¬ä»¶è®¾è®¡é¢†åŸŸå…·æœ‰å¹¿æ³›çš„åº”ç”¨æ½œåŠ›ï¼Œèƒ½å¤Ÿæ˜¾è‘—æé«˜Verilogä»£ç çš„ç”Ÿæˆæ•ˆç‡ï¼Œå‡å°‘äººå·¥å¹²é¢„ï¼Œé€‚ç”¨äºé›†æˆç”µè·¯è®¾è®¡ã€FPGAå¼€å‘ç­‰å¤šä¸ªé¢†åŸŸã€‚æœªæ¥ï¼Œè¯¥æ¡†æ¶å¯èƒ½æ¨åŠ¨æ›´æ™ºèƒ½çš„è‡ªåŠ¨åŒ–è®¾è®¡å·¥å…·çš„å‘å±•ï¼Œæå‡ç¡¬ä»¶è®¾è®¡çš„æ•´ä½“æ•ˆç‡å’Œå¯é æ€§ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> Large Language Models (LLMs) have demonstrated great potential in automating the generation of Verilog hardware description language code for hardware design. This automation is critical to reducing human effort in the complex and error-prone process of hardware design.
>   However, existing approaches predominantly rely on human intervention and fine-tuning using curated datasets, limiting their scalability in automated design workflows.
>   Although recent iterative search techniques have emerged, they often fail to explore diverse design solutions and may underperform simpler approaches such as repeated prompting.
>   To address these limitations, we introduce EvoVerilog, a novel framework that combines the reasoning capabilities of LLMs with evolutionary algorithms to automatically generate and refine Verilog code.
>   EvoVerilog utilizes a multiobjective, population-based search strategy to explore a wide range of design possibilities without requiring human intervention.
>   Extensive experiments demonstrate that EvoVerilog achieves state-of-the-art performance, with pass@10 scores of 89.1 and 80.2 on the VerilogEval-Machine and VerilogEval-Human benchmarks, respectively. Furthermore, the framework showcases its ability to explore diverse designs by simultaneously generating a variety of functional Verilog code while optimizing resource utilization.

