"# vhdCDCFifo" 

Clock Domain Crossing Fifo with only two positions.
Based on Clock Domain Crossing Design & Verification Techniques Using SystemVerilog from Clifford E. Cummings
(Page 35)

http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf

Code written in VHDL with testbench.




