\begin{thebibliography}{10}

\bibitem{Razor2004}
T.~Austin, D.~Blaauw, T.~Mudge, and K.~Flautner.
\newblock Making typical silicon matter with razor.
\newblock {\em IEEE Trans. on Computer}, 37(3):57--65, 2004.

\bibitem{RedundantNumber}
A.~Avizienis.
\newblock Signed-digit number representations for fast parallel arithmetic.
\newblock {\em IRE Trans. on Electronic Computers}, EC-10(3):389--400, 1961.

\bibitem{Online_Conversion}
M.~Ercegovac and T.~Lang.
\newblock On-the-fly conversion of redundant into conventional representations.
\newblock {\em IEEE Trans. on Computer}, C-36(7):895--897, 1987.

\bibitem{Ercegovac_OnlineOverview}
M.~D. Ercegovac.
\newblock On-line arithmetic: An overview.
\newblock In {\em Proc. Annual Technical Symp. Real time signal processing
  VII}, pages 86--93, 1984.

\bibitem{Ercegovac_Book}
M.~D. Ercegovac and T.~Lang.
\newblock {\em Digital arithmetic}.
\newblock Morgan Kaufmann, 2003.

\bibitem{Oregon_OnlineNetwork}
R.~Galli and A.~Tenca.
\newblock A design methodology for networks of online modules and its
  application to the levinson-durbin algorithm.
\newblock {\em IEEE Trans. on VLSI}, 12(1):52--66, 2004.

\bibitem{Gupta2013TransCADICS}
V.~Gupta, D.~Mohapatra, A.~Raghunathan, and K.~Roy.
\newblock Low-power digital signal processing using approximate adders.
\newblock {\em IEEE Trans. on CAD of Integrated Circuits and Systems},
  32(1):124--137, 2013.

\bibitem{RedundantMult_1987}
Y.~Harata, Y.~Nakamura, H.~Nagase, M.~Takigawa, and N.~Takagi.
\newblock A high-speed multiplier using a redundant binary adder tree.
\newblock {\em IEEE Jourl. of Solid-State Circuits}, 22(1):28--34, 1987.

\bibitem{NonUniformScaling}
Z.~M. Kedem, V.~J. Mooney, K.~K. Muntimadugu, and K.~V. Palem.
\newblock An approach to energy-error tradeoffs in approximate ripple carry
  adders.
\newblock In {\em Proc. Int. Symp. on Low Power Elec. and Design}, pages
  211--216, 2011.

\bibitem{Online_Trunc}
S.~Rajagopal and J.~Cavallaro.
\newblock Truncated online arithmetic with applications to communication
  systems.
\newblock {\em IEEE Trans. on Computers}, 55(10):1240--1252, 2006.

\bibitem{RedundantMult_1985}
N.~Takagi, H.~Yasuura, and S.~Yajima.
\newblock High-speed {VLSI} multiplication algorithm with a redundant binary
  addition tree.
\newblock {\em IEEE Trans. on Computers}, 100(9):789--796, 1985.

\bibitem{Ercegovac_OnlineMult}
K.~S. Trivedi and M.~Ercegovac.
\newblock On-line algorithms for division and multiplication.
\newblock {\em IEEE Trans. on Computers}, 26:161--167, 1975.

\bibitem{Virtex6}
Xilinx.
\newblock Virtex-6 {FPGA} configurable logic block user guide.

\bibitem{XilinxMult}
Xilinx.
\newblock Logi{CORE} {IP} multiplier v11.2, 2011.

\end{thebibliography}
