module part2 (SW,HEX0,);
   input [9:0] SW;
	output [0:6] HEX0;
	input CLOCK_50;
	
	 wire [15:0] Q;
	
	count4Bits count1(SW[2}, SW[0], SW[1], Q) ;
	
	//segmentDecoder7 display(HEX0,Q);
	
endmodule


module count4Bits(clk, reset,enable, Q);
input clk,reset, enable;
output reg [15:0] Q;

always@(posedge clk)
if(reset)
begin
Q <= 8'b0;
end
else
	if(enable)
	begin
	Q <= Q + 1;
	end

endmodule
