<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/macromem.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">macromem.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="macromem_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2014 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Stephen Hines</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="macromem_8hh.html">arch/arm/insts/macromem.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;arch/arm/generated/decoder.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="neon64__mem_8hh.html">arch/arm/insts/neon64_mem.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceArmISAInst.html">ArmISAInst</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classArmISA_1_1MacroMemOp.html#a48a3f0fac15a7ec8ffb02ece3ef9a064">   56</a></span>&#160;MacroMemOp::MacroMemOp(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> machInst,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                       OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                       <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">user</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                       <span class="keywordtype">bool</span> load, uint32_t reglist) :</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint32_t regs = reglist;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    uint32_t ones = <a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a>(reglist);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    uint32_t mem_ops = ones;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">// Copy the base address register if we overwrite it, or if this instruction</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// is basically a no-op (we have to do something)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordtype">bool</span> copy_base =  (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(reglist, rn) &amp;&amp; load) || !ones;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">bool</span> force_user = user &amp; !<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(reglist, 15);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">bool</span> exception_ret = user &amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(reglist, 15);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordtype">bool</span> pc_temp = load &amp;&amp; writeback &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(reglist, 15);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">if</span> (!ones) {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = ((ones + 1) / 2)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                    + ((ones % 2 == 0 &amp;&amp; exception_ret) ? 1 : 0)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                    + (copy_base ? 1 : 0)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                    + (writeback? 1 : 0)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                    + (pc_temp ? 1 : 0);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = ones + (writeback ? 1 : 0);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    uint32_t <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = 0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">if</span> (!up)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        addr = (ones &lt;&lt; 2) - 4;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (!index)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        addr += 4;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// Add 0 to Rn and stick it in ureg0.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">// This is equivalent to a move.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">if</span> (copy_base)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        *uop++ = <span class="keyword">new</span> MicroAddiUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, rn, 0);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = 0;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">while</span> (mem_ops != 0) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="comment">// Do load operations in pairs if possible</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">if</span> (load &amp;&amp; mem_ops &gt;= 2 &amp;&amp;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            !(mem_ops == 2 &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(regs,<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) &amp;&amp; exception_ret)) {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <span class="comment">// 64-bit memory operation</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            <span class="comment">// Find 2 set register bits (clear them after finding)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <span class="keywordtype">unsigned</span> reg_idx1;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <span class="keywordtype">unsigned</span> reg_idx2;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            <span class="comment">// Find the first register</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <span class="keywordflow">while</span> (!<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(regs, reg)) reg++;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(regs, reg, 0);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            reg_idx1 = force_user ? <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>, reg) : <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="comment">// Find the second register</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <span class="keywordflow">while</span> (!<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(regs, reg)) reg++;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(regs, reg, 0);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            reg_idx2 = force_user ? <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>, reg) : <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <span class="comment">// Load into temp reg if necessary</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <span class="keywordflow">if</span> (reg_idx2 == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> &amp;&amp; pc_temp)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                reg_idx2 = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="comment">// Actually load both registers from memory</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            *uop = <span class="keyword">new</span> MicroLdr2Uop(machInst, reg_idx1, reg_idx2,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                    copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <span class="keywordflow">if</span> (!writeback &amp;&amp; reg_idx2 == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                <span class="comment">// No writeback if idx==pc, set appropriate flags</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                (*uop)-&gt;setFlag(StaticInst::IsControl);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                    (*uop)-&gt;setFlag(StaticInst::IsCondControl);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                <span class="keywordflow">else</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                    (*uop)-&gt;setFlag(StaticInst::IsUncondControl);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">if</span> (up) addr += 8;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            <span class="keywordflow">else</span> addr -= 8;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            mem_ops -= 2;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            <span class="comment">// 32-bit memory operation</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <span class="comment">// Find register for operation</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <span class="keywordtype">unsigned</span> reg_idx;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <span class="keywordflow">while</span> (!<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(regs, reg)) reg++;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(regs, reg, 0);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            reg_idx = force_user ? <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>, reg) : <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                <span class="keywordflow">if</span> (writeback &amp;&amp; reg_idx == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                    <span class="comment">// If this instruction changes the PC and performs a</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                    <span class="comment">// writeback, ensure the pc load/branch is the last uop.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                    <span class="comment">// Load into a temp reg here.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                    *uop = <span class="keyword">new</span> MicroLdrUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                            copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg_idx == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> &amp;&amp; exception_ret) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                    <span class="comment">// Special handling for exception return</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                    *uop = <span class="keyword">new</span> MicroLdrRetUop(machInst, reg_idx,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                            copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                    <span class="comment">// standard single load uop</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                    *uop = <span class="keyword">new</span> MicroLdrUop(machInst, reg_idx,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                            copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                <span class="comment">// Loading pc as last operation?  Set appropriate flags.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                <span class="keywordflow">if</span> (!writeback &amp;&amp; reg_idx == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                    (*uop)-&gt;setFlag(StaticInst::IsControl);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                    (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                    <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                        (*uop)-&gt;setFlag(StaticInst::IsCondControl);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                        (*uop)-&gt;setFlag(StaticInst::IsUncondControl);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                *uop = <span class="keyword">new</span> MicroStrUop(machInst, reg_idx, rn, up, addr);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            <span class="keywordflow">if</span> (up) addr += 4;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            <span class="keywordflow">else</span> addr -= 4;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            --mem_ops;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="comment">// Load/store micro-op generated, go to next uop</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        ++uop;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">if</span> (writeback &amp;&amp; ones) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="comment">// Perform writeback uop operation</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">if</span> (up)</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            *uop++ = <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, ones * 4);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            *uop++ = <span class="keyword">new</span> MicroSubiUop(machInst, rn, rn, ones * 4);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="comment">// Write PC after address writeback?</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordflow">if</span> (pc_temp) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <span class="keywordflow">if</span> (exception_ret) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                *uop = <span class="keyword">new</span> MicroUopRegMovRet(machInst, 0, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                *uop = <span class="keyword">new</span> MicroUopRegMov(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            (*uop)-&gt;setFlag(StaticInst::IsControl);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                (*uop)-&gt;setFlag(StaticInst::IsCondControl);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                (*uop)-&gt;setFlag(StaticInst::IsUncondControl);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            <span class="keywordflow">if</span> (rn == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a>)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                (*uop)-&gt;setFlag(StaticInst::IsReturn);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            ++uop;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    --uop;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    (*uop)-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    microOps[0]-&gt;setFirstMicroop();</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">/* Take the control flags from the last microop for the macroop */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">if</span> ((*uop)-&gt;isControl())</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsControl);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">if</span> ((*uop)-&gt;isCondCtrl())</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsCondControl);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">if</span> ((*uop)-&gt;isUncondCtrl())</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsUncondControl);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> ((*uop)-&gt;isIndirectCtrl())</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsIndirectControl);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">if</span> ((*uop)-&gt;isReturn())</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsReturn);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = microOps; !(*uop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); uop++) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classArmISA_1_1PairMemOp.html#a75f3b2ae98c8b66693f22a405d06cb59">  242</a></span>&#160;<a class="code" href="classArmISA_1_1PairMemOp.html#a75f3b2ae98c8b66693f22a405d06cb59">PairMemOp::PairMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                     uint32_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>, <span class="keywordtype">bool</span> load, <span class="keywordtype">bool</span> noAlloc,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                     <span class="keywordtype">bool</span> signExt, <span class="keywordtype">bool</span> exclusive, <span class="keywordtype">bool</span> acrel,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                     int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">AddrMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                     <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rt2) :</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;{</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordtype">bool</span> post = (mode == <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53ae7e5781fde45dbab8d4f96a482a8fd18">AddrMd_PostIndex</a>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a> = (mode != <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">AddrMd_Offset</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="comment">// Use integer rounding to round up loads of size 4</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (post ? 0 : 1) + ((size + 4) / 8) + (writeback ? 1 : 0);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (post ? 0 : 1) + (size / 4) + (writeback ? 1 : 0);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    rn = <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>(rn);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">if</span> (!post) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        *uop++ = <span class="keyword">new</span> MicroAddXiSpAlignUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, rn,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                post ? 0 : imm);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">if</span> (fp) {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keywordflow">if</span> (size == 16) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, rt,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, rt2,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                        post ? rn : INTREG_UREG0, 16, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, rt,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, rt,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                        post ? rn : INTREG_UREG0, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, rt2,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                        post ? rn : INTREG_UREG0, 16, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, rt2,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                        post ? rn : INTREG_UREG0, 16, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size == 8) {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                *uop++ = <span class="keyword">new</span> MicroLdPairFp8Uop(machInst, rt, rt2,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrFpXImmUop(machInst, rt,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrFpXImmUop(machInst, rt2,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                        post ? rn : INTREG_UREG0, 8, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size == 4) {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                *uop++ = <span class="keyword">new</span> MicroLdrDFpXImmUop(machInst, rt, rt2,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrDFpXImmUop(machInst, rt, rt2,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keywordflow">if</span> (size == 8) {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                *uop++ = <span class="keyword">new</span> MicroLdPairUop(machInst, rt, rt2,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrXImmUop(machInst, rt, post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                        0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrXImmUop(machInst, rt2, post ? rn : INTREG_UREG0,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                        size, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size == 4) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                <span class="keywordflow">if</span> (signExt) {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                    *uop++ = <span class="keyword">new</span> MicroLdrDSXImmUop(machInst, rt, rt2,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                            post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                    *uop++ = <span class="keyword">new</span> MicroLdrDUXImmUop(machInst, rt, rt2,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                            post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                *uop++ = <span class="keyword">new</span> MicroStrDXImmUop(machInst, rt, rt2,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                        post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">if</span> (writeback) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        *uop++ = <span class="keyword">new</span> MicroAddXiUop(machInst, rn, post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                   post ? imm : 0);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    assert(uop == &amp;<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>]);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    (*--uop)-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            !(*curUop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); curUop++) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        (*curUop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemImmOp.html#ac4cf3230e151eb2ecc438c6c05ceb5e5">  347</a></span>&#160;<a class="code" href="classArmISA_1_1BigFpMemImmOp.html#ac4cf3230e151eb2ecc438c6c05ceb5e5">BigFpMemImmOp::BigFpMemImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                             OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 1 : 2;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        *uop = <span class="keyword">new</span> MicroLdFp16Uop(machInst, dest, base, imm);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        *uop = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, dest, base, imm);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        *++uop = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, dest, base, imm);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    (*uop)-&gt;setLastMicroop();</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemPostOp.html#a2ef40c5f2f6d09f255c84d32aa5d82ea">  368</a></span>&#160;<a class="code" href="classArmISA_1_1BigFpMemPostOp.html#a2ef40c5f2f6d09f255c84d32aa5d82ea">BigFpMemPostOp::BigFpMemPostOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                               OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 2 : 3;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, dest, base, 0);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        *uop++= <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, dest, base, 0);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, dest, base, 0);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    *uop = <span class="keyword">new</span> MicroAddXiUop(machInst, base, base, imm);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    (*uop)-&gt;setLastMicroop();</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            !(*curUop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); curUop++) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        (*curUop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemPreOp.html#a005fd71c38baa24f7ccc300ee8377920">  394</a></span>&#160;<a class="code" href="classArmISA_1_1BigFpMemPreOp.html#a005fd71c38baa24f7ccc300ee8377920">BigFpMemPreOp::BigFpMemPreOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                             OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;{</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 2 : 3;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, dest, base, imm);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        *uop++ = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, dest, base, imm);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, dest, base, imm);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    }</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    *uop = <span class="keyword">new</span> MicroAddXiUop(machInst, base, base, imm);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    (*uop)-&gt;setLastMicroop();</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            !(*curUop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); curUop++) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        (*curUop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    }</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemRegOp.html#a8b86239d34663fbed0aa78fe412e25d4">  420</a></span>&#160;<a class="code" href="classArmISA_1_1BigFpMemRegOp.html#a8b86239d34663fbed0aa78fe412e25d4">BigFpMemRegOp::BigFpMemRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                             OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                             <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 1 : 2;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        *uop = <span class="keyword">new</span> MicroLdFp16RegUop(machInst, dest, base,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                  offset, type, imm);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        *uop = <span class="keyword">new</span> MicroStrQBFpXRegUop(machInst, dest, base,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                       offset, type, imm);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        (*uop)-&gt;setDelayedCommit();</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        *++uop = <span class="keyword">new</span> MicroStrQTFpXRegUop(machInst, dest, base,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                         offset, type, imm);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    (*uop)-&gt;setLastMicroop();</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classArmISA_1_1BigFpMemLitOp.html#a0a288e94025e6272d6f55d3edaad53e3">  446</a></span>&#160;<a class="code" href="classArmISA_1_1BigFpMemLitOp.html#a0a288e94025e6272d6f55d3edaad53e3">BigFpMemLitOp::BigFpMemLitOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                             OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                             int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;{</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0] = <span class="keyword">new</span> MicroLdFp16LitUop(machInst, dest, imm);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;}</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">  459</a></span>&#160;<a class="code" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">VldMultOp::VldMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                     <span class="keywordtype">unsigned</span> elems, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size, uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>) :</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    assert(regs % elems == 0);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (regs &gt; 2) ? 2 : 1;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordtype">bool</span> wb = (rm != 15);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordtype">bool</span> deinterleave = (elems &gt; 1);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span> (deinterleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> rMid = deinterleave ? <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a> : vd * 2;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    uint32_t noAlign = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">switch</span> (regs) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid + 4, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 16, noAlign);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid + 4, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 16, noAlign);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="comment">// Unknown number of registers</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    }</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, regs * 8);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordflow">if</span> (deinterleave) {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <span class="keywordflow">switch</span> (elems) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;          <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            assert(regs == 4);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon8Uop&gt;(</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                    size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, rMid, inc * 2);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;          <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;            assert(regs == 3);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon6Uop&gt;(</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                    size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, rMid, inc * 2);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            assert(regs == 4 || regs == 2);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="keywordflow">if</span> (regs == 4) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                        size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, rMid, inc * 2);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                        size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2 + 2, rMid + 4, inc * 2);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                        size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, rMid, inc * 2);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;            <span class="comment">// Bad number of elements to deinterleave</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        }</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>());</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        assert(uopPtr);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    }</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">  554</a></span>&#160;<a class="code" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">VldSingleOp::VldSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                         OpClass __opClass, <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                         <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                         <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size, uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>,</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                         <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane) :</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;{</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    assert(regs % elems == 0);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordtype">unsigned</span> eBytes = (1 &lt;&lt; size);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordtype">unsigned</span> loadSize = eBytes * elems;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordtype">unsigned</span> loadRegs <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> =</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        (loadSize + <span class="keyword">sizeof</span>(uint32_t) - 1) / <span class="keyword">sizeof</span>(uint32_t);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    assert(loadRegs &gt; 0 &amp;&amp; loadRegs &lt;= 4);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordtype">bool</span> wb = (rm != 15);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ufp0 = <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">switch</span> (loadSize) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon1Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        <span class="keywordflow">if</span> (eBytes == 2) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon3Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <span class="keywordflow">switch</span> (eBytes) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;          <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="keywordflow">case</span> 6:</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon6Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        <span class="keywordflow">switch</span> (eBytes) {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon8Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;          <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon8Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon12Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon16Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="comment">// Unrecognized load size</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, loadSize);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        }</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">switch</span> (elems) {</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        assert(regs == 4);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to8Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to8Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;            }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to8Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to8Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;            }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon4to8Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon4to8Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;            }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;            <span class="comment">// Bad size</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        }</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        assert(regs == 3);</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to6Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to6Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;            }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to6Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to6Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;            }</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon4to6Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon4to6Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;            }</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;            <span class="comment">// Bad size</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        assert(regs == 2);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        assert(loadRegs &lt;= 2);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            }</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;            }</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;            <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, vd * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;            }</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            <span class="comment">// Bad size</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        assert(regs == 1 || (all &amp;&amp; regs == 2));</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        assert(loadRegs &lt;= 2);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> &lt; regs; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>++) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;            <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;              <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                        <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                            <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                        <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                            <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;              <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                        <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                            <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                        <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                            <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;                }</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;              <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                <span class="keywordflow">if</span> (all) {</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                        <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                            <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                        <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                            <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                <span class="comment">// Bad size</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;            }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        <span class="comment">// Bad number of elements to unpack</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    }</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>());</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        assert(uopPtr);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    }</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">  822</a></span>&#160;<a class="code" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">VstMultOp::VstMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, OpClass __opClass,</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                     <span class="keywordtype">unsigned</span> elems, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size, uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>) :</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;{</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    assert(regs % elems == 0);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (regs &gt; 2) ? 2 : 1;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="keywordtype">bool</span> wb = (rm != 15);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordtype">bool</span> interleave = (elems &gt; 1);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">if</span> (interleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    uint32_t noAlign = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> rMid = interleave ? <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a> : vd * 2;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">if</span> (interleave) {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <span class="keywordflow">switch</span> (elems) {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;          <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;            assert(regs == 4);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon8Uop&gt;(</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                    size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, vd * 2, inc * 2);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;          <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;            assert(regs == 3);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon6Uop&gt;(</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                    size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, vd * 2, inc * 2);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;            assert(regs == 4 || regs == 2);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;            <span class="keywordflow">if</span> (regs == 4) {</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                        size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, vd * 2, inc * 2);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                        size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid + 4, vd * 2 + 2, inc * 2);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                        size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, vd * 2, inc * 2);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;            }</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;            <span class="comment">// Bad number of elements to interleave</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        }</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">switch</span> (regs) {</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid + 4, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 16, noAlign);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid + 4, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 16, noAlign);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                size, <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        <span class="comment">// Unknown number of registers</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;        microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, regs * 8);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        }</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>());</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        assert(uopPtr);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    }</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;}</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">  917</a></span>&#160;<a class="code" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">VstSingleOp::VstSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                         OpClass __opClass, <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems,</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                         <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                         <span class="keywordtype">unsigned</span> <a class="code" href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">inc</a>, uint32_t size, uint32_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>,</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                         <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane) :</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;{</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    assert(!all);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    assert(regs % elems == 0);</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordtype">unsigned</span> eBytes = (1 &lt;&lt; size);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="keywordtype">unsigned</span> storeSize = eBytes * elems;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordtype">unsigned</span> storeRegs <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> =</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        (storeSize + <span class="keyword">sizeof</span>(uint32_t) - 1) / <span class="keyword">sizeof</span>(uint32_t);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    assert(storeRegs &gt; 0 &amp;&amp; storeRegs &lt;= 4);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="keywordtype">bool</span> wb = (rm != 15);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ufp0 = <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">switch</span> (elems) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        assert(regs == 4);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to4Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            <span class="comment">// Bad size</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        }</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        assert(regs == 3);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to4Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;            <span class="comment">// Bad size</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        }</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        assert(regs == 2);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        assert(storeRegs &lt;= 2);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, vd * 2, inc * 2, lane);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;            <span class="comment">// Bad size</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        }</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        assert(regs == 1 || (all &amp;&amp; regs == 2));</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;        assert(storeRegs &lt;= 2);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> &lt; regs; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>++) {</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;            <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;              <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;              <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;              <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                        <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                <span class="comment">// Bad size</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;            }</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        <span class="comment">// Bad number of elements to unpack</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    }</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordflow">switch</span> (storeSize) {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon1Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        <span class="keywordflow">if</span> (eBytes == 2) {</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon2Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon2Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        }</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon3Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        <span class="keywordflow">switch</span> (eBytes) {</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint8_t&gt;(</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;          <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        }</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;      <span class="keywordflow">case</span> 6:</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon6Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        <span class="keywordflow">switch</span> (eBytes) {</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon8Uop&lt;uint16_t&gt;(</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;          <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon8Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                    <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;        }</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon12Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;      <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon16Uop&lt;uint32_t&gt;(</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, ufp0, <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, 0, <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a>);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        <span class="comment">// Bad store size</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    }</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, storeSize);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        }</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>());</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        assert(uopPtr);</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;        uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    }</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;<a class="code" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a>();</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;}</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldMultOp64.html#adcbd2cf49b7f2aff154a8fc05f2ec82e"> 1120</a></span>&#160;<a class="code" href="classArmISA_1_1VldMultOp64.html#adcbd2cf49b7f2aff154a8fc05f2ec82e">VldMultOp64::VldMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                         OpClass __opClass, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd,</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                         <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize, uint8_t dataSize,</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                         uint8_t numStructElems, uint8_t numRegs, <span class="keywordtype">bool</span> wb) :</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;{</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> rnsp = (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordtype">int</span> totNumBytes = numRegs * dataSize / 8;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    assert(totNumBytes &lt;= 64);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="comment">// transferred at a time</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordtype">int</span> residuum = totNumBytes % 16;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="keywordflow">if</span> (residuum)</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;        ++numMemMicroops;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordtype">int</span> numMarshalMicroops = numRegs / 2 + (numRegs % 2 ? 1 : 0);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="keywordflow">for</span> (; i &lt; numMemMicroops - 1; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonLoad64(</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;            machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;            baseIsSP, 16 <span class="comment">/* accSize */</span>, eSize);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    }</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =  <span class="keyword">new</span> MicroNeonLoad64(</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="comment">// 64-bit general register OR as &#39;11111&#39; for an immediate value equal to</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        <span class="keywordflow">if</span> (rm != ((<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;                                                      <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                                   totNumBytes);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        }</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    }</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; numMarshalMicroops; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;        <span class="keywordflow">switch</span>(numRegs) {</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;            <span class="keywordflow">case</span> 1: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_1Reg(</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                        machInst, vd + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * i), vx, eSize, dataSize,</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                        numStructElems, 1, i <span class="comment">/* step */</span>);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;            <span class="keywordflow">case</span> 2: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_2Reg(</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                        machInst, vd + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * i), vx, eSize, dataSize,</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                        numStructElems, 2, i <span class="comment">/* step */</span>);</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;            <span class="keywordflow">case</span> 3: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_3Reg(</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;                        machInst, vd + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * i), vx, eSize, dataSize,</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;                        numStructElems, 3, i <span class="comment">/* step */</span>);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;            <span class="keywordflow">case</span> 4: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_4Reg(</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                        machInst, vd + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * i), vx, eSize, dataSize,</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                        numStructElems, 4, i <span class="comment">/* step */</span>);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;            <span class="keywordflow">default</span>: <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid number of registers&quot;</span>);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    }</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    }</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstMultOp64.html#a89e44c0b60f2b0530de4e329df0148cf"> 1205</a></span>&#160;<a class="code" href="classArmISA_1_1VstMultOp64.html#a89e44c0b60f2b0530de4e329df0148cf">VstMultOp64::VstMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;                         OpClass __opClass, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd,</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;                         <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a5e62493dc61acedcffe709d7293f6e2e">eSize</a>, uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a43f905a70fb35cc4661f866f8bef3fc9">dataSize</a>,</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                         uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">numStructElems</a>, uint8_t <a class="code" href="classArmISA_1_1VldMultOp64.html#a6f47d707ba3fc60bba63491bdbd7fcf7">numRegs</a>, <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">wb</a>) :</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;{</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> rnsp = (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordtype">int</span> totNumBytes = numRegs * dataSize / 8;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    assert(totNumBytes &lt;= 64);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="comment">// transferred at a time</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keywordtype">int</span> residuum = totNumBytes % 16;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">if</span> (residuum)</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        ++numMemMicroops;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordtype">int</span> numMarshalMicroops = totNumBytes &gt; 32 ? 2 : 1;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numMarshalMicroops; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;        <span class="keywordflow">switch</span> (numRegs) {</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;            <span class="keywordflow">case</span> 1: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_1Reg(</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;                        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                        numStructElems, 1, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;            <span class="keywordflow">case</span> 2: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_2Reg(</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                        numStructElems, 2, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;            <span class="keywordflow">case</span> 3: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_3Reg(</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                        numStructElems, 3, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;            <span class="keywordflow">case</span> 4: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_4Reg(</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;                        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                        numStructElems, 4, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;            <span class="keywordflow">default</span>: <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid number of registers&quot;</span>);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;        }</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    }</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="keywordflow">for</span> (; i &lt; numMemMicroops - 1; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;            machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;            baseIsSP, 16 <span class="comment">/* accSize */</span>, eSize);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    }</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;        residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="comment">// 64-bit general register OR as &#39;11111&#39; for an immediate value equal to</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;        <span class="keywordflow">if</span> (rm != ((<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                                                      <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                                   totNumBytes);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;        }</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    }</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; i++) {</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    }</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;}</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="classArmISA_1_1VldSingleOp64.html#a9ac5a67153c558161c6a0ab8e0a7b0b5"> 1290</a></span>&#160;<a class="code" href="classArmISA_1_1VldSingleOp64.html#a9ac5a67153c558161c6a0ab8e0a7b0b5">VldSingleOp64::VldSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                             OpClass __opClass, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd,</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;                             <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#af68b3cfc1df80bd3b15afc3652c1cfd0">eSize</a>, uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#a0b1293a2fddb32ffd8b420e8dbcd163d">dataSize</a>,</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                             uint8_t <a class="code" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">numStructElems</a>, uint8_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">wb</a>,</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                             <span class="keywordtype">bool</span> replicate) :</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    eSize(0), dataSize(0), numStructElems(0), index(0),</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    wb(false), replicate(false)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;{</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> rnsp = (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>);</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keywordtype">int</span> eSizeBytes = 1 &lt;&lt; <a class="code" href="classArmISA_1_1VldSingleOp64.html#ac4e596f44869d0efcda76385a565a215">eSize</a>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keywordtype">int</span> totNumBytes = numStructElems * eSizeBytes;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    assert(totNumBytes &lt;= 64);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="comment">// transferred at a time</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordtype">int</span> residuum = totNumBytes % 16;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordflow">if</span> (residuum)</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;        ++numMemMicroops;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="keywordtype">int</span> numMarshalMicroops = numStructElems / 2 + (numStructElems % 2 ? 1 : 0);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">for</span> (; i &lt; numMemMicroops - 1; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonLoad64(</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;            machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;            baseIsSP, 16 <span class="comment">/* accSize */</span>, eSize);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    }</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonLoad64(</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;        residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="comment">// 64-bit general register OR as &#39;11111&#39; for an immediate value equal to</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;        <span class="keywordflow">if</span> (rm != ((<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                                                      <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;                                                   totNumBytes);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;        }</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    }</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; numMarshalMicroops; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon64(</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;            machInst, vd + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * i), vx, eSize, dataSize,</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;            numStructElems, index, i <span class="comment">/* step */</span>, replicate);</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    }</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; i++) {</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    }</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;}</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="classArmISA_1_1VstSingleOp64.html#a5d1619691442fe4c4b7706a0904aa09d"> 1364</a></span>&#160;<a class="code" href="classArmISA_1_1VstSingleOp64.html#a5d1619691442fe4c4b7706a0904aa09d">VstSingleOp64::VstSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                             OpClass __opClass, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd,</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                             <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#ac4e596f44869d0efcda76385a565a215">eSize</a>, uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#a0f0a986b4b3b9d8e333d2e599dd14cb5">dataSize</a>,</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                             uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">numStructElems</a>, uint8_t <a class="code" href="classArmISA_1_1VldSingleOp64.html#a6f7c29a0baa88eaa5696c01e8fc531a4">index</a>, <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">wb</a>,</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;                             <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1VldSingleOp64.html#a80cd065d1ef832534faba7ce5e578ef2">replicate</a>) :</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass),</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    eSize(0), dataSize(0), numStructElems(0), index(0),</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    wb(false), replicate(false)</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;{</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> rnsp = (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordtype">int</span> eSizeBytes = 1 &lt;&lt; <a class="code" href="classArmISA_1_1VstSingleOp64.html#acd303ebe108653b39c958de3c3d4f239">eSize</a>;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="keywordtype">int</span> totNumBytes = numStructElems * eSizeBytes;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    assert(totNumBytes &lt;= 64);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="comment">// transferred at a time</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordtype">int</span> residuum = totNumBytes % 16;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="keywordflow">if</span> (residuum)</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;        ++numMemMicroops;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordtype">int</span> numMarshalMicroops = totNumBytes &gt; 32 ? 2 : 1;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordtype">unsigned</span> uopIdx = 0;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numMarshalMicroops; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon64(</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;            machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;            numStructElems, index, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>, replicate);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    }</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">for</span> (; i &lt; numMemMicroops - 1; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;            machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;            baseIsSP, 16 <span class="comment">/* accsize */</span>, eSize);</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    }</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;        machInst, vx + (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;        residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="comment">// 64-bit general register OR as &#39;11111&#39; for an immediate value equal to</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <span class="keywordflow">if</span> (wb) {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;        <span class="keywordflow">if</span> (rm != ((<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                                                      <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                                                   totNumBytes);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        }</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    }</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; i++) {</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;        <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    }</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911"> 1437</a></span>&#160;<a class="code" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">MacroVFPMemOp::MacroVFPMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                             OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>,</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                             <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> vd, <span class="keywordtype">bool</span> single, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>,</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                             <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, uint32_t <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) :</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a>(mnem, machInst, __opClass)</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;{</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <span class="comment">// The lowest order bit selects fldmx (set) or fldmd (clear). These seem</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <span class="comment">// to be functionally identical except that fldmx is deprecated. For now</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    <span class="comment">// we&#39;ll assume they&#39;re otherwise interchangable.</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a> = (single ? <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> : (offset / 2));</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keywordflow">if</span> (count == 0 || count &gt; <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>)</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Bad offset field for VFP load/store multiple.\n&quot;</span>);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">if</span> (count == 0) {</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;        <span class="comment">// Force there to be at least one microop so the macroop makes sense.</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;        writeback = <span class="keyword">true</span>;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    }</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="keywordflow">if</span> (count &gt; <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>)</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;        count = <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = count * (single ? 1 : 2) + (writeback ? 1 : 0);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    int64_t <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = 0;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <span class="keywordflow">if</span> (!up)</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        addr = 4 * <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <span class="keywordtype">bool</span> tempUp = <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++) {</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;        <span class="keywordflow">if</span> (load) {</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;            <span class="keywordflow">if</span> (single) {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrFpUop(machInst, vd++, rn,</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;                                                  tempUp, addr);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrDBFpUop(machInst, vd++, rn,</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                                                    tempUp, addr);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrDTFpUop(machInst, vd++, rn, tempUp,</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;                                                    addr + (up ? 4 : -4));</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;            }</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;            <span class="keywordflow">if</span> (single) {</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrFpUop(machInst, vd++, rn,</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                                                  tempUp, addr);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrDBFpUop(machInst, vd++, rn,</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                                                    tempUp, addr);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;                <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrDTFpUop(machInst, vd++, rn, tempUp,</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                                                    addr + (up ? 4 : -4));</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;            }</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;        }</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;        <span class="keywordflow">if</span> (!tempUp) {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;            addr -= (single ? 4 : 8);</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;            <span class="comment">// The microops don&#39;t handle negative displacement, so turn if we</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;            <span class="comment">// hit zero, flip polarity and start adding.</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;            <span class="keywordflow">if</span> (addr &lt;= 0) {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;                tempUp = <span class="keyword">true</span>;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;                addr = -<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;            }</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;            addr += (single ? 4 : 8);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        }</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    }</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="keywordflow">if</span> (writeback) {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        <span class="keywordflow">if</span> (up) {</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] =</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;                <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, 4 * offset);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;            <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] =</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;                <span class="keyword">new</span> MicroSubiUop(machInst, rn, rn, 4 * offset);</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;        }</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    }</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    assert(<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> == i);</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1]-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;            !(*curUop)-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>(); curUop++) {</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;        <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(curUop-&gt;get());</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;        assert(uopPtr);</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    }</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;}</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;std::string</div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmOp.html#ae7cf516c93a2baafd9c753e8d1daaadc"> 1524</a></span>&#160;<a class="code" href="classArmISA_1_1MicroIntImmOp.html#ae7cf516c93a2baafd9c753e8d1daaadc">MicroIntImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, ura);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urb);</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;}</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;std::string</div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntImmXOp.html#a1e56813f64d6e02be10f57c7a2cef88b"> 1537</a></span>&#160;<a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a1e56813f64d6e02be10f57c7a2cef88b">MicroIntImmXOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, ura);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urb);</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;}</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;std::string</div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroSetPCCPSR.html#a4fc34c98352add6b40cd2c76cca534b8"> 1550</a></span>&#160;<a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a4fc34c98352add6b40cd2c76cca534b8">MicroSetPCCPSR::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;[PC,CPSR]&quot;</span>;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;}</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;std::string</div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntRegXOp.html#ab9899e83e278e9098e6a94b44f8453ff"> 1559</a></span>&#160;<a class="code" href="classArmISA_1_1MicroIntRegXOp.html#ab9899e83e278e9098e6a94b44f8453ff">MicroIntRegXOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, ura);</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urb);</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a9eae0c7959ee41127dbe11a385251482">printExtendOperand</a>(<span class="keyword">false</span>, ss, (<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>)urc, <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, shiftAmt);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;}</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;std::string</div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntMov.html#a98f94085ccd8105618e9fef44d761d8e"> 1571</a></span>&#160;<a class="code" href="classArmISA_1_1MicroIntMov.html#a98f94085ccd8105618e9fef44d761d8e">MicroIntMov::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, ura);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urb);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;}</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;std::string</div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroIntOp.html#af3eb4339271fed03585a56ea687da10a"> 1582</a></span>&#160;<a class="code" href="classArmISA_1_1MicroIntOp.html#af3eb4339271fed03585a56ea687da10a">MicroIntOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, ura);</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urb);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urc);</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;}</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;std::string</div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemOp.html#af486047276cc263616a8e19c413227fe"> 1595</a></span>&#160;<a class="code" href="classArmISA_1_1MicroMemOp.html#af486047276cc263616a8e19c413227fe">MicroMemOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#aeb0d1dd7e03cc8ec982d7db8b28fcf94">isFloating</a>())</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a62d783ddb67b516bd0daf4e03ed9312b">printFloatReg</a>(ss, ura);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, ura);</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, [&quot;</span>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urb);</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;}</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;std::string</div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="classArmISA_1_1MicroMemPairOp.html#a95164a38e897f3c36bc236a4505c1d58"> 1612</a></span>&#160;<a class="code" href="classArmISA_1_1MicroMemPairOp.html#a95164a38e897f3c36bc236a4505c1d58">MicroMemPairOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, dest);</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, dest2);</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, [&quot;</span>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, urb);</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_a6f7c29a0baa88eaa5696c01e8fc531a4"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#a6f7c29a0baa88eaa5696c01e8fc531a4">ArmISA::VldSingleOp64::index</a></div><div class="ttdeci">uint8_t index</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00228">macromem.hh:228</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_a6f47d707ba3fc60bba63491bdbd7fcf7"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#a6f47d707ba3fc60bba63491bdbd7fcf7">ArmISA::VldMultOp64::numRegs</a></div><div class="ttdeci">uint8_t numRegs</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00204">macromem.hh:204</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af91dabb3b6fd9b8ed4e27d5bccaeb563"><div class="ttname"><a href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">ArmISA::makeSP</a></div><div class="ttdeci">static IntRegIndex makeSP(IntRegIndex reg)</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00501">intregs.hh:501</a></div></div>
<div class="ttc" id="classStaticInst_html_a27a61af9ef62cdaff0c1d1cfac8a3d45"><div class="ttname"><a href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">StaticInst::setDelayedCommit</a></div><div class="ttdeci">void setDelayedCommit()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00207">static_inst.hh:207</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemPairOp_html_a95164a38e897f3c36bc236a4505c1d58"><div class="ttname"><a href="classArmISA_1_1MicroMemPairOp.html#a95164a38e897f3c36bc236a4505c1d58">ArmISA::MicroMemPairOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01612">macromem.cc:1612</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a3101a9738abfd897f71c18065e636fd0"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">ArmISA::ArmStaticInst::printMnemonic</a></div><div class="ttdeci">void printMnemonic(std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, ConditionCode cond64=COND_UC) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">static_inst.cc:374</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntOp_html_af3eb4339271fed03585a56ea687da10a"><div class="ttname"><a href="classArmISA_1_1MicroIntOp.html#af3eb4339271fed03585a56ea687da10a">ArmISA::MicroIntOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01582">macromem.cc:1582</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemPostOp_html_a2ef40c5f2f6d09f255c84d32aa5d82ea"><div class="ttname"><a href="classArmISA_1_1BigFpMemPostOp.html#a2ef40c5f2f6d09f255c84d32aa5d82ea">ArmISA::BigFpMemPostOp::BigFpMemPostOp</a></div><div class="ttdeci">BigFpMemPostOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, bool load, IntRegIndex dest, IntRegIndex base, int64_t imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00368">macromem.cc:368</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a31087ac9a3b292028c4ad67325c10f42"><div class="ttname"><a href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">ArmISA::rt</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; rt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00125">types.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">ArmISA::COND_AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00079">ccregs.hh:79</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">ArmISA::INTREG_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00070">intregs.hh:70</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntMov_html_a98f94085ccd8105618e9fef44d761d8e"><div class="ttname"><a href="classArmISA_1_1MicroIntMov.html#a98f94085ccd8105618e9fef44d761d8e">ArmISA::MicroIntMov::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01571">macromem.cc:1571</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">ArmISA::INTREG_UREG1</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00116">intregs.hh:116</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a9eae0c7959ee41127dbe11a385251482"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a9eae0c7959ee41127dbe11a385251482">ArmISA::ArmStaticInst::printExtendOperand</a></div><div class="ttdeci">void printExtendOperand(bool firstOperand, std::ostream &amp;os, IntRegIndex rm, ArmExtendType type, int64_t shiftAmt) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00557">static_inst.cc:557</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_a5e62493dc61acedcffe709d7293f6e2e"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#a5e62493dc61acedcffe709d7293f6e2e">ArmISA::VldMultOp64::eSize</a></div><div class="ttdeci">uint8_t eSize</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00204">macromem.hh:204</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_a9ac5a67153c558161c6a0ab8e0a7b0b5"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#a9ac5a67153c558161c6a0ab8e0a7b0b5">ArmISA::VldSingleOp64::VldSingleOp64</a></div><div class="ttdeci">VldSingleOp64(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex rn, RegIndex vd, RegIndex rm, uint8_t eSize, uint8_t dataSize, uint8_t numStructElems, uint8_t index, bool wb, bool replicate=false)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01290">macromem.cc:1290</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntRegXOp_html_ab9899e83e278e9098e6a94b44f8453ff"><div class="ttname"><a href="classArmISA_1_1MicroIntRegXOp.html#ab9899e83e278e9098e6a94b44f8453ff">ArmISA::MicroIntRegXOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01559">macromem.cc:1559</a></div></div>
<div class="ttc" id="classArmISA_1_1VstSingleOp64_html_a5d1619691442fe4c4b7706a0904aa09d"><div class="ttname"><a href="classArmISA_1_1VstSingleOp64.html#a5d1619691442fe4c4b7706a0904aa09d">ArmISA::VstSingleOp64::VstSingleOp64</a></div><div class="ttdeci">VstSingleOp64(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex rn, RegIndex vd, RegIndex rm, uint8_t eSize, uint8_t dataSize, uint8_t numStructElems, uint8_t index, bool wb, bool replicate=false)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01364">macromem.cc:1364</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmXOp_html_a1e56813f64d6e02be10f57c7a2cef88b"><div class="ttname"><a href="classArmISA_1_1MicroIntImmXOp.html#a1e56813f64d6e02be10f57c7a2cef88b">ArmISA::MicroIntImmXOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01537">macromem.cc:1537</a></div></div>
<div class="ttc" id="classStaticInst_html_aeb0d1dd7e03cc8ec982d7db8b28fcf94"><div class="ttname"><a href="classStaticInst.html#aeb0d1dd7e03cc8ec982d7db8b28fcf94">StaticInst::isFloating</a></div><div class="ttdeci">bool isFloating() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00169">static_inst.hh:169</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html_ae79c96d751bb87470c088b0e372a7a53"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">ArmISA::PairMemOp::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00443">macromem.hh:443</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a"><div class="ttname"><a href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">ArmISA::UXTX</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00543">types.hh:543</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1MacroVFPMemOp_html_a97ca2b86879fff7f30520e597c908911"><div class="ttname"><a href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">ArmISA::MacroVFPMemOp::MacroVFPMemOp</a></div><div class="ttdeci">MacroVFPMemOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex rn, RegIndex vd, bool single, bool up, bool writeback, bool load, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01437">macromem.cc:1437</a></div></div>
<div class="ttc" id="namespaceArmISAInst_html"><div class="ttname"><a href="namespaceArmISAInst.html">ArmISAInst</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbb"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">ArmISA::TLB::ArmFlags</a></div><div class="ttdeci">ArmFlags</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00105">tlb.hh:105</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a19e4a68ca5c93c6136351d804b432b09"><div class="ttname"><a href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></div><div class="ttdeci">Bitfield&lt; 23, 0 &gt; offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00154">types.hh:154</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html_af68b3cfc1df80bd3b15afc3652c1cfd0"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html#af68b3cfc1df80bd3b15afc3652c1cfd0">ArmISA::VstMultOp64::eSize</a></div><div class="ttdeci">uint8_t eSize</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00216">macromem.hh:216</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html_ab4f71fd2b1f22e51e0ac793153bc3ca1"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html#ab4f71fd2b1f22e51e0ac793153bc3ca1">ArmISA::VstMultOp64::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00217">macromem.hh:217</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">ArmISA::COND_UC</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00080">ccregs.hh:80</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemLitOp_html_a0a288e94025e6272d6f55d3edaad53e3"><div class="ttname"><a href="classArmISA_1_1BigFpMemLitOp.html#a0a288e94025e6272d6f55d3edaad53e3">ArmISA::BigFpMemLitOp::BigFpMemLitOp</a></div><div class="ttdeci">BigFpMemLitOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex dest, int64_t imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00446">macromem.cc:446</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemPreOp_html_a005fd71c38baa24f7ccc300ee8377920"><div class="ttname"><a href="classArmISA_1_1BigFpMemPreOp.html#a005fd71c38baa24f7ccc300ee8377920">ArmISA::BigFpMemPreOp::BigFpMemPreOp</a></div><div class="ttdeci">BigFpMemPreOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, bool load, IntRegIndex dest, IntRegIndex base, int64_t imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00394">macromem.cc:394</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp_html_a58178d5efbb09d68f81914af015e3a8d"><div class="ttname"><a href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">ArmISA::VstMultOp::VstMultOp</a></div><div class="ttdeci">VstMultOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, unsigned width, RegIndex rn, RegIndex vd, unsigned regs, unsigned inc, uint32_t size, uint32_t align, RegIndex rm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00822">macromem.cc:822</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_adcbd2cf49b7f2aff154a8fc05f2ec82e"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#adcbd2cf49b7f2aff154a8fc05f2ec82e">ArmISA::VldMultOp64::VldMultOp64</a></div><div class="ttdeci">VldMultOp64(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex rn, RegIndex vd, RegIndex rm, uint8_t eSize, uint8_t dataSize, uint8_t numStructElems, uint8_t numRegs, bool wb)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01120">macromem.cc:1120</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a294787b82a4a15394e65702f8e8cde80"><div class="ttname"><a href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">ArmISA::number_of_ones</a></div><div class="ttdeci">static unsigned int number_of_ones(int32_t val)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00052">macromem.hh:52</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html_a7e53e22da563e874e0ef11eb4ef5dbbf"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">ArmISA::VstMultOp64::numStructElems</a></div><div class="ttdeci">uint8_t numStructElems</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00216">macromem.hh:216</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">ArmISA::INTREG_PC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00074">intregs.hh:74</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5cc244c12e01dc5f49d25a5c28c45b91"><div class="ttname"><a href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">ArmISA::rm</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; rm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00128">types.hh:128</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html_a75f3b2ae98c8b66693f22a405d06cb59"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html#a75f3b2ae98c8b66693f22a405d06cb59">ArmISA::PairMemOp::PairMemOp</a></div><div class="ttdeci">PairMemOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, uint32_t size, bool fp, bool load, bool noAlloc, bool signExt, bool exclusive, bool acrel, int64_t imm, AddrMode mode, IntRegIndex rn, IntRegIndex rt, IntRegIndex rt2)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00242">macromem.cc:242</a></div></div>
<div class="ttc" id="neon64__mem_8hh_html"><div class="ttname"><a href="neon64__mem_8hh.html">neon64_mem.hh</a></div><div class="ttdoc">Utility functions and datatypes used by AArch64 NEON memory instructions. </div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemImmOp_html_ac4cf3230e151eb2ecc438c6c05ceb5e5"><div class="ttname"><a href="classArmISA_1_1BigFpMemImmOp.html#ac4cf3230e151eb2ecc438c6c05ceb5e5">ArmISA::BigFpMemImmOp::BigFpMemImmOp</a></div><div class="ttdeci">BigFpMemImmOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, bool load, IntRegIndex dest, IntRegIndex base, int64_t imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00347">macromem.cc:347</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="inet_8hh_html_a1d127017fb298b889f4ba24752d08b8e"><div class="ttname"><a href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00333">inet.hh:333</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_a55aecadcf632501b3aa27a2c9a0a3a4f"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">ArmISA::VldMultOp64::numStructElems</a></div><div class="ttdeci">uint8_t numStructElems</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00204">macromem.hh:204</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_ac4e596f44869d0efcda76385a565a215"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#ac4e596f44869d0efcda76385a565a215">ArmISA::VldSingleOp64::eSize</a></div><div class="ttdeci">uint8_t eSize</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00228">macromem.hh:228</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="namespacesc__dt_html_aa9043fd24fd8a5cc2c4ac46cec2da4ea"><div class="ttname"><a href="namespacesc__dt.html#aa9043fd24fd8a5cc2c4ac46cec2da4ea">sc_dt::inc</a></div><div class="ttdeci">void inc(scfx_mant &amp;mant)</div><div class="ttdef"><b>Definition:</b> <a href="scfx__mant_8hh_source.html#l00309">scfx_mant.hh:309</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">ArmISA::INTREG_UREG0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00115">intregs.hh:115</a></div></div>
<div class="ttc" id="namespacesc__dt_html_aa8a2795f5850365931bf233ada09c94d"><div class="ttname"><a href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">sc_dt::align</a></div><div class="ttdeci">void align(const scfx_rep &amp;lhs, const scfx_rep &amp;rhs, int &amp;new_wp, int &amp;len_mant, scfx_mant_ref &amp;lhs_mant, scfx_mant_ref &amp;rhs_mant)</div><div class="ttdef"><b>Definition:</b> <a href="scfx__rep_8cc_source.html#l02051">scfx_rep.cc:2051</a></div></div>
<div class="ttc" id="classArmISA_1_1PredOp_html_a778983f9b03ee29ef358303a41530fb6"><div class="ttname"><a href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">ArmISA::PredOp::condCode</a></div><div class="ttdeci">ConditionCode condCode</div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00215">pred_inst.hh:215</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a30dba2ad0c639652769dd990b20f6350"><div class="ttname"><a href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a></div><div class="ttdeci">void replaceBits(T &amp;val, int first, int last, B bit_val)</div><div class="ttdoc">A convenience function to replace bits first to last of val with bit_val in place. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00157">bitfield.hh:157</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a1993c6b7b90b1ca29ecb3159bd0acd7d"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">ArmISA::ArmStaticInst::printIntReg</a></div><div class="ttdeci">void printIntReg(std::ostream &amp;os, RegIndex reg_idx, uint8_t opWidth=0) const</div><div class="ttdoc">Print a register name for disassembly given the unique dependence tag number (FP or int)...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">static_inst.cc:296</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae0fcbaa83545f8509301d6dee28c0775"><div class="ttname"><a href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">ArmISA::rn</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; rn</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00123">types.hh:123</a></div></div>
<div class="ttc" id="classArmISA_1_1VstSingleOp64_html_acd303ebe108653b39c958de3c3d4f239"><div class="ttname"><a href="classArmISA_1_1VstSingleOp64.html#acd303ebe108653b39c958de3c3d4f239">ArmISA::VstSingleOp64::eSize</a></div><div class="ttdeci">uint8_t eSize</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00240">macromem.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1PredMacroOp_html_ad5cc40dfb0fdad5e6e5f4429f9b0d4f1"><div class="ttname"><a href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">ArmISA::PredMacroOp::numMicroops</a></div><div class="ttdeci">uint32_t numMicroops</div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00341">pred_inst.hh:341</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277"><div class="ttname"><a href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00532">types.hh:532</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp_html_aa48994069208f66ecd72e3922c598c9d"><div class="ttname"><a href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">ArmISA::VldMultOp::VldMultOp</a></div><div class="ttdeci">VldMultOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, unsigned elems, RegIndex rn, RegIndex vd, unsigned regs, unsigned inc, uint32_t size, uint32_t align, RegIndex rm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00459">macromem.cc:459</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab1b18e0fb80cdb5c2246e2ebcfb325db"><div class="ttname"><a href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00059">miscregs_types.hh:59</a></div></div>
<div class="ttc" id="classStaticInst_html_a9771db2f6db4038da8b8e4535f685da3"><div class="ttname"><a href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">StaticInst::setFirstMicroop</a></div><div class="ttdeci">void setFirstMicroop()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00205">static_inst.hh:205</a></div></div>
<div class="ttc" id="macromem_8hh_html"><div class="ttname"><a href="macromem_8hh.html">macromem.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_ab03b4743187b4db857c1ead463c01b50"><div class="ttname"><a href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">StaticInst::setLastMicroop</a></div><div class="ttdeci">void setLastMicroop()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00206">static_inst.hh:206</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6fcf5d70f200e4511a440bf788ea99e8"><div class="ttname"><a href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">ArmISA::imm</a></div><div class="ttdeci">Bitfield&lt; 7, 0 &gt; imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_a43f905a70fb35cc4661f866f8bef3fc9"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#a43f905a70fb35cc4661f866f8bef3fc9">ArmISA::VldMultOp64::dataSize</a></div><div class="ttdeci">uint8_t dataSize</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00204">macromem.hh:204</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html_a89e44c0b60f2b0530de4e329df0148cf"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html#a89e44c0b60f2b0530de4e329df0148cf">ArmISA::VstMultOp64::VstMultOp64</a></div><div class="ttdeci">VstMultOp64(const char *mnem, ExtMachInst machInst, OpClass __opClass, RegIndex rn, RegIndex vd, RegIndex rm, uint8_t eSize, uint8_t dataSize, uint8_t numStructElems, uint8_t numRegs, bool wb)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01205">macromem.cc:1205</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html_ae79c96d751bb87470c088b0e372a7a53ae7e5781fde45dbab8d4f96a482a8fd18"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53ae7e5781fde45dbab8d4f96a482a8fd18">ArmISA::PairMemOp::AddrMd_PostIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00446">macromem.hh:446</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a31a577e5d458b463ab6c796507845dc0"><div class="ttname"><a href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">ArmISA::writeback</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; writeback</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00136">types.hh:136</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp_html_a7c49692320e4e23c0efc7c4ca5141888"><div class="ttname"><a href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">ArmISA::VldSingleOp::VldSingleOp</a></div><div class="ttdeci">VldSingleOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, bool all, unsigned elems, RegIndex rn, RegIndex vd, unsigned regs, unsigned inc, uint32_t size, uint32_t align, RegIndex rm, unsigned lane)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00554">macromem.cc:554</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac843bf7761bca8cf5315375942a0c25b"><div class="ttname"><a href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">ArmISA::j</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; j</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00057">miscregs_types.hh:57</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_a80cd065d1ef832534faba7ce5e578ef2"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#a80cd065d1ef832534faba7ce5e578ef2">ArmISA::VldSingleOp64::replicate</a></div><div class="ttdeci">bool replicate</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00229">macromem.hh:229</a></div></div>
<div class="ttc" id="classArmISA_1_1VstSingleOp_html_a40b5c06049a0add73c10b8095f85a364"><div class="ttname"><a href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">ArmISA::VstSingleOp::VstSingleOp</a></div><div class="ttdeci">VstSingleOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, bool all, unsigned elems, RegIndex rn, RegIndex vd, unsigned regs, unsigned inc, uint32_t size, uint32_t align, RegIndex rm, unsigned lane)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00917">macromem.cc:917</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ada1c544cde4504a8678c1ef37e06e4c3"><div class="ttname"><a href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">ArmISA::up</a></div><div class="ttdeci">Bitfield&lt; 23 &gt; up</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00134">types.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_aebbfc24cec9300b651609ab5255239b0"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#aebbfc24cec9300b651609ab5255239b0">ArmISA::VldSingleOp64::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00229">macromem.hh:229</a></div></div>
<div class="ttc" id="classArmISA_1_1PredMacroOp_html"><div class="ttname"><a href="classArmISA_1_1PredMacroOp.html">ArmISA::PredMacroOp</a></div><div class="ttdoc">Base class for predicated macro-operations. </div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00337">pred_inst.hh:337</a></div></div>
<div class="ttc" id="classArmISA_1_1PairMemOp_html_ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a"><div class="ttname"><a href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">ArmISA::PairMemOp::AddrMd_Offset</a></div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00444">macromem.hh:444</a></div></div>
<div class="ttc" id="classArmISA_1_1VldMultOp64_html_a77116cde271a023cd7d7fe502e929587"><div class="ttname"><a href="classArmISA_1_1VldMultOp64.html#a77116cde271a023cd7d7fe502e929587">ArmISA::VldMultOp64::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00205">macromem.hh:205</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a6d6382126f5d2dee97f543eb6b9aba64"><div class="ttname"><a href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">PowerISA::vx</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; vx</div><div class="ttdef"><b>Definition:</b> <a href="power_2miscregs_8hh_source.html#l00065">miscregs.hh:65</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroOp_html"><div class="ttname"><a href="classArmISA_1_1MicroOp.html">ArmISA::MicroOp</a></div><div class="ttdoc">Base class for Memory microops. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00066">macromem.hh:66</a></div></div>
<div class="ttc" id="namespaceAlphaISA_1_1Kernel_html_ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d"><div class="ttname"><a href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">AlphaISA::Kernel::user</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2kernel__stats_8hh_source.html#l00048">kernel_stats.hh:48</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aae26e57c88e6b2f9dd23dc9452774feb"><div class="ttname"><a href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">ArmISA::NumFloatV8ArchRegs</a></div><div class="ttdeci">const int NumFloatV8ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00085">registers.hh:85</a></div></div>
<div class="ttc" id="classStaticInst_html_a205d6010bb036595158670f63ccfd4a6"><div class="ttname"><a href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">StaticInst::setFlag</a></div><div class="ttdeci">void setFlag(Flags f)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00208">static_inst.hh:208</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">ArmISA::TLB::MustBeOne</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00121">tlb.hh:121</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroMemOp_html_af486047276cc263616a8e19c413227fe"><div class="ttname"><a href="classArmISA_1_1MicroMemOp.html#af486047276cc263616a8e19c413227fe">ArmISA::MicroMemOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01595">macromem.cc:1595</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">ArmISA::TLB::AllowUnaligned</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00115">tlb.hh:115</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae824a80e2dd6fde2404cbc0a23624e85"><div class="ttname"><a href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmISA::ArmExtendType</a></div><div class="ttdeci">ArmExtendType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00539">types.hh:539</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">ArmISA::INTREG_X31</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00160">intregs.hh:160</a></div></div>
<div class="ttc" id="classArmISA_1_1VstMultOp64_html_a0b1293a2fddb32ffd8b420e8dbcd163d"><div class="ttname"><a href="classArmISA_1_1VstMultOp64.html#a0b1293a2fddb32ffd8b420e8dbcd163d">ArmISA::VstMultOp64::dataSize</a></div><div class="ttdeci">uint8_t dataSize</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00216">macromem.hh:216</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a62d783ddb67b516bd0daf4e03ed9312b"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a62d783ddb67b516bd0daf4e03ed9312b">ArmISA::ArmStaticInst::printFloatReg</a></div><div class="ttdeci">void printFloatReg(std::ostream &amp;os, RegIndex reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00342">static_inst.cc:342</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="classArmISA_1_1BigFpMemRegOp_html_a8b86239d34663fbed0aa78fe412e25d4"><div class="ttname"><a href="classArmISA_1_1BigFpMemRegOp.html#a8b86239d34663fbed0aa78fe412e25d4">ArmISA::BigFpMemRegOp::BigFpMemRegOp</a></div><div class="ttdeci">BigFpMemRegOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, bool load, IntRegIndex dest, IntRegIndex base, IntRegIndex offset, ArmExtendType type, int64_t imm)</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l00420">macromem.cc:420</a></div></div>
<div class="ttc" id="classArmISA_1_1PredMacroOp_html_abe22af43155c76d94242df48ebe5a2ed"><div class="ttname"><a href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">ArmISA::PredMacroOp::microOps</a></div><div class="ttdeci">StaticInstPtr * microOps</div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00342">pred_inst.hh:342</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a83caf036b07c97d2eba6a475430ceeb7"><div class="ttname"><a href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">ArmISA::isSP</a></div><div class="ttdeci">static bool isSP(IntRegIndex reg)</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00517">intregs.hh:517</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_ae2c305afadf46ef850874d9ff2595433"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">ArmISA::VldSingleOp64::numStructElems</a></div><div class="ttdeci">uint8_t numStructElems</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00228">macromem.hh:228</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a4a522b8848c4afad8c6404708a44a05f"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a></div><div class="ttdeci">static const int NumArgumentRegs M5_VAR_USED</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00084">process.cc:84</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceContextSwitchTaskId_html_ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc"><div class="ttname"><a href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">ContextSwitchTaskId::Unknown</a></div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00077">request.hh:77</a></div></div>
<div class="ttc" id="classRefCountingPtr_html_a6ba1e6ea7f4c729f327cd72d2b39d7a3"><div class="ttname"><a href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">RefCountingPtr::get</a></div><div class="ttdeci">T * get() const</div><div class="ttdoc">Directly access the pointer itself without taking a reference. </div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00221">refcnt.hh:221</a></div></div>
<div class="ttc" id="classRefCounted_html_ae232708cf06eb0428f653f7da4a10278"><div class="ttname"><a href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">RefCounted::count</a></div><div class="ttdeci">int count</div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00066">refcnt.hh:66</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroIntImmOp_html_ae7cf516c93a2baafd9c753e8d1daaadc"><div class="ttname"><a href="classArmISA_1_1MicroIntImmOp.html#ae7cf516c93a2baafd9c753e8d1daaadc">ArmISA::MicroIntImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01524">macromem.cc:1524</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae0b6544f6aae9f75f1a985b3c947100a"><div class="ttname"><a href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">ArmISA::intRegInMode</a></div><div class="ttdeci">static int intRegInMode(OperatingMode mode, int reg)</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00464">intregs.hh:464</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a89b232bddc21cd1c382ba6987b0875b8"><div class="ttname"><a href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">ArmISA::NumFloatV7ArchRegs</a></div><div class="ttdeci">const int NumFloatV7ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00084">registers.hh:84</a></div></div>
<div class="ttc" id="classArmISA_1_1VldSingleOp64_html_a0f0a986b4b3b9d8e333d2e599dd14cb5"><div class="ttname"><a href="classArmISA_1_1VldSingleOp64.html#a0f0a986b4b3b9d8e333d2e599dd14cb5">ArmISA::VldSingleOp64::dataSize</a></div><div class="ttdeci">uint8_t dataSize</div><div class="ttdef"><b>Definition:</b> <a href="macromem_8hh_source.html#l00228">macromem.hh:228</a></div></div>
<div class="ttc" id="classStaticInst_html_a18e7b6deb3d16ae3a8a807422c937a55"><div class="ttname"><a href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">StaticInst::isLastMicroop</a></div><div class="ttdeci">bool isLastMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00199">static_inst.hh:199</a></div></div>
<div class="ttc" id="classArmISA_1_1MicroSetPCCPSR_html_a4fc34c98352add6b40cd2c76cca534b8"><div class="ttname"><a href="classArmISA_1_1MicroSetPCCPSR.html#a4fc34c98352add6b40cd2c76cca534b8">ArmISA::MicroSetPCCPSR::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="macromem_8cc_source.html#l01550">macromem.cc:1550</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
