__design_bin_path=C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/Seven_seg_verilog/simulation/questa
opt_data_elab=C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/Seven_seg_verilog/simulation/questa/rtl_work/@_opt
