

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
442c9f2c3b9cccada29ef6144321737b  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda_short/main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp > _cuobjdump_complete_output_bkSk5X"
Parsing file _cuobjdump_complete_output_bkSk5X
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=src/cuda_short/cuenergy_pre8_coalesce.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7cenergyifPf : hostFun 0x0x401da8, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0xfb00 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z7cenergyifPf" from 0xfb00 to 0xfb04 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "atominfo" from 0xfb80 to 0x1f580 (global memory space) 3
GPGPU-Sim PTX: moving "atominfo" from 0xfb80 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z7cenergyifPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cenergyifPf'...
GPGPU-Sim PTX: reconvergence points for _Z7cenergyifPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:4057) @$p0.ne bra l0x00000118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (_2.ptx:4084) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cenergyifPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cenergyifPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6KItom"
Running: cat _ptx_6KItom | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rCiEHK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rCiEHK --output-file  /dev/null 2> _ptx_6KItominfo"
GPGPU-Sim PTX: Kernel '_Z7cenergyifPf' : regs=15, lmem=0, smem=0, cmem=64048
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6KItom _ptx2_rCiEHK _ptx_6KItominfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161a0; deviceAddress = atominfo; deviceName = atominfo
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64000 bytes
GPGPU-Sim PTX registering constant atominfo (64000 bytes) to name mapping
CUDA accelerated coulombic potential microbenchmark
Original version by John E. Stone <johns@ks.uiuc.edu>
This version maintained by Chris Rodrigues
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 3200 bytes  to  symbol atominfo+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x401da8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7cenergyifPf' to stream 0, gridDim= (8,48,1) blockDim = (24,8,1) 
kernel '_Z7cenergyifPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs cta_limit
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:15 initialized @(16,0)
GPGPU-Sim PTX: WARNING (_2.ptx:4049) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 13 finished CTA #4 (57576,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(57577,0)
GPGPU-Sim uArch: Shader 9 finished CTA #10 (57630,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(57631,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58036,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58037,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (58278,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(58279,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (58362,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(58363,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (58634,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(58635,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59283,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59284,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (59533,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(59534,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (59706,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(59707,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59826,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59827,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (60087,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(60088,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (60153,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(60154,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (60447,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(60448,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (61914,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(61915,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (98866,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(98867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (98989,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(98990,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (100501,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(100502,0)
GPGPU-Sim uArch: Shader 8 finished CTA #10 (100552,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(100553,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (100806,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(100807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (101176,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(101177,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (101529,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(101530,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (101943,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(101944,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (102209,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(102210,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (102748,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(102749,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (102922,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(102923,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (103574,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(103575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (113350,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(113351,0)
GPGPU-Sim uArch: Shader 10 finished CTA #10 (117528,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(117529,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (138763,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(138764,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (138824,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(138825,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (139147,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(139148,0)
GPGPU-Sim uArch: Shader 10 finished CTA #11 (139454,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(139455,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (140953,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(140954,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (141046,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(141047,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (141238,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(141239,0)
GPGPU-Sim uArch: Shader 4 finished CTA #10 (141443,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(141444,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (142399,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(142400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (142439,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(142440,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (142610,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(142611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (143446,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(143447,0)
GPGPU-Sim uArch: Shader 11 finished CTA #10 (144973,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(144974,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (157270,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(157271,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (177961,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(177962,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (179346,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(179347,0)
GPGPU-Sim uArch: Shader 0 finished CTA #10 (180000,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(180001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (180107,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(180108,0)
GPGPU-Sim uArch: Shader 8 finished CTA #11 (180174,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(180175,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (180207,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(180208,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (180346,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(180347,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (181239,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(181240,0)
GPGPU-Sim uArch: Shader 4 finished CTA #11 (181639,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(181640,0)
GPGPU-Sim uArch: Shader 11 finished CTA #11 (183495,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(183496,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (184624,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(184625,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (193611,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(193612,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (195934,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(195935,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (198823,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(198824,0)
GPGPU-Sim uArch: Shader 10 finished CTA #12 (216265,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(216266,0)
GPGPU-Sim uArch: Shader 0 finished CTA #11 (217268,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(217269,0)
GPGPU-Sim uArch: Shader 4 finished CTA #12 (218613,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(218614,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (218934,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(218935,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (219085,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(219086,0)
GPGPU-Sim uArch: Shader 9 finished CTA #12 (219436,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(219437,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (220389,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(220390,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (220586,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(220587,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (222320,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(222321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #12 (222368,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(222369,0)
GPGPU-Sim uArch: Shader 12 finished CTA #11 (222759,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(222760,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (224120,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(224121,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (235986,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(235987,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (236291,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(236292,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (255506,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(255507,0)
GPGPU-Sim uArch: Shader 8 finished CTA #12 (256082,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(256083,0)
GPGPU-Sim uArch: Shader 0 finished CTA #12 (256644,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(256645,0)
GPGPU-Sim uArch: Shader 12 finished CTA #12 (257748,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(257749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #10 (257950,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(257951,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (259330,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(259331,0)
GPGPU-Sim uArch: Shader 13 finished CTA #11 (260070,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(260071,0)
GPGPU-Sim uArch: Shader 1 finished CTA #11 (260782,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(260783,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (267884,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(267885,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (268856,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(268857,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (269223,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(269224,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (269463,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(269464,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (271156,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(271157,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (272396,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(272397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #13 (280625,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(280626,0)
GPGPU-Sim uArch: Shader 7 finished CTA #12 (281153,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(281154,0)
GPGPU-Sim uArch: Shader 11 finished CTA #13 (281715,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(281716,0)
GPGPU-Sim uArch: Shader 5 finished CTA #11 (281811,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(281812,0)
GPGPU-Sim uArch: Shader 9 finished CTA #13 (283146,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(283147,0)
GPGPU-Sim uArch: Shader 10 finished CTA #13 (283530,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(283531,0)
GPGPU-Sim uArch: Shader 13 finished CTA #12 (285604,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(285605,0)
GPGPU-Sim uArch: Shader 1 finished CTA #12 (286206,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(286207,0)
GPGPU-Sim uArch: Shader 12 finished CTA #13 (286252,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(286253,0)
GPGPU-Sim uArch: Shader 2 finished CTA #11 (286268,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(286269,0)
GPGPU-Sim uArch: Shader 0 finished CTA #13 (287141,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(287142,0)
GPGPU-Sim uArch: Shader 6 finished CTA #12 (292255,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(292256,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (292629,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(292630,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (292939,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(292940,0)
GPGPU-Sim uArch: Shader 8 finished CTA #13 (294084,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(294085,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (295776,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(295777,0)
GPGPU-Sim uArch: Shader 3 finished CTA #11 (298260,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(298261,0)
GPGPU-Sim uArch: Shader 1 finished CTA #13 (305231,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:13 initialized @(305232,0)
GPGPU-Sim uArch: Shader 2 finished CTA #12 (305578,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(305579,0)
GPGPU-Sim uArch: Shader 13 finished CTA #13 (305586,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:13 initialized @(305587,0)
GPGPU-Sim uArch: Shader 0 finished CTA #14 (310297,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:14 initialized @(310298,0)
GPGPU-Sim uArch: Shader 10 finished CTA #14 (311358,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:14 initialized @(311359,0)
GPGPU-Sim uArch: Shader 12 finished CTA #14 (311565,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:14 initialized @(311566,0)
GPGPU-Sim uArch: Shader 9 finished CTA #14 (313583,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:14 initialized @(313584,0)
GPGPU-Sim uArch: Shader 11 finished CTA #14 (314363,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:14 initialized @(314364,0)
GPGPU-Sim uArch: Shader 4 finished CTA #14 (314877,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:14 initialized @(314878,0)
GPGPU-Sim uArch: Shader 7 finished CTA #13 (316516,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(316517,0)
GPGPU-Sim uArch: Shader 5 finished CTA #12 (316974,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(316975,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (317047,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(317048,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (317256,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(317257,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (317816,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(317817,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (318491,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(318492,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (319220,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(319221,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (319564,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(319565,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (320602,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(320603,0)
GPGPU-Sim uArch: Shader 2 finished CTA #13 (321181,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(321182,0)
GPGPU-Sim uArch: Shader 3 finished CTA #12 (321599,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(321600,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (321766,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(321767,0)
GPGPU-Sim uArch: Shader 1 finished CTA #14 (322549,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:14 initialized @(322550,0)
GPGPU-Sim uArch: Shader 13 finished CTA #14 (322875,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:14 initialized @(322876,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (330706,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(330707,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (331407,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(331408,0)
GPGPU-Sim uArch: Shader 5 finished CTA #13 (336043,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(336044,0)
GPGPU-Sim uArch: Shader 2 finished CTA #14 (341591,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:14 initialized @(341592,0)
GPGPU-Sim uArch: Shader 8 finished CTA #14 (342084,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:14 initialized @(342085,0)
GPGPU-Sim uArch: Shader 3 finished CTA #13 (342399,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(342400,0)
GPGPU-Sim uArch: Shader 6 finished CTA #13 (345870,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:13 initialized @(345871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #15 (347583,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:15 initialized @(347584,0)
GPGPU-Sim uArch: Shader 13 finished CTA #15 (348988,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:15 initialized @(348989,0)
GPGPU-Sim uArch: Shader 1 finished CTA #15 (349345,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:15 initialized @(349346,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (350584,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(350585,0)
GPGPU-Sim uArch: Shader 9 finished CTA #15 (350628,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:15 initialized @(350629,0)
GPGPU-Sim uArch: Shader 7 finished CTA #14 (350792,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:14 initialized @(350793,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (351319,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(351320,0)
GPGPU-Sim uArch: Shader 12 finished CTA #15 (352048,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:15 initialized @(352049,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (352099,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(352100,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (352235,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(352236,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (352505,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(352506,0)
GPGPU-Sim uArch: Shader 10 finished CTA #15 (352646,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:15 initialized @(352647,0)
GPGPU-Sim uArch: Shader 4 finished CTA #15 (353188,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:15 initialized @(353189,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (353431,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(353432,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (353550,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(353551,0)
GPGPU-Sim uArch: Shader 11 finished CTA #15 (353625,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:15 initialized @(353626,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (358106,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(358107,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (358306,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(358307,0)
GPGPU-Sim uArch: Shader 6 finished CTA #14 (359032,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:14 initialized @(359033,0)
GPGPU-Sim uArch: Shader 2 finished CTA #15 (361046,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:15 initialized @(361047,0)
GPGPU-Sim uArch: Shader 3 finished CTA #14 (362454,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:14 initialized @(362455,0)
GPGPU-Sim uArch: Shader 5 finished CTA #14 (362850,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:14 initialized @(362851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #15 (374121,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:15 initialized @(374122,0)
GPGPU-Sim uArch: Shader 6 finished CTA #15 (374268,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:15 initialized @(374269,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (377560,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(377561,0)
GPGPU-Sim uArch: Shader 3 finished CTA #15 (379593,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:15 initialized @(379594,0)
GPGPU-Sim uArch: Shader 7 finished CTA #15 (380904,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:15 initialized @(380905,0)
GPGPU-Sim uArch: Shader 5 finished CTA #15 (381954,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:15 initialized @(381955,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (385555,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(385556,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (387607,0), 15 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (389145,0), 15 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (389149,0), 15 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (389349,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (389697,0), 15 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (390410,0), 15 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (391167,0), 15 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (391516,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (394073,0), 14 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (394503,0), 14 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (395180,0), 14 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (398030,0), 15 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (399678,0), 14 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (399788,0), 14 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (400145,0), 14 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (400149,0), 15 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (400783,0), 14 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (401074,0), 14 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (401698,0), 15 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #10 (401861,0), 15 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (403276,0), 15 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (403732,0), 15 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (410770,0), 14 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (411306,0), 13 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (413981,0), 13 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (413994,0), 13 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (414348,0), 13 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (414565,0), 14 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (414589,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #11 (415805,0), 13 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (415847,0), 13 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #11 (416072,0), 13 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (416434,0), 14 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (418725,0), 14 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (419685,0), 14 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (419891,0), 12 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (421012,0), 12 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (421247,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #12 (421909,0), 12 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #12 (422213,0), 12 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #12 (422872,0), 12 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #12 (422922,0), 12 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (424742,0), 14 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (425244,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (426048,0), 13 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #10 (426368,0), 13 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (426509,0), 11 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (427123,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (427594,0), 11 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (428675,0), 13 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (429584,0), 13 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (430676,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #10 (431492,0), 11 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #10 (432313,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (432483,0), 11 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #10 (433411,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #10 (434098,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (435329,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (437379,0), 13 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #11 (439561,0), 12 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #10 (440171,0), 12 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #10 (441412,0), 10 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (441757,0), 12 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #10 (442167,0), 10 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (442202,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #10 (443948,0), 12 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #13 (444606,0), 10 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #13 (444617,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #13 (444713,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #13 (444940,0), 10 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #11 (445257,0), 12 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #12 (445951,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #13 (446017,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #11 (446373,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (446749,0), 11 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #11 (446808,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (448241,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #10 (448431,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #11 (448793,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (448820,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #11 (448862,0), 11 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #11 (450002,0), 11 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #11 (450170,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #11 (450230,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #12 (451242,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #10 (453525,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #12 (454941,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (456062,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (456432,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (456731,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (456739,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #12 (457771,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #12 (457781,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (458219,0), 10 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #10 (458930,0), 10 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #11 (459076,0), 10 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #11 (459347,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #12 (460752,0), 10 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #12 (460808,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #13 (464359,0), 10 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #12 (465539,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #13 (466418,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #13 (467643,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #13 (467786,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #14 (467858,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #14 (468052,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #14 (468247,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #14 (468647,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #11 (469071,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #13 (469258,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #14 (469416,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #12 (469539,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (471325,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (471990,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (477710,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (478653,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (478977,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #13 (479270,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (479333,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #12 (479816,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #14 (480015,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (480191,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (480295,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #14 (480424,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (480432,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #14 (480495,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (480549,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (482542,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #15 (486378,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #14 (487162,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #13 (487626,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #15 (487938,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #15 (488303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (488352,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #15 (488561,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #15 (489219,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #14 (489328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #15 (489395,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #13 (489736,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #15 (489939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #15 (490051,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (490650,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #13 (492451,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (492668,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (494883,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #14 (494919,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #15 (495145,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (497459,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (497888,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (498077,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (498530,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (500114,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (500127,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (500901,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (501720,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (502697,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (503340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (503562,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (503645,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (503819,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (504252,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (505746,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #14 (507582,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #15 (507687,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #14 (508382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #14 (509678,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (509850,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (510250,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (510280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (512022,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (512029,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (513111,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (513729,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (513898,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (514026,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (514074,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (514189,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (514876,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (515916,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #15 (516284,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #15 (516624,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #15 (517393,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #15 (517463,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (519858,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (519858,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (520026,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (520035,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (520114,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (520185,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (520201,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (520284,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (520780,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (521910,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (522830,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (523000,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #9 (523180,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (523269,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (523306,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (523503,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (523790,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (524009,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (524254,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (524427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (524684,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (525667,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (526468,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (532841,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (533061,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (533092,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (533140,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (533434,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (534977,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (538844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (538855,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (538902,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (539030,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (539227,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (539693,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (542233,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (542737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (542956,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (542974,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (542977,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (543045,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7cenergyifPf' finished on shader 6.
kernel_name = _Z7cenergyifPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 543046
gpu_sim_insn = 209313792
gpu_ipc =     385.4439
gpu_tot_sim_cycle = 543046
gpu_tot_sim_insn = 209313792
gpu_tot_ipc =     385.4439
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 240
gpu_stall_icnt2sh    = 316
gpu_total_sim_rate=415305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3733676
	L1I_total_cache_misses = 1196
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6748
L1D_cache:
	L1D_cache_core[0]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[3]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 23040
	L1D_total_cache_misses = 11520
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 138
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3732480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1196
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 
gpgpu_n_tot_thrd_icount = 209461248
gpgpu_n_tot_w_icount = 6545664
gpgpu_n_stall_shd_mem = 13962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11520
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5756817	W0_Idle:1633832	W0_Scoreboard:953481	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6545664
Stall[0]:  419111 Stall[1]:  404968 Stall[2]:  404448 Stall[3]:  419274 Stall[4]:  405669 Stall[5]:  419834 Stall[6]:  420996 Stall[7]:  419183 Stall[8]:  421002 Stall[9]:  404498 Stall[10]:  404944 Stall[11]:  404400 Stall[12]:  403499 Stall[13]:  404991 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92160 {8:11520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 780288 {40:6144,72:3072,136:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566720 {136:11520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708320 n_nop=706714 n_act=41 n_pre=25 n_req=770 n_rd=1540 n_write=0 bw_util=0.004348
n_activity=10469 dram_eff=0.2942
bk0: 68a 708138i bk1: 64a 708124i bk2: 64a 708167i bk3: 64a 708134i bk4: 84a 708085i bk5: 84a 708013i bk6: 128a 707994i bk7: 128a 707890i bk8: 128a 707968i bk9: 128a 707859i bk10: 128a 707975i bk11: 128a 707898i bk12: 108a 707947i bk13: 108a 707877i bk14: 64a 708155i bk15: 64a 708122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708320 n_nop=706710 n_act=43 n_pre=27 n_req=770 n_rd=1540 n_write=0 bw_util=0.004348
n_activity=9599 dram_eff=0.3209
bk0: 68a 708118i bk1: 64a 708105i bk2: 64a 708158i bk3: 64a 708107i bk4: 84a 708048i bk5: 84a 708009i bk6: 128a 707960i bk7: 128a 707879i bk8: 128a 707950i bk9: 128a 707822i bk10: 128a 707992i bk11: 128a 707908i bk12: 108a 707945i bk13: 108a 707832i bk14: 64a 708139i bk15: 64a 708104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000950136
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708320 n_nop=706736 n_act=32 n_pre=16 n_req=768 n_rd=1536 n_write=0 bw_util=0.004337
n_activity=9782 dram_eff=0.314
bk0: 64a 708173i bk1: 64a 708124i bk2: 64a 708172i bk3: 64a 708135i bk4: 84a 708083i bk5: 88a 707996i bk6: 128a 707952i bk7: 128a 707896i bk8: 128a 707964i bk9: 128a 707836i bk10: 128a 707976i bk11: 128a 707888i bk12: 108a 708049i bk13: 104a 707983i bk14: 64a 708145i bk15: 64a 708127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000402361
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708320 n_nop=706724 n_act=38 n_pre=22 n_req=768 n_rd=1536 n_write=0 bw_util=0.004337
n_activity=10464 dram_eff=0.2936
bk0: 64a 708171i bk1: 64a 708130i bk2: 64a 708175i bk3: 64a 708142i bk4: 84a 708089i bk5: 88a 708014i bk6: 128a 707983i bk7: 128a 707897i bk8: 128a 707925i bk9: 128a 707872i bk10: 128a 707985i bk11: 128a 707929i bk12: 108a 707992i bk13: 104a 707933i bk14: 64a 708163i bk15: 64a 708120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000142591
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708320 n_nop=706736 n_act=32 n_pre=16 n_req=768 n_rd=1536 n_write=0 bw_util=0.004337
n_activity=9243 dram_eff=0.3324
bk0: 64a 708151i bk1: 64a 708120i bk2: 64a 708170i bk3: 64a 708117i bk4: 84a 708072i bk5: 88a 708005i bk6: 128a 707950i bk7: 128a 707835i bk8: 128a 707952i bk9: 128a 707840i bk10: 128a 707945i bk11: 128a 707842i bk12: 108a 708025i bk13: 104a 707971i bk14: 64a 708143i bk15: 64a 708087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708320 n_nop=706736 n_act=32 n_pre=16 n_req=768 n_rd=1536 n_write=0 bw_util=0.004337
n_activity=9975 dram_eff=0.308
bk0: 64a 708179i bk1: 64a 708134i bk2: 64a 708178i bk3: 64a 708143i bk4: 84a 708094i bk5: 88a 708012i bk6: 128a 707954i bk7: 128a 707898i bk8: 128a 707981i bk9: 128a 707878i bk10: 128a 707993i bk11: 128a 707899i bk12: 108a 708039i bk13: 104a 707982i bk14: 64a 708154i bk15: 64a 708122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000111532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 386, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 209
L2_cache_bank[1]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 386, Miss_rate = 0.220, Pending_hits = 7, Reservation_fails = 101
L2_cache_bank[3]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 23096
L2_total_cache_misses = 4612
L2_total_cache_miss_rate = 0.1997
L2_total_cache_pending_hits = 48
L2_total_cache_reservation_fails = 310
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 310
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69400
icnt_total_pkts_simt_to_mem=44600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02
	minimum = 6
	maximum = 107
Network latency average = 8.604
	minimum = 6
	maximum = 76
Slowest packet = 29099
Flit latency average = 7.481
	minimum = 6
	maximum = 72
Slowest flit = 71850
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00327157
	minimum = 0.00299054 (at node 1)
	maximum = 0.00388917 (at node 15)
Accepted packet rate average = 0.00327157
	minimum = 0.00299054 (at node 1)
	maximum = 0.00388917 (at node 15)
Injected flit rate average = 0.00807411
	minimum = 0.00577483 (at node 1)
	maximum = 0.0116675 (at node 15)
Accepted flit rate average= 0.00807411
	minimum = 0.00583376 (at node 23)
	maximum = 0.00931781 (at node 0)
Injected packet length average = 2.46796
Accepted packet length average = 2.46796
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.02 (1 samples)
	minimum = 6 (1 samples)
	maximum = 107 (1 samples)
Network latency average = 8.604 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 7.481 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00327157 (1 samples)
	minimum = 0.00299054 (1 samples)
	maximum = 0.00388917 (1 samples)
Accepted packet rate average = 0.00327157 (1 samples)
	minimum = 0.00299054 (1 samples)
	maximum = 0.00388917 (1 samples)
Injected flit rate average = 0.00807411 (1 samples)
	minimum = 0.00577483 (1 samples)
	maximum = 0.0116675 (1 samples)
Accepted flit rate average = 0.00807411 (1 samples)
	minimum = 0.00583376 (1 samples)
	maximum = 0.00931781 (1 samples)
Injected packet size average = 2.46796 (1 samples)
Accepted packet size average = 2.46796 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 24 sec (504 sec)
gpgpu_simulation_rate = 415305 (inst/sec)
gpgpu_simulation_rate = 1077 (cycle/sec)
IO:      0.000000
GPU:     503.967509
Copy:    0.023664
Compute: 0.000137
