{"vcs1":{"timestamp_begin":1679175093.855327169, "rt":2.79, "ut":1.90, "st":0.31}}
{"vcselab":{"timestamp_begin":1679175096.670570430, "rt":1.38, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1679175098.067872224, "rt":1.39, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679175093.598198293}
{"VCS_COMP_START_TIME": 1679175093.598198293}
{"VCS_COMP_END_TIME": 1679175100.529579105}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 378056}}
{"stitch_vcselab": {"peak_mem": 230992}}
