/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  wire [8:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [56:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [15:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_34z;
  wire [14:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [6:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_5z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(_01_ ? celloutsig_0_5z[1] : in_data[57]);
  assign celloutsig_0_24z = !(celloutsig_0_11z ? celloutsig_0_2z[5] : celloutsig_0_4z[6]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z[4] | _01_);
  assign celloutsig_1_18z = ~celloutsig_1_5z[3];
  assign celloutsig_0_17z = ~(celloutsig_0_3z ^ celloutsig_0_1z);
  assign celloutsig_0_16z = celloutsig_0_4z + { celloutsig_0_4z[2:1], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_2z = in_data[74:61] + in_data[88:75];
  reg [4:0] _12_;
  always_ff @(negedge celloutsig_1_5z[3], posedge clkin_data[128])
    if (clkin_data[128]) _12_ <= 5'h00;
    else _12_ <= in_data[89:85];
  assign { _02_[10:9], _01_, _02_[7:6] } = _12_;
  reg [8:0] _13_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _13_ <= 9'h000;
    else _13_ <= in_data[160:152];
  assign { _03_[8:6], _00_, _03_[4:0] } = _13_;
  always_ff @(posedge celloutsig_1_5z[3], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_5z[1], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_7z[6:1], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z } / { 1'h1, celloutsig_0_5z[4:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_9z, celloutsig_0_25z } / { 1'h1, celloutsig_0_6z[4], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_23z };
  assign celloutsig_0_3z = { _02_[10:9], _01_, _02_[7] } >= { _02_[9], _01_, _02_[7:6] };
  assign celloutsig_0_28z = { celloutsig_0_18z[10:8], celloutsig_0_19z, celloutsig_0_3z } >= celloutsig_0_5z[5:1];
  assign celloutsig_0_10z = { celloutsig_0_7z[7:3], celloutsig_0_9z } > celloutsig_0_2z[8:3];
  assign celloutsig_0_30z = { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z[7:1], celloutsig_0_1z } < { celloutsig_0_29z[6:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_15z = { _04_[1:0], celloutsig_0_12z } < { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_7z[5:1], celloutsig_0_1z } * celloutsig_0_4z[6:1];
  assign celloutsig_1_5z = { _03_[8:6], _00_, _03_[4:2], celloutsig_1_2z, celloutsig_1_2z } * in_data[157:149];
  assign celloutsig_0_13z = in_data[69:13] * { celloutsig_0_5z[3:2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z[7:1], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_20z[12:8], _02_[10:9], _01_, _02_[7:6] } * { celloutsig_0_4z[6:1], celloutsig_0_21z, _04_ };
  assign celloutsig_0_4z = celloutsig_0_2z[6] ? { _02_[6], _02_[10:9], _01_, _02_[7:6], celloutsig_0_1z } : { _01_, _02_[7], _02_[10:9], _01_, _02_[7:6] };
  assign celloutsig_0_7z[7:1] = celloutsig_0_5z[0] ? { celloutsig_0_5z[6:1], 1'h1 } : { celloutsig_0_2z[4:0], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_16z[6] ? { in_data[30:23], celloutsig_0_6z, celloutsig_0_15z } : { celloutsig_0_18z[5:0], celloutsig_0_12z, 1'h0, celloutsig_0_16z[5:0], celloutsig_0_10z };
  assign celloutsig_0_12z = { celloutsig_0_2z[9:0], celloutsig_0_9z, _02_[10:9], _01_, _02_[7:6] } != { in_data[7:0], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_2z } != celloutsig_0_13z[18:4];
  assign celloutsig_0_21z = celloutsig_0_5z[0] != celloutsig_0_9z;
  assign celloutsig_0_25z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z, _04_, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z } | in_data[15:1];
  assign celloutsig_0_11z = celloutsig_0_7z[2] & _02_[7];
  assign celloutsig_0_40z = ~^ { celloutsig_0_16z, celloutsig_0_28z };
  assign celloutsig_1_2z = ~^ in_data[171:145];
  assign celloutsig_0_1z = ~^ { in_data[62:59], _02_[10:9], _01_, _02_[7:6] };
  assign celloutsig_1_19z = celloutsig_1_5z[7:3] >> celloutsig_1_5z[4:0];
  assign celloutsig_0_39z = { celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z } - { celloutsig_0_2z[9:7], celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_7z[7:1], celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:1], celloutsig_0_3z } - { _02_[10:9], _01_, _02_[7:6], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_4z[6:1] - { in_data[6:2], celloutsig_0_3z };
  assign { _02_[17:11], _02_[8], _02_[5:0] } = { in_data[92:86], _01_, celloutsig_0_6z };
  assign _03_[5] = _00_;
  assign celloutsig_0_7z[0] = celloutsig_0_1z;
  assign { out_data[128], out_data[100:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
