{
  "ports" : [
     {
        "name": "clk",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "dcti",
        "direction": "input"
     },
     {
        "name": "dcto",
        "direction": "output"
     },
     {
        "name": "dcto1",
        "direction": "output"
     },
     {
        "name": "idv",
        "direction": "input"
     },
     {
        "name": "odv",
        "direction": "output"
     },
     {
        "name": "odv1",
        "direction": "output"
     },
     {
        "name": "rst",
        "direction": "input",
        "async_reset": "active_high"
     }
   ]
}
