<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5560028 - Software scheduled superscalar computer architecture - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Software scheduled superscalar computer architecture"><meta name="DC.contributor" content="Howard G. Sachs" scheme="inventor"><meta name="DC.contributor" content="Siamak Arya" scheme="inventor"><meta name="DC.contributor" content="Intergraph Corporation" scheme="assignee"><meta name="DC.date" content="1995-4-13" scheme="dateSubmitted"><meta name="DC.description" content="A computing system is described in which groups of individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. During compilation of the instructions those which can be executed in parallel are identified. The system includes a register for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags and group identification tags indicative of the pipeline to which they should be dispatched, and the group of instructions which may be dispatched during the same operation. The pipeline and group identification tags are used to dispatch the appropriate groups of instructions simultaneously to the differing pipelines."><meta name="DC.date" content="1996-9-24" scheme="issued"><meta name="DC.relation" content="EP:0449661:A2" scheme="references"><meta name="DC.relation" content="EP:0496928:A2" scheme="references"><meta name="DC.relation" content="US:4437149" scheme="references"><meta name="DC.relation" content="US:4847755" scheme="references"><meta name="DC.relation" content="US:4933837" scheme="references"><meta name="DC.relation" content="US:5055997" scheme="references"><meta name="DC.relation" content="US:5081575" scheme="references"><meta name="DC.relation" content="US:5101341" scheme="references"><meta name="DC.relation" content="US:5121502" scheme="references"><meta name="DC.relation" content="US:5129067" scheme="references"><meta name="DC.relation" content="US:5151981" scheme="references"><meta name="DC.relation" content="US:5179680" scheme="references"><meta name="DC.relation" content="US:5197137" scheme="references"><meta name="DC.relation" content="US:5203002" scheme="references"><meta name="DC.relation" content="US:5214763" scheme="references"><meta name="DC.relation" content="US:5226169" scheme="references"><meta name="DC.relation" content="US:5233696" scheme="references"><meta name="DC.relation" content="US:5297255" scheme="references"><meta name="DC.relation" content="US:5297281" scheme="references"><meta name="DC.relation" content="US:5299321" scheme="references"><meta name="citation_reference" content="Agerwala, Tilak, et al., &quot;High Performance Reduced Instruction Set Processors,&quot; IBM Research Report No. 12434 (#55845) (Jan. 9, 1987), IBM Thomas J. Watson Research Center, Yorktown Heights, New York."><meta name="citation_reference" content="Agerwala, Tilak, et al., High Performance Reduced Instruction Set Processors, IBM Research Report No. 12434 ( 55845) (Jan. 9, 1987), IBM Thomas J. Watson Research Center, Yorktown Heights, New York."><meta name="citation_reference" content="Allison, &quot;DEC 7000/10000 model 600 AXP multiprocessor server,&quot; IEEE 1063-6390/93, pp. 456-464 (1993)."><meta name="citation_reference" content="Allison, DEC 7000/10000 model 600 AXP multiprocessor server, IEEE 1063 6390/93, pp. 456 464 (1993)."><meta name="citation_reference" content="Bakoglu, H. B., et al., &quot;The IBM RISC System/6000 Processor: Hardware Overview,&quot; IBM J. Res. Develop. (Jan. 1990) 34(1):12-22."><meta name="citation_reference" content="Bakoglu, H. B., et al., The IBM RISC System/6000 Processor: Hardware Overview, IBM J. Res. Develop. (Jan. 1990) 34(1):12 22."><meta name="citation_reference" content="Case et al., &quot;DEC enters microprocessor business with alpha,&quot; Microprocessor Report 6(3):1,6-14 (Mar. 4, 1992)."><meta name="citation_reference" content="Case et al., DEC enters microprocessor business with alpha, Microprocessor Report 6(3):1,6 14 (Mar. 4, 1992)."><meta name="citation_reference" content="De Gloria, Alessandro, et al., Processing Comp. Euro. 1992, May 4, 1992, &quot;A programmable instruction format extension to VLIW architectures&quot;, pp. 35-40."><meta name="citation_reference" content="De Gloria, Alessandro, et al., Processing Comp. Euro. 1992, May 4, 1992, A programmable instruction format extension to VLIW architectures , pp. 35 40."><meta name="citation_reference" content="Dutton, &quot;The design of the DEC 3000 model 500 AXP workstation,&quot; IEEE 1063-6390/93, pp. 449-455 (1993)."><meta name="citation_reference" content="Dutton, The design of the DEC 3000 model 500 AXP workstation, IEEE 1063 6390/93, pp. 449 455 (1993)."><meta name="citation_reference" content="Fisher, Joseph A., et al., &quot;Parallel Processing: A Smart Compiler and a Dumb Machine,&quot; Proceedings of the ACM SIGPLAN &#39;84 Symposium on Compiler Construction, SIGPLAN Notices (Jun. 1984) 19(6):37-47."><meta name="citation_reference" content="Fisher, Joseph A., et al., Parallel Processing: A Smart Compiler and a Dumb Machine, Proceedings of the ACM SIGPLAN 84 Symposium on Compiler Construction, SIGPLAN Notices (Jun. 1984) 19(6):37 47."><meta name="citation_reference" content="Grove et al., &quot;GEM optimizing compliers for alpha AXP systems,&quot; IEEE 1063-6390/93, pp. 465-473 (1993)."><meta name="citation_reference" content="Grove et al., GEM optimizing compliers for alpha AXP systems, IEEE 1063 6390/93, pp. 465 473 (1993)."><meta name="citation_reference" content="Minagawa, Kenji, et al., IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, May 9 10, 1991, Pre decoding mechanism for superscalar architecture , pp. 21 24."><meta name="citation_reference" content="Minagawa, Kenji, et al., IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, May 9-10, 1991, &quot;Pre-decoding mechanism for superscalar architecture&quot;, pp. 21-24."><meta name="citation_reference" content="Patterson, David A., et al., Computer Architecture A Quantitative Approach , Morgan Kaufmann Publishers, Inc., San Mateo Calif., 1990, Table of Contents, pp. xi xv."><meta name="citation_reference" content="Patterson, David A., et al., Computer Architecture--A Quantitative Approach, Morgan Kaufmann Publishers, Inc., San Mateo Calif., 1990, Table of Contents, pp. xi-xv."><meta name="citation_patent_number" content="US:5560028"><meta name="citation_patent_application_number" content="US:08/422,753"><link rel="canonical" href="http://www.google.com/patents/US5560028"/><meta property="og:url" content="http://www.google.com/patents/US5560028"/><meta name="title" content="Patent US5560028 - Software scheduled superscalar computer architecture"/><meta name="description" content="A computing system is described in which groups of individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. During compilation of the instructions those which can be executed in parallel are identified. The system includes a register for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags and group identification tags indicative of the pipeline to which they should be dispatched, and the group of instructions which may be dispatched during the same operation. The pipeline and group identification tags are used to dispatch the appropriate groups of instructions simultaneously to the differing pipelines."/><meta property="og:title" content="Patent US5560028 - Software scheduled superscalar computer architecture"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("nqftU5P8HrTIsATnuoDAAw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NOR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("nqftU5P8HrTIsATnuoDAAw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NOR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5560028?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5560028"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=jURABAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5560028&amp;usg=AFQjCNEPgije0niI2ChymepgAUtc8PS2Uw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5560028.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5560028.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5560028" style="display:none"><span itemprop="description">A computing system is described in which groups of individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. During compilation of the instructions those which can be executed...</span><span itemprop="url">http://www.google.com/patents/US5560028?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5560028 - Software scheduled superscalar computer architecture</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5560028 - Software scheduled superscalar computer architecture" title="Patent US5560028 - Software scheduled superscalar computer architecture"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5560028 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/422,753</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Sep 24, 1996</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Apr 13, 1995</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 5, 1993</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE69422780D1">DE69422780D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69422780T2">DE69422780T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69428004D1">DE69428004D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69428004T2">DE69428004T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69431998D1">DE69431998D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69431998T2">DE69431998T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0652510A2">EP0652510A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0652510A3">EP0652510A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0652510B1">EP0652510B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0950946A2">EP0950946A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0950946A3">EP0950946A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0950946B1">EP0950946B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1102166A2">EP1102166A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1102166A3">EP1102166A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1102166B1">EP1102166B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1338957A2">EP1338957A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1338957A3">EP1338957A3</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08422753, </span><span class="patent-bibdata-value">422753, </span><span class="patent-bibdata-value">US 5560028 A, </span><span class="patent-bibdata-value">US 5560028A, </span><span class="patent-bibdata-value">US-A-5560028, </span><span class="patent-bibdata-value">US5560028 A, </span><span class="patent-bibdata-value">US5560028A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Howard+G.+Sachs%22">Howard G. Sachs</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Siamak+Arya%22">Siamak Arya</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Intergraph+Corporation%22">Intergraph Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5560028.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5560028.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5560028.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (20),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (20),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (77),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (17),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (15)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5560028&usg=AFQjCNGCtFzNrRh1wLaqrRBWGu8drY-1Pg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5560028&usg=AFQjCNFAZD0e0Sk5NnlqJWmEVDf4mC1_jg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5560028A%26KC%3DA%26FT%3DD&usg=AFQjCNG_N1xpsLkZQbZfqBeIuzsWdJuEZg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT70334814" lang="EN" load-source="patent-office">Software scheduled superscalar computer architecture</invention-title></span><br><span class="patent-number">US 5560028 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37568890" lang="EN" load-source="patent-office"> <div class="abstract">A computing system is described in which groups of individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. During compilation of the instructions those which can be executed in parallel are identified. The system includes a register for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags and group identification tags indicative of the pipeline to which they should be dispatched, and the group of instructions which may be dispatched during the same operation. The pipeline and group identification tags are used to dispatch the appropriate groups of instructions simultaneously to the differing pipelines.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(11)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-9.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-9.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-10.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-10.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-11.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-11.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5560028-12.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5560028-12.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(23)</span></span></div><div class="patent-text"><div mxw-id="PCLM5012956" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>We claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A computing system having a plurality of processing pipelines for executing groups of individual instructions, within very long instruction words, each individual instruction to be executed in each group being executed by different processing pipelines in parallel, the computing system comprising:<div class="claim-text">a main memory for storing a very long instruction word;</div> <div class="claim-text">a very long instruction word storage, coupled to the main memory, for receiving the very long instruction word from the main memory, and for holding the very long instruction word, the very long instruction word including a predetermined number N of individual instructions, and including at least one group of M individual instructions to be executed in parallel, where M≦N, each individual instruction in the very long instruction word storage to be executed having a pipeline identifier indicative of a processing pipeline for executing the individual instruction, and having a group identifier indicative of a group of individual instructions to which the individual instruction is assigned for execution in parallel;</div> <div class="claim-text">group decoder means responsive to the group identifier for each individual instruction in the very long instruction word storage to be executed for enabling each individual instruction in the very long instruction word storage having a similar group identifier, to be executed in parallel by the plurality of processing pipelines; and</div> <div class="claim-text">pipeline decoder means responsive to the pipeline identifier of each individual instructions in the very long instruction word storage to be executed for causing each individual instruction in a group of individual instructions having the similar group identifier to be supplied to the different processing pipelines.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The computing system in claim 1, wherein the very long instruction word storage includes the at least one group of M individual instructions, and also includes group identifiers and pipeline identifiers for each individual instruction in the at least one group of M individual instructions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The computing system in claim 2, wherein each individual instruction in the at least one group of M individual instructions has associated therewith a different pipeline identifier.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The computing system of claim 1, wherein the very long instruction word storage holds a first group of individual instructions to be executed in parallel and a second group of individual instructions to be executed in parallel after the first group, each individual instruction in the first group having associated therewith a first group identifier different from a second group identifier associated with each individual instruction in the second group, the first group and the second group being placed adjacent to each other in the very long instruction word storage.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The computing system of claim 4 wherein:<div class="claim-text">the very long instruction word storage comprises a line in a cache memory having a fixed number of storage locations; and</div> <div class="claim-text">the first group of individual instructions is placed at one end of the line in the cache memory, and the second group of individual instructions is placed next to the first group of individual instructions.</div> </div>
    </div>
    </div> <div class="claim"> <div num="6" class="claim">
      <div class="claim-text">6. A method of executing in a plurality of processing pipelines arbitrary numbers of instructions in a stream of instructions in parallel which have been compiled to determine which instructions can be executed in parallel, the method comprising:<div class="claim-text">in response to the compilation, assigning a common group identifier to a group of instructions which can be executed in parallel;</div> <div class="claim-text">determining a processing pipeline for execution of each instruction in the group of instructions to be executed;</div> <div class="claim-text">assigning a pipeline identifier to each instruction in the group;</div> <div class="claim-text">embedding the common group identifier and the pipeline identifier into the group of instructions;</div> <div class="claim-text">forming a very long instruction word with a fixed number of the instructions including at least the group of instructions having the common group identifier as well as at least one other instruction having a different group identifier; and</div> <div class="claim-text">storing the very long instruction word in a main memory.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. A method as in claim 6 further comprising the step of:<div class="claim-text">placing the very long instruction word retrieved from the main memory into a very long instruction word register; and</div> <div class="claim-text">executing the group of instructions in the plurality of processing pipelines in parallel.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. A method as in claim 7,<div class="claim-text">wherein the very long instruction word register holds at least two groups of instructions; and</div> <div class="claim-text">wherein the step of placing the instructions in the very long instruction word register comprises placing the group of instructions adjacent to the at least one other instruction having the different group identifier in the very long instruction word register.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. A method as in claim 8 wherein the step of executing the group of instructions in parallel comprises:<div class="claim-text">coupling the very long instruction word register to a detection means to receive group identifiers of each instruction to be executed in the very long instruction word; and</div> <div class="claim-text">supplying only instructions having the common group identifier to the processing pipelines.</div> </div>
    </div>
    </div> <div class="claim"> <div num="10" class="claim">
      <div class="claim-text">10. In a computing system having a plurality of processing pipelines in which groups of individual instructions, within very long instruction words, are executable in parallel by processing pipelines, a method for supplying each individual instruction in a group to be executed in parallel to corresponding appropriate processing pipelines, the method comprising:<div class="claim-text">retrieving a very long instruction word from a main memory;</div> <div class="claim-text">storing in a very long instruction word storage the very long instruction word, the very long instruction word including groups of individual instructions to be executed in parallel, each individual instruction to be executed in the very long instruction word having embedded therein a pipeline identifier indicative of the corresponding appropriate processing pipeline which will execute that instruction and a group identifier indicative of the group identification;</div> <div class="claim-text">comparing the group identifier of each individual instruction in the very long instruction word to an execution group identifier to identify an execution group; and</div> <div class="claim-text">using the pipeline identifier of individual instructions in the execution group to execute each individual instruction in the execution group in the corresponding appropriate processing pipelines.</div> </div>
    </div>
    </div> <div class="claim"> <div num="11" class="claim">
      <div class="claim-text">11. In a computing system having a plurality of processing pipelines in which groups of individual instructions, from a very long instruction word, are executable in parallel by the plurality of processing pipelines, an apparatus for routing each individual instruction in a particular group to be executed in parallel to an appropriate processing pipeline, the apparatus comprising:<div class="claim-text">a main memory for storing the very long instruction word;</div> <div class="claim-text">a very long instruction word storage coupled to the main memory, for receiving the very long instruction word from the main memory and for holding the very long instruction word, the very long instruction word including groups of individual instructions, each individual instruction to be executed in the very long instruction word storage having associated therewith a pipeline identifier indicative of a processing pipeline for executing that individual instruction and also having associated therewith a group identifier to designate a group of individual instructions to which that individual instruction is assigned, the pipeline identifier and the group identifier embedded in the very long instruction word;</div> <div class="claim-text">a crossbar switch having a first set of connectors coupled to the very long instruction word storage and a second set of connectors coupled to the plurality of processing pipelines;</div> <div class="claim-text">a router coupled to the very long instruction word storage and the crossbar switch, responsive to a pipeline identifier for each individual instruction to be executed in the group for routing each individual instruction in the group from connectors of the first set Of connectors onto appropriate connectors of the second set of connectors, to thereby supply each individual instruction in the group to be executed in parallel to the appropriate processing pipeline.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The apparatus of claim 11,<div class="claim-text">wherein the first set of connectors includes a set of first communication buses, one first communication bus for each individual instruction to be executed in the very long instruction word storage;</div> <div class="claim-text">wherein the second set of connectors includes a set of second communication buses, one second communication bus for each processing pipeline; and</div> <div class="claim-text">wherein the router comprises:<div class="claim-text">a set of decoders coupled to the very long instruction word storage, each decoder for receiving as input signals the pipeline identifier of each individual instruction in the very long instruction word storage and in response thereto for supplying as output signals switch control signals corresponding to each individual instruction in the very long instruction word storage; and</div> <div class="claim-text">a set of switches coupled to the set of decoders and to the crossbar switch, one switch of the set of switches at each intersection of each of the first set of communication buses with each of the second set of communication buses, each switch for receiving the switch control signals and for providing connections in response to receiving a corresponding switch control signal to thereby supply each individual instruction in the group to be executed in parallel to the appropriate processing pipeline.</div> </div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The apparatus of claim 12 further comprising:<div class="claim-text">detection means coupled to the very long instruction word storage, for receiving the group identifier of each individual instruction in the very long instruction word storage to be executed and in response thereto supply a group control signal; and</div> <div class="claim-text">wherein the set of decoders are also coupled to the detection means for receiving the group control signal and in response thereto supply the switch control signal for only those individual instructions in the group to be supplied to the plurality of processing pipelines.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. The apparatus of claim 13,<div class="claim-text">wherein the detection means comprises a multiplexer coupled to receive group identifiers of each individual instruction in the very long instruction word storage and a group identifier for a group of individual instructions to be next executed, and in response thereto allow the group of individual instructions to be supplied to the plurality of processing pipelines.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. Apparatus as in claim 14 wherein the multiplexer supplies output signals to the set of decoders to indicate a group identifier of a group of individual instructions to be next supplied to the plurality of processing pipelines.</div>
    </div>
    </div> <div class="claim"> <div num="16" class="claim">
      <div class="claim-text">16. In a computing system having a plurality of processing pipelines in which groups of individual instructions, within a very long instruction word, are executable by the plurality of processing pipelines, each individual instruction in the very long instruction word to be executed having embedded therein a group identifier and a pipeline identifier, an apparatus for routing each individual instruction of a group of individual instructions to be executed in parallel to an appropriate processing pipeline of the plurality of processing pipelines, the apparatus comprising:<div class="claim-text">a main memory for storing the very long instruction word;</div> <div class="claim-text">a very long instruction word storage coupled to the main memory, for receiving the very long instruction word from the main memory and for holding the very long instruction word the very long instruction word including groups of instructions to be executed in parallel, including pipeline identifiers and group identifiers;</div> <div class="claim-text">selection means coupled to the very long instruction word storage for receiving the group identifier for each individual instruction in the very long instruction word, for determining in response thereto a group of individual instructions to be executed in parallel, and for outputting a control signal;</div> <div class="claim-text">decoder means coupled to the selection means and to the very long instruction word storage, for receiving the control signal and the pipeline identifier for each individual instructions in the very long instruction word, for determining in response thereto the appropriate processing pipeline for each individual instruction of the group, and for outputting switch control signals;</div> <div class="claim-text">a crossbar switch coupled to the decoder means, having a first set of connectors coupled to the very long instruction word storage for receiving the very long instruction word therefrom and a second set of connectors coupled to the plurality of processing pipelines, for coupling each individual instruction of the group to an appropriate processing pipeline in response to the Switch control signals.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. The apparatus of claim 16,<div class="claim-text">wherein the first set of connectors comprises a set of first communication buses, one first communication bus for each individual instruction held in the very long instruction word storage;</div> <div class="claim-text">wherein the second set of connectors comprises a set of second communication buses, one second communication bus for each processing pipeline;</div> <div class="claim-text">wherein the decoder means comprises a set of decoders coupled to receive as first input signals the pipeline identifiers for each individual instruction in the group and as second input signals the pipeline identifiers for remaining individual instructions in the very long instruction word; and</div> <div class="claim-text">wherein the crossbar switch comprises a set of switches, one switch for every intersection between each of the first set of connectors and each of the second set of connectors, each switch for providing connections, in response to receiving the switch control signals, between each individual instruction in the group to be executed in parallel to the appropriate processing pipeline.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The apparatus of claim 17,<div class="claim-text">wherein the selection means comprises a multiplexer coupled to receive the group identifiers for each individual instruction in the very long instruction word storage, and in response to the group identifiers, enable the decoder means to output switch control signals for each individual instructions of the group.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. The apparatus of claim 18,<div class="claim-text">wherein the multiplexer supplies a switch control signal to the decoder means to enable the decoder means to output switch control signals for each individual instruction of the group of individual instructions from the very long instruction word.</div> </div>
    </div>
    </div> <div class="claim"> <div num="20" class="claim">
      <div class="claim-text">20. In a computing system having a plurality of processing pipelines in which groups of individual instructions are executable, each individual instruction in a group executable in parallel by the plurality of processing pipelines, a method for transferring each individual instruction in a group to be executed through a crossbar switch having a first set of connectors coupled to a very long instruction word storage for receiving individual instructions therefrom, a second set of connectors coupled to the plurality of processing pipelines, and switches between the first set and the second set. Of connectors, the method comprising:<div class="claim-text">retrieving the very long instruction word from a main memory;</div> <div class="claim-text">storing in the very long instruction word storage, the very long instruction word, the very long instruction word having a set of individual instructions including at least one group of individual instructions to be executed in parallel, each individual instruction in the at least one group having embedded therein a unique pipeline identifier indicative of the processing pipeline which will execute that individual instruction, the very long instruction word storage also including at least one other individual instruction not in the at least one group of individual instructions, the at least one other individual instruction having embedded therein a different pipeline identifier; and</div> <div class="claim-text">using the unique pipeline identifiers of the individual instructions in the at least one group of individual instructions to control the switches between the first set of connectors and the second set of connectors to thereby supply each individual instruction in the at least one group to be executed in parallel to an appropriate processing pipeline.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. A method as in claim 20 wherein the step of using the pipeline identifiers comprises:<div class="claim-text">supplying the unique pipeline identifiers of each individual instructions in the at least one group of individual instructions to individual decoders of a set of decoders, each decoder of which provides an output signal indicative of the Unique pipeline identifiers of the individual instruction supplied thereto; and</div> <div class="claim-text">using the output signals of the sets of decoders to control the switches between the first set of connectors and the second set of connectors to thereby supply each individual instruction in the at least one group to be executed in parallel to an appropriate processing pipeline.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" class="claim">
      <div class="claim-text">22. A method as in claim 21 wherein each individual instruction in the storage further includes a group identifier embedded therein to designate among the instructions present in the very long instruction word storage, which of the individual instructions may be simultaneously supplied to the plurality of processing pipelines, and the method further comprises:<div class="claim-text">supplying a group identifier for a group of instructions to be executed by the processing pipelines together with the group identifiers of the individual instructions in the at least one group of individual instructions to a selector;</div> <div class="claim-text">comparing the group identifier of the group of instructions to be executed by the processing pipelines with the group identifiers of the individual instructions in the at least one group of instructions, to provide output comparison signals; and</div> <div class="claim-text">using both the output comparison signals and the output signals to control the switches between the first set of connectors and the second set of connectors to thereby supply each instruction in the at least one group to be executed in parallel to the appropriate processing pipeline.</div> </div>
    </div>
    </div> <div class="claim"> <div num="23" class="claim">
      <div class="claim-text">23. In a computing system having a plurality of processing pipelines in which groups of individual instructions are executable by the plurality of processing pipelines, a method for supplying each individual instruction in a group of individual instructions to be executed in parallel to an appropriate processing pipeline, the method comprising:<div class="claim-text">retrieving a very long instruction word from a main memory;</div> <div class="claim-text">storing in a very long instruction word storage the very long instruction word retrieved from the main memory, the very long instruction word including groups of individual instructions to be executed in parallel, each individual instruction in a group of individual instructions having embedded therein a pipeline identifier indicative of a processing pipeline which will execute that individual instruction and having embedded therein a group identifier indicative of a group identification;</div> <div class="claim-text">comparing a group identifier for each individual instruction in the very long instruction word with an execution group identifier of those instructions to be next executed in parallel; and</div> <div class="claim-text">using a pipeline identifier for those instructions to be next executed in parallel to control switches in a crossbar switch having a first set of connectors coupled to the very long instruction word storage for receiving the very long instruction word therefrom and a second set of connectors coupled to the plurality of processing pipelines to thereby supply each individual instruction in the at least one group to be executed in parallel to the appropriate processing pipeline.</div> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66830461" lang="EN" load-source="patent-office" class="description">
    <p>This is a continuation of application Ser. No. 08/147,800 filed Nov. 5, 1993, now abandoned.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>This invention relates to the architecture of computing systems, and in particular to an architecture in which groups of instructions may be executed in parallel, as well as to methods and apparatus for accomplishing that.</p>
    <p>A common goal in the design of computer architectures is to increase the speed of execution of a given set of instructions. Many solutions have been proposed for this problem, and these solutions generally can be divided into two groups.</p>
    <p>According to a first approach, the speed of execution of individual instructions is increased by using techniques directed to decreasing the time required to execute a group of instructions serially. Such techniques include employing simple fixed-width instructions, pipelined execution units, separate instruction and data caches, increasing the clock rate of the instruction processor, employing a reduced set of instructions, using branch prediction techniques, and the like. As a result it is now possible to reduce the number of clocks to execute an instruction to approximately one. Thus, in these approaches, the instruction execution rate is limited to the clock speed for the system.</p>
    <p>To push the limits of instruction execution to higher levels, a second approach is to issue more than one instruction per clock cycle, in other words, to issue instructions in parallel. This allows the instruction execution rate to exceed the clock rate. There are two classical approaches to parallel execution of instructions.</p>
    <p>Computing systems that fetch and examine several instructions simultaneously to find parallelism in existing instruction streams to determine if any can be issued together are known as superscaler computing systems. In a conventional superscaler system, a small number of independent instructions are issued in each clock cycle. Techniques are provided, however, to prevent more than one instruction from issuing if the instructions fetched are dependent upon each other or do not meet other special criteria. There is a high hardware overhead associated with this hardware instruction scheduling process. Typical superscaler machines include the Intel i960CA, the IBM RIOS, the Intergraph Clipper C400, the Motorola 88110, the Sun SuperSparc, the Hewlett-Packard PA-RISC 7100, the DEC Alpha, and the Intel Pentium.</p>
    <p>Many researchers have proposed techniques for superscaler multiple instruction issue. Agerwala, T., and J. Cocke [1987] "High Performance Reduced Instruction Set Processors," IBM Tech. Rep. (March), proposed this approach and coined the name "superscaler." IBM described a computing system based on these ideas, and now manufactures and sells that machine as the RS/6000 system. This system is capable of issuing up to four instructions per clock and is described in "The IBM RISC System/6000 Processor," IBM J. of Res. &amp; Develop. (January, 1990) 34:1.</p>
    <p>The other classical approach to parallel instruction execution is to employ a "wide-word" or "very long instruction word" (VLIW) architecture. A VLIW machine requires a new instruction set architecture with a wide-word format. A VLIW format instruction is a long fixed-width instruction that encodes multiple concurrent operations. VLIW systems use multiple independent functional units. Instead of issuing multiple independent instructions to the units, a VLIW system combines the multiple operations into one very long instruction. For example, in a VLIW system, multiple integer operations, floating point operations, and memory references may be combined in a single "instruction." Each VLIW instruction thus includes a set of fields, each of which is interpreted and supplied to an appropriate functional unit. Although the wide-word instructions are fetched and executed sequentially, because each word controls the entire breadth of the parallel execution hardware, highly parallel operation results. Wide-word machines have the advantage of scheduling parallel operation statically, when the instructions are compiled. The fixed width instruction word and its parallel hardware, however, are designed to fit the maximum parallelism that might be available in the code, and most of the time far less parallelism is available in the code. Thus for much of the execution time, most of the instruction bandwidth and the instruction memory are unused.</p>
    <p>There is often a very limited amount of parallelism available in a randomly chosen sequence of instructions, especially if the functional units are pipelined. When the units are pipelined, operations being issued on a given clock cycle cannot depend upon the outcome of any of the previously issued operations already in the pipeline. Thus, to efficiently employ VLIW, many more parallel operations are required than the number of functional units.</p>
    <p>Another disadvantage of VLIW architectures which results from the fixed number of slots in the very long instruction word for classes of instructions, is that a typical VLIW instruction will contain information in only a few of its fields. This is inefficient, requiring the system to be designed for a circumstance that occurs only rarely--a fully populated instruction word.</p>
    <p>Another disadvantage of VLIW systems is the need to increase the amount of code. Whenever an instruction is not full, the unused functional units translate to wasted bits, no-ops, in the instruction coding. Thus useful memory and/or instruction cache space is filled with useless no-op instructions. In short, VLIW machines tend to be wasteful of memory space and memory bandwidth except for only a very limited class of programs.</p>
    <p>The term VLIW was coined by J. A. Fisher and his colleagues in Fisher, J. A., J. R. Ellis, J. C. Ruttenberg, and A. Nicolau [1984], "Parallel Processing: A Smart Compiler and a Dumb Machine," Proc. SIGPLAN Conf. on Compiler Construction (June), Palo Alto, CA, 11-16. Such a machine was commercialized by Multiflow Corporation.</p>
    <p>For a more detailed description of both superscaler and VLIW architectures, see Computer Architecture--a Quantitative Approach, John L. Hennessy and David A. Patterson, Morgan Kaufmann Publishers, 1990.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>We have developed a computing system architecture, which we term software-scheduled superscaler, which enables instructions to be executed both sequentially and in parallel, yet without wasting space in the instruction cache or registers. Like a wide-word machine, we provide for static scheduling of concurrent operations at program compilation. Instructions are also stored and loaded into fixed width frames (equal to the width of a cache line). Like a superscaler machine, however, we employ a traditional instruction set, in which each instruction encodes only one basic operation (load, store, etc.). We achieve concurrence by fetching and dispatching "groups" of simple individual instructions, arranged in any order. The architecture of our invention relies upon the compiler to assign instruction sequence codes to individual instructions at the time they are compiled. During execution these instruction sequence codes are used to sort the instructions into appropriate groups and execute them in the desired order. Thus our architecture does not suffer the high hardware overhead and runtime constraints of the superscaler strategy, nor does it suffer the wasted instruction bandwidth and memory typical of VLIW systems.</p>
    <p>Our system includes a mechanism, an associative crossbar, which routes in parallel each instruction in an arbitrarily selected group to an appropriate pipeline, as determined by a pipeline tag applied to that instruction during compilation. Preferably, the pipeline tag will correspond to the type of functional unit required for execution of that instruction, e.g., floating point unit 1. All instructions in a selected group can be dispatched simultaneously.</p>
    <p>Thus, in one implementation, our system includes a cache line, register, or other means for holding at least one group of instructions to be executed in parallel, each instruction in the group having associated therewith a pipeline identifier indicative of the pipeline for executing that instruction and a group identifier indicative of the group of instructions to be executed in parallel. The group identifier causes all instructions having the same group identifier to be executed simultaneously, while the pipeline identifier causes individual instructions in the group to be supplied to an appropriate pipeline.</p>
    <p>In another embodiment the register holds multiple groups of instructions, and all of the instructions in each group having a common group identifier are placed next to each other, with the group of instructions to be executed first placed at one end of the register, and the instructions in the group to be executed last placed at the other end of the register.</p>
    <p>In another embodiment of our invention a method of executing arbitrary numbers of instructions in a stream of instructions in parallel includes the steps of compiling the instructions to determine which instructions can be executed simultaneously, assigning group identifiers to sets of instructions that can be executed in parallel, determining a pipeline for execution of each instruction, assigning a pipeline identifier to each instruction, and placing the instructions in a cache line or register for execution by the pipelines.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a block diagram illustrating a preferred implementation of this invention;</p>
    <p>FIG. 2 is a diagram illustrating the data structure of an instruction word in this system;</p>
    <p>FIG. 3 is a diagram illustrating a group of instruction words;</p>
    <p>FIG. 4 is a diagram illustrating a frame containing from one to eight groups of instructions;</p>
    <p>FIG. 5a illustrates the frame structure for one maximum-sized group of eight instructions;</p>
    <p>FIG. 5b illustrates the frame structure for a typical mix of three intermediate sized group of instructions;</p>
    <p>FIG. 5c illustrates the frame structure for eight minimum-sized groups, each of one instruction;</p>
    <p>FIG. 6 illustrates an instruction word after predecoding;</p>
    <p>FIG. 7 illustrates the operation of the predecoder;</p>
    <p>FIG. 8 is a diagram illustrating the overall structure of the instruction cache;</p>
    <p>FIG. 9 is a diagram illustrating the manner in which frames are selected from the instruction cache;</p>
    <p>FIG. 10 is a diagram illustrating the group selection function in the associative crossbar;</p>
    <p>FIG. 11 is a diagram illustrating the group dispatch function in the associative crossbar;</p>
    <p>FIG. 12 is a diagram illustrating a hypothetical frame of instructions; and</p>
    <p>FIG. 13 is a diagram illustrating the manner in which the groups of instructions in FIG. 12 are issued on different clock cycles.</p>
    <p>FIG. 14 is a diagram illustrating another embodiment of the associative crossbar.</p>
    <p>FIG. 15 is a diagram illustrating the group select function in further detail.</p>
    <heading>DESCRIPTION OF THE SPECIFIC EMBODIMENTS</heading> <p>FIG. 1 is a block diagram of a computer system according to the preferred embodiment of this invention. FIG. 1 illustrates the organization of the integrated circuit chips by which the computing system is formed. As depicted, the system includes a first integrated circuit 10 that includes a central processing unit, a floating point unit, and an instruction cache.</p>
    <p>In the preferred embodiment the instruction cache is a 16 kilobyte two-way set-associative 32 byte line cache. A set associative cache is one in which the lines (or blocks) can be placed only in a restricted set of locations. The line is first mapped into a set, but can be placed anywhere within that set. In a two-way set associative cache, two sets, or compartments, are provided, and each line can be placed in one compartment or the other.</p>
    <p>The system also includes a data cache chip 20 that comprises a 32 kilobyte four-way set-associative 32 byte line cache. The third chip 30 of the system includes a predecoder, a cache controller, and a memory controller. The predecoder and instruction cache are explained further below. For the purposes of this invention, the CPU, FPU, data cache, cache controller and memory controller all may be considered of conventional design.</p>
    <p>The communication paths among the chips are illustrated by arrows in FIG. 1. As shown, the CPU/FPU and instruction cache chip communicates over a 32 bit wide bus 12 with the predecoder chip 30. The asterisk is used to indicate that these communications are multiplexed so that a 64 bit word is communicated in two cycles. Chip 10 also receives information over 64 bit wide buses 14, 16 from the data cache 20, and supplies information to the data cache 20 over three 32 bit wide buses 18.</p>
    <p>The specific functions of the predecoder are described in much greater detail below; however, essentially it functions to decode a 32 bit instruction received from the secondary cache into a 64 bit word, and to supply that 64 bit word to the instruction cache on chip 10.</p>
    <p>The cache controller on chip 30 is activated whenever a first level cache miss occurs. Then the cache controller either goes to main memory or to the secondary cache to fetch the needed information. In the preferred embodiment the secondary cache lines are 32 bytes and the cache has an 8 kilobyte page size.</p>
    <p>The data cache chip 20 communicates with the cache controller chip 30 over another 32 bit wide bus. In addition, the cache controller chip 30 communicates over a 64 bit wide bus 32 with the DRAM memory, over a 128 bit wide bus 34 with a secondary cache, and over a 64 bit wide bus 36 to input/output devices.</p>
    <p>As will be described, the system shown in FIG. 1 includes both conventional and novel features. The system includes multiple pipelines able to operate in parallel on separate instructions. The instructions that can be dispatched to these parallel pipelines simultaneously, in what we term "instruction groups," have been identified by the compiler and tagged with a group identification tag. Thus, the group tag designates instructions that can be executed simultaneously. Instructions within the group are also tagged with a pipeline tag indicative of the specific pipeline to which that instruction should be dispatched. This operation is also performed by the compiler.</p>
    <p>In this system, each group of instructions can contain an arbitrary number of instructions ordered in an arbitrary sequence. The only limitation is that all instructions in the group must be capable of simultaneous execution; e.g., there cannot be data dependency between instructions. The instruction groups are collected into larger sets and are organized into fixed width "frames" and stored. Each frame can contain a variable number of tightly packed instruction groups, depending upon the number of instructions in each group and on the width of the frame.</p>
    <p>Below we describe this concept more fully, as well as describe a mechanism to route in parallel each instruction in an arbitrarily selected group to its appropriate pipeline, as determined by the pipeline tag of the instruction.</p>
    <p>In the following description of the word, group, and frame concepts mentioned above, specific bit and byte widths are used for the word, group and frame. It should be appreciated that these widths are arbitrary, and can be varied as desired. None of the general mechanisms described for achieving the result of this invention depends upon the specific implementation.</p>
    <p>In one embodiment of this system the central processing unit includes eight functional units and is capable of executing eight instructions in parallel. We designate these pipelines using the digits 0 to 7. Also, for this explanation each instruction word is 32 bits (4 bytes) long, with a bit, for example, the high order bit S being reserved as a flag for group identification. FIG. 2 therefore shows the general format of all instructions. As shown by FIG. 2, bits 0 to 30 represent the instruction, with the high order bit 31 reserved to flag groups of instructions, i.e., collections of instructions the compiler has determined may be executed in parallel.</p>
    <p>FIG. 3 illustrates a group of instructions. A group of instructions consists of one to eight instructions (because there are eight pipelines in the preferred implementation) ordered in any arbitrary sequence; each of which can be dispatched to a different parallel pipeline simultaneously.</p>
    <p>FIG. 4 illustrates the structure of an instruction frame. In the preferred embodiment an instruction frame is 32 bytes wide and can contain up to eight instruction groups, each comprising from one to eight instructions. This is explained further below.</p>
    <p>When the instruction stream is compiled before execution, the compiler places instructions in the same group next to each other in any order within the group and then places that group in the frame. The instruction groups are ordered within the frame from left to right according to their issue sequence. That is, of the groups of instructions in the frame, the first group to issue is placed in the leftmost position, the second group to issue is placed in the next position to the right, etc. Thus, the last group of instructions to issue within that frame will be placed in the rightmost location in the frame. As explained, the group affiliation of all instructions in the same group is indicated by setting the S bit (bit 31 in FIG. 2) to the same value. This value toggles back and forth from 0 to 1 to 0, etc., between adjacent groups to thereby identify the groups. Thus, all instructions in the first group in a frame have the S bit set to 0, all instructions in the second group have the S bit set to 1, all instructions in the third group have the S bit set to 0, etc., for all groups of instructions in the frame.</p>
    <p>To clarify the use of a frame, FIG. 5 illustrates three different frame structures for different hypothetical groups of instructions. In FIG. 5a the frame structure for a group of eight instructions, all of which can be issued simultaneously, is shown. The instruction words are designated W0, W1, . . . , W7. The S bit for each one of the instruction words has been set to 0 by the compiler, thereby indicating that all eight instructions can be issued simultaneously.</p>
    <p>FIG. 5b illustrates the frame structure for a typical mixture of three intermediate sized groups of instructions. In FIG. 5b these three groups of instructions are designated Group 0, Group 1 and Group 2. Shown at the left-hand side of FIG. 5b is Group 0 that consists of two instruction words W0 and W1. The S bits for each of these instructions has been set to 0. Group 1 of instructions consists of three instruction words, W2, W3 and W4, each having the S bit set to 1. Finally, Group 2 consists of three instruction words, W5, W6 and W7, each having its S bit set to 0.</p>
    <p>FIG. 5c illustrates the frame structure for eight minimum sized groups, each consisting of a single instruction. Because each "group" of a single instruction must be issued before the next group, the S bits toggle in a sequence 01010101 as shown.</p>
    <p>As briefly mentioned above, in the preferred embodiment the group identifiers are associated with individual instructions in a group during compilation. In the preferred embodiment, this is achieved by compiling the instructions to be executed using a well-known compiler technology. During the compilation, the instructions are checked for data dependencies, dependence upon previous branch instructions, or other conditions that preclude their execution in parallel with other instructions. These steps are performed using a well-known compiler. The result of the compilation is a group identifier being associated with each instruction. It is not necessary that the group identifier be added to the instruction as a tag, as shown in the preferred embodiment and described further below. In an alternative approach, the group identifier is provided as a separate tag that is later associated with the instruction. This makes possible the execution of programs on our system, without need to revise the word width.</p>
    <p>In addition, in some embodiments the compiler will determine the appropriate pipeline for execution of an individual instruction. This determination is essentially a determination of the type of instruction provided. For example, load instructions will be sent to the load pipeline, store instructions to the store pipeline, etc. The association of the instruction with the give pipeline can be achieved either by the compiler, or by later examination of the instruction itself, for example during predecoding.</p>
    <p>Referring again to FIG. 1, in normal operation the CPU will execute instructions from the instruction cache, according to well-known principles. On an instruction cache miss, however, the entire frame containing the instruction missed is transferred from the main memory into the secondary cache and then into the primary instruction cache, or from the secondary cache to the primary instruction cache, where it occupies one line of the instruction cache memory. Because instructions are only executed out of the instruction cache, all instructions ultimately undergo the following procedure.</p>
    <p>At the time a frame is transferred into the instruction cache, the instruction word in that frame is predecoded by the predecoder 30 (FIG. 1), which as is explained below decodes the retrieved instruction into a full 64 bit word. As part of this predecoding the S bit of each instruction is expanded to a full 3 bit field 000, 001, . . . , 111, which provides the explicit binary group number of the instruction. In other words, the predecoder, by expanding the S bit to a three bit sequence explicitly provides information that the instruction group 000 must execute before instruction group 010, although both groups would have all instructions within the group have S bits set to 0. Because of the frame rules for sequencing groups, these group numbers correspond to the order of issue of the groups of instructions. Group 0 (000) will be issued first, Group 1 (001), if present, will be issued second, Group 2 (010) will be issued third. Ultimately, Group 7 (111), if present, will be issued last. At the time of predecoding of each instruction, the S value of the last word in the frame, which belongs to the last group in the frame to issue, is stored in the tag field for that line in the cache, along with the 19 bit real address and a valid bit. The valid bit is a bit that specifies whether the information in that line in the cache is valid. If the bit is not set to "valid," there cannot be a match or "hit" on this address. The S value from the last instruction, which S value is stored in the tag field of the line in the cache, provides a "countdown" value that can be used to know when to increment to the next cache line.</p>
    <p>As another part of the predecoding process, a new 4 bit field prefix is added to each instruction giving the explicit pipe number of the pipeline to which that instruction will be routed. The use of four bits, rather than three allows the system to be later expanded with additional pipelines. Thus, at the time an instruction is supplied from the predecoder to the instruction cache, each instruction will have the format shown in FIG. 6. As shown by FIG. 6, bits 0 to 56 provide 57 bits for the instruction, bits 57, 58 and 59 form the full 3 bit S field, and bits 60-63 provide the 4 bit P field.</p>
    <p>FIG. 7 illustrates the operation of the predecoder in transferring a frame from memory to the instruction cache. In the upper portion of FIG. 7, the frame is shown with a hypothetical four groups of instructions. The first group consists of a single instruction, the second group of three instructions, and each of the third and fourth groups of two instructions. As described, instruction is 32 bits in length and include an S bit to separate the groups. The predecoder decodes the instruction shown in the upper portion of FIG. 7 into the instruction shown in the lower portion of FIG. 7. As shown, the instructions are expanded to 64 bit length, with each instruction including a 4 bit identification of the pipeline to which the instruction is to be assigned, and the expanded group field to designate the groups of instructions that can be executed together. For illustration, hypothetical pipeline tags have been applied. Additionally, the predecoder examines each frame for the minimum number of clocks required to execute the frame, and that number is appended to the address tag 45 for the line. The address tag consists of bits provided for the real address for the line, 1 bit to designate the validity of the frame, and 3 bits to specify the minimum time in number of clock cycles, for that frame to issue. The number of clocks for the frame to issue is determined by the group identification number of the last word in the frame. At this stage, the entire frame shown in the lower portion of FIG. 7 is present in the instruction cache.</p>
    <p>It may be desirable to implement the system of this invention on computer systems that already are in existence and therefore have instruction structures that have already been defined without fields for the group information, pipeline information, or both. In this case in another embodiment of this invention the group and pipeline information is supplied on a different clock cycle, then combined with the instructions in the cache. Such an approach can be achieved by adding a "no-op" instruction with fields that identify which instructions are in which group, and identify the pipeline for execution of the instruction, or by supplying the information relating to the parallel instructions in another manner. It therefore should be appreciated that the manner in which the data arrives at the crossbar to be processed is somewhat arbitrary. We use the word "associated" herein to designate the concept that the pipeline and group identifiers are not required to have a fixed relationship to the instruction words. That is, the pipeline and group identifiers need not be imbedded within the instructions themselves as shown in FIG. 7. Instead they may arrive from another means, or on a different cycle.</p>
    <p>FIG. 8 is a simplified diagram illustrating the secondary cache, the predecoder, and the instruction cache. This drawing, as well as FIGS. 9, 10 and 11, are used to explain the manner in which the instructions tagged with the P and S fields are routed to their designated instruction pipelines.</p>
    <p>In FIG. 8 instruction frames are fetched in a single transfer across a 256 bit (32 byte) wide path from a secondary cache 50 into the predecoder 60. As explained above, the predecoder expands each 32 bit instruction in the frame to its full 64 bit wide form and prefixes the P and S fields. After predecoding the 512 bit wide instruction is transferred into the primary instruction cache 70. At the same time, tag is placed into the tag field 74 for that line.</p>
    <p>The instruction cache operates as a conventional physically-addressed instruction cache. In the example depicted in FIG. 8, the instruction cache will contain 512 bit fully-expanded instruction frames of eight instructions each organized in two compartments of 256 lines.</p>
    <p>Address sources for the instruction cache arrive at a multiplexer 80 that selects the next address to be fetched. Because instructions are always machine words, the low order two address bits &lt;1:0&gt; of the 32 bit address field supplied to multiplexer 80 are discarded. These two bits designate byte and half-word boundaries. Of the remaining 30 bits, the next three low order address bits &lt;4:2&gt;, which designate a particular instruction word in a frame, are sent directly via bus 81 to the associative crossbar (explained in conjunction with subsequent figures). The next low eight address bits &lt;12:5&gt; are supplied over bus 82 to the instruction cache 70 where they are used to select one of the 256 lines in the instruction cache. Finally, the remaining 19 bits of the virtual address &lt;31:13&gt; are sent to the translation lookaside buffer (TLB) 90. The TLB translates these bits into the high 19 bits of the physical address. The TLB then supplies them over bus 84 to the instruction cache. In the cache they are compared with the tag of the selected line, to determine if there is a "hit" or a "miss" in the instruction cache.</p>
    <p>If there is a hit in the instruction cache, indicating that the addressed instruction is present in the cache, then the selected frame containing the addressed instruction is transferred across the 512 bit wide bus 73 into the associative crossbar 100. The associative crossbar 100 then dispatches the addressed instruction, with the other instructions in its group, if any, to the appropriate pipelines over buses 110, 111, . . . , 117. Preferably the bit lines from the memory cells containing the bits of the instruction are themselves coupled to the associative crossbar. This eliminates the need for numerous sense amplifiers, and allows the crossbar to operate on the lower voltage swing information from the cache line directly, without the normally intervening driver circuitry to slow system operation.</p>
    <p>FIG. 9 is a block diagram illustrating in more detail the frame selection process. As shown, bits &lt;4:2&gt; of the virtual address are supplied directly to the associative crossbar 100 over bus 81. Bus 81, as explained above will preferably include a pair of conductors, the bit lines, for each data bit in the field. Bits &lt;12:5&gt; supplied over bus 82 are used to select a line in the instruction cache. The remaining 19 bits, translated into the 19 high order bits &lt;31:13&gt; of physical address, are used to compare against the tags of the two selected lines (one from each compartment of the cache) to determine if there is a hit in either compartment. If there is a hit, the two 512 bit wide frames are supplied to multiplexer 120. The choice of which line is ultimately supplied to associative crossbar 100 depends upon the real address bits &lt;31:13&gt; that are compared by comparators 125. The output from comparators 125 thus selects the appropriate frame for transfer to the crossbar 100.</p>
    <p>FIG. 10 illustrates in more detail the group select function of the associative crossbar. A 512 bit wide register 130, preferably formed by the SRAM cells in the instruction cache contains the frame of the instructions to be issued. For the purposes of illustration, register 130 is shown as containing a frame having three groups of instructions, with Group 0 including words W0, W1 and W2; Group 1 containing words W3, W4 and W5; and Group 2 containing words W6 and W7. For illustration, the instructions in Group 0 are to be dispatched to pipelines 1, 2 and 3; the instructions in Group 1 to pipelines 1, 3 and 6; and the instructions in Group 2 to pipelines 1 and 6. The three S bits (group identification field) of each instruction in the frame are brought out to an 8:1 multiplexer 140 over buses 131, 132, 133, . . . , 138. The S field of the next group of instructions to be executed is present in a 3 bit register 145. As shown in FIG. 10, the hypothetical contents of register 145 are 011. These bits have been loaded into register 145 using bus 81 described in conjunction with FIG. 9. Multiplexer 140 then compares the value in this register against the contents of the S field in each of the instruction words. If the two values match, the appropriate decoder 150 is enabled, permitting the instruction word to be processed on that clock cycle. If the values do not match, the decoder is disabled and the instruction words are not processed on that clock cycle. In the example depicted in FIG. 10, the contents of register 145 match the S field of the Group 1 instructions. The resulting output, supplied over bus 142, is communicated to S register 144 and then to the decoders via bus 146. The S register contents enable decoders 153, 154 and 155, all of which are in Group 001. As will be shown in FIG. 11, this will enable these instructions W3, W4 and W5 to be sent to the pipelines for processing.</p>
    <p>FIG. 11 is a block diagram illustrating the group dispatching of the instructions in the group to be executed. The same registers are shown across the upper portion of FIG. 11 as in the lower portion of FIG. 10. As shown in FIG. 11, the crossbar switch itself consists of two sets of crossing pathways. In the horizontal direction are the pipeline pathways 180, 181, . . . , 187. In the vertical direction are the instruction word paths, 190, 191, . . . , 197. Each of these pipeline and instruction pathways is themselves a bus for transferring the instruction word. Each horizontal pipeline pathway is coupled to a pipeline execution unit 200, 201, 202, . . . , 207. Each of the vertical instruction word pathways 190, 191, . . . , 197 is coupled to an appropriate portion of register 130 (FIG. 10).</p>
    <p>The decoders 170, 171, . . . , 177 associated with each instruction word pathway receive the 4 bit pipeline code from the instruction. Each decoder, for example decoder 170, provides as output eight 1 bit control lines. One of these control lines is associated with each pipeline pathway crossing of that instruction word pathway. Selection of a decoder as described with reference to FIG. 10 activates the output bit control line corresponding to that input pipe number. This signals the crossbar to close the switch between the word path associated with that decoder and the pipe path selected by that bit line. Establishing the cross connection between these two pathways causes a selected instruction word to flow into the selected pipeline. For example, decoder 173 has received the pipeline bits for word W3. Word W3 has associated with it pipeline path 1. The pipeline path 1 bits are decoded to activate switch 213 to supply instruction word W3 to pipeline execution unit 201 over pipeline path 181. In a similar manner, the identification of pipeline path 3 for decoder D4 activates switch 234 to supply instruction word W4 to pipeline path 3. Finally, the identification of pipeline 6 for word W5 in decoder D5 activates switch 265 to transfer instruction word W5 to pipeline execution unit 206 over pipeline pathway 186. Thus, instructions W3, W4 and W5 are executed by pipes 201, 203 and 206, respectively.</p>
    <p>The pipeline processing units 200, 201, . . . , 207 shown in FIG. 11 can carry out desired operations. In a preferred embodiment of the invention, each of the eight pipelines first includes a sense amplifier to detect the state of the signals on the bit lines. In one embodiment the pipelines include first and second arithmetic logic units; first and second floating point units; first and second load units; a store unit and a control unit. The particular pipeline to which a given instruction word is dispatched will depend upon hardware constraints as well as data dependencies.</p>
    <p>FIG. 12 is an example of a frame and how it will be executed by the pipeline processors 200-207 of FIG. 11. As shown in FIG. 12 the frame includes three groups of instructions. The first group, with group identification number 0, includes two instructions that can be executed by the arithmetic logic unit, a load instruction and a store instruction. Because all these instructions have been assigned the same group identification number by the compiler, all four instructions can execute in parallel. The second group of instructions consists of a single load instruction and two floating point instructions. Again, because each of these instructions has been assigned "Group 1," all three instructions can be executed in parallel. Finally, the last instruction word in the frame is a branch instruction that, based upon the compiler's decision, must be executed last.</p>
    <p>FIG. 13 illustrates the execution of the instructions in the frame shown in FIG. 12. As shown, during the first clock the Group 0 instructions execute, during the second clock the load and floating point instructions execute, and during the third clock the branch instruction executes. To prevent groups from being split across two instruction frames, an instruction frame may be only partially filled, where the last group is too large to fit entirely within the remaining space of the frame.</p>
    <p>FIG. 14 is a diagram illustrating another embodiment of the associative crossbar. In FIG. 14 nine pipelines 0-8 are shown coupled to the crossbar. The three bit program counter PC points to one of the instructions in the frame, in combination with the set of 8 group identification bits for the frame, indicating the group affiliation of each instruction, are used to enable a subset of the instructions in the frame. The enabled instructions are those at or above the address indicated by the PC that belong to the current group.</p>
    <p>The execution ports that connect to the pipelines specified by the pipeline identification bits of the enabled instructions are then selected to multiplex out the appropriate instructions from the current frame. If one or more of the pipelines is not ready to receive a new instruction, a set of hold latches at the output of the execution ports prevents any of the enabled instructions from issuing until the "busy" pipeline is free. Otherwise the instructions pass transparently through the hold latches into their respective pipelines. Accompanying the output of each port is a "port valid" signal that indicates whether the port has valid information to issue to the hold latch.</p>
    <p>FIG. 15 is a diagram illustrating the group select function in further detail. This figure illustrates the mechanism used to enable an addressed group of instructions within a frame. The program counter is first decoded into a set of 14 bit signals. Seven of these signals are combined with the eight group identifiers of the current frame to determine whether each of the seven instructions, 11 to 17, is or is not the start of a later group. This information can then be combined with the other 7 bit signals from the PC decoder to determine which of the eight instructions in the frame should be enabled. Using the pipeline identifying field each enabled instruction can be combined with the other 7 bit signal to determine which of the eight instructions in the frame should be enabled. Each such enabled instruction can then signal the execution port, as determined by the pipeline identifier, to multiplex out the enabled instruction. Thus if I2 is enabled, and the pipeline code is 5, the select line from I2 to port 5 is activated, causing I2 to flow to the hold latch at pipe 5.</p>
    <p>Because the instructions that start later groups are known, the system can decide easily which instruction starts the next group. This information is used to update the PC to the address of the next group of instructions. If no instruction in the frame begins the next group, i.e., the last instruction group has been dispatched to the pipelines, a flag is set. The flag causes the next frame of instructions to be brought into the crossbar. The PC is then reset to I0. Shown in the figure is an exemplary sequence of the values that the PC, the instruction enable bits and the next frame flag take on over a sequence of eight clocks extending over two frames.</p>
    <p>The processor architecture described above provides many unique advantages to a system using this invention. The system described is extremely flexible, enabling instructions to be executed sequentially or in parallel, depending entirely upon the "intelligence" of the compiler. As compiler technology improves, the described hardware can execute programs more rapidly, not being limited to any particular frame width, number of instructions capable of parallel execution, or other external constraints. Importantly, the associative crossbar aspect of this invention relies upon the content of the message being decoded, not upon an external control circuit acting independently of the instructions being executed. In essence, the associative crossbar is self directed. In the preferred embodiment the system is capable of a parallel issue of up to eight operations per cycle. For a more complete description of the associative crossbar, see copending U.S. application Ser. No. 08/147,797, filed Nov. 5, 1993, and entitled "Instruction Cache Associative Crossbar Switch."</p>
    <p>Although the foregoing has been a description of the preferred embodiment of the invention, it will be apparent to those of skill in the art that numerous modifications and variations may be made to the invention without departing from the scope as described herein. For example, arbitrary numbers of pipelines, arbitrary numbers of decoders, and different architectures may be employed, yet rely upon the system we have developed.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4437149">US4437149</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 17, 1980</td><td class="patent-data-table-td patent-date-value">Mar 13, 1984</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Information processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4847755">US4847755</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 31, 1985</td><td class="patent-data-table-td patent-date-value">Jul 11, 1989</td><td class="patent-data-table-td ">Mcc Development, Ltd.</td><td class="patent-data-table-td ">Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructions having natural concurrencies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4933837">US4933837</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 1, 1986</td><td class="patent-data-table-td patent-date-value">Jun 12, 1990</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for optimizing instruction processing in computer systems employing a combination of instruction cache and high speed consecutive transfer memories</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5055997">US5055997</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 9, 1990</td><td class="patent-data-table-td patent-date-value">Oct 8, 1991</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">System with plurality of processing elememts each generates respective instruction based upon portions of individual word received from a crossbar switch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5081575">US5081575</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 3, 1989</td><td class="patent-data-table-td patent-date-value">Jan 14, 1992</td><td class="patent-data-table-td ">Oryx Corporation</td><td class="patent-data-table-td ">Highly parallel computer architecture employing crossbar switch with selectable pipeline delay</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5101341">US5101341</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 2, 1988</td><td class="patent-data-table-td patent-date-value">Mar 31, 1992</td><td class="patent-data-table-td ">Edgcore Technology, Inc.</td><td class="patent-data-table-td ">Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5121502">US5121502</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 20, 1989</td><td class="patent-data-table-td patent-date-value">Jun 9, 1992</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">System for selectively communicating instructions from memory locations simultaneously or from the same memory locations sequentially to plurality of processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5129067">US5129067</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 1989</td><td class="patent-data-table-td patent-date-value">Jul 7, 1992</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Multiple instruction decoder for minimizing register port requirements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5151981">US5151981</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 13, 1990</td><td class="patent-data-table-td patent-date-value">Sep 29, 1992</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Instruction sampling instrumentation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5179680">US5179680</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 1991</td><td class="patent-data-table-td patent-date-value">Jan 12, 1993</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5197137">US5197137</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 28, 1989</td><td class="patent-data-table-td patent-date-value">Mar 23, 1993</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Computer architecture for the concurrent execution of sequential programs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5203002">US5203002</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 27, 1989</td><td class="patent-data-table-td patent-date-value">Apr 13, 1993</td><td class="patent-data-table-td ">Wetzel Glen F</td><td class="patent-data-table-td ">System with a multiport memory and N processing units for concurrently/individually executing 2N-multi-instruction-words at first/second transitions of a single clock cycle</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5214763">US5214763</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 10, 1990</td><td class="patent-data-table-td patent-date-value">May 25, 1993</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5226169">US5226169</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 26, 1991</td><td class="patent-data-table-td patent-date-value">Jul 6, 1993</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">System for execution of storage-immediate and storage-storage instructions within cache buffer storage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5233696">US5233696</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 28, 1990</td><td class="patent-data-table-td patent-date-value">Aug 3, 1993</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Microprocessor having precoder unit and main decoder unit operating in pipeline processing manner</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5297255">US5297255</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 1989</td><td class="patent-data-table-td patent-date-value">Mar 22, 1994</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Parallel computer comprised of processor elements having a local memory and an enhanced data transfer mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5297281">US5297281</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 13, 1992</td><td class="patent-data-table-td patent-date-value">Mar 22, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multiple sequence processor system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5299321">US5299321</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 26, 1993</td><td class="patent-data-table-td patent-date-value">Mar 29, 1994</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Parallel processing device to operate with parallel execute instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0449661A2?cl=en">EP0449661A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 28, 1991</td><td class="patent-data-table-td patent-date-value">Oct 2, 1991</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Computer for Simultaneously executing plural instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0496928A2?cl=en">EP0496928A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 1991</td><td class="patent-data-table-td patent-date-value">Aug 5, 1992</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Compounding preprocessor for cache</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Agerwala, Tilak, et al., "<a href='http://scholar.google.com/scholar?q="High+Performance+Reduced+Instruction+Set+Processors%2C"'>High Performance Reduced Instruction Set Processors,</a>" IBM Research Report No. 12434 (#55845) (Jan. 9, 1987), IBM Thomas J. Watson Research Center, Yorktown Heights, New York.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Agerwala, Tilak, et al., High Performance Reduced Instruction Set Processors, IBM Research Report No. 12434 ( 55845) (Jan. 9, 1987), IBM Thomas J. Watson Research Center, Yorktown Heights, New York.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Allison, "<a href='http://scholar.google.com/scholar?q="DEC+7000%2F10000+model+600+AXP+multiprocessor+server%2C"'>DEC 7000/10000 model 600 AXP multiprocessor server,</a>" IEEE 1063-6390/93, pp. 456-464 (1993).</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Allison, DEC 7000/10000 model 600 AXP multiprocessor server, IEEE 1063 6390/93, pp. 456 464 (1993).</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bakoglu, H. B., et al., "<a href='http://scholar.google.com/scholar?q="The+IBM+RISC+System%2F6000+Processor%3A+Hardware+Overview%2C"'>The IBM RISC System/6000 Processor: Hardware Overview,</a>" IBM J. Res. Develop. (Jan. 1990) 34(1):12-22.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Bakoglu, H. B., et al., The IBM RISC System/6000 Processor: Hardware Overview, IBM J. Res. Develop. (Jan. 1990) 34(1):12 22.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Case et al., "<a href='http://scholar.google.com/scholar?q="DEC+enters+microprocessor+business+with+alpha%2C"'>DEC enters microprocessor business with alpha,</a>" Microprocessor Report 6(3):1,6-14 (Mar. 4, 1992).</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Case et al., DEC enters microprocessor business with alpha, Microprocessor Report 6(3):1,6 14 (Mar. 4, 1992).</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">De Gloria, Alessandro, et al., Processing Comp. Euro. 1992, May 4, 1992, "<a href='http://scholar.google.com/scholar?q="A+programmable+instruction+format+extension+to+VLIW+architectures"'>A programmable instruction format extension to VLIW architectures</a>", pp. 35-40.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">De Gloria, Alessandro, et al., Processing Comp. Euro. 1992, May 4, 1992, A programmable instruction format extension to VLIW architectures , pp. 35 40.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Dutton, "<a href='http://scholar.google.com/scholar?q="The+design+of+the+DEC+3000+model+500+AXP+workstation%2C"'>The design of the DEC 3000 model 500 AXP workstation,</a>" IEEE 1063-6390/93, pp. 449-455 (1993).</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Dutton, The design of the DEC 3000 model 500 AXP workstation, IEEE 1063 6390/93, pp. 449 455 (1993).</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fisher, Joseph A., et al., "<a href='http://scholar.google.com/scholar?q="Parallel+Processing%3A+A+Smart+Compiler+and+a+Dumb+Machine%2C"'>Parallel Processing: A Smart Compiler and a Dumb Machine,</a>" Proceedings of the ACM SIGPLAN '84 Symposium on Compiler Construction, SIGPLAN Notices (Jun. 1984) 19(6):37-47.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Fisher, Joseph A., et al., Parallel Processing: A Smart Compiler and a Dumb Machine, Proceedings of the ACM SIGPLAN 84 Symposium on Compiler Construction, SIGPLAN Notices (Jun. 1984) 19(6):37 47.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Grove et al., "<a href='http://scholar.google.com/scholar?q="GEM+optimizing+compliers+for+alpha+AXP+systems%2C"'>GEM optimizing compliers for alpha AXP systems,</a>" IEEE 1063-6390/93, pp. 465-473 (1993).</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Grove et al., GEM optimizing compliers for alpha AXP systems, IEEE 1063 6390/93, pp. 465 473 (1993).</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Minagawa, Kenji, et al., IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, May 9 10, 1991, Pre decoding mechanism for superscalar architecture , pp. 21 24.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Minagawa, Kenji, et al., IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, May 9-10, 1991, "<a href='http://scholar.google.com/scholar?q="Pre-decoding+mechanism+for+superscalar+architecture"'>Pre-decoding mechanism for superscalar architecture</a>", pp. 21-24.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Patterson, David A., et al., Computer Architecture A Quantitative Approach , Morgan Kaufmann Publishers, Inc., San Mateo Calif., 1990, Table of Contents, pp. xi xv.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patterson, David A., et al., Computer Architecture--A Quantitative Approach, Morgan Kaufmann Publishers, Inc., San Mateo Calif., 1990, Table of Contents, pp. xi-xv.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5671431">US5671431</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 18, 1993</td><td class="patent-data-table-td patent-date-value">Sep 23, 1997</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Method for processing user program on a parallel computer system by inserting a tag during compiling</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5790880">US5790880</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 4, 1996</td><td class="patent-data-table-td patent-date-value">Aug 4, 1998</td><td class="patent-data-table-td ">Advanced Micro Devices</td><td class="patent-data-table-td ">Microprocessor configured to dynamically connect processing elements according to data dependencies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5802386">US5802386</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 19, 1996</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Latency-based scheduling of instructions in a superscalar processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5819059">US5819059</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 12, 1995</td><td class="patent-data-table-td patent-date-value">Oct 6, 1998</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Predecode unit adapted for variable byte-length instruction set processors and method of operating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5828895">US5828895</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 20, 1995</td><td class="patent-data-table-td patent-date-value">Oct 27, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Methods and system for predecoding instructions in a superscalar data processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5848288">US5848288</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 20, 1995</td><td class="patent-data-table-td patent-date-value">Dec 8, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for accommodating different issue width implementations of VLIW architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5852727">US5852727</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 10, 1997</td><td class="patent-data-table-td patent-date-value">Dec 22, 1998</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Instruction scanning unit for locating instructions via parallel scanning of start and end byte information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5867680">US5867680</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 24, 1996</td><td class="patent-data-table-td patent-date-value">Feb 2, 1999</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Microprocessor configured to simultaneously dispatch microcode and directly-decoded instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5872947">US5872947</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td patent-date-value">Feb 16, 1999</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Instruction classification circuit configured to classify instructions into a plurality of instruction types prior to decoding said instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5884058">US5884058</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 18, 1997</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method for concurrently dispatching microcode and directly-decoded instructions in a microprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5940602">US5940602</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 11, 1997</td><td class="patent-data-table-td patent-date-value">Aug 17, 1999</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Superscaler microprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5958042">US5958042</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 11, 1996</td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Grouping logic circuit in a pipelined superscalar processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5974537">US5974537</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 29, 1997</td><td class="patent-data-table-td patent-date-value">Oct 26, 1999</td><td class="patent-data-table-td ">Philips Electronics North America Corporation</td><td class="patent-data-table-td ">Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5983336">US5983336</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 1996</td><td class="patent-data-table-td patent-date-value">Nov 9, 1999</td><td class="patent-data-table-td ">Elbrush International Limited</td><td class="patent-data-table-td ">Method and apparatus for packing and unpacking wide instruction word using pointers and masks to shift word syllables to designated execution units groups</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5996062">US5996062</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1996</td><td class="patent-data-table-td patent-date-value">Nov 30, 1999</td><td class="patent-data-table-td ">Intergraph Corporation</td><td class="patent-data-table-td ">Method and apparatus for controlling an instruction pipeline in a data processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6006320">US6006320</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 21, 1999</td><td class="patent-data-table-td patent-date-value">Dec 21, 1999</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Processor architecture with independent OS resources</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6047368">US6047368</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 1997</td><td class="patent-data-table-td patent-date-value">Apr 4, 2000</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Processor architecture including grouping circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6061786">US6061786</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 23, 1998</td><td class="patent-data-table-td patent-date-value">May 9, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Processor configured to select a next fetch address by partially decoding a byte of a control transfer instruction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6067644">US6067644</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 15, 1998</td><td class="patent-data-table-td patent-date-value">May 23, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method monitoring instruction progress within a processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6076159">US6076159</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 12, 1997</td><td class="patent-data-table-td patent-date-value">Jun 13, 2000</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Execution of a loop instructing in a loop pipeline after detection of a first occurrence of the loop instruction in an integer pipeline</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6134649">US6134649</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 23, 1998</td><td class="patent-data-table-td patent-date-value">Oct 17, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Control transfer indication in predecode which identifies control transfer instruction and an alternate feature of an instruction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6141745">US6141745</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 30, 1998</td><td class="patent-data-table-td patent-date-value">Oct 31, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Functional bit identifying a prefix byte via a particular state regardless of type of instruction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6161172">US6161172</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 23, 1998</td><td class="patent-data-table-td patent-date-value">Dec 12, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method for concurrently dispatching microcode and directly-decoded instructions in a microprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6167506">US6167506</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 23, 1998</td><td class="patent-data-table-td patent-date-value">Dec 26, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Replacing displacement in control transfer instruction with encoding indicative of target address, including offset and target cache line location</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6175908">US6175908</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 1998</td><td class="patent-data-table-td patent-date-value">Jan 16, 2001</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Variable byte-length instructions using state of function bit of second byte of plurality of instructions bytes as indicative of whether first byte is a prefix byte</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6178500">US6178500</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 1998</td><td class="patent-data-table-td patent-date-value">Jan 23, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Vector packing and saturation detection in the vector permute unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6349381">US6349381</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 25, 2000</td><td class="patent-data-table-td patent-date-value">Feb 19, 2002</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Pipelined instruction dispatch unit in a superscalar processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6408377">US6408377</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 26, 2001</td><td class="patent-data-table-td patent-date-value">Jun 18, 2002</td><td class="patent-data-table-td ">Rise Technology Company</td><td class="patent-data-table-td ">Dynamic allocation of resources in multiple microprocessor pipelines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6418527">US6418527</a></td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td patent-date-value">Jul 9, 2002</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processor instruction system for grouping instructions with or without a common prefix and data processing system that uses two or more instruction grouping methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6438664">US6438664</a></td><td class="patent-data-table-td patent-date-value">Oct 27, 1999</td><td class="patent-data-table-td patent-date-value">Aug 20, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Microcode patch device and method for patching microcode using match registers and patch routines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6457117">US6457117</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td patent-date-value">Sep 24, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Processor configured to predecode relative control transfer instructions and replace displacements therein with a target address</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6651164">US6651164</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 14, 1999</td><td class="patent-data-table-td patent-date-value">Nov 18, 2003</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">System and method for detecting an erroneous data hazard between instructions of an instruction group and resulting from a compiler grouping error</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6725357">US6725357</a></td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td patent-date-value">Apr 20, 2004</td><td class="patent-data-table-td ">Stmicroelectronics S.A.</td><td class="patent-data-table-td ">Making available instructions in double slot FIFO queue coupled to execution units to third execution unit at substantially the same time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6742110">US6742110</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 1, 1999</td><td class="patent-data-table-td patent-date-value">May 25, 2004</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Preventing the execution of a set of instructions in parallel based on an indication that the instructions were erroneously pre-coded for parallel execution</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6834336">US6834336</a></td><td class="patent-data-table-td patent-date-value">May 24, 2002</td><td class="patent-data-table-td patent-date-value">Dec 21, 2004</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Processor for executing highly efficient VLIW</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6868490">US6868490</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2000</td><td class="patent-data-table-td patent-date-value">Mar 15, 2005</td><td class="patent-data-table-td ">Pts Corporation</td><td class="patent-data-table-td ">Methods and apparatus for providing context switching between software tasks with reconfigurable control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7000135">US7000135</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 8, 2002</td><td class="patent-data-table-td patent-date-value">Feb 14, 2006</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Clock control method and information processing device employing the clock control method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7013454">US7013454</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 22, 2001</td><td class="patent-data-table-td patent-date-value">Mar 14, 2006</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Thread suspension system and method using trapping instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7020765">US7020765</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 27, 2002</td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Marking queue for simultaneous execution of instructions in code block specified by conditional execution instruction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7117343">US7117343</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 4, 2001</td><td class="patent-data-table-td patent-date-value">Oct 3, 2006</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Fetching instructions to instruction buffer for simultaneous execution with long instruction sensing or buffer overwrite control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7143268">US7143268</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 29, 2000</td><td class="patent-data-table-td patent-date-value">Nov 28, 2006</td><td class="patent-data-table-td ">Stmicroelectronics, Inc.</td><td class="patent-data-table-td ">Circuit and method for instruction compression and dispersal in wide-issue processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7162621">US7162621</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 2001</td><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Virtual instruction expansion based on template and parameter selector information specifying sign-extension or concentration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7281119">US7281119</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td patent-date-value">Oct 9, 2007</td><td class="patent-data-table-td ">Stmicroelectronics S.A.</td><td class="patent-data-table-td ">Selective vertical and horizontal dependency resolution via split-bit propagation in a mixed-architecture system having superscalar and VLIW modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7401328">US7401328</a></td><td class="patent-data-table-td patent-date-value">Dec 18, 2003</td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td ">Lsi Corporation</td><td class="patent-data-table-td ">Software-implemented grouping techniques for use in a superscalar data processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7418578">US7418578</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2005</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Verisilicon Holdings (Cayman Islands) Co. Ltd.</td><td class="patent-data-table-td ">Simultaneously assigning corresponding entry in multiple queues of multi-stage entries for storing condition attributes for validating simultaneously executed conditional execution instruction groups</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7430653">US7430653</a></td><td class="patent-data-table-td patent-date-value">Aug 2, 1999</td><td class="patent-data-table-td patent-date-value">Sep 30, 2008</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Pipelined processor with multi-cycle grouping for instruction dispatch with inter-group and intra-group dependency checking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7493607">US7493607</a></td><td class="patent-data-table-td patent-date-value">Jul 9, 2002</td><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">Bluerisc Inc.</td><td class="patent-data-table-td ">Statically speculative compilation and execution</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7526637">US7526637</a></td><td class="patent-data-table-td patent-date-value">Jun 15, 2006</td><td class="patent-data-table-td patent-date-value">Apr 28, 2009</td><td class="patent-data-table-td ">Electronics And Telecommunications Research Institute</td><td class="patent-data-table-td ">Adaptive execution method for multithreaded processor-based parallel system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7594221">US7594221</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 20, 2004</td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Method and apparatus for translating binary code</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7599981">US7599981</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 2001</td><td class="patent-data-table-td patent-date-value">Oct 6, 2009</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Binary polynomial multiplier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7617388">US7617388</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 2006</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Virtual instruction expansion using parameter selector defining logic operation on parameters for template opcode substitution</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7711763">US7711763</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 2001</td><td class="patent-data-table-td patent-date-value">May 4, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Microprocessor instructions for performing polynomial arithmetic operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7831961">US7831961</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 2006</td><td class="patent-data-table-td patent-date-value">Nov 9, 2010</td><td class="patent-data-table-td ">Oracle America, Inc.</td><td class="patent-data-table-td ">Cooperative preemption mechanism for garbage-collected multi-threaded computation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7860911">US7860911</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Extended precision accumulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7861061">US7861061</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 23, 2003</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">STMicroelectronics (R&amp;D) Ltd.</td><td class="patent-data-table-td ">Processor instruction including option bits encoding which instructions of an instruction packet to execute</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7937538">US7937538</a></td><td class="patent-data-table-td patent-date-value">May 7, 2009</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Qst Holdings, Llc</td><td class="patent-data-table-td ">External memory controller node</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7937539">US7937539</a></td><td class="patent-data-table-td patent-date-value">May 7, 2009</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Qst Holdings, Llc</td><td class="patent-data-table-td ">External memory controller node</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7941614">US7941614</a></td><td class="patent-data-table-td patent-date-value">May 7, 2009</td><td class="patent-data-table-td patent-date-value">May 10, 2011</td><td class="patent-data-table-td ">QST, Holdings, Inc</td><td class="patent-data-table-td ">External memory controller node</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7962723">US7962723</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 9, 2009</td><td class="patent-data-table-td patent-date-value">Jun 14, 2011</td><td class="patent-data-table-td ">Gerald George Pechanek</td><td class="patent-data-table-td ">Methods and apparatus storing expanded width instructions in a VLIW memory deferred execution</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7979646">US7979646</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 2008</td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td ">Qst Holdings, Inc.</td><td class="patent-data-table-td ">External memory controller node</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7984247">US7984247</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 2008</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">Qst Holdings Llc</td><td class="patent-data-table-td ">External memory controller node</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7996671">US7996671</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 2004</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Bluerisc Inc.</td><td class="patent-data-table-td ">Security of program executables and microprocessors based on compiler-architecture interaction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8127115">US8127115</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 2009</td><td class="patent-data-table-td patent-date-value">Feb 28, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Group formation with multiple taken branches per group</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8145883">US8145883</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 12, 2010</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Qualcomm Incorporation</td><td class="patent-data-table-td ">Preloading instructions from an instruction set other than a currently executing instruction set</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8219784">US8219784</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 9, 2008</td><td class="patent-data-table-td patent-date-value">Jul 10, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Assigning and pre-decoding group ID and tag ID prior to dispatching instructions in out-of-order processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8266388">US8266388</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 2011</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Qst Holdings Llc</td><td class="patent-data-table-td ">External memory controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8447958">US8447958</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 2009</td><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td ">Bridge Crossing, Llc</td><td class="patent-data-table-td ">Substituting portion of template instruction parameter with selected virtual instruction parameter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8607209">US8607209</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 18, 2005</td><td class="patent-data-table-td patent-date-value">Dec 10, 2013</td><td class="patent-data-table-td ">Bluerisc Inc.</td><td class="patent-data-table-td ">Energy-focused compiler-assisted branch prediction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8612958">US8612958</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 2011</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Program converting apparatus and program conversion method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8769214">US8769214</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">Qst Holdings Llc</td><td class="patent-data-table-td ">External memory controller node</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8782196">US8782196</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2012</td><td class="patent-data-table-td patent-date-value">Jul 15, 2014</td><td class="patent-data-table-td ">Sviral, Inc.</td><td class="patent-data-table-td ">Hardware task manager</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100037039">US20100037039</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 19, 2007</td><td class="patent-data-table-td patent-date-value">Feb 11, 2010</td><td class="patent-data-table-td ">Takahiro Kumura</td><td class="patent-data-table-td ">Instruction operation code generation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110252410">US20110252410</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 2011</td><td class="patent-data-table-td patent-date-value">Oct 13, 2011</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Program converting apparatus and program conversion method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE38599">USRE38599</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 7, 2003</td><td class="patent-data-table-td patent-date-value">Sep 21, 2004</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Pipelined instruction dispatch unit in a superscalar processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0994413A2?cl=en">EP0994413A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 27, 1999</td><td class="patent-data-table-td patent-date-value">Apr 19, 2000</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processing system with conditional execution of extended compound instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1050810A1?cl=en">EP1050810A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 3, 1999</td><td class="patent-data-table-td patent-date-value">Nov 8, 2000</td><td class="patent-data-table-td ">STMicroelectronics SA</td><td class="patent-data-table-td ">A computer system comprising multiple functional units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2000079394A1?cl=en">WO2000079394A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 2000</td><td class="patent-data-table-td patent-date-value">Dec 28, 2000</td><td class="patent-data-table-td ">Bops Inc</td><td class="patent-data-table-td ">Methods and apparatus for providing manifold array (manarray) program context switch with array reconfiguration control</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S023000">712/23</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09049">712/E09.049</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09071">712/E09.071</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09055">712/E09.055</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S024000">712/24</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09054">712/E09.054</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009380000">G06F9/38</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3885">G06F9/3885</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3853">G06F9/3853</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3802">G06F9/3802</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/382">G06F9/382</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=jURABAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3836">G06F9/3836</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F9/38C2</span>, <span class="nested-value">G06F9/38B</span>, <span class="nested-value">G06F9/38T</span>, <span class="nested-value">G06F9/38E6</span>, <span class="nested-value">G06F9/38E</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 3, 2011</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF FIRST LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY &amp; CO. INCORPORATED;REEL/FRAME:025892/0299</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH CHINA, INC., CHINA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF FIRST LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY &amp; CO. INCORPORATED;REEL/FRAME:025892/0299</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH DC CORPORATION - SUBSIDIARY 3, ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">Z/I IMAGING CORPORATION, ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH SERVICES COMPANY, ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">COADE INTERMEDIATE HOLDINGS, INC., ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF FIRST LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY &amp; CO. INCORPORATED;REEL/FRAME:025892/0299</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH DISC, INC., ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">M&amp;S COMPUTING INVESTMENTS, INC., ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH ASIA PACIFIC, INC., AUSTRALIA</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH HOLDING COMPANY (F/K/A COBALT HOLDING C</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF FIRST LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY &amp; CO. INCORPORATED;REEL/FRAME:025892/0299</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH PP&amp;M US HOLDING, INC., ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF FIRST LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY &amp; CO. INCORPORATED;REEL/FRAME:025892/0299</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH (ITALIA), LLC, ITALY</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH CORPORATION, ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ENGINEERING PHYSICS SOFTWARE, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH TECHNOLOGIES COMPANY, NEVADA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH TECHNOLOGIES COMPANY, NEVADA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">WORLDWIDE SERVICES, INC., ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">COADE HOLDINGS, INC., ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECOND LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION;REEL/FRAME:025892/0028</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH EUROPEAN MANUFACTURING, LLC, NETHERLAND</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101028</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF FIRST LIEN INTELLECTUAL PROPERTY SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY &amp; CO. INCORPORATED;REEL/FRAME:025892/0299</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 29, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070420</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 19, 2008</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1, 6, 10, 11, 16, 20 AND 23 IS CONFIRMED. CLAIMS 2-5, 7-9, 12-15, 17-19AND 21-22 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 31, 2008</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 24, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 11, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH CORPORATION, ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO FOOTHILL, INC. (FORMERLY KNOWN AS FOOTHILL CAPITAL CORPORATION);REEL/FRAME:018746/0019</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061222</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MORGAN STANLEY &amp; CO. INCORPORATED, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECOND LIEN INTELLECTUAL PROPERTY SECURITY AGREEMENT;ASSIGNORS:COBALT HOLDING COMPANY;INTERGRAPH CORPORATION;COBALT MERGER CORP.;AND OTHERS;REEL/FRAME:018746/0234</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061129</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO FOOTHILL, INC. (FORMERLY KNOWN AS FOOTHILL CAPITAL CORPORATION);REEL/FRAME:018746/0010</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MORGAN STANLEY &amp; CO. INCORPORATED,NEW YORK</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MORGAN STANLEY &amp; CO. INCORPORATED, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">FIRST LIEN INTELLECTUAL PROPERTY SECURITY AGREEMENT;ASSIGNORS:COBALT HOLDING COMPANY;INTERGRAPH CORPORATION;COBALT MERGER CORP.;AND OTHERS;REEL/FRAME:018731/0501</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061129</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MORGAN STANLEY &amp; CO. INCORPORATED,NEW YORK</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 24, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 28, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH HARDWARD TECHNOLOGIES COMPANY, NEVADA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERGRAPH CORPORATION;REEL/FRAME:013045/0675</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20020625</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH HARDWARD TECHNOLOGIES COMPANY 2325-B RE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERGRAPH CORPORATION /AR;REEL/FRAME:013045/0675</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 16, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FOOTHILL CAPITAL CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:INTEGRAPH CORPORATION;REEL/FRAME:010425/0955</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19991130</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FOOTHILL CAPITAL CORPORATION SUITE 1500 11111 SANT</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 12, 1999</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 19, 1997</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERGRAPH CORPORATION, ALABAMA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION AND RELEASE;ASSIGNOR:CITICORP USA, INC.;REEL/FRAME:008454/0190</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19970106</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 21, 1997</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FOOTHILL CAPITAL CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:INTERGRAPH CORPORATION;REEL/FRAME:008239/0350</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19961220</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 10, 1995</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITICORP USA, INC., NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:INTERGRAPH CORPORATION;REEL/FRAME:007662/0422</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19951006</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1T5mtlCXiQxn1cW17wOvFZKNSB_g\u0026id=jURABAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2zZmBkOcPSq56gshLT3UDUPE8vIQ\u0026id=jURABAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U09vOeJcOhetpS26wRd48fgOKi7hQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Software_scheduled_superscalar_computer.pdf?id=jURABAABERAJ\u0026output=pdf\u0026sig=ACfU3U1rWhRGB_kaMGzA3CrZmJc32SXNig"},"sample_url":"http://www.google.com/patents/reader?id=jURABAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>