# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RatMem.ip_user_files/bd/design_relcache/ip/design_relcache_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_e885_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
