

================================================================
== Vitis HLS Report for 'keccak_absorb_19'
================================================================
* Date:           Fri Mar 10 17:36:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.300 us|  1.300 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     247|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|     136|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     136|     364|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln31_15_fu_214_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_16_fu_239_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_17_fu_258_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_18_fu_277_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_19_fu_296_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_20_fu_315_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_21_fu_334_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_fu_193_p2     |         +|   0|  0|  15|           8|           8|
    |i_71_fu_170_p2         |         +|   0|  0|  11|           3|           1|
    |icmp_ln416_fu_164_p2   |      icmp|   0|  0|   8|           3|           3|
    |or_ln31_14_fu_230_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln31_15_fu_249_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln31_16_fu_268_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln31_17_fu_287_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln31_18_fu_306_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln31_19_fu_325_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln31_fu_204_p2      |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |s_d0                   |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 247|         177|         151|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    3|          6|
    |i_36_fu_52                   |   9|          2|    3|          6|
    |m_address0                   |  21|          5|    8|         40|
    |m_address1                   |  21|          5|    8|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 117|         27|   27|        105|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_36_fu_52                   |   3|   0|    3|          0|
    |icmp_ln416_reg_381           |   1|   0|    1|          0|
    |m_load_1_reg_416             |   8|   0|    8|          0|
    |m_load_2_reg_436             |   8|   0|    8|          0|
    |m_load_3_reg_441             |   8|   0|    8|          0|
    |m_load_4_reg_456             |   8|   0|    8|          0|
    |m_load_5_reg_461             |   8|   0|    8|          0|
    |m_load_reg_411               |   8|   0|    8|          0|
    |m_offset_cast_reg_371        |   7|   0|    8|          1|
    |s_addr_reg_405               |   3|   0|    5|          2|
    |s_load_reg_431               |  64|   0|   64|          0|
    |shl_ln_reg_385               |   3|   0|    6|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 136|   0|  142|          6|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  keccak_absorb.19|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  keccak_absorb.19|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  keccak_absorb.19|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  keccak_absorb.19|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  keccak_absorb.19|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  keccak_absorb.19|  return value|
|s_address0  |  out|    5|   ap_memory|                 s|         array|
|s_ce0       |  out|    1|   ap_memory|                 s|         array|
|s_we0       |  out|    1|   ap_memory|                 s|         array|
|s_d0        |  out|   64|   ap_memory|                 s|         array|
|s_address1  |  out|    5|   ap_memory|                 s|         array|
|s_ce1       |  out|    1|   ap_memory|                 s|         array|
|s_q1        |   in|   64|   ap_memory|                 s|         array|
|m_address0  |  out|    8|   ap_memory|                 m|         array|
|m_ce0       |  out|    1|   ap_memory|                 m|         array|
|m_q0        |   in|    8|   ap_memory|                 m|         array|
|m_address1  |  out|    8|   ap_memory|                 m|         array|
|m_ce1       |  out|    1|   ap_memory|                 m|         array|
|m_q1        |   in|    8|   ap_memory|                 m|         array|
|m_offset    |   in|    7|     ap_none|          m_offset|        scalar|
+------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_36 = alloca i32 1"   --->   Operation 8 'alloca' 'i_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %m_offset"   --->   Operation 9 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_offset_cast = zext i7 %m_offset_read"   --->   Operation 10 'zext' 'm_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_36"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i3 %i_36" [dilithium2/fips202.c:416]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 16 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp_eq  i3 %i, i3 6" [dilithium2/fips202.c:416]   --->   Operation 17 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.34ns)   --->   "%i_71 = add i3 %i, i3 1" [dilithium2/fips202.c:416]   --->   Operation 18 'add' 'i_71' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc64.split, void %if.end105" [dilithium2/fips202.c:416]   --->   Operation 19 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i" [dilithium2/fips202.c:416]   --->   Operation 20 'zext' 'zext_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3 0" [dilithium2/fips202.c:417]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %shl_ln" [dilithium2/fips202.c:31]   --->   Operation 22 'zext' 'zext_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.66ns)   --->   "%add_ln31 = add i8 %zext_ln31, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 23 'add' 'add_ln31' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31_37 = zext i8 %add_ln31" [dilithium2/fips202.c:31]   --->   Operation 24 'zext' 'zext_ln31_37' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i8 %m, i64 0, i64 %zext_ln31_37" [dilithium2/fips202.c:31]   --->   Operation 25 'getelementptr' 'm_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%m_load = load i8 %m_addr" [dilithium2/fips202.c:31]   --->   Operation 26 'load' 'm_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_15)   --->   "%or_ln31 = or i6 %shl_ln, i6 1" [dilithium2/fips202.c:31]   --->   Operation 27 'or' 'or_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_15)   --->   "%zext_ln31_38 = zext i6 %or_ln31" [dilithium2/fips202.c:31]   --->   Operation 28 'zext' 'zext_ln31_38' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_15 = add i8 %zext_ln31_38, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 29 'add' 'add_ln31_15' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln31_39 = zext i8 %add_ln31_15" [dilithium2/fips202.c:31]   --->   Operation 30 'zext' 'zext_ln31_39' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr i8 %m, i64 0, i64 %zext_ln31_39" [dilithium2/fips202.c:31]   --->   Operation 31 'getelementptr' 'm_addr_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%m_load_1 = load i8 %m_addr_1" [dilithium2/fips202.c:31]   --->   Operation 32 'load' 'm_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln416" [dilithium2/fips202.c:417]   --->   Operation 33 'getelementptr' 's_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 34 'load' 's_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 35 [1/1] (1.32ns)   --->   "%store_ln416 = store i3 %i_71, i3 %i_36" [dilithium2/fips202.c:416]   --->   Operation 35 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 36 [1/2] (2.77ns)   --->   "%m_load = load i8 %m_addr" [dilithium2/fips202.c:31]   --->   Operation 36 'load' 'm_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 37 [1/2] (2.77ns)   --->   "%m_load_1 = load i8 %m_addr_1" [dilithium2/fips202.c:31]   --->   Operation 37 'load' 'm_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_16)   --->   "%or_ln31_14 = or i6 %shl_ln, i6 2" [dilithium2/fips202.c:31]   --->   Operation 38 'or' 'or_ln31_14' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_16)   --->   "%zext_ln31_40 = zext i6 %or_ln31_14" [dilithium2/fips202.c:31]   --->   Operation 39 'zext' 'zext_ln31_40' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_16 = add i8 %zext_ln31_40, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 40 'add' 'add_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln31_41 = zext i8 %add_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 41 'zext' 'zext_ln31_41' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr i8 %m, i64 0, i64 %zext_ln31_41" [dilithium2/fips202.c:31]   --->   Operation 42 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.77ns)   --->   "%m_load_2 = load i8 %m_addr_2" [dilithium2/fips202.c:31]   --->   Operation 43 'load' 'm_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_17)   --->   "%or_ln31_15 = or i6 %shl_ln, i6 3" [dilithium2/fips202.c:31]   --->   Operation 44 'or' 'or_ln31_15' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_17)   --->   "%zext_ln31_42 = zext i6 %or_ln31_15" [dilithium2/fips202.c:31]   --->   Operation 45 'zext' 'zext_ln31_42' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_17 = add i8 %zext_ln31_42, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 46 'add' 'add_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln31_43 = zext i8 %add_ln31_17" [dilithium2/fips202.c:31]   --->   Operation 47 'zext' 'zext_ln31_43' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr i8 %m, i64 0, i64 %zext_ln31_43" [dilithium2/fips202.c:31]   --->   Operation 48 'getelementptr' 'm_addr_3' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%m_load_3 = load i8 %m_addr_3" [dilithium2/fips202.c:31]   --->   Operation 49 'load' 'm_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 50 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 50 'load' 's_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.43>
ST_3 : Operation 51 [1/2] (2.77ns)   --->   "%m_load_2 = load i8 %m_addr_2" [dilithium2/fips202.c:31]   --->   Operation 51 'load' 'm_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 52 [1/2] (2.77ns)   --->   "%m_load_3 = load i8 %m_addr_3" [dilithium2/fips202.c:31]   --->   Operation 52 'load' 'm_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_18)   --->   "%or_ln31_16 = or i6 %shl_ln, i6 4" [dilithium2/fips202.c:31]   --->   Operation 53 'or' 'or_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_18)   --->   "%zext_ln31_44 = zext i6 %or_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 54 'zext' 'zext_ln31_44' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_18 = add i8 %zext_ln31_44, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 55 'add' 'add_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln31_45 = zext i8 %add_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 56 'zext' 'zext_ln31_45' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr i8 %m, i64 0, i64 %zext_ln31_45" [dilithium2/fips202.c:31]   --->   Operation 57 'getelementptr' 'm_addr_4' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%m_load_4 = load i8 %m_addr_4" [dilithium2/fips202.c:31]   --->   Operation 58 'load' 'm_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_19)   --->   "%or_ln31_17 = or i6 %shl_ln, i6 5" [dilithium2/fips202.c:31]   --->   Operation 59 'or' 'or_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_19)   --->   "%zext_ln31_46 = zext i6 %or_ln31_17" [dilithium2/fips202.c:31]   --->   Operation 60 'zext' 'zext_ln31_46' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_19 = add i8 %zext_ln31_46, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 61 'add' 'add_ln31_19' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln31_47 = zext i8 %add_ln31_19" [dilithium2/fips202.c:31]   --->   Operation 62 'zext' 'zext_ln31_47' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr i8 %m, i64 0, i64 %zext_ln31_47" [dilithium2/fips202.c:31]   --->   Operation 63 'getelementptr' 'm_addr_5' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.77ns)   --->   "%m_load_5 = load i8 %m_addr_5" [dilithium2/fips202.c:31]   --->   Operation 64 'load' 'm_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 65 [1/2] (2.77ns)   --->   "%m_load_4 = load i8 %m_addr_4" [dilithium2/fips202.c:31]   --->   Operation 65 'load' 'm_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 66 [1/2] (2.77ns)   --->   "%m_load_5 = load i8 %m_addr_5" [dilithium2/fips202.c:31]   --->   Operation 66 'load' 'm_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_20)   --->   "%or_ln31_18 = or i6 %shl_ln, i6 6" [dilithium2/fips202.c:31]   --->   Operation 67 'or' 'or_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_20)   --->   "%zext_ln31_48 = zext i6 %or_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 68 'zext' 'zext_ln31_48' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_20 = add i8 %zext_ln31_48, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 69 'add' 'add_ln31_20' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31_49 = zext i8 %add_ln31_20" [dilithium2/fips202.c:31]   --->   Operation 70 'zext' 'zext_ln31_49' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr i8 %m, i64 0, i64 %zext_ln31_49" [dilithium2/fips202.c:31]   --->   Operation 71 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.77ns)   --->   "%m_load_6 = load i8 %m_addr_6" [dilithium2/fips202.c:31]   --->   Operation 72 'load' 'm_load_6' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_21)   --->   "%or_ln31_19 = or i6 %shl_ln, i6 7" [dilithium2/fips202.c:31]   --->   Operation 73 'or' 'or_ln31_19' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_21)   --->   "%zext_ln31_50 = zext i6 %or_ln31_19" [dilithium2/fips202.c:31]   --->   Operation 74 'zext' 'zext_ln31_50' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_21 = add i8 %zext_ln31_50, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 75 'add' 'add_ln31_21' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln31_51 = zext i8 %add_ln31_21" [dilithium2/fips202.c:31]   --->   Operation 76 'zext' 'zext_ln31_51' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%m_addr_7 = getelementptr i8 %m, i64 0, i64 %zext_ln31_51" [dilithium2/fips202.c:31]   --->   Operation 77 'getelementptr' 'm_addr_7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.77ns)   --->   "%m_load_7 = load i8 %m_addr_7" [dilithium2/fips202.c:31]   --->   Operation 78 'load' 'm_load_7' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [dilithium2/fips202.c:386]   --->   Operation 79 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (2.77ns)   --->   "%m_load_6 = load i8 %m_addr_6" [dilithium2/fips202.c:31]   --->   Operation 80 'load' 'm_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 81 [1/2] (2.77ns)   --->   "%m_load_7 = load i8 %m_addr_7" [dilithium2/fips202.c:31]   --->   Operation 81 'load' 'm_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%r_15_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %m_load_7, i8 %m_load_6, i8 %m_load_5, i8 %m_load_4, i8 %m_load_3, i8 %m_load_2, i8 %m_load_1, i8 %m_load" [dilithium2/fips202.c:31]   --->   Operation 82 'bitconcatenate' 'r_15_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %s_load, i64 %r_15_7" [dilithium2/fips202.c:417]   --->   Operation 83 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.77ns)   --->   "%store_ln417 = store i64 %xor_ln417, i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 84 'store' 'store_ln417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64" [dilithium2/fips202.c:416]   --->   Operation 85 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_36               (alloca           ) [ 010000]
m_offset_read      (read             ) [ 000000]
m_offset_cast      (zext             ) [ 001110]
empty              (speclooptripcount) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i                  (load             ) [ 000000]
specpipeline_ln0   (specpipeline     ) [ 000000]
empty_111          (speclooptripcount) [ 000000]
icmp_ln416         (icmp             ) [ 011110]
i_71               (add              ) [ 000000]
br_ln416           (br               ) [ 000000]
zext_ln416         (zext             ) [ 000000]
shl_ln             (bitconcatenate   ) [ 001110]
zext_ln31          (zext             ) [ 000000]
add_ln31           (add              ) [ 000000]
zext_ln31_37       (zext             ) [ 000000]
m_addr             (getelementptr    ) [ 001000]
or_ln31            (or               ) [ 000000]
zext_ln31_38       (zext             ) [ 000000]
add_ln31_15        (add              ) [ 000000]
zext_ln31_39       (zext             ) [ 000000]
m_addr_1           (getelementptr    ) [ 001000]
s_addr             (getelementptr    ) [ 011111]
store_ln416        (store            ) [ 000000]
m_load             (load             ) [ 010111]
m_load_1           (load             ) [ 010111]
or_ln31_14         (or               ) [ 000000]
zext_ln31_40       (zext             ) [ 000000]
add_ln31_16        (add              ) [ 000000]
zext_ln31_41       (zext             ) [ 000000]
m_addr_2           (getelementptr    ) [ 000100]
or_ln31_15         (or               ) [ 000000]
zext_ln31_42       (zext             ) [ 000000]
add_ln31_17        (add              ) [ 000000]
zext_ln31_43       (zext             ) [ 000000]
m_addr_3           (getelementptr    ) [ 000100]
s_load             (load             ) [ 010111]
m_load_2           (load             ) [ 010011]
m_load_3           (load             ) [ 010011]
or_ln31_16         (or               ) [ 000000]
zext_ln31_44       (zext             ) [ 000000]
add_ln31_18        (add              ) [ 000000]
zext_ln31_45       (zext             ) [ 000000]
m_addr_4           (getelementptr    ) [ 000010]
or_ln31_17         (or               ) [ 000000]
zext_ln31_46       (zext             ) [ 000000]
add_ln31_19        (add              ) [ 000000]
zext_ln31_47       (zext             ) [ 000000]
m_addr_5           (getelementptr    ) [ 000010]
m_load_4           (load             ) [ 010001]
m_load_5           (load             ) [ 010001]
or_ln31_18         (or               ) [ 000000]
zext_ln31_48       (zext             ) [ 000000]
add_ln31_20        (add              ) [ 000000]
zext_ln31_49       (zext             ) [ 000000]
m_addr_6           (getelementptr    ) [ 010001]
or_ln31_19         (or               ) [ 000000]
zext_ln31_50       (zext             ) [ 000000]
add_ln31_21        (add              ) [ 000000]
zext_ln31_51       (zext             ) [ 000000]
m_addr_7           (getelementptr    ) [ 010001]
specloopname_ln386 (specloopname     ) [ 000000]
m_load_6           (load             ) [ 000000]
m_load_7           (load             ) [ 000000]
r_15_7             (bitconcatenate   ) [ 000000]
xor_ln417          (xor              ) [ 000000]
store_ln417        (store            ) [ 000000]
br_ln416           (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_36_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_36/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="m_offset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="7" slack="0"/>
<pin id="59" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_offset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="m_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
<pin id="77" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/1 m_load_1/1 m_load_2/2 m_load_3/2 m_load_4/3 m_load_5/3 m_load_6/4 m_load_7/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="m_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="s_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="4"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="102" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/1 store_ln417/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="m_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="m_addr_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="m_addr_4_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_4/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="m_addr_5_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_5/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="m_addr_6_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_6/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="m_addr_7_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_7/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="m_offset_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_offset_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln416_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_71_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_71/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln416_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln31_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln31_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln31_37_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_37/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln31_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln31_38_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_38/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln31_15_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_15/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln31_39_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_39/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln416_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln31_14_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="0" index="1" bw="6" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_14/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln31_40_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_40/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln31_16_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="7" slack="1"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_16/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln31_41_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_41/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln31_15_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="1"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_15/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln31_42_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_42/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln31_17_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="1"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_17/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln31_43_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_43/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln31_16_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="2"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_16/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln31_44_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_44/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln31_18_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="2"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_18/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln31_45_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_45/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln31_17_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="2"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_17/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln31_46_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_46/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln31_19_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="7" slack="2"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_19/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln31_47_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_47/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln31_18_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="3"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_18/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln31_48_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_48/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln31_20_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="3"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_20/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln31_49_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_49/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln31_19_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="3"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_19/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln31_50_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_50/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln31_21_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="7" slack="3"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_21/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln31_51_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_51/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="r_15_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="0" index="3" bw="8" slack="1"/>
<pin id="349" dir="0" index="4" bw="8" slack="1"/>
<pin id="350" dir="0" index="5" bw="8" slack="2"/>
<pin id="351" dir="0" index="6" bw="8" slack="2"/>
<pin id="352" dir="0" index="7" bw="8" slack="3"/>
<pin id="353" dir="0" index="8" bw="8" slack="3"/>
<pin id="354" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_15_7/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln417_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="3"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/5 "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_36_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="371" class="1005" name="m_offset_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_offset_cast "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln416_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln416 "/>
</bind>
</comp>

<comp id="385" class="1005" name="shl_ln_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="395" class="1005" name="m_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="m_addr_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="s_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="1"/>
<pin id="407" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="m_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="3"/>
<pin id="413" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="m_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="m_load_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="3"/>
<pin id="418" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="m_load_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="m_addr_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="m_addr_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="s_load_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="3"/>
<pin id="433" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="436" class="1005" name="m_load_2_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="2"/>
<pin id="438" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_load_2 "/>
</bind>
</comp>

<comp id="441" class="1005" name="m_load_3_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="2"/>
<pin id="443" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_load_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="m_addr_4_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_4 "/>
</bind>
</comp>

<comp id="451" class="1005" name="m_addr_5_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_5 "/>
</bind>
</comp>

<comp id="456" class="1005" name="m_load_4_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_load_4 "/>
</bind>
</comp>

<comp id="461" class="1005" name="m_load_5_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_load_5 "/>
</bind>
</comp>

<comp id="466" class="1005" name="m_addr_6_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_6 "/>
</bind>
</comp>

<comp id="471" class="1005" name="m_addr_7_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="1"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="155"><net_src comp="56" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="161" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="152" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="208"><net_src comp="181" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="152" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="229"><net_src comp="170" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="69" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="357"><net_src comp="69" pin="7"/><net_sink comp="344" pin=2"/></net>

<net id="362"><net_src comp="344" pin="9"/><net_sink comp="358" pin=1"/></net>

<net id="363"><net_src comp="358" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="367"><net_src comp="52" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="374"><net_src comp="152" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="384"><net_src comp="164" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="181" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="398"><net_src comp="62" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="403"><net_src comp="79" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="408"><net_src comp="87" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="414"><net_src comp="69" pin="7"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="419"><net_src comp="69" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="424"><net_src comp="104" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="429"><net_src comp="112" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="434"><net_src comp="94" pin="7"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="439"><net_src comp="69" pin="7"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="444"><net_src comp="69" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="449"><net_src comp="120" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="454"><net_src comp="128" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="459"><net_src comp="69" pin="7"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="464"><net_src comp="69" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="469"><net_src comp="136" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="474"><net_src comp="144" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {5 }
 - Input state : 
	Port: keccak_absorb.19 : s | {1 2 }
	Port: keccak_absorb.19 : m | {1 2 3 4 5 }
	Port: keccak_absorb.19 : m_offset | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln416 : 2
		i_71 : 2
		br_ln416 : 3
		zext_ln416 : 2
		shl_ln : 2
		zext_ln31 : 3
		add_ln31 : 4
		zext_ln31_37 : 5
		m_addr : 6
		m_load : 7
		or_ln31 : 3
		zext_ln31_38 : 3
		add_ln31_15 : 4
		zext_ln31_39 : 5
		m_addr_1 : 6
		m_load_1 : 7
		s_addr : 3
		s_load : 4
		store_ln416 : 3
	State 2
		add_ln31_16 : 1
		zext_ln31_41 : 2
		m_addr_2 : 3
		m_load_2 : 4
		add_ln31_17 : 1
		zext_ln31_43 : 2
		m_addr_3 : 3
		m_load_3 : 4
	State 3
		add_ln31_18 : 1
		zext_ln31_45 : 2
		m_addr_4 : 3
		m_load_4 : 4
		add_ln31_19 : 1
		zext_ln31_47 : 2
		m_addr_5 : 3
		m_load_5 : 4
	State 4
		add_ln31_20 : 1
		zext_ln31_49 : 2
		m_addr_6 : 3
		m_load_6 : 4
		add_ln31_21 : 1
		zext_ln31_51 : 2
		m_addr_7 : 3
		m_load_7 : 4
	State 5
		r_15_7 : 1
		xor_ln417 : 2
		store_ln417 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        i_71_fu_170       |    0    |    11   |
|          |      add_ln31_fu_193     |    0    |    14   |
|          |    add_ln31_15_fu_214    |    0    |    14   |
|          |    add_ln31_16_fu_239    |    0    |    14   |
|    add   |    add_ln31_17_fu_258    |    0    |    14   |
|          |    add_ln31_18_fu_277    |    0    |    14   |
|          |    add_ln31_19_fu_296    |    0    |    14   |
|          |    add_ln31_20_fu_315    |    0    |    14   |
|          |    add_ln31_21_fu_334    |    0    |    14   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln417_fu_358     |    0    |    64   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln416_fu_164    |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | m_offset_read_read_fu_56 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   m_offset_cast_fu_152   |    0    |    0    |
|          |     zext_ln416_fu_176    |    0    |    0    |
|          |     zext_ln31_fu_189     |    0    |    0    |
|          |    zext_ln31_37_fu_199   |    0    |    0    |
|          |    zext_ln31_38_fu_210   |    0    |    0    |
|          |    zext_ln31_39_fu_220   |    0    |    0    |
|          |    zext_ln31_40_fu_235   |    0    |    0    |
|          |    zext_ln31_41_fu_244   |    0    |    0    |
|   zext   |    zext_ln31_42_fu_254   |    0    |    0    |
|          |    zext_ln31_43_fu_263   |    0    |    0    |
|          |    zext_ln31_44_fu_273   |    0    |    0    |
|          |    zext_ln31_45_fu_282   |    0    |    0    |
|          |    zext_ln31_46_fu_292   |    0    |    0    |
|          |    zext_ln31_47_fu_301   |    0    |    0    |
|          |    zext_ln31_48_fu_311   |    0    |    0    |
|          |    zext_ln31_49_fu_320   |    0    |    0    |
|          |    zext_ln31_50_fu_330   |    0    |    0    |
|          |    zext_ln31_51_fu_339   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_181      |    0    |    0    |
|          |       r_15_7_fu_344      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      or_ln31_fu_204      |    0    |    0    |
|          |     or_ln31_14_fu_230    |    0    |    0    |
|          |     or_ln31_15_fu_249    |    0    |    0    |
|    or    |     or_ln31_16_fu_268    |    0    |    0    |
|          |     or_ln31_17_fu_287    |    0    |    0    |
|          |     or_ln31_18_fu_306    |    0    |    0    |
|          |     or_ln31_19_fu_325    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   195   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_36_reg_364    |    3   |
|  icmp_ln416_reg_381 |    1   |
|   m_addr_1_reg_400  |    8   |
|   m_addr_2_reg_421  |    8   |
|   m_addr_3_reg_426  |    8   |
|   m_addr_4_reg_446  |    8   |
|   m_addr_5_reg_451  |    8   |
|   m_addr_6_reg_466  |    8   |
|   m_addr_7_reg_471  |    8   |
|    m_addr_reg_395   |    8   |
|   m_load_1_reg_416  |    8   |
|   m_load_2_reg_436  |    8   |
|   m_load_3_reg_441  |    8   |
|   m_load_4_reg_456  |    8   |
|   m_load_5_reg_461  |    8   |
|    m_load_reg_411   |    8   |
|m_offset_cast_reg_371|    8   |
|    s_addr_reg_405   |    5   |
|    s_load_reg_431   |   64   |
|    shl_ln_reg_385   |    6   |
+---------------------+--------+
|        Total        |   199  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   8  |   8  |   64   ||    33   |
| grp_access_fu_69 |  p2  |   8  |   0  |    0   ||    33   |
| grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   || 4.27457 ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   75   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   199  |   270  |
+-----------+--------+--------+--------+
