@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[7] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[6] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[5] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[4] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[3] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[2] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[1] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[0] with set has an initial value of 0. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT531 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":113:2:113:3|Found signal identified as System clock which controls 32 sequential elements including z[8].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":54:2:54:3|Found inferred clock ALU|clk_0_inferred_clock which controls 24 sequential elements including m[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
