
*** Running vivado
    with args -log system_mdm_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mdm_1_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Sep 16 20:15:17 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_mdm_1_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 551.375 ; gain = 200.816
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_mdm_1_1
Command: synth_design -top system_mdm_1_1 -part xc7k325tffv900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffv900-2
INFO: [Device 21-9227] Part: xc7k325tffv900-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.527 ; gain = 446.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/synth/system_mdm_1_1.vhd:94]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEVICE bound to: xc7k325t - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:12681' bound to instance 'U0' of component 'MDM' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/synth/system_mdm_1_1.vhd:1703]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:14365]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:327' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:15982]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:351]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:351]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1540' bound to instance 'LUT1_I' of component 'MB_LUT1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:16000]
INFO: [Synth 8-638] synthesizing module 'MB_LUT1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1554]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1576]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1554]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:389' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:16521]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:402]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:412]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:402]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:5800' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:16619]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:7037]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:7720]
INFO: [Synth 8-638] synthesizing module 'xil_scan_reset_control' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'xil_scan_reset_control' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:312]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:7730]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:7740]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:7979]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:589]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:618]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:589]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3084' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:10431]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3357]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3666]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3674]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:753' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3731]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:769]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:790]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:769]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:812' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3741]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:829]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:852]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:829]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3935]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3953]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:4024]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:4042]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:960' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:4467]
INFO: [Synth 8-638] synthesizing module 'MB_FDRSE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:986]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1042]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRSE' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:986]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'data_cmd_reset_i' of component 'xil_scan_reset_control' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:4510]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1959' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:4611]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1979]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1071' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2109]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1087]
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1098]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1105]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1087]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1071' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2109]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1071' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2109]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1167' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2123]
INFO: [Synth 8-638] synthesizing module 'MB_XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1181]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1191]
INFO: [Synth 8-256] done synthesizing module 'MB_XORCY' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1181]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized7' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized7' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1979]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:1959' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:4633]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:3357]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:7037]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd:14365]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/synth/system_mdm_1_1.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRL16E is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rst in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_DRCK in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_UPDATE in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_Access_Lock in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_Force_Lock in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port DbgReg_Unlocked in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_Transaction in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_Instr_Overrun in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_Data_Overrun in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_ACLK in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_ARESETn in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_rd_idle in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_rd_resp[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_rd_resp[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_wr_idle in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_wr_resp[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_wr_resp[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[31] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[30] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[29] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[28] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[27] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[26] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[25] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[24] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[23] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[22] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[21] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[20] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[19] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[18] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[17] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[16] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[15] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[14] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[13] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[12] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[11] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[10] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[9] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[8] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_out[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_exists in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_data_empty in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_dwr_done in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_dwr_resp[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Master_dwr_resp[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_0[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_1[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_2[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[0] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[1] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[2] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[3] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[4] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[5] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[6] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_3[7] in module JTAG_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dbg_Trig_In_4[0] in module JTAG_CONTROL is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1622.895 ; gain = 591.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1622.895 ; gain = 591.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1622.895 ; gain = 591.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1622.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/openfpga/Desktop/project/golden/example3/project_1.runs/system_mdm_1_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/openfpga/Desktop/project/golden/example3/project_1.runs/system_mdm_1_1_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1_ooc_trace.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1_ooc_trace.xdc] for cell 'U0'
Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/openfpga/Desktop/project/golden/example3/project_1.gen/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_mdm_1_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_mdm_1_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instance 
  MUXCY_L => MUXCY: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1724.719 ; gain = 0.043
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffv900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/openfpga/Desktop/project/golden/example3/project_1.runs/system_mdm_1_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BSCANE2 |     1|
|2     |BUFG    |     1|
|3     |LUT1    |     7|
|4     |LUT2    |    20|
|5     |LUT3    |    26|
|6     |LUT4    |    31|
|7     |LUT5    |    33|
|8     |LUT6    |    58|
|9     |MUXCY_L |     6|
|10    |SRL16E  |    23|
|11    |XORCY   |     8|
|12    |FDCE    |    31|
|13    |FDC     |     1|
|14    |FDPE    |     6|
|15    |FDRE    |   137|
|17    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4289 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1724.719 ; gain = 591.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1724.719 ; gain = 692.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1724.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDRE_1 => FDRE (inverted pins: C): 1 instance 

Synth Design complete | Checksum: 4a64562a
INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1724.719 ; gain = 1154.117
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/openfpga/Desktop/project/golden/example3/project_1.runs/system_mdm_1_1_synth_1/system_mdm_1_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_mdm_1_1, cache-ID = 6cb8734571535ef6
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/openfpga/Desktop/project/golden/example3/project_1.runs/system_mdm_1_1_synth_1/system_mdm_1_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_mdm_1_1_utilization_synth.rpt -pb system_mdm_1_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 20:16:13 2024...
