
Version 1.0;

ProgramStyle = Modular;
# eoghanoc_2023_06_14_12_03_46
TestPlan ARR_CORE;
Import ARR_CORE.usrv;

Import ARR_CORE_timings.tcg;
Import AuxiliaryTC.xml;
Import MbistRasterTC.xml;
Import PrimeMbistVminSearchTestMethod.xml;
Import PrimePatConfigTestMethod.xml;
Import PrimeShmooTestMethod.xml;
Import PrimeVminSearchTestMethod.xml;
Import OASIS_HVQK_tt.xml;
Import OASIS_Screen_tt.xml;
Import OASIS_UserFunc_tt.xml;
Import OASIS_VFDM_tt.xml;

Counters
{
	n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_0,
	n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_5,
	n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_6,
	n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_7,
	n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_8,
	n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_9,
	n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_0,
	n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_5,
	n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_6,
	n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_7,
	n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_8,
	n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_9,
	n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_0,
	n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_5,
	n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_6,
	n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_7,
	n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_8,
	n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_9,
	n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_0,
	n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_5,
	n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_6,
	n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_7,
	n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_8,
	n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_9,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_0,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_5,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_6,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_7,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_8,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_9,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_0,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_5,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_6,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_7,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_8,
	n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_9,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_0,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_2,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_3,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_4,
	n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_5,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_0,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_5,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_6,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_7,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_8,
	n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_9,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_0,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_5,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_6,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_7,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_8,
	n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_9,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_0,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_2,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_3,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_4,
	n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_5,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_0,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_5,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_6,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_7,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_8,
	n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_9,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_0,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_5,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_6,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_7,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_8,
	n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_9,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_0,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_2,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_3,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_4,
	n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_5,
	n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_0,
	n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_5,
	n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_6,
	n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_7,
	n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_8,
	n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_9,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_0,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_5,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_6,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_7,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_8,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_9,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_0,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_2,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_3,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_4,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_5,
	n61200100_fail_ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR_0,
	n61200100_fail_ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR_2,
	n61200101_fail_ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL_0,
	n21200102_fail_ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF_0,
	n21200103_fail_ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR_0,
	n21200160_fail_SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL_0,
	n21200160_fail_SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL_2,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_0,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_5,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_6,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_7,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_8,
	n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_9,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_0,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_5,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_6,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_7,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_8,
	n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_9,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_0,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_5,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_6,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_7,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_8,
	n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_9,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_0,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_5,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_6,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_7,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_8,
	n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_9,
	n61210217_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_0,
	n61210200_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE0_0,
	n21210201_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_0,
	n21210202_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0,
	n21210203_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0_0,
	n61210204_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1_0,
	n21210205_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_0,
	n21210206_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0,
	n21210207_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1_0,
	n61210208_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2_0,
	n21210209_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2_0,
	n21210210_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0,
	n21210211_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2_0,
	n61210212_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3_0,
	n21210213_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3_0,
	n21210214_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0,
	n21210215_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3_0,
	n61210216_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS_0,
	n17610300_fail_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_0,
	n17610300_fail_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_3,
	n17610300_fail_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_4,
	n17610302_fail_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_0,
	n17610302_fail_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_3,
	n17610302_fail_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_4,
	n17610303_fail_XSA_CORE_SHMOO_E_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_0,
	n17610304_fail_SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_0,
	n61210305_fail_XSA_CORE_VMIN_E_STRESS_TITO_CRSA_NOM_LFM_1500_CORE_ALL_0,
	n61210306_fail_SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_0,
	n61210399_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_0,
	n61210400_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE0_0,
	n21210401_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0_0,
	n21210402_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0,
	n21210403_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0_0,
	n61210404_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1_0,
	n21210405_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1_0,
	n21210406_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0,
	n21210407_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1_0,
	n61210408_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2_0,
	n21210409_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2_0,
	n21210410_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0,
	n21210411_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2_0,
	n61210412_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3_0,
	n21210413_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3_0,
	n21210414_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0,
	n21210415_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3_0,
	n61210416_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS_0,
	n61220513_fail_SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL_0,
	n21220514_fail_LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL_0,
	n61220515_fail_ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL_0,
	n61220500_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0_0,
	n21220501_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0,
	n61220502_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0_0,
	n61220503_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1_0,
	n21220504_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0,
	n61220505_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1_0,
	n61220506_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2_0,
	n21220507_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0,
	n61220508_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2_0,
	n61220509_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3_0,
	n21220510_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0,
	n61220511_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3_0,
	n61220512_fail_SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS_0,
	n17610550_fail_XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK_0,
	n17210551_fail_ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK_0,
	n17210552_fail_SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK_0,
	n61220560_fail_SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_0,
	n21220561_fail_LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL_0,
	n61220562_fail_ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM_0,
	n61220563_fail_SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS_0,
	n61220564_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_0,
	n61220564_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_3,
	n21220565_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0,
	n21220565_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_3,
	n61220566_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0_0,
	n61220566_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0_3,
	n61220567_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_0,
	n61220567_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_3,
	n21220568_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0,
	n21220568_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_3,
	n61220569_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1_0,
	n61220569_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1_3,
	n61220570_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2_3,
	n21220571_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0,
	n21220571_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_3,
	n61220572_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2_0,
	n61220572_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2_3,
	n61220573_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3_0,
	n21220574_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0,
	n21220574_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_3,
	n61220575_fail_ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3_0,
	n61220575_fail_ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3_3
} # End of Test Counter Definition

Test PrimeMbistVminSearchTestMethod ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_fullhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_fit_rom_nonrep_hry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_meu_lsa_nonrep_hry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_ooo_lsa_nonrep_hry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp3_bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp3_bira_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp4_bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp4_bira_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp6_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp6_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "birabuild,uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp7_bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp7_bira_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "raster_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
}
Test iCScreenTest ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR
{
	bypass_global = "-1";
	screen_custom_file = "./Modules/ARR_COMMON/InputFiles/ResetDFFCustom.txt";
	screen_custom_setpoint = "DUMMY";
	screen_test_set = "CombineGSDScore";
	screen_tests_file = "./Modules/ARR_CORE/InputFiles/CombineGSDScore.txt";
}

Test iCVFDMTest ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL
{
	bypass_global = "-1";
	fuse_module = "SCORE0R,SCORE1R,SCORE2R,SCORE3R";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SCORE0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF
{
	bypass_global = "-1";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
}
Test PrimePatConfigTestMethod ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR
{
	BypassPort = -1;
	ConfigurationFile = "./Modules/ARR_COMMON/InputFiles/cpu_configsetpoint_sort.setpoints.json";
	SetPoint = "VFDM_SORT";
	RegEx = "LNL_pre.*_Marr_.*";
}
Test AuxiliaryTC SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL
{
	BypassPort = -1;
	Expression = "1";
	ResultToken = "G.U.S.DEFECTREPAIR_IA";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp3_bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp4_bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp6_bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp7_bhry_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = ARR_CORE.CR;
	EndVoltageLimits = ARR_CORE.CR;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2317";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:1.5GHz,ARR_CORE:core_subrutine:1.5GHz";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2300";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2301";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2302";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2303";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2304";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2305";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2306";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2307";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2308";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2309";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2310";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2311";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2312";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2313";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2314";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2315";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2316";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test iCHVQKTest XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK
{
	bypass_global = "-1";
	level = "BASE::SBF_HVQK_ARR_CORE_HVQK";
	patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	timings = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	meta_data_file = "LNL442MB.hvqk.metadata.txt";
	voltage_step_config_file = "./Modules/ARR_CORE/InputFiles/core_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test iCHVQKTest SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_CORE_HVQK";
	patlist = "arr_pmucs_sort_lfm_hvqk_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	meta_data_file = "LNL442MB.hvqk.metadata.txt";
	voltage_step_config_file = "./Modules/ARR_CORE/InputFiles/core_cache_pmucs_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test PrimeShmooTestMethod XSA_CORE_SHMOO_E_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_E_STRESS_TITO_CRSA_NOM_LFM_1500_CORE_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "1.6"; 
	LevelsTc = "BASE::SBF_HVQK_ARR_CORE_HVQK";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	StartVoltages = "1.6";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:1.5GHz,ARR_CORE:core_subrutine:1.5GHz";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS
{
	BypassPort = 1;
	EndVoltageLimits = "1.6"; 
	LevelsTc = "BASE::SBF_HVQK_ARR_CORE_HVQK";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	StartVoltages = "1.6";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2334";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2317";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2318";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2319";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core0_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2320";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2321";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2322";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2323";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core1_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2324";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2325";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2326";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2327";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core2_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2328";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_xsa_mclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2329";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_ssa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2330";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_lsa_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2331";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core3_sort_lfm_prepost_tito_rom_sbclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2332";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2333";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core_ssa_ks_sort_tico_pm_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2350";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:1.5GHz,ARR_CORE:core_subrutine:1.5GHz";
}
Test PrimeVminSearchTestMethod LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core_lsa_ks_sort_tico_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2351";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core_rom_ks_sort_tico_fit_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2352";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core0_ssa_ks_sort_tito_pm_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2334";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core0_lsa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2335";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core0_rom_ks_sort_tito_fit_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2336";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core1_ssa_ks_sort_tito_pm_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2337";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core1_lsa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2338";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core1_rom_ks_sort_tito_fit_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2339";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core2_ssa_ks_sort_tito_pm_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2340";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core2_lsa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2341";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core2_rom_ks_sort_tito_fit_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2342";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core3_ssa_ks_sort_tito_pm_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2343";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core3_lsa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2344";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core3_rom_ks_sort_tito_fit_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2345";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_san_ssa_ks_sort_tito_pmucs_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2346";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tito_xsa_mclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2347";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tito_rom_sbclk_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2348";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_san_sort_lfm_hvqk_ssa_pm_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	VoltageTargets = "VCCIA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2349";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core_ssa_ks_sort_tico_pm_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core_lsa_ks_sort_tico_all_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core_rom_ks_sort_tico_fit_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_san_ssa_ks_sort_tito_pmucs_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core0_ssa_ks_sort_tito_pm_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core0_lsa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core0_rom_ks_sort_tito_fit_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core1_ssa_ks_sort_tito_pm_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core1_lsa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core1_rom_ks_sort_tito_fit_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core2_ssa_ks_sort_tito_pm_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core2_lsa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core2_rom_ks_sort_tito_fit_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core3_ssa_ks_sort_tito_pm_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core3_lsa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core3_rom_ks_sort_tito_fit_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}

DUTFlow NON_REPAIRABLE
{
	DUTFlowItem ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_0;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_SHARED_BIN;
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_5;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_SHARED_BIN;
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_6;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_SHARED_BIN;
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_7;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_SHARED_BIN;
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_8;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_SHARED_BIN;
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_9;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_ALL_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_FULLHRY_SHARED_BIN;
			GoTo ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY;
        }
	}
	DUTFlowItem ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_0;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_5;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_6;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_7;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_8;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_9;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_ROM_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_ROM_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_0;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_5;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_6;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_7;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_8;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_9;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_MEU_NONREP_HRY_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_0;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_5;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_6;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_7;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_8;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_SHARED_BIN;
			Return 1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_9;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_OOO_NONREP_HRY_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow PREREPAIR
{
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_0;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_5;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_6;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_7;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_8;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_9;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_0;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_5;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_6;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_7;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_8;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_9;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3 SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_0;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_2;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_3;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_4;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_5;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_0;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_5;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_6;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_7;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_8;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_9;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_0;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_5;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_6;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_7;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_8;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200024_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_9;
	        ##EDC## SetBin SoftBins.b61200024_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5 SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_0;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_2;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_3;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_4;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200025_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_5;
	        ##EDC## SetBin SoftBins.b61200025_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_0;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_5;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_6;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_7;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_8;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200026_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_9;
	        ##EDC## SetBin SoftBins.b61200026_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_6_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_0;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_5;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_6;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_7;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_8;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200027_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_9;
	        ##EDC## SetBin SoftBins.b61200027_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_6_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6 SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_0;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_2;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_3;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_4;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200028_fail_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_5;
	        ##EDC## SetBin SoftBins.b61200028_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7 LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_0;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_5;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_6;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_7;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_8;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_9;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BHRY_BP_7_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7 LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_0;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_5;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_6;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_7;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_8;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_9;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_BIRA_BISR_BP_7_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7 LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_0;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_2;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_SHARED_BIN;
			Return 1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_3;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_SHARED_BIN;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_4;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_SHARED_BIN;
			Return 1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_5;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_TITO_CR_NOM_LFM_1500_RASTER_BP_7_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow VFDM
{
	DUTFlowItem ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200100_fail_ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR_0;
	        ##EDC## SetBin SoftBins.b61200100_fail_ARR_CORE_ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR_SHARED_BIN;
			GoTo ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200100_fail_ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR_2;
	        ##EDC## SetBin SoftBins.b61200100_fail_ARR_CORE_ALL_CORE_SCREEN_E_BEGIN_TITO_CR_NOM_LFM_1500_JOIN_BISR_SHARED_BIN;
			GoTo ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL;
        }
	}
	DUTFlowItem ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200101_fail_ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL_0;
	        ##EDC## SetBin SoftBins.b61200101_fail_ARR_CORE_ALL_CORE_VFDM_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_ALL_SHARED_BIN;
			GoTo ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200102_fail_ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21200102_fail_ARR_CORE_ALL_CORE_UF_E_BEGIN_TITO_CR_NOM_LFM_1500_VFDM_UF_SHARED_BIN;
			GoTo ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR;
		}
	}
	DUTFlowItem ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200103_fail_ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21200103_fail_ARR_CORE_ALL_CORE_FUSECONFIG_E_BEGIN_TITO_CR_NOM_LFM_1500_REPAIR_SHARED_BIN;
			GoTo SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL;
		}
	}
	DUTFlowItem SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200160_fail_SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL_0;
	        ##EDC## SetBin SoftBins.b21200160_fail_ARR_CORE_SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200160_fail_SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL_2;
	        ##EDC## SetBin SoftBins.b21200160_fail_ARR_CORE_SSA_CORE_AUX_E_BEGIN_TITO_CR_NOM_LFM_1500_MLC_SRAM_SAMPLER_FAIL_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow POSTREPAIR
{
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_0;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_5;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_6;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_7;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_8;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200141_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_9;
	        ##EDC## SetBin SoftBins.b61200141_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_0;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_5;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_6;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_7;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_8;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200142_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_9;
	        ##EDC## SetBin SoftBins.b61200142_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_4_5_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6 SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_0;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_5;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_6;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_7;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_8;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200143_fail_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_9;
	        ##EDC## SetBin SoftBins.b61200143_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_6_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7 LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_0;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_5;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_6;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_7;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_8;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_SHARED_BIN;
			Return 1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200159_fail_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_9;
	        ##EDC## SetBin SoftBins.b21200159_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_TITO_CR_NOM_LFM_1500_POSTHRY_BP_7_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow ARR_CORE_BEGIN @BEGIN_SubFlow
{
    DUTFlowItem NON_REPAIRABLE NON_REPAIRABLE
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo PREREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo PREREPAIR;
		}
	}
    DUTFlowItem PREREPAIR PREREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VFDM;
		}
	}
    DUTFlowItem VFDM VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo POSTREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo POSTREPAIR;
		}
	}
    DUTFlowItem POSTREPAIR POSTREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210217_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_0;
	        SetBin SoftBins.b61210217_fail_ARR_CORE_XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE0 XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210200_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE0_0;
	        ##EDC## SetBin SoftBins.b61210200_fail_ARR_CORE_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE0_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0 SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210201_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210201_fail_ARR_CORE_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210202_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210202_fail_ARR_CORE_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0 ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210203_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210203_fail_ARR_CORE_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0_SHARED_BIN;
			GoTo XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1 XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210204_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1_0;
	        ##EDC## SetBin SoftBins.b61210204_fail_ARR_CORE_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE1_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1 SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210205_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210205_fail_ARR_CORE_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210206_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210206_fail_ARR_CORE_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1 ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210207_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210207_fail_ARR_CORE_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1_SHARED_BIN;
			GoTo XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2 XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210208_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2_0;
	        ##EDC## SetBin SoftBins.b61210208_fail_ARR_CORE_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE2_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2 SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210209_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210209_fail_ARR_CORE_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210210_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210210_fail_ARR_CORE_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2 ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210211_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210211_fail_ARR_CORE_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2_SHARED_BIN;
			GoTo XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3 XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210212_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3_0;
	        ##EDC## SetBin SoftBins.b61210212_fail_ARR_CORE_XSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_CORE_ALL_CORE3_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3 SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210213_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210213_fail_ARR_CORE_SSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210214_fail_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210214_fail_ARR_CORE_LSA_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3 ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210215_fail_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210215_fail_ARR_CORE_ROM_CORE_VMIN_K_PREHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210216_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61210216_fail_ARR_CORE_SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_1500_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO_STRESS
{
	DUTFlowItem XSA_CORE_SHMOO_E_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK XSA_CORE_SHMOO_E_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610303_fail_XSA_CORE_SHMOO_E_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_0;
	        ##EDC## SetBin SoftBins.b17610303_fail_ARR_CORE_XSA_CORE_SHMOO_E_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
		}
	}
	DUTFlowItem SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610304_fail_SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17610304_fail_ARR_CORE_SSA_CORE_SHMOO_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow FIXED_POINT
{
	DUTFlowItem XSA_CORE_VMIN_E_STRESS_TITO_CRSA_NOM_LFM_1500_CORE_ALL XSA_CORE_VMIN_E_STRESS_TITO_CRSA_NOM_LFM_1500_CORE_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210305_fail_XSA_CORE_VMIN_E_STRESS_TITO_CRSA_NOM_LFM_1500_CORE_ALL_0;
	        ##EDC## SetBin SoftBins.b61210305_fail_ARR_CORE_XSA_CORE_VMIN_E_STRESS_TITO_CRSA_NOM_LFM_1500_CORE_ALL_SHARED_BIN;
			GoTo SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210306_fail_SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61210306_fail_ARR_CORE_SSA_CORE_VMIN_E_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610300_fail_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_CORE_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_SHARED_BIN;
			GoTo SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610300_fail_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_3;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_CORE_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_SHARED_BIN;
			GoTo SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610300_fail_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_4;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_CORE_XSA_CORE_HVQK_K_STRESS_TITO_CRSA_NOM_LFM_1500_MCLK_SHARED_BIN;
			GoTo SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
        }
	}
	DUTFlowItem SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610302_fail_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17610302_fail_ARR_CORE_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610302_fail_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_3;
	        ##EDC## SetBin SoftBins.b17610302_fail_ARR_CORE_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_SHARED_BIN;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610302_fail_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_4;
	        ##EDC## SetBin SoftBins.b17610302_fail_ARR_CORE_SSA_CORE_HVQK_K_STRESS_TITO_SAN_NOM_LFM_1500_PMUCS_SBCLK_SHARED_BIN;
			Return 1;
        }
	}
    DUTFlowItem SHMOO_STRESS SHMOO_STRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem FIXED_POINT FIXED_POINT
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210399_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_0;
	        ##EDC## SetBin SoftBins.b61210399_fail_ARR_CORE_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_SHARED_BIN;
			GoTo XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE0 XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210400_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE0_0;
	        ##EDC## SetBin SoftBins.b61210400_fail_ARR_CORE_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE0_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0 SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210401_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210401_fail_ARR_CORE_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210402_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210402_fail_ARR_CORE_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0 ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210403_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210403_fail_ARR_CORE_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE0_SHARED_BIN;
			GoTo XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1 XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210404_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1_0;
	        ##EDC## SetBin SoftBins.b61210404_fail_ARR_CORE_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE1_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1 SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210405_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210405_fail_ARR_CORE_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210406_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210406_fail_ARR_CORE_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1 ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210407_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210407_fail_ARR_CORE_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE1_SHARED_BIN;
			GoTo XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2 XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210408_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2_0;
	        ##EDC## SetBin SoftBins.b61210408_fail_ARR_CORE_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE2_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2 SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210409_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210409_fail_ARR_CORE_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210410_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210410_fail_ARR_CORE_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2 ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210411_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210411_fail_ARR_CORE_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE2_SHARED_BIN;
			GoTo XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3;
		}
	}
	DUTFlowItem XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3 XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210412_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3_0;
	        ##EDC## SetBin SoftBins.b61210412_fail_ARR_CORE_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_CORE_ALL_CORE3_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3 SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210413_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210413_fail_ARR_CORE_SSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3_SHARED_BIN;
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210414_fail_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210414_fail_ARR_CORE_LSA_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_SHARED_BIN;
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3 ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210415_fail_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210415_fail_ARR_CORE_ROM_CORE_VMIN_K_POSTHVQK_TITO_CR_NOM_LFM_1500_ROM_CORE3_SHARED_BIN;
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210416_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61210416_fail_ARR_CORE_SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_1500_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220513_fail_SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL_0;
	        SetBin SoftBins.b61220513_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL_SHARED_BIN;
			GoTo LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220514_fail_LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL_0;
	        SetBin SoftBins.b21220514_fail_ARR_CORE_LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL;
		}
	}
	DUTFlowItem ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220515_fail_ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL_0;
	        SetBin SoftBins.b61220515_fail_ARR_CORE_ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL_SHARED_BIN;
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0;
		}
	}
	DUTFlowItem SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0 SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220500_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0_0;
	        ##EDC## SetBin SoftBins.b61220500_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE0_SHARED_BIN;
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
		}
	}
	DUTFlowItem LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220501_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0;
	        ##EDC## SetBin SoftBins.b21220501_fail_ARR_CORE_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_SHARED_BIN;
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0;
		}
	}
	DUTFlowItem ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0 ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220502_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0_0;
	        ##EDC## SetBin SoftBins.b61220502_fail_ARR_CORE_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE0_SHARED_BIN;
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1;
		}
	}
	DUTFlowItem SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1 SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220503_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1_0;
	        ##EDC## SetBin SoftBins.b61220503_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE1_SHARED_BIN;
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
		}
	}
	DUTFlowItem LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220504_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0;
	        ##EDC## SetBin SoftBins.b21220504_fail_ARR_CORE_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_SHARED_BIN;
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1;
		}
	}
	DUTFlowItem ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1 ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220505_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1_0;
	        ##EDC## SetBin SoftBins.b61220505_fail_ARR_CORE_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE1_SHARED_BIN;
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2;
		}
	}
	DUTFlowItem SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2 SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220506_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2_0;
	        ##EDC## SetBin SoftBins.b61220506_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE2_SHARED_BIN;
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
		}
	}
	DUTFlowItem LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220507_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0;
	        ##EDC## SetBin SoftBins.b21220507_fail_ARR_CORE_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_SHARED_BIN;
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2;
		}
	}
	DUTFlowItem ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2 ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220508_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2_0;
	        ##EDC## SetBin SoftBins.b61220508_fail_ARR_CORE_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE2_SHARED_BIN;
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3;
		}
	}
	DUTFlowItem SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3 SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220509_fail_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3_0;
	        ##EDC## SetBin SoftBins.b61220509_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TITO_CRSA_NOM_LFM_1500_MLC_SRAM_CORE3_SHARED_BIN;
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
		}
	}
	DUTFlowItem LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220510_fail_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0;
	        ##EDC## SetBin SoftBins.b21220510_fail_ARR_CORE_LSA_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_SHARED_BIN;
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3;
		}
	}
	DUTFlowItem ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3 ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220511_fail_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3_0;
	        ##EDC## SetBin SoftBins.b61220511_fail_ARR_CORE_ROM_CORE_VCHK_K_END_TITO_CR_NOM_LFM_1500_ROM_CORE3_SHARED_BIN;
			GoTo SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220512_fail_SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61220512_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_1500_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610550_fail_XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK_0;
	        ##EDC## SetBin SoftBins.b17610550_fail_ARR_CORE_XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK_SHARED_BIN;
			GoTo ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK;
		}
	}
	DUTFlowItem ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17210551_fail_ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17210551_fail_ARR_CORE_ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK_SHARED_BIN;
			GoTo SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK;
		}
	}
	DUTFlowItem SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17210552_fail_SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17210552_fail_ARR_CORE_SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_1500_PMUCS_SBCLK_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO
{
	DUTFlowItem SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220560_fail_SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61220560_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220561_fail_LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21220561_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
		}
	}
	DUTFlowItem ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220562_fail_ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM_0;
	        ##EDC## SetBin SoftBins.b61220562_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220563_fail_SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61220563_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_PMUCS_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0;
		}
	}
	DUTFlowItem SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0 SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220564_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_0;
	        ##EDC## SetBin SoftBins.b61220564_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_SHARED_BIN;
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220564_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_3;
	        ##EDC## SetBin SoftBins.b61220564_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE0_SHARED_BIN;
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220565_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_0;
	        ##EDC## SetBin SoftBins.b21220565_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220565_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_3;
	        ##EDC## SetBin SoftBins.b21220565_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE0_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0;
        }
	}
	DUTFlowItem ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0 ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220566_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0_0;
	        ##EDC## SetBin SoftBins.b61220566_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220566_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0_3;
	        ##EDC## SetBin SoftBins.b61220566_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE0_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1 SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220567_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_0;
	        ##EDC## SetBin SoftBins.b61220567_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_SHARED_BIN;
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220567_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_3;
	        ##EDC## SetBin SoftBins.b61220567_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE1_SHARED_BIN;
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220568_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_0;
	        ##EDC## SetBin SoftBins.b21220568_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220568_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_3;
	        ##EDC## SetBin SoftBins.b21220568_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE1_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1;
        }
	}
	DUTFlowItem ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1 ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220569_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1_0;
	        ##EDC## SetBin SoftBins.b61220569_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220569_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1_3;
	        ##EDC## SetBin SoftBins.b61220569_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE1_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2 SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
		Result 0
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220570_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2_3;
	        ##EDC## SetBin SoftBins.b61220570_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE2_SHARED_BIN;
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220571_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_0;
	        ##EDC## SetBin SoftBins.b21220571_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220571_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_3;
	        ##EDC## SetBin SoftBins.b21220571_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE2_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2;
        }
	}
	DUTFlowItem ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2 ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220572_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2_0;
	        ##EDC## SetBin SoftBins.b61220572_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220572_fail_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2_3;
	        ##EDC## SetBin SoftBins.b61220572_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_1500_ROM_CORE2_SHARED_BIN;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3 SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220573_fail_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3_0;
	        ##EDC## SetBin SoftBins.b61220573_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_MLC_SRAM_CORE3_SHARED_BIN;
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3;
		}
	}
	DUTFlowItem LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220574_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_0;
	        ##EDC## SetBin SoftBins.b21220574_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220574_fail_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_3;
	        ##EDC## SetBin SoftBins.b21220574_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TITO_CR_NOM_LFM_1500_RF_ALL_CORE3_SHARED_BIN;
			GoTo ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3;
        }
	}
	DUTFlowItem ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3 ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220575_fail_ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3_0;
	        ##EDC## SetBin SoftBins.b61220575_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220575_fail_ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3_3;
	        ##EDC## SetBin SoftBins.b61220575_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TITO_SAN_NOM_LFM_1500_ROM_CORE3_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow ARR_CORE_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO SHMOO
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}