{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748363458073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748363458074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 18:30:58 2025 " "Processing started: Tue May 27 18:30:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748363458074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363458074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_MCU -c I2c_MCU_REV_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_MCU -c I2c_MCU_REV_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363458074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748363458565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748363458565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_REG-RTL " "Found design unit 1: I2C_MASTER_REG-RTL" {  } { { "I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/I2C_MASTER_REG.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464603 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_REG " "Found entity 1: I2C_MASTER_REG" {  } { { "I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/I2C_MASTER_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_all.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_ALL-RTL " "Found design unit 1: I2C_MASTER_ALL-RTL" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/I2C_MASTER_ALL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464604 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_ALL " "Found entity 1: I2C_MASTER_ALL" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/I2C_MASTER_ALL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER-RTL " "Found design unit 1: I2C_MASTER-RTL" {  } { { "I2C_MASTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/I2C_MASTER.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464606 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER " "Found entity 1: I2C_MASTER" {  } { { "I2C_MASTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/I2C_MASTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_synk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_synk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_synk-comp " "Found design unit 1: dff_synk-comp" {  } { { "dff_synk.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/dff_synk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464607 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_synk " "Found entity 1: dff_synk" {  } { { "dff_synk.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/dff_synk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file heart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEART-RTL " "Found design unit 1: HEART-RTL" {  } { { "heart.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/heart.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464608 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEART " "Found entity 1: HEART" {  } { { "heart.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/heart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/my_mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/my_mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_MCU-rtl " "Found design unit 1: my_MCU-rtl" {  } { { "my_MCU/synthesis/my_MCU.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/my_MCU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464610 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_MCU " "Found entity 1: my_MCU" {  } { { "my_MCU/synthesis/my_MCU.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/my_MCU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "my_MCU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "my_MCU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_irq_mapper " "Found entity 1: my_MCU_irq_mapper" {  } { { "my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0 " "Found entity 1: my_MCU_mm_interconnect_0" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: my_MCU_mm_interconnect_0_avalon_st_adapter" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: my_MCU_mm_interconnect_0_rsp_mux_001" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464667 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_rsp_mux " "Found entity 1: my_MCU_mm_interconnect_0_rsp_mux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_rsp_demux " "Found entity 1: my_MCU_mm_interconnect_0_rsp_demux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_mux_002 " "Found entity 1: my_MCU_mm_interconnect_0_cmd_mux_002" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_mux " "Found entity 1: my_MCU_mm_interconnect_0_cmd_mux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: my_MCU_mm_interconnect_0_cmd_demux_001" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_demux " "Found entity 1: my_MCU_mm_interconnect_0_cmd_demux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_004_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_004_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464704 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router_004 " "Found entity 2: my_MCU_mm_interconnect_0_router_004" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_002_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_002_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464706 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router_002 " "Found entity 2: my_MCU_mm_interconnect_0_router_002" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_001_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_001_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464708 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router_001 " "Found entity 2: my_MCU_mm_interconnect_0_router_001" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748363464720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464720 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router " "Found entity 2: my_MCU_mm_interconnect_0_router" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "my_MCU/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "my_MCU/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_ram " "Found entity 1: my_MCU_ram" {  } { { "my_MCU/synthesis/submodules/my_MCU_ram.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_pio_out " "Found entity 1: my_MCU_pio_out" {  } { { "my_MCU/synthesis/submodules/my_MCU_pio_out.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_pio_in " "Found entity 1: my_MCU_pio_in" {  } { { "my_MCU/synthesis/submodules/my_MCU_pio_in.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios " "Found entity 1: my_MCU_nios" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_register_bank_a_module " "Found entity 1: my_MCU_nios_cpu_register_bank_a_module" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_nios_cpu_register_bank_b_module " "Found entity 2: my_MCU_nios_cpu_register_bank_b_module" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_MCU_nios_cpu_nios2_oci_debug " "Found entity 3: my_MCU_nios_cpu_nios2_oci_debug" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_MCU_nios_cpu_nios2_oci_break " "Found entity 4: my_MCU_nios_cpu_nios2_oci_break" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_MCU_nios_cpu_nios2_oci_xbrk " "Found entity 5: my_MCU_nios_cpu_nios2_oci_xbrk" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_MCU_nios_cpu_nios2_oci_dbrk " "Found entity 6: my_MCU_nios_cpu_nios2_oci_dbrk" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_MCU_nios_cpu_nios2_oci_itrace " "Found entity 7: my_MCU_nios_cpu_nios2_oci_itrace" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_MCU_nios_cpu_nios2_oci_td_mode " "Found entity 8: my_MCU_nios_cpu_nios2_oci_td_mode" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_MCU_nios_cpu_nios2_oci_dtrace " "Found entity 9: my_MCU_nios_cpu_nios2_oci_dtrace" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_MCU_nios_cpu_nios2_oci_fifo " "Found entity 13: my_MCU_nios_cpu_nios2_oci_fifo" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_MCU_nios_cpu_nios2_oci_pib " "Found entity 14: my_MCU_nios_cpu_nios2_oci_pib" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_MCU_nios_cpu_nios2_oci_im " "Found entity 15: my_MCU_nios_cpu_nios2_oci_im" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_MCU_nios_cpu_nios2_performance_monitors " "Found entity 16: my_MCU_nios_cpu_nios2_performance_monitors" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_MCU_nios_cpu_nios2_avalon_reg " "Found entity 17: my_MCU_nios_cpu_nios2_avalon_reg" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_MCU_nios_cpu_ociram_sp_ram_module " "Found entity 18: my_MCU_nios_cpu_ociram_sp_ram_module" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_MCU_nios_cpu_nios2_ocimem " "Found entity 19: my_MCU_nios_cpu_nios2_ocimem" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_MCU_nios_cpu_nios2_oci " "Found entity 20: my_MCU_nios_cpu_nios2_oci" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_MCU_nios_cpu " "Found entity 21: my_MCU_nios_cpu" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_debug_slave_sysclk " "Found entity 1: my_MCU_nios_cpu_debug_slave_sysclk" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_debug_slave_tck " "Found entity 1: my_MCU_nios_cpu_debug_slave_tck" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_debug_slave_wrapper " "Found entity 1: my_MCU_nios_cpu_debug_slave_wrapper" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_test_bench " "Found entity 1: my_MCU_nios_cpu_test_bench" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file my_mcu/synthesis/submodules/my_mcu_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_jtag_sim_scfifo_w " "Found entity 1: my_MCU_jtag_sim_scfifo_w" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464866 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_jtag_scfifo_w " "Found entity 2: my_MCU_jtag_scfifo_w" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464866 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_MCU_jtag_sim_scfifo_r " "Found entity 3: my_MCU_jtag_sim_scfifo_r" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464866 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_MCU_jtag_scfifo_r " "Found entity 4: my_MCU_jtag_scfifo_r" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464866 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_MCU_jtag " "Found entity 5: my_MCU_jtag" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/my_MCU_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/submodules/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER-RTL " "Found design unit 1: I2C_MASTER-RTL" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464868 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER " "Found entity 1: I2C_MASTER" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/i2c_master_all.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/submodules/i2c_master_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_ALL-RTL " "Found design unit 1: I2C_MASTER_ALL-RTL" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464869 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_ALL " "Found entity 1: I2C_MASTER_ALL" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/i2c_master_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/submodules/i2c_master_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_REG-RTL " "Found design unit 1: I2C_MASTER_REG-RTL" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464871 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_REG " "Found entity 1: I2C_MASTER_REG" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/dff_synk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/submodules/dff_synk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_synk-comp " "Found design unit 1: dff_synk-comp" {  } { { "my_MCU/synthesis/submodules/dff_synk.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/dff_synk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464872 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_synk " "Found entity 1: dff_synk" {  } { { "my_MCU/synthesis/submodules/dff_synk.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/dff_synk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oblig3_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oblig3_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Oblig3_TOP " "Found entity 1: Oblig3_TOP" {  } { { "Oblig3_TOP.bdf" "" { Schematic "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/Oblig3_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748363464873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363464873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Oblig3_TOP " "Elaborating entity \"Oblig3_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748363464930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU my_MCU:inst " "Elaborating entity \"my_MCU\" for hierarchy \"my_MCU:inst\"" {  } { { "Oblig3_TOP.bdf" "inst" { Schematic "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/Oblig3_TOP.bdf" { { 136 544 840 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748363464932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_ALL my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5 " "Elaborating entity \"I2C_MASTER_ALL\" for hierarchy \"my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "i2c_master_5" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/my_MCU.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748363464970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER:c_i2c_master " "Elaborating entity \"I2C_MASTER\" for hierarchy \"my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER:c_i2c_master\"" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" "c_i2c_master" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748363464972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDA_IN I2C_MASTER.vhd(33) " "Verilog HDL or VHDL warning at I2C_MASTER.vhd(33): object \"SDA_IN\" assigned a value but never read" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748363464973 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_rev3_0|I2C_MASTER:c_i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_synk my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER:c_i2c_master\|dff_synk:c_dff_synk " "Elaborating entity \"dff_synk\" for hierarchy \"my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER:c_i2c_master\|dff_synk:c_dff_synk\"" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER.vhd" "c_dff_synk" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748363464976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_REG my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER_REG:c_i2c_master_reg " "Elaborating entity \"I2C_MASTER_REG\" for hierarchy \"my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER_REG:c_i2c_master_reg\"" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" "c_i2c_master_reg" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748363464978 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "baud_standard_mode I2C_MASTER_REG.vhd(62) " "VHDL Signal Declaration warning at I2C_MASTER_REG.vhd(62): used explicit default value for signal \"baud_standard_mode\" because signal was never assigned a value" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748363464979 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "baud_fast_mode I2C_MASTER_REG.vhd(63) " "VHDL Signal Declaration warning at I2C_MASTER_REG.vhd(63): used explicit default value for signal \"baud_fast_mode\" because signal was never assigned a value" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748363464980 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MODE I2C_MASTER_REG.vhd(82) " "Verilog HDL or VHDL warning at I2C_MASTER_REG.vhd(82): object \"MODE\" assigned a value but never read" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748363464980 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_n_internal I2C_MASTER_REG.vhd(303) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(303): signal \"wr_n_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464991 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_rising I2C_MASTER_REG.vhd(303) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(303): signal \"done_rising\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464991 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_tfr_cmd I2C_MASTER_REG.vhd(310) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(310): signal \"fifo_tfr_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464991 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data I2C_MASTER_REG.vhd(316) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(316): signal \"fifo_rx_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464992 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chipselect_rising I2C_MASTER_REG.vhd(317) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(317): signal \"chipselect_rising\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464992 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data I2C_MASTER_REG.vhd(318) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(318): signal \"fifo_rx_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464992 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data_amnt_int I2C_MASTER_REG.vhd(320) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(320): signal \"fifo_rx_data_amnt_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464992 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data_amnt_int I2C_MASTER_REG.vhd(321) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(321): signal \"fifo_rx_data_amnt_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464992 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fast_mode I2C_MASTER_REG.vhd(326) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(326): signal \"fast_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "standard_mode I2C_MASTER_REG.vhd(326) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(326): signal \"standard_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no_ack_internal I2C_MASTER_REG.vhd(329) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(329): signal \"no_ack_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_internal I2C_MASTER_REG.vhd(329) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(329): signal \"done_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idle_internal I2C_MASTER_REG.vhd(329) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(329): signal \"idle_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "errors_index I2C_MASTER_REG.vhd(329) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(329): signal \"errors_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "errors_tot I2C_MASTER_REG.vhd(329) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(329): signal \"errors_tot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_tfr_cmd I2C_MASTER_REG.vhd(332) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(332): signal \"fifo_tfr_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_tfr_cmd_index_int I2C_MASTER_REG.vhd(332) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(332): signal \"fifo_tfr_cmd_index_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_tfr_cmd_index I2C_MASTER_REG.vhd(332) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(332): signal \"fifo_tfr_cmd_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_tfr_cmd_amnt I2C_MASTER_REG.vhd(332) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(332): signal \"fifo_tfr_cmd_amnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data I2C_MASTER_REG.vhd(337) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(337): signal \"fifo_rx_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data_index_int I2C_MASTER_REG.vhd(337) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(337): signal \"fifo_rx_data_index_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464993 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data_index I2C_MASTER_REG.vhd(337) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(337): signal \"fifo_rx_data_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464994 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_rx_data_amnt I2C_MASTER_REG.vhd(337) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(337): signal \"fifo_rx_data_amnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464994 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata I2C_MASTER_REG.vhd(339) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(339): signal \"writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464994 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writedata I2C_MASTER_REG.vhd(344) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(344): signal \"writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464994 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_cnt I2C_MASTER_REG.vhd(350) " "VHDL Process Statement warning at I2C_MASTER_REG.vhd(350): signal \"op_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748363464997 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_index\[0\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_index\[0\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_index\[0\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_index\[0\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_index\[1\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_index\[1\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_index\[1\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_index\[1\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_index\[2\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_index\[2\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_index\[2\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_index\[2\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_index\[3\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_index\[3\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_index\[3\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_index\[3\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_amnt_int\[0\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_amnt_int\[0\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_amnt_int\[0\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_amnt_int\[0\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_amnt_int\[1\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_amnt_int\[1\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_amnt_int\[1\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_amnt_int\[1\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465038 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_amnt_int\[2\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_amnt_int\[2\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_amnt_int\[2\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_amnt_int\[2\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data_amnt_int\[3\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data_amnt_int\[3\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data_amnt_int\[3\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data_amnt_int\[3\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[0\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[0\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[0\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[0\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[1\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[1\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[1\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[1\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[2\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[2\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[2\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[2\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[3\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[3\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[3\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[3\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[4\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[4\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[4\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[4\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[5\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[5\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[5\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[5\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[6\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[6\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[6\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[6\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[7\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[7\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465039 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[7\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[7\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465040 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[8\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[8\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465040 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[8\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[8\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465040 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[9\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[9\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465040 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[9\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[9\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465040 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fifo_rx_data\[0\]\[10\] I2C_MASTER_REG.vhd(297) " "Can't infer register for \"fifo_rx_data\[0\]\[10\]\" at I2C_MASTER_REG.vhd(297) because it does not hold its value outside the clock edge" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 297 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1748363465040 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rx_data\[0\]\[10\] I2C_MASTER_REG.vhd(295) " "Inferred latch for \"fifo_rx_data\[0\]\[10\]\" at I2C_MASTER_REG.vhd(295)" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_REG.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465040 "|Oblig3_TOP|my_MCU:inst|I2C_MASTER_ALL:i2c_master_5|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER_REG:c_i2c_master_reg " "Can't elaborate user hierarchy \"my_MCU:inst\|I2C_MASTER_ALL:i2c_master_5\|I2C_MASTER_REG:c_i2c_master_reg\"" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" "c_i2c_master_reg" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/I2C_MASTER_ALL.vhd" 115 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748363465215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/output_files/I2c_MCU_REV_1.map.smsg " "Generated suppressed messages file C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/output_files/I2c_MCU_REV_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363465328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748363466422 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 27 18:31:06 2025 " "Processing ended: Tue May 27 18:31:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748363466422 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748363466422 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748363466422 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748363466422 ""}
