Analysis & Synthesis report for DE1_SoC
Sun Mar 01 15:24:45 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "regfile:rf"
 13. Port Connectivity Checks: "operation:op|memory:mem"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 01 15:24:45 2020       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; code_execution                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 687                                         ;
; Total pins                      ; 266                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; code_execution     ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; code_execution.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv        ;         ;
; code_memory.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv    ;         ;
; operation.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv      ;         ;
; memory.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/memory.sv         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3407                       ;
;                                             ;                            ;
; Combinational ALUT usage for logic          ; 5490                       ;
;     -- 7 input functions                    ; 42                         ;
;     -- 6 input functions                    ; 1216                       ;
;     -- 5 input functions                    ; 1601                       ;
;     -- 4 input functions                    ; 1103                       ;
;     -- <=3 input functions                  ; 1528                       ;
;                                             ;                            ;
; Dedicated logic registers                   ; 687                        ;
;                                             ;                            ;
; I/O pins                                    ; 266                        ;
;                                             ;                            ;
; Total DSP Blocks                            ; 0                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; code_memory:cm3|inst_set~5 ;
; Maximum fan-out                             ; 1228                       ;
; Total fan-out                               ; 29748                      ;
; Average fan-out                             ; 4.43                       ;
+---------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name             ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+----------------+--------------+
; |code_execution            ; 5490 (86)           ; 687 (0)                   ; 0                 ; 0          ; 266  ; 0            ; |code_execution                 ; code_execution ; work         ;
;    |code_memory:cm1|       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |code_execution|code_memory:cm1 ; code_memory    ; work         ;
;    |code_memory:cm2|       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |code_execution|code_memory:cm2 ; code_memory    ; work         ;
;    |code_memory:cm3|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |code_execution|code_memory:cm3 ; code_memory    ; work         ;
;    |code_memory:cm4|       ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |code_execution|code_memory:cm4 ; code_memory    ; work         ;
;    |operation:op|          ; 4558 (4558)         ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |code_execution|operation:op    ; operation      ; work         ;
;    |regfile:rf|            ; 800 (800)           ; 683 (683)                 ; 0                 ; 0          ; 0    ; 0            ; |code_execution|regfile:rf      ; regfile        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; regfile:rf|reg_file[22][0]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][0]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][0]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][0]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][0]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][0]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][0]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][0]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][0]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][1]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][1]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][1]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][1]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][1]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][1]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][1]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][1]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][2]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][2]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][2]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][2]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][2]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][2]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][2]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][2]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][2]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][3]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][3]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][3]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][3]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][3]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][3]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][3]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][3]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][3]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][4]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][4]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][4]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][4]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][4]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][4]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][4]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][4]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][4]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][4]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][4]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][5]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][5]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][5]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][5]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][5]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][5]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][5]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][5]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][5]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][5]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][6]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][6]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][6]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][6]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][6]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][6]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][6]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][6]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][6]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][6]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][6]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][7]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][7]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][7]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][7]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][7]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][7]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][7]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][7]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][7]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][7]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][7]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][8]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][8]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][8]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][8]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][8]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][8]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][8]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][8]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][8]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][8]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][8]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][9]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][9]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][9]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][9]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][9]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][9]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][9]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][9]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][9]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][9]               ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][10]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][10]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][10]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][10]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][10]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][10]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][10]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][10]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][10]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][10]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][10]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][11]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][11]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][11]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][11]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][11]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][11]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][11]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][11]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][11]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][11]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][11]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][12]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][12]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][12]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][12]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][12]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][12]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][12]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][12]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][12]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][12]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][12]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][13]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][13]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][13]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][13]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][13]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][13]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][13]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][13]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][13]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][13]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][13]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][14]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][14]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][14]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][14]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][14]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][14]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][14]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][14]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][14]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][14]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][14]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][15]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][15]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][15]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][15]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][15]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][15]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][15]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][15]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][15]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][15]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][15]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][16]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][16]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][16]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][16]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][16]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][16]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][16]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][16]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][16]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][16]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][16]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][17]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][17]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][17]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][17]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][17]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][17]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][17]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][17]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][17]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][17]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][17]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][18]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][18]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][18]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][18]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][18]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][18]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][18]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][18]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][18]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][18]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][18]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][19]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][19]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][19]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][19]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][19]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][19]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][19]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][19]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][19]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][19]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][19]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][20]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][20]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][20]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][20]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][20]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][20]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][20]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][20]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][20]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][20]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][20]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][21]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][21]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][21]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][21]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][21]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][21]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][21]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][21]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][21]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][21]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][21]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][22]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][22]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][22]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][22]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][22]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][22]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][22]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][22]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][22]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][22]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][22]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][23]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][23]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][23]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][23]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][23]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][23]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][23]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][23]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][23]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][23]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][23]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][24]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][24]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][24]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][24]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][24]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][24]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][24]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][24]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][24]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][24]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][24]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][25]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][25]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][25]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][25]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][25]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][25]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][25]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][25]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][25]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][25]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][25]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][26]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][26]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][26]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][26]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][26]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][26]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][26]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][26]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][26]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][26]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][26]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][27]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][27]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][27]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][27]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][27]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][27]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][27]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][27]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][27]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][27]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][27]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][28]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][28]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][28]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][28]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][28]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][28]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][28]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][28]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][28]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][28]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][28]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][29]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][29]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][29]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][29]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][29]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][29]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][29]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][29]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][29]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][29]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][29]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][30]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][30]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][30]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][30]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][30]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][30]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][30]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][30]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][30]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][30]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][30]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[28][31]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[18][31]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[22][31]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[23][31]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[31][31]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[12][31]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[14][31]             ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[4][31]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[5][31]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[6][31]              ; Stuck at GND due to stuck port data_in ;
; regfile:rf|reg_file[2][31]              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 341 ;                                        ;
+-----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+-----------------------------+---------------------------+-----------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                    ;
+-----------------------------+---------------------------+-----------------------------------------------------------+
; regfile:rf|reg_file[12][0]  ; Stuck at GND              ; regfile:rf|reg_file[14][19], regfile:rf|reg_file[18][22], ;
;                             ; due to stuck port data_in ; regfile:rf|reg_file[18][26], regfile:rf|reg_file[18][29], ;
;                             ;                           ; regfile:rf|reg_file[18][30]                               ;
; regfile:rf|reg_file[12][2]  ; Stuck at GND              ; regfile:rf|reg_file[18][18], regfile:rf|reg_file[14][21], ;
;                             ; due to stuck port data_in ; regfile:rf|reg_file[18][25], regfile:rf|reg_file[18][28]  ;
; regfile:rf|reg_file[22][0]  ; Stuck at GND              ; regfile:rf|reg_file[18][15], regfile:rf|reg_file[18][23], ;
;                             ; due to stuck port data_in ; regfile:rf|reg_file[18][27]                               ;
; regfile:rf|reg_file[28][1]  ; Stuck at GND              ; regfile:rf|reg_file[18][16], regfile:rf|reg_file[18][20], ;
;                             ; due to stuck port data_in ; regfile:rf|reg_file[18][24]                               ;
; regfile:rf|reg_file[12][3]  ; Stuck at GND              ; regfile:rf|reg_file[18][19], regfile:rf|reg_file[14][22]  ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][4]  ; Stuck at GND              ; regfile:rf|reg_file[14][23], regfile:rf|reg_file[18][31]  ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][5]  ; Stuck at GND              ; regfile:rf|reg_file[18][21], regfile:rf|reg_file[14][24]  ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][1]  ; Stuck at GND              ; regfile:rf|reg_file[14][20]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[18][2]  ; Stuck at GND              ; regfile:rf|reg_file[18][17]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][6]  ; Stuck at GND              ; regfile:rf|reg_file[14][25]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][7]  ; Stuck at GND              ; regfile:rf|reg_file[14][26]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][8]  ; Stuck at GND              ; regfile:rf|reg_file[14][27]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][9]  ; Stuck at GND              ; regfile:rf|reg_file[14][28]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][10] ; Stuck at GND              ; regfile:rf|reg_file[14][29]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][11] ; Stuck at GND              ; regfile:rf|reg_file[14][30]                               ;
;                             ; due to stuck port data_in ;                                                           ;
; regfile:rf|reg_file[12][12] ; Stuck at GND              ; regfile:rf|reg_file[14][31]                               ;
;                             ; due to stuck port data_in ;                                                           ;
+-----------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 687   ;
; Number of registers using Synchronous Clear  ; 617   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 656   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[31][1]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[31][14] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[30][0]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[30][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[29][10] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[28][0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[28][23] ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[27][21] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[27][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[26][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[25][18] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[24][2]  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[24][25] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[23][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[22][15] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[21][12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[20][30] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[19][4]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[19][21] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[18][1]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[18][17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[17][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[16][27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[14][2]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[13][3]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[13][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[12][17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[11][10] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[10][1]  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[10][9]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[9][16]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[8][4]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[8][9]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[7][20]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[6][24]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[5][3]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[5][19]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[4][24]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[3][26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[2][9]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[1][1]   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[1][27]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |code_execution|regfile:rf|reg_file[0][2]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[0][5]   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |code_execution|regfile:rf|reg_file[15][1]  ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |code_execution|regfile:rf|reg_file[15][7]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight1    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight0    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight0    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight1    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|Selector78     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|Selector73     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight0    ;
; 3:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight6    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftLeft2     ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftLeft2     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftLeft2     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|res            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftLeft2     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftLeft2     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftLeft9     ;
; 4:1                ; 43 bits   ; 86 LEs        ; 86 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight0    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight1    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|res            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight1    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight0    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |code_execution|operation:op|Selector101    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |code_execution|operation:op|Selector85     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |code_execution|operation:op|Selector97     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |code_execution|operation:op|Selector82     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |code_execution|operation:op|ShiftRight1    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |code_execution|operation:op|ShiftRight1    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |code_execution|Add3                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; No         ; |code_execution|Add3                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |code_execution|Add3                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |code_execution|Add3                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |code_execution|operation:op|ShiftRight0    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |code_execution|operation:op|Selector140    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |code_execution|regfile:rf|Mux51            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |code_execution|regfile:rf|Mux30            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; No         ; |code_execution|Add3                        ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |code_execution|Add3                        ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; No         ; |code_execution|Add3                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |code_execution|Add3                        ;
; 20:1               ; 12 bits   ; 156 LEs       ; 156 LEs              ; 0 LEs                  ; No         ; |code_execution|operation:op|Selector190    ;
; 20:1               ; 21 bits   ; 273 LEs       ; 273 LEs              ; 0 LEs                  ; No         ; |code_execution|operation:op|Selector167    ;
; 23:1               ; 8 bits    ; 120 LEs       ; 112 LEs              ; 8 LEs                  ; No         ; |code_execution|operation:op|Mux23          ;
; 23:1               ; 16 bits   ; 240 LEs       ; 224 LEs              ; 16 LEs                 ; No         ; |code_execution|operation:op|Mux3           ;
; 24:1               ; 7 bits    ; 112 LEs       ; 105 LEs              ; 7 LEs                  ; No         ; |code_execution|operation:op|Mux28          ;
; 53:1               ; 3 bits    ; 105 LEs       ; 102 LEs              ; 3 LEs                  ; No         ; |code_execution|operation:op|Mux52          ;
; 53:1               ; 15 bits   ; 525 LEs       ; 510 LEs              ; 15 LEs                 ; No         ; |code_execution|operation:op|Mux42          ;
; 54:1               ; 11 bits   ; 396 LEs       ; 385 LEs              ; 11 LEs                 ; No         ; |code_execution|operation:op|Mux54          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "regfile:rf"  ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; addr3 ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operation:op|memory:mem"                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 687                         ;
;     ENA               ; 69                          ;
;     ENA SCLR          ; 587                         ;
;     SCLR              ; 30                          ;
;     SLD               ; 1                           ;
; arriav_lcell_comb     ; 5490                        ;
;     arith             ; 2916                        ;
;         0 data inputs ; 48                          ;
;         1 data inputs ; 315                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 660                         ;
;         4 data inputs ; 739                         ;
;         5 data inputs ; 1136                        ;
;     extend            ; 42                          ;
;         7 data inputs ; 42                          ;
;     normal            ; 2499                        ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 384                         ;
;         4 data inputs ; 364                         ;
;         5 data inputs ; 465                         ;
;         6 data inputs ; 1216                        ;
;     shared            ; 33                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 266                         ;
;                       ;                             ;
; Max LUT depth         ; 22.80                       ;
; Average LUT depth     ; 17.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 01 15:24:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/DE1_SoC.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file code_execution.sv
    Info (12023): Found entity 1: code_execution File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv Line: 1
    Info (12023): Found entity 2: code_execution_testbench File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file code_memory.sv
    Info (12023): Found entity 1: code_memory File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operation.sv
    Info (12023): Found entity 1: operation File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/memory.sv Line: 1
Info (12127): Elaborating entity "code_execution" for the top level hierarchy
Warning (10030): Net "rd_addr" at code_execution.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv Line: 8
Info (12128): Elaborating entity "code_memory" for hierarchy "code_memory:cm1" File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv Line: 17
Warning (10030): Net "inst_set.data_a" at code_memory.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 5
Warning (10030): Net "inst_set.waddr_a" at code_memory.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 5
Warning (10030): Net "inst_set.we_a" at code_memory.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 5
Info (12128): Elaborating entity "operation" for hierarchy "operation:op" File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at operation.sv(17): object "uns_res" assigned a value but never read File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv Line: 17
Warning (10230): Verilog HDL assignment warning at operation.sv(55): truncated value with size 33 to match size of target (32) File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv Line: 55
Warning (10230): Verilog HDL assignment warning at operation.sv(138): truncated value with size 64 to match size of target (16) File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv Line: 138
Warning (10230): Verilog HDL assignment warning at operation.sv(149): truncated value with size 64 to match size of target (16) File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv Line: 149
Warning (10270): Verilog HDL Case Statement warning at operation.sv(39): incomplete case statement has no default case item File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv Line: 39
Info (12128): Elaborating entity "memory" for hierarchy "operation:op|memory:mem" File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv Line: 23
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:rf" File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv Line: 30
Warning (10027): Verilog HDL or VHDL warning at the regfile.sv(12): index expression is not wide enough to address all of the elements in the array File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv Line: 12
Warning (10027): Verilog HDL or VHDL warning at the regfile.sv(13): index expression is not wide enough to address all of the elements in the array File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv Line: 13
Warning (10027): Verilog HDL or VHDL warning at the regfile.sv(14): index expression is not wide enough to address all of the elements in the array File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv Line: 14
Warning (10230): Verilog HDL assignment warning at regfile.sv(54): truncated value with size 64 to match size of target (32) File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv Line: 54
Warning (10230): Verilog HDL assignment warning at regfile.sv(57): truncated value with size 64 to match size of target (32) File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv Line: 57
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "code_memory:cm4|inst_set" is uninferred due to inappropriate RAM size File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 5
    Info (276004): RAM logic "code_memory:cm3|inst_set" is uninferred due to inappropriate RAM size File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 5
    Info (276004): RAM logic "code_memory:cm2|inst_set" is uninferred due to inappropriate RAM size File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 5
    Info (276004): RAM logic "code_memory:cm1|inst_set" is uninferred due to inappropriate RAM size File: C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv Line: 5
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6383 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 264 output pins
    Info (21061): Implemented 6117 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Sun Mar 01 15:24:45 2020
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/output_files/DE1_SoC.map.smsg.


