[13:54:02.934] <TB0>     INFO: *** Welcome to pxar ***
[13:54:02.935] <TB0>     INFO: *** Today: 2016/04/25
[13:54:02.941] <TB0>     INFO: *** Version: b2a7-dirty
[13:54:02.941] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:02.942] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:02.942] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//defaultMaskFile.dat
[13:54:02.942] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters_C15.dat
[13:54:03.020] <TB0>     INFO:         clk: 4
[13:54:03.020] <TB0>     INFO:         ctr: 4
[13:54:03.020] <TB0>     INFO:         sda: 19
[13:54:03.020] <TB0>     INFO:         tin: 9
[13:54:03.020] <TB0>     INFO:         level: 15
[13:54:03.020] <TB0>     INFO:         triggerdelay: 0
[13:54:03.020] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:54:03.020] <TB0>     INFO: Log level: DEBUG
[13:54:03.030] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:54:03.042] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:54:03.045] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:54:03.048] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:54:04.609] <TB0>     INFO: DUT info: 
[13:54:04.609] <TB0>     INFO: The DUT currently contains the following objects:
[13:54:04.609] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:54:04.609] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:54:04.609] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:54:04.609] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:54:04.609] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:04.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:04.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:04.611] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:04.620] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30896128
[13:54:04.620] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x269bf90
[13:54:04.620] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2610770
[13:54:04.620] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0d05d94010
[13:54:04.621] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0d0bfff510
[13:54:04.621] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30961664 fPxarMemory = 0x7f0d05d94010
[13:54:04.622] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 380.2mA
[13:54:04.623] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:54:04.623] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:54:04.623] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:54:05.023] <TB0>     INFO: enter 'restricted' command line mode
[13:54:05.023] <TB0>     INFO: enter test to run
[13:54:05.023] <TB0>     INFO:   test: FPIXTest no parameter change
[13:54:05.023] <TB0>     INFO:   running: fpixtest
[13:54:05.023] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:54:05.026] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:54:05.026] <TB0>     INFO: ######################################################################
[13:54:05.026] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:54:05.026] <TB0>     INFO: ######################################################################
[13:54:05.029] <TB0>     INFO: ######################################################################
[13:54:05.029] <TB0>     INFO: PixTestPretest::doTest()
[13:54:05.029] <TB0>     INFO: ######################################################################
[13:54:05.032] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:05.032] <TB0>     INFO:    PixTestPretest::programROC() 
[13:54:05.032] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:23.049] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:54:23.049] <TB0>     INFO: IA differences per ROC:  18.5 18.5 17.7 18.5 16.1 19.3 19.3 20.1 17.7 18.5 18.5 17.7 18.5 19.3 16.9 16.1
[13:54:23.116] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:23.116] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:54:23.116] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:23.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:54:23.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.7687 mA
[13:54:23.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  74 Ia 23.9688 mA
[13:54:23.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9688 mA
[13:54:23.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1688 mA
[13:54:23.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7687 mA
[13:54:23.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  79 Ia 23.1688 mA
[13:54:23.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  84 Ia 24.7687 mA
[13:54:24.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  80 Ia 23.9688 mA
[13:54:24.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9688 mA
[13:54:24.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.5687 mA
[13:54:24.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  93 Ia 24.7687 mA
[13:54:24.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  89 Ia 23.9688 mA
[13:54:24.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9688 mA
[13:54:24.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[13:54:24.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  74 Ia 23.9688 mA
[13:54:24.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 25.5688 mA
[13:54:24.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  70 Ia 23.9688 mA
[13:54:25.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9688 mA
[13:54:25.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.9688 mA
[13:54:25.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.9688 mA
[13:54:25.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.3687 mA
[13:54:25.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.7687 mA
[13:54:25.547] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  84 Ia 23.9688 mA
[13:54:25.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[13:54:25.751] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.5688 mA
[13:54:25.852] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  70 Ia 23.9688 mA
[13:54:25.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.3687 mA
[13:54:26.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  88 Ia 23.9688 mA
[13:54:26.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.5687 mA
[13:54:26.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  93 Ia 24.7687 mA
[13:54:26.359] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  89 Ia 23.9688 mA
[13:54:26.391] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  74
[13:54:26.391] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:54:26.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:54:26.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:54:26.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  89
[13:54:26.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:54:26.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[13:54:26.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  70
[13:54:26.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:54:26.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[13:54:26.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:54:26.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[13:54:26.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:54:26.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  70
[13:54:26.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  88
[13:54:26.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  89
[13:54:28.224] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:54:28.224] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  18.5  18.5  18.5  20.1  19.3  18.5  18.5  19.3  19.3  19.3  19.3  18.5  19.3  18.5
[13:54:28.262] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:28.262] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:54:28.262] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:28.398] <TB0>     INFO: Expecting 231680 events.
[13:54:36.541] <TB0>     INFO: 231680 events read in total (7425ms).
[13:54:36.695] <TB0>     INFO: Test took 8430ms.
[13:54:36.897] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:54:36.900] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 110 and Delta(CalDel) = 63
[13:54:36.904] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 68 and Delta(CalDel) = 58
[13:54:36.907] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:54:36.911] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:54:36.918] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:54:36.922] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 103 and Delta(CalDel) = 63
[13:54:36.925] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 60
[13:54:36.929] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 74 and Delta(CalDel) = 62
[13:54:36.933] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:54:36.937] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:54:36.940] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 112 and Delta(CalDel) = 63
[13:54:36.943] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:54:36.947] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:54:36.951] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 105 and Delta(CalDel) = 61
[13:54:36.954] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:54:36.995] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:54:37.030] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:37.030] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:54:37.030] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:37.170] <TB0>     INFO: Expecting 231680 events.
[13:54:45.301] <TB0>     INFO: 231680 events read in total (7416ms).
[13:54:45.306] <TB0>     INFO: Test took 8271ms.
[13:54:45.330] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:54:45.643] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 31
[13:54:45.647] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28.5
[13:54:45.650] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:54:45.654] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:54:45.657] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 171 +/- 33
[13:54:45.661] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:54:45.665] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:54:45.668] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[13:54:45.672] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:54:45.679] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[13:54:45.683] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[13:54:45.687] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[13:54:45.690] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 32
[13:54:45.695] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:54:45.698] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:54:45.734] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:54:45.734] <TB0>     INFO: CalDel:      149   130   121   129   134   171   141   143   146   132   137   153   136   164   130   138
[13:54:45.734] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C0.dat
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C1.dat
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C2.dat
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C3.dat
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C4.dat
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C5.dat
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C6.dat
[13:54:45.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C7.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C8.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C9.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C10.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C11.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C12.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C13.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C14.dat
[13:54:45.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:45.740] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:54:45.740] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:45.740] <TB0>     INFO: PixTestPretest::doTest() done, duration: 40 seconds
[13:54:45.740] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:54:45.825] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:54:45.825] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:54:45.825] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:54:45.825] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:54:45.829] <TB0>     INFO: ######################################################################
[13:54:45.829] <TB0>     INFO: PixTestTiming::doTest()
[13:54:45.829] <TB0>     INFO: ######################################################################
[13:54:45.829] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:45.829] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:54:45.829] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:45.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:47.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:49.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:52.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:54.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:56.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:59.098] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:01.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:03.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:05.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:07.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:09.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:11.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:14.258] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:16.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:18.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:21.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:22.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:24.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:25.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:27.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:28.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:30.197] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:31.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:33.237] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:34.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:38.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:41.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:44.956] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:55:48.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:51.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:54.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:58.367] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:55:59.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:01.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:02.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:04.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:05.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:07.490] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:09.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:10.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:12.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:14.323] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:15.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:17.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:22.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:23.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:25.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:27.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:29.292] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:31.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:33.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:36.113] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:38.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:40.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:42.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:46.523] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:56:48.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:56:51.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:56:53.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:56:55.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:56:57.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:00.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:02.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:04.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:06.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:09.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:11.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:13.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:16.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:18.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:20.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:22.900] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:25.173] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:27.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:29.721] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:31.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:34.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:36.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:38.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:41.087] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:57:42.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:57:45.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:57:48.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:51.113] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:57:54.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:57:56.972] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:57:59.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:03.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:04.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:06.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:07.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:09.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:10.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:12.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:13.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:15.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:16.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:18.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:19.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:21.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:22.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:24.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:25.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:27.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:29.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:31.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:32.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:58:34.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:58:47.006] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:58:48.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:58:50.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:58:51.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:58:53.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:58:56.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:58:58.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:00.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:02.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:05.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:07.482] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:09.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:12.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:14.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:16.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:18.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:21.123] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:23.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:25.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:28.328] <TB0>     INFO: TBM Phase Settings: 236
[13:59:28.328] <TB0>     INFO: 400MHz Phase: 3
[13:59:28.328] <TB0>     INFO: 160MHz Phase: 7
[13:59:28.328] <TB0>     INFO: Functional Phase Area: 4
[13:59:28.331] <TB0>     INFO: Test took 282502 ms.
[13:59:28.332] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:59:28.332] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:28.332] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:59:28.332] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:28.332] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:59:31.355] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:59:33.250] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:59:35.146] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:59:37.041] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:59:38.937] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:59:40.832] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:59:42.728] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:59:46.503] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:59:48.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:59:49.543] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:59:51.064] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:59:52.585] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:59:54.104] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:59:55.624] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:59:57.144] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:59:58.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:00:00.371] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:00:01.891] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:00:04.164] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:00:06.439] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:00:08.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:10.985] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:00:13.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:00:14.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:00:16.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:00:17.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:00:20.092] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:00:22.366] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:00:24.639] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:00:26.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:00:29.185] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:00:30.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:00:32.225] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:00:33.744] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:00:36.019] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:00:38.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:00:40.566] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:00:42.840] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:00:45.113] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:00:46.633] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:00:48.154] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:00:49.673] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:00:51.948] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:00:54.221] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:00:56.495] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:00:58.770] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:01:01.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:01:02.563] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:01:04.083] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:01:05.602] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:07.876] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:10.150] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:12.423] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:01:14.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:01:16.973] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:01:18.494] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:01:20.014] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:01:21.537] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:23.811] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:26.087] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:28.360] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:30.633] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:32.906] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:34.809] <TB0>     INFO: ROC Delay Settings: 228
[14:01:34.809] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:34.809] <TB0>     INFO: ROC Port 0 Delay: 4
[14:01:34.809] <TB0>     INFO: ROC Port 1 Delay: 4
[14:01:34.809] <TB0>     INFO: Functional ROC Area: 5
[14:01:34.812] <TB0>     INFO: Test took 126480 ms.
[14:01:34.812] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:34.812] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:34.812] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:01:34.812] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:35.951] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4039 4039 4039 4039 4039 4039 4039 4039 e062 c000 a101 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 
[14:01:35.951] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4039 4039 4039 4039 4039 4039 4039 4039 e022 c000 a102 80c0 4038 4038 4039 4038 4038 4038 4038 4038 e022 c000 
[14:01:35.951] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 a103 8000 4038 4038 4039 4038 4038 4039 4039 4038 e022 c000 
[14:01:35.951] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:01:50.137] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:50.137] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:04.230] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.230] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:18.294] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:18.294] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:32.375] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:32.375] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:02:46.425] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:46.425] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:03:00.466] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:00.467] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:14.531] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:14.532] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:28.624] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:28.624] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:03:42.649] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:42.649] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:03:56.722] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:57.103] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:57.116] <TB0>     INFO: Decoding statistics:
[14:03:57.116] <TB0>     INFO:   General information:
[14:03:57.116] <TB0>     INFO: 	 16bit words read:         240000000
[14:03:57.116] <TB0>     INFO: 	 valid events total:       20000000
[14:03:57.116] <TB0>     INFO: 	 empty events:             20000000
[14:03:57.116] <TB0>     INFO: 	 valid events with pixels: 0
[14:03:57.116] <TB0>     INFO: 	 valid pixel hits:         0
[14:03:57.116] <TB0>     INFO:   Event errors: 	           0
[14:03:57.116] <TB0>     INFO: 	 start marker:             0
[14:03:57.116] <TB0>     INFO: 	 stop marker:              0
[14:03:57.116] <TB0>     INFO: 	 overflow:                 0
[14:03:57.116] <TB0>     INFO: 	 invalid 5bit words:       0
[14:03:57.116] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:03:57.116] <TB0>     INFO:   TBM errors: 		           0
[14:03:57.116] <TB0>     INFO: 	 flawed TBM headers:       0
[14:03:57.116] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:03:57.116] <TB0>     INFO: 	 event ID mismatches:      0
[14:03:57.116] <TB0>     INFO:   ROC errors: 		           0
[14:03:57.116] <TB0>     INFO: 	 missing ROC header(s):    0
[14:03:57.116] <TB0>     INFO: 	 misplaced readback start: 0
[14:03:57.116] <TB0>     INFO:   Pixel decoding errors:	   0
[14:03:57.116] <TB0>     INFO: 	 pixel data incomplete:    0
[14:03:57.116] <TB0>     INFO: 	 pixel address:            0
[14:03:57.116] <TB0>     INFO: 	 pulse height fill bit:    0
[14:03:57.116] <TB0>     INFO: 	 buffer corruption:        0
[14:03:57.116] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.116] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:03:57.116] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.116] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.116] <TB0>     INFO:    Read back bit status: 1
[14:03:57.116] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.116] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.116] <TB0>     INFO:    Timings are good!
[14:03:57.116] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.116] <TB0>     INFO: Test took 142304 ms.
[14:03:57.116] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:03:57.117] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:57.117] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:57.117] <TB0>     INFO: PixTestTiming::doTest took 551292 ms.
[14:03:57.117] <TB0>     INFO: PixTestTiming::doTest() done
[14:03:57.117] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:03:57.117] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:03:57.117] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:03:57.117] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:03:57.117] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:03:57.118] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:03:57.118] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:03:57.471] <TB0>     INFO: ######################################################################
[14:03:57.471] <TB0>     INFO: PixTestAlive::doTest()
[14:03:57.472] <TB0>     INFO: ######################################################################
[14:03:57.475] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.475] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:57.476] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.477] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:57.821] <TB0>     INFO: Expecting 41600 events.
[14:04:01.870] <TB0>     INFO: 41600 events read in total (3334ms).
[14:04:01.870] <TB0>     INFO: Test took 4393ms.
[14:04:01.878] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:01.878] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:01.878] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:02.255] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:04:02.255] <TB0>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:02.255] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:02.258] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:02.258] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:02.258] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:02.259] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:02.605] <TB0>     INFO: Expecting 41600 events.
[14:04:05.586] <TB0>     INFO: 41600 events read in total (2266ms).
[14:04:05.586] <TB0>     INFO: Test took 3327ms.
[14:04:05.586] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:05.586] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:05.586] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:05.587] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:05.992] <TB0>     INFO: PixTestAlive::maskTest() done
[14:04:05.992] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:05.995] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:05.995] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:05.995] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:05.996] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:06.341] <TB0>     INFO: Expecting 41600 events.
[14:04:10.435] <TB0>     INFO: 41600 events read in total (3379ms).
[14:04:10.436] <TB0>     INFO: Test took 4439ms.
[14:04:10.444] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:10.444] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:10.444] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:10.822] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:10.822] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:10.822] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:10.822] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:10.831] <TB0>     INFO: ######################################################################
[14:04:10.831] <TB0>     INFO: PixTestTrim::doTest()
[14:04:10.831] <TB0>     INFO: ######################################################################
[14:04:10.834] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:10.834] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:10.834] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:10.913] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:10.913] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:10.937] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:10.937] <TB0>     INFO:     run 1 of 1
[14:04:10.937] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:11.285] <TB0>     INFO: Expecting 5025280 events.
[14:04:56.399] <TB0>     INFO: 1391376 events read in total (44400ms).
[14:05:40.280] <TB0>     INFO: 2765720 events read in total (88281ms).
[14:06:24.332] <TB0>     INFO: 4149952 events read in total (132334ms).
[14:06:52.211] <TB0>     INFO: 5025280 events read in total (160212ms).
[14:06:52.264] <TB0>     INFO: Test took 161327ms.
[14:06:52.330] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:52.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:53.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:55.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:56.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:58.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:59.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:00.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:02.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:03.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:05.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:06.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:07.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:09.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:10.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:12.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:13.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:14.778] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208707584
[14:07:14.782] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9293 minThrLimit = 80.9028 minThrNLimit = 104.066 -> result = 80.9293 -> 80
[14:07:14.782] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.064 minThrLimit = 100.012 minThrNLimit = 121.019 -> result = 100.064 -> 100
[14:07:14.782] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5753 minThrLimit = 83.4836 minThrNLimit = 110.535 -> result = 83.5753 -> 83
[14:07:14.783] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5698 minThrLimit = 84.5666 minThrNLimit = 109.524 -> result = 84.5698 -> 84
[14:07:14.783] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.183 minThrLimit = 84.144 minThrNLimit = 106.878 -> result = 84.183 -> 84
[14:07:14.784] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1158 minThrLimit = 89.1091 minThrNLimit = 113.758 -> result = 89.1158 -> 89
[14:07:14.784] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.088 minThrLimit = 100.079 minThrNLimit = 121.86 -> result = 100.088 -> 100
[14:07:14.785] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.551 minThrLimit = 87.4616 minThrNLimit = 115.106 -> result = 87.551 -> 87
[14:07:14.785] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5345 minThrLimit = 90.5098 minThrNLimit = 111.705 -> result = 90.5345 -> 90
[14:07:14.785] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7849 minThrLimit = 97.7794 minThrNLimit = 120.566 -> result = 97.7849 -> 97
[14:07:14.786] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.779 minThrLimit = 103.685 minThrNLimit = 127.92 -> result = 103.779 -> 103
[14:07:14.786] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5462 minThrLimit = 93.5399 minThrNLimit = 120.474 -> result = 93.5462 -> 93
[14:07:14.787] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2875 minThrLimit = 98.2589 minThrNLimit = 121.404 -> result = 98.2875 -> 98
[14:07:14.787] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.35 minThrLimit = 83.2975 minThrNLimit = 106.286 -> result = 83.35 -> 83
[14:07:14.787] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.898 minThrLimit = 98.8937 minThrNLimit = 123.621 -> result = 98.898 -> 98
[14:07:14.788] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4238 minThrLimit = 95.3844 minThrNLimit = 116.596 -> result = 95.4238 -> 95
[14:07:14.788] <TB0>     INFO: ROC 0 VthrComp = 80
[14:07:14.788] <TB0>     INFO: ROC 1 VthrComp = 100
[14:07:14.788] <TB0>     INFO: ROC 2 VthrComp = 83
[14:07:14.788] <TB0>     INFO: ROC 3 VthrComp = 84
[14:07:14.788] <TB0>     INFO: ROC 4 VthrComp = 84
[14:07:14.788] <TB0>     INFO: ROC 5 VthrComp = 89
[14:07:14.789] <TB0>     INFO: ROC 6 VthrComp = 100
[14:07:14.789] <TB0>     INFO: ROC 7 VthrComp = 87
[14:07:14.789] <TB0>     INFO: ROC 8 VthrComp = 90
[14:07:14.789] <TB0>     INFO: ROC 9 VthrComp = 97
[14:07:14.789] <TB0>     INFO: ROC 10 VthrComp = 103
[14:07:14.789] <TB0>     INFO: ROC 11 VthrComp = 93
[14:07:14.789] <TB0>     INFO: ROC 12 VthrComp = 98
[14:07:14.789] <TB0>     INFO: ROC 13 VthrComp = 83
[14:07:14.789] <TB0>     INFO: ROC 14 VthrComp = 98
[14:07:14.789] <TB0>     INFO: ROC 15 VthrComp = 95
[14:07:14.789] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:14.789] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:14.808] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:14.808] <TB0>     INFO:     run 1 of 1
[14:07:14.808] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:15.150] <TB0>     INFO: Expecting 5025280 events.
[14:07:51.152] <TB0>     INFO: 885048 events read in total (35287ms).
[14:08:26.697] <TB0>     INFO: 1768080 events read in total (70832ms).
[14:09:02.204] <TB0>     INFO: 2649824 events read in total (106339ms).
[14:09:37.666] <TB0>     INFO: 3523112 events read in total (141801ms).
[14:10:13.033] <TB0>     INFO: 4392040 events read in total (177168ms).
[14:10:39.709] <TB0>     INFO: 5025280 events read in total (203844ms).
[14:10:39.789] <TB0>     INFO: Test took 204981ms.
[14:10:39.976] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:40.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:42.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:43.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:45.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:47.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:48.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:50.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:51.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:53.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:55.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:56.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:58.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:59.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:01.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:03.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:04.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:06.284] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237305856
[14:11:06.288] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.2085 for pixel 8/0 mean/min/max = 46.7509/33.2819/60.2199
[14:11:06.288] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.8258 for pixel 25/0 mean/min/max = 44.8669/31.5682/58.1655
[14:11:06.288] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.8678 for pixel 0/47 mean/min/max = 43.4435/32.9719/53.915
[14:11:06.289] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.4904 for pixel 13/4 mean/min/max = 44.6272/32.7339/56.5204
[14:11:06.289] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0851 for pixel 18/12 mean/min/max = 44.0824/31.9801/56.1846
[14:11:06.289] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.1456 for pixel 3/0 mean/min/max = 45.7445/33.1656/58.3235
[14:11:06.290] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.5425 for pixel 23/13 mean/min/max = 43.8132/31.3514/56.275
[14:11:06.290] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.2388 for pixel 7/12 mean/min/max = 43.8191/32.2258/55.4124
[14:11:06.290] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.1281 for pixel 8/13 mean/min/max = 45.8116/34.4944/57.1288
[14:11:06.291] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.0704 for pixel 20/4 mean/min/max = 44.3565/32.5837/56.1293
[14:11:06.291] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.3797 for pixel 16/5 mean/min/max = 45.8608/33.3007/58.4208
[14:11:06.291] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.5526 for pixel 6/0 mean/min/max = 45.0092/32.2824/57.736
[14:11:06.292] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.4978 for pixel 0/79 mean/min/max = 44.2526/31.7143/56.7909
[14:11:06.292] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.3327 for pixel 17/10 mean/min/max = 45.3688/32.3987/58.339
[14:11:06.292] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3126 for pixel 15/8 mean/min/max = 43.8984/32.335/55.4618
[14:11:06.293] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.068 for pixel 21/4 mean/min/max = 45.4446/32.716/58.1733
[14:11:06.293] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:06.425] <TB0>     INFO: Expecting 411648 events.
[14:11:14.044] <TB0>     INFO: 411648 events read in total (6904ms).
[14:11:14.050] <TB0>     INFO: Expecting 411648 events.
[14:11:21.726] <TB0>     INFO: 411648 events read in total (7008ms).
[14:11:21.735] <TB0>     INFO: Expecting 411648 events.
[14:11:29.333] <TB0>     INFO: 411648 events read in total (6935ms).
[14:11:29.345] <TB0>     INFO: Expecting 411648 events.
[14:11:36.945] <TB0>     INFO: 411648 events read in total (6939ms).
[14:11:36.960] <TB0>     INFO: Expecting 411648 events.
[14:11:44.453] <TB0>     INFO: 411648 events read in total (6838ms).
[14:11:44.471] <TB0>     INFO: Expecting 411648 events.
[14:11:51.970] <TB0>     INFO: 411648 events read in total (6843ms).
[14:11:51.993] <TB0>     INFO: Expecting 411648 events.
[14:11:59.481] <TB0>     INFO: 411648 events read in total (6840ms).
[14:11:59.504] <TB0>     INFO: Expecting 411648 events.
[14:12:07.015] <TB0>     INFO: 411648 events read in total (6861ms).
[14:12:07.039] <TB0>     INFO: Expecting 411648 events.
[14:12:14.624] <TB0>     INFO: 411648 events read in total (6939ms).
[14:12:14.652] <TB0>     INFO: Expecting 411648 events.
[14:12:22.232] <TB0>     INFO: 411648 events read in total (6937ms).
[14:12:22.261] <TB0>     INFO: Expecting 411648 events.
[14:12:29.906] <TB0>     INFO: 411648 events read in total (7002ms).
[14:12:29.940] <TB0>     INFO: Expecting 411648 events.
[14:12:37.569] <TB0>     INFO: 411648 events read in total (6995ms).
[14:12:37.603] <TB0>     INFO: Expecting 411648 events.
[14:12:45.120] <TB0>     INFO: 411648 events read in total (6883ms).
[14:12:45.156] <TB0>     INFO: Expecting 411648 events.
[14:12:52.787] <TB0>     INFO: 411648 events read in total (6985ms).
[14:12:52.827] <TB0>     INFO: Expecting 411648 events.
[14:13:00.488] <TB0>     INFO: 411648 events read in total (7031ms).
[14:13:00.532] <TB0>     INFO: Expecting 411648 events.
[14:13:08.081] <TB0>     INFO: 411648 events read in total (6928ms).
[14:13:08.127] <TB0>     INFO: Test took 121834ms.
[14:13:08.634] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7005 < 35 for itrim+1 = 104; old thr = 34.5664 ... break
[14:13:08.673] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1578 < 35 for itrim+1 = 114; old thr = 34.8967 ... break
[14:13:08.714] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1846 < 35 for itrim = 96; old thr = 34.8124 ... break
[14:13:08.760] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6765 < 35 for itrim+1 = 106; old thr = 34.8637 ... break
[14:13:08.801] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9391 < 35 for itrim+1 = 99; old thr = 34.8952 ... break
[14:13:08.840] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7829 < 35 for itrim = 110; old thr = 33.9136 ... break
[14:13:08.879] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6424 < 35 for itrim = 103; old thr = 34.1849 ... break
[14:13:08.925] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3245 < 35 for itrim = 96; old thr = 34.4668 ... break
[14:13:08.961] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7609 < 35 for itrim+1 = 106; old thr = 34.9867 ... break
[14:13:08.997] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7299 < 35 for itrim = 92; old thr = 34.032 ... break
[14:13:09.037] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.482 < 35 for itrim = 114; old thr = 33.4869 ... break
[14:13:09.081] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5718 < 35 for itrim+1 = 114; old thr = 34.6682 ... break
[14:13:09.105] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0196 < 35 for itrim = 93; old thr = 33.932 ... break
[14:13:09.146] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3132 < 35 for itrim = 104; old thr = 34.3995 ... break
[14:13:09.192] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0353 < 35 for itrim = 114; old thr = 34.5374 ... break
[14:13:09.230] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0355 < 35 for itrim = 105; old thr = 34.5843 ... break
[14:13:09.308] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:09.318] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:09.318] <TB0>     INFO:     run 1 of 1
[14:13:09.318] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:09.662] <TB0>     INFO: Expecting 5025280 events.
[14:13:45.409] <TB0>     INFO: 870120 events read in total (35033ms).
[14:14:20.541] <TB0>     INFO: 1738624 events read in total (70165ms).
[14:14:55.859] <TB0>     INFO: 2605976 events read in total (105483ms).
[14:15:31.070] <TB0>     INFO: 3464160 events read in total (140694ms).
[14:16:06.134] <TB0>     INFO: 4317992 events read in total (175758ms).
[14:16:35.841] <TB0>     INFO: 5025280 events read in total (205465ms).
[14:16:35.927] <TB0>     INFO: Test took 206609ms.
[14:16:36.111] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:36.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:38.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:39.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:41.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:42.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:44.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:46.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:47.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:49.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:50.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:52.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:54.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:55.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:57.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:58.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:00.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:01.847] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413712384
[14:17:01.849] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.500000 .. 53.169314
[14:17:01.923] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 63 (-1/-1) hits flags = 528 (plus default)
[14:17:01.934] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:01.934] <TB0>     INFO:     run 1 of 1
[14:17:01.934] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:02.276] <TB0>     INFO: Expecting 1863680 events.
[14:17:42.125] <TB0>     INFO: 1078320 events read in total (39118ms).
[14:18:12.032] <TB0>     INFO: 1863680 events read in total (69025ms).
[14:18:12.054] <TB0>     INFO: Test took 70120ms.
[14:18:12.101] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:12.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:13.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:14.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:15.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:16.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:17.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:18.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:19.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:20.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:21.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:22.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:24.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:25.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:26.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:27.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:28.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:29.452] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233680896
[14:18:29.536] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.666533 .. 45.241873
[14:18:29.612] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:18:29.623] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:29.623] <TB0>     INFO:     run 1 of 1
[14:18:29.623] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:29.966] <TB0>     INFO: Expecting 1664000 events.
[14:19:11.570] <TB0>     INFO: 1159000 events read in total (40889ms).
[14:19:28.908] <TB0>     INFO: 1664000 events read in total (58227ms).
[14:19:28.923] <TB0>     INFO: Test took 59301ms.
[14:19:28.957] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:29.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:30.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:30.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:31.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:32.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:33.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:34.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:35.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:36.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:37.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:38.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:39.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:40.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:41.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:42.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:43.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:44.486] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 200998912
[14:19:44.566] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.987762 .. 41.998954
[14:19:44.641] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:19:44.652] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:44.652] <TB0>     INFO:     run 1 of 1
[14:19:44.654] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:44.998] <TB0>     INFO: Expecting 1397760 events.
[14:20:28.308] <TB0>     INFO: 1177080 events read in total (42595ms).
[14:20:36.385] <TB0>     INFO: 1397760 events read in total (50672ms).
[14:20:36.399] <TB0>     INFO: Test took 51746ms.
[14:20:36.430] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:36.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:37.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:38.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:39.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:40.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:41.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:42.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:43.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:44.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:44.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:45.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:46.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:47.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:48.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:49.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:50.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:51.500] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294670336
[14:20:51.580] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.655209 .. 41.175067
[14:20:51.655] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:20:51.666] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:51.666] <TB0>     INFO:     run 1 of 1
[14:20:51.666] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:52.009] <TB0>     INFO: Expecting 1331200 events.
[14:21:35.700] <TB0>     INFO: 1160456 events read in total (42976ms).
[14:21:42.152] <TB0>     INFO: 1331200 events read in total (49429ms).
[14:21:42.165] <TB0>     INFO: Test took 50499ms.
[14:21:42.194] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:42.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:43.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:44.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:45.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:45.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:46.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:47.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:48.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:49.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:50.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:51.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:52.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:53.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:54.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:55.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:56.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:57.098] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338366464
[14:21:57.181] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:21:57.181] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:21:57.193] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:57.193] <TB0>     INFO:     run 1 of 1
[14:21:57.193] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:57.536] <TB0>     INFO: Expecting 1364480 events.
[14:22:38.462] <TB0>     INFO: 1074360 events read in total (40211ms).
[14:22:49.606] <TB0>     INFO: 1364480 events read in total (51355ms).
[14:22:49.627] <TB0>     INFO: Test took 52434ms.
[14:22:49.665] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:49.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:50.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:51.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:52.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:53.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:54.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:55.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:56.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:57.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:58.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:00.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:01.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:02.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:03.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:04.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:05.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:06.205] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361259008
[14:23:06.246] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:06.246] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:06.246] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:06.247] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:06.248] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:06.248] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:06.248] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:06.248] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:06.248] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:06.256] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:06.263] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:06.270] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:06.277] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:06.284] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:06.291] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:06.298] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:06.305] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:06.312] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:06.319] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:06.326] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:06.333] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:06.340] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:06.347] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:06.354] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:06.361] <TB0>     INFO: PixTestTrim::trimTest() done
[14:23:06.361] <TB0>     INFO: vtrim:     104 114  96 106  99 110 103  96 106  92 114 114  93 104 114 105 
[14:23:06.361] <TB0>     INFO: vthrcomp:   80 100  83  84  84  89 100  87  90  97 103  93  98  83  98  95 
[14:23:06.361] <TB0>     INFO: vcal mean:  34.96  34.94  34.92  34.94  34.96  34.97  34.94  34.91  34.95  34.96  34.97  35.04  34.87  35.00  34.94  34.91 
[14:23:06.361] <TB0>     INFO: vcal RMS:    0.99   0.90   0.74   0.77   0.81   0.82   0.84   0.77   0.81   0.80   0.86   0.81   0.81   0.80   0.82   0.80 
[14:23:06.361] <TB0>     INFO: bits mean:   8.99   9.91   9.89   9.72   9.94   9.52  10.07  10.01   9.20   9.58   9.43   9.84   9.36   9.60  10.28   9.32 
[14:23:06.361] <TB0>     INFO: bits RMS:    2.69   2.67   2.53   2.60   2.59   2.51   2.64   2.59   2.58   2.68   2.60   2.56   2.96   2.71   2.41   2.75 
[14:23:06.371] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:06.371] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:06.371] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:06.377] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:06.377] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:06.388] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:06.388] <TB0>     INFO:     run 1 of 1
[14:23:06.388] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:06.732] <TB0>     INFO: Expecting 4160000 events.
[14:23:52.550] <TB0>     INFO: 1113800 events read in total (45103ms).
[14:24:37.404] <TB0>     INFO: 2215605 events read in total (89957ms).
[14:25:22.276] <TB0>     INFO: 3304520 events read in total (134829ms).
[14:25:56.769] <TB0>     INFO: 4160000 events read in total (169322ms).
[14:25:56.841] <TB0>     INFO: Test took 170453ms.
[14:25:56.977] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:57.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:59.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:01.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:03.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:05.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:06.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:08.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:10.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:12.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:14.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:16.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:18.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:20.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:22.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:24.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:26.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:29.196] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392851456
[14:26:29.198] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:29.293] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:29.293] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:26:29.310] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:29.311] <TB0>     INFO:     run 1 of 1
[14:26:29.311] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:29.697] <TB0>     INFO: Expecting 3452800 events.
[14:27:17.007] <TB0>     INFO: 1170030 events read in total (46595ms).
[14:28:03.602] <TB0>     INFO: 2320680 events read in total (93190ms).
[14:28:49.744] <TB0>     INFO: 3452800 events read in total (139332ms).
[14:28:49.791] <TB0>     INFO: Test took 140480ms.
[14:28:49.886] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:50.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:51.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:53.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:55.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:56.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:58.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:00.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:01.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:03.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:05.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:07.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:08.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:10.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:12.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:13.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:15.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:17.226] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392916992
[14:29:17.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:17.300] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:17.300] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:29:17.311] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:17.311] <TB0>     INFO:     run 1 of 1
[14:29:17.311] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:17.653] <TB0>     INFO: Expecting 3203200 events.
[14:30:06.054] <TB0>     INFO: 1220430 events read in total (47686ms).
[14:30:53.371] <TB0>     INFO: 2416065 events read in total (95003ms).
[14:31:24.675] <TB0>     INFO: 3203200 events read in total (126307ms).
[14:31:24.715] <TB0>     INFO: Test took 127404ms.
[14:31:24.799] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:24.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:26.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:28.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:29.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:31.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:33.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:34.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:36.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:37.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:39.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:41.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:42.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:44.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:46.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:48.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:50.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:51.878] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392916992
[14:31:51.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:31:51.955] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:31:51.955] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:31:51.967] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:51.967] <TB0>     INFO:     run 1 of 1
[14:31:51.967] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:52.351] <TB0>     INFO: Expecting 3224000 events.
[14:32:40.027] <TB0>     INFO: 1215600 events read in total (46961ms).
[14:33:27.059] <TB0>     INFO: 2406245 events read in total (93993ms).
[14:33:59.532] <TB0>     INFO: 3224000 events read in total (126466ms).
[14:33:59.571] <TB0>     INFO: Test took 127604ms.
[14:33:59.651] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:59.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:01.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:03.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:04.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:06.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:08.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:10.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:11.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:13.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:15.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:16.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:18.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:20.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:21.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:23.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:25.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:26.863] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392916992
[14:34:26.864] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:34:26.938] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:34:26.938] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:34:26.950] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:26.950] <TB0>     INFO:     run 1 of 1
[14:34:26.950] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:27.305] <TB0>     INFO: Expecting 3203200 events.
[14:35:15.799] <TB0>     INFO: 1219920 events read in total (47779ms).
[14:36:03.359] <TB0>     INFO: 2414100 events read in total (95339ms).
[14:36:35.145] <TB0>     INFO: 3203200 events read in total (127125ms).
[14:36:35.181] <TB0>     INFO: Test took 128231ms.
[14:36:35.260] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:35.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:37.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:38.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:40.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:42.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:43.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:45.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:47.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:48.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:50.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:52.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:53.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:55.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:57.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:58.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:00.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:02.173] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392916992
[14:37:02.174] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.96585, thr difference RMS: 1.28492
[14:37:02.174] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.31805, thr difference RMS: 1.55681
[14:37:02.174] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.01957, thr difference RMS: 1.15666
[14:37:02.174] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.02394, thr difference RMS: 1.21322
[14:37:02.174] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.44658, thr difference RMS: 1.2794
[14:37:02.175] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.16884, thr difference RMS: 1.47124
[14:37:02.175] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.60381, thr difference RMS: 1.54824
[14:37:02.175] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.01643, thr difference RMS: 1.35466
[14:37:02.175] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.53784, thr difference RMS: 1.76572
[14:37:02.176] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.48238, thr difference RMS: 1.6368
[14:37:02.176] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.1512, thr difference RMS: 1.25653
[14:37:02.176] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.41072, thr difference RMS: 1.49804
[14:37:02.177] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.1851, thr difference RMS: 1.70884
[14:37:02.177] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.06983, thr difference RMS: 1.22655
[14:37:02.178] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.5627, thr difference RMS: 1.59301
[14:37:02.178] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.42069, thr difference RMS: 1.92874
[14:37:02.178] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.03179, thr difference RMS: 1.28139
[14:37:02.178] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.3027, thr difference RMS: 1.52224
[14:37:02.178] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.93972, thr difference RMS: 1.16533
[14:37:02.179] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.9067, thr difference RMS: 1.16504
[14:37:02.179] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.39389, thr difference RMS: 1.25628
[14:37:02.179] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.20851, thr difference RMS: 1.45178
[14:37:02.179] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.63369, thr difference RMS: 1.57563
[14:37:02.179] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.01709, thr difference RMS: 1.33728
[14:37:02.180] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.53301, thr difference RMS: 1.75595
[14:37:02.180] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.53004, thr difference RMS: 1.6216
[14:37:02.180] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.1488, thr difference RMS: 1.25622
[14:37:02.180] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.41187, thr difference RMS: 1.50212
[14:37:02.181] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.1827, thr difference RMS: 1.68965
[14:37:02.181] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.05426, thr difference RMS: 1.22148
[14:37:02.181] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.40257, thr difference RMS: 1.57155
[14:37:02.181] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.32491, thr difference RMS: 1.9081
[14:37:02.181] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.08521, thr difference RMS: 1.28566
[14:37:02.182] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.32874, thr difference RMS: 1.53058
[14:37:02.182] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.95436, thr difference RMS: 1.16152
[14:37:02.182] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.03302, thr difference RMS: 1.14609
[14:37:02.182] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.52082, thr difference RMS: 1.24333
[14:37:02.182] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.27466, thr difference RMS: 1.42807
[14:37:02.183] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.75633, thr difference RMS: 1.59363
[14:37:02.183] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.04, thr difference RMS: 1.35155
[14:37:02.183] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.60904, thr difference RMS: 1.72995
[14:37:02.183] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.68827, thr difference RMS: 1.62113
[14:37:02.184] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.2066, thr difference RMS: 1.26349
[14:37:02.184] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.5375, thr difference RMS: 1.48219
[14:37:02.184] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.14092, thr difference RMS: 1.69176
[14:37:02.184] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.09278, thr difference RMS: 1.20775
[14:37:02.184] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.36986, thr difference RMS: 1.57598
[14:37:02.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.30032, thr difference RMS: 1.87119
[14:37:02.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.16705, thr difference RMS: 1.25639
[14:37:02.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.327, thr difference RMS: 1.54359
[14:37:02.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.94612, thr difference RMS: 1.16454
[14:37:02.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.11555, thr difference RMS: 1.14628
[14:37:02.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.64955, thr difference RMS: 1.24703
[14:37:02.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.34026, thr difference RMS: 1.4404
[14:37:02.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.88055, thr difference RMS: 1.58084
[14:37:02.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.10134, thr difference RMS: 1.31285
[14:37:02.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.73493, thr difference RMS: 1.74137
[14:37:02.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.84966, thr difference RMS: 1.60252
[14:37:02.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.4142, thr difference RMS: 1.25206
[14:37:02.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.71324, thr difference RMS: 1.48638
[14:37:02.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.13812, thr difference RMS: 1.67712
[14:37:02.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.09307, thr difference RMS: 1.21185
[14:37:02.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.43224, thr difference RMS: 1.58107
[14:37:02.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.35541, thr difference RMS: 1.86975
[14:37:02.300] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:37:02.303] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1971 seconds
[14:37:02.303] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:37:03.013] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:37:03.013] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:37:03.016] <TB0>     INFO: ######################################################################
[14:37:03.016] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:37:03.016] <TB0>     INFO: ######################################################################
[14:37:03.017] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:03.017] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:37:03.017] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:03.017] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:37:03.028] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:37:03.028] <TB0>     INFO:     run 1 of 1
[14:37:03.028] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:03.379] <TB0>     INFO: Expecting 59072000 events.
[14:37:34.629] <TB0>     INFO: 1072800 events read in total (30535ms).
[14:38:01.001] <TB0>     INFO: 2141600 events read in total (57907ms).
[14:38:30.508] <TB0>     INFO: 3210800 events read in total (86414ms).
[14:38:59.231] <TB0>     INFO: 4282800 events read in total (115137ms).
[14:39:27.698] <TB0>     INFO: 5351200 events read in total (143604ms).
[14:39:56.048] <TB0>     INFO: 6420800 events read in total (171954ms).
[14:40:24.367] <TB0>     INFO: 7492200 events read in total (200273ms).
[14:40:53.020] <TB0>     INFO: 8560600 events read in total (228926ms).
[14:41:21.342] <TB0>     INFO: 9629800 events read in total (257248ms).
[14:41:49.936] <TB0>     INFO: 10701000 events read in total (285842ms).
[14:42:18.537] <TB0>     INFO: 11769400 events read in total (314443ms).
[14:42:46.895] <TB0>     INFO: 12839200 events read in total (342801ms).
[14:43:15.499] <TB0>     INFO: 13910400 events read in total (371405ms).
[14:43:44.044] <TB0>     INFO: 14978400 events read in total (399950ms).
[14:44:12.575] <TB0>     INFO: 16047400 events read in total (428481ms).
[14:44:41.143] <TB0>     INFO: 17118800 events read in total (457049ms).
[14:45:09.691] <TB0>     INFO: 18186800 events read in total (485597ms).
[14:45:38.221] <TB0>     INFO: 19255000 events read in total (514127ms).
[14:46:06.654] <TB0>     INFO: 20327600 events read in total (542560ms).
[14:46:35.113] <TB0>     INFO: 21395800 events read in total (571019ms).
[14:47:03.577] <TB0>     INFO: 22464400 events read in total (599483ms).
[14:47:32.103] <TB0>     INFO: 23536800 events read in total (628009ms).
[14:48:00.553] <TB0>     INFO: 24605000 events read in total (656459ms).
[14:48:29.081] <TB0>     INFO: 25673400 events read in total (684987ms).
[14:48:57.588] <TB0>     INFO: 26744400 events read in total (713494ms).
[14:49:26.075] <TB0>     INFO: 27813400 events read in total (741981ms).
[14:49:54.626] <TB0>     INFO: 28882200 events read in total (770532ms).
[14:50:23.130] <TB0>     INFO: 29954200 events read in total (799036ms).
[14:50:51.607] <TB0>     INFO: 31022200 events read in total (827513ms).
[14:51:20.133] <TB0>     INFO: 32090000 events read in total (856039ms).
[14:51:48.532] <TB0>     INFO: 33160000 events read in total (884438ms).
[14:52:17.043] <TB0>     INFO: 34231000 events read in total (912949ms).
[14:52:45.572] <TB0>     INFO: 35299200 events read in total (941478ms).
[14:53:14.042] <TB0>     INFO: 36368200 events read in total (969948ms).
[14:53:42.719] <TB0>     INFO: 37439000 events read in total (998625ms).
[14:54:11.260] <TB0>     INFO: 38507400 events read in total (1027166ms).
[14:54:39.759] <TB0>     INFO: 39575600 events read in total (1055665ms).
[14:55:08.338] <TB0>     INFO: 40647800 events read in total (1084244ms).
[14:55:36.872] <TB0>     INFO: 41715800 events read in total (1112778ms).
[14:56:05.341] <TB0>     INFO: 42783600 events read in total (1141247ms).
[14:56:33.835] <TB0>     INFO: 43853800 events read in total (1169741ms).
[14:57:02.495] <TB0>     INFO: 44923400 events read in total (1198401ms).
[14:57:31.080] <TB0>     INFO: 45991400 events read in total (1226986ms).
[14:57:59.757] <TB0>     INFO: 47059800 events read in total (1255663ms).
[14:58:28.441] <TB0>     INFO: 48131200 events read in total (1284347ms).
[14:58:57.121] <TB0>     INFO: 49199200 events read in total (1313027ms).
[14:59:25.666] <TB0>     INFO: 50267200 events read in total (1341572ms).
[14:59:54.266] <TB0>     INFO: 51337000 events read in total (1370172ms).
[15:00:22.870] <TB0>     INFO: 52406800 events read in total (1398776ms).
[15:00:51.502] <TB0>     INFO: 53474400 events read in total (1427408ms).
[15:01:20.274] <TB0>     INFO: 54542200 events read in total (1456180ms).
[15:01:48.938] <TB0>     INFO: 55614400 events read in total (1484844ms).
[15:02:17.626] <TB0>     INFO: 56682200 events read in total (1513532ms).
[15:02:46.215] <TB0>     INFO: 57749600 events read in total (1542121ms).
[15:03:14.802] <TB0>     INFO: 58820000 events read in total (1570708ms).
[15:03:21.876] <TB0>     INFO: 59072000 events read in total (1577782ms).
[15:03:21.896] <TB0>     INFO: Test took 1578868ms.
[15:03:21.954] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:22.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:22.084] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:23.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:23.302] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:24.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:24.540] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:25.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:25.766] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:27.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:27.025] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:28.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:28.238] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:29.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:29.463] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:30.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:30.693] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:31.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:31.909] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:33.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:33.156] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:34.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:34.398] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:35.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:35.662] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:36.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:36.902] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:38.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:38.092] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:39.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:39.274] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:40.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:40.437] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:41.593] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498221056
[15:03:41.623] <TB0>     INFO: PixTestScurves::scurves() done 
[15:03:41.624] <TB0>     INFO: Vcal mean:  35.08  35.07  35.04  35.02  35.13  35.05  35.04  35.03  35.09  35.08  35.05  35.13  34.97  35.11  35.05  35.08 
[15:03:41.624] <TB0>     INFO: Vcal RMS:    0.89   0.78   0.62   0.66   0.67   0.70   0.72   0.65   0.70   0.67   0.75   0.69   0.67   0.68   0.68   0.68 
[15:03:41.624] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:03:41.710] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:03:41.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:03:41.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:03:41.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:03:41.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:03:41.711] <TB0>     INFO: ######################################################################
[15:03:41.711] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:03:41.711] <TB0>     INFO: ######################################################################
[15:03:41.714] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:03:42.057] <TB0>     INFO: Expecting 41600 events.
[15:03:46.160] <TB0>     INFO: 41600 events read in total (3380ms).
[15:03:46.160] <TB0>     INFO: Test took 4445ms.
[15:03:46.169] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:46.169] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:03:46.169] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:03:46.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 3, 14] has eff 0/10
[15:03:46.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 3, 14]
[15:03:46.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:03:46.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:03:46.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:03:46.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:03:46.518] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:46.863] <TB0>     INFO: Expecting 41600 events.
[15:03:51.025] <TB0>     INFO: 41600 events read in total (3447ms).
[15:03:51.025] <TB0>     INFO: Test took 4507ms.
[15:03:51.033] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:51.033] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:03:51.033] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.321
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.781
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.793
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.966
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 183
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.357
[15:03:51.038] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 178
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.541
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 177
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.75
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.624
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 175
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.142
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 196
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.139
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.312
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 160
[15:03:51.039] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.074
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 168
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.662
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.333
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 187
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.851
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.06
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:03:51.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:03:51.129] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:51.473] <TB0>     INFO: Expecting 41600 events.
[15:03:55.662] <TB0>     INFO: 41600 events read in total (3474ms).
[15:03:55.664] <TB0>     INFO: Test took 4535ms.
[15:03:55.672] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:55.672] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:03:55.672] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:03:55.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 10
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7735
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 82
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6466
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.8111
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 88
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1345
[15:03:55.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2408
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 81
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2677
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 69
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1162
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 68
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9757
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 69
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.6951
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 94
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.767
[15:03:55.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 73
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.1087
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 52
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3355
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 60
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3934
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 72
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4494
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 86
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.4323
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 57
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1774
[15:03:55.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 72
[15:03:55.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[15:03:56.088] <TB0>     INFO: Expecting 2560 events.
[15:03:57.045] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:57.046] <TB0>     INFO: Test took 1364ms.
[15:03:57.046] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:57.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 1 1
[15:03:57.553] <TB0>     INFO: Expecting 2560 events.
[15:03:58.509] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:58.510] <TB0>     INFO: Test took 1462ms.
[15:03:58.510] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:58.510] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 2 2
[15:03:59.017] <TB0>     INFO: Expecting 2560 events.
[15:03:59.973] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:59.973] <TB0>     INFO: Test took 1463ms.
[15:03:59.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:59.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[15:04:00.480] <TB0>     INFO: Expecting 2560 events.
[15:04:01.437] <TB0>     INFO: 2560 events read in total (242ms).
[15:04:01.437] <TB0>     INFO: Test took 1464ms.
[15:04:01.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:01.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 4 4
[15:04:01.945] <TB0>     INFO: Expecting 2560 events.
[15:04:02.904] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:02.904] <TB0>     INFO: Test took 1466ms.
[15:04:02.906] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:02.906] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 5 5
[15:04:03.412] <TB0>     INFO: Expecting 2560 events.
[15:04:04.369] <TB0>     INFO: 2560 events read in total (242ms).
[15:04:04.370] <TB0>     INFO: Test took 1463ms.
[15:04:04.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:04.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 6 6
[15:04:04.877] <TB0>     INFO: Expecting 2560 events.
[15:04:05.836] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:05.837] <TB0>     INFO: Test took 1467ms.
[15:04:05.838] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:05.839] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 7 7
[15:04:06.344] <TB0>     INFO: Expecting 2560 events.
[15:04:07.300] <TB0>     INFO: 2560 events read in total (241ms).
[15:04:07.300] <TB0>     INFO: Test took 1461ms.
[15:04:07.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:07.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[15:04:07.808] <TB0>     INFO: Expecting 2560 events.
[15:04:08.765] <TB0>     INFO: 2560 events read in total (243ms).
[15:04:08.765] <TB0>     INFO: Test took 1463ms.
[15:04:08.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:08.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 9 9
[15:04:09.272] <TB0>     INFO: Expecting 2560 events.
[15:04:10.229] <TB0>     INFO: 2560 events read in total (241ms).
[15:04:10.229] <TB0>     INFO: Test took 1463ms.
[15:04:10.229] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:10.230] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:04:10.737] <TB0>     INFO: Expecting 2560 events.
[15:04:11.696] <TB0>     INFO: 2560 events read in total (244ms).
[15:04:11.696] <TB0>     INFO: Test took 1466ms.
[15:04:11.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:11.697] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[15:04:12.204] <TB0>     INFO: Expecting 2560 events.
[15:04:13.166] <TB0>     INFO: 2560 events read in total (247ms).
[15:04:13.166] <TB0>     INFO: Test took 1469ms.
[15:04:13.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:13.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 12 12
[15:04:13.675] <TB0>     INFO: Expecting 2560 events.
[15:04:14.631] <TB0>     INFO: 2560 events read in total (242ms).
[15:04:14.632] <TB0>     INFO: Test took 1463ms.
[15:04:14.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:14.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 13 13
[15:04:15.139] <TB0>     INFO: Expecting 2560 events.
[15:04:16.095] <TB0>     INFO: 2560 events read in total (241ms).
[15:04:16.096] <TB0>     INFO: Test took 1464ms.
[15:04:16.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:16.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[15:04:16.603] <TB0>     INFO: Expecting 2560 events.
[15:04:17.559] <TB0>     INFO: 2560 events read in total (241ms).
[15:04:17.559] <TB0>     INFO: Test took 1463ms.
[15:04:17.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:17.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 15 15
[15:04:18.067] <TB0>     INFO: Expecting 2560 events.
[15:04:19.024] <TB0>     INFO: 2560 events read in total (242ms).
[15:04:19.025] <TB0>     INFO: Test took 1466ms.
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:04:19.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:04:19.028] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:19.534] <TB0>     INFO: Expecting 655360 events.
[15:04:30.969] <TB0>     INFO: 655360 events read in total (10721ms).
[15:04:30.979] <TB0>     INFO: Expecting 655360 events.
[15:04:42.607] <TB0>     INFO: 655360 events read in total (11055ms).
[15:04:42.621] <TB0>     INFO: Expecting 655360 events.
[15:04:54.300] <TB0>     INFO: 655360 events read in total (11109ms).
[15:04:54.319] <TB0>     INFO: Expecting 655360 events.
[15:05:05.885] <TB0>     INFO: 655360 events read in total (11005ms).
[15:05:05.909] <TB0>     INFO: Expecting 655360 events.
[15:05:17.487] <TB0>     INFO: 655360 events read in total (11022ms).
[15:05:17.514] <TB0>     INFO: Expecting 655360 events.
[15:05:29.146] <TB0>     INFO: 655360 events read in total (11077ms).
[15:05:29.180] <TB0>     INFO: Expecting 655360 events.
[15:05:40.729] <TB0>     INFO: 655360 events read in total (11007ms).
[15:05:40.765] <TB0>     INFO: Expecting 655360 events.
[15:05:52.396] <TB0>     INFO: 655360 events read in total (11084ms).
[15:05:52.436] <TB0>     INFO: Expecting 655360 events.
[15:06:04.036] <TB0>     INFO: 655360 events read in total (11058ms).
[15:06:04.080] <TB0>     INFO: Expecting 655360 events.
[15:06:15.662] <TB0>     INFO: 655360 events read in total (11045ms).
[15:06:15.711] <TB0>     INFO: Expecting 655360 events.
[15:06:27.341] <TB0>     INFO: 655360 events read in total (11098ms).
[15:06:27.393] <TB0>     INFO: Expecting 655360 events.
[15:06:38.989] <TB0>     INFO: 655360 events read in total (11067ms).
[15:06:39.046] <TB0>     INFO: Expecting 655360 events.
[15:06:50.776] <TB0>     INFO: 655360 events read in total (11204ms).
[15:06:50.837] <TB0>     INFO: Expecting 655360 events.
[15:07:02.431] <TB0>     INFO: 655360 events read in total (11067ms).
[15:07:02.496] <TB0>     INFO: Expecting 655360 events.
[15:07:14.110] <TB0>     INFO: 655360 events read in total (11088ms).
[15:07:14.180] <TB0>     INFO: Expecting 655360 events.
[15:07:25.794] <TB0>     INFO: 655360 events read in total (11088ms).
[15:07:25.871] <TB0>     INFO: Test took 186844ms.
[15:07:25.969] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:26.276] <TB0>     INFO: Expecting 655360 events.
[15:07:38.019] <TB0>     INFO: 655360 events read in total (11028ms).
[15:07:38.030] <TB0>     INFO: Expecting 655360 events.
[15:07:49.733] <TB0>     INFO: 655360 events read in total (11138ms).
[15:07:49.748] <TB0>     INFO: Expecting 655360 events.
[15:08:01.313] <TB0>     INFO: 655360 events read in total (11001ms).
[15:08:01.333] <TB0>     INFO: Expecting 655360 events.
[15:08:12.913] <TB0>     INFO: 655360 events read in total (11019ms).
[15:08:12.937] <TB0>     INFO: Expecting 655360 events.
[15:08:24.527] <TB0>     INFO: 655360 events read in total (11033ms).
[15:08:24.555] <TB0>     INFO: Expecting 655360 events.
[15:08:36.100] <TB0>     INFO: 655360 events read in total (10997ms).
[15:08:36.133] <TB0>     INFO: Expecting 655360 events.
[15:08:47.622] <TB0>     INFO: 655360 events read in total (10945ms).
[15:08:47.659] <TB0>     INFO: Expecting 655360 events.
[15:08:58.003] <TB0>     INFO: 655360 events read in total (10801ms).
[15:08:59.044] <TB0>     INFO: Expecting 655360 events.
[15:09:10.702] <TB0>     INFO: 655360 events read in total (11121ms).
[15:09:10.748] <TB0>     INFO: Expecting 655360 events.
[15:09:22.453] <TB0>     INFO: 655360 events read in total (11170ms).
[15:09:22.503] <TB0>     INFO: Expecting 655360 events.
[15:09:34.212] <TB0>     INFO: 655360 events read in total (11182ms).
[15:09:34.265] <TB0>     INFO: Expecting 655360 events.
[15:09:45.993] <TB0>     INFO: 655360 events read in total (11196ms).
[15:09:46.052] <TB0>     INFO: Expecting 655360 events.
[15:09:57.692] <TB0>     INFO: 655360 events read in total (11114ms).
[15:09:57.757] <TB0>     INFO: Expecting 655360 events.
[15:10:09.466] <TB0>     INFO: 655360 events read in total (11182ms).
[15:10:09.533] <TB0>     INFO: Expecting 655360 events.
[15:10:21.198] <TB0>     INFO: 655360 events read in total (11138ms).
[15:10:21.270] <TB0>     INFO: Expecting 655360 events.
[15:10:32.958] <TB0>     INFO: 655360 events read in total (11161ms).
[15:10:33.034] <TB0>     INFO: Test took 187065ms.
[15:10:33.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:10:33.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:10:33.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:10:33.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:10:33.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:10:33.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:10:33.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:10:33.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:10:33.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:10:33.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:10:33.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:10:33.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:10:33.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:10:33.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:10:33.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:10:33.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:33.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:10:33.222] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.229] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.236] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.243] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.250] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.256] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.263] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.270] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.277] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.284] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.291] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.297] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.304] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.311] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:33.318] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:10:33.324] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:10:33.331] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:10:33.338] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:10:33.345] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:10:33.352] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:10:33.358] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:10:33.365] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.372] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.379] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:33.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:10:33.416] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C0.dat
[15:10:33.416] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C1.dat
[15:10:33.416] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C2.dat
[15:10:33.416] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C3.dat
[15:10:33.417] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C4.dat
[15:10:33.417] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C5.dat
[15:10:33.417] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C6.dat
[15:10:33.417] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C7.dat
[15:10:33.417] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C8.dat
[15:10:33.417] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C9.dat
[15:10:33.417] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C10.dat
[15:10:33.418] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C11.dat
[15:10:33.418] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C12.dat
[15:10:33.418] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C13.dat
[15:10:33.418] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C14.dat
[15:10:33.418] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//dacParameters35_C15.dat
[15:10:33.766] <TB0>     INFO: Expecting 41600 events.
[15:10:37.573] <TB0>     INFO: 41600 events read in total (3092ms).
[15:10:37.574] <TB0>     INFO: Test took 4153ms.
[15:10:38.228] <TB0>     INFO: Expecting 41600 events.
[15:10:42.077] <TB0>     INFO: 41600 events read in total (3135ms).
[15:10:42.078] <TB0>     INFO: Test took 4197ms.
[15:10:42.733] <TB0>     INFO: Expecting 41600 events.
[15:10:46.563] <TB0>     INFO: 41600 events read in total (3115ms).
[15:10:46.564] <TB0>     INFO: Test took 4178ms.
[15:10:46.867] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:46.999] <TB0>     INFO: Expecting 2560 events.
[15:10:47.958] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:47.958] <TB0>     INFO: Test took 1091ms.
[15:10:47.960] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:48.467] <TB0>     INFO: Expecting 2560 events.
[15:10:49.425] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:49.426] <TB0>     INFO: Test took 1466ms.
[15:10:49.428] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:49.935] <TB0>     INFO: Expecting 2560 events.
[15:10:50.893] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:50.894] <TB0>     INFO: Test took 1466ms.
[15:10:50.897] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:51.404] <TB0>     INFO: Expecting 2560 events.
[15:10:52.363] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:52.363] <TB0>     INFO: Test took 1466ms.
[15:10:52.365] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:52.871] <TB0>     INFO: Expecting 2560 events.
[15:10:53.828] <TB0>     INFO: 2560 events read in total (242ms).
[15:10:53.829] <TB0>     INFO: Test took 1464ms.
[15:10:53.830] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:54.338] <TB0>     INFO: Expecting 2560 events.
[15:10:55.297] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:55.297] <TB0>     INFO: Test took 1467ms.
[15:10:55.299] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:55.806] <TB0>     INFO: Expecting 2560 events.
[15:10:56.765] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:56.765] <TB0>     INFO: Test took 1466ms.
[15:10:56.767] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:57.274] <TB0>     INFO: Expecting 2560 events.
[15:10:58.234] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:58.236] <TB0>     INFO: Test took 1469ms.
[15:10:58.237] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:58.743] <TB0>     INFO: Expecting 2560 events.
[15:10:59.701] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:59.701] <TB0>     INFO: Test took 1464ms.
[15:10:59.703] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:00.210] <TB0>     INFO: Expecting 2560 events.
[15:11:01.168] <TB0>     INFO: 2560 events read in total (243ms).
[15:11:01.168] <TB0>     INFO: Test took 1465ms.
[15:11:01.170] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:01.677] <TB0>     INFO: Expecting 2560 events.
[15:11:02.634] <TB0>     INFO: 2560 events read in total (242ms).
[15:11:02.634] <TB0>     INFO: Test took 1464ms.
[15:11:02.637] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:03.143] <TB0>     INFO: Expecting 2560 events.
[15:11:04.100] <TB0>     INFO: 2560 events read in total (242ms).
[15:11:04.101] <TB0>     INFO: Test took 1465ms.
[15:11:04.103] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:04.610] <TB0>     INFO: Expecting 2560 events.
[15:11:05.570] <TB0>     INFO: 2560 events read in total (245ms).
[15:11:05.571] <TB0>     INFO: Test took 1468ms.
[15:11:05.573] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:06.080] <TB0>     INFO: Expecting 2560 events.
[15:11:07.039] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:07.039] <TB0>     INFO: Test took 1466ms.
[15:11:07.041] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:07.548] <TB0>     INFO: Expecting 2560 events.
[15:11:08.506] <TB0>     INFO: 2560 events read in total (243ms).
[15:11:08.506] <TB0>     INFO: Test took 1465ms.
[15:11:08.508] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:09.015] <TB0>     INFO: Expecting 2560 events.
[15:11:09.977] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:09.977] <TB0>     INFO: Test took 1469ms.
[15:11:09.980] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:10.496] <TB0>     INFO: Expecting 2560 events.
[15:11:11.455] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:11.455] <TB0>     INFO: Test took 1475ms.
[15:11:11.458] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:11.963] <TB0>     INFO: Expecting 2560 events.
[15:11:12.922] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:12.922] <TB0>     INFO: Test took 1464ms.
[15:11:12.925] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:13.431] <TB0>     INFO: Expecting 2560 events.
[15:11:14.388] <TB0>     INFO: 2560 events read in total (243ms).
[15:11:14.388] <TB0>     INFO: Test took 1463ms.
[15:11:14.390] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:14.897] <TB0>     INFO: Expecting 2560 events.
[15:11:15.856] <TB0>     INFO: 2560 events read in total (245ms).
[15:11:15.856] <TB0>     INFO: Test took 1466ms.
[15:11:15.859] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:16.365] <TB0>     INFO: Expecting 2560 events.
[15:11:17.324] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:17.324] <TB0>     INFO: Test took 1465ms.
[15:11:17.327] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:17.833] <TB0>     INFO: Expecting 2560 events.
[15:11:18.792] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:18.793] <TB0>     INFO: Test took 1466ms.
[15:11:18.796] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:19.301] <TB0>     INFO: Expecting 2560 events.
[15:11:20.262] <TB0>     INFO: 2560 events read in total (246ms).
[15:11:20.262] <TB0>     INFO: Test took 1466ms.
[15:11:20.264] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:20.771] <TB0>     INFO: Expecting 2560 events.
[15:11:21.731] <TB0>     INFO: 2560 events read in total (245ms).
[15:11:21.732] <TB0>     INFO: Test took 1468ms.
[15:11:21.733] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:22.240] <TB0>     INFO: Expecting 2560 events.
[15:11:23.197] <TB0>     INFO: 2560 events read in total (242ms).
[15:11:23.198] <TB0>     INFO: Test took 1465ms.
[15:11:23.200] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:23.706] <TB0>     INFO: Expecting 2560 events.
[15:11:24.665] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:24.666] <TB0>     INFO: Test took 1467ms.
[15:11:24.668] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:25.176] <TB0>     INFO: Expecting 2560 events.
[15:11:26.135] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:26.136] <TB0>     INFO: Test took 1469ms.
[15:11:26.138] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:26.644] <TB0>     INFO: Expecting 2560 events.
[15:11:27.604] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:27.605] <TB0>     INFO: Test took 1467ms.
[15:11:27.608] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:28.113] <TB0>     INFO: Expecting 2560 events.
[15:11:29.076] <TB0>     INFO: 2560 events read in total (248ms).
[15:11:29.076] <TB0>     INFO: Test took 1468ms.
[15:11:29.078] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:29.584] <TB0>     INFO: Expecting 2560 events.
[15:11:30.542] <TB0>     INFO: 2560 events read in total (243ms).
[15:11:30.543] <TB0>     INFO: Test took 1465ms.
[15:11:30.545] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:31.051] <TB0>     INFO: Expecting 2560 events.
[15:11:32.010] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:32.011] <TB0>     INFO: Test took 1466ms.
[15:11:32.013] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:32.519] <TB0>     INFO: Expecting 2560 events.
[15:11:33.478] <TB0>     INFO: 2560 events read in total (244ms).
[15:11:33.479] <TB0>     INFO: Test took 1467ms.
[15:11:34.510] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:11:34.510] <TB0>     INFO: PH scale (per ROC):    76  73  84  85  78  82  73  85  82  79  74  80  79  83  82  77
[15:11:34.510] <TB0>     INFO: PH offset (per ROC):  171 175 159 166 170 176 182 174 155 175 196 187 176 162 186 176
[15:11:34.681] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:11:34.684] <TB0>     INFO: ######################################################################
[15:11:34.684] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:11:34.684] <TB0>     INFO: ######################################################################
[15:11:34.684] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:11:34.696] <TB0>     INFO: scanning low vcal = 10
[15:11:35.038] <TB0>     INFO: Expecting 41600 events.
[15:11:38.768] <TB0>     INFO: 41600 events read in total (3015ms).
[15:11:38.768] <TB0>     INFO: Test took 4072ms.
[15:11:38.770] <TB0>     INFO: scanning low vcal = 20
[15:11:39.276] <TB0>     INFO: Expecting 41600 events.
[15:11:43.010] <TB0>     INFO: 41600 events read in total (3019ms).
[15:11:43.011] <TB0>     INFO: Test took 4241ms.
[15:11:43.013] <TB0>     INFO: scanning low vcal = 30
[15:11:43.519] <TB0>     INFO: Expecting 41600 events.
[15:11:47.246] <TB0>     INFO: 41600 events read in total (3013ms).
[15:11:47.247] <TB0>     INFO: Test took 4234ms.
[15:11:47.249] <TB0>     INFO: scanning low vcal = 40
[15:11:47.752] <TB0>     INFO: Expecting 41600 events.
[15:11:52.008] <TB0>     INFO: 41600 events read in total (3541ms).
[15:11:52.009] <TB0>     INFO: Test took 4760ms.
[15:11:52.012] <TB0>     INFO: scanning low vcal = 50
[15:11:52.437] <TB0>     INFO: Expecting 41600 events.
[15:11:56.694] <TB0>     INFO: 41600 events read in total (3543ms).
[15:11:56.695] <TB0>     INFO: Test took 4683ms.
[15:11:56.698] <TB0>     INFO: scanning low vcal = 60
[15:11:57.123] <TB0>     INFO: Expecting 41600 events.
[15:12:01.375] <TB0>     INFO: 41600 events read in total (3537ms).
[15:12:01.376] <TB0>     INFO: Test took 4678ms.
[15:12:01.378] <TB0>     INFO: scanning low vcal = 70
[15:12:01.802] <TB0>     INFO: Expecting 41600 events.
[15:12:06.076] <TB0>     INFO: 41600 events read in total (3560ms).
[15:12:06.077] <TB0>     INFO: Test took 4698ms.
[15:12:06.080] <TB0>     INFO: scanning low vcal = 80
[15:12:06.496] <TB0>     INFO: Expecting 41600 events.
[15:12:10.749] <TB0>     INFO: 41600 events read in total (3538ms).
[15:12:10.750] <TB0>     INFO: Test took 4670ms.
[15:12:10.752] <TB0>     INFO: scanning low vcal = 90
[15:12:11.177] <TB0>     INFO: Expecting 41600 events.
[15:12:15.442] <TB0>     INFO: 41600 events read in total (3550ms).
[15:12:15.443] <TB0>     INFO: Test took 4691ms.
[15:12:15.446] <TB0>     INFO: scanning low vcal = 100
[15:12:15.868] <TB0>     INFO: Expecting 41600 events.
[15:12:20.259] <TB0>     INFO: 41600 events read in total (3676ms).
[15:12:20.259] <TB0>     INFO: Test took 4813ms.
[15:12:20.262] <TB0>     INFO: scanning low vcal = 110
[15:12:20.684] <TB0>     INFO: Expecting 41600 events.
[15:12:24.936] <TB0>     INFO: 41600 events read in total (3537ms).
[15:12:24.937] <TB0>     INFO: Test took 4675ms.
[15:12:24.940] <TB0>     INFO: scanning low vcal = 120
[15:12:25.362] <TB0>     INFO: Expecting 41600 events.
[15:12:29.629] <TB0>     INFO: 41600 events read in total (3553ms).
[15:12:29.629] <TB0>     INFO: Test took 4689ms.
[15:12:29.632] <TB0>     INFO: scanning low vcal = 130
[15:12:30.055] <TB0>     INFO: Expecting 41600 events.
[15:12:34.311] <TB0>     INFO: 41600 events read in total (3541ms).
[15:12:34.312] <TB0>     INFO: Test took 4680ms.
[15:12:34.315] <TB0>     INFO: scanning low vcal = 140
[15:12:34.737] <TB0>     INFO: Expecting 41600 events.
[15:12:39.019] <TB0>     INFO: 41600 events read in total (3567ms).
[15:12:39.019] <TB0>     INFO: Test took 4704ms.
[15:12:39.022] <TB0>     INFO: scanning low vcal = 150
[15:12:39.444] <TB0>     INFO: Expecting 41600 events.
[15:12:43.712] <TB0>     INFO: 41600 events read in total (3553ms).
[15:12:43.712] <TB0>     INFO: Test took 4690ms.
[15:12:43.715] <TB0>     INFO: scanning low vcal = 160
[15:12:44.135] <TB0>     INFO: Expecting 41600 events.
[15:12:48.370] <TB0>     INFO: 41600 events read in total (3520ms).
[15:12:48.371] <TB0>     INFO: Test took 4656ms.
[15:12:48.375] <TB0>     INFO: scanning low vcal = 170
[15:12:48.797] <TB0>     INFO: Expecting 41600 events.
[15:12:53.064] <TB0>     INFO: 41600 events read in total (3552ms).
[15:12:53.064] <TB0>     INFO: Test took 4689ms.
[15:12:53.069] <TB0>     INFO: scanning low vcal = 180
[15:12:53.489] <TB0>     INFO: Expecting 41600 events.
[15:12:57.742] <TB0>     INFO: 41600 events read in total (3538ms).
[15:12:57.742] <TB0>     INFO: Test took 4673ms.
[15:12:57.745] <TB0>     INFO: scanning low vcal = 190
[15:12:58.165] <TB0>     INFO: Expecting 41600 events.
[15:13:02.407] <TB0>     INFO: 41600 events read in total (3527ms).
[15:13:02.407] <TB0>     INFO: Test took 4662ms.
[15:13:02.410] <TB0>     INFO: scanning low vcal = 200
[15:13:02.832] <TB0>     INFO: Expecting 41600 events.
[15:13:07.085] <TB0>     INFO: 41600 events read in total (3538ms).
[15:13:07.086] <TB0>     INFO: Test took 4676ms.
[15:13:07.089] <TB0>     INFO: scanning low vcal = 210
[15:13:07.511] <TB0>     INFO: Expecting 41600 events.
[15:13:11.761] <TB0>     INFO: 41600 events read in total (3535ms).
[15:13:11.762] <TB0>     INFO: Test took 4673ms.
[15:13:11.765] <TB0>     INFO: scanning low vcal = 220
[15:13:12.186] <TB0>     INFO: Expecting 41600 events.
[15:13:16.447] <TB0>     INFO: 41600 events read in total (3546ms).
[15:13:16.447] <TB0>     INFO: Test took 4682ms.
[15:13:16.450] <TB0>     INFO: scanning low vcal = 230
[15:13:16.870] <TB0>     INFO: Expecting 41600 events.
[15:13:21.129] <TB0>     INFO: 41600 events read in total (3544ms).
[15:13:21.130] <TB0>     INFO: Test took 4680ms.
[15:13:21.133] <TB0>     INFO: scanning low vcal = 240
[15:13:21.553] <TB0>     INFO: Expecting 41600 events.
[15:13:25.794] <TB0>     INFO: 41600 events read in total (3525ms).
[15:13:25.795] <TB0>     INFO: Test took 4662ms.
[15:13:25.799] <TB0>     INFO: scanning low vcal = 250
[15:13:26.219] <TB0>     INFO: Expecting 41600 events.
[15:13:30.478] <TB0>     INFO: 41600 events read in total (3544ms).
[15:13:30.478] <TB0>     INFO: Test took 4679ms.
[15:13:30.483] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:13:30.901] <TB0>     INFO: Expecting 41600 events.
[15:13:35.162] <TB0>     INFO: 41600 events read in total (3546ms).
[15:13:35.163] <TB0>     INFO: Test took 4680ms.
[15:13:35.167] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:13:35.585] <TB0>     INFO: Expecting 41600 events.
[15:13:39.836] <TB0>     INFO: 41600 events read in total (3536ms).
[15:13:39.837] <TB0>     INFO: Test took 4670ms.
[15:13:39.840] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:13:40.260] <TB0>     INFO: Expecting 41600 events.
[15:13:44.506] <TB0>     INFO: 41600 events read in total (3531ms).
[15:13:44.507] <TB0>     INFO: Test took 4667ms.
[15:13:44.510] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:13:44.932] <TB0>     INFO: Expecting 41600 events.
[15:13:49.191] <TB0>     INFO: 41600 events read in total (3544ms).
[15:13:49.191] <TB0>     INFO: Test took 4681ms.
[15:13:49.194] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:13:49.617] <TB0>     INFO: Expecting 41600 events.
[15:13:53.875] <TB0>     INFO: 41600 events read in total (3543ms).
[15:13:53.876] <TB0>     INFO: Test took 4682ms.
[15:13:54.433] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:13:54.437] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:13:54.437] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:13:54.437] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:13:54.437] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:13:54.437] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:13:54.437] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:13:54.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:13:54.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:13:54.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:13:54.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:13:54.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:13:54.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:13:54.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:13:54.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:13:54.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:13:54.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:14:33.854] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:14:33.854] <TB0>     INFO: non-linearity mean:  0.959 0.956 0.959 0.965 0.963 0.964 0.955 0.961 0.957 0.961 0.961 0.968 0.962 0.963 0.958 0.963
[15:14:33.854] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.005 0.005 0.005 0.007 0.006 0.007 0.005 0.006 0.005 0.004 0.006 0.006 0.006
[15:14:33.854] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:14:33.877] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:14:33.899] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:14:33.921] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:14:33.943] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:14:33.965] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:14:33.988] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:14:34.010] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:14:34.032] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:14:34.054] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:14:34.076] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:14:34.098] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:14:34.121] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:14:34.143] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:14:34.165] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:14:34.187] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-01_FPIXTest-17C-Nebraska-160425-1352_2016-04-25_13h52m_1461610341//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:14:34.209] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:14:34.209] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:14:34.217] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:14:34.217] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:14:34.220] <TB0>     INFO: ######################################################################
[15:14:34.220] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:14:34.220] <TB0>     INFO: ######################################################################
[15:14:34.223] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:14:34.240] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:14:34.241] <TB0>     INFO:     run 1 of 1
[15:14:34.241] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:34.596] <TB0>     INFO: Expecting 3120000 events.
[15:15:24.031] <TB0>     INFO: 1274695 events read in total (48721ms).
[15:16:13.704] <TB0>     INFO: 2549235 events read in total (98394ms).
[15:16:36.041] <TB0>     INFO: 3120000 events read in total (120731ms).
[15:16:36.090] <TB0>     INFO: Test took 121848ms.
[15:16:36.169] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:36.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:37.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:39.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:40.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:41.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:43.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:44.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:46.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:47.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:49.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:50.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:52.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:53.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:55.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:56.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:58.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:59.988] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346738688
[15:17:00.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:17:00.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 60.6755, RMS = 2.58927
[15:17:00.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[15:17:00.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:17:00.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 58.9087, RMS = 2.8839
[15:17:00.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[15:17:00.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:17:00.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9829, RMS = 1.90109
[15:17:00.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:17:00.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:17:00.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1073, RMS = 2.17335
[15:17:00.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:17:00.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:17:00.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0885, RMS = 1.13638
[15:17:00.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:17:00.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:17:00.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5049, RMS = 1.1223
[15:17:00.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:00.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:17:00.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6126, RMS = 1.02938
[15:17:00.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:00.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:17:00.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4905, RMS = 1.08298
[15:17:00.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:00.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:17:00.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.8618, RMS = 2.17177
[15:17:00.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:17:00.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:17:00.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5109, RMS = 2.16674
[15:17:00.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:17:00.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:17:00.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.4798, RMS = 2.49979
[15:17:00.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:17:00.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:17:00.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.8372, RMS = 2.48887
[15:17:00.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:17:00.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:17:00.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3734, RMS = 1.86017
[15:17:00.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:17:00.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:17:00.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1742, RMS = 2.07064
[15:17:00.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:17:00.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:17:00.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8418, RMS = 1.51973
[15:17:00.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:17:00.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:17:00.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3299, RMS = 1.3701
[15:17:00.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:00.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:17:00.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7495, RMS = 1.5124
[15:17:00.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:17:00.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:17:00.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1086, RMS = 1.36094
[15:17:00.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:00.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:17:00.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9916, RMS = 1.00004
[15:17:00.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:17:00.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:17:00.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4669, RMS = 0.976547
[15:17:00.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:00.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:17:00.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.6784, RMS = 2.03276
[15:17:00.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:17:00.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:17:00.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.5072, RMS = 2.20422
[15:17:00.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:17:00.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:17:00.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9047, RMS = 1.56625
[15:17:00.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:00.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:17:00.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4637, RMS = 1.97121
[15:17:00.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:17:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0828, RMS = 1.41196
[15:17:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:17:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:17:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0406, RMS = 1.34113
[15:17:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:17:00.039] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:17:00.039] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.3196, RMS = 3.25712
[15:17:00.039] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:17:00.039] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:17:00.039] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.5426, RMS = 3.36905
[15:17:00.039] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:17:00.040] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:17:00.040] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.82, RMS = 1.99137
[15:17:00.040] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:17:00.040] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:17:00.040] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.032, RMS = 2.03978
[15:17:00.040] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:17:00.041] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:17:00.041] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4925, RMS = 0.985316
[15:17:00.041] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:17:00.041] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:17:00.041] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2049, RMS = 1.02442
[15:17:00.041] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:17:00.046] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:17:00.046] <TB0>     INFO: number of dead bumps (per ROC):     0    2    2    1    0    2    0    0    0    0    0    0    0    0    0    0
[15:17:00.046] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:17:00.145] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:17:00.145] <TB0>     INFO: enter test to run
[15:17:00.145] <TB0>     INFO:   test:  no parameter change
[15:17:00.148] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:17:00.148] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[15:17:00.148] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:17:00.148] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:17:00.631] <TB0>    QUIET: Connection to board 133 closed.
[15:17:00.632] <TB0>     INFO: pXar: this is the end, my friend
[15:17:00.632] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
