C:\Users\jan\Documents\VHDL-Projects\V8\RISC-VHDL\toplevel.ngc 1477389846
ipcore_dir/divSigned.ngc 1477234524
ipcore_dir/divUnsigned.ngc 1477234154
OK
