- Name: ChkVBTMP108
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:13.508000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:13.308000'
  Results:
  - Proc: Commander
    Result:
      ChkVBTMP108_1: '49'
      ChkVBTMP108_2: 4a
    Time: '2018-05-05 16:10:13.308000'
  Time: '2018-05-05 16:10:13.307000'
- Name: TMP108-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:13.708000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:13.608000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 16:10:13.608000'
  Time: '2018-05-05 16:10:13.608000'
- Name: ChkSi5340
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:13.908000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:13.808000'
  Results:
  - Proc: Commander
    Result:
      ChkSi5340: '77'
    Time: '2018-05-05 16:10:13.808000'
  Time: '2018-05-05 16:10:13.808000'
- Name: ChkLMH1219
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:14.108000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:14.008000'
  Results:
  - Proc: Commander
    Result:
      ChkLMH1219: 1d
    Time: '2018-05-05 16:10:14.008000'
  Time: '2018-05-05 16:10:14.008000'
- Name: ChkClock
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:14.308000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:14.208000'
  Results:
  - Proc: Commander
    Result:
      ChkClock: PASS
    Time: '2018-05-05 16:10:14.208000'
  Time: '2018-05-05 16:10:14.208000'
- Name: ChkFPGA-discover
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:15.508000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:14.408000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-discover: PASS
    Time: '2018-05-05 16:10:14.408000'
  Time: '2018-05-05 16:10:14.408000'
- Name: PCIE_test_Reboot
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:18.808000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:15.608000'
  Results:
  - Proc: Commander
    Result:
      PCIE_test_Reboot: NOW
    Time: '2018-05-05 16:10:15.608000'
  Time: '2018-05-05 16:10:15.608000'
- Name: BootToKernel-PCIE
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:57.115000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:18.908000'
  Results:
  - Proc: Commander
    Result:
      BootToKernel-PCIE: PASS
    Time: '2018-05-05 16:10:18.908000'
  Time: '2018-05-05 16:10:18.908000'
- Name: ChkFPGA-pcie
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:57.315000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:57.215000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-pcie: []
    Time: '2018-05-05 16:10:57.215000'
  Time: '2018-05-05 16:10:57.215000'
- Name: ChkFPGA-qspi
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:58.615000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:57.415000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-qspi: PASS
    Time: '2018-05-05 16:10:57.415000'
  Time: '2018-05-05 16:10:57.415000'
- Name: ChkFPGA-HDMI1
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:01.815000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:10:58.715000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI1: []
    Time: '2018-05-05 16:10:58.715000'
  Time: '2018-05-05 16:10:58.715000'
- Name: ChkFPGA-HDMI2
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:05.018000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:01.915000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI2: PASS
    Time: '2018-05-05 16:11:01.915000'
  Time: '2018-05-05 16:11:01.915000'
- Name: ChkFPGA-OneWire
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:14.619000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:05.118000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-OneWire: []
    Time: '2018-05-05 16:11:05.118000'
  Time: '2018-05-05 16:11:05.118000'
- Name: ChkFPGA-OneWire-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:14.819000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:14.719000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 16:11:14.719000'
  Time: '2018-05-05 16:11:14.719000'
- Name: ChkFPGA-emmc
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:18.520000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:14.919000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-emmc: []
    Time: '2018-05-05 16:11:14.919000'
  Time: '2018-05-05 16:11:14.919000'
- Name: TestDutCompleted
  PostTest:
    Proc: TestDutCompleted
    Time: '2018-05-05 16:11:18.720000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 16:11:18.620000'
  Results:
  - Proc: Dummy
    Result: true
    Time: '2018-05-05 16:11:18.620000'
  Time: '2018-05-05 16:11:18.620000'
