;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 31, #124
	JMP @12, #200
	SLT 210, 30
	SPL 26, #101
	ADD 0, 1
	JMZ <-11, <2
	ADD 0, 1
	JMP @12, #200
	SUB @121, 106
	SUB @1, 6
	DJN -1, @-20
	SLT -696, <200
	SLT 0, 200
	MOV -1, <-20
	MOV 401, 20
	MOV -1, <-20
	SUB #-20, -4
	SUB @0, @2
	SUB @121, 103
	SUB 26, 101
	SLT 0, 200
	SUB 26, 103
	ADD @4, 26
	SUB 0, 1
	SUB @1, 6
	SUB @1, 6
	SUB @121, 106
	SLT -696, <200
	JMZ <404, 20
	JMZ <404, 20
	SUB <0, @102
	JMP 26, #101
	JMP 26, #101
	ADD 210, 60
	JMZ 31, #124
	SUB #72, @200
	SUB @127, 100
	ADD #113, 29
	SPL <3, #-12
	SUB #72, @200
	SUB #72, @200
	JMZ 401, 20
	ADD #113, 29
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
