// Seed: 3737787969
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  wire id_5;
  wire id_6;
  assign id_0 = id_1;
  timeprecision 1ps;
endmodule
macromodule module_1 (
    output wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri id_4,
    output tri0 id_5,
    input tri id_6,
    output tri0 id_7
    , id_9
);
  assign id_1 = id_3;
  logic [7:0][1 'b0] id_10;
  assign id_0 = 1;
  assign id_4 = id_3;
  module_0(
      id_1, id_2, id_3, id_6
  );
  wire id_11;
  wire id_12;
  tri0 id_13, id_14, id_15;
  wire id_16;
  assign id_10 = 1 ? 1 : 1'd0;
  assign id_15 = 1;
endmodule
