Here you can find the verilog code for Logic Gates.
.......
.......




`timescale 1ns / 1ps
module gates
(
    input a,b,
    output y1,y2,y3,y4,y5,y6,y7
 );
 
assign y1 = ~a;             // NOT gate
assign y2 = a & b;          // AND gate
assign y3 = a | b;          // OR gate

assign y4 = ~(a & b);       // NAND gate
assign y5 = ~(a | b);       // NOR gate

assign y6 = a ^ b;          // XOR gate
assign y7 = ~(a ^ b);       // XNOR gate

endmodule
